
ZEGAR_PMIK.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c4b4  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006e4  0800c578  0800c578  0001c578  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cc5c  0800cc5c  00020230  2**0
                  CONTENTS
  4 .ARM          00000008  0800cc5c  0800cc5c  0001cc5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cc64  0800cc64  00020230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cc64  0800cc64  0001cc64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cc68  0800cc68  0001cc68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000230  20000000  0800cc6c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007f4  20000230  0800ce9c  00020230  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000a24  0800ce9c  00020a24  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020230  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020258  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001352d  00000000  00000000  0002029b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002dcd  00000000  00000000  000337c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001238  00000000  00000000  00036598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e65  00000000  00000000  000377d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017a4f  00000000  00000000  00038635  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014836  00000000  00000000  00050084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e5f3  00000000  00000000  000648ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000057dc  00000000  00000000  000f2eb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000080  00000000  00000000  000f868c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000230 	.word	0x20000230
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800c55c 	.word	0x0800c55c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000234 	.word	0x20000234
 8000104:	0800c55c 	.word	0x0800c55c

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			; (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	; 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	; 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	; 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			; (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 f8b3 	bl	80015bc <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f001 f803 	bl	800146c <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f8a5 	bl	80015bc <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f89b 	bl	80015bc <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f82b 	bl	80014f0 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f001 f821 	bl	80014f0 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			; (mov r8, r8)

080004bc <__aeabi_uldivmod>:
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d111      	bne.n	80004e4 <__aeabi_uldivmod+0x28>
 80004c0:	2a00      	cmp	r2, #0
 80004c2:	d10f      	bne.n	80004e4 <__aeabi_uldivmod+0x28>
 80004c4:	2900      	cmp	r1, #0
 80004c6:	d100      	bne.n	80004ca <__aeabi_uldivmod+0xe>
 80004c8:	2800      	cmp	r0, #0
 80004ca:	d002      	beq.n	80004d2 <__aeabi_uldivmod+0x16>
 80004cc:	2100      	movs	r1, #0
 80004ce:	43c9      	mvns	r1, r1
 80004d0:	0008      	movs	r0, r1
 80004d2:	b407      	push	{r0, r1, r2}
 80004d4:	4802      	ldr	r0, [pc, #8]	; (80004e0 <__aeabi_uldivmod+0x24>)
 80004d6:	a102      	add	r1, pc, #8	; (adr r1, 80004e0 <__aeabi_uldivmod+0x24>)
 80004d8:	1840      	adds	r0, r0, r1
 80004da:	9002      	str	r0, [sp, #8]
 80004dc:	bd03      	pop	{r0, r1, pc}
 80004de:	46c0      	nop			; (mov r8, r8)
 80004e0:	ffffff5d 	.word	0xffffff5d
 80004e4:	b403      	push	{r0, r1}
 80004e6:	4668      	mov	r0, sp
 80004e8:	b501      	push	{r0, lr}
 80004ea:	9802      	ldr	r0, [sp, #8]
 80004ec:	f000 f8a4 	bl	8000638 <__udivmoddi4>
 80004f0:	9b01      	ldr	r3, [sp, #4]
 80004f2:	469e      	mov	lr, r3
 80004f4:	b002      	add	sp, #8
 80004f6:	bc0c      	pop	{r2, r3}
 80004f8:	4770      	bx	lr
 80004fa:	46c0      	nop			; (mov r8, r8)

080004fc <__aeabi_lmul>:
 80004fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004fe:	46ce      	mov	lr, r9
 8000500:	4699      	mov	r9, r3
 8000502:	0c03      	lsrs	r3, r0, #16
 8000504:	469c      	mov	ip, r3
 8000506:	0413      	lsls	r3, r2, #16
 8000508:	4647      	mov	r7, r8
 800050a:	0c1b      	lsrs	r3, r3, #16
 800050c:	001d      	movs	r5, r3
 800050e:	000e      	movs	r6, r1
 8000510:	4661      	mov	r1, ip
 8000512:	0404      	lsls	r4, r0, #16
 8000514:	0c24      	lsrs	r4, r4, #16
 8000516:	b580      	push	{r7, lr}
 8000518:	0007      	movs	r7, r0
 800051a:	0c10      	lsrs	r0, r2, #16
 800051c:	434b      	muls	r3, r1
 800051e:	4365      	muls	r5, r4
 8000520:	4341      	muls	r1, r0
 8000522:	4360      	muls	r0, r4
 8000524:	0c2c      	lsrs	r4, r5, #16
 8000526:	18c0      	adds	r0, r0, r3
 8000528:	1820      	adds	r0, r4, r0
 800052a:	468c      	mov	ip, r1
 800052c:	4283      	cmp	r3, r0
 800052e:	d903      	bls.n	8000538 <__aeabi_lmul+0x3c>
 8000530:	2380      	movs	r3, #128	; 0x80
 8000532:	025b      	lsls	r3, r3, #9
 8000534:	4698      	mov	r8, r3
 8000536:	44c4      	add	ip, r8
 8000538:	4649      	mov	r1, r9
 800053a:	4379      	muls	r1, r7
 800053c:	4356      	muls	r6, r2
 800053e:	0c03      	lsrs	r3, r0, #16
 8000540:	042d      	lsls	r5, r5, #16
 8000542:	0c2d      	lsrs	r5, r5, #16
 8000544:	1989      	adds	r1, r1, r6
 8000546:	4463      	add	r3, ip
 8000548:	0400      	lsls	r0, r0, #16
 800054a:	1940      	adds	r0, r0, r5
 800054c:	18c9      	adds	r1, r1, r3
 800054e:	bcc0      	pop	{r6, r7}
 8000550:	46b9      	mov	r9, r7
 8000552:	46b0      	mov	r8, r6
 8000554:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000556:	46c0      	nop			; (mov r8, r8)

08000558 <__aeabi_d2uiz>:
 8000558:	b570      	push	{r4, r5, r6, lr}
 800055a:	2200      	movs	r2, #0
 800055c:	4b0c      	ldr	r3, [pc, #48]	; (8000590 <__aeabi_d2uiz+0x38>)
 800055e:	0004      	movs	r4, r0
 8000560:	000d      	movs	r5, r1
 8000562:	f7ff ffa1 	bl	80004a8 <__aeabi_dcmpge>
 8000566:	2800      	cmp	r0, #0
 8000568:	d104      	bne.n	8000574 <__aeabi_d2uiz+0x1c>
 800056a:	0020      	movs	r0, r4
 800056c:	0029      	movs	r1, r5
 800056e:	f001 fecd 	bl	800230c <__aeabi_d2iz>
 8000572:	bd70      	pop	{r4, r5, r6, pc}
 8000574:	4b06      	ldr	r3, [pc, #24]	; (8000590 <__aeabi_d2uiz+0x38>)
 8000576:	2200      	movs	r2, #0
 8000578:	0020      	movs	r0, r4
 800057a:	0029      	movs	r1, r5
 800057c:	f001 fb44 	bl	8001c08 <__aeabi_dsub>
 8000580:	f001 fec4 	bl	800230c <__aeabi_d2iz>
 8000584:	2380      	movs	r3, #128	; 0x80
 8000586:	061b      	lsls	r3, r3, #24
 8000588:	469c      	mov	ip, r3
 800058a:	4460      	add	r0, ip
 800058c:	e7f1      	b.n	8000572 <__aeabi_d2uiz+0x1a>
 800058e:	46c0      	nop			; (mov r8, r8)
 8000590:	41e00000 	.word	0x41e00000

08000594 <__aeabi_d2lz>:
 8000594:	b570      	push	{r4, r5, r6, lr}
 8000596:	0005      	movs	r5, r0
 8000598:	000c      	movs	r4, r1
 800059a:	2200      	movs	r2, #0
 800059c:	2300      	movs	r3, #0
 800059e:	0028      	movs	r0, r5
 80005a0:	0021      	movs	r1, r4
 80005a2:	f7ff ff63 	bl	800046c <__aeabi_dcmplt>
 80005a6:	2800      	cmp	r0, #0
 80005a8:	d108      	bne.n	80005bc <__aeabi_d2lz+0x28>
 80005aa:	0028      	movs	r0, r5
 80005ac:	0021      	movs	r1, r4
 80005ae:	f000 f80f 	bl	80005d0 <__aeabi_d2ulz>
 80005b2:	0002      	movs	r2, r0
 80005b4:	000b      	movs	r3, r1
 80005b6:	0010      	movs	r0, r2
 80005b8:	0019      	movs	r1, r3
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	2380      	movs	r3, #128	; 0x80
 80005be:	061b      	lsls	r3, r3, #24
 80005c0:	18e1      	adds	r1, r4, r3
 80005c2:	0028      	movs	r0, r5
 80005c4:	f000 f804 	bl	80005d0 <__aeabi_d2ulz>
 80005c8:	2300      	movs	r3, #0
 80005ca:	4242      	negs	r2, r0
 80005cc:	418b      	sbcs	r3, r1
 80005ce:	e7f2      	b.n	80005b6 <__aeabi_d2lz+0x22>

080005d0 <__aeabi_d2ulz>:
 80005d0:	b570      	push	{r4, r5, r6, lr}
 80005d2:	2200      	movs	r2, #0
 80005d4:	4b0b      	ldr	r3, [pc, #44]	; (8000604 <__aeabi_d2ulz+0x34>)
 80005d6:	000d      	movs	r5, r1
 80005d8:	0004      	movs	r4, r0
 80005da:	f001 f853 	bl	8001684 <__aeabi_dmul>
 80005de:	f7ff ffbb 	bl	8000558 <__aeabi_d2uiz>
 80005e2:	0006      	movs	r6, r0
 80005e4:	f001 fef8 	bl	80023d8 <__aeabi_ui2d>
 80005e8:	2200      	movs	r2, #0
 80005ea:	4b07      	ldr	r3, [pc, #28]	; (8000608 <__aeabi_d2ulz+0x38>)
 80005ec:	f001 f84a 	bl	8001684 <__aeabi_dmul>
 80005f0:	0002      	movs	r2, r0
 80005f2:	000b      	movs	r3, r1
 80005f4:	0020      	movs	r0, r4
 80005f6:	0029      	movs	r1, r5
 80005f8:	f001 fb06 	bl	8001c08 <__aeabi_dsub>
 80005fc:	f7ff ffac 	bl	8000558 <__aeabi_d2uiz>
 8000600:	0031      	movs	r1, r6
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	3df00000 	.word	0x3df00000
 8000608:	41f00000 	.word	0x41f00000

0800060c <__aeabi_l2d>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	0006      	movs	r6, r0
 8000610:	0008      	movs	r0, r1
 8000612:	f001 feb1 	bl	8002378 <__aeabi_i2d>
 8000616:	2200      	movs	r2, #0
 8000618:	4b06      	ldr	r3, [pc, #24]	; (8000634 <__aeabi_l2d+0x28>)
 800061a:	f001 f833 	bl	8001684 <__aeabi_dmul>
 800061e:	000d      	movs	r5, r1
 8000620:	0004      	movs	r4, r0
 8000622:	0030      	movs	r0, r6
 8000624:	f001 fed8 	bl	80023d8 <__aeabi_ui2d>
 8000628:	002b      	movs	r3, r5
 800062a:	0022      	movs	r2, r4
 800062c:	f000 f8d0 	bl	80007d0 <__aeabi_dadd>
 8000630:	bd70      	pop	{r4, r5, r6, pc}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	41f00000 	.word	0x41f00000

08000638 <__udivmoddi4>:
 8000638:	b5f0      	push	{r4, r5, r6, r7, lr}
 800063a:	4657      	mov	r7, sl
 800063c:	464e      	mov	r6, r9
 800063e:	4645      	mov	r5, r8
 8000640:	46de      	mov	lr, fp
 8000642:	b5e0      	push	{r5, r6, r7, lr}
 8000644:	0004      	movs	r4, r0
 8000646:	000d      	movs	r5, r1
 8000648:	4692      	mov	sl, r2
 800064a:	4699      	mov	r9, r3
 800064c:	b083      	sub	sp, #12
 800064e:	428b      	cmp	r3, r1
 8000650:	d830      	bhi.n	80006b4 <__udivmoddi4+0x7c>
 8000652:	d02d      	beq.n	80006b0 <__udivmoddi4+0x78>
 8000654:	4649      	mov	r1, r9
 8000656:	4650      	mov	r0, sl
 8000658:	f001 ff02 	bl	8002460 <__clzdi2>
 800065c:	0029      	movs	r1, r5
 800065e:	0006      	movs	r6, r0
 8000660:	0020      	movs	r0, r4
 8000662:	f001 fefd 	bl	8002460 <__clzdi2>
 8000666:	1a33      	subs	r3, r6, r0
 8000668:	4698      	mov	r8, r3
 800066a:	3b20      	subs	r3, #32
 800066c:	d434      	bmi.n	80006d8 <__udivmoddi4+0xa0>
 800066e:	469b      	mov	fp, r3
 8000670:	4653      	mov	r3, sl
 8000672:	465a      	mov	r2, fp
 8000674:	4093      	lsls	r3, r2
 8000676:	4642      	mov	r2, r8
 8000678:	001f      	movs	r7, r3
 800067a:	4653      	mov	r3, sl
 800067c:	4093      	lsls	r3, r2
 800067e:	001e      	movs	r6, r3
 8000680:	42af      	cmp	r7, r5
 8000682:	d83b      	bhi.n	80006fc <__udivmoddi4+0xc4>
 8000684:	42af      	cmp	r7, r5
 8000686:	d100      	bne.n	800068a <__udivmoddi4+0x52>
 8000688:	e079      	b.n	800077e <__udivmoddi4+0x146>
 800068a:	465b      	mov	r3, fp
 800068c:	1ba4      	subs	r4, r4, r6
 800068e:	41bd      	sbcs	r5, r7
 8000690:	2b00      	cmp	r3, #0
 8000692:	da00      	bge.n	8000696 <__udivmoddi4+0x5e>
 8000694:	e076      	b.n	8000784 <__udivmoddi4+0x14c>
 8000696:	2200      	movs	r2, #0
 8000698:	2300      	movs	r3, #0
 800069a:	9200      	str	r2, [sp, #0]
 800069c:	9301      	str	r3, [sp, #4]
 800069e:	2301      	movs	r3, #1
 80006a0:	465a      	mov	r2, fp
 80006a2:	4093      	lsls	r3, r2
 80006a4:	9301      	str	r3, [sp, #4]
 80006a6:	2301      	movs	r3, #1
 80006a8:	4642      	mov	r2, r8
 80006aa:	4093      	lsls	r3, r2
 80006ac:	9300      	str	r3, [sp, #0]
 80006ae:	e029      	b.n	8000704 <__udivmoddi4+0xcc>
 80006b0:	4282      	cmp	r2, r0
 80006b2:	d9cf      	bls.n	8000654 <__udivmoddi4+0x1c>
 80006b4:	2200      	movs	r2, #0
 80006b6:	2300      	movs	r3, #0
 80006b8:	9200      	str	r2, [sp, #0]
 80006ba:	9301      	str	r3, [sp, #4]
 80006bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <__udivmoddi4+0x8e>
 80006c2:	601c      	str	r4, [r3, #0]
 80006c4:	605d      	str	r5, [r3, #4]
 80006c6:	9800      	ldr	r0, [sp, #0]
 80006c8:	9901      	ldr	r1, [sp, #4]
 80006ca:	b003      	add	sp, #12
 80006cc:	bcf0      	pop	{r4, r5, r6, r7}
 80006ce:	46bb      	mov	fp, r7
 80006d0:	46b2      	mov	sl, r6
 80006d2:	46a9      	mov	r9, r5
 80006d4:	46a0      	mov	r8, r4
 80006d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006d8:	4642      	mov	r2, r8
 80006da:	469b      	mov	fp, r3
 80006dc:	2320      	movs	r3, #32
 80006de:	1a9b      	subs	r3, r3, r2
 80006e0:	4652      	mov	r2, sl
 80006e2:	40da      	lsrs	r2, r3
 80006e4:	4641      	mov	r1, r8
 80006e6:	0013      	movs	r3, r2
 80006e8:	464a      	mov	r2, r9
 80006ea:	408a      	lsls	r2, r1
 80006ec:	0017      	movs	r7, r2
 80006ee:	4642      	mov	r2, r8
 80006f0:	431f      	orrs	r7, r3
 80006f2:	4653      	mov	r3, sl
 80006f4:	4093      	lsls	r3, r2
 80006f6:	001e      	movs	r6, r3
 80006f8:	42af      	cmp	r7, r5
 80006fa:	d9c3      	bls.n	8000684 <__udivmoddi4+0x4c>
 80006fc:	2200      	movs	r2, #0
 80006fe:	2300      	movs	r3, #0
 8000700:	9200      	str	r2, [sp, #0]
 8000702:	9301      	str	r3, [sp, #4]
 8000704:	4643      	mov	r3, r8
 8000706:	2b00      	cmp	r3, #0
 8000708:	d0d8      	beq.n	80006bc <__udivmoddi4+0x84>
 800070a:	07fb      	lsls	r3, r7, #31
 800070c:	0872      	lsrs	r2, r6, #1
 800070e:	431a      	orrs	r2, r3
 8000710:	4646      	mov	r6, r8
 8000712:	087b      	lsrs	r3, r7, #1
 8000714:	e00e      	b.n	8000734 <__udivmoddi4+0xfc>
 8000716:	42ab      	cmp	r3, r5
 8000718:	d101      	bne.n	800071e <__udivmoddi4+0xe6>
 800071a:	42a2      	cmp	r2, r4
 800071c:	d80c      	bhi.n	8000738 <__udivmoddi4+0x100>
 800071e:	1aa4      	subs	r4, r4, r2
 8000720:	419d      	sbcs	r5, r3
 8000722:	2001      	movs	r0, #1
 8000724:	1924      	adds	r4, r4, r4
 8000726:	416d      	adcs	r5, r5
 8000728:	2100      	movs	r1, #0
 800072a:	3e01      	subs	r6, #1
 800072c:	1824      	adds	r4, r4, r0
 800072e:	414d      	adcs	r5, r1
 8000730:	2e00      	cmp	r6, #0
 8000732:	d006      	beq.n	8000742 <__udivmoddi4+0x10a>
 8000734:	42ab      	cmp	r3, r5
 8000736:	d9ee      	bls.n	8000716 <__udivmoddi4+0xde>
 8000738:	3e01      	subs	r6, #1
 800073a:	1924      	adds	r4, r4, r4
 800073c:	416d      	adcs	r5, r5
 800073e:	2e00      	cmp	r6, #0
 8000740:	d1f8      	bne.n	8000734 <__udivmoddi4+0xfc>
 8000742:	9800      	ldr	r0, [sp, #0]
 8000744:	9901      	ldr	r1, [sp, #4]
 8000746:	465b      	mov	r3, fp
 8000748:	1900      	adds	r0, r0, r4
 800074a:	4169      	adcs	r1, r5
 800074c:	2b00      	cmp	r3, #0
 800074e:	db24      	blt.n	800079a <__udivmoddi4+0x162>
 8000750:	002b      	movs	r3, r5
 8000752:	465a      	mov	r2, fp
 8000754:	4644      	mov	r4, r8
 8000756:	40d3      	lsrs	r3, r2
 8000758:	002a      	movs	r2, r5
 800075a:	40e2      	lsrs	r2, r4
 800075c:	001c      	movs	r4, r3
 800075e:	465b      	mov	r3, fp
 8000760:	0015      	movs	r5, r2
 8000762:	2b00      	cmp	r3, #0
 8000764:	db2a      	blt.n	80007bc <__udivmoddi4+0x184>
 8000766:	0026      	movs	r6, r4
 8000768:	409e      	lsls	r6, r3
 800076a:	0033      	movs	r3, r6
 800076c:	0026      	movs	r6, r4
 800076e:	4647      	mov	r7, r8
 8000770:	40be      	lsls	r6, r7
 8000772:	0032      	movs	r2, r6
 8000774:	1a80      	subs	r0, r0, r2
 8000776:	4199      	sbcs	r1, r3
 8000778:	9000      	str	r0, [sp, #0]
 800077a:	9101      	str	r1, [sp, #4]
 800077c:	e79e      	b.n	80006bc <__udivmoddi4+0x84>
 800077e:	42a3      	cmp	r3, r4
 8000780:	d8bc      	bhi.n	80006fc <__udivmoddi4+0xc4>
 8000782:	e782      	b.n	800068a <__udivmoddi4+0x52>
 8000784:	4642      	mov	r2, r8
 8000786:	2320      	movs	r3, #32
 8000788:	2100      	movs	r1, #0
 800078a:	1a9b      	subs	r3, r3, r2
 800078c:	2200      	movs	r2, #0
 800078e:	9100      	str	r1, [sp, #0]
 8000790:	9201      	str	r2, [sp, #4]
 8000792:	2201      	movs	r2, #1
 8000794:	40da      	lsrs	r2, r3
 8000796:	9201      	str	r2, [sp, #4]
 8000798:	e785      	b.n	80006a6 <__udivmoddi4+0x6e>
 800079a:	4642      	mov	r2, r8
 800079c:	2320      	movs	r3, #32
 800079e:	1a9b      	subs	r3, r3, r2
 80007a0:	002a      	movs	r2, r5
 80007a2:	4646      	mov	r6, r8
 80007a4:	409a      	lsls	r2, r3
 80007a6:	0023      	movs	r3, r4
 80007a8:	40f3      	lsrs	r3, r6
 80007aa:	4644      	mov	r4, r8
 80007ac:	4313      	orrs	r3, r2
 80007ae:	002a      	movs	r2, r5
 80007b0:	40e2      	lsrs	r2, r4
 80007b2:	001c      	movs	r4, r3
 80007b4:	465b      	mov	r3, fp
 80007b6:	0015      	movs	r5, r2
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	dad4      	bge.n	8000766 <__udivmoddi4+0x12e>
 80007bc:	4642      	mov	r2, r8
 80007be:	002f      	movs	r7, r5
 80007c0:	2320      	movs	r3, #32
 80007c2:	0026      	movs	r6, r4
 80007c4:	4097      	lsls	r7, r2
 80007c6:	1a9b      	subs	r3, r3, r2
 80007c8:	40de      	lsrs	r6, r3
 80007ca:	003b      	movs	r3, r7
 80007cc:	4333      	orrs	r3, r6
 80007ce:	e7cd      	b.n	800076c <__udivmoddi4+0x134>

080007d0 <__aeabi_dadd>:
 80007d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007d2:	464f      	mov	r7, r9
 80007d4:	4646      	mov	r6, r8
 80007d6:	46d6      	mov	lr, sl
 80007d8:	0004      	movs	r4, r0
 80007da:	b5c0      	push	{r6, r7, lr}
 80007dc:	001f      	movs	r7, r3
 80007de:	030b      	lsls	r3, r1, #12
 80007e0:	0010      	movs	r0, r2
 80007e2:	004e      	lsls	r6, r1, #1
 80007e4:	0a5b      	lsrs	r3, r3, #9
 80007e6:	0fcd      	lsrs	r5, r1, #31
 80007e8:	0f61      	lsrs	r1, r4, #29
 80007ea:	007a      	lsls	r2, r7, #1
 80007ec:	4319      	orrs	r1, r3
 80007ee:	00e3      	lsls	r3, r4, #3
 80007f0:	033c      	lsls	r4, r7, #12
 80007f2:	0fff      	lsrs	r7, r7, #31
 80007f4:	46bc      	mov	ip, r7
 80007f6:	0a64      	lsrs	r4, r4, #9
 80007f8:	0f47      	lsrs	r7, r0, #29
 80007fa:	4327      	orrs	r7, r4
 80007fc:	0d76      	lsrs	r6, r6, #21
 80007fe:	0d52      	lsrs	r2, r2, #21
 8000800:	00c0      	lsls	r0, r0, #3
 8000802:	46b9      	mov	r9, r7
 8000804:	4680      	mov	r8, r0
 8000806:	1ab7      	subs	r7, r6, r2
 8000808:	4565      	cmp	r5, ip
 800080a:	d100      	bne.n	800080e <__aeabi_dadd+0x3e>
 800080c:	e09b      	b.n	8000946 <__aeabi_dadd+0x176>
 800080e:	2f00      	cmp	r7, #0
 8000810:	dc00      	bgt.n	8000814 <__aeabi_dadd+0x44>
 8000812:	e084      	b.n	800091e <__aeabi_dadd+0x14e>
 8000814:	2a00      	cmp	r2, #0
 8000816:	d100      	bne.n	800081a <__aeabi_dadd+0x4a>
 8000818:	e0be      	b.n	8000998 <__aeabi_dadd+0x1c8>
 800081a:	4ac8      	ldr	r2, [pc, #800]	; (8000b3c <__aeabi_dadd+0x36c>)
 800081c:	4296      	cmp	r6, r2
 800081e:	d100      	bne.n	8000822 <__aeabi_dadd+0x52>
 8000820:	e124      	b.n	8000a6c <__aeabi_dadd+0x29c>
 8000822:	2280      	movs	r2, #128	; 0x80
 8000824:	464c      	mov	r4, r9
 8000826:	0412      	lsls	r2, r2, #16
 8000828:	4314      	orrs	r4, r2
 800082a:	46a1      	mov	r9, r4
 800082c:	2f38      	cmp	r7, #56	; 0x38
 800082e:	dd00      	ble.n	8000832 <__aeabi_dadd+0x62>
 8000830:	e167      	b.n	8000b02 <__aeabi_dadd+0x332>
 8000832:	2f1f      	cmp	r7, #31
 8000834:	dd00      	ble.n	8000838 <__aeabi_dadd+0x68>
 8000836:	e1d6      	b.n	8000be6 <__aeabi_dadd+0x416>
 8000838:	2220      	movs	r2, #32
 800083a:	464c      	mov	r4, r9
 800083c:	1bd2      	subs	r2, r2, r7
 800083e:	4094      	lsls	r4, r2
 8000840:	46a2      	mov	sl, r4
 8000842:	4644      	mov	r4, r8
 8000844:	40fc      	lsrs	r4, r7
 8000846:	0020      	movs	r0, r4
 8000848:	4654      	mov	r4, sl
 800084a:	4304      	orrs	r4, r0
 800084c:	4640      	mov	r0, r8
 800084e:	4090      	lsls	r0, r2
 8000850:	1e42      	subs	r2, r0, #1
 8000852:	4190      	sbcs	r0, r2
 8000854:	464a      	mov	r2, r9
 8000856:	40fa      	lsrs	r2, r7
 8000858:	4304      	orrs	r4, r0
 800085a:	1a89      	subs	r1, r1, r2
 800085c:	1b1c      	subs	r4, r3, r4
 800085e:	42a3      	cmp	r3, r4
 8000860:	4192      	sbcs	r2, r2
 8000862:	4252      	negs	r2, r2
 8000864:	1a8b      	subs	r3, r1, r2
 8000866:	469a      	mov	sl, r3
 8000868:	4653      	mov	r3, sl
 800086a:	021b      	lsls	r3, r3, #8
 800086c:	d400      	bmi.n	8000870 <__aeabi_dadd+0xa0>
 800086e:	e0d4      	b.n	8000a1a <__aeabi_dadd+0x24a>
 8000870:	4653      	mov	r3, sl
 8000872:	025a      	lsls	r2, r3, #9
 8000874:	0a53      	lsrs	r3, r2, #9
 8000876:	469a      	mov	sl, r3
 8000878:	4653      	mov	r3, sl
 800087a:	2b00      	cmp	r3, #0
 800087c:	d100      	bne.n	8000880 <__aeabi_dadd+0xb0>
 800087e:	e104      	b.n	8000a8a <__aeabi_dadd+0x2ba>
 8000880:	4650      	mov	r0, sl
 8000882:	f001 fdcf 	bl	8002424 <__clzsi2>
 8000886:	0003      	movs	r3, r0
 8000888:	3b08      	subs	r3, #8
 800088a:	2220      	movs	r2, #32
 800088c:	0020      	movs	r0, r4
 800088e:	1ad2      	subs	r2, r2, r3
 8000890:	4651      	mov	r1, sl
 8000892:	40d0      	lsrs	r0, r2
 8000894:	4099      	lsls	r1, r3
 8000896:	0002      	movs	r2, r0
 8000898:	409c      	lsls	r4, r3
 800089a:	430a      	orrs	r2, r1
 800089c:	42b3      	cmp	r3, r6
 800089e:	da00      	bge.n	80008a2 <__aeabi_dadd+0xd2>
 80008a0:	e102      	b.n	8000aa8 <__aeabi_dadd+0x2d8>
 80008a2:	1b9b      	subs	r3, r3, r6
 80008a4:	1c59      	adds	r1, r3, #1
 80008a6:	291f      	cmp	r1, #31
 80008a8:	dd00      	ble.n	80008ac <__aeabi_dadd+0xdc>
 80008aa:	e0a7      	b.n	80009fc <__aeabi_dadd+0x22c>
 80008ac:	2320      	movs	r3, #32
 80008ae:	0010      	movs	r0, r2
 80008b0:	0026      	movs	r6, r4
 80008b2:	1a5b      	subs	r3, r3, r1
 80008b4:	409c      	lsls	r4, r3
 80008b6:	4098      	lsls	r0, r3
 80008b8:	40ce      	lsrs	r6, r1
 80008ba:	40ca      	lsrs	r2, r1
 80008bc:	1e63      	subs	r3, r4, #1
 80008be:	419c      	sbcs	r4, r3
 80008c0:	4330      	orrs	r0, r6
 80008c2:	4692      	mov	sl, r2
 80008c4:	2600      	movs	r6, #0
 80008c6:	4304      	orrs	r4, r0
 80008c8:	0763      	lsls	r3, r4, #29
 80008ca:	d009      	beq.n	80008e0 <__aeabi_dadd+0x110>
 80008cc:	230f      	movs	r3, #15
 80008ce:	4023      	ands	r3, r4
 80008d0:	2b04      	cmp	r3, #4
 80008d2:	d005      	beq.n	80008e0 <__aeabi_dadd+0x110>
 80008d4:	1d23      	adds	r3, r4, #4
 80008d6:	42a3      	cmp	r3, r4
 80008d8:	41a4      	sbcs	r4, r4
 80008da:	4264      	negs	r4, r4
 80008dc:	44a2      	add	sl, r4
 80008de:	001c      	movs	r4, r3
 80008e0:	4653      	mov	r3, sl
 80008e2:	021b      	lsls	r3, r3, #8
 80008e4:	d400      	bmi.n	80008e8 <__aeabi_dadd+0x118>
 80008e6:	e09b      	b.n	8000a20 <__aeabi_dadd+0x250>
 80008e8:	4b94      	ldr	r3, [pc, #592]	; (8000b3c <__aeabi_dadd+0x36c>)
 80008ea:	3601      	adds	r6, #1
 80008ec:	429e      	cmp	r6, r3
 80008ee:	d100      	bne.n	80008f2 <__aeabi_dadd+0x122>
 80008f0:	e0b8      	b.n	8000a64 <__aeabi_dadd+0x294>
 80008f2:	4653      	mov	r3, sl
 80008f4:	4992      	ldr	r1, [pc, #584]	; (8000b40 <__aeabi_dadd+0x370>)
 80008f6:	08e4      	lsrs	r4, r4, #3
 80008f8:	400b      	ands	r3, r1
 80008fa:	0019      	movs	r1, r3
 80008fc:	075b      	lsls	r3, r3, #29
 80008fe:	4323      	orrs	r3, r4
 8000900:	0572      	lsls	r2, r6, #21
 8000902:	024c      	lsls	r4, r1, #9
 8000904:	0b24      	lsrs	r4, r4, #12
 8000906:	0d52      	lsrs	r2, r2, #21
 8000908:	0512      	lsls	r2, r2, #20
 800090a:	07ed      	lsls	r5, r5, #31
 800090c:	4322      	orrs	r2, r4
 800090e:	432a      	orrs	r2, r5
 8000910:	0018      	movs	r0, r3
 8000912:	0011      	movs	r1, r2
 8000914:	bce0      	pop	{r5, r6, r7}
 8000916:	46ba      	mov	sl, r7
 8000918:	46b1      	mov	r9, r6
 800091a:	46a8      	mov	r8, r5
 800091c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800091e:	2f00      	cmp	r7, #0
 8000920:	d048      	beq.n	80009b4 <__aeabi_dadd+0x1e4>
 8000922:	1b97      	subs	r7, r2, r6
 8000924:	2e00      	cmp	r6, #0
 8000926:	d000      	beq.n	800092a <__aeabi_dadd+0x15a>
 8000928:	e10e      	b.n	8000b48 <__aeabi_dadd+0x378>
 800092a:	000c      	movs	r4, r1
 800092c:	431c      	orrs	r4, r3
 800092e:	d100      	bne.n	8000932 <__aeabi_dadd+0x162>
 8000930:	e1b7      	b.n	8000ca2 <__aeabi_dadd+0x4d2>
 8000932:	1e7c      	subs	r4, r7, #1
 8000934:	2f01      	cmp	r7, #1
 8000936:	d100      	bne.n	800093a <__aeabi_dadd+0x16a>
 8000938:	e226      	b.n	8000d88 <__aeabi_dadd+0x5b8>
 800093a:	4d80      	ldr	r5, [pc, #512]	; (8000b3c <__aeabi_dadd+0x36c>)
 800093c:	42af      	cmp	r7, r5
 800093e:	d100      	bne.n	8000942 <__aeabi_dadd+0x172>
 8000940:	e1d5      	b.n	8000cee <__aeabi_dadd+0x51e>
 8000942:	0027      	movs	r7, r4
 8000944:	e107      	b.n	8000b56 <__aeabi_dadd+0x386>
 8000946:	2f00      	cmp	r7, #0
 8000948:	dc00      	bgt.n	800094c <__aeabi_dadd+0x17c>
 800094a:	e0b2      	b.n	8000ab2 <__aeabi_dadd+0x2e2>
 800094c:	2a00      	cmp	r2, #0
 800094e:	d047      	beq.n	80009e0 <__aeabi_dadd+0x210>
 8000950:	4a7a      	ldr	r2, [pc, #488]	; (8000b3c <__aeabi_dadd+0x36c>)
 8000952:	4296      	cmp	r6, r2
 8000954:	d100      	bne.n	8000958 <__aeabi_dadd+0x188>
 8000956:	e089      	b.n	8000a6c <__aeabi_dadd+0x29c>
 8000958:	2280      	movs	r2, #128	; 0x80
 800095a:	464c      	mov	r4, r9
 800095c:	0412      	lsls	r2, r2, #16
 800095e:	4314      	orrs	r4, r2
 8000960:	46a1      	mov	r9, r4
 8000962:	2f38      	cmp	r7, #56	; 0x38
 8000964:	dc6b      	bgt.n	8000a3e <__aeabi_dadd+0x26e>
 8000966:	2f1f      	cmp	r7, #31
 8000968:	dc00      	bgt.n	800096c <__aeabi_dadd+0x19c>
 800096a:	e16e      	b.n	8000c4a <__aeabi_dadd+0x47a>
 800096c:	003a      	movs	r2, r7
 800096e:	4648      	mov	r0, r9
 8000970:	3a20      	subs	r2, #32
 8000972:	40d0      	lsrs	r0, r2
 8000974:	4684      	mov	ip, r0
 8000976:	2f20      	cmp	r7, #32
 8000978:	d007      	beq.n	800098a <__aeabi_dadd+0x1ba>
 800097a:	2240      	movs	r2, #64	; 0x40
 800097c:	4648      	mov	r0, r9
 800097e:	1bd2      	subs	r2, r2, r7
 8000980:	4090      	lsls	r0, r2
 8000982:	0002      	movs	r2, r0
 8000984:	4640      	mov	r0, r8
 8000986:	4310      	orrs	r0, r2
 8000988:	4680      	mov	r8, r0
 800098a:	4640      	mov	r0, r8
 800098c:	1e42      	subs	r2, r0, #1
 800098e:	4190      	sbcs	r0, r2
 8000990:	4662      	mov	r2, ip
 8000992:	0004      	movs	r4, r0
 8000994:	4314      	orrs	r4, r2
 8000996:	e057      	b.n	8000a48 <__aeabi_dadd+0x278>
 8000998:	464a      	mov	r2, r9
 800099a:	4302      	orrs	r2, r0
 800099c:	d100      	bne.n	80009a0 <__aeabi_dadd+0x1d0>
 800099e:	e103      	b.n	8000ba8 <__aeabi_dadd+0x3d8>
 80009a0:	1e7a      	subs	r2, r7, #1
 80009a2:	2f01      	cmp	r7, #1
 80009a4:	d100      	bne.n	80009a8 <__aeabi_dadd+0x1d8>
 80009a6:	e193      	b.n	8000cd0 <__aeabi_dadd+0x500>
 80009a8:	4c64      	ldr	r4, [pc, #400]	; (8000b3c <__aeabi_dadd+0x36c>)
 80009aa:	42a7      	cmp	r7, r4
 80009ac:	d100      	bne.n	80009b0 <__aeabi_dadd+0x1e0>
 80009ae:	e18a      	b.n	8000cc6 <__aeabi_dadd+0x4f6>
 80009b0:	0017      	movs	r7, r2
 80009b2:	e73b      	b.n	800082c <__aeabi_dadd+0x5c>
 80009b4:	4c63      	ldr	r4, [pc, #396]	; (8000b44 <__aeabi_dadd+0x374>)
 80009b6:	1c72      	adds	r2, r6, #1
 80009b8:	4222      	tst	r2, r4
 80009ba:	d000      	beq.n	80009be <__aeabi_dadd+0x1ee>
 80009bc:	e0e0      	b.n	8000b80 <__aeabi_dadd+0x3b0>
 80009be:	000a      	movs	r2, r1
 80009c0:	431a      	orrs	r2, r3
 80009c2:	2e00      	cmp	r6, #0
 80009c4:	d000      	beq.n	80009c8 <__aeabi_dadd+0x1f8>
 80009c6:	e174      	b.n	8000cb2 <__aeabi_dadd+0x4e2>
 80009c8:	2a00      	cmp	r2, #0
 80009ca:	d100      	bne.n	80009ce <__aeabi_dadd+0x1fe>
 80009cc:	e1d0      	b.n	8000d70 <__aeabi_dadd+0x5a0>
 80009ce:	464a      	mov	r2, r9
 80009d0:	4302      	orrs	r2, r0
 80009d2:	d000      	beq.n	80009d6 <__aeabi_dadd+0x206>
 80009d4:	e1e3      	b.n	8000d9e <__aeabi_dadd+0x5ce>
 80009d6:	074a      	lsls	r2, r1, #29
 80009d8:	08db      	lsrs	r3, r3, #3
 80009da:	4313      	orrs	r3, r2
 80009dc:	08c9      	lsrs	r1, r1, #3
 80009de:	e029      	b.n	8000a34 <__aeabi_dadd+0x264>
 80009e0:	464a      	mov	r2, r9
 80009e2:	4302      	orrs	r2, r0
 80009e4:	d100      	bne.n	80009e8 <__aeabi_dadd+0x218>
 80009e6:	e17d      	b.n	8000ce4 <__aeabi_dadd+0x514>
 80009e8:	1e7a      	subs	r2, r7, #1
 80009ea:	2f01      	cmp	r7, #1
 80009ec:	d100      	bne.n	80009f0 <__aeabi_dadd+0x220>
 80009ee:	e0e0      	b.n	8000bb2 <__aeabi_dadd+0x3e2>
 80009f0:	4c52      	ldr	r4, [pc, #328]	; (8000b3c <__aeabi_dadd+0x36c>)
 80009f2:	42a7      	cmp	r7, r4
 80009f4:	d100      	bne.n	80009f8 <__aeabi_dadd+0x228>
 80009f6:	e166      	b.n	8000cc6 <__aeabi_dadd+0x4f6>
 80009f8:	0017      	movs	r7, r2
 80009fa:	e7b2      	b.n	8000962 <__aeabi_dadd+0x192>
 80009fc:	0010      	movs	r0, r2
 80009fe:	3b1f      	subs	r3, #31
 8000a00:	40d8      	lsrs	r0, r3
 8000a02:	2920      	cmp	r1, #32
 8000a04:	d003      	beq.n	8000a0e <__aeabi_dadd+0x23e>
 8000a06:	2340      	movs	r3, #64	; 0x40
 8000a08:	1a5b      	subs	r3, r3, r1
 8000a0a:	409a      	lsls	r2, r3
 8000a0c:	4314      	orrs	r4, r2
 8000a0e:	1e63      	subs	r3, r4, #1
 8000a10:	419c      	sbcs	r4, r3
 8000a12:	2300      	movs	r3, #0
 8000a14:	2600      	movs	r6, #0
 8000a16:	469a      	mov	sl, r3
 8000a18:	4304      	orrs	r4, r0
 8000a1a:	0763      	lsls	r3, r4, #29
 8000a1c:	d000      	beq.n	8000a20 <__aeabi_dadd+0x250>
 8000a1e:	e755      	b.n	80008cc <__aeabi_dadd+0xfc>
 8000a20:	4652      	mov	r2, sl
 8000a22:	08e3      	lsrs	r3, r4, #3
 8000a24:	0752      	lsls	r2, r2, #29
 8000a26:	4313      	orrs	r3, r2
 8000a28:	4652      	mov	r2, sl
 8000a2a:	0037      	movs	r7, r6
 8000a2c:	08d1      	lsrs	r1, r2, #3
 8000a2e:	4a43      	ldr	r2, [pc, #268]	; (8000b3c <__aeabi_dadd+0x36c>)
 8000a30:	4297      	cmp	r7, r2
 8000a32:	d01f      	beq.n	8000a74 <__aeabi_dadd+0x2a4>
 8000a34:	0309      	lsls	r1, r1, #12
 8000a36:	057a      	lsls	r2, r7, #21
 8000a38:	0b0c      	lsrs	r4, r1, #12
 8000a3a:	0d52      	lsrs	r2, r2, #21
 8000a3c:	e764      	b.n	8000908 <__aeabi_dadd+0x138>
 8000a3e:	4642      	mov	r2, r8
 8000a40:	464c      	mov	r4, r9
 8000a42:	4314      	orrs	r4, r2
 8000a44:	1e62      	subs	r2, r4, #1
 8000a46:	4194      	sbcs	r4, r2
 8000a48:	18e4      	adds	r4, r4, r3
 8000a4a:	429c      	cmp	r4, r3
 8000a4c:	4192      	sbcs	r2, r2
 8000a4e:	4252      	negs	r2, r2
 8000a50:	4692      	mov	sl, r2
 8000a52:	448a      	add	sl, r1
 8000a54:	4653      	mov	r3, sl
 8000a56:	021b      	lsls	r3, r3, #8
 8000a58:	d5df      	bpl.n	8000a1a <__aeabi_dadd+0x24a>
 8000a5a:	4b38      	ldr	r3, [pc, #224]	; (8000b3c <__aeabi_dadd+0x36c>)
 8000a5c:	3601      	adds	r6, #1
 8000a5e:	429e      	cmp	r6, r3
 8000a60:	d000      	beq.n	8000a64 <__aeabi_dadd+0x294>
 8000a62:	e0b3      	b.n	8000bcc <__aeabi_dadd+0x3fc>
 8000a64:	0032      	movs	r2, r6
 8000a66:	2400      	movs	r4, #0
 8000a68:	2300      	movs	r3, #0
 8000a6a:	e74d      	b.n	8000908 <__aeabi_dadd+0x138>
 8000a6c:	074a      	lsls	r2, r1, #29
 8000a6e:	08db      	lsrs	r3, r3, #3
 8000a70:	4313      	orrs	r3, r2
 8000a72:	08c9      	lsrs	r1, r1, #3
 8000a74:	001a      	movs	r2, r3
 8000a76:	430a      	orrs	r2, r1
 8000a78:	d100      	bne.n	8000a7c <__aeabi_dadd+0x2ac>
 8000a7a:	e200      	b.n	8000e7e <__aeabi_dadd+0x6ae>
 8000a7c:	2480      	movs	r4, #128	; 0x80
 8000a7e:	0324      	lsls	r4, r4, #12
 8000a80:	430c      	orrs	r4, r1
 8000a82:	0324      	lsls	r4, r4, #12
 8000a84:	4a2d      	ldr	r2, [pc, #180]	; (8000b3c <__aeabi_dadd+0x36c>)
 8000a86:	0b24      	lsrs	r4, r4, #12
 8000a88:	e73e      	b.n	8000908 <__aeabi_dadd+0x138>
 8000a8a:	0020      	movs	r0, r4
 8000a8c:	f001 fcca 	bl	8002424 <__clzsi2>
 8000a90:	0003      	movs	r3, r0
 8000a92:	3318      	adds	r3, #24
 8000a94:	2b1f      	cmp	r3, #31
 8000a96:	dc00      	bgt.n	8000a9a <__aeabi_dadd+0x2ca>
 8000a98:	e6f7      	b.n	800088a <__aeabi_dadd+0xba>
 8000a9a:	0022      	movs	r2, r4
 8000a9c:	3808      	subs	r0, #8
 8000a9e:	4082      	lsls	r2, r0
 8000aa0:	2400      	movs	r4, #0
 8000aa2:	42b3      	cmp	r3, r6
 8000aa4:	db00      	blt.n	8000aa8 <__aeabi_dadd+0x2d8>
 8000aa6:	e6fc      	b.n	80008a2 <__aeabi_dadd+0xd2>
 8000aa8:	1af6      	subs	r6, r6, r3
 8000aaa:	4b25      	ldr	r3, [pc, #148]	; (8000b40 <__aeabi_dadd+0x370>)
 8000aac:	401a      	ands	r2, r3
 8000aae:	4692      	mov	sl, r2
 8000ab0:	e70a      	b.n	80008c8 <__aeabi_dadd+0xf8>
 8000ab2:	2f00      	cmp	r7, #0
 8000ab4:	d02b      	beq.n	8000b0e <__aeabi_dadd+0x33e>
 8000ab6:	1b97      	subs	r7, r2, r6
 8000ab8:	2e00      	cmp	r6, #0
 8000aba:	d100      	bne.n	8000abe <__aeabi_dadd+0x2ee>
 8000abc:	e0b8      	b.n	8000c30 <__aeabi_dadd+0x460>
 8000abe:	4c1f      	ldr	r4, [pc, #124]	; (8000b3c <__aeabi_dadd+0x36c>)
 8000ac0:	42a2      	cmp	r2, r4
 8000ac2:	d100      	bne.n	8000ac6 <__aeabi_dadd+0x2f6>
 8000ac4:	e11c      	b.n	8000d00 <__aeabi_dadd+0x530>
 8000ac6:	2480      	movs	r4, #128	; 0x80
 8000ac8:	0424      	lsls	r4, r4, #16
 8000aca:	4321      	orrs	r1, r4
 8000acc:	2f38      	cmp	r7, #56	; 0x38
 8000ace:	dd00      	ble.n	8000ad2 <__aeabi_dadd+0x302>
 8000ad0:	e11e      	b.n	8000d10 <__aeabi_dadd+0x540>
 8000ad2:	2f1f      	cmp	r7, #31
 8000ad4:	dd00      	ble.n	8000ad8 <__aeabi_dadd+0x308>
 8000ad6:	e19e      	b.n	8000e16 <__aeabi_dadd+0x646>
 8000ad8:	2620      	movs	r6, #32
 8000ada:	000c      	movs	r4, r1
 8000adc:	1bf6      	subs	r6, r6, r7
 8000ade:	0018      	movs	r0, r3
 8000ae0:	40b3      	lsls	r3, r6
 8000ae2:	40b4      	lsls	r4, r6
 8000ae4:	40f8      	lsrs	r0, r7
 8000ae6:	1e5e      	subs	r6, r3, #1
 8000ae8:	41b3      	sbcs	r3, r6
 8000aea:	40f9      	lsrs	r1, r7
 8000aec:	4304      	orrs	r4, r0
 8000aee:	431c      	orrs	r4, r3
 8000af0:	4489      	add	r9, r1
 8000af2:	4444      	add	r4, r8
 8000af4:	4544      	cmp	r4, r8
 8000af6:	419b      	sbcs	r3, r3
 8000af8:	425b      	negs	r3, r3
 8000afa:	444b      	add	r3, r9
 8000afc:	469a      	mov	sl, r3
 8000afe:	0016      	movs	r6, r2
 8000b00:	e7a8      	b.n	8000a54 <__aeabi_dadd+0x284>
 8000b02:	4642      	mov	r2, r8
 8000b04:	464c      	mov	r4, r9
 8000b06:	4314      	orrs	r4, r2
 8000b08:	1e62      	subs	r2, r4, #1
 8000b0a:	4194      	sbcs	r4, r2
 8000b0c:	e6a6      	b.n	800085c <__aeabi_dadd+0x8c>
 8000b0e:	4c0d      	ldr	r4, [pc, #52]	; (8000b44 <__aeabi_dadd+0x374>)
 8000b10:	1c72      	adds	r2, r6, #1
 8000b12:	4222      	tst	r2, r4
 8000b14:	d000      	beq.n	8000b18 <__aeabi_dadd+0x348>
 8000b16:	e0a8      	b.n	8000c6a <__aeabi_dadd+0x49a>
 8000b18:	000a      	movs	r2, r1
 8000b1a:	431a      	orrs	r2, r3
 8000b1c:	2e00      	cmp	r6, #0
 8000b1e:	d000      	beq.n	8000b22 <__aeabi_dadd+0x352>
 8000b20:	e10a      	b.n	8000d38 <__aeabi_dadd+0x568>
 8000b22:	2a00      	cmp	r2, #0
 8000b24:	d100      	bne.n	8000b28 <__aeabi_dadd+0x358>
 8000b26:	e15e      	b.n	8000de6 <__aeabi_dadd+0x616>
 8000b28:	464a      	mov	r2, r9
 8000b2a:	4302      	orrs	r2, r0
 8000b2c:	d000      	beq.n	8000b30 <__aeabi_dadd+0x360>
 8000b2e:	e161      	b.n	8000df4 <__aeabi_dadd+0x624>
 8000b30:	074a      	lsls	r2, r1, #29
 8000b32:	08db      	lsrs	r3, r3, #3
 8000b34:	4313      	orrs	r3, r2
 8000b36:	08c9      	lsrs	r1, r1, #3
 8000b38:	e77c      	b.n	8000a34 <__aeabi_dadd+0x264>
 8000b3a:	46c0      	nop			; (mov r8, r8)
 8000b3c:	000007ff 	.word	0x000007ff
 8000b40:	ff7fffff 	.word	0xff7fffff
 8000b44:	000007fe 	.word	0x000007fe
 8000b48:	4ccf      	ldr	r4, [pc, #828]	; (8000e88 <__aeabi_dadd+0x6b8>)
 8000b4a:	42a2      	cmp	r2, r4
 8000b4c:	d100      	bne.n	8000b50 <__aeabi_dadd+0x380>
 8000b4e:	e0ce      	b.n	8000cee <__aeabi_dadd+0x51e>
 8000b50:	2480      	movs	r4, #128	; 0x80
 8000b52:	0424      	lsls	r4, r4, #16
 8000b54:	4321      	orrs	r1, r4
 8000b56:	2f38      	cmp	r7, #56	; 0x38
 8000b58:	dc5b      	bgt.n	8000c12 <__aeabi_dadd+0x442>
 8000b5a:	2f1f      	cmp	r7, #31
 8000b5c:	dd00      	ble.n	8000b60 <__aeabi_dadd+0x390>
 8000b5e:	e0dc      	b.n	8000d1a <__aeabi_dadd+0x54a>
 8000b60:	2520      	movs	r5, #32
 8000b62:	000c      	movs	r4, r1
 8000b64:	1bed      	subs	r5, r5, r7
 8000b66:	001e      	movs	r6, r3
 8000b68:	40ab      	lsls	r3, r5
 8000b6a:	40ac      	lsls	r4, r5
 8000b6c:	40fe      	lsrs	r6, r7
 8000b6e:	1e5d      	subs	r5, r3, #1
 8000b70:	41ab      	sbcs	r3, r5
 8000b72:	4334      	orrs	r4, r6
 8000b74:	40f9      	lsrs	r1, r7
 8000b76:	431c      	orrs	r4, r3
 8000b78:	464b      	mov	r3, r9
 8000b7a:	1a5b      	subs	r3, r3, r1
 8000b7c:	4699      	mov	r9, r3
 8000b7e:	e04c      	b.n	8000c1a <__aeabi_dadd+0x44a>
 8000b80:	464a      	mov	r2, r9
 8000b82:	1a1c      	subs	r4, r3, r0
 8000b84:	1a88      	subs	r0, r1, r2
 8000b86:	42a3      	cmp	r3, r4
 8000b88:	4192      	sbcs	r2, r2
 8000b8a:	4252      	negs	r2, r2
 8000b8c:	4692      	mov	sl, r2
 8000b8e:	0002      	movs	r2, r0
 8000b90:	4650      	mov	r0, sl
 8000b92:	1a12      	subs	r2, r2, r0
 8000b94:	4692      	mov	sl, r2
 8000b96:	0212      	lsls	r2, r2, #8
 8000b98:	d478      	bmi.n	8000c8c <__aeabi_dadd+0x4bc>
 8000b9a:	4653      	mov	r3, sl
 8000b9c:	4323      	orrs	r3, r4
 8000b9e:	d000      	beq.n	8000ba2 <__aeabi_dadd+0x3d2>
 8000ba0:	e66a      	b.n	8000878 <__aeabi_dadd+0xa8>
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	2500      	movs	r5, #0
 8000ba6:	e745      	b.n	8000a34 <__aeabi_dadd+0x264>
 8000ba8:	074a      	lsls	r2, r1, #29
 8000baa:	08db      	lsrs	r3, r3, #3
 8000bac:	4313      	orrs	r3, r2
 8000bae:	08c9      	lsrs	r1, r1, #3
 8000bb0:	e73d      	b.n	8000a2e <__aeabi_dadd+0x25e>
 8000bb2:	181c      	adds	r4, r3, r0
 8000bb4:	429c      	cmp	r4, r3
 8000bb6:	419b      	sbcs	r3, r3
 8000bb8:	4449      	add	r1, r9
 8000bba:	468a      	mov	sl, r1
 8000bbc:	425b      	negs	r3, r3
 8000bbe:	449a      	add	sl, r3
 8000bc0:	4653      	mov	r3, sl
 8000bc2:	2601      	movs	r6, #1
 8000bc4:	021b      	lsls	r3, r3, #8
 8000bc6:	d400      	bmi.n	8000bca <__aeabi_dadd+0x3fa>
 8000bc8:	e727      	b.n	8000a1a <__aeabi_dadd+0x24a>
 8000bca:	2602      	movs	r6, #2
 8000bcc:	4652      	mov	r2, sl
 8000bce:	4baf      	ldr	r3, [pc, #700]	; (8000e8c <__aeabi_dadd+0x6bc>)
 8000bd0:	2101      	movs	r1, #1
 8000bd2:	401a      	ands	r2, r3
 8000bd4:	0013      	movs	r3, r2
 8000bd6:	4021      	ands	r1, r4
 8000bd8:	0862      	lsrs	r2, r4, #1
 8000bda:	430a      	orrs	r2, r1
 8000bdc:	07dc      	lsls	r4, r3, #31
 8000bde:	085b      	lsrs	r3, r3, #1
 8000be0:	469a      	mov	sl, r3
 8000be2:	4314      	orrs	r4, r2
 8000be4:	e670      	b.n	80008c8 <__aeabi_dadd+0xf8>
 8000be6:	003a      	movs	r2, r7
 8000be8:	464c      	mov	r4, r9
 8000bea:	3a20      	subs	r2, #32
 8000bec:	40d4      	lsrs	r4, r2
 8000bee:	46a4      	mov	ip, r4
 8000bf0:	2f20      	cmp	r7, #32
 8000bf2:	d007      	beq.n	8000c04 <__aeabi_dadd+0x434>
 8000bf4:	2240      	movs	r2, #64	; 0x40
 8000bf6:	4648      	mov	r0, r9
 8000bf8:	1bd2      	subs	r2, r2, r7
 8000bfa:	4090      	lsls	r0, r2
 8000bfc:	0002      	movs	r2, r0
 8000bfe:	4640      	mov	r0, r8
 8000c00:	4310      	orrs	r0, r2
 8000c02:	4680      	mov	r8, r0
 8000c04:	4640      	mov	r0, r8
 8000c06:	1e42      	subs	r2, r0, #1
 8000c08:	4190      	sbcs	r0, r2
 8000c0a:	4662      	mov	r2, ip
 8000c0c:	0004      	movs	r4, r0
 8000c0e:	4314      	orrs	r4, r2
 8000c10:	e624      	b.n	800085c <__aeabi_dadd+0x8c>
 8000c12:	4319      	orrs	r1, r3
 8000c14:	000c      	movs	r4, r1
 8000c16:	1e63      	subs	r3, r4, #1
 8000c18:	419c      	sbcs	r4, r3
 8000c1a:	4643      	mov	r3, r8
 8000c1c:	1b1c      	subs	r4, r3, r4
 8000c1e:	45a0      	cmp	r8, r4
 8000c20:	419b      	sbcs	r3, r3
 8000c22:	4649      	mov	r1, r9
 8000c24:	425b      	negs	r3, r3
 8000c26:	1acb      	subs	r3, r1, r3
 8000c28:	469a      	mov	sl, r3
 8000c2a:	4665      	mov	r5, ip
 8000c2c:	0016      	movs	r6, r2
 8000c2e:	e61b      	b.n	8000868 <__aeabi_dadd+0x98>
 8000c30:	000c      	movs	r4, r1
 8000c32:	431c      	orrs	r4, r3
 8000c34:	d100      	bne.n	8000c38 <__aeabi_dadd+0x468>
 8000c36:	e0c7      	b.n	8000dc8 <__aeabi_dadd+0x5f8>
 8000c38:	1e7c      	subs	r4, r7, #1
 8000c3a:	2f01      	cmp	r7, #1
 8000c3c:	d100      	bne.n	8000c40 <__aeabi_dadd+0x470>
 8000c3e:	e0f9      	b.n	8000e34 <__aeabi_dadd+0x664>
 8000c40:	4e91      	ldr	r6, [pc, #580]	; (8000e88 <__aeabi_dadd+0x6b8>)
 8000c42:	42b7      	cmp	r7, r6
 8000c44:	d05c      	beq.n	8000d00 <__aeabi_dadd+0x530>
 8000c46:	0027      	movs	r7, r4
 8000c48:	e740      	b.n	8000acc <__aeabi_dadd+0x2fc>
 8000c4a:	2220      	movs	r2, #32
 8000c4c:	464c      	mov	r4, r9
 8000c4e:	4640      	mov	r0, r8
 8000c50:	1bd2      	subs	r2, r2, r7
 8000c52:	4094      	lsls	r4, r2
 8000c54:	40f8      	lsrs	r0, r7
 8000c56:	4304      	orrs	r4, r0
 8000c58:	4640      	mov	r0, r8
 8000c5a:	4090      	lsls	r0, r2
 8000c5c:	1e42      	subs	r2, r0, #1
 8000c5e:	4190      	sbcs	r0, r2
 8000c60:	464a      	mov	r2, r9
 8000c62:	40fa      	lsrs	r2, r7
 8000c64:	4304      	orrs	r4, r0
 8000c66:	1889      	adds	r1, r1, r2
 8000c68:	e6ee      	b.n	8000a48 <__aeabi_dadd+0x278>
 8000c6a:	4c87      	ldr	r4, [pc, #540]	; (8000e88 <__aeabi_dadd+0x6b8>)
 8000c6c:	42a2      	cmp	r2, r4
 8000c6e:	d100      	bne.n	8000c72 <__aeabi_dadd+0x4a2>
 8000c70:	e6f9      	b.n	8000a66 <__aeabi_dadd+0x296>
 8000c72:	1818      	adds	r0, r3, r0
 8000c74:	4298      	cmp	r0, r3
 8000c76:	419b      	sbcs	r3, r3
 8000c78:	4449      	add	r1, r9
 8000c7a:	425b      	negs	r3, r3
 8000c7c:	18cb      	adds	r3, r1, r3
 8000c7e:	07dc      	lsls	r4, r3, #31
 8000c80:	0840      	lsrs	r0, r0, #1
 8000c82:	085b      	lsrs	r3, r3, #1
 8000c84:	469a      	mov	sl, r3
 8000c86:	0016      	movs	r6, r2
 8000c88:	4304      	orrs	r4, r0
 8000c8a:	e6c6      	b.n	8000a1a <__aeabi_dadd+0x24a>
 8000c8c:	4642      	mov	r2, r8
 8000c8e:	1ad4      	subs	r4, r2, r3
 8000c90:	45a0      	cmp	r8, r4
 8000c92:	4180      	sbcs	r0, r0
 8000c94:	464b      	mov	r3, r9
 8000c96:	4240      	negs	r0, r0
 8000c98:	1a59      	subs	r1, r3, r1
 8000c9a:	1a0b      	subs	r3, r1, r0
 8000c9c:	469a      	mov	sl, r3
 8000c9e:	4665      	mov	r5, ip
 8000ca0:	e5ea      	b.n	8000878 <__aeabi_dadd+0xa8>
 8000ca2:	464b      	mov	r3, r9
 8000ca4:	464a      	mov	r2, r9
 8000ca6:	08c0      	lsrs	r0, r0, #3
 8000ca8:	075b      	lsls	r3, r3, #29
 8000caa:	4665      	mov	r5, ip
 8000cac:	4303      	orrs	r3, r0
 8000cae:	08d1      	lsrs	r1, r2, #3
 8000cb0:	e6bd      	b.n	8000a2e <__aeabi_dadd+0x25e>
 8000cb2:	2a00      	cmp	r2, #0
 8000cb4:	d000      	beq.n	8000cb8 <__aeabi_dadd+0x4e8>
 8000cb6:	e08e      	b.n	8000dd6 <__aeabi_dadd+0x606>
 8000cb8:	464b      	mov	r3, r9
 8000cba:	4303      	orrs	r3, r0
 8000cbc:	d117      	bne.n	8000cee <__aeabi_dadd+0x51e>
 8000cbe:	2180      	movs	r1, #128	; 0x80
 8000cc0:	2500      	movs	r5, #0
 8000cc2:	0309      	lsls	r1, r1, #12
 8000cc4:	e6da      	b.n	8000a7c <__aeabi_dadd+0x2ac>
 8000cc6:	074a      	lsls	r2, r1, #29
 8000cc8:	08db      	lsrs	r3, r3, #3
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	08c9      	lsrs	r1, r1, #3
 8000cce:	e6d1      	b.n	8000a74 <__aeabi_dadd+0x2a4>
 8000cd0:	1a1c      	subs	r4, r3, r0
 8000cd2:	464a      	mov	r2, r9
 8000cd4:	42a3      	cmp	r3, r4
 8000cd6:	419b      	sbcs	r3, r3
 8000cd8:	1a89      	subs	r1, r1, r2
 8000cda:	425b      	negs	r3, r3
 8000cdc:	1acb      	subs	r3, r1, r3
 8000cde:	469a      	mov	sl, r3
 8000ce0:	2601      	movs	r6, #1
 8000ce2:	e5c1      	b.n	8000868 <__aeabi_dadd+0x98>
 8000ce4:	074a      	lsls	r2, r1, #29
 8000ce6:	08db      	lsrs	r3, r3, #3
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	08c9      	lsrs	r1, r1, #3
 8000cec:	e69f      	b.n	8000a2e <__aeabi_dadd+0x25e>
 8000cee:	4643      	mov	r3, r8
 8000cf0:	08d8      	lsrs	r0, r3, #3
 8000cf2:	464b      	mov	r3, r9
 8000cf4:	464a      	mov	r2, r9
 8000cf6:	075b      	lsls	r3, r3, #29
 8000cf8:	4665      	mov	r5, ip
 8000cfa:	4303      	orrs	r3, r0
 8000cfc:	08d1      	lsrs	r1, r2, #3
 8000cfe:	e6b9      	b.n	8000a74 <__aeabi_dadd+0x2a4>
 8000d00:	4643      	mov	r3, r8
 8000d02:	08d8      	lsrs	r0, r3, #3
 8000d04:	464b      	mov	r3, r9
 8000d06:	464a      	mov	r2, r9
 8000d08:	075b      	lsls	r3, r3, #29
 8000d0a:	4303      	orrs	r3, r0
 8000d0c:	08d1      	lsrs	r1, r2, #3
 8000d0e:	e6b1      	b.n	8000a74 <__aeabi_dadd+0x2a4>
 8000d10:	4319      	orrs	r1, r3
 8000d12:	000c      	movs	r4, r1
 8000d14:	1e63      	subs	r3, r4, #1
 8000d16:	419c      	sbcs	r4, r3
 8000d18:	e6eb      	b.n	8000af2 <__aeabi_dadd+0x322>
 8000d1a:	003c      	movs	r4, r7
 8000d1c:	000d      	movs	r5, r1
 8000d1e:	3c20      	subs	r4, #32
 8000d20:	40e5      	lsrs	r5, r4
 8000d22:	2f20      	cmp	r7, #32
 8000d24:	d003      	beq.n	8000d2e <__aeabi_dadd+0x55e>
 8000d26:	2440      	movs	r4, #64	; 0x40
 8000d28:	1be4      	subs	r4, r4, r7
 8000d2a:	40a1      	lsls	r1, r4
 8000d2c:	430b      	orrs	r3, r1
 8000d2e:	001c      	movs	r4, r3
 8000d30:	1e63      	subs	r3, r4, #1
 8000d32:	419c      	sbcs	r4, r3
 8000d34:	432c      	orrs	r4, r5
 8000d36:	e770      	b.n	8000c1a <__aeabi_dadd+0x44a>
 8000d38:	2a00      	cmp	r2, #0
 8000d3a:	d0e1      	beq.n	8000d00 <__aeabi_dadd+0x530>
 8000d3c:	464a      	mov	r2, r9
 8000d3e:	4302      	orrs	r2, r0
 8000d40:	d0c1      	beq.n	8000cc6 <__aeabi_dadd+0x4f6>
 8000d42:	074a      	lsls	r2, r1, #29
 8000d44:	08db      	lsrs	r3, r3, #3
 8000d46:	4313      	orrs	r3, r2
 8000d48:	2280      	movs	r2, #128	; 0x80
 8000d4a:	08c9      	lsrs	r1, r1, #3
 8000d4c:	0312      	lsls	r2, r2, #12
 8000d4e:	4211      	tst	r1, r2
 8000d50:	d008      	beq.n	8000d64 <__aeabi_dadd+0x594>
 8000d52:	4648      	mov	r0, r9
 8000d54:	08c4      	lsrs	r4, r0, #3
 8000d56:	4214      	tst	r4, r2
 8000d58:	d104      	bne.n	8000d64 <__aeabi_dadd+0x594>
 8000d5a:	4643      	mov	r3, r8
 8000d5c:	0021      	movs	r1, r4
 8000d5e:	08db      	lsrs	r3, r3, #3
 8000d60:	0742      	lsls	r2, r0, #29
 8000d62:	4313      	orrs	r3, r2
 8000d64:	0f5a      	lsrs	r2, r3, #29
 8000d66:	00db      	lsls	r3, r3, #3
 8000d68:	0752      	lsls	r2, r2, #29
 8000d6a:	08db      	lsrs	r3, r3, #3
 8000d6c:	4313      	orrs	r3, r2
 8000d6e:	e681      	b.n	8000a74 <__aeabi_dadd+0x2a4>
 8000d70:	464b      	mov	r3, r9
 8000d72:	4303      	orrs	r3, r0
 8000d74:	d100      	bne.n	8000d78 <__aeabi_dadd+0x5a8>
 8000d76:	e714      	b.n	8000ba2 <__aeabi_dadd+0x3d2>
 8000d78:	464b      	mov	r3, r9
 8000d7a:	464a      	mov	r2, r9
 8000d7c:	08c0      	lsrs	r0, r0, #3
 8000d7e:	075b      	lsls	r3, r3, #29
 8000d80:	4665      	mov	r5, ip
 8000d82:	4303      	orrs	r3, r0
 8000d84:	08d1      	lsrs	r1, r2, #3
 8000d86:	e655      	b.n	8000a34 <__aeabi_dadd+0x264>
 8000d88:	1ac4      	subs	r4, r0, r3
 8000d8a:	45a0      	cmp	r8, r4
 8000d8c:	4180      	sbcs	r0, r0
 8000d8e:	464b      	mov	r3, r9
 8000d90:	4240      	negs	r0, r0
 8000d92:	1a59      	subs	r1, r3, r1
 8000d94:	1a0b      	subs	r3, r1, r0
 8000d96:	469a      	mov	sl, r3
 8000d98:	4665      	mov	r5, ip
 8000d9a:	2601      	movs	r6, #1
 8000d9c:	e564      	b.n	8000868 <__aeabi_dadd+0x98>
 8000d9e:	1a1c      	subs	r4, r3, r0
 8000da0:	464a      	mov	r2, r9
 8000da2:	42a3      	cmp	r3, r4
 8000da4:	4180      	sbcs	r0, r0
 8000da6:	1a8a      	subs	r2, r1, r2
 8000da8:	4240      	negs	r0, r0
 8000daa:	1a12      	subs	r2, r2, r0
 8000dac:	4692      	mov	sl, r2
 8000dae:	0212      	lsls	r2, r2, #8
 8000db0:	d549      	bpl.n	8000e46 <__aeabi_dadd+0x676>
 8000db2:	4642      	mov	r2, r8
 8000db4:	1ad4      	subs	r4, r2, r3
 8000db6:	45a0      	cmp	r8, r4
 8000db8:	4180      	sbcs	r0, r0
 8000dba:	464b      	mov	r3, r9
 8000dbc:	4240      	negs	r0, r0
 8000dbe:	1a59      	subs	r1, r3, r1
 8000dc0:	1a0b      	subs	r3, r1, r0
 8000dc2:	469a      	mov	sl, r3
 8000dc4:	4665      	mov	r5, ip
 8000dc6:	e57f      	b.n	80008c8 <__aeabi_dadd+0xf8>
 8000dc8:	464b      	mov	r3, r9
 8000dca:	464a      	mov	r2, r9
 8000dcc:	08c0      	lsrs	r0, r0, #3
 8000dce:	075b      	lsls	r3, r3, #29
 8000dd0:	4303      	orrs	r3, r0
 8000dd2:	08d1      	lsrs	r1, r2, #3
 8000dd4:	e62b      	b.n	8000a2e <__aeabi_dadd+0x25e>
 8000dd6:	464a      	mov	r2, r9
 8000dd8:	08db      	lsrs	r3, r3, #3
 8000dda:	4302      	orrs	r2, r0
 8000ddc:	d138      	bne.n	8000e50 <__aeabi_dadd+0x680>
 8000dde:	074a      	lsls	r2, r1, #29
 8000de0:	4313      	orrs	r3, r2
 8000de2:	08c9      	lsrs	r1, r1, #3
 8000de4:	e646      	b.n	8000a74 <__aeabi_dadd+0x2a4>
 8000de6:	464b      	mov	r3, r9
 8000de8:	464a      	mov	r2, r9
 8000dea:	08c0      	lsrs	r0, r0, #3
 8000dec:	075b      	lsls	r3, r3, #29
 8000dee:	4303      	orrs	r3, r0
 8000df0:	08d1      	lsrs	r1, r2, #3
 8000df2:	e61f      	b.n	8000a34 <__aeabi_dadd+0x264>
 8000df4:	181c      	adds	r4, r3, r0
 8000df6:	429c      	cmp	r4, r3
 8000df8:	419b      	sbcs	r3, r3
 8000dfa:	4449      	add	r1, r9
 8000dfc:	468a      	mov	sl, r1
 8000dfe:	425b      	negs	r3, r3
 8000e00:	449a      	add	sl, r3
 8000e02:	4653      	mov	r3, sl
 8000e04:	021b      	lsls	r3, r3, #8
 8000e06:	d400      	bmi.n	8000e0a <__aeabi_dadd+0x63a>
 8000e08:	e607      	b.n	8000a1a <__aeabi_dadd+0x24a>
 8000e0a:	4652      	mov	r2, sl
 8000e0c:	4b1f      	ldr	r3, [pc, #124]	; (8000e8c <__aeabi_dadd+0x6bc>)
 8000e0e:	2601      	movs	r6, #1
 8000e10:	401a      	ands	r2, r3
 8000e12:	4692      	mov	sl, r2
 8000e14:	e601      	b.n	8000a1a <__aeabi_dadd+0x24a>
 8000e16:	003c      	movs	r4, r7
 8000e18:	000e      	movs	r6, r1
 8000e1a:	3c20      	subs	r4, #32
 8000e1c:	40e6      	lsrs	r6, r4
 8000e1e:	2f20      	cmp	r7, #32
 8000e20:	d003      	beq.n	8000e2a <__aeabi_dadd+0x65a>
 8000e22:	2440      	movs	r4, #64	; 0x40
 8000e24:	1be4      	subs	r4, r4, r7
 8000e26:	40a1      	lsls	r1, r4
 8000e28:	430b      	orrs	r3, r1
 8000e2a:	001c      	movs	r4, r3
 8000e2c:	1e63      	subs	r3, r4, #1
 8000e2e:	419c      	sbcs	r4, r3
 8000e30:	4334      	orrs	r4, r6
 8000e32:	e65e      	b.n	8000af2 <__aeabi_dadd+0x322>
 8000e34:	4443      	add	r3, r8
 8000e36:	4283      	cmp	r3, r0
 8000e38:	4180      	sbcs	r0, r0
 8000e3a:	4449      	add	r1, r9
 8000e3c:	468a      	mov	sl, r1
 8000e3e:	4240      	negs	r0, r0
 8000e40:	001c      	movs	r4, r3
 8000e42:	4482      	add	sl, r0
 8000e44:	e6bc      	b.n	8000bc0 <__aeabi_dadd+0x3f0>
 8000e46:	4653      	mov	r3, sl
 8000e48:	4323      	orrs	r3, r4
 8000e4a:	d100      	bne.n	8000e4e <__aeabi_dadd+0x67e>
 8000e4c:	e6a9      	b.n	8000ba2 <__aeabi_dadd+0x3d2>
 8000e4e:	e5e4      	b.n	8000a1a <__aeabi_dadd+0x24a>
 8000e50:	074a      	lsls	r2, r1, #29
 8000e52:	4313      	orrs	r3, r2
 8000e54:	2280      	movs	r2, #128	; 0x80
 8000e56:	08c9      	lsrs	r1, r1, #3
 8000e58:	0312      	lsls	r2, r2, #12
 8000e5a:	4211      	tst	r1, r2
 8000e5c:	d009      	beq.n	8000e72 <__aeabi_dadd+0x6a2>
 8000e5e:	4648      	mov	r0, r9
 8000e60:	08c4      	lsrs	r4, r0, #3
 8000e62:	4214      	tst	r4, r2
 8000e64:	d105      	bne.n	8000e72 <__aeabi_dadd+0x6a2>
 8000e66:	4643      	mov	r3, r8
 8000e68:	4665      	mov	r5, ip
 8000e6a:	0021      	movs	r1, r4
 8000e6c:	08db      	lsrs	r3, r3, #3
 8000e6e:	0742      	lsls	r2, r0, #29
 8000e70:	4313      	orrs	r3, r2
 8000e72:	0f5a      	lsrs	r2, r3, #29
 8000e74:	00db      	lsls	r3, r3, #3
 8000e76:	08db      	lsrs	r3, r3, #3
 8000e78:	0752      	lsls	r2, r2, #29
 8000e7a:	4313      	orrs	r3, r2
 8000e7c:	e5fa      	b.n	8000a74 <__aeabi_dadd+0x2a4>
 8000e7e:	2300      	movs	r3, #0
 8000e80:	4a01      	ldr	r2, [pc, #4]	; (8000e88 <__aeabi_dadd+0x6b8>)
 8000e82:	001c      	movs	r4, r3
 8000e84:	e540      	b.n	8000908 <__aeabi_dadd+0x138>
 8000e86:	46c0      	nop			; (mov r8, r8)
 8000e88:	000007ff 	.word	0x000007ff
 8000e8c:	ff7fffff 	.word	0xff7fffff

08000e90 <__aeabi_ddiv>:
 8000e90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e92:	4657      	mov	r7, sl
 8000e94:	464e      	mov	r6, r9
 8000e96:	4645      	mov	r5, r8
 8000e98:	46de      	mov	lr, fp
 8000e9a:	b5e0      	push	{r5, r6, r7, lr}
 8000e9c:	030c      	lsls	r4, r1, #12
 8000e9e:	001f      	movs	r7, r3
 8000ea0:	004b      	lsls	r3, r1, #1
 8000ea2:	4681      	mov	r9, r0
 8000ea4:	4692      	mov	sl, r2
 8000ea6:	0005      	movs	r5, r0
 8000ea8:	b085      	sub	sp, #20
 8000eaa:	0b24      	lsrs	r4, r4, #12
 8000eac:	0d5b      	lsrs	r3, r3, #21
 8000eae:	0fce      	lsrs	r6, r1, #31
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d100      	bne.n	8000eb6 <__aeabi_ddiv+0x26>
 8000eb4:	e152      	b.n	800115c <__aeabi_ddiv+0x2cc>
 8000eb6:	4ad2      	ldr	r2, [pc, #840]	; (8001200 <__aeabi_ddiv+0x370>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d100      	bne.n	8000ebe <__aeabi_ddiv+0x2e>
 8000ebc:	e16e      	b.n	800119c <__aeabi_ddiv+0x30c>
 8000ebe:	0f42      	lsrs	r2, r0, #29
 8000ec0:	00e4      	lsls	r4, r4, #3
 8000ec2:	4314      	orrs	r4, r2
 8000ec4:	2280      	movs	r2, #128	; 0x80
 8000ec6:	0412      	lsls	r2, r2, #16
 8000ec8:	4322      	orrs	r2, r4
 8000eca:	4690      	mov	r8, r2
 8000ecc:	4acd      	ldr	r2, [pc, #820]	; (8001204 <__aeabi_ddiv+0x374>)
 8000ece:	00c5      	lsls	r5, r0, #3
 8000ed0:	4693      	mov	fp, r2
 8000ed2:	449b      	add	fp, r3
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	4699      	mov	r9, r3
 8000ed8:	9300      	str	r3, [sp, #0]
 8000eda:	033c      	lsls	r4, r7, #12
 8000edc:	007b      	lsls	r3, r7, #1
 8000ede:	4650      	mov	r0, sl
 8000ee0:	0b24      	lsrs	r4, r4, #12
 8000ee2:	0d5b      	lsrs	r3, r3, #21
 8000ee4:	0fff      	lsrs	r7, r7, #31
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d100      	bne.n	8000eec <__aeabi_ddiv+0x5c>
 8000eea:	e11a      	b.n	8001122 <__aeabi_ddiv+0x292>
 8000eec:	4ac4      	ldr	r2, [pc, #784]	; (8001200 <__aeabi_ddiv+0x370>)
 8000eee:	4293      	cmp	r3, r2
 8000ef0:	d100      	bne.n	8000ef4 <__aeabi_ddiv+0x64>
 8000ef2:	e15e      	b.n	80011b2 <__aeabi_ddiv+0x322>
 8000ef4:	0f42      	lsrs	r2, r0, #29
 8000ef6:	00e4      	lsls	r4, r4, #3
 8000ef8:	4322      	orrs	r2, r4
 8000efa:	2480      	movs	r4, #128	; 0x80
 8000efc:	0424      	lsls	r4, r4, #16
 8000efe:	4314      	orrs	r4, r2
 8000f00:	4ac0      	ldr	r2, [pc, #768]	; (8001204 <__aeabi_ddiv+0x374>)
 8000f02:	00c1      	lsls	r1, r0, #3
 8000f04:	4694      	mov	ip, r2
 8000f06:	465a      	mov	r2, fp
 8000f08:	4463      	add	r3, ip
 8000f0a:	1ad3      	subs	r3, r2, r3
 8000f0c:	469b      	mov	fp, r3
 8000f0e:	2000      	movs	r0, #0
 8000f10:	0033      	movs	r3, r6
 8000f12:	407b      	eors	r3, r7
 8000f14:	469a      	mov	sl, r3
 8000f16:	464b      	mov	r3, r9
 8000f18:	2b0f      	cmp	r3, #15
 8000f1a:	d827      	bhi.n	8000f6c <__aeabi_ddiv+0xdc>
 8000f1c:	4aba      	ldr	r2, [pc, #744]	; (8001208 <__aeabi_ddiv+0x378>)
 8000f1e:	009b      	lsls	r3, r3, #2
 8000f20:	58d3      	ldr	r3, [r2, r3]
 8000f22:	469f      	mov	pc, r3
 8000f24:	46b2      	mov	sl, r6
 8000f26:	9b00      	ldr	r3, [sp, #0]
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d016      	beq.n	8000f5a <__aeabi_ddiv+0xca>
 8000f2c:	2b03      	cmp	r3, #3
 8000f2e:	d100      	bne.n	8000f32 <__aeabi_ddiv+0xa2>
 8000f30:	e287      	b.n	8001442 <__aeabi_ddiv+0x5b2>
 8000f32:	2b01      	cmp	r3, #1
 8000f34:	d000      	beq.n	8000f38 <__aeabi_ddiv+0xa8>
 8000f36:	e0d5      	b.n	80010e4 <__aeabi_ddiv+0x254>
 8000f38:	2300      	movs	r3, #0
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2500      	movs	r5, #0
 8000f3e:	051b      	lsls	r3, r3, #20
 8000f40:	4313      	orrs	r3, r2
 8000f42:	4652      	mov	r2, sl
 8000f44:	07d2      	lsls	r2, r2, #31
 8000f46:	4313      	orrs	r3, r2
 8000f48:	0028      	movs	r0, r5
 8000f4a:	0019      	movs	r1, r3
 8000f4c:	b005      	add	sp, #20
 8000f4e:	bcf0      	pop	{r4, r5, r6, r7}
 8000f50:	46bb      	mov	fp, r7
 8000f52:	46b2      	mov	sl, r6
 8000f54:	46a9      	mov	r9, r5
 8000f56:	46a0      	mov	r8, r4
 8000f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	2500      	movs	r5, #0
 8000f5e:	4ba8      	ldr	r3, [pc, #672]	; (8001200 <__aeabi_ddiv+0x370>)
 8000f60:	e7ed      	b.n	8000f3e <__aeabi_ddiv+0xae>
 8000f62:	46ba      	mov	sl, r7
 8000f64:	46a0      	mov	r8, r4
 8000f66:	000d      	movs	r5, r1
 8000f68:	9000      	str	r0, [sp, #0]
 8000f6a:	e7dc      	b.n	8000f26 <__aeabi_ddiv+0x96>
 8000f6c:	4544      	cmp	r4, r8
 8000f6e:	d200      	bcs.n	8000f72 <__aeabi_ddiv+0xe2>
 8000f70:	e1c4      	b.n	80012fc <__aeabi_ddiv+0x46c>
 8000f72:	d100      	bne.n	8000f76 <__aeabi_ddiv+0xe6>
 8000f74:	e1bf      	b.n	80012f6 <__aeabi_ddiv+0x466>
 8000f76:	2301      	movs	r3, #1
 8000f78:	425b      	negs	r3, r3
 8000f7a:	469c      	mov	ip, r3
 8000f7c:	002e      	movs	r6, r5
 8000f7e:	4640      	mov	r0, r8
 8000f80:	2500      	movs	r5, #0
 8000f82:	44e3      	add	fp, ip
 8000f84:	0223      	lsls	r3, r4, #8
 8000f86:	0e0c      	lsrs	r4, r1, #24
 8000f88:	431c      	orrs	r4, r3
 8000f8a:	0c1b      	lsrs	r3, r3, #16
 8000f8c:	4699      	mov	r9, r3
 8000f8e:	0423      	lsls	r3, r4, #16
 8000f90:	020a      	lsls	r2, r1, #8
 8000f92:	0c1f      	lsrs	r7, r3, #16
 8000f94:	4649      	mov	r1, r9
 8000f96:	9200      	str	r2, [sp, #0]
 8000f98:	9701      	str	r7, [sp, #4]
 8000f9a:	f7ff f961 	bl	8000260 <__aeabi_uidivmod>
 8000f9e:	0002      	movs	r2, r0
 8000fa0:	437a      	muls	r2, r7
 8000fa2:	040b      	lsls	r3, r1, #16
 8000fa4:	0c31      	lsrs	r1, r6, #16
 8000fa6:	4680      	mov	r8, r0
 8000fa8:	4319      	orrs	r1, r3
 8000faa:	428a      	cmp	r2, r1
 8000fac:	d907      	bls.n	8000fbe <__aeabi_ddiv+0x12e>
 8000fae:	2301      	movs	r3, #1
 8000fb0:	425b      	negs	r3, r3
 8000fb2:	469c      	mov	ip, r3
 8000fb4:	1909      	adds	r1, r1, r4
 8000fb6:	44e0      	add	r8, ip
 8000fb8:	428c      	cmp	r4, r1
 8000fba:	d800      	bhi.n	8000fbe <__aeabi_ddiv+0x12e>
 8000fbc:	e201      	b.n	80013c2 <__aeabi_ddiv+0x532>
 8000fbe:	1a88      	subs	r0, r1, r2
 8000fc0:	4649      	mov	r1, r9
 8000fc2:	f7ff f94d 	bl	8000260 <__aeabi_uidivmod>
 8000fc6:	9a01      	ldr	r2, [sp, #4]
 8000fc8:	0436      	lsls	r6, r6, #16
 8000fca:	4342      	muls	r2, r0
 8000fcc:	0409      	lsls	r1, r1, #16
 8000fce:	0c36      	lsrs	r6, r6, #16
 8000fd0:	0003      	movs	r3, r0
 8000fd2:	430e      	orrs	r6, r1
 8000fd4:	42b2      	cmp	r2, r6
 8000fd6:	d904      	bls.n	8000fe2 <__aeabi_ddiv+0x152>
 8000fd8:	1936      	adds	r6, r6, r4
 8000fda:	3b01      	subs	r3, #1
 8000fdc:	42b4      	cmp	r4, r6
 8000fde:	d800      	bhi.n	8000fe2 <__aeabi_ddiv+0x152>
 8000fe0:	e1e9      	b.n	80013b6 <__aeabi_ddiv+0x526>
 8000fe2:	1ab0      	subs	r0, r6, r2
 8000fe4:	4642      	mov	r2, r8
 8000fe6:	9e00      	ldr	r6, [sp, #0]
 8000fe8:	0412      	lsls	r2, r2, #16
 8000fea:	431a      	orrs	r2, r3
 8000fec:	0c33      	lsrs	r3, r6, #16
 8000fee:	001f      	movs	r7, r3
 8000ff0:	0c11      	lsrs	r1, r2, #16
 8000ff2:	4690      	mov	r8, r2
 8000ff4:	9302      	str	r3, [sp, #8]
 8000ff6:	0413      	lsls	r3, r2, #16
 8000ff8:	0432      	lsls	r2, r6, #16
 8000ffa:	0c16      	lsrs	r6, r2, #16
 8000ffc:	0032      	movs	r2, r6
 8000ffe:	0c1b      	lsrs	r3, r3, #16
 8001000:	435a      	muls	r2, r3
 8001002:	9603      	str	r6, [sp, #12]
 8001004:	437b      	muls	r3, r7
 8001006:	434e      	muls	r6, r1
 8001008:	4379      	muls	r1, r7
 800100a:	0c17      	lsrs	r7, r2, #16
 800100c:	46bc      	mov	ip, r7
 800100e:	199b      	adds	r3, r3, r6
 8001010:	4463      	add	r3, ip
 8001012:	429e      	cmp	r6, r3
 8001014:	d903      	bls.n	800101e <__aeabi_ddiv+0x18e>
 8001016:	2680      	movs	r6, #128	; 0x80
 8001018:	0276      	lsls	r6, r6, #9
 800101a:	46b4      	mov	ip, r6
 800101c:	4461      	add	r1, ip
 800101e:	0c1e      	lsrs	r6, r3, #16
 8001020:	1871      	adds	r1, r6, r1
 8001022:	0416      	lsls	r6, r2, #16
 8001024:	041b      	lsls	r3, r3, #16
 8001026:	0c36      	lsrs	r6, r6, #16
 8001028:	199e      	adds	r6, r3, r6
 800102a:	4288      	cmp	r0, r1
 800102c:	d302      	bcc.n	8001034 <__aeabi_ddiv+0x1a4>
 800102e:	d112      	bne.n	8001056 <__aeabi_ddiv+0x1c6>
 8001030:	42b5      	cmp	r5, r6
 8001032:	d210      	bcs.n	8001056 <__aeabi_ddiv+0x1c6>
 8001034:	4643      	mov	r3, r8
 8001036:	1e5a      	subs	r2, r3, #1
 8001038:	9b00      	ldr	r3, [sp, #0]
 800103a:	469c      	mov	ip, r3
 800103c:	4465      	add	r5, ip
 800103e:	001f      	movs	r7, r3
 8001040:	429d      	cmp	r5, r3
 8001042:	419b      	sbcs	r3, r3
 8001044:	425b      	negs	r3, r3
 8001046:	191b      	adds	r3, r3, r4
 8001048:	18c0      	adds	r0, r0, r3
 800104a:	4284      	cmp	r4, r0
 800104c:	d200      	bcs.n	8001050 <__aeabi_ddiv+0x1c0>
 800104e:	e19e      	b.n	800138e <__aeabi_ddiv+0x4fe>
 8001050:	d100      	bne.n	8001054 <__aeabi_ddiv+0x1c4>
 8001052:	e199      	b.n	8001388 <__aeabi_ddiv+0x4f8>
 8001054:	4690      	mov	r8, r2
 8001056:	1bae      	subs	r6, r5, r6
 8001058:	42b5      	cmp	r5, r6
 800105a:	41ad      	sbcs	r5, r5
 800105c:	1a40      	subs	r0, r0, r1
 800105e:	426d      	negs	r5, r5
 8001060:	1b40      	subs	r0, r0, r5
 8001062:	4284      	cmp	r4, r0
 8001064:	d100      	bne.n	8001068 <__aeabi_ddiv+0x1d8>
 8001066:	e1d2      	b.n	800140e <__aeabi_ddiv+0x57e>
 8001068:	4649      	mov	r1, r9
 800106a:	f7ff f8f9 	bl	8000260 <__aeabi_uidivmod>
 800106e:	9a01      	ldr	r2, [sp, #4]
 8001070:	040b      	lsls	r3, r1, #16
 8001072:	4342      	muls	r2, r0
 8001074:	0c31      	lsrs	r1, r6, #16
 8001076:	0005      	movs	r5, r0
 8001078:	4319      	orrs	r1, r3
 800107a:	428a      	cmp	r2, r1
 800107c:	d900      	bls.n	8001080 <__aeabi_ddiv+0x1f0>
 800107e:	e16c      	b.n	800135a <__aeabi_ddiv+0x4ca>
 8001080:	1a88      	subs	r0, r1, r2
 8001082:	4649      	mov	r1, r9
 8001084:	f7ff f8ec 	bl	8000260 <__aeabi_uidivmod>
 8001088:	9a01      	ldr	r2, [sp, #4]
 800108a:	0436      	lsls	r6, r6, #16
 800108c:	4342      	muls	r2, r0
 800108e:	0409      	lsls	r1, r1, #16
 8001090:	0c36      	lsrs	r6, r6, #16
 8001092:	0003      	movs	r3, r0
 8001094:	430e      	orrs	r6, r1
 8001096:	42b2      	cmp	r2, r6
 8001098:	d900      	bls.n	800109c <__aeabi_ddiv+0x20c>
 800109a:	e153      	b.n	8001344 <__aeabi_ddiv+0x4b4>
 800109c:	9803      	ldr	r0, [sp, #12]
 800109e:	1ab6      	subs	r6, r6, r2
 80010a0:	0002      	movs	r2, r0
 80010a2:	042d      	lsls	r5, r5, #16
 80010a4:	431d      	orrs	r5, r3
 80010a6:	9f02      	ldr	r7, [sp, #8]
 80010a8:	042b      	lsls	r3, r5, #16
 80010aa:	0c1b      	lsrs	r3, r3, #16
 80010ac:	435a      	muls	r2, r3
 80010ae:	437b      	muls	r3, r7
 80010b0:	469c      	mov	ip, r3
 80010b2:	0c29      	lsrs	r1, r5, #16
 80010b4:	4348      	muls	r0, r1
 80010b6:	0c13      	lsrs	r3, r2, #16
 80010b8:	4484      	add	ip, r0
 80010ba:	4463      	add	r3, ip
 80010bc:	4379      	muls	r1, r7
 80010be:	4298      	cmp	r0, r3
 80010c0:	d903      	bls.n	80010ca <__aeabi_ddiv+0x23a>
 80010c2:	2080      	movs	r0, #128	; 0x80
 80010c4:	0240      	lsls	r0, r0, #9
 80010c6:	4684      	mov	ip, r0
 80010c8:	4461      	add	r1, ip
 80010ca:	0c18      	lsrs	r0, r3, #16
 80010cc:	0412      	lsls	r2, r2, #16
 80010ce:	041b      	lsls	r3, r3, #16
 80010d0:	0c12      	lsrs	r2, r2, #16
 80010d2:	1840      	adds	r0, r0, r1
 80010d4:	189b      	adds	r3, r3, r2
 80010d6:	4286      	cmp	r6, r0
 80010d8:	d200      	bcs.n	80010dc <__aeabi_ddiv+0x24c>
 80010da:	e100      	b.n	80012de <__aeabi_ddiv+0x44e>
 80010dc:	d100      	bne.n	80010e0 <__aeabi_ddiv+0x250>
 80010de:	e0fb      	b.n	80012d8 <__aeabi_ddiv+0x448>
 80010e0:	2301      	movs	r3, #1
 80010e2:	431d      	orrs	r5, r3
 80010e4:	4b49      	ldr	r3, [pc, #292]	; (800120c <__aeabi_ddiv+0x37c>)
 80010e6:	445b      	add	r3, fp
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	dc00      	bgt.n	80010ee <__aeabi_ddiv+0x25e>
 80010ec:	e0aa      	b.n	8001244 <__aeabi_ddiv+0x3b4>
 80010ee:	076a      	lsls	r2, r5, #29
 80010f0:	d000      	beq.n	80010f4 <__aeabi_ddiv+0x264>
 80010f2:	e13d      	b.n	8001370 <__aeabi_ddiv+0x4e0>
 80010f4:	08e9      	lsrs	r1, r5, #3
 80010f6:	4642      	mov	r2, r8
 80010f8:	01d2      	lsls	r2, r2, #7
 80010fa:	d506      	bpl.n	800110a <__aeabi_ddiv+0x27a>
 80010fc:	4642      	mov	r2, r8
 80010fe:	4b44      	ldr	r3, [pc, #272]	; (8001210 <__aeabi_ddiv+0x380>)
 8001100:	401a      	ands	r2, r3
 8001102:	2380      	movs	r3, #128	; 0x80
 8001104:	4690      	mov	r8, r2
 8001106:	00db      	lsls	r3, r3, #3
 8001108:	445b      	add	r3, fp
 800110a:	4a42      	ldr	r2, [pc, #264]	; (8001214 <__aeabi_ddiv+0x384>)
 800110c:	4293      	cmp	r3, r2
 800110e:	dd00      	ble.n	8001112 <__aeabi_ddiv+0x282>
 8001110:	e723      	b.n	8000f5a <__aeabi_ddiv+0xca>
 8001112:	4642      	mov	r2, r8
 8001114:	055b      	lsls	r3, r3, #21
 8001116:	0755      	lsls	r5, r2, #29
 8001118:	0252      	lsls	r2, r2, #9
 800111a:	430d      	orrs	r5, r1
 800111c:	0b12      	lsrs	r2, r2, #12
 800111e:	0d5b      	lsrs	r3, r3, #21
 8001120:	e70d      	b.n	8000f3e <__aeabi_ddiv+0xae>
 8001122:	4651      	mov	r1, sl
 8001124:	4321      	orrs	r1, r4
 8001126:	d100      	bne.n	800112a <__aeabi_ddiv+0x29a>
 8001128:	e07c      	b.n	8001224 <__aeabi_ddiv+0x394>
 800112a:	2c00      	cmp	r4, #0
 800112c:	d100      	bne.n	8001130 <__aeabi_ddiv+0x2a0>
 800112e:	e0fb      	b.n	8001328 <__aeabi_ddiv+0x498>
 8001130:	0020      	movs	r0, r4
 8001132:	f001 f977 	bl	8002424 <__clzsi2>
 8001136:	0002      	movs	r2, r0
 8001138:	3a0b      	subs	r2, #11
 800113a:	231d      	movs	r3, #29
 800113c:	1a9b      	subs	r3, r3, r2
 800113e:	4652      	mov	r2, sl
 8001140:	0001      	movs	r1, r0
 8001142:	40da      	lsrs	r2, r3
 8001144:	4653      	mov	r3, sl
 8001146:	3908      	subs	r1, #8
 8001148:	408b      	lsls	r3, r1
 800114a:	408c      	lsls	r4, r1
 800114c:	0019      	movs	r1, r3
 800114e:	4314      	orrs	r4, r2
 8001150:	4b31      	ldr	r3, [pc, #196]	; (8001218 <__aeabi_ddiv+0x388>)
 8001152:	4458      	add	r0, fp
 8001154:	469b      	mov	fp, r3
 8001156:	4483      	add	fp, r0
 8001158:	2000      	movs	r0, #0
 800115a:	e6d9      	b.n	8000f10 <__aeabi_ddiv+0x80>
 800115c:	0003      	movs	r3, r0
 800115e:	4323      	orrs	r3, r4
 8001160:	4698      	mov	r8, r3
 8001162:	d044      	beq.n	80011ee <__aeabi_ddiv+0x35e>
 8001164:	2c00      	cmp	r4, #0
 8001166:	d100      	bne.n	800116a <__aeabi_ddiv+0x2da>
 8001168:	e0cf      	b.n	800130a <__aeabi_ddiv+0x47a>
 800116a:	0020      	movs	r0, r4
 800116c:	f001 f95a 	bl	8002424 <__clzsi2>
 8001170:	0001      	movs	r1, r0
 8001172:	0002      	movs	r2, r0
 8001174:	390b      	subs	r1, #11
 8001176:	231d      	movs	r3, #29
 8001178:	1a5b      	subs	r3, r3, r1
 800117a:	4649      	mov	r1, r9
 800117c:	0010      	movs	r0, r2
 800117e:	40d9      	lsrs	r1, r3
 8001180:	3808      	subs	r0, #8
 8001182:	4084      	lsls	r4, r0
 8001184:	000b      	movs	r3, r1
 8001186:	464d      	mov	r5, r9
 8001188:	4323      	orrs	r3, r4
 800118a:	4698      	mov	r8, r3
 800118c:	4085      	lsls	r5, r0
 800118e:	4b23      	ldr	r3, [pc, #140]	; (800121c <__aeabi_ddiv+0x38c>)
 8001190:	1a9b      	subs	r3, r3, r2
 8001192:	469b      	mov	fp, r3
 8001194:	2300      	movs	r3, #0
 8001196:	4699      	mov	r9, r3
 8001198:	9300      	str	r3, [sp, #0]
 800119a:	e69e      	b.n	8000eda <__aeabi_ddiv+0x4a>
 800119c:	0002      	movs	r2, r0
 800119e:	4322      	orrs	r2, r4
 80011a0:	4690      	mov	r8, r2
 80011a2:	d11d      	bne.n	80011e0 <__aeabi_ddiv+0x350>
 80011a4:	2208      	movs	r2, #8
 80011a6:	469b      	mov	fp, r3
 80011a8:	2302      	movs	r3, #2
 80011aa:	2500      	movs	r5, #0
 80011ac:	4691      	mov	r9, r2
 80011ae:	9300      	str	r3, [sp, #0]
 80011b0:	e693      	b.n	8000eda <__aeabi_ddiv+0x4a>
 80011b2:	4651      	mov	r1, sl
 80011b4:	4321      	orrs	r1, r4
 80011b6:	d109      	bne.n	80011cc <__aeabi_ddiv+0x33c>
 80011b8:	2302      	movs	r3, #2
 80011ba:	464a      	mov	r2, r9
 80011bc:	431a      	orrs	r2, r3
 80011be:	4b18      	ldr	r3, [pc, #96]	; (8001220 <__aeabi_ddiv+0x390>)
 80011c0:	4691      	mov	r9, r2
 80011c2:	469c      	mov	ip, r3
 80011c4:	2400      	movs	r4, #0
 80011c6:	2002      	movs	r0, #2
 80011c8:	44e3      	add	fp, ip
 80011ca:	e6a1      	b.n	8000f10 <__aeabi_ddiv+0x80>
 80011cc:	2303      	movs	r3, #3
 80011ce:	464a      	mov	r2, r9
 80011d0:	431a      	orrs	r2, r3
 80011d2:	4b13      	ldr	r3, [pc, #76]	; (8001220 <__aeabi_ddiv+0x390>)
 80011d4:	4691      	mov	r9, r2
 80011d6:	469c      	mov	ip, r3
 80011d8:	4651      	mov	r1, sl
 80011da:	2003      	movs	r0, #3
 80011dc:	44e3      	add	fp, ip
 80011de:	e697      	b.n	8000f10 <__aeabi_ddiv+0x80>
 80011e0:	220c      	movs	r2, #12
 80011e2:	469b      	mov	fp, r3
 80011e4:	2303      	movs	r3, #3
 80011e6:	46a0      	mov	r8, r4
 80011e8:	4691      	mov	r9, r2
 80011ea:	9300      	str	r3, [sp, #0]
 80011ec:	e675      	b.n	8000eda <__aeabi_ddiv+0x4a>
 80011ee:	2304      	movs	r3, #4
 80011f0:	4699      	mov	r9, r3
 80011f2:	2300      	movs	r3, #0
 80011f4:	469b      	mov	fp, r3
 80011f6:	3301      	adds	r3, #1
 80011f8:	2500      	movs	r5, #0
 80011fa:	9300      	str	r3, [sp, #0]
 80011fc:	e66d      	b.n	8000eda <__aeabi_ddiv+0x4a>
 80011fe:	46c0      	nop			; (mov r8, r8)
 8001200:	000007ff 	.word	0x000007ff
 8001204:	fffffc01 	.word	0xfffffc01
 8001208:	0800c748 	.word	0x0800c748
 800120c:	000003ff 	.word	0x000003ff
 8001210:	feffffff 	.word	0xfeffffff
 8001214:	000007fe 	.word	0x000007fe
 8001218:	000003f3 	.word	0x000003f3
 800121c:	fffffc0d 	.word	0xfffffc0d
 8001220:	fffff801 	.word	0xfffff801
 8001224:	464a      	mov	r2, r9
 8001226:	2301      	movs	r3, #1
 8001228:	431a      	orrs	r2, r3
 800122a:	4691      	mov	r9, r2
 800122c:	2400      	movs	r4, #0
 800122e:	2001      	movs	r0, #1
 8001230:	e66e      	b.n	8000f10 <__aeabi_ddiv+0x80>
 8001232:	2300      	movs	r3, #0
 8001234:	2280      	movs	r2, #128	; 0x80
 8001236:	469a      	mov	sl, r3
 8001238:	2500      	movs	r5, #0
 800123a:	4b88      	ldr	r3, [pc, #544]	; (800145c <__aeabi_ddiv+0x5cc>)
 800123c:	0312      	lsls	r2, r2, #12
 800123e:	e67e      	b.n	8000f3e <__aeabi_ddiv+0xae>
 8001240:	2501      	movs	r5, #1
 8001242:	426d      	negs	r5, r5
 8001244:	2201      	movs	r2, #1
 8001246:	1ad2      	subs	r2, r2, r3
 8001248:	2a38      	cmp	r2, #56	; 0x38
 800124a:	dd00      	ble.n	800124e <__aeabi_ddiv+0x3be>
 800124c:	e674      	b.n	8000f38 <__aeabi_ddiv+0xa8>
 800124e:	2a1f      	cmp	r2, #31
 8001250:	dc00      	bgt.n	8001254 <__aeabi_ddiv+0x3c4>
 8001252:	e0bd      	b.n	80013d0 <__aeabi_ddiv+0x540>
 8001254:	211f      	movs	r1, #31
 8001256:	4249      	negs	r1, r1
 8001258:	1acb      	subs	r3, r1, r3
 800125a:	4641      	mov	r1, r8
 800125c:	40d9      	lsrs	r1, r3
 800125e:	000b      	movs	r3, r1
 8001260:	2a20      	cmp	r2, #32
 8001262:	d004      	beq.n	800126e <__aeabi_ddiv+0x3de>
 8001264:	4641      	mov	r1, r8
 8001266:	4a7e      	ldr	r2, [pc, #504]	; (8001460 <__aeabi_ddiv+0x5d0>)
 8001268:	445a      	add	r2, fp
 800126a:	4091      	lsls	r1, r2
 800126c:	430d      	orrs	r5, r1
 800126e:	0029      	movs	r1, r5
 8001270:	1e4a      	subs	r2, r1, #1
 8001272:	4191      	sbcs	r1, r2
 8001274:	4319      	orrs	r1, r3
 8001276:	2307      	movs	r3, #7
 8001278:	001d      	movs	r5, r3
 800127a:	2200      	movs	r2, #0
 800127c:	400d      	ands	r5, r1
 800127e:	420b      	tst	r3, r1
 8001280:	d100      	bne.n	8001284 <__aeabi_ddiv+0x3f4>
 8001282:	e0d0      	b.n	8001426 <__aeabi_ddiv+0x596>
 8001284:	220f      	movs	r2, #15
 8001286:	2300      	movs	r3, #0
 8001288:	400a      	ands	r2, r1
 800128a:	2a04      	cmp	r2, #4
 800128c:	d100      	bne.n	8001290 <__aeabi_ddiv+0x400>
 800128e:	e0c7      	b.n	8001420 <__aeabi_ddiv+0x590>
 8001290:	1d0a      	adds	r2, r1, #4
 8001292:	428a      	cmp	r2, r1
 8001294:	4189      	sbcs	r1, r1
 8001296:	4249      	negs	r1, r1
 8001298:	185b      	adds	r3, r3, r1
 800129a:	0011      	movs	r1, r2
 800129c:	021a      	lsls	r2, r3, #8
 800129e:	d400      	bmi.n	80012a2 <__aeabi_ddiv+0x412>
 80012a0:	e0be      	b.n	8001420 <__aeabi_ddiv+0x590>
 80012a2:	2301      	movs	r3, #1
 80012a4:	2200      	movs	r2, #0
 80012a6:	2500      	movs	r5, #0
 80012a8:	e649      	b.n	8000f3e <__aeabi_ddiv+0xae>
 80012aa:	2280      	movs	r2, #128	; 0x80
 80012ac:	4643      	mov	r3, r8
 80012ae:	0312      	lsls	r2, r2, #12
 80012b0:	4213      	tst	r3, r2
 80012b2:	d008      	beq.n	80012c6 <__aeabi_ddiv+0x436>
 80012b4:	4214      	tst	r4, r2
 80012b6:	d106      	bne.n	80012c6 <__aeabi_ddiv+0x436>
 80012b8:	4322      	orrs	r2, r4
 80012ba:	0312      	lsls	r2, r2, #12
 80012bc:	46ba      	mov	sl, r7
 80012be:	000d      	movs	r5, r1
 80012c0:	4b66      	ldr	r3, [pc, #408]	; (800145c <__aeabi_ddiv+0x5cc>)
 80012c2:	0b12      	lsrs	r2, r2, #12
 80012c4:	e63b      	b.n	8000f3e <__aeabi_ddiv+0xae>
 80012c6:	2280      	movs	r2, #128	; 0x80
 80012c8:	4643      	mov	r3, r8
 80012ca:	0312      	lsls	r2, r2, #12
 80012cc:	431a      	orrs	r2, r3
 80012ce:	0312      	lsls	r2, r2, #12
 80012d0:	46b2      	mov	sl, r6
 80012d2:	4b62      	ldr	r3, [pc, #392]	; (800145c <__aeabi_ddiv+0x5cc>)
 80012d4:	0b12      	lsrs	r2, r2, #12
 80012d6:	e632      	b.n	8000f3e <__aeabi_ddiv+0xae>
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d100      	bne.n	80012de <__aeabi_ddiv+0x44e>
 80012dc:	e702      	b.n	80010e4 <__aeabi_ddiv+0x254>
 80012de:	19a6      	adds	r6, r4, r6
 80012e0:	1e6a      	subs	r2, r5, #1
 80012e2:	42a6      	cmp	r6, r4
 80012e4:	d200      	bcs.n	80012e8 <__aeabi_ddiv+0x458>
 80012e6:	e089      	b.n	80013fc <__aeabi_ddiv+0x56c>
 80012e8:	4286      	cmp	r6, r0
 80012ea:	d200      	bcs.n	80012ee <__aeabi_ddiv+0x45e>
 80012ec:	e09f      	b.n	800142e <__aeabi_ddiv+0x59e>
 80012ee:	d100      	bne.n	80012f2 <__aeabi_ddiv+0x462>
 80012f0:	e0af      	b.n	8001452 <__aeabi_ddiv+0x5c2>
 80012f2:	0015      	movs	r5, r2
 80012f4:	e6f4      	b.n	80010e0 <__aeabi_ddiv+0x250>
 80012f6:	42a9      	cmp	r1, r5
 80012f8:	d900      	bls.n	80012fc <__aeabi_ddiv+0x46c>
 80012fa:	e63c      	b.n	8000f76 <__aeabi_ddiv+0xe6>
 80012fc:	4643      	mov	r3, r8
 80012fe:	07de      	lsls	r6, r3, #31
 8001300:	0858      	lsrs	r0, r3, #1
 8001302:	086b      	lsrs	r3, r5, #1
 8001304:	431e      	orrs	r6, r3
 8001306:	07ed      	lsls	r5, r5, #31
 8001308:	e63c      	b.n	8000f84 <__aeabi_ddiv+0xf4>
 800130a:	f001 f88b 	bl	8002424 <__clzsi2>
 800130e:	0001      	movs	r1, r0
 8001310:	0002      	movs	r2, r0
 8001312:	3115      	adds	r1, #21
 8001314:	3220      	adds	r2, #32
 8001316:	291c      	cmp	r1, #28
 8001318:	dc00      	bgt.n	800131c <__aeabi_ddiv+0x48c>
 800131a:	e72c      	b.n	8001176 <__aeabi_ddiv+0x2e6>
 800131c:	464b      	mov	r3, r9
 800131e:	3808      	subs	r0, #8
 8001320:	4083      	lsls	r3, r0
 8001322:	2500      	movs	r5, #0
 8001324:	4698      	mov	r8, r3
 8001326:	e732      	b.n	800118e <__aeabi_ddiv+0x2fe>
 8001328:	f001 f87c 	bl	8002424 <__clzsi2>
 800132c:	0003      	movs	r3, r0
 800132e:	001a      	movs	r2, r3
 8001330:	3215      	adds	r2, #21
 8001332:	3020      	adds	r0, #32
 8001334:	2a1c      	cmp	r2, #28
 8001336:	dc00      	bgt.n	800133a <__aeabi_ddiv+0x4aa>
 8001338:	e6ff      	b.n	800113a <__aeabi_ddiv+0x2aa>
 800133a:	4654      	mov	r4, sl
 800133c:	3b08      	subs	r3, #8
 800133e:	2100      	movs	r1, #0
 8001340:	409c      	lsls	r4, r3
 8001342:	e705      	b.n	8001150 <__aeabi_ddiv+0x2c0>
 8001344:	1936      	adds	r6, r6, r4
 8001346:	3b01      	subs	r3, #1
 8001348:	42b4      	cmp	r4, r6
 800134a:	d900      	bls.n	800134e <__aeabi_ddiv+0x4be>
 800134c:	e6a6      	b.n	800109c <__aeabi_ddiv+0x20c>
 800134e:	42b2      	cmp	r2, r6
 8001350:	d800      	bhi.n	8001354 <__aeabi_ddiv+0x4c4>
 8001352:	e6a3      	b.n	800109c <__aeabi_ddiv+0x20c>
 8001354:	1e83      	subs	r3, r0, #2
 8001356:	1936      	adds	r6, r6, r4
 8001358:	e6a0      	b.n	800109c <__aeabi_ddiv+0x20c>
 800135a:	1909      	adds	r1, r1, r4
 800135c:	3d01      	subs	r5, #1
 800135e:	428c      	cmp	r4, r1
 8001360:	d900      	bls.n	8001364 <__aeabi_ddiv+0x4d4>
 8001362:	e68d      	b.n	8001080 <__aeabi_ddiv+0x1f0>
 8001364:	428a      	cmp	r2, r1
 8001366:	d800      	bhi.n	800136a <__aeabi_ddiv+0x4da>
 8001368:	e68a      	b.n	8001080 <__aeabi_ddiv+0x1f0>
 800136a:	1e85      	subs	r5, r0, #2
 800136c:	1909      	adds	r1, r1, r4
 800136e:	e687      	b.n	8001080 <__aeabi_ddiv+0x1f0>
 8001370:	220f      	movs	r2, #15
 8001372:	402a      	ands	r2, r5
 8001374:	2a04      	cmp	r2, #4
 8001376:	d100      	bne.n	800137a <__aeabi_ddiv+0x4ea>
 8001378:	e6bc      	b.n	80010f4 <__aeabi_ddiv+0x264>
 800137a:	1d29      	adds	r1, r5, #4
 800137c:	42a9      	cmp	r1, r5
 800137e:	41ad      	sbcs	r5, r5
 8001380:	426d      	negs	r5, r5
 8001382:	08c9      	lsrs	r1, r1, #3
 8001384:	44a8      	add	r8, r5
 8001386:	e6b6      	b.n	80010f6 <__aeabi_ddiv+0x266>
 8001388:	42af      	cmp	r7, r5
 800138a:	d900      	bls.n	800138e <__aeabi_ddiv+0x4fe>
 800138c:	e662      	b.n	8001054 <__aeabi_ddiv+0x1c4>
 800138e:	4281      	cmp	r1, r0
 8001390:	d804      	bhi.n	800139c <__aeabi_ddiv+0x50c>
 8001392:	d000      	beq.n	8001396 <__aeabi_ddiv+0x506>
 8001394:	e65e      	b.n	8001054 <__aeabi_ddiv+0x1c4>
 8001396:	42ae      	cmp	r6, r5
 8001398:	d800      	bhi.n	800139c <__aeabi_ddiv+0x50c>
 800139a:	e65b      	b.n	8001054 <__aeabi_ddiv+0x1c4>
 800139c:	2302      	movs	r3, #2
 800139e:	425b      	negs	r3, r3
 80013a0:	469c      	mov	ip, r3
 80013a2:	9b00      	ldr	r3, [sp, #0]
 80013a4:	44e0      	add	r8, ip
 80013a6:	469c      	mov	ip, r3
 80013a8:	4465      	add	r5, ip
 80013aa:	429d      	cmp	r5, r3
 80013ac:	419b      	sbcs	r3, r3
 80013ae:	425b      	negs	r3, r3
 80013b0:	191b      	adds	r3, r3, r4
 80013b2:	18c0      	adds	r0, r0, r3
 80013b4:	e64f      	b.n	8001056 <__aeabi_ddiv+0x1c6>
 80013b6:	42b2      	cmp	r2, r6
 80013b8:	d800      	bhi.n	80013bc <__aeabi_ddiv+0x52c>
 80013ba:	e612      	b.n	8000fe2 <__aeabi_ddiv+0x152>
 80013bc:	1e83      	subs	r3, r0, #2
 80013be:	1936      	adds	r6, r6, r4
 80013c0:	e60f      	b.n	8000fe2 <__aeabi_ddiv+0x152>
 80013c2:	428a      	cmp	r2, r1
 80013c4:	d800      	bhi.n	80013c8 <__aeabi_ddiv+0x538>
 80013c6:	e5fa      	b.n	8000fbe <__aeabi_ddiv+0x12e>
 80013c8:	1e83      	subs	r3, r0, #2
 80013ca:	4698      	mov	r8, r3
 80013cc:	1909      	adds	r1, r1, r4
 80013ce:	e5f6      	b.n	8000fbe <__aeabi_ddiv+0x12e>
 80013d0:	4b24      	ldr	r3, [pc, #144]	; (8001464 <__aeabi_ddiv+0x5d4>)
 80013d2:	0028      	movs	r0, r5
 80013d4:	445b      	add	r3, fp
 80013d6:	4641      	mov	r1, r8
 80013d8:	409d      	lsls	r5, r3
 80013da:	4099      	lsls	r1, r3
 80013dc:	40d0      	lsrs	r0, r2
 80013de:	1e6b      	subs	r3, r5, #1
 80013e0:	419d      	sbcs	r5, r3
 80013e2:	4643      	mov	r3, r8
 80013e4:	4301      	orrs	r1, r0
 80013e6:	4329      	orrs	r1, r5
 80013e8:	40d3      	lsrs	r3, r2
 80013ea:	074a      	lsls	r2, r1, #29
 80013ec:	d100      	bne.n	80013f0 <__aeabi_ddiv+0x560>
 80013ee:	e755      	b.n	800129c <__aeabi_ddiv+0x40c>
 80013f0:	220f      	movs	r2, #15
 80013f2:	400a      	ands	r2, r1
 80013f4:	2a04      	cmp	r2, #4
 80013f6:	d000      	beq.n	80013fa <__aeabi_ddiv+0x56a>
 80013f8:	e74a      	b.n	8001290 <__aeabi_ddiv+0x400>
 80013fa:	e74f      	b.n	800129c <__aeabi_ddiv+0x40c>
 80013fc:	0015      	movs	r5, r2
 80013fe:	4286      	cmp	r6, r0
 8001400:	d000      	beq.n	8001404 <__aeabi_ddiv+0x574>
 8001402:	e66d      	b.n	80010e0 <__aeabi_ddiv+0x250>
 8001404:	9a00      	ldr	r2, [sp, #0]
 8001406:	429a      	cmp	r2, r3
 8001408:	d000      	beq.n	800140c <__aeabi_ddiv+0x57c>
 800140a:	e669      	b.n	80010e0 <__aeabi_ddiv+0x250>
 800140c:	e66a      	b.n	80010e4 <__aeabi_ddiv+0x254>
 800140e:	4b16      	ldr	r3, [pc, #88]	; (8001468 <__aeabi_ddiv+0x5d8>)
 8001410:	445b      	add	r3, fp
 8001412:	2b00      	cmp	r3, #0
 8001414:	dc00      	bgt.n	8001418 <__aeabi_ddiv+0x588>
 8001416:	e713      	b.n	8001240 <__aeabi_ddiv+0x3b0>
 8001418:	2501      	movs	r5, #1
 800141a:	2100      	movs	r1, #0
 800141c:	44a8      	add	r8, r5
 800141e:	e66a      	b.n	80010f6 <__aeabi_ddiv+0x266>
 8001420:	075d      	lsls	r5, r3, #29
 8001422:	025b      	lsls	r3, r3, #9
 8001424:	0b1a      	lsrs	r2, r3, #12
 8001426:	08c9      	lsrs	r1, r1, #3
 8001428:	2300      	movs	r3, #0
 800142a:	430d      	orrs	r5, r1
 800142c:	e587      	b.n	8000f3e <__aeabi_ddiv+0xae>
 800142e:	9900      	ldr	r1, [sp, #0]
 8001430:	3d02      	subs	r5, #2
 8001432:	004a      	lsls	r2, r1, #1
 8001434:	428a      	cmp	r2, r1
 8001436:	41bf      	sbcs	r7, r7
 8001438:	427f      	negs	r7, r7
 800143a:	193f      	adds	r7, r7, r4
 800143c:	19f6      	adds	r6, r6, r7
 800143e:	9200      	str	r2, [sp, #0]
 8001440:	e7dd      	b.n	80013fe <__aeabi_ddiv+0x56e>
 8001442:	2280      	movs	r2, #128	; 0x80
 8001444:	4643      	mov	r3, r8
 8001446:	0312      	lsls	r2, r2, #12
 8001448:	431a      	orrs	r2, r3
 800144a:	0312      	lsls	r2, r2, #12
 800144c:	4b03      	ldr	r3, [pc, #12]	; (800145c <__aeabi_ddiv+0x5cc>)
 800144e:	0b12      	lsrs	r2, r2, #12
 8001450:	e575      	b.n	8000f3e <__aeabi_ddiv+0xae>
 8001452:	9900      	ldr	r1, [sp, #0]
 8001454:	4299      	cmp	r1, r3
 8001456:	d3ea      	bcc.n	800142e <__aeabi_ddiv+0x59e>
 8001458:	0015      	movs	r5, r2
 800145a:	e7d3      	b.n	8001404 <__aeabi_ddiv+0x574>
 800145c:	000007ff 	.word	0x000007ff
 8001460:	0000043e 	.word	0x0000043e
 8001464:	0000041e 	.word	0x0000041e
 8001468:	000003ff 	.word	0x000003ff

0800146c <__eqdf2>:
 800146c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800146e:	464e      	mov	r6, r9
 8001470:	4645      	mov	r5, r8
 8001472:	46de      	mov	lr, fp
 8001474:	4657      	mov	r7, sl
 8001476:	4690      	mov	r8, r2
 8001478:	b5e0      	push	{r5, r6, r7, lr}
 800147a:	0017      	movs	r7, r2
 800147c:	031a      	lsls	r2, r3, #12
 800147e:	0b12      	lsrs	r2, r2, #12
 8001480:	0005      	movs	r5, r0
 8001482:	4684      	mov	ip, r0
 8001484:	4819      	ldr	r0, [pc, #100]	; (80014ec <__eqdf2+0x80>)
 8001486:	030e      	lsls	r6, r1, #12
 8001488:	004c      	lsls	r4, r1, #1
 800148a:	4691      	mov	r9, r2
 800148c:	005a      	lsls	r2, r3, #1
 800148e:	0fdb      	lsrs	r3, r3, #31
 8001490:	469b      	mov	fp, r3
 8001492:	0b36      	lsrs	r6, r6, #12
 8001494:	0d64      	lsrs	r4, r4, #21
 8001496:	0fc9      	lsrs	r1, r1, #31
 8001498:	0d52      	lsrs	r2, r2, #21
 800149a:	4284      	cmp	r4, r0
 800149c:	d019      	beq.n	80014d2 <__eqdf2+0x66>
 800149e:	4282      	cmp	r2, r0
 80014a0:	d010      	beq.n	80014c4 <__eqdf2+0x58>
 80014a2:	2001      	movs	r0, #1
 80014a4:	4294      	cmp	r4, r2
 80014a6:	d10e      	bne.n	80014c6 <__eqdf2+0x5a>
 80014a8:	454e      	cmp	r6, r9
 80014aa:	d10c      	bne.n	80014c6 <__eqdf2+0x5a>
 80014ac:	2001      	movs	r0, #1
 80014ae:	45c4      	cmp	ip, r8
 80014b0:	d109      	bne.n	80014c6 <__eqdf2+0x5a>
 80014b2:	4559      	cmp	r1, fp
 80014b4:	d017      	beq.n	80014e6 <__eqdf2+0x7a>
 80014b6:	2c00      	cmp	r4, #0
 80014b8:	d105      	bne.n	80014c6 <__eqdf2+0x5a>
 80014ba:	0030      	movs	r0, r6
 80014bc:	4328      	orrs	r0, r5
 80014be:	1e43      	subs	r3, r0, #1
 80014c0:	4198      	sbcs	r0, r3
 80014c2:	e000      	b.n	80014c6 <__eqdf2+0x5a>
 80014c4:	2001      	movs	r0, #1
 80014c6:	bcf0      	pop	{r4, r5, r6, r7}
 80014c8:	46bb      	mov	fp, r7
 80014ca:	46b2      	mov	sl, r6
 80014cc:	46a9      	mov	r9, r5
 80014ce:	46a0      	mov	r8, r4
 80014d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014d2:	0033      	movs	r3, r6
 80014d4:	2001      	movs	r0, #1
 80014d6:	432b      	orrs	r3, r5
 80014d8:	d1f5      	bne.n	80014c6 <__eqdf2+0x5a>
 80014da:	42a2      	cmp	r2, r4
 80014dc:	d1f3      	bne.n	80014c6 <__eqdf2+0x5a>
 80014de:	464b      	mov	r3, r9
 80014e0:	433b      	orrs	r3, r7
 80014e2:	d1f0      	bne.n	80014c6 <__eqdf2+0x5a>
 80014e4:	e7e2      	b.n	80014ac <__eqdf2+0x40>
 80014e6:	2000      	movs	r0, #0
 80014e8:	e7ed      	b.n	80014c6 <__eqdf2+0x5a>
 80014ea:	46c0      	nop			; (mov r8, r8)
 80014ec:	000007ff 	.word	0x000007ff

080014f0 <__gedf2>:
 80014f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014f2:	4647      	mov	r7, r8
 80014f4:	46ce      	mov	lr, r9
 80014f6:	0004      	movs	r4, r0
 80014f8:	0018      	movs	r0, r3
 80014fa:	0016      	movs	r6, r2
 80014fc:	031b      	lsls	r3, r3, #12
 80014fe:	0b1b      	lsrs	r3, r3, #12
 8001500:	4d2d      	ldr	r5, [pc, #180]	; (80015b8 <__gedf2+0xc8>)
 8001502:	004a      	lsls	r2, r1, #1
 8001504:	4699      	mov	r9, r3
 8001506:	b580      	push	{r7, lr}
 8001508:	0043      	lsls	r3, r0, #1
 800150a:	030f      	lsls	r7, r1, #12
 800150c:	46a4      	mov	ip, r4
 800150e:	46b0      	mov	r8, r6
 8001510:	0b3f      	lsrs	r7, r7, #12
 8001512:	0d52      	lsrs	r2, r2, #21
 8001514:	0fc9      	lsrs	r1, r1, #31
 8001516:	0d5b      	lsrs	r3, r3, #21
 8001518:	0fc0      	lsrs	r0, r0, #31
 800151a:	42aa      	cmp	r2, r5
 800151c:	d021      	beq.n	8001562 <__gedf2+0x72>
 800151e:	42ab      	cmp	r3, r5
 8001520:	d013      	beq.n	800154a <__gedf2+0x5a>
 8001522:	2a00      	cmp	r2, #0
 8001524:	d122      	bne.n	800156c <__gedf2+0x7c>
 8001526:	433c      	orrs	r4, r7
 8001528:	2b00      	cmp	r3, #0
 800152a:	d102      	bne.n	8001532 <__gedf2+0x42>
 800152c:	464d      	mov	r5, r9
 800152e:	432e      	orrs	r6, r5
 8001530:	d022      	beq.n	8001578 <__gedf2+0x88>
 8001532:	2c00      	cmp	r4, #0
 8001534:	d010      	beq.n	8001558 <__gedf2+0x68>
 8001536:	4281      	cmp	r1, r0
 8001538:	d022      	beq.n	8001580 <__gedf2+0x90>
 800153a:	2002      	movs	r0, #2
 800153c:	3901      	subs	r1, #1
 800153e:	4008      	ands	r0, r1
 8001540:	3801      	subs	r0, #1
 8001542:	bcc0      	pop	{r6, r7}
 8001544:	46b9      	mov	r9, r7
 8001546:	46b0      	mov	r8, r6
 8001548:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800154a:	464d      	mov	r5, r9
 800154c:	432e      	orrs	r6, r5
 800154e:	d129      	bne.n	80015a4 <__gedf2+0xb4>
 8001550:	2a00      	cmp	r2, #0
 8001552:	d1f0      	bne.n	8001536 <__gedf2+0x46>
 8001554:	433c      	orrs	r4, r7
 8001556:	d1ee      	bne.n	8001536 <__gedf2+0x46>
 8001558:	2800      	cmp	r0, #0
 800155a:	d1f2      	bne.n	8001542 <__gedf2+0x52>
 800155c:	2001      	movs	r0, #1
 800155e:	4240      	negs	r0, r0
 8001560:	e7ef      	b.n	8001542 <__gedf2+0x52>
 8001562:	003d      	movs	r5, r7
 8001564:	4325      	orrs	r5, r4
 8001566:	d11d      	bne.n	80015a4 <__gedf2+0xb4>
 8001568:	4293      	cmp	r3, r2
 800156a:	d0ee      	beq.n	800154a <__gedf2+0x5a>
 800156c:	2b00      	cmp	r3, #0
 800156e:	d1e2      	bne.n	8001536 <__gedf2+0x46>
 8001570:	464c      	mov	r4, r9
 8001572:	4326      	orrs	r6, r4
 8001574:	d1df      	bne.n	8001536 <__gedf2+0x46>
 8001576:	e7e0      	b.n	800153a <__gedf2+0x4a>
 8001578:	2000      	movs	r0, #0
 800157a:	2c00      	cmp	r4, #0
 800157c:	d0e1      	beq.n	8001542 <__gedf2+0x52>
 800157e:	e7dc      	b.n	800153a <__gedf2+0x4a>
 8001580:	429a      	cmp	r2, r3
 8001582:	dc0a      	bgt.n	800159a <__gedf2+0xaa>
 8001584:	dbe8      	blt.n	8001558 <__gedf2+0x68>
 8001586:	454f      	cmp	r7, r9
 8001588:	d8d7      	bhi.n	800153a <__gedf2+0x4a>
 800158a:	d00e      	beq.n	80015aa <__gedf2+0xba>
 800158c:	2000      	movs	r0, #0
 800158e:	454f      	cmp	r7, r9
 8001590:	d2d7      	bcs.n	8001542 <__gedf2+0x52>
 8001592:	2900      	cmp	r1, #0
 8001594:	d0e2      	beq.n	800155c <__gedf2+0x6c>
 8001596:	0008      	movs	r0, r1
 8001598:	e7d3      	b.n	8001542 <__gedf2+0x52>
 800159a:	4243      	negs	r3, r0
 800159c:	4158      	adcs	r0, r3
 800159e:	0040      	lsls	r0, r0, #1
 80015a0:	3801      	subs	r0, #1
 80015a2:	e7ce      	b.n	8001542 <__gedf2+0x52>
 80015a4:	2002      	movs	r0, #2
 80015a6:	4240      	negs	r0, r0
 80015a8:	e7cb      	b.n	8001542 <__gedf2+0x52>
 80015aa:	45c4      	cmp	ip, r8
 80015ac:	d8c5      	bhi.n	800153a <__gedf2+0x4a>
 80015ae:	2000      	movs	r0, #0
 80015b0:	45c4      	cmp	ip, r8
 80015b2:	d2c6      	bcs.n	8001542 <__gedf2+0x52>
 80015b4:	e7ed      	b.n	8001592 <__gedf2+0xa2>
 80015b6:	46c0      	nop			; (mov r8, r8)
 80015b8:	000007ff 	.word	0x000007ff

080015bc <__ledf2>:
 80015bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015be:	4647      	mov	r7, r8
 80015c0:	46ce      	mov	lr, r9
 80015c2:	0004      	movs	r4, r0
 80015c4:	0018      	movs	r0, r3
 80015c6:	0016      	movs	r6, r2
 80015c8:	031b      	lsls	r3, r3, #12
 80015ca:	0b1b      	lsrs	r3, r3, #12
 80015cc:	4d2c      	ldr	r5, [pc, #176]	; (8001680 <__ledf2+0xc4>)
 80015ce:	004a      	lsls	r2, r1, #1
 80015d0:	4699      	mov	r9, r3
 80015d2:	b580      	push	{r7, lr}
 80015d4:	0043      	lsls	r3, r0, #1
 80015d6:	030f      	lsls	r7, r1, #12
 80015d8:	46a4      	mov	ip, r4
 80015da:	46b0      	mov	r8, r6
 80015dc:	0b3f      	lsrs	r7, r7, #12
 80015de:	0d52      	lsrs	r2, r2, #21
 80015e0:	0fc9      	lsrs	r1, r1, #31
 80015e2:	0d5b      	lsrs	r3, r3, #21
 80015e4:	0fc0      	lsrs	r0, r0, #31
 80015e6:	42aa      	cmp	r2, r5
 80015e8:	d00d      	beq.n	8001606 <__ledf2+0x4a>
 80015ea:	42ab      	cmp	r3, r5
 80015ec:	d010      	beq.n	8001610 <__ledf2+0x54>
 80015ee:	2a00      	cmp	r2, #0
 80015f0:	d127      	bne.n	8001642 <__ledf2+0x86>
 80015f2:	433c      	orrs	r4, r7
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d111      	bne.n	800161c <__ledf2+0x60>
 80015f8:	464d      	mov	r5, r9
 80015fa:	432e      	orrs	r6, r5
 80015fc:	d10e      	bne.n	800161c <__ledf2+0x60>
 80015fe:	2000      	movs	r0, #0
 8001600:	2c00      	cmp	r4, #0
 8001602:	d015      	beq.n	8001630 <__ledf2+0x74>
 8001604:	e00e      	b.n	8001624 <__ledf2+0x68>
 8001606:	003d      	movs	r5, r7
 8001608:	4325      	orrs	r5, r4
 800160a:	d110      	bne.n	800162e <__ledf2+0x72>
 800160c:	4293      	cmp	r3, r2
 800160e:	d118      	bne.n	8001642 <__ledf2+0x86>
 8001610:	464d      	mov	r5, r9
 8001612:	432e      	orrs	r6, r5
 8001614:	d10b      	bne.n	800162e <__ledf2+0x72>
 8001616:	2a00      	cmp	r2, #0
 8001618:	d102      	bne.n	8001620 <__ledf2+0x64>
 800161a:	433c      	orrs	r4, r7
 800161c:	2c00      	cmp	r4, #0
 800161e:	d00b      	beq.n	8001638 <__ledf2+0x7c>
 8001620:	4281      	cmp	r1, r0
 8001622:	d014      	beq.n	800164e <__ledf2+0x92>
 8001624:	2002      	movs	r0, #2
 8001626:	3901      	subs	r1, #1
 8001628:	4008      	ands	r0, r1
 800162a:	3801      	subs	r0, #1
 800162c:	e000      	b.n	8001630 <__ledf2+0x74>
 800162e:	2002      	movs	r0, #2
 8001630:	bcc0      	pop	{r6, r7}
 8001632:	46b9      	mov	r9, r7
 8001634:	46b0      	mov	r8, r6
 8001636:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001638:	2800      	cmp	r0, #0
 800163a:	d1f9      	bne.n	8001630 <__ledf2+0x74>
 800163c:	2001      	movs	r0, #1
 800163e:	4240      	negs	r0, r0
 8001640:	e7f6      	b.n	8001630 <__ledf2+0x74>
 8001642:	2b00      	cmp	r3, #0
 8001644:	d1ec      	bne.n	8001620 <__ledf2+0x64>
 8001646:	464c      	mov	r4, r9
 8001648:	4326      	orrs	r6, r4
 800164a:	d1e9      	bne.n	8001620 <__ledf2+0x64>
 800164c:	e7ea      	b.n	8001624 <__ledf2+0x68>
 800164e:	429a      	cmp	r2, r3
 8001650:	dd04      	ble.n	800165c <__ledf2+0xa0>
 8001652:	4243      	negs	r3, r0
 8001654:	4158      	adcs	r0, r3
 8001656:	0040      	lsls	r0, r0, #1
 8001658:	3801      	subs	r0, #1
 800165a:	e7e9      	b.n	8001630 <__ledf2+0x74>
 800165c:	429a      	cmp	r2, r3
 800165e:	dbeb      	blt.n	8001638 <__ledf2+0x7c>
 8001660:	454f      	cmp	r7, r9
 8001662:	d8df      	bhi.n	8001624 <__ledf2+0x68>
 8001664:	d006      	beq.n	8001674 <__ledf2+0xb8>
 8001666:	2000      	movs	r0, #0
 8001668:	454f      	cmp	r7, r9
 800166a:	d2e1      	bcs.n	8001630 <__ledf2+0x74>
 800166c:	2900      	cmp	r1, #0
 800166e:	d0e5      	beq.n	800163c <__ledf2+0x80>
 8001670:	0008      	movs	r0, r1
 8001672:	e7dd      	b.n	8001630 <__ledf2+0x74>
 8001674:	45c4      	cmp	ip, r8
 8001676:	d8d5      	bhi.n	8001624 <__ledf2+0x68>
 8001678:	2000      	movs	r0, #0
 800167a:	45c4      	cmp	ip, r8
 800167c:	d2d8      	bcs.n	8001630 <__ledf2+0x74>
 800167e:	e7f5      	b.n	800166c <__ledf2+0xb0>
 8001680:	000007ff 	.word	0x000007ff

08001684 <__aeabi_dmul>:
 8001684:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001686:	4645      	mov	r5, r8
 8001688:	46de      	mov	lr, fp
 800168a:	4657      	mov	r7, sl
 800168c:	464e      	mov	r6, r9
 800168e:	b5e0      	push	{r5, r6, r7, lr}
 8001690:	001f      	movs	r7, r3
 8001692:	030b      	lsls	r3, r1, #12
 8001694:	0b1b      	lsrs	r3, r3, #12
 8001696:	469b      	mov	fp, r3
 8001698:	004d      	lsls	r5, r1, #1
 800169a:	0fcb      	lsrs	r3, r1, #31
 800169c:	0004      	movs	r4, r0
 800169e:	4691      	mov	r9, r2
 80016a0:	4698      	mov	r8, r3
 80016a2:	b087      	sub	sp, #28
 80016a4:	0d6d      	lsrs	r5, r5, #21
 80016a6:	d100      	bne.n	80016aa <__aeabi_dmul+0x26>
 80016a8:	e1cd      	b.n	8001a46 <__aeabi_dmul+0x3c2>
 80016aa:	4bce      	ldr	r3, [pc, #824]	; (80019e4 <__aeabi_dmul+0x360>)
 80016ac:	429d      	cmp	r5, r3
 80016ae:	d100      	bne.n	80016b2 <__aeabi_dmul+0x2e>
 80016b0:	e1e9      	b.n	8001a86 <__aeabi_dmul+0x402>
 80016b2:	465a      	mov	r2, fp
 80016b4:	0f43      	lsrs	r3, r0, #29
 80016b6:	00d2      	lsls	r2, r2, #3
 80016b8:	4313      	orrs	r3, r2
 80016ba:	2280      	movs	r2, #128	; 0x80
 80016bc:	0412      	lsls	r2, r2, #16
 80016be:	431a      	orrs	r2, r3
 80016c0:	00c3      	lsls	r3, r0, #3
 80016c2:	469a      	mov	sl, r3
 80016c4:	4bc8      	ldr	r3, [pc, #800]	; (80019e8 <__aeabi_dmul+0x364>)
 80016c6:	4693      	mov	fp, r2
 80016c8:	469c      	mov	ip, r3
 80016ca:	2300      	movs	r3, #0
 80016cc:	2600      	movs	r6, #0
 80016ce:	4465      	add	r5, ip
 80016d0:	9300      	str	r3, [sp, #0]
 80016d2:	033c      	lsls	r4, r7, #12
 80016d4:	007b      	lsls	r3, r7, #1
 80016d6:	4648      	mov	r0, r9
 80016d8:	0b24      	lsrs	r4, r4, #12
 80016da:	0d5b      	lsrs	r3, r3, #21
 80016dc:	0fff      	lsrs	r7, r7, #31
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d100      	bne.n	80016e4 <__aeabi_dmul+0x60>
 80016e2:	e189      	b.n	80019f8 <__aeabi_dmul+0x374>
 80016e4:	4abf      	ldr	r2, [pc, #764]	; (80019e4 <__aeabi_dmul+0x360>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d019      	beq.n	800171e <__aeabi_dmul+0x9a>
 80016ea:	0f42      	lsrs	r2, r0, #29
 80016ec:	00e4      	lsls	r4, r4, #3
 80016ee:	4322      	orrs	r2, r4
 80016f0:	2480      	movs	r4, #128	; 0x80
 80016f2:	0424      	lsls	r4, r4, #16
 80016f4:	4314      	orrs	r4, r2
 80016f6:	4abc      	ldr	r2, [pc, #752]	; (80019e8 <__aeabi_dmul+0x364>)
 80016f8:	2100      	movs	r1, #0
 80016fa:	4694      	mov	ip, r2
 80016fc:	4642      	mov	r2, r8
 80016fe:	4463      	add	r3, ip
 8001700:	195b      	adds	r3, r3, r5
 8001702:	9301      	str	r3, [sp, #4]
 8001704:	9b01      	ldr	r3, [sp, #4]
 8001706:	407a      	eors	r2, r7
 8001708:	3301      	adds	r3, #1
 800170a:	00c0      	lsls	r0, r0, #3
 800170c:	b2d2      	uxtb	r2, r2
 800170e:	9302      	str	r3, [sp, #8]
 8001710:	2e0a      	cmp	r6, #10
 8001712:	dd1c      	ble.n	800174e <__aeabi_dmul+0xca>
 8001714:	003a      	movs	r2, r7
 8001716:	2e0b      	cmp	r6, #11
 8001718:	d05e      	beq.n	80017d8 <__aeabi_dmul+0x154>
 800171a:	4647      	mov	r7, r8
 800171c:	e056      	b.n	80017cc <__aeabi_dmul+0x148>
 800171e:	4649      	mov	r1, r9
 8001720:	4bb0      	ldr	r3, [pc, #704]	; (80019e4 <__aeabi_dmul+0x360>)
 8001722:	4321      	orrs	r1, r4
 8001724:	18eb      	adds	r3, r5, r3
 8001726:	9301      	str	r3, [sp, #4]
 8001728:	2900      	cmp	r1, #0
 800172a:	d12a      	bne.n	8001782 <__aeabi_dmul+0xfe>
 800172c:	2080      	movs	r0, #128	; 0x80
 800172e:	2202      	movs	r2, #2
 8001730:	0100      	lsls	r0, r0, #4
 8001732:	002b      	movs	r3, r5
 8001734:	4684      	mov	ip, r0
 8001736:	4316      	orrs	r6, r2
 8001738:	4642      	mov	r2, r8
 800173a:	4463      	add	r3, ip
 800173c:	407a      	eors	r2, r7
 800173e:	b2d2      	uxtb	r2, r2
 8001740:	9302      	str	r3, [sp, #8]
 8001742:	2e0a      	cmp	r6, #10
 8001744:	dd00      	ble.n	8001748 <__aeabi_dmul+0xc4>
 8001746:	e231      	b.n	8001bac <__aeabi_dmul+0x528>
 8001748:	2000      	movs	r0, #0
 800174a:	2400      	movs	r4, #0
 800174c:	2102      	movs	r1, #2
 800174e:	2e02      	cmp	r6, #2
 8001750:	dc26      	bgt.n	80017a0 <__aeabi_dmul+0x11c>
 8001752:	3e01      	subs	r6, #1
 8001754:	2e01      	cmp	r6, #1
 8001756:	d852      	bhi.n	80017fe <__aeabi_dmul+0x17a>
 8001758:	2902      	cmp	r1, #2
 800175a:	d04c      	beq.n	80017f6 <__aeabi_dmul+0x172>
 800175c:	2901      	cmp	r1, #1
 800175e:	d000      	beq.n	8001762 <__aeabi_dmul+0xde>
 8001760:	e118      	b.n	8001994 <__aeabi_dmul+0x310>
 8001762:	2300      	movs	r3, #0
 8001764:	2400      	movs	r4, #0
 8001766:	2500      	movs	r5, #0
 8001768:	051b      	lsls	r3, r3, #20
 800176a:	4323      	orrs	r3, r4
 800176c:	07d2      	lsls	r2, r2, #31
 800176e:	4313      	orrs	r3, r2
 8001770:	0028      	movs	r0, r5
 8001772:	0019      	movs	r1, r3
 8001774:	b007      	add	sp, #28
 8001776:	bcf0      	pop	{r4, r5, r6, r7}
 8001778:	46bb      	mov	fp, r7
 800177a:	46b2      	mov	sl, r6
 800177c:	46a9      	mov	r9, r5
 800177e:	46a0      	mov	r8, r4
 8001780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001782:	2180      	movs	r1, #128	; 0x80
 8001784:	2203      	movs	r2, #3
 8001786:	0109      	lsls	r1, r1, #4
 8001788:	002b      	movs	r3, r5
 800178a:	468c      	mov	ip, r1
 800178c:	4316      	orrs	r6, r2
 800178e:	4642      	mov	r2, r8
 8001790:	4463      	add	r3, ip
 8001792:	407a      	eors	r2, r7
 8001794:	b2d2      	uxtb	r2, r2
 8001796:	9302      	str	r3, [sp, #8]
 8001798:	2e0a      	cmp	r6, #10
 800179a:	dd00      	ble.n	800179e <__aeabi_dmul+0x11a>
 800179c:	e228      	b.n	8001bf0 <__aeabi_dmul+0x56c>
 800179e:	2103      	movs	r1, #3
 80017a0:	2501      	movs	r5, #1
 80017a2:	40b5      	lsls	r5, r6
 80017a4:	46ac      	mov	ip, r5
 80017a6:	26a6      	movs	r6, #166	; 0xa6
 80017a8:	4663      	mov	r3, ip
 80017aa:	00f6      	lsls	r6, r6, #3
 80017ac:	4035      	ands	r5, r6
 80017ae:	4233      	tst	r3, r6
 80017b0:	d10b      	bne.n	80017ca <__aeabi_dmul+0x146>
 80017b2:	2690      	movs	r6, #144	; 0x90
 80017b4:	00b6      	lsls	r6, r6, #2
 80017b6:	4233      	tst	r3, r6
 80017b8:	d118      	bne.n	80017ec <__aeabi_dmul+0x168>
 80017ba:	3eb9      	subs	r6, #185	; 0xb9
 80017bc:	3eff      	subs	r6, #255	; 0xff
 80017be:	421e      	tst	r6, r3
 80017c0:	d01d      	beq.n	80017fe <__aeabi_dmul+0x17a>
 80017c2:	46a3      	mov	fp, r4
 80017c4:	4682      	mov	sl, r0
 80017c6:	9100      	str	r1, [sp, #0]
 80017c8:	e000      	b.n	80017cc <__aeabi_dmul+0x148>
 80017ca:	0017      	movs	r7, r2
 80017cc:	9900      	ldr	r1, [sp, #0]
 80017ce:	003a      	movs	r2, r7
 80017d0:	2902      	cmp	r1, #2
 80017d2:	d010      	beq.n	80017f6 <__aeabi_dmul+0x172>
 80017d4:	465c      	mov	r4, fp
 80017d6:	4650      	mov	r0, sl
 80017d8:	2903      	cmp	r1, #3
 80017da:	d1bf      	bne.n	800175c <__aeabi_dmul+0xd8>
 80017dc:	2380      	movs	r3, #128	; 0x80
 80017de:	031b      	lsls	r3, r3, #12
 80017e0:	431c      	orrs	r4, r3
 80017e2:	0324      	lsls	r4, r4, #12
 80017e4:	0005      	movs	r5, r0
 80017e6:	4b7f      	ldr	r3, [pc, #508]	; (80019e4 <__aeabi_dmul+0x360>)
 80017e8:	0b24      	lsrs	r4, r4, #12
 80017ea:	e7bd      	b.n	8001768 <__aeabi_dmul+0xe4>
 80017ec:	2480      	movs	r4, #128	; 0x80
 80017ee:	2200      	movs	r2, #0
 80017f0:	4b7c      	ldr	r3, [pc, #496]	; (80019e4 <__aeabi_dmul+0x360>)
 80017f2:	0324      	lsls	r4, r4, #12
 80017f4:	e7b8      	b.n	8001768 <__aeabi_dmul+0xe4>
 80017f6:	2400      	movs	r4, #0
 80017f8:	2500      	movs	r5, #0
 80017fa:	4b7a      	ldr	r3, [pc, #488]	; (80019e4 <__aeabi_dmul+0x360>)
 80017fc:	e7b4      	b.n	8001768 <__aeabi_dmul+0xe4>
 80017fe:	4653      	mov	r3, sl
 8001800:	041e      	lsls	r6, r3, #16
 8001802:	0c36      	lsrs	r6, r6, #16
 8001804:	0c1f      	lsrs	r7, r3, #16
 8001806:	0033      	movs	r3, r6
 8001808:	0c01      	lsrs	r1, r0, #16
 800180a:	0400      	lsls	r0, r0, #16
 800180c:	0c00      	lsrs	r0, r0, #16
 800180e:	4343      	muls	r3, r0
 8001810:	4698      	mov	r8, r3
 8001812:	0003      	movs	r3, r0
 8001814:	437b      	muls	r3, r7
 8001816:	4699      	mov	r9, r3
 8001818:	0033      	movs	r3, r6
 800181a:	434b      	muls	r3, r1
 800181c:	469c      	mov	ip, r3
 800181e:	4643      	mov	r3, r8
 8001820:	000d      	movs	r5, r1
 8001822:	0c1b      	lsrs	r3, r3, #16
 8001824:	469a      	mov	sl, r3
 8001826:	437d      	muls	r5, r7
 8001828:	44cc      	add	ip, r9
 800182a:	44d4      	add	ip, sl
 800182c:	9500      	str	r5, [sp, #0]
 800182e:	45e1      	cmp	r9, ip
 8001830:	d904      	bls.n	800183c <__aeabi_dmul+0x1b8>
 8001832:	2380      	movs	r3, #128	; 0x80
 8001834:	025b      	lsls	r3, r3, #9
 8001836:	4699      	mov	r9, r3
 8001838:	444d      	add	r5, r9
 800183a:	9500      	str	r5, [sp, #0]
 800183c:	4663      	mov	r3, ip
 800183e:	0c1b      	lsrs	r3, r3, #16
 8001840:	001d      	movs	r5, r3
 8001842:	4663      	mov	r3, ip
 8001844:	041b      	lsls	r3, r3, #16
 8001846:	469c      	mov	ip, r3
 8001848:	4643      	mov	r3, r8
 800184a:	041b      	lsls	r3, r3, #16
 800184c:	0c1b      	lsrs	r3, r3, #16
 800184e:	4698      	mov	r8, r3
 8001850:	4663      	mov	r3, ip
 8001852:	4443      	add	r3, r8
 8001854:	9303      	str	r3, [sp, #12]
 8001856:	0c23      	lsrs	r3, r4, #16
 8001858:	4698      	mov	r8, r3
 800185a:	0033      	movs	r3, r6
 800185c:	0424      	lsls	r4, r4, #16
 800185e:	0c24      	lsrs	r4, r4, #16
 8001860:	4363      	muls	r3, r4
 8001862:	469c      	mov	ip, r3
 8001864:	0023      	movs	r3, r4
 8001866:	437b      	muls	r3, r7
 8001868:	4699      	mov	r9, r3
 800186a:	4643      	mov	r3, r8
 800186c:	435e      	muls	r6, r3
 800186e:	435f      	muls	r7, r3
 8001870:	444e      	add	r6, r9
 8001872:	4663      	mov	r3, ip
 8001874:	46b2      	mov	sl, r6
 8001876:	0c1e      	lsrs	r6, r3, #16
 8001878:	4456      	add	r6, sl
 800187a:	45b1      	cmp	r9, r6
 800187c:	d903      	bls.n	8001886 <__aeabi_dmul+0x202>
 800187e:	2380      	movs	r3, #128	; 0x80
 8001880:	025b      	lsls	r3, r3, #9
 8001882:	4699      	mov	r9, r3
 8001884:	444f      	add	r7, r9
 8001886:	0c33      	lsrs	r3, r6, #16
 8001888:	4699      	mov	r9, r3
 800188a:	003b      	movs	r3, r7
 800188c:	444b      	add	r3, r9
 800188e:	9305      	str	r3, [sp, #20]
 8001890:	4663      	mov	r3, ip
 8001892:	46ac      	mov	ip, r5
 8001894:	041f      	lsls	r7, r3, #16
 8001896:	0c3f      	lsrs	r7, r7, #16
 8001898:	0436      	lsls	r6, r6, #16
 800189a:	19f6      	adds	r6, r6, r7
 800189c:	44b4      	add	ip, r6
 800189e:	4663      	mov	r3, ip
 80018a0:	9304      	str	r3, [sp, #16]
 80018a2:	465b      	mov	r3, fp
 80018a4:	0c1b      	lsrs	r3, r3, #16
 80018a6:	469c      	mov	ip, r3
 80018a8:	465b      	mov	r3, fp
 80018aa:	041f      	lsls	r7, r3, #16
 80018ac:	0c3f      	lsrs	r7, r7, #16
 80018ae:	003b      	movs	r3, r7
 80018b0:	4343      	muls	r3, r0
 80018b2:	4699      	mov	r9, r3
 80018b4:	4663      	mov	r3, ip
 80018b6:	4343      	muls	r3, r0
 80018b8:	469a      	mov	sl, r3
 80018ba:	464b      	mov	r3, r9
 80018bc:	4660      	mov	r0, ip
 80018be:	0c1b      	lsrs	r3, r3, #16
 80018c0:	469b      	mov	fp, r3
 80018c2:	4348      	muls	r0, r1
 80018c4:	4379      	muls	r1, r7
 80018c6:	4451      	add	r1, sl
 80018c8:	4459      	add	r1, fp
 80018ca:	458a      	cmp	sl, r1
 80018cc:	d903      	bls.n	80018d6 <__aeabi_dmul+0x252>
 80018ce:	2380      	movs	r3, #128	; 0x80
 80018d0:	025b      	lsls	r3, r3, #9
 80018d2:	469a      	mov	sl, r3
 80018d4:	4450      	add	r0, sl
 80018d6:	0c0b      	lsrs	r3, r1, #16
 80018d8:	469a      	mov	sl, r3
 80018da:	464b      	mov	r3, r9
 80018dc:	041b      	lsls	r3, r3, #16
 80018de:	0c1b      	lsrs	r3, r3, #16
 80018e0:	4699      	mov	r9, r3
 80018e2:	003b      	movs	r3, r7
 80018e4:	4363      	muls	r3, r4
 80018e6:	0409      	lsls	r1, r1, #16
 80018e8:	4645      	mov	r5, r8
 80018ea:	4449      	add	r1, r9
 80018ec:	4699      	mov	r9, r3
 80018ee:	4663      	mov	r3, ip
 80018f0:	435c      	muls	r4, r3
 80018f2:	436b      	muls	r3, r5
 80018f4:	469c      	mov	ip, r3
 80018f6:	464b      	mov	r3, r9
 80018f8:	0c1b      	lsrs	r3, r3, #16
 80018fa:	4698      	mov	r8, r3
 80018fc:	436f      	muls	r7, r5
 80018fe:	193f      	adds	r7, r7, r4
 8001900:	4447      	add	r7, r8
 8001902:	4450      	add	r0, sl
 8001904:	42bc      	cmp	r4, r7
 8001906:	d903      	bls.n	8001910 <__aeabi_dmul+0x28c>
 8001908:	2380      	movs	r3, #128	; 0x80
 800190a:	025b      	lsls	r3, r3, #9
 800190c:	4698      	mov	r8, r3
 800190e:	44c4      	add	ip, r8
 8001910:	9b04      	ldr	r3, [sp, #16]
 8001912:	9d00      	ldr	r5, [sp, #0]
 8001914:	4698      	mov	r8, r3
 8001916:	4445      	add	r5, r8
 8001918:	42b5      	cmp	r5, r6
 800191a:	41b6      	sbcs	r6, r6
 800191c:	4273      	negs	r3, r6
 800191e:	4698      	mov	r8, r3
 8001920:	464b      	mov	r3, r9
 8001922:	041e      	lsls	r6, r3, #16
 8001924:	9b05      	ldr	r3, [sp, #20]
 8001926:	043c      	lsls	r4, r7, #16
 8001928:	4699      	mov	r9, r3
 800192a:	0c36      	lsrs	r6, r6, #16
 800192c:	19a4      	adds	r4, r4, r6
 800192e:	444c      	add	r4, r9
 8001930:	46a1      	mov	r9, r4
 8001932:	4683      	mov	fp, r0
 8001934:	186e      	adds	r6, r5, r1
 8001936:	44c1      	add	r9, r8
 8001938:	428e      	cmp	r6, r1
 800193a:	4189      	sbcs	r1, r1
 800193c:	44cb      	add	fp, r9
 800193e:	465d      	mov	r5, fp
 8001940:	4249      	negs	r1, r1
 8001942:	186d      	adds	r5, r5, r1
 8001944:	429c      	cmp	r4, r3
 8001946:	41a4      	sbcs	r4, r4
 8001948:	45c1      	cmp	r9, r8
 800194a:	419b      	sbcs	r3, r3
 800194c:	4583      	cmp	fp, r0
 800194e:	4180      	sbcs	r0, r0
 8001950:	428d      	cmp	r5, r1
 8001952:	4189      	sbcs	r1, r1
 8001954:	425b      	negs	r3, r3
 8001956:	4264      	negs	r4, r4
 8001958:	431c      	orrs	r4, r3
 800195a:	4240      	negs	r0, r0
 800195c:	9b03      	ldr	r3, [sp, #12]
 800195e:	4249      	negs	r1, r1
 8001960:	4301      	orrs	r1, r0
 8001962:	0270      	lsls	r0, r6, #9
 8001964:	0c3f      	lsrs	r7, r7, #16
 8001966:	4318      	orrs	r0, r3
 8001968:	19e4      	adds	r4, r4, r7
 800196a:	1e47      	subs	r7, r0, #1
 800196c:	41b8      	sbcs	r0, r7
 800196e:	1864      	adds	r4, r4, r1
 8001970:	4464      	add	r4, ip
 8001972:	0df6      	lsrs	r6, r6, #23
 8001974:	0261      	lsls	r1, r4, #9
 8001976:	4330      	orrs	r0, r6
 8001978:	0dec      	lsrs	r4, r5, #23
 800197a:	026e      	lsls	r6, r5, #9
 800197c:	430c      	orrs	r4, r1
 800197e:	4330      	orrs	r0, r6
 8001980:	01c9      	lsls	r1, r1, #7
 8001982:	d400      	bmi.n	8001986 <__aeabi_dmul+0x302>
 8001984:	e0f1      	b.n	8001b6a <__aeabi_dmul+0x4e6>
 8001986:	2101      	movs	r1, #1
 8001988:	0843      	lsrs	r3, r0, #1
 800198a:	4001      	ands	r1, r0
 800198c:	430b      	orrs	r3, r1
 800198e:	07e0      	lsls	r0, r4, #31
 8001990:	4318      	orrs	r0, r3
 8001992:	0864      	lsrs	r4, r4, #1
 8001994:	4915      	ldr	r1, [pc, #84]	; (80019ec <__aeabi_dmul+0x368>)
 8001996:	9b02      	ldr	r3, [sp, #8]
 8001998:	468c      	mov	ip, r1
 800199a:	4463      	add	r3, ip
 800199c:	2b00      	cmp	r3, #0
 800199e:	dc00      	bgt.n	80019a2 <__aeabi_dmul+0x31e>
 80019a0:	e097      	b.n	8001ad2 <__aeabi_dmul+0x44e>
 80019a2:	0741      	lsls	r1, r0, #29
 80019a4:	d009      	beq.n	80019ba <__aeabi_dmul+0x336>
 80019a6:	210f      	movs	r1, #15
 80019a8:	4001      	ands	r1, r0
 80019aa:	2904      	cmp	r1, #4
 80019ac:	d005      	beq.n	80019ba <__aeabi_dmul+0x336>
 80019ae:	1d01      	adds	r1, r0, #4
 80019b0:	4281      	cmp	r1, r0
 80019b2:	4180      	sbcs	r0, r0
 80019b4:	4240      	negs	r0, r0
 80019b6:	1824      	adds	r4, r4, r0
 80019b8:	0008      	movs	r0, r1
 80019ba:	01e1      	lsls	r1, r4, #7
 80019bc:	d506      	bpl.n	80019cc <__aeabi_dmul+0x348>
 80019be:	2180      	movs	r1, #128	; 0x80
 80019c0:	00c9      	lsls	r1, r1, #3
 80019c2:	468c      	mov	ip, r1
 80019c4:	4b0a      	ldr	r3, [pc, #40]	; (80019f0 <__aeabi_dmul+0x36c>)
 80019c6:	401c      	ands	r4, r3
 80019c8:	9b02      	ldr	r3, [sp, #8]
 80019ca:	4463      	add	r3, ip
 80019cc:	4909      	ldr	r1, [pc, #36]	; (80019f4 <__aeabi_dmul+0x370>)
 80019ce:	428b      	cmp	r3, r1
 80019d0:	dd00      	ble.n	80019d4 <__aeabi_dmul+0x350>
 80019d2:	e710      	b.n	80017f6 <__aeabi_dmul+0x172>
 80019d4:	0761      	lsls	r1, r4, #29
 80019d6:	08c5      	lsrs	r5, r0, #3
 80019d8:	0264      	lsls	r4, r4, #9
 80019da:	055b      	lsls	r3, r3, #21
 80019dc:	430d      	orrs	r5, r1
 80019de:	0b24      	lsrs	r4, r4, #12
 80019e0:	0d5b      	lsrs	r3, r3, #21
 80019e2:	e6c1      	b.n	8001768 <__aeabi_dmul+0xe4>
 80019e4:	000007ff 	.word	0x000007ff
 80019e8:	fffffc01 	.word	0xfffffc01
 80019ec:	000003ff 	.word	0x000003ff
 80019f0:	feffffff 	.word	0xfeffffff
 80019f4:	000007fe 	.word	0x000007fe
 80019f8:	464b      	mov	r3, r9
 80019fa:	4323      	orrs	r3, r4
 80019fc:	d059      	beq.n	8001ab2 <__aeabi_dmul+0x42e>
 80019fe:	2c00      	cmp	r4, #0
 8001a00:	d100      	bne.n	8001a04 <__aeabi_dmul+0x380>
 8001a02:	e0a3      	b.n	8001b4c <__aeabi_dmul+0x4c8>
 8001a04:	0020      	movs	r0, r4
 8001a06:	f000 fd0d 	bl	8002424 <__clzsi2>
 8001a0a:	0001      	movs	r1, r0
 8001a0c:	0003      	movs	r3, r0
 8001a0e:	390b      	subs	r1, #11
 8001a10:	221d      	movs	r2, #29
 8001a12:	1a52      	subs	r2, r2, r1
 8001a14:	4649      	mov	r1, r9
 8001a16:	0018      	movs	r0, r3
 8001a18:	40d1      	lsrs	r1, r2
 8001a1a:	464a      	mov	r2, r9
 8001a1c:	3808      	subs	r0, #8
 8001a1e:	4082      	lsls	r2, r0
 8001a20:	4084      	lsls	r4, r0
 8001a22:	0010      	movs	r0, r2
 8001a24:	430c      	orrs	r4, r1
 8001a26:	4a74      	ldr	r2, [pc, #464]	; (8001bf8 <__aeabi_dmul+0x574>)
 8001a28:	1aeb      	subs	r3, r5, r3
 8001a2a:	4694      	mov	ip, r2
 8001a2c:	4642      	mov	r2, r8
 8001a2e:	4463      	add	r3, ip
 8001a30:	9301      	str	r3, [sp, #4]
 8001a32:	9b01      	ldr	r3, [sp, #4]
 8001a34:	407a      	eors	r2, r7
 8001a36:	3301      	adds	r3, #1
 8001a38:	2100      	movs	r1, #0
 8001a3a:	b2d2      	uxtb	r2, r2
 8001a3c:	9302      	str	r3, [sp, #8]
 8001a3e:	2e0a      	cmp	r6, #10
 8001a40:	dd00      	ble.n	8001a44 <__aeabi_dmul+0x3c0>
 8001a42:	e667      	b.n	8001714 <__aeabi_dmul+0x90>
 8001a44:	e683      	b.n	800174e <__aeabi_dmul+0xca>
 8001a46:	465b      	mov	r3, fp
 8001a48:	4303      	orrs	r3, r0
 8001a4a:	469a      	mov	sl, r3
 8001a4c:	d02a      	beq.n	8001aa4 <__aeabi_dmul+0x420>
 8001a4e:	465b      	mov	r3, fp
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d06d      	beq.n	8001b30 <__aeabi_dmul+0x4ac>
 8001a54:	4658      	mov	r0, fp
 8001a56:	f000 fce5 	bl	8002424 <__clzsi2>
 8001a5a:	0001      	movs	r1, r0
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	390b      	subs	r1, #11
 8001a60:	221d      	movs	r2, #29
 8001a62:	1a52      	subs	r2, r2, r1
 8001a64:	0021      	movs	r1, r4
 8001a66:	0018      	movs	r0, r3
 8001a68:	465d      	mov	r5, fp
 8001a6a:	40d1      	lsrs	r1, r2
 8001a6c:	3808      	subs	r0, #8
 8001a6e:	4085      	lsls	r5, r0
 8001a70:	000a      	movs	r2, r1
 8001a72:	4084      	lsls	r4, r0
 8001a74:	432a      	orrs	r2, r5
 8001a76:	4693      	mov	fp, r2
 8001a78:	46a2      	mov	sl, r4
 8001a7a:	4d5f      	ldr	r5, [pc, #380]	; (8001bf8 <__aeabi_dmul+0x574>)
 8001a7c:	2600      	movs	r6, #0
 8001a7e:	1aed      	subs	r5, r5, r3
 8001a80:	2300      	movs	r3, #0
 8001a82:	9300      	str	r3, [sp, #0]
 8001a84:	e625      	b.n	80016d2 <__aeabi_dmul+0x4e>
 8001a86:	465b      	mov	r3, fp
 8001a88:	4303      	orrs	r3, r0
 8001a8a:	469a      	mov	sl, r3
 8001a8c:	d105      	bne.n	8001a9a <__aeabi_dmul+0x416>
 8001a8e:	2300      	movs	r3, #0
 8001a90:	469b      	mov	fp, r3
 8001a92:	3302      	adds	r3, #2
 8001a94:	2608      	movs	r6, #8
 8001a96:	9300      	str	r3, [sp, #0]
 8001a98:	e61b      	b.n	80016d2 <__aeabi_dmul+0x4e>
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	4682      	mov	sl, r0
 8001a9e:	260c      	movs	r6, #12
 8001aa0:	9300      	str	r3, [sp, #0]
 8001aa2:	e616      	b.n	80016d2 <__aeabi_dmul+0x4e>
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	469b      	mov	fp, r3
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	2604      	movs	r6, #4
 8001aac:	2500      	movs	r5, #0
 8001aae:	9300      	str	r3, [sp, #0]
 8001ab0:	e60f      	b.n	80016d2 <__aeabi_dmul+0x4e>
 8001ab2:	4642      	mov	r2, r8
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	9501      	str	r5, [sp, #4]
 8001ab8:	431e      	orrs	r6, r3
 8001aba:	9b01      	ldr	r3, [sp, #4]
 8001abc:	407a      	eors	r2, r7
 8001abe:	3301      	adds	r3, #1
 8001ac0:	2400      	movs	r4, #0
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	2101      	movs	r1, #1
 8001ac6:	b2d2      	uxtb	r2, r2
 8001ac8:	9302      	str	r3, [sp, #8]
 8001aca:	2e0a      	cmp	r6, #10
 8001acc:	dd00      	ble.n	8001ad0 <__aeabi_dmul+0x44c>
 8001ace:	e621      	b.n	8001714 <__aeabi_dmul+0x90>
 8001ad0:	e63d      	b.n	800174e <__aeabi_dmul+0xca>
 8001ad2:	2101      	movs	r1, #1
 8001ad4:	1ac9      	subs	r1, r1, r3
 8001ad6:	2938      	cmp	r1, #56	; 0x38
 8001ad8:	dd00      	ble.n	8001adc <__aeabi_dmul+0x458>
 8001ada:	e642      	b.n	8001762 <__aeabi_dmul+0xde>
 8001adc:	291f      	cmp	r1, #31
 8001ade:	dd47      	ble.n	8001b70 <__aeabi_dmul+0x4ec>
 8001ae0:	261f      	movs	r6, #31
 8001ae2:	0025      	movs	r5, r4
 8001ae4:	4276      	negs	r6, r6
 8001ae6:	1af3      	subs	r3, r6, r3
 8001ae8:	40dd      	lsrs	r5, r3
 8001aea:	002b      	movs	r3, r5
 8001aec:	2920      	cmp	r1, #32
 8001aee:	d005      	beq.n	8001afc <__aeabi_dmul+0x478>
 8001af0:	4942      	ldr	r1, [pc, #264]	; (8001bfc <__aeabi_dmul+0x578>)
 8001af2:	9d02      	ldr	r5, [sp, #8]
 8001af4:	468c      	mov	ip, r1
 8001af6:	4465      	add	r5, ip
 8001af8:	40ac      	lsls	r4, r5
 8001afa:	4320      	orrs	r0, r4
 8001afc:	1e41      	subs	r1, r0, #1
 8001afe:	4188      	sbcs	r0, r1
 8001b00:	4318      	orrs	r0, r3
 8001b02:	2307      	movs	r3, #7
 8001b04:	001d      	movs	r5, r3
 8001b06:	2400      	movs	r4, #0
 8001b08:	4005      	ands	r5, r0
 8001b0a:	4203      	tst	r3, r0
 8001b0c:	d04a      	beq.n	8001ba4 <__aeabi_dmul+0x520>
 8001b0e:	230f      	movs	r3, #15
 8001b10:	2400      	movs	r4, #0
 8001b12:	4003      	ands	r3, r0
 8001b14:	2b04      	cmp	r3, #4
 8001b16:	d042      	beq.n	8001b9e <__aeabi_dmul+0x51a>
 8001b18:	1d03      	adds	r3, r0, #4
 8001b1a:	4283      	cmp	r3, r0
 8001b1c:	4180      	sbcs	r0, r0
 8001b1e:	4240      	negs	r0, r0
 8001b20:	1824      	adds	r4, r4, r0
 8001b22:	0018      	movs	r0, r3
 8001b24:	0223      	lsls	r3, r4, #8
 8001b26:	d53a      	bpl.n	8001b9e <__aeabi_dmul+0x51a>
 8001b28:	2301      	movs	r3, #1
 8001b2a:	2400      	movs	r4, #0
 8001b2c:	2500      	movs	r5, #0
 8001b2e:	e61b      	b.n	8001768 <__aeabi_dmul+0xe4>
 8001b30:	f000 fc78 	bl	8002424 <__clzsi2>
 8001b34:	0001      	movs	r1, r0
 8001b36:	0003      	movs	r3, r0
 8001b38:	3115      	adds	r1, #21
 8001b3a:	3320      	adds	r3, #32
 8001b3c:	291c      	cmp	r1, #28
 8001b3e:	dd8f      	ble.n	8001a60 <__aeabi_dmul+0x3dc>
 8001b40:	3808      	subs	r0, #8
 8001b42:	2200      	movs	r2, #0
 8001b44:	4084      	lsls	r4, r0
 8001b46:	4692      	mov	sl, r2
 8001b48:	46a3      	mov	fp, r4
 8001b4a:	e796      	b.n	8001a7a <__aeabi_dmul+0x3f6>
 8001b4c:	f000 fc6a 	bl	8002424 <__clzsi2>
 8001b50:	0001      	movs	r1, r0
 8001b52:	0003      	movs	r3, r0
 8001b54:	3115      	adds	r1, #21
 8001b56:	3320      	adds	r3, #32
 8001b58:	291c      	cmp	r1, #28
 8001b5a:	dc00      	bgt.n	8001b5e <__aeabi_dmul+0x4da>
 8001b5c:	e758      	b.n	8001a10 <__aeabi_dmul+0x38c>
 8001b5e:	0002      	movs	r2, r0
 8001b60:	464c      	mov	r4, r9
 8001b62:	3a08      	subs	r2, #8
 8001b64:	2000      	movs	r0, #0
 8001b66:	4094      	lsls	r4, r2
 8001b68:	e75d      	b.n	8001a26 <__aeabi_dmul+0x3a2>
 8001b6a:	9b01      	ldr	r3, [sp, #4]
 8001b6c:	9302      	str	r3, [sp, #8]
 8001b6e:	e711      	b.n	8001994 <__aeabi_dmul+0x310>
 8001b70:	4b23      	ldr	r3, [pc, #140]	; (8001c00 <__aeabi_dmul+0x57c>)
 8001b72:	0026      	movs	r6, r4
 8001b74:	469c      	mov	ip, r3
 8001b76:	0003      	movs	r3, r0
 8001b78:	9d02      	ldr	r5, [sp, #8]
 8001b7a:	40cb      	lsrs	r3, r1
 8001b7c:	4465      	add	r5, ip
 8001b7e:	40ae      	lsls	r6, r5
 8001b80:	431e      	orrs	r6, r3
 8001b82:	0003      	movs	r3, r0
 8001b84:	40ab      	lsls	r3, r5
 8001b86:	1e58      	subs	r0, r3, #1
 8001b88:	4183      	sbcs	r3, r0
 8001b8a:	0030      	movs	r0, r6
 8001b8c:	4318      	orrs	r0, r3
 8001b8e:	40cc      	lsrs	r4, r1
 8001b90:	0743      	lsls	r3, r0, #29
 8001b92:	d0c7      	beq.n	8001b24 <__aeabi_dmul+0x4a0>
 8001b94:	230f      	movs	r3, #15
 8001b96:	4003      	ands	r3, r0
 8001b98:	2b04      	cmp	r3, #4
 8001b9a:	d1bd      	bne.n	8001b18 <__aeabi_dmul+0x494>
 8001b9c:	e7c2      	b.n	8001b24 <__aeabi_dmul+0x4a0>
 8001b9e:	0765      	lsls	r5, r4, #29
 8001ba0:	0264      	lsls	r4, r4, #9
 8001ba2:	0b24      	lsrs	r4, r4, #12
 8001ba4:	08c0      	lsrs	r0, r0, #3
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	4305      	orrs	r5, r0
 8001baa:	e5dd      	b.n	8001768 <__aeabi_dmul+0xe4>
 8001bac:	2500      	movs	r5, #0
 8001bae:	2302      	movs	r3, #2
 8001bb0:	2e0f      	cmp	r6, #15
 8001bb2:	d10c      	bne.n	8001bce <__aeabi_dmul+0x54a>
 8001bb4:	2480      	movs	r4, #128	; 0x80
 8001bb6:	465b      	mov	r3, fp
 8001bb8:	0324      	lsls	r4, r4, #12
 8001bba:	4223      	tst	r3, r4
 8001bbc:	d00e      	beq.n	8001bdc <__aeabi_dmul+0x558>
 8001bbe:	4221      	tst	r1, r4
 8001bc0:	d10c      	bne.n	8001bdc <__aeabi_dmul+0x558>
 8001bc2:	430c      	orrs	r4, r1
 8001bc4:	0324      	lsls	r4, r4, #12
 8001bc6:	003a      	movs	r2, r7
 8001bc8:	4b0e      	ldr	r3, [pc, #56]	; (8001c04 <__aeabi_dmul+0x580>)
 8001bca:	0b24      	lsrs	r4, r4, #12
 8001bcc:	e5cc      	b.n	8001768 <__aeabi_dmul+0xe4>
 8001bce:	2e0b      	cmp	r6, #11
 8001bd0:	d000      	beq.n	8001bd4 <__aeabi_dmul+0x550>
 8001bd2:	e5a2      	b.n	800171a <__aeabi_dmul+0x96>
 8001bd4:	468b      	mov	fp, r1
 8001bd6:	46aa      	mov	sl, r5
 8001bd8:	9300      	str	r3, [sp, #0]
 8001bda:	e5f7      	b.n	80017cc <__aeabi_dmul+0x148>
 8001bdc:	2480      	movs	r4, #128	; 0x80
 8001bde:	465b      	mov	r3, fp
 8001be0:	0324      	lsls	r4, r4, #12
 8001be2:	431c      	orrs	r4, r3
 8001be4:	0324      	lsls	r4, r4, #12
 8001be6:	4642      	mov	r2, r8
 8001be8:	4655      	mov	r5, sl
 8001bea:	4b06      	ldr	r3, [pc, #24]	; (8001c04 <__aeabi_dmul+0x580>)
 8001bec:	0b24      	lsrs	r4, r4, #12
 8001bee:	e5bb      	b.n	8001768 <__aeabi_dmul+0xe4>
 8001bf0:	464d      	mov	r5, r9
 8001bf2:	0021      	movs	r1, r4
 8001bf4:	2303      	movs	r3, #3
 8001bf6:	e7db      	b.n	8001bb0 <__aeabi_dmul+0x52c>
 8001bf8:	fffffc0d 	.word	0xfffffc0d
 8001bfc:	0000043e 	.word	0x0000043e
 8001c00:	0000041e 	.word	0x0000041e
 8001c04:	000007ff 	.word	0x000007ff

08001c08 <__aeabi_dsub>:
 8001c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c0a:	4657      	mov	r7, sl
 8001c0c:	464e      	mov	r6, r9
 8001c0e:	4645      	mov	r5, r8
 8001c10:	46de      	mov	lr, fp
 8001c12:	b5e0      	push	{r5, r6, r7, lr}
 8001c14:	000d      	movs	r5, r1
 8001c16:	0004      	movs	r4, r0
 8001c18:	0019      	movs	r1, r3
 8001c1a:	0010      	movs	r0, r2
 8001c1c:	032b      	lsls	r3, r5, #12
 8001c1e:	0a5b      	lsrs	r3, r3, #9
 8001c20:	0f62      	lsrs	r2, r4, #29
 8001c22:	431a      	orrs	r2, r3
 8001c24:	00e3      	lsls	r3, r4, #3
 8001c26:	030c      	lsls	r4, r1, #12
 8001c28:	0a64      	lsrs	r4, r4, #9
 8001c2a:	0f47      	lsrs	r7, r0, #29
 8001c2c:	4327      	orrs	r7, r4
 8001c2e:	4cd0      	ldr	r4, [pc, #832]	; (8001f70 <__aeabi_dsub+0x368>)
 8001c30:	006e      	lsls	r6, r5, #1
 8001c32:	4691      	mov	r9, r2
 8001c34:	b083      	sub	sp, #12
 8001c36:	004a      	lsls	r2, r1, #1
 8001c38:	00c0      	lsls	r0, r0, #3
 8001c3a:	4698      	mov	r8, r3
 8001c3c:	46a2      	mov	sl, r4
 8001c3e:	0d76      	lsrs	r6, r6, #21
 8001c40:	0fed      	lsrs	r5, r5, #31
 8001c42:	0d52      	lsrs	r2, r2, #21
 8001c44:	0fc9      	lsrs	r1, r1, #31
 8001c46:	9001      	str	r0, [sp, #4]
 8001c48:	42a2      	cmp	r2, r4
 8001c4a:	d100      	bne.n	8001c4e <__aeabi_dsub+0x46>
 8001c4c:	e0b9      	b.n	8001dc2 <__aeabi_dsub+0x1ba>
 8001c4e:	2401      	movs	r4, #1
 8001c50:	4061      	eors	r1, r4
 8001c52:	468b      	mov	fp, r1
 8001c54:	428d      	cmp	r5, r1
 8001c56:	d100      	bne.n	8001c5a <__aeabi_dsub+0x52>
 8001c58:	e08d      	b.n	8001d76 <__aeabi_dsub+0x16e>
 8001c5a:	1ab4      	subs	r4, r6, r2
 8001c5c:	46a4      	mov	ip, r4
 8001c5e:	2c00      	cmp	r4, #0
 8001c60:	dc00      	bgt.n	8001c64 <__aeabi_dsub+0x5c>
 8001c62:	e0b7      	b.n	8001dd4 <__aeabi_dsub+0x1cc>
 8001c64:	2a00      	cmp	r2, #0
 8001c66:	d100      	bne.n	8001c6a <__aeabi_dsub+0x62>
 8001c68:	e0cb      	b.n	8001e02 <__aeabi_dsub+0x1fa>
 8001c6a:	4ac1      	ldr	r2, [pc, #772]	; (8001f70 <__aeabi_dsub+0x368>)
 8001c6c:	4296      	cmp	r6, r2
 8001c6e:	d100      	bne.n	8001c72 <__aeabi_dsub+0x6a>
 8001c70:	e186      	b.n	8001f80 <__aeabi_dsub+0x378>
 8001c72:	2280      	movs	r2, #128	; 0x80
 8001c74:	0412      	lsls	r2, r2, #16
 8001c76:	4317      	orrs	r7, r2
 8001c78:	4662      	mov	r2, ip
 8001c7a:	2a38      	cmp	r2, #56	; 0x38
 8001c7c:	dd00      	ble.n	8001c80 <__aeabi_dsub+0x78>
 8001c7e:	e1a4      	b.n	8001fca <__aeabi_dsub+0x3c2>
 8001c80:	2a1f      	cmp	r2, #31
 8001c82:	dd00      	ble.n	8001c86 <__aeabi_dsub+0x7e>
 8001c84:	e21d      	b.n	80020c2 <__aeabi_dsub+0x4ba>
 8001c86:	4661      	mov	r1, ip
 8001c88:	2220      	movs	r2, #32
 8001c8a:	003c      	movs	r4, r7
 8001c8c:	1a52      	subs	r2, r2, r1
 8001c8e:	0001      	movs	r1, r0
 8001c90:	4090      	lsls	r0, r2
 8001c92:	4094      	lsls	r4, r2
 8001c94:	1e42      	subs	r2, r0, #1
 8001c96:	4190      	sbcs	r0, r2
 8001c98:	4662      	mov	r2, ip
 8001c9a:	46a0      	mov	r8, r4
 8001c9c:	4664      	mov	r4, ip
 8001c9e:	40d7      	lsrs	r7, r2
 8001ca0:	464a      	mov	r2, r9
 8001ca2:	40e1      	lsrs	r1, r4
 8001ca4:	4644      	mov	r4, r8
 8001ca6:	1bd2      	subs	r2, r2, r7
 8001ca8:	4691      	mov	r9, r2
 8001caa:	430c      	orrs	r4, r1
 8001cac:	4304      	orrs	r4, r0
 8001cae:	1b1c      	subs	r4, r3, r4
 8001cb0:	42a3      	cmp	r3, r4
 8001cb2:	4192      	sbcs	r2, r2
 8001cb4:	464b      	mov	r3, r9
 8001cb6:	4252      	negs	r2, r2
 8001cb8:	1a9b      	subs	r3, r3, r2
 8001cba:	469a      	mov	sl, r3
 8001cbc:	4653      	mov	r3, sl
 8001cbe:	021b      	lsls	r3, r3, #8
 8001cc0:	d400      	bmi.n	8001cc4 <__aeabi_dsub+0xbc>
 8001cc2:	e12b      	b.n	8001f1c <__aeabi_dsub+0x314>
 8001cc4:	4653      	mov	r3, sl
 8001cc6:	025a      	lsls	r2, r3, #9
 8001cc8:	0a53      	lsrs	r3, r2, #9
 8001cca:	469a      	mov	sl, r3
 8001ccc:	4653      	mov	r3, sl
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d100      	bne.n	8001cd4 <__aeabi_dsub+0xcc>
 8001cd2:	e166      	b.n	8001fa2 <__aeabi_dsub+0x39a>
 8001cd4:	4650      	mov	r0, sl
 8001cd6:	f000 fba5 	bl	8002424 <__clzsi2>
 8001cda:	0003      	movs	r3, r0
 8001cdc:	3b08      	subs	r3, #8
 8001cde:	2220      	movs	r2, #32
 8001ce0:	0020      	movs	r0, r4
 8001ce2:	1ad2      	subs	r2, r2, r3
 8001ce4:	4651      	mov	r1, sl
 8001ce6:	40d0      	lsrs	r0, r2
 8001ce8:	4099      	lsls	r1, r3
 8001cea:	0002      	movs	r2, r0
 8001cec:	409c      	lsls	r4, r3
 8001cee:	430a      	orrs	r2, r1
 8001cf0:	429e      	cmp	r6, r3
 8001cf2:	dd00      	ble.n	8001cf6 <__aeabi_dsub+0xee>
 8001cf4:	e164      	b.n	8001fc0 <__aeabi_dsub+0x3b8>
 8001cf6:	1b9b      	subs	r3, r3, r6
 8001cf8:	1c59      	adds	r1, r3, #1
 8001cfa:	291f      	cmp	r1, #31
 8001cfc:	dd00      	ble.n	8001d00 <__aeabi_dsub+0xf8>
 8001cfe:	e0fe      	b.n	8001efe <__aeabi_dsub+0x2f6>
 8001d00:	2320      	movs	r3, #32
 8001d02:	0010      	movs	r0, r2
 8001d04:	0026      	movs	r6, r4
 8001d06:	1a5b      	subs	r3, r3, r1
 8001d08:	409c      	lsls	r4, r3
 8001d0a:	4098      	lsls	r0, r3
 8001d0c:	40ce      	lsrs	r6, r1
 8001d0e:	40ca      	lsrs	r2, r1
 8001d10:	1e63      	subs	r3, r4, #1
 8001d12:	419c      	sbcs	r4, r3
 8001d14:	4330      	orrs	r0, r6
 8001d16:	4692      	mov	sl, r2
 8001d18:	2600      	movs	r6, #0
 8001d1a:	4304      	orrs	r4, r0
 8001d1c:	0763      	lsls	r3, r4, #29
 8001d1e:	d009      	beq.n	8001d34 <__aeabi_dsub+0x12c>
 8001d20:	230f      	movs	r3, #15
 8001d22:	4023      	ands	r3, r4
 8001d24:	2b04      	cmp	r3, #4
 8001d26:	d005      	beq.n	8001d34 <__aeabi_dsub+0x12c>
 8001d28:	1d23      	adds	r3, r4, #4
 8001d2a:	42a3      	cmp	r3, r4
 8001d2c:	41a4      	sbcs	r4, r4
 8001d2e:	4264      	negs	r4, r4
 8001d30:	44a2      	add	sl, r4
 8001d32:	001c      	movs	r4, r3
 8001d34:	4653      	mov	r3, sl
 8001d36:	021b      	lsls	r3, r3, #8
 8001d38:	d400      	bmi.n	8001d3c <__aeabi_dsub+0x134>
 8001d3a:	e0f2      	b.n	8001f22 <__aeabi_dsub+0x31a>
 8001d3c:	4b8c      	ldr	r3, [pc, #560]	; (8001f70 <__aeabi_dsub+0x368>)
 8001d3e:	3601      	adds	r6, #1
 8001d40:	429e      	cmp	r6, r3
 8001d42:	d100      	bne.n	8001d46 <__aeabi_dsub+0x13e>
 8001d44:	e10f      	b.n	8001f66 <__aeabi_dsub+0x35e>
 8001d46:	4653      	mov	r3, sl
 8001d48:	498a      	ldr	r1, [pc, #552]	; (8001f74 <__aeabi_dsub+0x36c>)
 8001d4a:	08e4      	lsrs	r4, r4, #3
 8001d4c:	400b      	ands	r3, r1
 8001d4e:	0019      	movs	r1, r3
 8001d50:	075b      	lsls	r3, r3, #29
 8001d52:	4323      	orrs	r3, r4
 8001d54:	0572      	lsls	r2, r6, #21
 8001d56:	024c      	lsls	r4, r1, #9
 8001d58:	0b24      	lsrs	r4, r4, #12
 8001d5a:	0d52      	lsrs	r2, r2, #21
 8001d5c:	0512      	lsls	r2, r2, #20
 8001d5e:	4322      	orrs	r2, r4
 8001d60:	07ed      	lsls	r5, r5, #31
 8001d62:	432a      	orrs	r2, r5
 8001d64:	0018      	movs	r0, r3
 8001d66:	0011      	movs	r1, r2
 8001d68:	b003      	add	sp, #12
 8001d6a:	bcf0      	pop	{r4, r5, r6, r7}
 8001d6c:	46bb      	mov	fp, r7
 8001d6e:	46b2      	mov	sl, r6
 8001d70:	46a9      	mov	r9, r5
 8001d72:	46a0      	mov	r8, r4
 8001d74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d76:	1ab4      	subs	r4, r6, r2
 8001d78:	46a4      	mov	ip, r4
 8001d7a:	2c00      	cmp	r4, #0
 8001d7c:	dd59      	ble.n	8001e32 <__aeabi_dsub+0x22a>
 8001d7e:	2a00      	cmp	r2, #0
 8001d80:	d100      	bne.n	8001d84 <__aeabi_dsub+0x17c>
 8001d82:	e0b0      	b.n	8001ee6 <__aeabi_dsub+0x2de>
 8001d84:	4556      	cmp	r6, sl
 8001d86:	d100      	bne.n	8001d8a <__aeabi_dsub+0x182>
 8001d88:	e0fa      	b.n	8001f80 <__aeabi_dsub+0x378>
 8001d8a:	2280      	movs	r2, #128	; 0x80
 8001d8c:	0412      	lsls	r2, r2, #16
 8001d8e:	4317      	orrs	r7, r2
 8001d90:	4662      	mov	r2, ip
 8001d92:	2a38      	cmp	r2, #56	; 0x38
 8001d94:	dd00      	ble.n	8001d98 <__aeabi_dsub+0x190>
 8001d96:	e0d4      	b.n	8001f42 <__aeabi_dsub+0x33a>
 8001d98:	2a1f      	cmp	r2, #31
 8001d9a:	dc00      	bgt.n	8001d9e <__aeabi_dsub+0x196>
 8001d9c:	e1c0      	b.n	8002120 <__aeabi_dsub+0x518>
 8001d9e:	0039      	movs	r1, r7
 8001da0:	3a20      	subs	r2, #32
 8001da2:	40d1      	lsrs	r1, r2
 8001da4:	4662      	mov	r2, ip
 8001da6:	2a20      	cmp	r2, #32
 8001da8:	d006      	beq.n	8001db8 <__aeabi_dsub+0x1b0>
 8001daa:	4664      	mov	r4, ip
 8001dac:	2240      	movs	r2, #64	; 0x40
 8001dae:	1b12      	subs	r2, r2, r4
 8001db0:	003c      	movs	r4, r7
 8001db2:	4094      	lsls	r4, r2
 8001db4:	4304      	orrs	r4, r0
 8001db6:	9401      	str	r4, [sp, #4]
 8001db8:	9c01      	ldr	r4, [sp, #4]
 8001dba:	1e62      	subs	r2, r4, #1
 8001dbc:	4194      	sbcs	r4, r2
 8001dbe:	430c      	orrs	r4, r1
 8001dc0:	e0c3      	b.n	8001f4a <__aeabi_dsub+0x342>
 8001dc2:	003c      	movs	r4, r7
 8001dc4:	4304      	orrs	r4, r0
 8001dc6:	d02b      	beq.n	8001e20 <__aeabi_dsub+0x218>
 8001dc8:	468b      	mov	fp, r1
 8001dca:	428d      	cmp	r5, r1
 8001dcc:	d02e      	beq.n	8001e2c <__aeabi_dsub+0x224>
 8001dce:	4c6a      	ldr	r4, [pc, #424]	; (8001f78 <__aeabi_dsub+0x370>)
 8001dd0:	46a4      	mov	ip, r4
 8001dd2:	44b4      	add	ip, r6
 8001dd4:	4664      	mov	r4, ip
 8001dd6:	2c00      	cmp	r4, #0
 8001dd8:	d05f      	beq.n	8001e9a <__aeabi_dsub+0x292>
 8001dda:	1b94      	subs	r4, r2, r6
 8001ddc:	46a4      	mov	ip, r4
 8001dde:	2e00      	cmp	r6, #0
 8001de0:	d000      	beq.n	8001de4 <__aeabi_dsub+0x1dc>
 8001de2:	e120      	b.n	8002026 <__aeabi_dsub+0x41e>
 8001de4:	464c      	mov	r4, r9
 8001de6:	431c      	orrs	r4, r3
 8001de8:	d100      	bne.n	8001dec <__aeabi_dsub+0x1e4>
 8001dea:	e1c7      	b.n	800217c <__aeabi_dsub+0x574>
 8001dec:	4661      	mov	r1, ip
 8001dee:	1e4c      	subs	r4, r1, #1
 8001df0:	2901      	cmp	r1, #1
 8001df2:	d100      	bne.n	8001df6 <__aeabi_dsub+0x1ee>
 8001df4:	e223      	b.n	800223e <__aeabi_dsub+0x636>
 8001df6:	4d5e      	ldr	r5, [pc, #376]	; (8001f70 <__aeabi_dsub+0x368>)
 8001df8:	45ac      	cmp	ip, r5
 8001dfa:	d100      	bne.n	8001dfe <__aeabi_dsub+0x1f6>
 8001dfc:	e1d8      	b.n	80021b0 <__aeabi_dsub+0x5a8>
 8001dfe:	46a4      	mov	ip, r4
 8001e00:	e11a      	b.n	8002038 <__aeabi_dsub+0x430>
 8001e02:	003a      	movs	r2, r7
 8001e04:	4302      	orrs	r2, r0
 8001e06:	d100      	bne.n	8001e0a <__aeabi_dsub+0x202>
 8001e08:	e0e4      	b.n	8001fd4 <__aeabi_dsub+0x3cc>
 8001e0a:	0022      	movs	r2, r4
 8001e0c:	3a01      	subs	r2, #1
 8001e0e:	2c01      	cmp	r4, #1
 8001e10:	d100      	bne.n	8001e14 <__aeabi_dsub+0x20c>
 8001e12:	e1c3      	b.n	800219c <__aeabi_dsub+0x594>
 8001e14:	4956      	ldr	r1, [pc, #344]	; (8001f70 <__aeabi_dsub+0x368>)
 8001e16:	428c      	cmp	r4, r1
 8001e18:	d100      	bne.n	8001e1c <__aeabi_dsub+0x214>
 8001e1a:	e0b1      	b.n	8001f80 <__aeabi_dsub+0x378>
 8001e1c:	4694      	mov	ip, r2
 8001e1e:	e72b      	b.n	8001c78 <__aeabi_dsub+0x70>
 8001e20:	2401      	movs	r4, #1
 8001e22:	4061      	eors	r1, r4
 8001e24:	468b      	mov	fp, r1
 8001e26:	428d      	cmp	r5, r1
 8001e28:	d000      	beq.n	8001e2c <__aeabi_dsub+0x224>
 8001e2a:	e716      	b.n	8001c5a <__aeabi_dsub+0x52>
 8001e2c:	4952      	ldr	r1, [pc, #328]	; (8001f78 <__aeabi_dsub+0x370>)
 8001e2e:	468c      	mov	ip, r1
 8001e30:	44b4      	add	ip, r6
 8001e32:	4664      	mov	r4, ip
 8001e34:	2c00      	cmp	r4, #0
 8001e36:	d100      	bne.n	8001e3a <__aeabi_dsub+0x232>
 8001e38:	e0d3      	b.n	8001fe2 <__aeabi_dsub+0x3da>
 8001e3a:	1b91      	subs	r1, r2, r6
 8001e3c:	468c      	mov	ip, r1
 8001e3e:	2e00      	cmp	r6, #0
 8001e40:	d100      	bne.n	8001e44 <__aeabi_dsub+0x23c>
 8001e42:	e15e      	b.n	8002102 <__aeabi_dsub+0x4fa>
 8001e44:	494a      	ldr	r1, [pc, #296]	; (8001f70 <__aeabi_dsub+0x368>)
 8001e46:	428a      	cmp	r2, r1
 8001e48:	d100      	bne.n	8001e4c <__aeabi_dsub+0x244>
 8001e4a:	e1be      	b.n	80021ca <__aeabi_dsub+0x5c2>
 8001e4c:	2180      	movs	r1, #128	; 0x80
 8001e4e:	464c      	mov	r4, r9
 8001e50:	0409      	lsls	r1, r1, #16
 8001e52:	430c      	orrs	r4, r1
 8001e54:	46a1      	mov	r9, r4
 8001e56:	4661      	mov	r1, ip
 8001e58:	2938      	cmp	r1, #56	; 0x38
 8001e5a:	dd00      	ble.n	8001e5e <__aeabi_dsub+0x256>
 8001e5c:	e1ba      	b.n	80021d4 <__aeabi_dsub+0x5cc>
 8001e5e:	291f      	cmp	r1, #31
 8001e60:	dd00      	ble.n	8001e64 <__aeabi_dsub+0x25c>
 8001e62:	e227      	b.n	80022b4 <__aeabi_dsub+0x6ac>
 8001e64:	2420      	movs	r4, #32
 8001e66:	1a64      	subs	r4, r4, r1
 8001e68:	4649      	mov	r1, r9
 8001e6a:	40a1      	lsls	r1, r4
 8001e6c:	001e      	movs	r6, r3
 8001e6e:	4688      	mov	r8, r1
 8001e70:	4661      	mov	r1, ip
 8001e72:	40a3      	lsls	r3, r4
 8001e74:	40ce      	lsrs	r6, r1
 8001e76:	4641      	mov	r1, r8
 8001e78:	1e5c      	subs	r4, r3, #1
 8001e7a:	41a3      	sbcs	r3, r4
 8001e7c:	4331      	orrs	r1, r6
 8001e7e:	4319      	orrs	r1, r3
 8001e80:	000c      	movs	r4, r1
 8001e82:	4663      	mov	r3, ip
 8001e84:	4649      	mov	r1, r9
 8001e86:	40d9      	lsrs	r1, r3
 8001e88:	187f      	adds	r7, r7, r1
 8001e8a:	1824      	adds	r4, r4, r0
 8001e8c:	4284      	cmp	r4, r0
 8001e8e:	419b      	sbcs	r3, r3
 8001e90:	425b      	negs	r3, r3
 8001e92:	469a      	mov	sl, r3
 8001e94:	0016      	movs	r6, r2
 8001e96:	44ba      	add	sl, r7
 8001e98:	e05d      	b.n	8001f56 <__aeabi_dsub+0x34e>
 8001e9a:	4c38      	ldr	r4, [pc, #224]	; (8001f7c <__aeabi_dsub+0x374>)
 8001e9c:	1c72      	adds	r2, r6, #1
 8001e9e:	4222      	tst	r2, r4
 8001ea0:	d000      	beq.n	8001ea4 <__aeabi_dsub+0x29c>
 8001ea2:	e0df      	b.n	8002064 <__aeabi_dsub+0x45c>
 8001ea4:	464a      	mov	r2, r9
 8001ea6:	431a      	orrs	r2, r3
 8001ea8:	2e00      	cmp	r6, #0
 8001eaa:	d000      	beq.n	8001eae <__aeabi_dsub+0x2a6>
 8001eac:	e15c      	b.n	8002168 <__aeabi_dsub+0x560>
 8001eae:	2a00      	cmp	r2, #0
 8001eb0:	d100      	bne.n	8001eb4 <__aeabi_dsub+0x2ac>
 8001eb2:	e1cf      	b.n	8002254 <__aeabi_dsub+0x64c>
 8001eb4:	003a      	movs	r2, r7
 8001eb6:	4302      	orrs	r2, r0
 8001eb8:	d100      	bne.n	8001ebc <__aeabi_dsub+0x2b4>
 8001eba:	e17f      	b.n	80021bc <__aeabi_dsub+0x5b4>
 8001ebc:	1a1c      	subs	r4, r3, r0
 8001ebe:	464a      	mov	r2, r9
 8001ec0:	42a3      	cmp	r3, r4
 8001ec2:	4189      	sbcs	r1, r1
 8001ec4:	1bd2      	subs	r2, r2, r7
 8001ec6:	4249      	negs	r1, r1
 8001ec8:	1a52      	subs	r2, r2, r1
 8001eca:	4692      	mov	sl, r2
 8001ecc:	0212      	lsls	r2, r2, #8
 8001ece:	d400      	bmi.n	8001ed2 <__aeabi_dsub+0x2ca>
 8001ed0:	e20a      	b.n	80022e8 <__aeabi_dsub+0x6e0>
 8001ed2:	1ac4      	subs	r4, r0, r3
 8001ed4:	42a0      	cmp	r0, r4
 8001ed6:	4180      	sbcs	r0, r0
 8001ed8:	464b      	mov	r3, r9
 8001eda:	4240      	negs	r0, r0
 8001edc:	1aff      	subs	r7, r7, r3
 8001ede:	1a3b      	subs	r3, r7, r0
 8001ee0:	469a      	mov	sl, r3
 8001ee2:	465d      	mov	r5, fp
 8001ee4:	e71a      	b.n	8001d1c <__aeabi_dsub+0x114>
 8001ee6:	003a      	movs	r2, r7
 8001ee8:	4302      	orrs	r2, r0
 8001eea:	d073      	beq.n	8001fd4 <__aeabi_dsub+0x3cc>
 8001eec:	0022      	movs	r2, r4
 8001eee:	3a01      	subs	r2, #1
 8001ef0:	2c01      	cmp	r4, #1
 8001ef2:	d100      	bne.n	8001ef6 <__aeabi_dsub+0x2ee>
 8001ef4:	e0cb      	b.n	800208e <__aeabi_dsub+0x486>
 8001ef6:	4554      	cmp	r4, sl
 8001ef8:	d042      	beq.n	8001f80 <__aeabi_dsub+0x378>
 8001efa:	4694      	mov	ip, r2
 8001efc:	e748      	b.n	8001d90 <__aeabi_dsub+0x188>
 8001efe:	0010      	movs	r0, r2
 8001f00:	3b1f      	subs	r3, #31
 8001f02:	40d8      	lsrs	r0, r3
 8001f04:	2920      	cmp	r1, #32
 8001f06:	d003      	beq.n	8001f10 <__aeabi_dsub+0x308>
 8001f08:	2340      	movs	r3, #64	; 0x40
 8001f0a:	1a5b      	subs	r3, r3, r1
 8001f0c:	409a      	lsls	r2, r3
 8001f0e:	4314      	orrs	r4, r2
 8001f10:	1e63      	subs	r3, r4, #1
 8001f12:	419c      	sbcs	r4, r3
 8001f14:	2300      	movs	r3, #0
 8001f16:	2600      	movs	r6, #0
 8001f18:	469a      	mov	sl, r3
 8001f1a:	4304      	orrs	r4, r0
 8001f1c:	0763      	lsls	r3, r4, #29
 8001f1e:	d000      	beq.n	8001f22 <__aeabi_dsub+0x31a>
 8001f20:	e6fe      	b.n	8001d20 <__aeabi_dsub+0x118>
 8001f22:	4652      	mov	r2, sl
 8001f24:	08e3      	lsrs	r3, r4, #3
 8001f26:	0752      	lsls	r2, r2, #29
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	4652      	mov	r2, sl
 8001f2c:	46b4      	mov	ip, r6
 8001f2e:	08d2      	lsrs	r2, r2, #3
 8001f30:	490f      	ldr	r1, [pc, #60]	; (8001f70 <__aeabi_dsub+0x368>)
 8001f32:	458c      	cmp	ip, r1
 8001f34:	d02a      	beq.n	8001f8c <__aeabi_dsub+0x384>
 8001f36:	0312      	lsls	r2, r2, #12
 8001f38:	0b14      	lsrs	r4, r2, #12
 8001f3a:	4662      	mov	r2, ip
 8001f3c:	0552      	lsls	r2, r2, #21
 8001f3e:	0d52      	lsrs	r2, r2, #21
 8001f40:	e70c      	b.n	8001d5c <__aeabi_dsub+0x154>
 8001f42:	003c      	movs	r4, r7
 8001f44:	4304      	orrs	r4, r0
 8001f46:	1e62      	subs	r2, r4, #1
 8001f48:	4194      	sbcs	r4, r2
 8001f4a:	18e4      	adds	r4, r4, r3
 8001f4c:	429c      	cmp	r4, r3
 8001f4e:	4192      	sbcs	r2, r2
 8001f50:	4252      	negs	r2, r2
 8001f52:	444a      	add	r2, r9
 8001f54:	4692      	mov	sl, r2
 8001f56:	4653      	mov	r3, sl
 8001f58:	021b      	lsls	r3, r3, #8
 8001f5a:	d5df      	bpl.n	8001f1c <__aeabi_dsub+0x314>
 8001f5c:	4b04      	ldr	r3, [pc, #16]	; (8001f70 <__aeabi_dsub+0x368>)
 8001f5e:	3601      	adds	r6, #1
 8001f60:	429e      	cmp	r6, r3
 8001f62:	d000      	beq.n	8001f66 <__aeabi_dsub+0x35e>
 8001f64:	e0a0      	b.n	80020a8 <__aeabi_dsub+0x4a0>
 8001f66:	0032      	movs	r2, r6
 8001f68:	2400      	movs	r4, #0
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	e6f6      	b.n	8001d5c <__aeabi_dsub+0x154>
 8001f6e:	46c0      	nop			; (mov r8, r8)
 8001f70:	000007ff 	.word	0x000007ff
 8001f74:	ff7fffff 	.word	0xff7fffff
 8001f78:	fffff801 	.word	0xfffff801
 8001f7c:	000007fe 	.word	0x000007fe
 8001f80:	08db      	lsrs	r3, r3, #3
 8001f82:	464a      	mov	r2, r9
 8001f84:	0752      	lsls	r2, r2, #29
 8001f86:	4313      	orrs	r3, r2
 8001f88:	464a      	mov	r2, r9
 8001f8a:	08d2      	lsrs	r2, r2, #3
 8001f8c:	0019      	movs	r1, r3
 8001f8e:	4311      	orrs	r1, r2
 8001f90:	d100      	bne.n	8001f94 <__aeabi_dsub+0x38c>
 8001f92:	e1b5      	b.n	8002300 <__aeabi_dsub+0x6f8>
 8001f94:	2480      	movs	r4, #128	; 0x80
 8001f96:	0324      	lsls	r4, r4, #12
 8001f98:	4314      	orrs	r4, r2
 8001f9a:	0324      	lsls	r4, r4, #12
 8001f9c:	4ad5      	ldr	r2, [pc, #852]	; (80022f4 <__aeabi_dsub+0x6ec>)
 8001f9e:	0b24      	lsrs	r4, r4, #12
 8001fa0:	e6dc      	b.n	8001d5c <__aeabi_dsub+0x154>
 8001fa2:	0020      	movs	r0, r4
 8001fa4:	f000 fa3e 	bl	8002424 <__clzsi2>
 8001fa8:	0003      	movs	r3, r0
 8001faa:	3318      	adds	r3, #24
 8001fac:	2b1f      	cmp	r3, #31
 8001fae:	dc00      	bgt.n	8001fb2 <__aeabi_dsub+0x3aa>
 8001fb0:	e695      	b.n	8001cde <__aeabi_dsub+0xd6>
 8001fb2:	0022      	movs	r2, r4
 8001fb4:	3808      	subs	r0, #8
 8001fb6:	4082      	lsls	r2, r0
 8001fb8:	2400      	movs	r4, #0
 8001fba:	429e      	cmp	r6, r3
 8001fbc:	dc00      	bgt.n	8001fc0 <__aeabi_dsub+0x3b8>
 8001fbe:	e69a      	b.n	8001cf6 <__aeabi_dsub+0xee>
 8001fc0:	1af6      	subs	r6, r6, r3
 8001fc2:	4bcd      	ldr	r3, [pc, #820]	; (80022f8 <__aeabi_dsub+0x6f0>)
 8001fc4:	401a      	ands	r2, r3
 8001fc6:	4692      	mov	sl, r2
 8001fc8:	e6a8      	b.n	8001d1c <__aeabi_dsub+0x114>
 8001fca:	003c      	movs	r4, r7
 8001fcc:	4304      	orrs	r4, r0
 8001fce:	1e62      	subs	r2, r4, #1
 8001fd0:	4194      	sbcs	r4, r2
 8001fd2:	e66c      	b.n	8001cae <__aeabi_dsub+0xa6>
 8001fd4:	464a      	mov	r2, r9
 8001fd6:	08db      	lsrs	r3, r3, #3
 8001fd8:	0752      	lsls	r2, r2, #29
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	464a      	mov	r2, r9
 8001fde:	08d2      	lsrs	r2, r2, #3
 8001fe0:	e7a6      	b.n	8001f30 <__aeabi_dsub+0x328>
 8001fe2:	4cc6      	ldr	r4, [pc, #792]	; (80022fc <__aeabi_dsub+0x6f4>)
 8001fe4:	1c72      	adds	r2, r6, #1
 8001fe6:	4222      	tst	r2, r4
 8001fe8:	d000      	beq.n	8001fec <__aeabi_dsub+0x3e4>
 8001fea:	e0ac      	b.n	8002146 <__aeabi_dsub+0x53e>
 8001fec:	464a      	mov	r2, r9
 8001fee:	431a      	orrs	r2, r3
 8001ff0:	2e00      	cmp	r6, #0
 8001ff2:	d000      	beq.n	8001ff6 <__aeabi_dsub+0x3ee>
 8001ff4:	e105      	b.n	8002202 <__aeabi_dsub+0x5fa>
 8001ff6:	2a00      	cmp	r2, #0
 8001ff8:	d100      	bne.n	8001ffc <__aeabi_dsub+0x3f4>
 8001ffa:	e156      	b.n	80022aa <__aeabi_dsub+0x6a2>
 8001ffc:	003a      	movs	r2, r7
 8001ffe:	4302      	orrs	r2, r0
 8002000:	d100      	bne.n	8002004 <__aeabi_dsub+0x3fc>
 8002002:	e0db      	b.n	80021bc <__aeabi_dsub+0x5b4>
 8002004:	181c      	adds	r4, r3, r0
 8002006:	429c      	cmp	r4, r3
 8002008:	419b      	sbcs	r3, r3
 800200a:	444f      	add	r7, r9
 800200c:	46ba      	mov	sl, r7
 800200e:	425b      	negs	r3, r3
 8002010:	449a      	add	sl, r3
 8002012:	4653      	mov	r3, sl
 8002014:	021b      	lsls	r3, r3, #8
 8002016:	d400      	bmi.n	800201a <__aeabi_dsub+0x412>
 8002018:	e780      	b.n	8001f1c <__aeabi_dsub+0x314>
 800201a:	4652      	mov	r2, sl
 800201c:	4bb6      	ldr	r3, [pc, #728]	; (80022f8 <__aeabi_dsub+0x6f0>)
 800201e:	2601      	movs	r6, #1
 8002020:	401a      	ands	r2, r3
 8002022:	4692      	mov	sl, r2
 8002024:	e77a      	b.n	8001f1c <__aeabi_dsub+0x314>
 8002026:	4cb3      	ldr	r4, [pc, #716]	; (80022f4 <__aeabi_dsub+0x6ec>)
 8002028:	42a2      	cmp	r2, r4
 800202a:	d100      	bne.n	800202e <__aeabi_dsub+0x426>
 800202c:	e0c0      	b.n	80021b0 <__aeabi_dsub+0x5a8>
 800202e:	2480      	movs	r4, #128	; 0x80
 8002030:	464d      	mov	r5, r9
 8002032:	0424      	lsls	r4, r4, #16
 8002034:	4325      	orrs	r5, r4
 8002036:	46a9      	mov	r9, r5
 8002038:	4664      	mov	r4, ip
 800203a:	2c38      	cmp	r4, #56	; 0x38
 800203c:	dc53      	bgt.n	80020e6 <__aeabi_dsub+0x4de>
 800203e:	4661      	mov	r1, ip
 8002040:	2c1f      	cmp	r4, #31
 8002042:	dd00      	ble.n	8002046 <__aeabi_dsub+0x43e>
 8002044:	e0cd      	b.n	80021e2 <__aeabi_dsub+0x5da>
 8002046:	2520      	movs	r5, #32
 8002048:	001e      	movs	r6, r3
 800204a:	1b2d      	subs	r5, r5, r4
 800204c:	464c      	mov	r4, r9
 800204e:	40ab      	lsls	r3, r5
 8002050:	40ac      	lsls	r4, r5
 8002052:	40ce      	lsrs	r6, r1
 8002054:	1e5d      	subs	r5, r3, #1
 8002056:	41ab      	sbcs	r3, r5
 8002058:	4334      	orrs	r4, r6
 800205a:	4323      	orrs	r3, r4
 800205c:	464c      	mov	r4, r9
 800205e:	40cc      	lsrs	r4, r1
 8002060:	1b3f      	subs	r7, r7, r4
 8002062:	e045      	b.n	80020f0 <__aeabi_dsub+0x4e8>
 8002064:	464a      	mov	r2, r9
 8002066:	1a1c      	subs	r4, r3, r0
 8002068:	1bd1      	subs	r1, r2, r7
 800206a:	42a3      	cmp	r3, r4
 800206c:	4192      	sbcs	r2, r2
 800206e:	4252      	negs	r2, r2
 8002070:	4692      	mov	sl, r2
 8002072:	000a      	movs	r2, r1
 8002074:	4651      	mov	r1, sl
 8002076:	1a52      	subs	r2, r2, r1
 8002078:	4692      	mov	sl, r2
 800207a:	0212      	lsls	r2, r2, #8
 800207c:	d500      	bpl.n	8002080 <__aeabi_dsub+0x478>
 800207e:	e083      	b.n	8002188 <__aeabi_dsub+0x580>
 8002080:	4653      	mov	r3, sl
 8002082:	4323      	orrs	r3, r4
 8002084:	d000      	beq.n	8002088 <__aeabi_dsub+0x480>
 8002086:	e621      	b.n	8001ccc <__aeabi_dsub+0xc4>
 8002088:	2200      	movs	r2, #0
 800208a:	2500      	movs	r5, #0
 800208c:	e753      	b.n	8001f36 <__aeabi_dsub+0x32e>
 800208e:	181c      	adds	r4, r3, r0
 8002090:	429c      	cmp	r4, r3
 8002092:	419b      	sbcs	r3, r3
 8002094:	444f      	add	r7, r9
 8002096:	46ba      	mov	sl, r7
 8002098:	425b      	negs	r3, r3
 800209a:	449a      	add	sl, r3
 800209c:	4653      	mov	r3, sl
 800209e:	2601      	movs	r6, #1
 80020a0:	021b      	lsls	r3, r3, #8
 80020a2:	d400      	bmi.n	80020a6 <__aeabi_dsub+0x49e>
 80020a4:	e73a      	b.n	8001f1c <__aeabi_dsub+0x314>
 80020a6:	2602      	movs	r6, #2
 80020a8:	4652      	mov	r2, sl
 80020aa:	4b93      	ldr	r3, [pc, #588]	; (80022f8 <__aeabi_dsub+0x6f0>)
 80020ac:	2101      	movs	r1, #1
 80020ae:	401a      	ands	r2, r3
 80020b0:	0013      	movs	r3, r2
 80020b2:	4021      	ands	r1, r4
 80020b4:	0862      	lsrs	r2, r4, #1
 80020b6:	430a      	orrs	r2, r1
 80020b8:	07dc      	lsls	r4, r3, #31
 80020ba:	085b      	lsrs	r3, r3, #1
 80020bc:	469a      	mov	sl, r3
 80020be:	4314      	orrs	r4, r2
 80020c0:	e62c      	b.n	8001d1c <__aeabi_dsub+0x114>
 80020c2:	0039      	movs	r1, r7
 80020c4:	3a20      	subs	r2, #32
 80020c6:	40d1      	lsrs	r1, r2
 80020c8:	4662      	mov	r2, ip
 80020ca:	2a20      	cmp	r2, #32
 80020cc:	d006      	beq.n	80020dc <__aeabi_dsub+0x4d4>
 80020ce:	4664      	mov	r4, ip
 80020d0:	2240      	movs	r2, #64	; 0x40
 80020d2:	1b12      	subs	r2, r2, r4
 80020d4:	003c      	movs	r4, r7
 80020d6:	4094      	lsls	r4, r2
 80020d8:	4304      	orrs	r4, r0
 80020da:	9401      	str	r4, [sp, #4]
 80020dc:	9c01      	ldr	r4, [sp, #4]
 80020de:	1e62      	subs	r2, r4, #1
 80020e0:	4194      	sbcs	r4, r2
 80020e2:	430c      	orrs	r4, r1
 80020e4:	e5e3      	b.n	8001cae <__aeabi_dsub+0xa6>
 80020e6:	4649      	mov	r1, r9
 80020e8:	4319      	orrs	r1, r3
 80020ea:	000b      	movs	r3, r1
 80020ec:	1e5c      	subs	r4, r3, #1
 80020ee:	41a3      	sbcs	r3, r4
 80020f0:	1ac4      	subs	r4, r0, r3
 80020f2:	42a0      	cmp	r0, r4
 80020f4:	419b      	sbcs	r3, r3
 80020f6:	425b      	negs	r3, r3
 80020f8:	1afb      	subs	r3, r7, r3
 80020fa:	469a      	mov	sl, r3
 80020fc:	465d      	mov	r5, fp
 80020fe:	0016      	movs	r6, r2
 8002100:	e5dc      	b.n	8001cbc <__aeabi_dsub+0xb4>
 8002102:	4649      	mov	r1, r9
 8002104:	4319      	orrs	r1, r3
 8002106:	d100      	bne.n	800210a <__aeabi_dsub+0x502>
 8002108:	e0ae      	b.n	8002268 <__aeabi_dsub+0x660>
 800210a:	4661      	mov	r1, ip
 800210c:	4664      	mov	r4, ip
 800210e:	3901      	subs	r1, #1
 8002110:	2c01      	cmp	r4, #1
 8002112:	d100      	bne.n	8002116 <__aeabi_dsub+0x50e>
 8002114:	e0e0      	b.n	80022d8 <__aeabi_dsub+0x6d0>
 8002116:	4c77      	ldr	r4, [pc, #476]	; (80022f4 <__aeabi_dsub+0x6ec>)
 8002118:	45a4      	cmp	ip, r4
 800211a:	d056      	beq.n	80021ca <__aeabi_dsub+0x5c2>
 800211c:	468c      	mov	ip, r1
 800211e:	e69a      	b.n	8001e56 <__aeabi_dsub+0x24e>
 8002120:	4661      	mov	r1, ip
 8002122:	2220      	movs	r2, #32
 8002124:	003c      	movs	r4, r7
 8002126:	1a52      	subs	r2, r2, r1
 8002128:	4094      	lsls	r4, r2
 800212a:	0001      	movs	r1, r0
 800212c:	4090      	lsls	r0, r2
 800212e:	46a0      	mov	r8, r4
 8002130:	4664      	mov	r4, ip
 8002132:	1e42      	subs	r2, r0, #1
 8002134:	4190      	sbcs	r0, r2
 8002136:	4662      	mov	r2, ip
 8002138:	40e1      	lsrs	r1, r4
 800213a:	4644      	mov	r4, r8
 800213c:	40d7      	lsrs	r7, r2
 800213e:	430c      	orrs	r4, r1
 8002140:	4304      	orrs	r4, r0
 8002142:	44b9      	add	r9, r7
 8002144:	e701      	b.n	8001f4a <__aeabi_dsub+0x342>
 8002146:	496b      	ldr	r1, [pc, #428]	; (80022f4 <__aeabi_dsub+0x6ec>)
 8002148:	428a      	cmp	r2, r1
 800214a:	d100      	bne.n	800214e <__aeabi_dsub+0x546>
 800214c:	e70c      	b.n	8001f68 <__aeabi_dsub+0x360>
 800214e:	1818      	adds	r0, r3, r0
 8002150:	4298      	cmp	r0, r3
 8002152:	419b      	sbcs	r3, r3
 8002154:	444f      	add	r7, r9
 8002156:	425b      	negs	r3, r3
 8002158:	18fb      	adds	r3, r7, r3
 800215a:	07dc      	lsls	r4, r3, #31
 800215c:	0840      	lsrs	r0, r0, #1
 800215e:	085b      	lsrs	r3, r3, #1
 8002160:	469a      	mov	sl, r3
 8002162:	0016      	movs	r6, r2
 8002164:	4304      	orrs	r4, r0
 8002166:	e6d9      	b.n	8001f1c <__aeabi_dsub+0x314>
 8002168:	2a00      	cmp	r2, #0
 800216a:	d000      	beq.n	800216e <__aeabi_dsub+0x566>
 800216c:	e081      	b.n	8002272 <__aeabi_dsub+0x66a>
 800216e:	003b      	movs	r3, r7
 8002170:	4303      	orrs	r3, r0
 8002172:	d11d      	bne.n	80021b0 <__aeabi_dsub+0x5a8>
 8002174:	2280      	movs	r2, #128	; 0x80
 8002176:	2500      	movs	r5, #0
 8002178:	0312      	lsls	r2, r2, #12
 800217a:	e70b      	b.n	8001f94 <__aeabi_dsub+0x38c>
 800217c:	08c0      	lsrs	r0, r0, #3
 800217e:	077b      	lsls	r3, r7, #29
 8002180:	465d      	mov	r5, fp
 8002182:	4303      	orrs	r3, r0
 8002184:	08fa      	lsrs	r2, r7, #3
 8002186:	e6d3      	b.n	8001f30 <__aeabi_dsub+0x328>
 8002188:	1ac4      	subs	r4, r0, r3
 800218a:	42a0      	cmp	r0, r4
 800218c:	4180      	sbcs	r0, r0
 800218e:	464b      	mov	r3, r9
 8002190:	4240      	negs	r0, r0
 8002192:	1aff      	subs	r7, r7, r3
 8002194:	1a3b      	subs	r3, r7, r0
 8002196:	469a      	mov	sl, r3
 8002198:	465d      	mov	r5, fp
 800219a:	e597      	b.n	8001ccc <__aeabi_dsub+0xc4>
 800219c:	1a1c      	subs	r4, r3, r0
 800219e:	464a      	mov	r2, r9
 80021a0:	42a3      	cmp	r3, r4
 80021a2:	419b      	sbcs	r3, r3
 80021a4:	1bd7      	subs	r7, r2, r7
 80021a6:	425b      	negs	r3, r3
 80021a8:	1afb      	subs	r3, r7, r3
 80021aa:	469a      	mov	sl, r3
 80021ac:	2601      	movs	r6, #1
 80021ae:	e585      	b.n	8001cbc <__aeabi_dsub+0xb4>
 80021b0:	08c0      	lsrs	r0, r0, #3
 80021b2:	077b      	lsls	r3, r7, #29
 80021b4:	465d      	mov	r5, fp
 80021b6:	4303      	orrs	r3, r0
 80021b8:	08fa      	lsrs	r2, r7, #3
 80021ba:	e6e7      	b.n	8001f8c <__aeabi_dsub+0x384>
 80021bc:	464a      	mov	r2, r9
 80021be:	08db      	lsrs	r3, r3, #3
 80021c0:	0752      	lsls	r2, r2, #29
 80021c2:	4313      	orrs	r3, r2
 80021c4:	464a      	mov	r2, r9
 80021c6:	08d2      	lsrs	r2, r2, #3
 80021c8:	e6b5      	b.n	8001f36 <__aeabi_dsub+0x32e>
 80021ca:	08c0      	lsrs	r0, r0, #3
 80021cc:	077b      	lsls	r3, r7, #29
 80021ce:	4303      	orrs	r3, r0
 80021d0:	08fa      	lsrs	r2, r7, #3
 80021d2:	e6db      	b.n	8001f8c <__aeabi_dsub+0x384>
 80021d4:	4649      	mov	r1, r9
 80021d6:	4319      	orrs	r1, r3
 80021d8:	000b      	movs	r3, r1
 80021da:	1e59      	subs	r1, r3, #1
 80021dc:	418b      	sbcs	r3, r1
 80021de:	001c      	movs	r4, r3
 80021e0:	e653      	b.n	8001e8a <__aeabi_dsub+0x282>
 80021e2:	464d      	mov	r5, r9
 80021e4:	3c20      	subs	r4, #32
 80021e6:	40e5      	lsrs	r5, r4
 80021e8:	2920      	cmp	r1, #32
 80021ea:	d005      	beq.n	80021f8 <__aeabi_dsub+0x5f0>
 80021ec:	2440      	movs	r4, #64	; 0x40
 80021ee:	1a64      	subs	r4, r4, r1
 80021f0:	4649      	mov	r1, r9
 80021f2:	40a1      	lsls	r1, r4
 80021f4:	430b      	orrs	r3, r1
 80021f6:	4698      	mov	r8, r3
 80021f8:	4643      	mov	r3, r8
 80021fa:	1e5c      	subs	r4, r3, #1
 80021fc:	41a3      	sbcs	r3, r4
 80021fe:	432b      	orrs	r3, r5
 8002200:	e776      	b.n	80020f0 <__aeabi_dsub+0x4e8>
 8002202:	2a00      	cmp	r2, #0
 8002204:	d0e1      	beq.n	80021ca <__aeabi_dsub+0x5c2>
 8002206:	003a      	movs	r2, r7
 8002208:	08db      	lsrs	r3, r3, #3
 800220a:	4302      	orrs	r2, r0
 800220c:	d100      	bne.n	8002210 <__aeabi_dsub+0x608>
 800220e:	e6b8      	b.n	8001f82 <__aeabi_dsub+0x37a>
 8002210:	464a      	mov	r2, r9
 8002212:	0752      	lsls	r2, r2, #29
 8002214:	2480      	movs	r4, #128	; 0x80
 8002216:	4313      	orrs	r3, r2
 8002218:	464a      	mov	r2, r9
 800221a:	0324      	lsls	r4, r4, #12
 800221c:	08d2      	lsrs	r2, r2, #3
 800221e:	4222      	tst	r2, r4
 8002220:	d007      	beq.n	8002232 <__aeabi_dsub+0x62a>
 8002222:	08fe      	lsrs	r6, r7, #3
 8002224:	4226      	tst	r6, r4
 8002226:	d104      	bne.n	8002232 <__aeabi_dsub+0x62a>
 8002228:	465d      	mov	r5, fp
 800222a:	0032      	movs	r2, r6
 800222c:	08c3      	lsrs	r3, r0, #3
 800222e:	077f      	lsls	r7, r7, #29
 8002230:	433b      	orrs	r3, r7
 8002232:	0f59      	lsrs	r1, r3, #29
 8002234:	00db      	lsls	r3, r3, #3
 8002236:	0749      	lsls	r1, r1, #29
 8002238:	08db      	lsrs	r3, r3, #3
 800223a:	430b      	orrs	r3, r1
 800223c:	e6a6      	b.n	8001f8c <__aeabi_dsub+0x384>
 800223e:	1ac4      	subs	r4, r0, r3
 8002240:	42a0      	cmp	r0, r4
 8002242:	4180      	sbcs	r0, r0
 8002244:	464b      	mov	r3, r9
 8002246:	4240      	negs	r0, r0
 8002248:	1aff      	subs	r7, r7, r3
 800224a:	1a3b      	subs	r3, r7, r0
 800224c:	469a      	mov	sl, r3
 800224e:	465d      	mov	r5, fp
 8002250:	2601      	movs	r6, #1
 8002252:	e533      	b.n	8001cbc <__aeabi_dsub+0xb4>
 8002254:	003b      	movs	r3, r7
 8002256:	4303      	orrs	r3, r0
 8002258:	d100      	bne.n	800225c <__aeabi_dsub+0x654>
 800225a:	e715      	b.n	8002088 <__aeabi_dsub+0x480>
 800225c:	08c0      	lsrs	r0, r0, #3
 800225e:	077b      	lsls	r3, r7, #29
 8002260:	465d      	mov	r5, fp
 8002262:	4303      	orrs	r3, r0
 8002264:	08fa      	lsrs	r2, r7, #3
 8002266:	e666      	b.n	8001f36 <__aeabi_dsub+0x32e>
 8002268:	08c0      	lsrs	r0, r0, #3
 800226a:	077b      	lsls	r3, r7, #29
 800226c:	4303      	orrs	r3, r0
 800226e:	08fa      	lsrs	r2, r7, #3
 8002270:	e65e      	b.n	8001f30 <__aeabi_dsub+0x328>
 8002272:	003a      	movs	r2, r7
 8002274:	08db      	lsrs	r3, r3, #3
 8002276:	4302      	orrs	r2, r0
 8002278:	d100      	bne.n	800227c <__aeabi_dsub+0x674>
 800227a:	e682      	b.n	8001f82 <__aeabi_dsub+0x37a>
 800227c:	464a      	mov	r2, r9
 800227e:	0752      	lsls	r2, r2, #29
 8002280:	2480      	movs	r4, #128	; 0x80
 8002282:	4313      	orrs	r3, r2
 8002284:	464a      	mov	r2, r9
 8002286:	0324      	lsls	r4, r4, #12
 8002288:	08d2      	lsrs	r2, r2, #3
 800228a:	4222      	tst	r2, r4
 800228c:	d007      	beq.n	800229e <__aeabi_dsub+0x696>
 800228e:	08fe      	lsrs	r6, r7, #3
 8002290:	4226      	tst	r6, r4
 8002292:	d104      	bne.n	800229e <__aeabi_dsub+0x696>
 8002294:	465d      	mov	r5, fp
 8002296:	0032      	movs	r2, r6
 8002298:	08c3      	lsrs	r3, r0, #3
 800229a:	077f      	lsls	r7, r7, #29
 800229c:	433b      	orrs	r3, r7
 800229e:	0f59      	lsrs	r1, r3, #29
 80022a0:	00db      	lsls	r3, r3, #3
 80022a2:	08db      	lsrs	r3, r3, #3
 80022a4:	0749      	lsls	r1, r1, #29
 80022a6:	430b      	orrs	r3, r1
 80022a8:	e670      	b.n	8001f8c <__aeabi_dsub+0x384>
 80022aa:	08c0      	lsrs	r0, r0, #3
 80022ac:	077b      	lsls	r3, r7, #29
 80022ae:	4303      	orrs	r3, r0
 80022b0:	08fa      	lsrs	r2, r7, #3
 80022b2:	e640      	b.n	8001f36 <__aeabi_dsub+0x32e>
 80022b4:	464c      	mov	r4, r9
 80022b6:	3920      	subs	r1, #32
 80022b8:	40cc      	lsrs	r4, r1
 80022ba:	4661      	mov	r1, ip
 80022bc:	2920      	cmp	r1, #32
 80022be:	d006      	beq.n	80022ce <__aeabi_dsub+0x6c6>
 80022c0:	4666      	mov	r6, ip
 80022c2:	2140      	movs	r1, #64	; 0x40
 80022c4:	1b89      	subs	r1, r1, r6
 80022c6:	464e      	mov	r6, r9
 80022c8:	408e      	lsls	r6, r1
 80022ca:	4333      	orrs	r3, r6
 80022cc:	4698      	mov	r8, r3
 80022ce:	4643      	mov	r3, r8
 80022d0:	1e59      	subs	r1, r3, #1
 80022d2:	418b      	sbcs	r3, r1
 80022d4:	431c      	orrs	r4, r3
 80022d6:	e5d8      	b.n	8001e8a <__aeabi_dsub+0x282>
 80022d8:	181c      	adds	r4, r3, r0
 80022da:	4284      	cmp	r4, r0
 80022dc:	4180      	sbcs	r0, r0
 80022de:	444f      	add	r7, r9
 80022e0:	46ba      	mov	sl, r7
 80022e2:	4240      	negs	r0, r0
 80022e4:	4482      	add	sl, r0
 80022e6:	e6d9      	b.n	800209c <__aeabi_dsub+0x494>
 80022e8:	4653      	mov	r3, sl
 80022ea:	4323      	orrs	r3, r4
 80022ec:	d100      	bne.n	80022f0 <__aeabi_dsub+0x6e8>
 80022ee:	e6cb      	b.n	8002088 <__aeabi_dsub+0x480>
 80022f0:	e614      	b.n	8001f1c <__aeabi_dsub+0x314>
 80022f2:	46c0      	nop			; (mov r8, r8)
 80022f4:	000007ff 	.word	0x000007ff
 80022f8:	ff7fffff 	.word	0xff7fffff
 80022fc:	000007fe 	.word	0x000007fe
 8002300:	2300      	movs	r3, #0
 8002302:	4a01      	ldr	r2, [pc, #4]	; (8002308 <__aeabi_dsub+0x700>)
 8002304:	001c      	movs	r4, r3
 8002306:	e529      	b.n	8001d5c <__aeabi_dsub+0x154>
 8002308:	000007ff 	.word	0x000007ff

0800230c <__aeabi_d2iz>:
 800230c:	000a      	movs	r2, r1
 800230e:	b530      	push	{r4, r5, lr}
 8002310:	4c13      	ldr	r4, [pc, #76]	; (8002360 <__aeabi_d2iz+0x54>)
 8002312:	0053      	lsls	r3, r2, #1
 8002314:	0309      	lsls	r1, r1, #12
 8002316:	0005      	movs	r5, r0
 8002318:	0b09      	lsrs	r1, r1, #12
 800231a:	2000      	movs	r0, #0
 800231c:	0d5b      	lsrs	r3, r3, #21
 800231e:	0fd2      	lsrs	r2, r2, #31
 8002320:	42a3      	cmp	r3, r4
 8002322:	dd04      	ble.n	800232e <__aeabi_d2iz+0x22>
 8002324:	480f      	ldr	r0, [pc, #60]	; (8002364 <__aeabi_d2iz+0x58>)
 8002326:	4283      	cmp	r3, r0
 8002328:	dd02      	ble.n	8002330 <__aeabi_d2iz+0x24>
 800232a:	4b0f      	ldr	r3, [pc, #60]	; (8002368 <__aeabi_d2iz+0x5c>)
 800232c:	18d0      	adds	r0, r2, r3
 800232e:	bd30      	pop	{r4, r5, pc}
 8002330:	2080      	movs	r0, #128	; 0x80
 8002332:	0340      	lsls	r0, r0, #13
 8002334:	4301      	orrs	r1, r0
 8002336:	480d      	ldr	r0, [pc, #52]	; (800236c <__aeabi_d2iz+0x60>)
 8002338:	1ac0      	subs	r0, r0, r3
 800233a:	281f      	cmp	r0, #31
 800233c:	dd08      	ble.n	8002350 <__aeabi_d2iz+0x44>
 800233e:	480c      	ldr	r0, [pc, #48]	; (8002370 <__aeabi_d2iz+0x64>)
 8002340:	1ac3      	subs	r3, r0, r3
 8002342:	40d9      	lsrs	r1, r3
 8002344:	000b      	movs	r3, r1
 8002346:	4258      	negs	r0, r3
 8002348:	2a00      	cmp	r2, #0
 800234a:	d1f0      	bne.n	800232e <__aeabi_d2iz+0x22>
 800234c:	0018      	movs	r0, r3
 800234e:	e7ee      	b.n	800232e <__aeabi_d2iz+0x22>
 8002350:	4c08      	ldr	r4, [pc, #32]	; (8002374 <__aeabi_d2iz+0x68>)
 8002352:	40c5      	lsrs	r5, r0
 8002354:	46a4      	mov	ip, r4
 8002356:	4463      	add	r3, ip
 8002358:	4099      	lsls	r1, r3
 800235a:	000b      	movs	r3, r1
 800235c:	432b      	orrs	r3, r5
 800235e:	e7f2      	b.n	8002346 <__aeabi_d2iz+0x3a>
 8002360:	000003fe 	.word	0x000003fe
 8002364:	0000041d 	.word	0x0000041d
 8002368:	7fffffff 	.word	0x7fffffff
 800236c:	00000433 	.word	0x00000433
 8002370:	00000413 	.word	0x00000413
 8002374:	fffffbed 	.word	0xfffffbed

08002378 <__aeabi_i2d>:
 8002378:	b570      	push	{r4, r5, r6, lr}
 800237a:	2800      	cmp	r0, #0
 800237c:	d016      	beq.n	80023ac <__aeabi_i2d+0x34>
 800237e:	17c3      	asrs	r3, r0, #31
 8002380:	18c5      	adds	r5, r0, r3
 8002382:	405d      	eors	r5, r3
 8002384:	0fc4      	lsrs	r4, r0, #31
 8002386:	0028      	movs	r0, r5
 8002388:	f000 f84c 	bl	8002424 <__clzsi2>
 800238c:	4b11      	ldr	r3, [pc, #68]	; (80023d4 <__aeabi_i2d+0x5c>)
 800238e:	1a1b      	subs	r3, r3, r0
 8002390:	280a      	cmp	r0, #10
 8002392:	dc16      	bgt.n	80023c2 <__aeabi_i2d+0x4a>
 8002394:	0002      	movs	r2, r0
 8002396:	002e      	movs	r6, r5
 8002398:	3215      	adds	r2, #21
 800239a:	4096      	lsls	r6, r2
 800239c:	220b      	movs	r2, #11
 800239e:	1a12      	subs	r2, r2, r0
 80023a0:	40d5      	lsrs	r5, r2
 80023a2:	055b      	lsls	r3, r3, #21
 80023a4:	032d      	lsls	r5, r5, #12
 80023a6:	0b2d      	lsrs	r5, r5, #12
 80023a8:	0d5b      	lsrs	r3, r3, #21
 80023aa:	e003      	b.n	80023b4 <__aeabi_i2d+0x3c>
 80023ac:	2400      	movs	r4, #0
 80023ae:	2300      	movs	r3, #0
 80023b0:	2500      	movs	r5, #0
 80023b2:	2600      	movs	r6, #0
 80023b4:	051b      	lsls	r3, r3, #20
 80023b6:	432b      	orrs	r3, r5
 80023b8:	07e4      	lsls	r4, r4, #31
 80023ba:	4323      	orrs	r3, r4
 80023bc:	0030      	movs	r0, r6
 80023be:	0019      	movs	r1, r3
 80023c0:	bd70      	pop	{r4, r5, r6, pc}
 80023c2:	380b      	subs	r0, #11
 80023c4:	4085      	lsls	r5, r0
 80023c6:	055b      	lsls	r3, r3, #21
 80023c8:	032d      	lsls	r5, r5, #12
 80023ca:	2600      	movs	r6, #0
 80023cc:	0b2d      	lsrs	r5, r5, #12
 80023ce:	0d5b      	lsrs	r3, r3, #21
 80023d0:	e7f0      	b.n	80023b4 <__aeabi_i2d+0x3c>
 80023d2:	46c0      	nop			; (mov r8, r8)
 80023d4:	0000041e 	.word	0x0000041e

080023d8 <__aeabi_ui2d>:
 80023d8:	b510      	push	{r4, lr}
 80023da:	1e04      	subs	r4, r0, #0
 80023dc:	d010      	beq.n	8002400 <__aeabi_ui2d+0x28>
 80023de:	f000 f821 	bl	8002424 <__clzsi2>
 80023e2:	4b0f      	ldr	r3, [pc, #60]	; (8002420 <__aeabi_ui2d+0x48>)
 80023e4:	1a1b      	subs	r3, r3, r0
 80023e6:	280a      	cmp	r0, #10
 80023e8:	dc11      	bgt.n	800240e <__aeabi_ui2d+0x36>
 80023ea:	220b      	movs	r2, #11
 80023ec:	0021      	movs	r1, r4
 80023ee:	1a12      	subs	r2, r2, r0
 80023f0:	40d1      	lsrs	r1, r2
 80023f2:	3015      	adds	r0, #21
 80023f4:	030a      	lsls	r2, r1, #12
 80023f6:	055b      	lsls	r3, r3, #21
 80023f8:	4084      	lsls	r4, r0
 80023fa:	0b12      	lsrs	r2, r2, #12
 80023fc:	0d5b      	lsrs	r3, r3, #21
 80023fe:	e001      	b.n	8002404 <__aeabi_ui2d+0x2c>
 8002400:	2300      	movs	r3, #0
 8002402:	2200      	movs	r2, #0
 8002404:	051b      	lsls	r3, r3, #20
 8002406:	4313      	orrs	r3, r2
 8002408:	0020      	movs	r0, r4
 800240a:	0019      	movs	r1, r3
 800240c:	bd10      	pop	{r4, pc}
 800240e:	0022      	movs	r2, r4
 8002410:	380b      	subs	r0, #11
 8002412:	4082      	lsls	r2, r0
 8002414:	055b      	lsls	r3, r3, #21
 8002416:	0312      	lsls	r2, r2, #12
 8002418:	2400      	movs	r4, #0
 800241a:	0b12      	lsrs	r2, r2, #12
 800241c:	0d5b      	lsrs	r3, r3, #21
 800241e:	e7f1      	b.n	8002404 <__aeabi_ui2d+0x2c>
 8002420:	0000041e 	.word	0x0000041e

08002424 <__clzsi2>:
 8002424:	211c      	movs	r1, #28
 8002426:	2301      	movs	r3, #1
 8002428:	041b      	lsls	r3, r3, #16
 800242a:	4298      	cmp	r0, r3
 800242c:	d301      	bcc.n	8002432 <__clzsi2+0xe>
 800242e:	0c00      	lsrs	r0, r0, #16
 8002430:	3910      	subs	r1, #16
 8002432:	0a1b      	lsrs	r3, r3, #8
 8002434:	4298      	cmp	r0, r3
 8002436:	d301      	bcc.n	800243c <__clzsi2+0x18>
 8002438:	0a00      	lsrs	r0, r0, #8
 800243a:	3908      	subs	r1, #8
 800243c:	091b      	lsrs	r3, r3, #4
 800243e:	4298      	cmp	r0, r3
 8002440:	d301      	bcc.n	8002446 <__clzsi2+0x22>
 8002442:	0900      	lsrs	r0, r0, #4
 8002444:	3904      	subs	r1, #4
 8002446:	a202      	add	r2, pc, #8	; (adr r2, 8002450 <__clzsi2+0x2c>)
 8002448:	5c10      	ldrb	r0, [r2, r0]
 800244a:	1840      	adds	r0, r0, r1
 800244c:	4770      	bx	lr
 800244e:	46c0      	nop			; (mov r8, r8)
 8002450:	02020304 	.word	0x02020304
 8002454:	01010101 	.word	0x01010101
	...

08002460 <__clzdi2>:
 8002460:	b510      	push	{r4, lr}
 8002462:	2900      	cmp	r1, #0
 8002464:	d103      	bne.n	800246e <__clzdi2+0xe>
 8002466:	f7ff ffdd 	bl	8002424 <__clzsi2>
 800246a:	3020      	adds	r0, #32
 800246c:	e002      	b.n	8002474 <__clzdi2+0x14>
 800246e:	0008      	movs	r0, r1
 8002470:	f7ff ffd8 	bl	8002424 <__clzsi2>
 8002474:	bd10      	pop	{r4, pc}
 8002476:	46c0      	nop			; (mov r8, r8)

08002478 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
  {
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]

	const char * result = strchr(table, '_');
 8002480:	4b38      	ldr	r3, [pc, #224]	; (8002564 <HAL_UART_RxCpltCallback+0xec>)
 8002482:	215f      	movs	r1, #95	; 0x5f
 8002484:	0018      	movs	r0, r3
 8002486:	f008 fa5f 	bl	800a948 <strchr>
 800248a:	0003      	movs	r3, r0
 800248c:	613b      	str	r3, [r7, #16]

	if (result != NULL)
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d005      	beq.n	80024a0 <HAL_UART_RxCpltCallback+0x28>
	{
		table[result - table] = '\0';
 8002494:	693a      	ldr	r2, [r7, #16]
 8002496:	4b33      	ldr	r3, [pc, #204]	; (8002564 <HAL_UART_RxCpltCallback+0xec>)
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	4a32      	ldr	r2, [pc, #200]	; (8002564 <HAL_UART_RxCpltCallback+0xec>)
 800249c:	2100      	movs	r1, #0
 800249e:	54d1      	strb	r1, [r2, r3]
	}

	cJSON * obj = cJSON_Parse(table);
 80024a0:	4b30      	ldr	r3, [pc, #192]	; (8002564 <HAL_UART_RxCpltCallback+0xec>)
 80024a2:	0018      	movs	r0, r3
 80024a4:	f002 fa6e 	bl	8004984 <cJSON_Parse>
 80024a8:	0003      	movs	r3, r0
 80024aa:	60fb      	str	r3, [r7, #12]
	for(int i=0; i<18; i++)
 80024ac:	2300      	movs	r3, #0
 80024ae:	617b      	str	r3, [r7, #20]
 80024b0:	e010      	b.n	80024d4 <HAL_UART_RxCpltCallback+0x5c>
	{
		androidResults[i] = cJSON_GetObjectItemCaseSensitive(obj, androidQuestions[i]);
 80024b2:	4b2d      	ldr	r3, [pc, #180]	; (8002568 <HAL_UART_RxCpltCallback+0xf0>)
 80024b4:	697a      	ldr	r2, [r7, #20]
 80024b6:	0092      	lsls	r2, r2, #2
 80024b8:	58d2      	ldr	r2, [r2, r3]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	0011      	movs	r1, r2
 80024be:	0018      	movs	r0, r3
 80024c0:	f002 fd7d 	bl	8004fbe <cJSON_GetObjectItemCaseSensitive>
 80024c4:	0001      	movs	r1, r0
 80024c6:	4b29      	ldr	r3, [pc, #164]	; (800256c <HAL_UART_RxCpltCallback+0xf4>)
 80024c8:	697a      	ldr	r2, [r7, #20]
 80024ca:	0092      	lsls	r2, r2, #2
 80024cc:	50d1      	str	r1, [r2, r3]
	for(int i=0; i<18; i++)
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	3301      	adds	r3, #1
 80024d2:	617b      	str	r3, [r7, #20]
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	2b11      	cmp	r3, #17
 80024d8:	ddeb      	ble.n	80024b2 <HAL_UART_RxCpltCallback+0x3a>
	}
	if(cJSON_IsBool(androidResults[wifi]))
 80024da:	4b24      	ldr	r3, [pc, #144]	; (800256c <HAL_UART_RxCpltCallback+0xf4>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	0018      	movs	r0, r3
 80024e0:	f002 fd92 	bl	8005008 <cJSON_IsBool>
 80024e4:	1e03      	subs	r3, r0, #0
 80024e6:	d025      	beq.n	8002534 <HAL_UART_RxCpltCallback+0xbc>
	{
		if(cJSON_IsTrue(androidResults[wifi]))
 80024e8:	4b20      	ldr	r3, [pc, #128]	; (800256c <HAL_UART_RxCpltCallback+0xf4>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	0018      	movs	r0, r3
 80024ee:	f002 fd76 	bl	8004fde <cJSON_IsTrue>
 80024f2:	1e03      	subs	r3, r0, #0
 80024f4:	d004      	beq.n	8002500 <HAL_UART_RxCpltCallback+0x88>
		{
			printf("asdasd\n");
 80024f6:	4b1e      	ldr	r3, [pc, #120]	; (8002570 <HAL_UART_RxCpltCallback+0xf8>)
 80024f8:	0018      	movs	r0, r3
 80024fa:	f008 f921 	bl	800a740 <puts>
 80024fe:	e019      	b.n	8002534 <HAL_UART_RxCpltCallback+0xbc>
		}
		else
		{
			if (cJSON_IsNumber(androidResults[dateTimeHours]) && cJSON_IsNumber(androidResults[dateTimeMinutes]))
 8002500:	4b1a      	ldr	r3, [pc, #104]	; (800256c <HAL_UART_RxCpltCallback+0xf4>)
 8002502:	69db      	ldr	r3, [r3, #28]
 8002504:	0018      	movs	r0, r3
 8002506:	f002 fd93 	bl	8005030 <cJSON_IsNumber>
 800250a:	1e03      	subs	r3, r0, #0
 800250c:	d012      	beq.n	8002534 <HAL_UART_RxCpltCallback+0xbc>
 800250e:	4b17      	ldr	r3, [pc, #92]	; (800256c <HAL_UART_RxCpltCallback+0xf4>)
 8002510:	6a1b      	ldr	r3, [r3, #32]
 8002512:	0018      	movs	r0, r3
 8002514:	f002 fd8c 	bl	8005030 <cJSON_IsNumber>
 8002518:	1e03      	subs	r3, r0, #0
 800251a:	d00b      	beq.n	8002534 <HAL_UART_RxCpltCallback+0xbc>
			{
				Clocker_Set_Time(&ourClocker, androidResults[dateTimeHours]->valueint, androidResults[dateTimeMinutes]->valueint, 0);
 800251c:	4b13      	ldr	r3, [pc, #76]	; (800256c <HAL_UART_RxCpltCallback+0xf4>)
 800251e:	69db      	ldr	r3, [r3, #28]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	b2d9      	uxtb	r1, r3
 8002524:	4b11      	ldr	r3, [pc, #68]	; (800256c <HAL_UART_RxCpltCallback+0xf4>)
 8002526:	6a1b      	ldr	r3, [r3, #32]
 8002528:	695b      	ldr	r3, [r3, #20]
 800252a:	b2da      	uxtb	r2, r3
 800252c:	4811      	ldr	r0, [pc, #68]	; (8002574 <HAL_UART_RxCpltCallback+0xfc>)
 800252e:	2300      	movs	r3, #0
 8002530:	f000 ff26 	bl	8003380 <Clocker_Set_Time>
			}
		}
	}
	if(cJSON_IsNumber(androidResults[screenTime]))
 8002534:	4b0d      	ldr	r3, [pc, #52]	; (800256c <HAL_UART_RxCpltCallback+0xf4>)
 8002536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002538:	0018      	movs	r0, r3
 800253a:	f002 fd79 	bl	8005030 <cJSON_IsNumber>
 800253e:	1e03      	subs	r3, r0, #0
 8002540:	d005      	beq.n	800254e <HAL_UART_RxCpltCallback+0xd6>
	{
		ourClocker.screenTimeChanging = (uint8_t)androidResults[screenTime]->valueint;
 8002542:	4b0a      	ldr	r3, [pc, #40]	; (800256c <HAL_UART_RxCpltCallback+0xf4>)
 8002544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002546:	695b      	ldr	r3, [r3, #20]
 8002548:	b2da      	uxtb	r2, r3
 800254a:	4b0a      	ldr	r3, [pc, #40]	; (8002574 <HAL_UART_RxCpltCallback+0xfc>)
 800254c:	709a      	strb	r2, [r3, #2]





	HAL_UART_Receive_IT(&huart5, table, 500);
 800254e:	23fa      	movs	r3, #250	; 0xfa
 8002550:	005a      	lsls	r2, r3, #1
 8002552:	4904      	ldr	r1, [pc, #16]	; (8002564 <HAL_UART_RxCpltCallback+0xec>)
 8002554:	4b08      	ldr	r3, [pc, #32]	; (8002578 <HAL_UART_RxCpltCallback+0x100>)
 8002556:	0018      	movs	r0, r3
 8002558:	f005 fb0e 	bl	8007b78 <HAL_UART_Receive_IT>
  }
 800255c:	46c0      	nop			; (mov r8, r8)
 800255e:	46bd      	mov	sp, r7
 8002560:	b006      	add	sp, #24
 8002562:	bd80      	pop	{r7, pc}
 8002564:	2000048c 	.word	0x2000048c
 8002568:	20000000 	.word	0x20000000
 800256c:	200007d4 	.word	0x200007d4
 8002570:	0800c65c 	.word	0x0800c65c
 8002574:	20000680 	.word	0x20000680
 8002578:	20000400 	.word	0x20000400

0800257c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	#ifdef SEMIHOSTING_MODE
		initialise_monitor_handles();
 8002582:	f007 f817 	bl	80095b4 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002586:	f002 fd69 	bl	800505c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800258a:	f000 f873 	bl	8002674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800258e:	f000 fac1 	bl	8002b14 <MX_GPIO_Init>
  MX_TIM2_Init();
 8002592:	f000 f983 	bl	800289c <MX_TIM2_Init>
  MX_TIM3_Init();
 8002596:	f000 f9d7 	bl	8002948 <MX_TIM3_Init>
  MX_RTC_Init();
 800259a:	f000 f8d9 	bl	8002750 <MX_RTC_Init>
  MX_USART4_UART_Init();
 800259e:	f000 fa59 	bl	8002a54 <MX_USART4_UART_Init>
  MX_USART1_UART_Init();
 80025a2:	f000 fa27 	bl	80029f4 <MX_USART1_UART_Init>
  MX_USART5_UART_Init();
 80025a6:	f000 fa85 	bl	8002ab4 <MX_USART5_UART_Init>
  /* USER CODE BEGIN 2 */
  Clocker_Init(&ourClocker, &hrtc, &htim2, &htim3);
 80025aa:	4b28      	ldr	r3, [pc, #160]	; (800264c <main+0xd0>)
 80025ac:	4a28      	ldr	r2, [pc, #160]	; (8002650 <main+0xd4>)
 80025ae:	4929      	ldr	r1, [pc, #164]	; (8002654 <main+0xd8>)
 80025b0:	4829      	ldr	r0, [pc, #164]	; (8002658 <main+0xdc>)
 80025b2:	f000 fd7f 	bl	80030b4 <Clocker_Init>
  Clocker_Set_Time(&ourClocker, 12, 0, 0);
 80025b6:	4828      	ldr	r0, [pc, #160]	; (8002658 <main+0xdc>)
 80025b8:	2300      	movs	r3, #0
 80025ba:	2200      	movs	r2, #0
 80025bc:	210c      	movs	r1, #12
 80025be:	f000 fedf 	bl	8003380 <Clocker_Set_Time>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_IT(&huart5, table, 500);
 80025c2:	23fa      	movs	r3, #250	; 0xfa
 80025c4:	005a      	lsls	r2, r3, #1
 80025c6:	4925      	ldr	r1, [pc, #148]	; (800265c <main+0xe0>)
 80025c8:	4b25      	ldr	r3, [pc, #148]	; (8002660 <main+0xe4>)
 80025ca:	0018      	movs	r0, r3
 80025cc:	f005 fad4 	bl	8007b78 <HAL_UART_Receive_IT>
  uint8_t alarm = 0; //Tymczasowa warto
 80025d0:	1dfb      	adds	r3, r7, #7
 80025d2:	2200      	movs	r2, #0
 80025d4:	701a      	strb	r2, [r3, #0]
  while (1)
  {


	  if(timer_counter >= ourClocker.screenTimeChanging)
 80025d6:	4b20      	ldr	r3, [pc, #128]	; (8002658 <main+0xdc>)
 80025d8:	789a      	ldrb	r2, [r3, #2]
 80025da:	4b22      	ldr	r3, [pc, #136]	; (8002664 <main+0xe8>)
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d806      	bhi.n	80025f2 <main+0x76>
	  {
		  timer_counter = 0;
 80025e4:	4b1f      	ldr	r3, [pc, #124]	; (8002664 <main+0xe8>)
 80025e6:	2200      	movs	r2, #0
 80025e8:	701a      	strb	r2, [r3, #0]
		  Clocker_Change_Screen(&ourClocker);
 80025ea:	4b1b      	ldr	r3, [pc, #108]	; (8002658 <main+0xdc>)
 80025ec:	0018      	movs	r0, r3
 80025ee:	f000 ffde 	bl	80035ae <Clocker_Change_Screen>
	  }

	  // Ustawienie alarmu z poziomu aplikacji.
	  if(alarm == 1)
 80025f2:	1dfb      	adds	r3, r7, #7
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d108      	bne.n	800260c <main+0x90>
	  {
		  Clocker_Set_Alarm(&ourClocker, 22, 30); // Tymczasowodaem zmienne Godziny i Minuty, ale naley tam da czas ktry ustawilimy na apce.
 80025fa:	4b17      	ldr	r3, [pc, #92]	; (8002658 <main+0xdc>)
 80025fc:	221e      	movs	r2, #30
 80025fe:	2116      	movs	r1, #22
 8002600:	0018      	movs	r0, r3
 8002602:	f000 feff 	bl	8003404 <Clocker_Set_Alarm>
		  alarm = 0;
 8002606:	1dfb      	adds	r3, r7, #7
 8002608:	2200      	movs	r2, #0
 800260a:	701a      	strb	r2, [r3, #0]
	  }

	  // Flaga obsugi budzika, czyli odpala si muzyka i wycza RTC Alarm
	  if(budzik == 1)
 800260c:	4b16      	ldr	r3, [pc, #88]	; (8002668 <main+0xec>)
 800260e:	781b      	ldrb	r3, [r3, #0]
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b01      	cmp	r3, #1
 8002614:	d10b      	bne.n	800262e <main+0xb2>
	  {
		  DF_PlayFromStart(); //Zaczenie muzyki jak ju budzik odmierzy swj czas.
 8002616:	f001 f883 	bl	8003720 <DF_PlayFromStart>
		  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A); //Wyczenie budzika
 800261a:	2380      	movs	r3, #128	; 0x80
 800261c:	005a      	lsls	r2, r3, #1
 800261e:	4b0d      	ldr	r3, [pc, #52]	; (8002654 <main+0xd8>)
 8002620:	0011      	movs	r1, r2
 8002622:	0018      	movs	r0, r3
 8002624:	f004 fc2e 	bl	8006e84 <HAL_RTC_DeactivateAlarm>
		  budzik = 0;
 8002628:	4b0f      	ldr	r3, [pc, #60]	; (8002668 <main+0xec>)
 800262a:	2200      	movs	r2, #0
 800262c:	701a      	strb	r2, [r3, #0]
	  }
	  // Czas dziaania muzyki, timer robi przerwania co sekund wic uaktualnia flag alarm_counter co sekund i tak 60 razy czyli razem minut
	  if(alarm_counter >= 60)
 800262e:	4b0f      	ldr	r3, [pc, #60]	; (800266c <main+0xf0>)
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	b2db      	uxtb	r3, r3
 8002634:	2b3b      	cmp	r3, #59	; 0x3b
 8002636:	d9ce      	bls.n	80025d6 <main+0x5a>
	  {
		  DF_Pause();          // Tutaj w warunku damy HAL_Read_Pin w celu uycia przycisku jako wyczenie muzyki z alarmu.
 8002638:	f001 f89d 	bl	8003776 <DF_Pause>
		  alarm_counter = 0;
 800263c:	4b0b      	ldr	r3, [pc, #44]	; (800266c <main+0xf0>)
 800263e:	2200      	movs	r2, #0
 8002640:	701a      	strb	r2, [r3, #0]
		  budzik_music = 0;
 8002642:	4b0b      	ldr	r3, [pc, #44]	; (8002670 <main+0xf4>)
 8002644:	2200      	movs	r2, #0
 8002646:	701a      	strb	r2, [r3, #0]
	  if(timer_counter >= ourClocker.screenTimeChanging)
 8002648:	e7c5      	b.n	80025d6 <main+0x5a>
 800264a:	46c0      	nop			; (mov r8, r8)
 800264c:	200002b0 	.word	0x200002b0
 8002650:	20000270 	.word	0x20000270
 8002654:	2000024c 	.word	0x2000024c
 8002658:	20000680 	.word	0x20000680
 800265c:	2000048c 	.word	0x2000048c
 8002660:	20000400 	.word	0x20000400
 8002664:	20000489 	.word	0x20000489
 8002668:	20000488 	.word	0x20000488
 800266c:	2000048a 	.word	0x2000048a
 8002670:	2000048b 	.word	0x2000048b

08002674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002674:	b590      	push	{r4, r7, lr}
 8002676:	b09f      	sub	sp, #124	; 0x7c
 8002678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800267a:	2440      	movs	r4, #64	; 0x40
 800267c:	193b      	adds	r3, r7, r4
 800267e:	0018      	movs	r0, r3
 8002680:	2338      	movs	r3, #56	; 0x38
 8002682:	001a      	movs	r2, r3
 8002684:	2100      	movs	r1, #0
 8002686:	f008 f957 	bl	800a938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800268a:	232c      	movs	r3, #44	; 0x2c
 800268c:	18fb      	adds	r3, r7, r3
 800268e:	0018      	movs	r0, r3
 8002690:	2314      	movs	r3, #20
 8002692:	001a      	movs	r2, r3
 8002694:	2100      	movs	r1, #0
 8002696:	f008 f94f 	bl	800a938 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800269a:	1d3b      	adds	r3, r7, #4
 800269c:	0018      	movs	r0, r3
 800269e:	2328      	movs	r3, #40	; 0x28
 80026a0:	001a      	movs	r2, r3
 80026a2:	2100      	movs	r1, #0
 80026a4:	f008 f948 	bl	800a938 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80026a8:	4b27      	ldr	r3, [pc, #156]	; (8002748 <SystemClock_Config+0xd4>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a27      	ldr	r2, [pc, #156]	; (800274c <SystemClock_Config+0xd8>)
 80026ae:	401a      	ands	r2, r3
 80026b0:	4b25      	ldr	r3, [pc, #148]	; (8002748 <SystemClock_Config+0xd4>)
 80026b2:	2180      	movs	r1, #128	; 0x80
 80026b4:	0109      	lsls	r1, r1, #4
 80026b6:	430a      	orrs	r2, r1
 80026b8:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80026ba:	193b      	adds	r3, r7, r4
 80026bc:	2206      	movs	r2, #6
 80026be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80026c0:	193b      	adds	r3, r7, r4
 80026c2:	2280      	movs	r2, #128	; 0x80
 80026c4:	0052      	lsls	r2, r2, #1
 80026c6:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80026c8:	193b      	adds	r3, r7, r4
 80026ca:	2201      	movs	r2, #1
 80026cc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80026ce:	193b      	adds	r3, r7, r4
 80026d0:	2210      	movs	r2, #16
 80026d2:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80026d4:	193b      	adds	r3, r7, r4
 80026d6:	2200      	movs	r2, #0
 80026d8:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80026da:	193b      	adds	r3, r7, r4
 80026dc:	0018      	movs	r0, r3
 80026de:	f003 f86f 	bl	80057c0 <HAL_RCC_OscConfig>
 80026e2:	1e03      	subs	r3, r0, #0
 80026e4:	d001      	beq.n	80026ea <SystemClock_Config+0x76>
  {
    Error_Handler();
 80026e6:	f000 fb0b 	bl	8002d00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026ea:	212c      	movs	r1, #44	; 0x2c
 80026ec:	187b      	adds	r3, r7, r1
 80026ee:	220f      	movs	r2, #15
 80026f0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80026f2:	187b      	adds	r3, r7, r1
 80026f4:	2201      	movs	r2, #1
 80026f6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026f8:	187b      	adds	r3, r7, r1
 80026fa:	2200      	movs	r2, #0
 80026fc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026fe:	187b      	adds	r3, r7, r1
 8002700:	2200      	movs	r2, #0
 8002702:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002704:	187b      	adds	r3, r7, r1
 8002706:	2200      	movs	r2, #0
 8002708:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800270a:	187b      	adds	r3, r7, r1
 800270c:	2100      	movs	r1, #0
 800270e:	0018      	movs	r0, r3
 8002710:	f003 fc2a 	bl	8005f68 <HAL_RCC_ClockConfig>
 8002714:	1e03      	subs	r3, r0, #0
 8002716:	d001      	beq.n	800271c <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8002718:	f000 faf2 	bl	8002d00 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_RTC;
 800271c:	1d3b      	adds	r3, r7, #4
 800271e:	2221      	movs	r2, #33	; 0x21
 8002720:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002722:	1d3b      	adds	r3, r7, #4
 8002724:	2200      	movs	r2, #0
 8002726:	60da      	str	r2, [r3, #12]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002728:	1d3b      	adds	r3, r7, #4
 800272a:	2280      	movs	r2, #128	; 0x80
 800272c:	0252      	lsls	r2, r2, #9
 800272e:	605a      	str	r2, [r3, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002730:	1d3b      	adds	r3, r7, #4
 8002732:	0018      	movs	r0, r3
 8002734:	f003 fe3c 	bl	80063b0 <HAL_RCCEx_PeriphCLKConfig>
 8002738:	1e03      	subs	r3, r0, #0
 800273a:	d001      	beq.n	8002740 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800273c:	f000 fae0 	bl	8002d00 <Error_Handler>
  }
}
 8002740:	46c0      	nop			; (mov r8, r8)
 8002742:	46bd      	mov	sp, r7
 8002744:	b01f      	add	sp, #124	; 0x7c
 8002746:	bd90      	pop	{r4, r7, pc}
 8002748:	40007000 	.word	0x40007000
 800274c:	ffffe7ff 	.word	0xffffe7ff

08002750 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b090      	sub	sp, #64	; 0x40
 8002754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002756:	232c      	movs	r3, #44	; 0x2c
 8002758:	18fb      	adds	r3, r7, r3
 800275a:	0018      	movs	r0, r3
 800275c:	2314      	movs	r3, #20
 800275e:	001a      	movs	r2, r3
 8002760:	2100      	movs	r1, #0
 8002762:	f008 f8e9 	bl	800a938 <memset>
  RTC_DateTypeDef sDate = {0};
 8002766:	2328      	movs	r3, #40	; 0x28
 8002768:	18fb      	adds	r3, r7, r3
 800276a:	2200      	movs	r2, #0
 800276c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800276e:	003b      	movs	r3, r7
 8002770:	0018      	movs	r0, r3
 8002772:	2328      	movs	r3, #40	; 0x28
 8002774:	001a      	movs	r2, r3
 8002776:	2100      	movs	r1, #0
 8002778:	f008 f8de 	bl	800a938 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800277c:	4b44      	ldr	r3, [pc, #272]	; (8002890 <MX_RTC_Init+0x140>)
 800277e:	4a45      	ldr	r2, [pc, #276]	; (8002894 <MX_RTC_Init+0x144>)
 8002780:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002782:	4b43      	ldr	r3, [pc, #268]	; (8002890 <MX_RTC_Init+0x140>)
 8002784:	2200      	movs	r2, #0
 8002786:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002788:	4b41      	ldr	r3, [pc, #260]	; (8002890 <MX_RTC_Init+0x140>)
 800278a:	227f      	movs	r2, #127	; 0x7f
 800278c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800278e:	4b40      	ldr	r3, [pc, #256]	; (8002890 <MX_RTC_Init+0x140>)
 8002790:	22ff      	movs	r2, #255	; 0xff
 8002792:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002794:	4b3e      	ldr	r3, [pc, #248]	; (8002890 <MX_RTC_Init+0x140>)
 8002796:	2200      	movs	r2, #0
 8002798:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800279a:	4b3d      	ldr	r3, [pc, #244]	; (8002890 <MX_RTC_Init+0x140>)
 800279c:	2200      	movs	r2, #0
 800279e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80027a0:	4b3b      	ldr	r3, [pc, #236]	; (8002890 <MX_RTC_Init+0x140>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80027a6:	4b3a      	ldr	r3, [pc, #232]	; (8002890 <MX_RTC_Init+0x140>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80027ac:	4b38      	ldr	r3, [pc, #224]	; (8002890 <MX_RTC_Init+0x140>)
 80027ae:	0018      	movs	r0, r3
 80027b0:	f003 ff9c 	bl	80066ec <HAL_RTC_Init>
 80027b4:	1e03      	subs	r3, r0, #0
 80027b6:	d001      	beq.n	80027bc <MX_RTC_Init+0x6c>
  {
    Error_Handler();
 80027b8:	f000 faa2 	bl	8002d00 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80027bc:	212c      	movs	r1, #44	; 0x2c
 80027be:	187b      	adds	r3, r7, r1
 80027c0:	2200      	movs	r2, #0
 80027c2:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80027c4:	187b      	adds	r3, r7, r1
 80027c6:	2200      	movs	r2, #0
 80027c8:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80027ca:	187b      	adds	r3, r7, r1
 80027cc:	2200      	movs	r2, #0
 80027ce:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80027d0:	187b      	adds	r3, r7, r1
 80027d2:	2200      	movs	r2, #0
 80027d4:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80027d6:	187b      	adds	r3, r7, r1
 80027d8:	2200      	movs	r2, #0
 80027da:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80027dc:	1879      	adds	r1, r7, r1
 80027de:	4b2c      	ldr	r3, [pc, #176]	; (8002890 <MX_RTC_Init+0x140>)
 80027e0:	2201      	movs	r2, #1
 80027e2:	0018      	movs	r0, r3
 80027e4:	f004 f81e 	bl	8006824 <HAL_RTC_SetTime>
 80027e8:	1e03      	subs	r3, r0, #0
 80027ea:	d001      	beq.n	80027f0 <MX_RTC_Init+0xa0>
  {
    Error_Handler();
 80027ec:	f000 fa88 	bl	8002d00 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80027f0:	2128      	movs	r1, #40	; 0x28
 80027f2:	187b      	adds	r3, r7, r1
 80027f4:	2201      	movs	r2, #1
 80027f6:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80027f8:	187b      	adds	r3, r7, r1
 80027fa:	2201      	movs	r2, #1
 80027fc:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80027fe:	187b      	adds	r3, r7, r1
 8002800:	2201      	movs	r2, #1
 8002802:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8002804:	187b      	adds	r3, r7, r1
 8002806:	2200      	movs	r2, #0
 8002808:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800280a:	1879      	adds	r1, r7, r1
 800280c:	4b20      	ldr	r3, [pc, #128]	; (8002890 <MX_RTC_Init+0x140>)
 800280e:	2201      	movs	r2, #1
 8002810:	0018      	movs	r0, r3
 8002812:	f004 f90f 	bl	8006a34 <HAL_RTC_SetDate>
 8002816:	1e03      	subs	r3, r0, #0
 8002818:	d001      	beq.n	800281e <MX_RTC_Init+0xce>
  {
    Error_Handler();
 800281a:	f000 fa71 	bl	8002d00 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800281e:	003b      	movs	r3, r7
 8002820:	2200      	movs	r2, #0
 8002822:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8002824:	003b      	movs	r3, r7
 8002826:	2200      	movs	r2, #0
 8002828:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 800282a:	003b      	movs	r3, r7
 800282c:	2200      	movs	r2, #0
 800282e:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002830:	003b      	movs	r3, r7
 8002832:	2200      	movs	r2, #0
 8002834:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002836:	003b      	movs	r3, r7
 8002838:	2200      	movs	r2, #0
 800283a:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800283c:	003b      	movs	r3, r7
 800283e:	2200      	movs	r2, #0
 8002840:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_SECONDS;
 8002842:	003b      	movs	r3, r7
 8002844:	4a14      	ldr	r2, [pc, #80]	; (8002898 <MX_RTC_Init+0x148>)
 8002846:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8002848:	003b      	movs	r3, r7
 800284a:	2200      	movs	r2, #0
 800284c:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800284e:	003b      	movs	r3, r7
 8002850:	2200      	movs	r2, #0
 8002852:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8002854:	003b      	movs	r3, r7
 8002856:	2220      	movs	r2, #32
 8002858:	2101      	movs	r1, #1
 800285a:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800285c:	003b      	movs	r3, r7
 800285e:	2280      	movs	r2, #128	; 0x80
 8002860:	0052      	lsls	r2, r2, #1
 8002862:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002864:	0039      	movs	r1, r7
 8002866:	4b0a      	ldr	r3, [pc, #40]	; (8002890 <MX_RTC_Init+0x140>)
 8002868:	2201      	movs	r2, #1
 800286a:	0018      	movs	r0, r3
 800286c:	f004 f9c6 	bl	8006bfc <HAL_RTC_SetAlarm>
 8002870:	1e03      	subs	r3, r0, #0
 8002872:	d001      	beq.n	8002878 <MX_RTC_Init+0x128>
  {
    Error_Handler();
 8002874:	f000 fa44 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002878:	2380      	movs	r3, #128	; 0x80
 800287a:	005a      	lsls	r2, r3, #1
 800287c:	4b04      	ldr	r3, [pc, #16]	; (8002890 <MX_RTC_Init+0x140>)
 800287e:	0011      	movs	r1, r2
 8002880:	0018      	movs	r0, r3
 8002882:	f004 faff 	bl	8006e84 <HAL_RTC_DeactivateAlarm>
  /* USER CODE END RTC_Init 2 */

}
 8002886:	46c0      	nop			; (mov r8, r8)
 8002888:	46bd      	mov	sp, r7
 800288a:	b010      	add	sp, #64	; 0x40
 800288c:	bd80      	pop	{r7, pc}
 800288e:	46c0      	nop			; (mov r8, r8)
 8002890:	2000024c 	.word	0x2000024c
 8002894:	40002800 	.word	0x40002800
 8002898:	80000080 	.word	0x80000080

0800289c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b086      	sub	sp, #24
 80028a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80028a2:	2308      	movs	r3, #8
 80028a4:	18fb      	adds	r3, r7, r3
 80028a6:	0018      	movs	r0, r3
 80028a8:	2310      	movs	r3, #16
 80028aa:	001a      	movs	r2, r3
 80028ac:	2100      	movs	r1, #0
 80028ae:	f008 f843 	bl	800a938 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80028b2:	003b      	movs	r3, r7
 80028b4:	0018      	movs	r0, r3
 80028b6:	2308      	movs	r3, #8
 80028b8:	001a      	movs	r2, r3
 80028ba:	2100      	movs	r1, #0
 80028bc:	f008 f83c 	bl	800a938 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80028c0:	4b1f      	ldr	r3, [pc, #124]	; (8002940 <MX_TIM2_Init+0xa4>)
 80028c2:	2280      	movs	r2, #128	; 0x80
 80028c4:	05d2      	lsls	r2, r2, #23
 80028c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000-1;
 80028c8:	4b1d      	ldr	r3, [pc, #116]	; (8002940 <MX_TIM2_Init+0xa4>)
 80028ca:	4a1e      	ldr	r2, [pc, #120]	; (8002944 <MX_TIM2_Init+0xa8>)
 80028cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028ce:	4b1c      	ldr	r3, [pc, #112]	; (8002940 <MX_TIM2_Init+0xa4>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000;
 80028d4:	4b1a      	ldr	r3, [pc, #104]	; (8002940 <MX_TIM2_Init+0xa4>)
 80028d6:	22fa      	movs	r2, #250	; 0xfa
 80028d8:	0092      	lsls	r2, r2, #2
 80028da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028dc:	4b18      	ldr	r3, [pc, #96]	; (8002940 <MX_TIM2_Init+0xa4>)
 80028de:	2200      	movs	r2, #0
 80028e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80028e2:	4b17      	ldr	r3, [pc, #92]	; (8002940 <MX_TIM2_Init+0xa4>)
 80028e4:	2280      	movs	r2, #128	; 0x80
 80028e6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80028e8:	4b15      	ldr	r3, [pc, #84]	; (8002940 <MX_TIM2_Init+0xa4>)
 80028ea:	0018      	movs	r0, r3
 80028ec:	f004 fc42 	bl	8007174 <HAL_TIM_Base_Init>
 80028f0:	1e03      	subs	r3, r0, #0
 80028f2:	d001      	beq.n	80028f8 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80028f4:	f000 fa04 	bl	8002d00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028f8:	2108      	movs	r1, #8
 80028fa:	187b      	adds	r3, r7, r1
 80028fc:	2280      	movs	r2, #128	; 0x80
 80028fe:	0152      	lsls	r2, r2, #5
 8002900:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002902:	187a      	adds	r2, r7, r1
 8002904:	4b0e      	ldr	r3, [pc, #56]	; (8002940 <MX_TIM2_Init+0xa4>)
 8002906:	0011      	movs	r1, r2
 8002908:	0018      	movs	r0, r3
 800290a:	f004 fdf7 	bl	80074fc <HAL_TIM_ConfigClockSource>
 800290e:	1e03      	subs	r3, r0, #0
 8002910:	d001      	beq.n	8002916 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002912:	f000 f9f5 	bl	8002d00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002916:	003b      	movs	r3, r7
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800291c:	003b      	movs	r3, r7
 800291e:	2200      	movs	r2, #0
 8002920:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002922:	003a      	movs	r2, r7
 8002924:	4b06      	ldr	r3, [pc, #24]	; (8002940 <MX_TIM2_Init+0xa4>)
 8002926:	0011      	movs	r1, r2
 8002928:	0018      	movs	r0, r3
 800292a:	f004 ffd3 	bl	80078d4 <HAL_TIMEx_MasterConfigSynchronization>
 800292e:	1e03      	subs	r3, r0, #0
 8002930:	d001      	beq.n	8002936 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002932:	f000 f9e5 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002936:	46c0      	nop			; (mov r8, r8)
 8002938:	46bd      	mov	sp, r7
 800293a:	b006      	add	sp, #24
 800293c:	bd80      	pop	{r7, pc}
 800293e:	46c0      	nop			; (mov r8, r8)
 8002940:	20000270 	.word	0x20000270
 8002944:	00007cff 	.word	0x00007cff

08002948 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b086      	sub	sp, #24
 800294c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800294e:	2308      	movs	r3, #8
 8002950:	18fb      	adds	r3, r7, r3
 8002952:	0018      	movs	r0, r3
 8002954:	2310      	movs	r3, #16
 8002956:	001a      	movs	r2, r3
 8002958:	2100      	movs	r1, #0
 800295a:	f007 ffed 	bl	800a938 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800295e:	003b      	movs	r3, r7
 8002960:	0018      	movs	r0, r3
 8002962:	2308      	movs	r3, #8
 8002964:	001a      	movs	r2, r3
 8002966:	2100      	movs	r1, #0
 8002968:	f007 ffe6 	bl	800a938 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800296c:	4b1e      	ldr	r3, [pc, #120]	; (80029e8 <MX_TIM3_Init+0xa0>)
 800296e:	4a1f      	ldr	r2, [pc, #124]	; (80029ec <MX_TIM3_Init+0xa4>)
 8002970:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 32-1;
 8002972:	4b1d      	ldr	r3, [pc, #116]	; (80029e8 <MX_TIM3_Init+0xa0>)
 8002974:	221f      	movs	r2, #31
 8002976:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002978:	4b1b      	ldr	r3, [pc, #108]	; (80029e8 <MX_TIM3_Init+0xa0>)
 800297a:	2200      	movs	r2, #0
 800297c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff-1;
 800297e:	4b1a      	ldr	r3, [pc, #104]	; (80029e8 <MX_TIM3_Init+0xa0>)
 8002980:	4a1b      	ldr	r2, [pc, #108]	; (80029f0 <MX_TIM3_Init+0xa8>)
 8002982:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002984:	4b18      	ldr	r3, [pc, #96]	; (80029e8 <MX_TIM3_Init+0xa0>)
 8002986:	2200      	movs	r2, #0
 8002988:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800298a:	4b17      	ldr	r3, [pc, #92]	; (80029e8 <MX_TIM3_Init+0xa0>)
 800298c:	2200      	movs	r2, #0
 800298e:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002990:	4b15      	ldr	r3, [pc, #84]	; (80029e8 <MX_TIM3_Init+0xa0>)
 8002992:	0018      	movs	r0, r3
 8002994:	f004 fbee 	bl	8007174 <HAL_TIM_Base_Init>
 8002998:	1e03      	subs	r3, r0, #0
 800299a:	d001      	beq.n	80029a0 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800299c:	f000 f9b0 	bl	8002d00 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029a0:	2108      	movs	r1, #8
 80029a2:	187b      	adds	r3, r7, r1
 80029a4:	2280      	movs	r2, #128	; 0x80
 80029a6:	0152      	lsls	r2, r2, #5
 80029a8:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80029aa:	187a      	adds	r2, r7, r1
 80029ac:	4b0e      	ldr	r3, [pc, #56]	; (80029e8 <MX_TIM3_Init+0xa0>)
 80029ae:	0011      	movs	r1, r2
 80029b0:	0018      	movs	r0, r3
 80029b2:	f004 fda3 	bl	80074fc <HAL_TIM_ConfigClockSource>
 80029b6:	1e03      	subs	r3, r0, #0
 80029b8:	d001      	beq.n	80029be <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80029ba:	f000 f9a1 	bl	8002d00 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029be:	003b      	movs	r3, r7
 80029c0:	2200      	movs	r2, #0
 80029c2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029c4:	003b      	movs	r3, r7
 80029c6:	2200      	movs	r2, #0
 80029c8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80029ca:	003a      	movs	r2, r7
 80029cc:	4b06      	ldr	r3, [pc, #24]	; (80029e8 <MX_TIM3_Init+0xa0>)
 80029ce:	0011      	movs	r1, r2
 80029d0:	0018      	movs	r0, r3
 80029d2:	f004 ff7f 	bl	80078d4 <HAL_TIMEx_MasterConfigSynchronization>
 80029d6:	1e03      	subs	r3, r0, #0
 80029d8:	d001      	beq.n	80029de <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80029da:	f000 f991 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80029de:	46c0      	nop			; (mov r8, r8)
 80029e0:	46bd      	mov	sp, r7
 80029e2:	b006      	add	sp, #24
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	46c0      	nop			; (mov r8, r8)
 80029e8:	200002b0 	.word	0x200002b0
 80029ec:	40000400 	.word	0x40000400
 80029f0:	0000fffe 	.word	0x0000fffe

080029f4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80029f8:	4b14      	ldr	r3, [pc, #80]	; (8002a4c <MX_USART1_UART_Init+0x58>)
 80029fa:	4a15      	ldr	r2, [pc, #84]	; (8002a50 <MX_USART1_UART_Init+0x5c>)
 80029fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80029fe:	4b13      	ldr	r3, [pc, #76]	; (8002a4c <MX_USART1_UART_Init+0x58>)
 8002a00:	22e1      	movs	r2, #225	; 0xe1
 8002a02:	0252      	lsls	r2, r2, #9
 8002a04:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a06:	4b11      	ldr	r3, [pc, #68]	; (8002a4c <MX_USART1_UART_Init+0x58>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a0c:	4b0f      	ldr	r3, [pc, #60]	; (8002a4c <MX_USART1_UART_Init+0x58>)
 8002a0e:	2200      	movs	r2, #0
 8002a10:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a12:	4b0e      	ldr	r3, [pc, #56]	; (8002a4c <MX_USART1_UART_Init+0x58>)
 8002a14:	2200      	movs	r2, #0
 8002a16:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002a18:	4b0c      	ldr	r3, [pc, #48]	; (8002a4c <MX_USART1_UART_Init+0x58>)
 8002a1a:	220c      	movs	r2, #12
 8002a1c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a1e:	4b0b      	ldr	r3, [pc, #44]	; (8002a4c <MX_USART1_UART_Init+0x58>)
 8002a20:	2200      	movs	r2, #0
 8002a22:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a24:	4b09      	ldr	r3, [pc, #36]	; (8002a4c <MX_USART1_UART_Init+0x58>)
 8002a26:	2200      	movs	r2, #0
 8002a28:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a2a:	4b08      	ldr	r3, [pc, #32]	; (8002a4c <MX_USART1_UART_Init+0x58>)
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a30:	4b06      	ldr	r3, [pc, #24]	; (8002a4c <MX_USART1_UART_Init+0x58>)
 8002a32:	2200      	movs	r2, #0
 8002a34:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002a36:	4b05      	ldr	r3, [pc, #20]	; (8002a4c <MX_USART1_UART_Init+0x58>)
 8002a38:	0018      	movs	r0, r3
 8002a3a:	f004 ffa9 	bl	8007990 <HAL_UART_Init>
 8002a3e:	1e03      	subs	r3, r0, #0
 8002a40:	d001      	beq.n	8002a46 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002a42:	f000 f95d 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002a46:	46c0      	nop			; (mov r8, r8)
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	200002f0 	.word	0x200002f0
 8002a50:	40013800 	.word	0x40013800

08002a54 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8002a58:	4b14      	ldr	r3, [pc, #80]	; (8002aac <MX_USART4_UART_Init+0x58>)
 8002a5a:	4a15      	ldr	r2, [pc, #84]	; (8002ab0 <MX_USART4_UART_Init+0x5c>)
 8002a5c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8002a5e:	4b13      	ldr	r3, [pc, #76]	; (8002aac <MX_USART4_UART_Init+0x58>)
 8002a60:	2296      	movs	r2, #150	; 0x96
 8002a62:	0192      	lsls	r2, r2, #6
 8002a64:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002a66:	4b11      	ldr	r3, [pc, #68]	; (8002aac <MX_USART4_UART_Init+0x58>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002a6c:	4b0f      	ldr	r3, [pc, #60]	; (8002aac <MX_USART4_UART_Init+0x58>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002a72:	4b0e      	ldr	r3, [pc, #56]	; (8002aac <MX_USART4_UART_Init+0x58>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002a78:	4b0c      	ldr	r3, [pc, #48]	; (8002aac <MX_USART4_UART_Init+0x58>)
 8002a7a:	220c      	movs	r2, #12
 8002a7c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a7e:	4b0b      	ldr	r3, [pc, #44]	; (8002aac <MX_USART4_UART_Init+0x58>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a84:	4b09      	ldr	r3, [pc, #36]	; (8002aac <MX_USART4_UART_Init+0x58>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a8a:	4b08      	ldr	r3, [pc, #32]	; (8002aac <MX_USART4_UART_Init+0x58>)
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a90:	4b06      	ldr	r3, [pc, #24]	; (8002aac <MX_USART4_UART_Init+0x58>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002a96:	4b05      	ldr	r3, [pc, #20]	; (8002aac <MX_USART4_UART_Init+0x58>)
 8002a98:	0018      	movs	r0, r3
 8002a9a:	f004 ff79 	bl	8007990 <HAL_UART_Init>
 8002a9e:	1e03      	subs	r3, r0, #0
 8002aa0:	d001      	beq.n	8002aa6 <MX_USART4_UART_Init+0x52>
  {
    Error_Handler();
 8002aa2:	f000 f92d 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8002aa6:	46c0      	nop			; (mov r8, r8)
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	20000378 	.word	0x20000378
 8002ab0:	40004c00 	.word	0x40004c00

08002ab4 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 8002ab8:	4b14      	ldr	r3, [pc, #80]	; (8002b0c <MX_USART5_UART_Init+0x58>)
 8002aba:	4a15      	ldr	r2, [pc, #84]	; (8002b10 <MX_USART5_UART_Init+0x5c>)
 8002abc:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8002abe:	4b13      	ldr	r3, [pc, #76]	; (8002b0c <MX_USART5_UART_Init+0x58>)
 8002ac0:	2296      	movs	r2, #150	; 0x96
 8002ac2:	0192      	lsls	r2, r2, #6
 8002ac4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8002ac6:	4b11      	ldr	r3, [pc, #68]	; (8002b0c <MX_USART5_UART_Init+0x58>)
 8002ac8:	2200      	movs	r2, #0
 8002aca:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002acc:	4b0f      	ldr	r3, [pc, #60]	; (8002b0c <MX_USART5_UART_Init+0x58>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002ad2:	4b0e      	ldr	r3, [pc, #56]	; (8002b0c <MX_USART5_UART_Init+0x58>)
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8002ad8:	4b0c      	ldr	r3, [pc, #48]	; (8002b0c <MX_USART5_UART_Init+0x58>)
 8002ada:	220c      	movs	r2, #12
 8002adc:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002ade:	4b0b      	ldr	r3, [pc, #44]	; (8002b0c <MX_USART5_UART_Init+0x58>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ae4:	4b09      	ldr	r3, [pc, #36]	; (8002b0c <MX_USART5_UART_Init+0x58>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002aea:	4b08      	ldr	r3, [pc, #32]	; (8002b0c <MX_USART5_UART_Init+0x58>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002af0:	4b06      	ldr	r3, [pc, #24]	; (8002b0c <MX_USART5_UART_Init+0x58>)
 8002af2:	2200      	movs	r2, #0
 8002af4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002af6:	4b05      	ldr	r3, [pc, #20]	; (8002b0c <MX_USART5_UART_Init+0x58>)
 8002af8:	0018      	movs	r0, r3
 8002afa:	f004 ff49 	bl	8007990 <HAL_UART_Init>
 8002afe:	1e03      	subs	r3, r0, #0
 8002b00:	d001      	beq.n	8002b06 <MX_USART5_UART_Init+0x52>
  {
    Error_Handler();
 8002b02:	f000 f8fd 	bl	8002d00 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 8002b06:	46c0      	nop			; (mov r8, r8)
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bd80      	pop	{r7, pc}
 8002b0c:	20000400 	.word	0x20000400
 8002b10:	40005000 	.word	0x40005000

08002b14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b14:	b590      	push	{r4, r7, lr}
 8002b16:	b08b      	sub	sp, #44	; 0x2c
 8002b18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b1a:	2414      	movs	r4, #20
 8002b1c:	193b      	adds	r3, r7, r4
 8002b1e:	0018      	movs	r0, r3
 8002b20:	2314      	movs	r3, #20
 8002b22:	001a      	movs	r2, r3
 8002b24:	2100      	movs	r1, #0
 8002b26:	f007 ff07 	bl	800a938 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b2a:	4b5b      	ldr	r3, [pc, #364]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b2e:	4b5a      	ldr	r3, [pc, #360]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b30:	2104      	movs	r1, #4
 8002b32:	430a      	orrs	r2, r1
 8002b34:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b36:	4b58      	ldr	r3, [pc, #352]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b3a:	2204      	movs	r2, #4
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	613b      	str	r3, [r7, #16]
 8002b40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b42:	4b55      	ldr	r3, [pc, #340]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b46:	4b54      	ldr	r3, [pc, #336]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b48:	2180      	movs	r1, #128	; 0x80
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b4e:	4b52      	ldr	r3, [pc, #328]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b52:	2280      	movs	r2, #128	; 0x80
 8002b54:	4013      	ands	r3, r2
 8002b56:	60fb      	str	r3, [r7, #12]
 8002b58:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5a:	4b4f      	ldr	r3, [pc, #316]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b5e:	4b4e      	ldr	r3, [pc, #312]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b60:	2101      	movs	r1, #1
 8002b62:	430a      	orrs	r2, r1
 8002b64:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b66:	4b4c      	ldr	r3, [pc, #304]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	4013      	ands	r3, r2
 8002b6e:	60bb      	str	r3, [r7, #8]
 8002b70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b72:	4b49      	ldr	r3, [pc, #292]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b76:	4b48      	ldr	r3, [pc, #288]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b78:	2102      	movs	r1, #2
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b7e:	4b46      	ldr	r3, [pc, #280]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b82:	2202      	movs	r2, #2
 8002b84:	4013      	ands	r3, r2
 8002b86:	607b      	str	r3, [r7, #4]
 8002b88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b8a:	4b43      	ldr	r3, [pc, #268]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b8e:	4b42      	ldr	r3, [pc, #264]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b90:	2108      	movs	r1, #8
 8002b92:	430a      	orrs	r2, r1
 8002b94:	62da      	str	r2, [r3, #44]	; 0x2c
 8002b96:	4b40      	ldr	r3, [pc, #256]	; (8002c98 <MX_GPIO_Init+0x184>)
 8002b98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b9a:	2208      	movs	r2, #8
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	603b      	str	r3, [r7, #0]
 8002ba0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, R_S_Pin|R_W_Pin|E_N_Pin, GPIO_PIN_RESET);
 8002ba2:	23a0      	movs	r3, #160	; 0xa0
 8002ba4:	05db      	lsls	r3, r3, #23
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	21e0      	movs	r1, #224	; 0xe0
 8002baa:	0018      	movs	r0, r3
 8002bac:	f002 fdeb 	bl	8005786 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D_6_Pin|D_7_Pin|D_4_Pin|SCLK_Pin
 8002bb0:	23ea      	movs	r3, #234	; 0xea
 8002bb2:	00db      	lsls	r3, r3, #3
 8002bb4:	4839      	ldr	r0, [pc, #228]	; (8002c9c <MX_GPIO_Init+0x188>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	0019      	movs	r1, r3
 8002bba:	f002 fde4 	bl	8005786 <HAL_GPIO_WritePin>
                          |SDO_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D_5_GPIO_Port, D_5_Pin, GPIO_PIN_RESET);
 8002bbe:	4b38      	ldr	r3, [pc, #224]	; (8002ca0 <MX_GPIO_Init+0x18c>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	2180      	movs	r1, #128	; 0x80
 8002bc4:	0018      	movs	r0, r3
 8002bc6:	f002 fdde 	bl	8005786 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002bca:	193b      	adds	r3, r7, r4
 8002bcc:	2280      	movs	r2, #128	; 0x80
 8002bce:	0192      	lsls	r2, r2, #6
 8002bd0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002bd2:	193b      	adds	r3, r7, r4
 8002bd4:	2284      	movs	r2, #132	; 0x84
 8002bd6:	0392      	lsls	r2, r2, #14
 8002bd8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bda:	193b      	adds	r3, r7, r4
 8002bdc:	2200      	movs	r2, #0
 8002bde:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002be0:	193b      	adds	r3, r7, r4
 8002be2:	4a2f      	ldr	r2, [pc, #188]	; (8002ca0 <MX_GPIO_Init+0x18c>)
 8002be4:	0019      	movs	r1, r3
 8002be6:	0010      	movs	r0, r2
 8002be8:	f002 fc32 	bl	8005450 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002bec:	193b      	adds	r3, r7, r4
 8002bee:	220c      	movs	r2, #12
 8002bf0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf2:	193b      	adds	r3, r7, r4
 8002bf4:	2202      	movs	r2, #2
 8002bf6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf8:	193b      	adds	r3, r7, r4
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bfe:	193b      	adds	r3, r7, r4
 8002c00:	2203      	movs	r2, #3
 8002c02:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8002c04:	193b      	adds	r3, r7, r4
 8002c06:	2204      	movs	r2, #4
 8002c08:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c0a:	193a      	adds	r2, r7, r4
 8002c0c:	23a0      	movs	r3, #160	; 0xa0
 8002c0e:	05db      	lsls	r3, r3, #23
 8002c10:	0011      	movs	r1, r2
 8002c12:	0018      	movs	r0, r3
 8002c14:	f002 fc1c 	bl	8005450 <HAL_GPIO_Init>

  /*Configure GPIO pins : R_S_Pin R_W_Pin E_N_Pin */
  GPIO_InitStruct.Pin = R_S_Pin|R_W_Pin|E_N_Pin;
 8002c18:	193b      	adds	r3, r7, r4
 8002c1a:	22e0      	movs	r2, #224	; 0xe0
 8002c1c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c1e:	193b      	adds	r3, r7, r4
 8002c20:	2201      	movs	r2, #1
 8002c22:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c24:	193b      	adds	r3, r7, r4
 8002c26:	2200      	movs	r2, #0
 8002c28:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2a:	193b      	adds	r3, r7, r4
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c30:	193a      	adds	r2, r7, r4
 8002c32:	23a0      	movs	r3, #160	; 0xa0
 8002c34:	05db      	lsls	r3, r3, #23
 8002c36:	0011      	movs	r1, r2
 8002c38:	0018      	movs	r0, r3
 8002c3a:	f002 fc09 	bl	8005450 <HAL_GPIO_Init>

  /*Configure GPIO pins : D_6_Pin D_7_Pin D_4_Pin SCLK_Pin
                           SDO_Pin */
  GPIO_InitStruct.Pin = D_6_Pin|D_7_Pin|D_4_Pin|SCLK_Pin
 8002c3e:	0021      	movs	r1, r4
 8002c40:	187b      	adds	r3, r7, r1
 8002c42:	22ea      	movs	r2, #234	; 0xea
 8002c44:	00d2      	lsls	r2, r2, #3
 8002c46:	601a      	str	r2, [r3, #0]
                          |SDO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c48:	000c      	movs	r4, r1
 8002c4a:	193b      	adds	r3, r7, r4
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c50:	193b      	adds	r3, r7, r4
 8002c52:	2200      	movs	r2, #0
 8002c54:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c56:	193b      	adds	r3, r7, r4
 8002c58:	2200      	movs	r2, #0
 8002c5a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c5c:	193b      	adds	r3, r7, r4
 8002c5e:	4a0f      	ldr	r2, [pc, #60]	; (8002c9c <MX_GPIO_Init+0x188>)
 8002c60:	0019      	movs	r1, r3
 8002c62:	0010      	movs	r0, r2
 8002c64:	f002 fbf4 	bl	8005450 <HAL_GPIO_Init>

  /*Configure GPIO pin : D_5_Pin */
  GPIO_InitStruct.Pin = D_5_Pin;
 8002c68:	0021      	movs	r1, r4
 8002c6a:	187b      	adds	r3, r7, r1
 8002c6c:	2280      	movs	r2, #128	; 0x80
 8002c6e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c70:	187b      	adds	r3, r7, r1
 8002c72:	2201      	movs	r2, #1
 8002c74:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c76:	187b      	adds	r3, r7, r1
 8002c78:	2200      	movs	r2, #0
 8002c7a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c7c:	187b      	adds	r3, r7, r1
 8002c7e:	2200      	movs	r2, #0
 8002c80:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(D_5_GPIO_Port, &GPIO_InitStruct);
 8002c82:	187b      	adds	r3, r7, r1
 8002c84:	4a06      	ldr	r2, [pc, #24]	; (8002ca0 <MX_GPIO_Init+0x18c>)
 8002c86:	0019      	movs	r1, r3
 8002c88:	0010      	movs	r0, r2
 8002c8a:	f002 fbe1 	bl	8005450 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c8e:	46c0      	nop			; (mov r8, r8)
 8002c90:	46bd      	mov	sp, r7
 8002c92:	b00b      	add	sp, #44	; 0x2c
 8002c94:	bd90      	pop	{r4, r7, pc}
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	40021000 	.word	0x40021000
 8002c9c:	50000400 	.word	0x50000400
 8002ca0:	50000800 	.word	0x50000800

08002ca4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b082      	sub	sp, #8
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
	if(htim == &htim2)
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	4b0f      	ldr	r3, [pc, #60]	; (8002cec <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d116      	bne.n	8002ce2 <HAL_TIM_PeriodElapsedCallback+0x3e>
	{
		timer_counter++;
 8002cb4:	4b0e      	ldr	r3, [pc, #56]	; (8002cf0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	3301      	adds	r3, #1
 8002cbc:	b2da      	uxtb	r2, r3
 8002cbe:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002cc0:	701a      	strb	r2, [r3, #0]
		Clocker_Segment_Update(&ourClocker);
 8002cc2:	4b0c      	ldr	r3, [pc, #48]	; (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	f000 fc01 	bl	80034cc <Clocker_Segment_Update>
		if(budzik_music == 1)
 8002cca:	4b0b      	ldr	r3, [pc, #44]	; (8002cf8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	b2db      	uxtb	r3, r3
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d106      	bne.n	8002ce2 <HAL_TIM_PeriodElapsedCallback+0x3e>
		{
			alarm_counter++;
 8002cd4:	4b09      	ldr	r3, [pc, #36]	; (8002cfc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	3301      	adds	r3, #1
 8002cdc:	b2da      	uxtb	r2, r3
 8002cde:	4b07      	ldr	r3, [pc, #28]	; (8002cfc <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002ce0:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8002ce2:	46c0      	nop			; (mov r8, r8)
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	b002      	add	sp, #8
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	46c0      	nop			; (mov r8, r8)
 8002cec:	20000270 	.word	0x20000270
 8002cf0:	20000489 	.word	0x20000489
 8002cf4:	20000680 	.word	0x20000680
 8002cf8:	2000048b 	.word	0x2000048b
 8002cfc:	2000048a 	.word	0x2000048a

08002d00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d04:	b672      	cpsid	i
}
 8002d06:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d08:	e7fe      	b.n	8002d08 <Error_Handler+0x8>
	...

08002d0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d10:	4b07      	ldr	r3, [pc, #28]	; (8002d30 <HAL_MspInit+0x24>)
 8002d12:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002d14:	4b06      	ldr	r3, [pc, #24]	; (8002d30 <HAL_MspInit+0x24>)
 8002d16:	2101      	movs	r1, #1
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d1c:	4b04      	ldr	r3, [pc, #16]	; (8002d30 <HAL_MspInit+0x24>)
 8002d1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d20:	4b03      	ldr	r3, [pc, #12]	; (8002d30 <HAL_MspInit+0x24>)
 8002d22:	2180      	movs	r1, #128	; 0x80
 8002d24:	0549      	lsls	r1, r1, #21
 8002d26:	430a      	orrs	r2, r1
 8002d28:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d2a:	46c0      	nop			; (mov r8, r8)
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	bd80      	pop	{r7, pc}
 8002d30:	40021000 	.word	0x40021000

08002d34 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b082      	sub	sp, #8
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a06      	ldr	r2, [pc, #24]	; (8002d5c <HAL_RTC_MspInit+0x28>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d106      	bne.n	8002d54 <HAL_RTC_MspInit+0x20>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002d46:	4b06      	ldr	r3, [pc, #24]	; (8002d60 <HAL_RTC_MspInit+0x2c>)
 8002d48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002d4a:	4b05      	ldr	r3, [pc, #20]	; (8002d60 <HAL_RTC_MspInit+0x2c>)
 8002d4c:	2180      	movs	r1, #128	; 0x80
 8002d4e:	02c9      	lsls	r1, r1, #11
 8002d50:	430a      	orrs	r2, r1
 8002d52:	651a      	str	r2, [r3, #80]	; 0x50
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002d54:	46c0      	nop			; (mov r8, r8)
 8002d56:	46bd      	mov	sp, r7
 8002d58:	b002      	add	sp, #8
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	40002800 	.word	0x40002800
 8002d60:	40021000 	.word	0x40021000

08002d64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681a      	ldr	r2, [r3, #0]
 8002d70:	2380      	movs	r3, #128	; 0x80
 8002d72:	05db      	lsls	r3, r3, #23
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d10e      	bne.n	8002d96 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d78:	4b0e      	ldr	r3, [pc, #56]	; (8002db4 <HAL_TIM_Base_MspInit+0x50>)
 8002d7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002d7c:	4b0d      	ldr	r3, [pc, #52]	; (8002db4 <HAL_TIM_Base_MspInit+0x50>)
 8002d7e:	2101      	movs	r1, #1
 8002d80:	430a      	orrs	r2, r1
 8002d82:	639a      	str	r2, [r3, #56]	; 0x38
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d84:	2200      	movs	r2, #0
 8002d86:	2100      	movs	r1, #0
 8002d88:	200f      	movs	r0, #15
 8002d8a:	f002 faa7 	bl	80052dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d8e:	200f      	movs	r0, #15
 8002d90:	f002 fab9 	bl	8005306 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002d94:	e00a      	b.n	8002dac <HAL_TIM_Base_MspInit+0x48>
  else if(htim_base->Instance==TIM3)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a07      	ldr	r2, [pc, #28]	; (8002db8 <HAL_TIM_Base_MspInit+0x54>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d105      	bne.n	8002dac <HAL_TIM_Base_MspInit+0x48>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002da0:	4b04      	ldr	r3, [pc, #16]	; (8002db4 <HAL_TIM_Base_MspInit+0x50>)
 8002da2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002da4:	4b03      	ldr	r3, [pc, #12]	; (8002db4 <HAL_TIM_Base_MspInit+0x50>)
 8002da6:	2102      	movs	r1, #2
 8002da8:	430a      	orrs	r2, r1
 8002daa:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002dac:	46c0      	nop			; (mov r8, r8)
 8002dae:	46bd      	mov	sp, r7
 8002db0:	b002      	add	sp, #8
 8002db2:	bd80      	pop	{r7, pc}
 8002db4:	40021000 	.word	0x40021000
 8002db8:	40000400 	.word	0x40000400

08002dbc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dbc:	b590      	push	{r4, r7, lr}
 8002dbe:	b08d      	sub	sp, #52	; 0x34
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc4:	241c      	movs	r4, #28
 8002dc6:	193b      	adds	r3, r7, r4
 8002dc8:	0018      	movs	r0, r3
 8002dca:	2314      	movs	r3, #20
 8002dcc:	001a      	movs	r2, r3
 8002dce:	2100      	movs	r1, #0
 8002dd0:	f007 fdb2 	bl	800a938 <memset>
  if(huart->Instance==USART1)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a62      	ldr	r2, [pc, #392]	; (8002f64 <HAL_UART_MspInit+0x1a8>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d12b      	bne.n	8002e36 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002dde:	4b62      	ldr	r3, [pc, #392]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002de0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002de2:	4b61      	ldr	r3, [pc, #388]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002de4:	2180      	movs	r1, #128	; 0x80
 8002de6:	01c9      	lsls	r1, r1, #7
 8002de8:	430a      	orrs	r2, r1
 8002dea:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dec:	4b5e      	ldr	r3, [pc, #376]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002dee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002df0:	4b5d      	ldr	r3, [pc, #372]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002df2:	2101      	movs	r1, #1
 8002df4:	430a      	orrs	r2, r1
 8002df6:	62da      	str	r2, [r3, #44]	; 0x2c
 8002df8:	4b5b      	ldr	r3, [pc, #364]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	4013      	ands	r3, r2
 8002e00:	61bb      	str	r3, [r7, #24]
 8002e02:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002e04:	193b      	adds	r3, r7, r4
 8002e06:	22c0      	movs	r2, #192	; 0xc0
 8002e08:	00d2      	lsls	r2, r2, #3
 8002e0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e0c:	0021      	movs	r1, r4
 8002e0e:	187b      	adds	r3, r7, r1
 8002e10:	2202      	movs	r2, #2
 8002e12:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e14:	187b      	adds	r3, r7, r1
 8002e16:	2200      	movs	r2, #0
 8002e18:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e1a:	187b      	adds	r3, r7, r1
 8002e1c:	2203      	movs	r2, #3
 8002e1e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8002e20:	187b      	adds	r3, r7, r1
 8002e22:	2204      	movs	r2, #4
 8002e24:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e26:	187a      	adds	r2, r7, r1
 8002e28:	23a0      	movs	r3, #160	; 0xa0
 8002e2a:	05db      	lsls	r3, r3, #23
 8002e2c:	0011      	movs	r1, r2
 8002e2e:	0018      	movs	r0, r3
 8002e30:	f002 fb0e 	bl	8005450 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 8002e34:	e091      	b.n	8002f5a <HAL_UART_MspInit+0x19e>
  else if(huart->Instance==USART4)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4a4c      	ldr	r2, [pc, #304]	; (8002f6c <HAL_UART_MspInit+0x1b0>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	d132      	bne.n	8002ea6 <HAL_UART_MspInit+0xea>
    __HAL_RCC_USART4_CLK_ENABLE();
 8002e40:	4b49      	ldr	r3, [pc, #292]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002e42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e44:	4b48      	ldr	r3, [pc, #288]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002e46:	2180      	movs	r1, #128	; 0x80
 8002e48:	0309      	lsls	r1, r1, #12
 8002e4a:	430a      	orrs	r2, r1
 8002e4c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e4e:	4b46      	ldr	r3, [pc, #280]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002e50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e52:	4b45      	ldr	r3, [pc, #276]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002e54:	2101      	movs	r1, #1
 8002e56:	430a      	orrs	r2, r1
 8002e58:	62da      	str	r2, [r3, #44]	; 0x2c
 8002e5a:	4b43      	ldr	r3, [pc, #268]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002e5c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5e:	2201      	movs	r2, #1
 8002e60:	4013      	ands	r3, r2
 8002e62:	617b      	str	r3, [r7, #20]
 8002e64:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002e66:	211c      	movs	r1, #28
 8002e68:	187b      	adds	r3, r7, r1
 8002e6a:	2203      	movs	r2, #3
 8002e6c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e6e:	187b      	adds	r3, r7, r1
 8002e70:	2202      	movs	r2, #2
 8002e72:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e74:	187b      	adds	r3, r7, r1
 8002e76:	2200      	movs	r2, #0
 8002e78:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e7a:	187b      	adds	r3, r7, r1
 8002e7c:	2203      	movs	r2, #3
 8002e7e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 8002e80:	187b      	adds	r3, r7, r1
 8002e82:	2206      	movs	r2, #6
 8002e84:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e86:	187a      	adds	r2, r7, r1
 8002e88:	23a0      	movs	r3, #160	; 0xa0
 8002e8a:	05db      	lsls	r3, r3, #23
 8002e8c:	0011      	movs	r1, r2
 8002e8e:	0018      	movs	r0, r3
 8002e90:	f002 fade 	bl	8005450 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
 8002e94:	2200      	movs	r2, #0
 8002e96:	2100      	movs	r1, #0
 8002e98:	200e      	movs	r0, #14
 8002e9a:	f002 fa1f 	bl	80052dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 8002e9e:	200e      	movs	r0, #14
 8002ea0:	f002 fa31 	bl	8005306 <HAL_NVIC_EnableIRQ>
}
 8002ea4:	e059      	b.n	8002f5a <HAL_UART_MspInit+0x19e>
  else if(huart->Instance==USART5)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a31      	ldr	r2, [pc, #196]	; (8002f70 <HAL_UART_MspInit+0x1b4>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d154      	bne.n	8002f5a <HAL_UART_MspInit+0x19e>
    __HAL_RCC_USART5_CLK_ENABLE();
 8002eb0:	4b2d      	ldr	r3, [pc, #180]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002eb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002eb4:	4b2c      	ldr	r3, [pc, #176]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002eb6:	2180      	movs	r1, #128	; 0x80
 8002eb8:	0349      	lsls	r1, r1, #13
 8002eba:	430a      	orrs	r2, r1
 8002ebc:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ebe:	4b2a      	ldr	r3, [pc, #168]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002ec0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002ec2:	4b29      	ldr	r3, [pc, #164]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002ec4:	2104      	movs	r1, #4
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	62da      	str	r2, [r3, #44]	; 0x2c
 8002eca:	4b27      	ldr	r3, [pc, #156]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ece:	2204      	movs	r2, #4
 8002ed0:	4013      	ands	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]
 8002ed4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ed6:	4b24      	ldr	r3, [pc, #144]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002ed8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002eda:	4b23      	ldr	r3, [pc, #140]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002edc:	2108      	movs	r1, #8
 8002ede:	430a      	orrs	r2, r1
 8002ee0:	62da      	str	r2, [r3, #44]	; 0x2c
 8002ee2:	4b21      	ldr	r3, [pc, #132]	; (8002f68 <HAL_UART_MspInit+0x1ac>)
 8002ee4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ee6:	2208      	movs	r2, #8
 8002ee8:	4013      	ands	r3, r2
 8002eea:	60fb      	str	r3, [r7, #12]
 8002eec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002eee:	211c      	movs	r1, #28
 8002ef0:	187b      	adds	r3, r7, r1
 8002ef2:	2280      	movs	r2, #128	; 0x80
 8002ef4:	0152      	lsls	r2, r2, #5
 8002ef6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef8:	000c      	movs	r4, r1
 8002efa:	193b      	adds	r3, r7, r4
 8002efc:	2202      	movs	r2, #2
 8002efe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f00:	193b      	adds	r3, r7, r4
 8002f02:	2200      	movs	r2, #0
 8002f04:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f06:	193b      	adds	r3, r7, r4
 8002f08:	2203      	movs	r2, #3
 8002f0a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_USART5;
 8002f0c:	193b      	adds	r3, r7, r4
 8002f0e:	2202      	movs	r2, #2
 8002f10:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f12:	193b      	adds	r3, r7, r4
 8002f14:	4a17      	ldr	r2, [pc, #92]	; (8002f74 <HAL_UART_MspInit+0x1b8>)
 8002f16:	0019      	movs	r1, r3
 8002f18:	0010      	movs	r0, r2
 8002f1a:	f002 fa99 	bl	8005450 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002f1e:	0021      	movs	r1, r4
 8002f20:	187b      	adds	r3, r7, r1
 8002f22:	2204      	movs	r2, #4
 8002f24:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f26:	187b      	adds	r3, r7, r1
 8002f28:	2202      	movs	r2, #2
 8002f2a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f2c:	187b      	adds	r3, r7, r1
 8002f2e:	2200      	movs	r2, #0
 8002f30:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f32:	187b      	adds	r3, r7, r1
 8002f34:	2203      	movs	r2, #3
 8002f36:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 8002f38:	187b      	adds	r3, r7, r1
 8002f3a:	2206      	movs	r2, #6
 8002f3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f3e:	187b      	adds	r3, r7, r1
 8002f40:	4a0d      	ldr	r2, [pc, #52]	; (8002f78 <HAL_UART_MspInit+0x1bc>)
 8002f42:	0019      	movs	r1, r3
 8002f44:	0010      	movs	r0, r2
 8002f46:	f002 fa83 	bl	8005450 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART4_5_IRQn, 0, 0);
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	2100      	movs	r1, #0
 8002f4e:	200e      	movs	r0, #14
 8002f50:	f002 f9c4 	bl	80052dc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART4_5_IRQn);
 8002f54:	200e      	movs	r0, #14
 8002f56:	f002 f9d6 	bl	8005306 <HAL_NVIC_EnableIRQ>
}
 8002f5a:	46c0      	nop			; (mov r8, r8)
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	b00d      	add	sp, #52	; 0x34
 8002f60:	bd90      	pop	{r4, r7, pc}
 8002f62:	46c0      	nop			; (mov r8, r8)
 8002f64:	40013800 	.word	0x40013800
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	40004c00 	.word	0x40004c00
 8002f70:	40005000 	.word	0x40005000
 8002f74:	50000800 	.word	0x50000800
 8002f78:	50000c00 	.word	0x50000c00

08002f7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f80:	e7fe      	b.n	8002f80 <NMI_Handler+0x4>

08002f82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f86:	e7fe      	b.n	8002f86 <HardFault_Handler+0x4>

08002f88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002f8c:	46c0      	nop			; (mov r8, r8)
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}

08002f92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f92:	b580      	push	{r7, lr}
 8002f94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f96:	46c0      	nop			; (mov r8, r8)
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fa0:	f002 f8b0 	bl	8005104 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002fa4:	46c0      	nop			; (mov r8, r8)
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
	...

08002fac <USART4_5_IRQHandler>:

/**
  * @brief This function handles USART4 and USART5 interrupt.
  */
void USART4_5_IRQHandler(void)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART4_5_IRQn 0 */

  /* USER CODE END USART4_5_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002fb0:	4b05      	ldr	r3, [pc, #20]	; (8002fc8 <USART4_5_IRQHandler+0x1c>)
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	f004 fe3e 	bl	8007c34 <HAL_UART_IRQHandler>
  HAL_UART_IRQHandler(&huart5);
 8002fb8:	4b04      	ldr	r3, [pc, #16]	; (8002fcc <USART4_5_IRQHandler+0x20>)
 8002fba:	0018      	movs	r0, r3
 8002fbc:	f004 fe3a 	bl	8007c34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART4_5_IRQn 1 */

  /* USER CODE END USART4_5_IRQn 1 */
}
 8002fc0:	46c0      	nop			; (mov r8, r8)
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	46c0      	nop			; (mov r8, r8)
 8002fc8:	20000378 	.word	0x20000378
 8002fcc:	20000400 	.word	0x20000400

08002fd0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002fd4:	4b03      	ldr	r3, [pc, #12]	; (8002fe4 <TIM2_IRQHandler+0x14>)
 8002fd6:	0018      	movs	r0, r3
 8002fd8:	f004 f9a8 	bl	800732c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002fdc:	46c0      	nop			; (mov r8, r8)
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	46c0      	nop			; (mov r8, r8)
 8002fe4:	20000270 	.word	0x20000270

08002fe8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ff0:	4a14      	ldr	r2, [pc, #80]	; (8003044 <_sbrk+0x5c>)
 8002ff2:	4b15      	ldr	r3, [pc, #84]	; (8003048 <_sbrk+0x60>)
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ffc:	4b13      	ldr	r3, [pc, #76]	; (800304c <_sbrk+0x64>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d102      	bne.n	800300a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003004:	4b11      	ldr	r3, [pc, #68]	; (800304c <_sbrk+0x64>)
 8003006:	4a12      	ldr	r2, [pc, #72]	; (8003050 <_sbrk+0x68>)
 8003008:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800300a:	4b10      	ldr	r3, [pc, #64]	; (800304c <_sbrk+0x64>)
 800300c:	681a      	ldr	r2, [r3, #0]
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	18d3      	adds	r3, r2, r3
 8003012:	693a      	ldr	r2, [r7, #16]
 8003014:	429a      	cmp	r2, r3
 8003016:	d207      	bcs.n	8003028 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003018:	f007 fd16 	bl	800aa48 <__errno>
 800301c:	0003      	movs	r3, r0
 800301e:	220c      	movs	r2, #12
 8003020:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003022:	2301      	movs	r3, #1
 8003024:	425b      	negs	r3, r3
 8003026:	e009      	b.n	800303c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003028:	4b08      	ldr	r3, [pc, #32]	; (800304c <_sbrk+0x64>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800302e:	4b07      	ldr	r3, [pc, #28]	; (800304c <_sbrk+0x64>)
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	18d2      	adds	r2, r2, r3
 8003036:	4b05      	ldr	r3, [pc, #20]	; (800304c <_sbrk+0x64>)
 8003038:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800303a:	68fb      	ldr	r3, [r7, #12]
}
 800303c:	0018      	movs	r0, r3
 800303e:	46bd      	mov	sp, r7
 8003040:	b006      	add	sp, #24
 8003042:	bd80      	pop	{r7, pc}
 8003044:	20005000 	.word	0x20005000
 8003048:	00000400 	.word	0x00000400
 800304c:	2000081c 	.word	0x2000081c
 8003050:	20000a28 	.word	0x20000a28

08003054 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003058:	46c0      	nop			; (mov r8, r8)
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
	...

08003060 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003060:	480d      	ldr	r0, [pc, #52]	; (8003098 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003062:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003064:	f7ff fff6 	bl	8003054 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003068:	480c      	ldr	r0, [pc, #48]	; (800309c <LoopForever+0x6>)
  ldr r1, =_edata
 800306a:	490d      	ldr	r1, [pc, #52]	; (80030a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800306c:	4a0d      	ldr	r2, [pc, #52]	; (80030a4 <LoopForever+0xe>)
  movs r3, #0
 800306e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003070:	e002      	b.n	8003078 <LoopCopyDataInit>

08003072 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003072:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003074:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003076:	3304      	adds	r3, #4

08003078 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003078:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800307a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800307c:	d3f9      	bcc.n	8003072 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800307e:	4a0a      	ldr	r2, [pc, #40]	; (80030a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003080:	4c0a      	ldr	r4, [pc, #40]	; (80030ac <LoopForever+0x16>)
  movs r3, #0
 8003082:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003084:	e001      	b.n	800308a <LoopFillZerobss>

08003086 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003086:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003088:	3204      	adds	r2, #4

0800308a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800308a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800308c:	d3fb      	bcc.n	8003086 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 800308e:	f007 fce1 	bl	800aa54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003092:	f7ff fa73 	bl	800257c <main>

08003096 <LoopForever>:

LoopForever:
    b LoopForever
 8003096:	e7fe      	b.n	8003096 <LoopForever>
   ldr   r0, =_estack
 8003098:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800309c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030a0:	20000230 	.word	0x20000230
  ldr r2, =_sidata
 80030a4:	0800cc6c 	.word	0x0800cc6c
  ldr r2, =_sbss
 80030a8:	20000230 	.word	0x20000230
  ldr r4, =_ebss
 80030ac:	20000a24 	.word	0x20000a24

080030b0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030b0:	e7fe      	b.n	80030b0 <ADC1_COMP_IRQHandler>
	...

080030b4 <Clocker_Init>:
 *      Author: zero-jedynkowy
 */
#include "Clocker.h"

void Clocker_Init(Clocker * myClocker, RTC_HandleTypeDef * rtcHandle, TIM_HandleTypeDef * timSegment, TIM_HandleTypeDef * timScreen)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b094      	sub	sp, #80	; 0x50
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	60f8      	str	r0, [r7, #12]
 80030bc:	60b9      	str	r1, [r7, #8]
 80030be:	607a      	str	r2, [r7, #4]
 80030c0:	603b      	str	r3, [r7, #0]
	DF_Init(20);
 80030c2:	2014      	movs	r0, #20
 80030c4:	f000 fb39 	bl	800373a <DF_Init>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 80030c8:	2380      	movs	r3, #128	; 0x80
 80030ca:	005b      	lsls	r3, r3, #1
 80030cc:	4833      	ldr	r0, [pc, #204]	; (800319c <Clocker_Init+0xe8>)
 80030ce:	2201      	movs	r2, #1
 80030d0:	0019      	movs	r1, r3
 80030d2:	f002 fb58 	bl	8005786 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 80030d6:	2380      	movs	r3, #128	; 0x80
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	4830      	ldr	r0, [pc, #192]	; (800319c <Clocker_Init+0xe8>)
 80030dc:	2201      	movs	r2, #1
 80030de:	0019      	movs	r1, r3
 80030e0:	f002 fb51 	bl	8005786 <HAL_GPIO_WritePin>
	myClocker->maxScreen = 9;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2209      	movs	r2, #9
 80030e8:	701a      	strb	r2, [r3, #0]
	myClocker->currentScreen = 0;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2200      	movs	r2, #0
 80030ee:	705a      	strb	r2, [r3, #1]
	myClocker->screenTimeChanging = 1; //in seconds
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2201      	movs	r2, #1
 80030f4:	709a      	strb	r2, [r3, #2]
	Clocker_Set_Screens(myClocker);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	0018      	movs	r0, r3
 80030fa:	f000 f851 	bl	80031a0 <Clocker_Set_Screens>
	myClocker->sTime = (RTC_TimeTypeDef *)malloc(sizeof(RTC_TimeTypeDef));
 80030fe:	2014      	movs	r0, #20
 8003100:	f006 fad2 	bl	80096a8 <malloc>
 8003104:	0003      	movs	r3, r0
 8003106:	0019      	movs	r1, r3
 8003108:	68fa      	ldr	r2, [r7, #12]
 800310a:	23a2      	movs	r3, #162	; 0xa2
 800310c:	005b      	lsls	r3, r3, #1
 800310e:	50d1      	str	r1, [r2, r3]
	*myClocker->sTime = (RTC_TimeTypeDef){0};
 8003110:	68fa      	ldr	r2, [r7, #12]
 8003112:	23a2      	movs	r3, #162	; 0xa2
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	58d3      	ldr	r3, [r2, r3]
 8003118:	0018      	movs	r0, r3
 800311a:	2314      	movs	r3, #20
 800311c:	001a      	movs	r2, r3
 800311e:	2100      	movs	r1, #0
 8003120:	f007 fc0a 	bl	800a938 <memset>
	myClocker->sDate = (RTC_DateTypeDef *)malloc(sizeof(RTC_DateTypeDef));
 8003124:	2004      	movs	r0, #4
 8003126:	f006 fabf 	bl	80096a8 <malloc>
 800312a:	0003      	movs	r3, r0
 800312c:	0019      	movs	r1, r3
 800312e:	68fa      	ldr	r2, [r7, #12]
 8003130:	23a4      	movs	r3, #164	; 0xa4
 8003132:	005b      	lsls	r3, r3, #1
 8003134:	50d1      	str	r1, [r2, r3]
	*myClocker->sDate = (RTC_DateTypeDef){0};
 8003136:	68fa      	ldr	r2, [r7, #12]
 8003138:	23a4      	movs	r3, #164	; 0xa4
 800313a:	005b      	lsls	r3, r3, #1
 800313c:	58d3      	ldr	r3, [r2, r3]
 800313e:	0018      	movs	r0, r3
 8003140:	2304      	movs	r3, #4
 8003142:	001a      	movs	r2, r3
 8003144:	2100      	movs	r1, #0
 8003146:	f007 fbf7 	bl	800a938 <memset>
	myClocker->sAlarm = (RTC_AlarmTypeDef *)malloc(sizeof(RTC_DateTypeDef));
 800314a:	2004      	movs	r0, #4
 800314c:	f006 faac 	bl	80096a8 <malloc>
 8003150:	0003      	movs	r3, r0
 8003152:	0019      	movs	r1, r3
 8003154:	68fa      	ldr	r2, [r7, #12]
 8003156:	23a6      	movs	r3, #166	; 0xa6
 8003158:	005b      	lsls	r3, r3, #1
 800315a:	50d1      	str	r1, [r2, r3]
	*myClocker->sAlarm = (RTC_AlarmTypeDef){0};
 800315c:	68fa      	ldr	r2, [r7, #12]
 800315e:	23a6      	movs	r3, #166	; 0xa6
 8003160:	005b      	lsls	r3, r3, #1
 8003162:	58d3      	ldr	r3, [r2, r3]
 8003164:	0018      	movs	r0, r3
 8003166:	2328      	movs	r3, #40	; 0x28
 8003168:	001a      	movs	r2, r3
 800316a:	2100      	movs	r1, #0
 800316c:	f007 fbe4 	bl	800a938 <memset>
	myClocker->rtcHandle = rtcHandle;
 8003170:	68fa      	ldr	r2, [r7, #12]
 8003172:	23a8      	movs	r3, #168	; 0xa8
 8003174:	005b      	lsls	r3, r3, #1
 8003176:	68b9      	ldr	r1, [r7, #8]
 8003178:	50d1      	str	r1, [r2, r3]
	HAL_TIM_Base_Start_IT(timSegment);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	0018      	movs	r0, r3
 800317e:	f004 f883 	bl	8007288 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(timScreen);
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	0018      	movs	r0, r3
 8003186:	f004 f835 	bl	80071f4 <HAL_TIM_Base_Start>
	lcd_init();
 800318a:	f000 fbe7 	bl	800395c <lcd_init>
	lcd_clear();
 800318e:	f000 fbbb 	bl	8003908 <lcd_clear>

}
 8003192:	46c0      	nop			; (mov r8, r8)
 8003194:	46bd      	mov	sp, r7
 8003196:	b014      	add	sp, #80	; 0x50
 8003198:	bd80      	pop	{r7, pc}
 800319a:	46c0      	nop			; (mov r8, r8)
 800319c:	50000400 	.word	0x50000400

080031a0 <Clocker_Set_Screens>:

void Clocker_Set_Screens(Clocker * myClocker)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b082      	sub	sp, #8
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
	strcpy(myClocker->tableOfScreens[0][0], "WEATHER");
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	1cda      	adds	r2, r3, #3
 80031ac:	4b65      	ldr	r3, [pc, #404]	; (8003344 <Clocker_Set_Screens+0x1a4>)
 80031ae:	0010      	movs	r0, r2
 80031b0:	0019      	movs	r1, r3
 80031b2:	2308      	movs	r3, #8
 80031b4:	001a      	movs	r2, r3
 80031b6:	f007 fc74 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[0][1], "%s");
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	3313      	adds	r3, #19
 80031be:	001a      	movs	r2, r3
 80031c0:	4b61      	ldr	r3, [pc, #388]	; (8003348 <Clocker_Set_Screens+0x1a8>)
 80031c2:	0010      	movs	r0, r2
 80031c4:	0019      	movs	r1, r3
 80031c6:	2303      	movs	r3, #3
 80031c8:	001a      	movs	r2, r3
 80031ca:	f007 fc6a 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[1][0], "TEMPERATURE");
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	3323      	adds	r3, #35	; 0x23
 80031d2:	001a      	movs	r2, r3
 80031d4:	4b5d      	ldr	r3, [pc, #372]	; (800334c <Clocker_Set_Screens+0x1ac>)
 80031d6:	0010      	movs	r0, r2
 80031d8:	0019      	movs	r1, r3
 80031da:	230c      	movs	r3, #12
 80031dc:	001a      	movs	r2, r3
 80031de:	f007 fc60 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[1][1], "%.1f st. C");
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	3333      	adds	r3, #51	; 0x33
 80031e6:	001a      	movs	r2, r3
 80031e8:	4b59      	ldr	r3, [pc, #356]	; (8003350 <Clocker_Set_Screens+0x1b0>)
 80031ea:	0010      	movs	r0, r2
 80031ec:	0019      	movs	r1, r3
 80031ee:	230b      	movs	r3, #11
 80031f0:	001a      	movs	r2, r3
 80031f2:	f007 fc56 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[2][0], "FEELS LIKE");
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	3343      	adds	r3, #67	; 0x43
 80031fa:	001a      	movs	r2, r3
 80031fc:	4b55      	ldr	r3, [pc, #340]	; (8003354 <Clocker_Set_Screens+0x1b4>)
 80031fe:	0010      	movs	r0, r2
 8003200:	0019      	movs	r1, r3
 8003202:	230b      	movs	r3, #11
 8003204:	001a      	movs	r2, r3
 8003206:	f007 fc4c 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[2][1], "%.1f st. C");
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	3353      	adds	r3, #83	; 0x53
 800320e:	001a      	movs	r2, r3
 8003210:	4b4f      	ldr	r3, [pc, #316]	; (8003350 <Clocker_Set_Screens+0x1b0>)
 8003212:	0010      	movs	r0, r2
 8003214:	0019      	movs	r1, r3
 8003216:	230b      	movs	r3, #11
 8003218:	001a      	movs	r2, r3
 800321a:	f007 fc42 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[3][0], "PRESSURE");
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	3363      	adds	r3, #99	; 0x63
 8003222:	001a      	movs	r2, r3
 8003224:	4b4c      	ldr	r3, [pc, #304]	; (8003358 <Clocker_Set_Screens+0x1b8>)
 8003226:	0010      	movs	r0, r2
 8003228:	0019      	movs	r1, r3
 800322a:	2309      	movs	r3, #9
 800322c:	001a      	movs	r2, r3
 800322e:	f007 fc38 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[3][1], "%.0f hPa");
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	3373      	adds	r3, #115	; 0x73
 8003236:	001a      	movs	r2, r3
 8003238:	4b48      	ldr	r3, [pc, #288]	; (800335c <Clocker_Set_Screens+0x1bc>)
 800323a:	0010      	movs	r0, r2
 800323c:	0019      	movs	r1, r3
 800323e:	2309      	movs	r3, #9
 8003240:	001a      	movs	r2, r3
 8003242:	f007 fc2e 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[4][0], "HUMIDITY");
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	3383      	adds	r3, #131	; 0x83
 800324a:	001a      	movs	r2, r3
 800324c:	4b44      	ldr	r3, [pc, #272]	; (8003360 <Clocker_Set_Screens+0x1c0>)
 800324e:	0010      	movs	r0, r2
 8003250:	0019      	movs	r1, r3
 8003252:	2309      	movs	r3, #9
 8003254:	001a      	movs	r2, r3
 8003256:	f007 fc24 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[4][1], "%.1f %");
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	3393      	adds	r3, #147	; 0x93
 800325e:	001a      	movs	r2, r3
 8003260:	4b40      	ldr	r3, [pc, #256]	; (8003364 <Clocker_Set_Screens+0x1c4>)
 8003262:	0010      	movs	r0, r2
 8003264:	0019      	movs	r1, r3
 8003266:	2307      	movs	r3, #7
 8003268:	001a      	movs	r2, r3
 800326a:	f007 fc1a 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[5][0], "WIND SPEED");
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	33a3      	adds	r3, #163	; 0xa3
 8003272:	001a      	movs	r2, r3
 8003274:	4b3c      	ldr	r3, [pc, #240]	; (8003368 <Clocker_Set_Screens+0x1c8>)
 8003276:	0010      	movs	r0, r2
 8003278:	0019      	movs	r1, r3
 800327a:	230b      	movs	r3, #11
 800327c:	001a      	movs	r2, r3
 800327e:	f007 fc10 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[5][1], "%.1f m.s");
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	33b3      	adds	r3, #179	; 0xb3
 8003286:	001a      	movs	r2, r3
 8003288:	4b38      	ldr	r3, [pc, #224]	; (800336c <Clocker_Set_Screens+0x1cc>)
 800328a:	0010      	movs	r0, r2
 800328c:	0019      	movs	r1, r3
 800328e:	2309      	movs	r3, #9
 8003290:	001a      	movs	r2, r3
 8003292:	f007 fc06 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[6][0], "WIND SPEED");
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	33c3      	adds	r3, #195	; 0xc3
 800329a:	001a      	movs	r2, r3
 800329c:	4b32      	ldr	r3, [pc, #200]	; (8003368 <Clocker_Set_Screens+0x1c8>)
 800329e:	0010      	movs	r0, r2
 80032a0:	0019      	movs	r1, r3
 80032a2:	230b      	movs	r3, #11
 80032a4:	001a      	movs	r2, r3
 80032a6:	f007 fbfc 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[6][1], "%.1f m.s");
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	33d3      	adds	r3, #211	; 0xd3
 80032ae:	001a      	movs	r2, r3
 80032b0:	4b2e      	ldr	r3, [pc, #184]	; (800336c <Clocker_Set_Screens+0x1cc>)
 80032b2:	0010      	movs	r0, r2
 80032b4:	0019      	movs	r1, r3
 80032b6:	2309      	movs	r3, #9
 80032b8:	001a      	movs	r2, r3
 80032ba:	f007 fbf2 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[7][0], "SUNRISE");
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	33e3      	adds	r3, #227	; 0xe3
 80032c2:	001a      	movs	r2, r3
 80032c4:	4b2a      	ldr	r3, [pc, #168]	; (8003370 <Clocker_Set_Screens+0x1d0>)
 80032c6:	0010      	movs	r0, r2
 80032c8:	0019      	movs	r1, r3
 80032ca:	2308      	movs	r3, #8
 80032cc:	001a      	movs	r2, r3
 80032ce:	f007 fbe8 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[7][1], "%d:%d");
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	33f3      	adds	r3, #243	; 0xf3
 80032d6:	001a      	movs	r2, r3
 80032d8:	4b26      	ldr	r3, [pc, #152]	; (8003374 <Clocker_Set_Screens+0x1d4>)
 80032da:	0010      	movs	r0, r2
 80032dc:	0019      	movs	r1, r3
 80032de:	2306      	movs	r3, #6
 80032e0:	001a      	movs	r2, r3
 80032e2:	f007 fbde 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[8][0], "SUNSET");
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	1d1a      	adds	r2, r3, #4
 80032ea:	32ff      	adds	r2, #255	; 0xff
 80032ec:	4b22      	ldr	r3, [pc, #136]	; (8003378 <Clocker_Set_Screens+0x1d8>)
 80032ee:	0010      	movs	r0, r2
 80032f0:	0019      	movs	r1, r3
 80032f2:	2307      	movs	r3, #7
 80032f4:	001a      	movs	r2, r3
 80032f6:	f007 fbd4 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[8][1], "%d:%d");
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	3314      	adds	r3, #20
 80032fe:	33ff      	adds	r3, #255	; 0xff
 8003300:	001a      	movs	r2, r3
 8003302:	4b1c      	ldr	r3, [pc, #112]	; (8003374 <Clocker_Set_Screens+0x1d4>)
 8003304:	0010      	movs	r0, r2
 8003306:	0019      	movs	r1, r3
 8003308:	2306      	movs	r3, #6
 800330a:	001a      	movs	r2, r3
 800330c:	f007 fbc9 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[9][0], "CITY");
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3324      	adds	r3, #36	; 0x24
 8003314:	33ff      	adds	r3, #255	; 0xff
 8003316:	001a      	movs	r2, r3
 8003318:	4b18      	ldr	r3, [pc, #96]	; (800337c <Clocker_Set_Screens+0x1dc>)
 800331a:	0010      	movs	r0, r2
 800331c:	0019      	movs	r1, r3
 800331e:	2305      	movs	r3, #5
 8003320:	001a      	movs	r2, r3
 8003322:	f007 fbbe 	bl	800aaa2 <memcpy>
	strcpy(myClocker->tableOfScreens[9][1], "%s");
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	3334      	adds	r3, #52	; 0x34
 800332a:	33ff      	adds	r3, #255	; 0xff
 800332c:	001a      	movs	r2, r3
 800332e:	4b06      	ldr	r3, [pc, #24]	; (8003348 <Clocker_Set_Screens+0x1a8>)
 8003330:	0010      	movs	r0, r2
 8003332:	0019      	movs	r1, r3
 8003334:	2303      	movs	r3, #3
 8003336:	001a      	movs	r2, r3
 8003338:	f007 fbb3 	bl	800aaa2 <memcpy>
}
 800333c:	46c0      	nop			; (mov r8, r8)
 800333e:	46bd      	mov	sp, r7
 8003340:	b002      	add	sp, #8
 8003342:	bd80      	pop	{r7, pc}
 8003344:	0800c664 	.word	0x0800c664
 8003348:	0800c66c 	.word	0x0800c66c
 800334c:	0800c670 	.word	0x0800c670
 8003350:	0800c67c 	.word	0x0800c67c
 8003354:	0800c688 	.word	0x0800c688
 8003358:	0800c694 	.word	0x0800c694
 800335c:	0800c6a0 	.word	0x0800c6a0
 8003360:	0800c6ac 	.word	0x0800c6ac
 8003364:	0800c6b8 	.word	0x0800c6b8
 8003368:	0800c6c0 	.word	0x0800c6c0
 800336c:	0800c6cc 	.word	0x0800c6cc
 8003370:	0800c6d8 	.word	0x0800c6d8
 8003374:	0800c6e0 	.word	0x0800c6e0
 8003378:	0800c6e8 	.word	0x0800c6e8
 800337c:	0800c6f0 	.word	0x0800c6f0

08003380 <Clocker_Set_Time>:

void Clocker_Set_Time(Clocker * myClocker, uint8_t newHours, uint8_t newMinutes, uint8_t newSeconds)
{
 8003380:	b590      	push	{r4, r7, lr}
 8003382:	b083      	sub	sp, #12
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
 8003388:	000c      	movs	r4, r1
 800338a:	0010      	movs	r0, r2
 800338c:	0019      	movs	r1, r3
 800338e:	1cfb      	adds	r3, r7, #3
 8003390:	1c22      	adds	r2, r4, #0
 8003392:	701a      	strb	r2, [r3, #0]
 8003394:	1cbb      	adds	r3, r7, #2
 8003396:	1c02      	adds	r2, r0, #0
 8003398:	701a      	strb	r2, [r3, #0]
 800339a:	1c7b      	adds	r3, r7, #1
 800339c:	1c0a      	adds	r2, r1, #0
 800339e:	701a      	strb	r2, [r3, #0]
	myClocker->sTime->Hours = newHours;
 80033a0:	687a      	ldr	r2, [r7, #4]
 80033a2:	23a2      	movs	r3, #162	; 0xa2
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	58d3      	ldr	r3, [r2, r3]
 80033a8:	1cfa      	adds	r2, r7, #3
 80033aa:	7812      	ldrb	r2, [r2, #0]
 80033ac:	701a      	strb	r2, [r3, #0]
	myClocker->sTime->Minutes = newMinutes;
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	23a2      	movs	r3, #162	; 0xa2
 80033b2:	005b      	lsls	r3, r3, #1
 80033b4:	58d3      	ldr	r3, [r2, r3]
 80033b6:	1cba      	adds	r2, r7, #2
 80033b8:	7812      	ldrb	r2, [r2, #0]
 80033ba:	705a      	strb	r2, [r3, #1]
	myClocker->sTime->Seconds = newSeconds;
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	23a2      	movs	r3, #162	; 0xa2
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	58d3      	ldr	r3, [r2, r3]
 80033c4:	1c7a      	adds	r2, r7, #1
 80033c6:	7812      	ldrb	r2, [r2, #0]
 80033c8:	709a      	strb	r2, [r3, #2]
	myClocker->sTime->DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80033ca:	687a      	ldr	r2, [r7, #4]
 80033cc:	23a2      	movs	r3, #162	; 0xa2
 80033ce:	005b      	lsls	r3, r3, #1
 80033d0:	58d3      	ldr	r3, [r2, r3]
 80033d2:	2200      	movs	r2, #0
 80033d4:	60da      	str	r2, [r3, #12]
	myClocker->sTime->StoreOperation = RTC_STOREOPERATION_RESET;
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	23a2      	movs	r3, #162	; 0xa2
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	58d3      	ldr	r3, [r2, r3]
 80033de:	2200      	movs	r2, #0
 80033e0:	611a      	str	r2, [r3, #16]
	HAL_RTC_SetTime(myClocker->rtcHandle, myClocker->sTime, RTC_FORMAT_BIN);
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	23a8      	movs	r3, #168	; 0xa8
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	58d0      	ldr	r0, [r2, r3]
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	23a2      	movs	r3, #162	; 0xa2
 80033ee:	005b      	lsls	r3, r3, #1
 80033f0:	58d3      	ldr	r3, [r2, r3]
 80033f2:	2200      	movs	r2, #0
 80033f4:	0019      	movs	r1, r3
 80033f6:	f003 fa15 	bl	8006824 <HAL_RTC_SetTime>
}
 80033fa:	46c0      	nop			; (mov r8, r8)
 80033fc:	46bd      	mov	sp, r7
 80033fe:	b003      	add	sp, #12
 8003400:	bd90      	pop	{r4, r7, pc}
	...

08003404 <Clocker_Set_Alarm>:

void Clocker_Set_Alarm(Clocker * myClocker, uint8_t alarmHours, uint8_t alarmMinutes)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b082      	sub	sp, #8
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	0008      	movs	r0, r1
 800340e:	0011      	movs	r1, r2
 8003410:	1cfb      	adds	r3, r7, #3
 8003412:	1c02      	adds	r2, r0, #0
 8003414:	701a      	strb	r2, [r3, #0]
 8003416:	1cbb      	adds	r3, r7, #2
 8003418:	1c0a      	adds	r2, r1, #0
 800341a:	701a      	strb	r2, [r3, #0]
	myClocker->sAlarm->AlarmTime.Hours = alarmHours;
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	23a6      	movs	r3, #166	; 0xa6
 8003420:	005b      	lsls	r3, r3, #1
 8003422:	58d3      	ldr	r3, [r2, r3]
 8003424:	1cfa      	adds	r2, r7, #3
 8003426:	7812      	ldrb	r2, [r2, #0]
 8003428:	701a      	strb	r2, [r3, #0]
	myClocker->sAlarm->AlarmTime.Minutes = alarmMinutes;
 800342a:	687a      	ldr	r2, [r7, #4]
 800342c:	23a6      	movs	r3, #166	; 0xa6
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	58d3      	ldr	r3, [r2, r3]
 8003432:	1cba      	adds	r2, r7, #2
 8003434:	7812      	ldrb	r2, [r2, #0]
 8003436:	705a      	strb	r2, [r3, #1]
	myClocker->sAlarm->AlarmTime.Seconds = 0x0;
 8003438:	687a      	ldr	r2, [r7, #4]
 800343a:	23a6      	movs	r3, #166	; 0xa6
 800343c:	005b      	lsls	r3, r3, #1
 800343e:	58d3      	ldr	r3, [r2, r3]
 8003440:	2200      	movs	r2, #0
 8003442:	709a      	strb	r2, [r3, #2]
	myClocker->sAlarm->AlarmTime.SubSeconds = 0x0;
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	23a6      	movs	r3, #166	; 0xa6
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	58d3      	ldr	r3, [r2, r3]
 800344c:	2200      	movs	r2, #0
 800344e:	605a      	str	r2, [r3, #4]
	myClocker->sAlarm->AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003450:	687a      	ldr	r2, [r7, #4]
 8003452:	23a6      	movs	r3, #166	; 0xa6
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	58d3      	ldr	r3, [r2, r3]
 8003458:	2200      	movs	r2, #0
 800345a:	60da      	str	r2, [r3, #12]
	myClocker->sAlarm->AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800345c:	687a      	ldr	r2, [r7, #4]
 800345e:	23a6      	movs	r3, #166	; 0xa6
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	58d3      	ldr	r3, [r2, r3]
 8003464:	2200      	movs	r2, #0
 8003466:	611a      	str	r2, [r3, #16]
	myClocker->sAlarm->AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_SECONDS;
 8003468:	687a      	ldr	r2, [r7, #4]
 800346a:	23a6      	movs	r3, #166	; 0xa6
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	58d3      	ldr	r3, [r2, r3]
 8003470:	4a15      	ldr	r2, [pc, #84]	; (80034c8 <Clocker_Set_Alarm+0xc4>)
 8003472:	615a      	str	r2, [r3, #20]
	myClocker->sAlarm->AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	23a6      	movs	r3, #166	; 0xa6
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	58d3      	ldr	r3, [r2, r3]
 800347c:	2200      	movs	r2, #0
 800347e:	619a      	str	r2, [r3, #24]
	myClocker->sAlarm->AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8003480:	687a      	ldr	r2, [r7, #4]
 8003482:	23a6      	movs	r3, #166	; 0xa6
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	58d3      	ldr	r3, [r2, r3]
 8003488:	2200      	movs	r2, #0
 800348a:	61da      	str	r2, [r3, #28]
	myClocker->sAlarm->AlarmDateWeekDay = 0x1;
 800348c:	687a      	ldr	r2, [r7, #4]
 800348e:	23a6      	movs	r3, #166	; 0xa6
 8003490:	005b      	lsls	r3, r3, #1
 8003492:	58d3      	ldr	r3, [r2, r3]
 8003494:	2220      	movs	r2, #32
 8003496:	2101      	movs	r1, #1
 8003498:	5499      	strb	r1, [r3, r2]
	myClocker->sAlarm->Alarm = RTC_ALARM_A;
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	23a6      	movs	r3, #166	; 0xa6
 800349e:	005b      	lsls	r3, r3, #1
 80034a0:	58d3      	ldr	r3, [r2, r3]
 80034a2:	2280      	movs	r2, #128	; 0x80
 80034a4:	0052      	lsls	r2, r2, #1
 80034a6:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_RTC_SetAlarm(myClocker->rtcHandle, myClocker->sAlarm, RTC_FORMAT_BCD);
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	23a8      	movs	r3, #168	; 0xa8
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	58d0      	ldr	r0, [r2, r3]
 80034b0:	687a      	ldr	r2, [r7, #4]
 80034b2:	23a6      	movs	r3, #166	; 0xa6
 80034b4:	005b      	lsls	r3, r3, #1
 80034b6:	58d3      	ldr	r3, [r2, r3]
 80034b8:	2201      	movs	r2, #1
 80034ba:	0019      	movs	r1, r3
 80034bc:	f003 fb9e 	bl	8006bfc <HAL_RTC_SetAlarm>
}
 80034c0:	46c0      	nop			; (mov r8, r8)
 80034c2:	46bd      	mov	sp, r7
 80034c4:	b002      	add	sp, #8
 80034c6:	bd80      	pop	{r7, pc}
 80034c8:	80000080 	.word	0x80000080

080034cc <Clocker_Segment_Update>:

void Clocker_Segment_Update(Clocker * myClocker)
{
 80034cc:	b590      	push	{r4, r7, lr}
 80034ce:	b085      	sub	sp, #20
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
	uint8_t tempTime[4] = {0};
 80034d4:	240c      	movs	r4, #12
 80034d6:	193b      	adds	r3, r7, r4
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
	HAL_RTC_GetTime(myClocker->rtcHandle, myClocker->sTime, RTC_FORMAT_BIN);
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	23a8      	movs	r3, #168	; 0xa8
 80034e0:	005b      	lsls	r3, r3, #1
 80034e2:	58d0      	ldr	r0, [r2, r3]
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	23a2      	movs	r3, #162	; 0xa2
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	58d3      	ldr	r3, [r2, r3]
 80034ec:	2200      	movs	r2, #0
 80034ee:	0019      	movs	r1, r3
 80034f0:	f003 fa42 	bl	8006978 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(myClocker->rtcHandle, myClocker->sDate, RTC_FORMAT_BIN);
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	23a8      	movs	r3, #168	; 0xa8
 80034f8:	005b      	lsls	r3, r3, #1
 80034fa:	58d0      	ldr	r0, [r2, r3]
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	23a4      	movs	r3, #164	; 0xa4
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	58d3      	ldr	r3, [r2, r3]
 8003504:	2200      	movs	r2, #0
 8003506:	0019      	movs	r1, r3
 8003508:	f003 fb28 	bl	8006b5c <HAL_RTC_GetDate>
	tempTime[0] = Clocker_Convert_Int_to_Segment((myClocker->sTime->Hours)/10);
 800350c:	687a      	ldr	r2, [r7, #4]
 800350e:	23a2      	movs	r3, #162	; 0xa2
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	58d3      	ldr	r3, [r2, r3]
 8003514:	781b      	ldrb	r3, [r3, #0]
 8003516:	210a      	movs	r1, #10
 8003518:	0018      	movs	r0, r3
 800351a:	f7fc fe1b 	bl	8000154 <__udivsi3>
 800351e:	0003      	movs	r3, r0
 8003520:	b2db      	uxtb	r3, r3
 8003522:	0018      	movs	r0, r3
 8003524:	f000 f876 	bl	8003614 <Clocker_Convert_Int_to_Segment>
 8003528:	0003      	movs	r3, r0
 800352a:	001a      	movs	r2, r3
 800352c:	193b      	adds	r3, r7, r4
 800352e:	701a      	strb	r2, [r3, #0]
	tempTime[1] = Clocker_Convert_Int_to_Segment((myClocker->sTime->Hours)%10);
 8003530:	687a      	ldr	r2, [r7, #4]
 8003532:	23a2      	movs	r3, #162	; 0xa2
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	58d3      	ldr	r3, [r2, r3]
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	210a      	movs	r1, #10
 800353c:	0018      	movs	r0, r3
 800353e:	f7fc fe8f 	bl	8000260 <__aeabi_uidivmod>
 8003542:	000b      	movs	r3, r1
 8003544:	b2db      	uxtb	r3, r3
 8003546:	0018      	movs	r0, r3
 8003548:	f000 f864 	bl	8003614 <Clocker_Convert_Int_to_Segment>
 800354c:	0003      	movs	r3, r0
 800354e:	001a      	movs	r2, r3
 8003550:	193b      	adds	r3, r7, r4
 8003552:	705a      	strb	r2, [r3, #1]
	tempTime[2] = Clocker_Convert_Int_to_Segment((myClocker->sTime->Minutes)/10);
 8003554:	687a      	ldr	r2, [r7, #4]
 8003556:	23a2      	movs	r3, #162	; 0xa2
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	58d3      	ldr	r3, [r2, r3]
 800355c:	785b      	ldrb	r3, [r3, #1]
 800355e:	210a      	movs	r1, #10
 8003560:	0018      	movs	r0, r3
 8003562:	f7fc fdf7 	bl	8000154 <__udivsi3>
 8003566:	0003      	movs	r3, r0
 8003568:	b2db      	uxtb	r3, r3
 800356a:	0018      	movs	r0, r3
 800356c:	f000 f852 	bl	8003614 <Clocker_Convert_Int_to_Segment>
 8003570:	0003      	movs	r3, r0
 8003572:	001a      	movs	r2, r3
 8003574:	193b      	adds	r3, r7, r4
 8003576:	709a      	strb	r2, [r3, #2]
	tempTime[3] = Clocker_Convert_Int_to_Segment((myClocker->sTime->Minutes)%10);
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	23a2      	movs	r3, #162	; 0xa2
 800357c:	005b      	lsls	r3, r3, #1
 800357e:	58d3      	ldr	r3, [r2, r3]
 8003580:	785b      	ldrb	r3, [r3, #1]
 8003582:	210a      	movs	r1, #10
 8003584:	0018      	movs	r0, r3
 8003586:	f7fc fe6b 	bl	8000260 <__aeabi_uidivmod>
 800358a:	000b      	movs	r3, r1
 800358c:	b2db      	uxtb	r3, r3
 800358e:	0018      	movs	r0, r3
 8003590:	f000 f840 	bl	8003614 <Clocker_Convert_Int_to_Segment>
 8003594:	0003      	movs	r3, r0
 8003596:	001a      	movs	r2, r3
 8003598:	193b      	adds	r3, r7, r4
 800359a:	70da      	strb	r2, [r3, #3]
	tm1637_DisplayHandle(7, tempTime);
 800359c:	193b      	adds	r3, r7, r4
 800359e:	0019      	movs	r1, r3
 80035a0:	2007      	movs	r0, #7
 80035a2:	f000 fbdb 	bl	8003d5c <tm1637_DisplayHandle>
}
 80035a6:	46c0      	nop			; (mov r8, r8)
 80035a8:	46bd      	mov	sp, r7
 80035aa:	b005      	add	sp, #20
 80035ac:	bd90      	pop	{r4, r7, pc}

080035ae <Clocker_Change_Screen>:

void Clocker_Change_Screen(Clocker * myClocker)
{
 80035ae:	b580      	push	{r7, lr}
 80035b0:	b082      	sub	sp, #8
 80035b2:	af00      	add	r7, sp, #0
 80035b4:	6078      	str	r0, [r7, #4]
	myClocker->currentScreen++;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	785b      	ldrb	r3, [r3, #1]
 80035ba:	3301      	adds	r3, #1
 80035bc:	b2da      	uxtb	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	705a      	strb	r2, [r3, #1]
	if(myClocker->currentScreen >= 10)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	785b      	ldrb	r3, [r3, #1]
 80035c6:	2b09      	cmp	r3, #9
 80035c8:	d902      	bls.n	80035d0 <Clocker_Change_Screen+0x22>
	{
		myClocker->currentScreen = 0;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	2200      	movs	r2, #0
 80035ce:	705a      	strb	r2, [r3, #1]
	}
	lcd_clear();
 80035d0:	f000 f99a 	bl	8003908 <lcd_clear>
	lcd_put_cur(0, 0);
 80035d4:	2100      	movs	r1, #0
 80035d6:	2000      	movs	r0, #0
 80035d8:	f000 f9a1 	bl	800391e <lcd_put_cur>
	lcd_send_string(myClocker->tableOfScreens[myClocker->currentScreen][0]);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	785b      	ldrb	r3, [r3, #1]
 80035e0:	015b      	lsls	r3, r3, #5
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	18d3      	adds	r3, r2, r3
 80035e6:	3303      	adds	r3, #3
 80035e8:	0018      	movs	r0, r3
 80035ea:	f000 f9f5 	bl	80039d8 <lcd_send_string>
	lcd_put_cur(1, 0);
 80035ee:	2100      	movs	r1, #0
 80035f0:	2001      	movs	r0, #1
 80035f2:	f000 f994 	bl	800391e <lcd_put_cur>
	lcd_send_string(myClocker->tableOfScreens[myClocker->currentScreen][1]);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	785b      	ldrb	r3, [r3, #1]
 80035fa:	015b      	lsls	r3, r3, #5
 80035fc:	3310      	adds	r3, #16
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	18d3      	adds	r3, r2, r3
 8003602:	3303      	adds	r3, #3
 8003604:	0018      	movs	r0, r3
 8003606:	f000 f9e7 	bl	80039d8 <lcd_send_string>
}
 800360a:	46c0      	nop			; (mov r8, r8)
 800360c:	46bd      	mov	sp, r7
 800360e:	b002      	add	sp, #8
 8003610:	bd80      	pop	{r7, pc}
	...

08003614 <Clocker_Convert_Int_to_Segment>:
{
	//tutaj rb
}

uint8_t Clocker_Convert_Int_to_Segment(uint8_t c)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	0002      	movs	r2, r0
 800361c:	1dfb      	adds	r3, r7, #7
 800361e:	701a      	strb	r2, [r3, #0]
	switch(c)
 8003620:	1dfb      	adds	r3, r7, #7
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	2b09      	cmp	r3, #9
 8003626:	d818      	bhi.n	800365a <Clocker_Convert_Int_to_Segment+0x46>
 8003628:	009a      	lsls	r2, r3, #2
 800362a:	4b0e      	ldr	r3, [pc, #56]	; (8003664 <Clocker_Convert_Int_to_Segment+0x50>)
 800362c:	18d3      	adds	r3, r2, r3
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	469f      	mov	pc, r3
	{
		case 0 : return 0x3f;
 8003632:	233f      	movs	r3, #63	; 0x3f
 8003634:	e012      	b.n	800365c <Clocker_Convert_Int_to_Segment+0x48>
		case 1 : return 0x06;
 8003636:	2306      	movs	r3, #6
 8003638:	e010      	b.n	800365c <Clocker_Convert_Int_to_Segment+0x48>
		case 2 : return 0x5b;
 800363a:	235b      	movs	r3, #91	; 0x5b
 800363c:	e00e      	b.n	800365c <Clocker_Convert_Int_to_Segment+0x48>
		case 3 : return 0x4f;
 800363e:	234f      	movs	r3, #79	; 0x4f
 8003640:	e00c      	b.n	800365c <Clocker_Convert_Int_to_Segment+0x48>
		case 4 : return 0x66;
 8003642:	2366      	movs	r3, #102	; 0x66
 8003644:	e00a      	b.n	800365c <Clocker_Convert_Int_to_Segment+0x48>
		case 5 : return 0x6d;
 8003646:	236d      	movs	r3, #109	; 0x6d
 8003648:	e008      	b.n	800365c <Clocker_Convert_Int_to_Segment+0x48>
		case 6 : return 0x7d;
 800364a:	237d      	movs	r3, #125	; 0x7d
 800364c:	e006      	b.n	800365c <Clocker_Convert_Int_to_Segment+0x48>
		case 7 : return 0x07;
 800364e:	2307      	movs	r3, #7
 8003650:	e004      	b.n	800365c <Clocker_Convert_Int_to_Segment+0x48>
		case 8 : return 0x7f;
 8003652:	237f      	movs	r3, #127	; 0x7f
 8003654:	e002      	b.n	800365c <Clocker_Convert_Int_to_Segment+0x48>
		case 9 : return 0x6f;
 8003656:	236f      	movs	r3, #111	; 0x6f
 8003658:	e000      	b.n	800365c <Clocker_Convert_Int_to_Segment+0x48>
	}
	return 0x3f;
 800365a:	233f      	movs	r3, #63	; 0x3f
}
 800365c:	0018      	movs	r0, r3
 800365e:	46bd      	mov	sp, r7
 8003660:	b002      	add	sp, #8
 8003662:	bd80      	pop	{r7, pc}
 8003664:	0800c7ac 	.word	0x0800c7ac

08003668 <Send_cmd>:
# define Version    0xFF
# define Cmd_Len    0x06
# define Feedback   0x00    //If need for Feedback: 0x01,  No Feedback: 0

void Send_cmd (uint8_t cmd, uint8_t Parameter1, uint8_t Parameter2)
{
 8003668:	b590      	push	{r4, r7, lr}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
 800366e:	0004      	movs	r4, r0
 8003670:	0008      	movs	r0, r1
 8003672:	0011      	movs	r1, r2
 8003674:	1dfb      	adds	r3, r7, #7
 8003676:	1c22      	adds	r2, r4, #0
 8003678:	701a      	strb	r2, [r3, #0]
 800367a:	1dbb      	adds	r3, r7, #6
 800367c:	1c02      	adds	r2, r0, #0
 800367e:	701a      	strb	r2, [r3, #0]
 8003680:	1d7b      	adds	r3, r7, #5
 8003682:	1c0a      	adds	r2, r1, #0
 8003684:	701a      	strb	r2, [r3, #0]
	uint16_t Checksum = Version + Cmd_Len + cmd + Feedback + Parameter1 + Parameter2;
 8003686:	1dfb      	adds	r3, r7, #7
 8003688:	781b      	ldrb	r3, [r3, #0]
 800368a:	b29a      	uxth	r2, r3
 800368c:	1dbb      	adds	r3, r7, #6
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	b29b      	uxth	r3, r3
 8003692:	18d3      	adds	r3, r2, r3
 8003694:	b29a      	uxth	r2, r3
 8003696:	1d7b      	adds	r3, r7, #5
 8003698:	781b      	ldrb	r3, [r3, #0]
 800369a:	b29b      	uxth	r3, r3
 800369c:	18d3      	adds	r3, r2, r3
 800369e:	b29a      	uxth	r2, r3
 80036a0:	2016      	movs	r0, #22
 80036a2:	183b      	adds	r3, r7, r0
 80036a4:	3206      	adds	r2, #6
 80036a6:	32ff      	adds	r2, #255	; 0xff
 80036a8:	801a      	strh	r2, [r3, #0]
	Checksum = 0-Checksum;
 80036aa:	183b      	adds	r3, r7, r0
 80036ac:	183a      	adds	r2, r7, r0
 80036ae:	8812      	ldrh	r2, [r2, #0]
 80036b0:	4252      	negs	r2, r2
 80036b2:	801a      	strh	r2, [r3, #0]

	uint8_t CmdSequence[10] = { Start_Byte, Version, Cmd_Len, cmd, Feedback, Parameter1, Parameter2, (Checksum>>8)&0x00ff, (Checksum&0x00ff), End_Byte};
 80036b4:	210c      	movs	r1, #12
 80036b6:	187b      	adds	r3, r7, r1
 80036b8:	227e      	movs	r2, #126	; 0x7e
 80036ba:	701a      	strb	r2, [r3, #0]
 80036bc:	187b      	adds	r3, r7, r1
 80036be:	22ff      	movs	r2, #255	; 0xff
 80036c0:	705a      	strb	r2, [r3, #1]
 80036c2:	187b      	adds	r3, r7, r1
 80036c4:	2206      	movs	r2, #6
 80036c6:	709a      	strb	r2, [r3, #2]
 80036c8:	187b      	adds	r3, r7, r1
 80036ca:	1dfa      	adds	r2, r7, #7
 80036cc:	7812      	ldrb	r2, [r2, #0]
 80036ce:	70da      	strb	r2, [r3, #3]
 80036d0:	187b      	adds	r3, r7, r1
 80036d2:	2200      	movs	r2, #0
 80036d4:	711a      	strb	r2, [r3, #4]
 80036d6:	187b      	adds	r3, r7, r1
 80036d8:	1dba      	adds	r2, r7, #6
 80036da:	7812      	ldrb	r2, [r2, #0]
 80036dc:	715a      	strb	r2, [r3, #5]
 80036de:	187b      	adds	r3, r7, r1
 80036e0:	1d7a      	adds	r2, r7, #5
 80036e2:	7812      	ldrb	r2, [r2, #0]
 80036e4:	719a      	strb	r2, [r3, #6]
 80036e6:	183b      	adds	r3, r7, r0
 80036e8:	881b      	ldrh	r3, [r3, #0]
 80036ea:	0a1b      	lsrs	r3, r3, #8
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	b2da      	uxtb	r2, r3
 80036f0:	187b      	adds	r3, r7, r1
 80036f2:	71da      	strb	r2, [r3, #7]
 80036f4:	183b      	adds	r3, r7, r0
 80036f6:	881b      	ldrh	r3, [r3, #0]
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	187b      	adds	r3, r7, r1
 80036fc:	721a      	strb	r2, [r3, #8]
 80036fe:	187b      	adds	r3, r7, r1
 8003700:	22ef      	movs	r2, #239	; 0xef
 8003702:	725a      	strb	r2, [r3, #9]

	HAL_UART_Transmit(DF_UART, CmdSequence, 10, HAL_MAX_DELAY);
 8003704:	2301      	movs	r3, #1
 8003706:	425b      	negs	r3, r3
 8003708:	1879      	adds	r1, r7, r1
 800370a:	4804      	ldr	r0, [pc, #16]	; (800371c <Send_cmd+0xb4>)
 800370c:	220a      	movs	r2, #10
 800370e:	f004 f993 	bl	8007a38 <HAL_UART_Transmit>
}
 8003712:	46c0      	nop			; (mov r8, r8)
 8003714:	46bd      	mov	sp, r7
 8003716:	b007      	add	sp, #28
 8003718:	bd90      	pop	{r4, r7, pc}
 800371a:	46c0      	nop			; (mov r8, r8)
 800371c:	20000378 	.word	0x20000378

08003720 <DF_PlayFromStart>:

void DF_PlayFromStart(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  Send_cmd(0x03,0x00,0x01);
 8003724:	2201      	movs	r2, #1
 8003726:	2100      	movs	r1, #0
 8003728:	2003      	movs	r0, #3
 800372a:	f7ff ff9d 	bl	8003668 <Send_cmd>
  HAL_Delay(200);
 800372e:	20c8      	movs	r0, #200	; 0xc8
 8003730:	f001 fd04 	bl	800513c <HAL_Delay>
}
 8003734:	46c0      	nop			; (mov r8, r8)
 8003736:	46bd      	mov	sp, r7
 8003738:	bd80      	pop	{r7, pc}

0800373a <DF_Init>:


void DF_Init (uint8_t volume)
{
 800373a:	b580      	push	{r7, lr}
 800373c:	b082      	sub	sp, #8
 800373e:	af00      	add	r7, sp, #0
 8003740:	0002      	movs	r2, r0
 8003742:	1dfb      	adds	r3, r7, #7
 8003744:	701a      	strb	r2, [r3, #0]
	Send_cmd(0x3F, 0x00, Source);
 8003746:	2202      	movs	r2, #2
 8003748:	2100      	movs	r1, #0
 800374a:	203f      	movs	r0, #63	; 0x3f
 800374c:	f7ff ff8c 	bl	8003668 <Send_cmd>
	HAL_Delay(200);
 8003750:	20c8      	movs	r0, #200	; 0xc8
 8003752:	f001 fcf3 	bl	800513c <HAL_Delay>
	Send_cmd(0x06, 0x00, volume);
 8003756:	1dfb      	adds	r3, r7, #7
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	001a      	movs	r2, r3
 800375c:	2100      	movs	r1, #0
 800375e:	2006      	movs	r0, #6
 8003760:	f7ff ff82 	bl	8003668 <Send_cmd>
	HAL_Delay(500);
 8003764:	23fa      	movs	r3, #250	; 0xfa
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	0018      	movs	r0, r3
 800376a:	f001 fce7 	bl	800513c <HAL_Delay>
}
 800376e:	46c0      	nop			; (mov r8, r8)
 8003770:	46bd      	mov	sp, r7
 8003772:	b002      	add	sp, #8
 8003774:	bd80      	pop	{r7, pc}

08003776 <DF_Pause>:
	Send_cmd(0x01, 0x00, 0x00);
	HAL_Delay(200);
}

void DF_Pause (void)
{
 8003776:	b580      	push	{r7, lr}
 8003778:	af00      	add	r7, sp, #0
	Send_cmd(0x0E, 0, 0);
 800377a:	2200      	movs	r2, #0
 800377c:	2100      	movs	r1, #0
 800377e:	200e      	movs	r0, #14
 8003780:	f7ff ff72 	bl	8003668 <Send_cmd>
	HAL_Delay(200);
 8003784:	20c8      	movs	r0, #200	; 0xc8
 8003786:	f001 fcd9 	bl	800513c <HAL_Delay>
}
 800378a:	46c0      	nop			; (mov r8, r8)
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <delay>:
#define timer htim3


extern TIM_HandleTypeDef timer;
void delay (uint16_t us)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	0002      	movs	r2, r0
 8003798:	1dbb      	adds	r3, r7, #6
 800379a:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&timer, 0);
 800379c:	4b08      	ldr	r3, [pc, #32]	; (80037c0 <delay+0x30>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2200      	movs	r2, #0
 80037a2:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&timer) < us);
 80037a4:	46c0      	nop			; (mov r8, r8)
 80037a6:	4b06      	ldr	r3, [pc, #24]	; (80037c0 <delay+0x30>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037ac:	1dbb      	adds	r3, r7, #6
 80037ae:	881b      	ldrh	r3, [r3, #0]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d3f8      	bcc.n	80037a6 <delay+0x16>
}
 80037b4:	46c0      	nop			; (mov r8, r8)
 80037b6:	46c0      	nop			; (mov r8, r8)
 80037b8:	46bd      	mov	sp, r7
 80037ba:	b002      	add	sp, #8
 80037bc:	bd80      	pop	{r7, pc}
 80037be:	46c0      	nop			; (mov r8, r8)
 80037c0:	200002b0 	.word	0x200002b0

080037c4 <send_to_lcd>:

/****************************************************************************************************************************************************************/

void send_to_lcd (char data, int rs)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	0002      	movs	r2, r0
 80037cc:	6039      	str	r1, [r7, #0]
 80037ce:	1dfb      	adds	r3, r7, #7
 80037d0:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(RS_GPIO_Port, RS_Pin, rs);  // rs = 1 for data, rs=0 for command
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	b2da      	uxtb	r2, r3
 80037d6:	23a0      	movs	r3, #160	; 0xa0
 80037d8:	05db      	lsls	r3, r3, #23
 80037da:	2120      	movs	r1, #32
 80037dc:	0018      	movs	r0, r3
 80037de:	f001 ffd2 	bl	8005786 <HAL_GPIO_WritePin>

	/* write the data to the respective pin */
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, ((data>>3)&0x01));
 80037e2:	1dfb      	adds	r3, r7, #7
 80037e4:	781b      	ldrb	r3, [r3, #0]
 80037e6:	08db      	lsrs	r3, r3, #3
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2201      	movs	r2, #1
 80037ec:	4013      	ands	r3, r2
 80037ee:	b2db      	uxtb	r3, r3
 80037f0:	481f      	ldr	r0, [pc, #124]	; (8003870 <send_to_lcd+0xac>)
 80037f2:	001a      	movs	r2, r3
 80037f4:	2110      	movs	r1, #16
 80037f6:	f001 ffc6 	bl	8005786 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, ((data>>2)&0x01));
 80037fa:	1dfb      	adds	r3, r7, #7
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	089b      	lsrs	r3, r3, #2
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2201      	movs	r2, #1
 8003804:	4013      	ands	r3, r2
 8003806:	b2da      	uxtb	r2, r3
 8003808:	2380      	movs	r3, #128	; 0x80
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	4818      	ldr	r0, [pc, #96]	; (8003870 <send_to_lcd+0xac>)
 800380e:	0019      	movs	r1, r3
 8003810:	f001 ffb9 	bl	8005786 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, ((data>>1)&0x01));
 8003814:	1dfb      	adds	r3, r7, #7
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	085b      	lsrs	r3, r3, #1
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2201      	movs	r2, #1
 800381e:	4013      	ands	r3, r2
 8003820:	b2db      	uxtb	r3, r3
 8003822:	4814      	ldr	r0, [pc, #80]	; (8003874 <send_to_lcd+0xb0>)
 8003824:	001a      	movs	r2, r3
 8003826:	2180      	movs	r1, #128	; 0x80
 8003828:	f001 ffad 	bl	8005786 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, ((data>>0)&0x01));
 800382c:	1dfb      	adds	r3, r7, #7
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	2201      	movs	r2, #1
 8003832:	4013      	ands	r3, r2
 8003834:	b2db      	uxtb	r3, r3
 8003836:	480e      	ldr	r0, [pc, #56]	; (8003870 <send_to_lcd+0xac>)
 8003838:	001a      	movs	r2, r3
 800383a:	2140      	movs	r1, #64	; 0x40
 800383c:	f001 ffa3 	bl	8005786 <HAL_GPIO_WritePin>

	/* Toggle EN PIN to send the data
	 * if the HCLK > 100 MHz, use the  20 us delay
	 * if the LCD still doesn't work, increase the delay to 50, 80 or 100..
	 */
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 1);
 8003840:	23a0      	movs	r3, #160	; 0xa0
 8003842:	05db      	lsls	r3, r3, #23
 8003844:	2201      	movs	r2, #1
 8003846:	2180      	movs	r1, #128	; 0x80
 8003848:	0018      	movs	r0, r3
 800384a:	f001 ff9c 	bl	8005786 <HAL_GPIO_WritePin>
	delay (20);
 800384e:	2014      	movs	r0, #20
 8003850:	f7ff ff9e 	bl	8003790 <delay>
	HAL_GPIO_WritePin(EN_GPIO_Port, EN_Pin, 0);
 8003854:	23a0      	movs	r3, #160	; 0xa0
 8003856:	05db      	lsls	r3, r3, #23
 8003858:	2200      	movs	r2, #0
 800385a:	2180      	movs	r1, #128	; 0x80
 800385c:	0018      	movs	r0, r3
 800385e:	f001 ff92 	bl	8005786 <HAL_GPIO_WritePin>
	delay (20);
 8003862:	2014      	movs	r0, #20
 8003864:	f7ff ff94 	bl	8003790 <delay>
}
 8003868:	46c0      	nop			; (mov r8, r8)
 800386a:	46bd      	mov	sp, r7
 800386c:	b002      	add	sp, #8
 800386e:	bd80      	pop	{r7, pc}
 8003870:	50000400 	.word	0x50000400
 8003874:	50000800 	.word	0x50000800

08003878 <lcd_send_cmd>:

void lcd_send_cmd (char cmd)
{
 8003878:	b590      	push	{r4, r7, lr}
 800387a:	b085      	sub	sp, #20
 800387c:	af00      	add	r7, sp, #0
 800387e:	0002      	movs	r2, r0
 8003880:	1dfb      	adds	r3, r7, #7
 8003882:	701a      	strb	r2, [r3, #0]
    char datatosend;

    /* send upper nibble first */
    datatosend = ((cmd>>4)&0x0f);
 8003884:	200f      	movs	r0, #15
 8003886:	183b      	adds	r3, r7, r0
 8003888:	1dfa      	adds	r2, r7, #7
 800388a:	7812      	ldrb	r2, [r2, #0]
 800388c:	0912      	lsrs	r2, r2, #4
 800388e:	701a      	strb	r2, [r3, #0]
    send_to_lcd(datatosend,0);  // RS must be 0 while sending command
 8003890:	0004      	movs	r4, r0
 8003892:	183b      	adds	r3, r7, r0
 8003894:	781b      	ldrb	r3, [r3, #0]
 8003896:	2100      	movs	r1, #0
 8003898:	0018      	movs	r0, r3
 800389a:	f7ff ff93 	bl	80037c4 <send_to_lcd>

    /* send Lower Nibble */
    datatosend = ((cmd)&0x0f);
 800389e:	0020      	movs	r0, r4
 80038a0:	183b      	adds	r3, r7, r0
 80038a2:	1dfa      	adds	r2, r7, #7
 80038a4:	7812      	ldrb	r2, [r2, #0]
 80038a6:	210f      	movs	r1, #15
 80038a8:	400a      	ands	r2, r1
 80038aa:	701a      	strb	r2, [r3, #0]
	send_to_lcd(datatosend, 0);
 80038ac:	183b      	adds	r3, r7, r0
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	2100      	movs	r1, #0
 80038b2:	0018      	movs	r0, r3
 80038b4:	f7ff ff86 	bl	80037c4 <send_to_lcd>
}
 80038b8:	46c0      	nop			; (mov r8, r8)
 80038ba:	46bd      	mov	sp, r7
 80038bc:	b005      	add	sp, #20
 80038be:	bd90      	pop	{r4, r7, pc}

080038c0 <lcd_send_data>:

void lcd_send_data (char data)
{
 80038c0:	b590      	push	{r4, r7, lr}
 80038c2:	b085      	sub	sp, #20
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	0002      	movs	r2, r0
 80038c8:	1dfb      	adds	r3, r7, #7
 80038ca:	701a      	strb	r2, [r3, #0]
	char datatosend;

	/* send higher nibble */
	datatosend = ((data>>4)&0x0f);
 80038cc:	200f      	movs	r0, #15
 80038ce:	183b      	adds	r3, r7, r0
 80038d0:	1dfa      	adds	r2, r7, #7
 80038d2:	7812      	ldrb	r2, [r2, #0]
 80038d4:	0912      	lsrs	r2, r2, #4
 80038d6:	701a      	strb	r2, [r3, #0]
	send_to_lcd(datatosend, 1);  // rs =1 for sending data
 80038d8:	0004      	movs	r4, r0
 80038da:	183b      	adds	r3, r7, r0
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	2101      	movs	r1, #1
 80038e0:	0018      	movs	r0, r3
 80038e2:	f7ff ff6f 	bl	80037c4 <send_to_lcd>

	/* send Lower nibble */
	datatosend = ((data)&0x0f);
 80038e6:	0020      	movs	r0, r4
 80038e8:	183b      	adds	r3, r7, r0
 80038ea:	1dfa      	adds	r2, r7, #7
 80038ec:	7812      	ldrb	r2, [r2, #0]
 80038ee:	210f      	movs	r1, #15
 80038f0:	400a      	ands	r2, r1
 80038f2:	701a      	strb	r2, [r3, #0]
	send_to_lcd(datatosend, 1);
 80038f4:	183b      	adds	r3, r7, r0
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	2101      	movs	r1, #1
 80038fa:	0018      	movs	r0, r3
 80038fc:	f7ff ff62 	bl	80037c4 <send_to_lcd>
}
 8003900:	46c0      	nop			; (mov r8, r8)
 8003902:	46bd      	mov	sp, r7
 8003904:	b005      	add	sp, #20
 8003906:	bd90      	pop	{r4, r7, pc}

08003908 <lcd_clear>:

void lcd_clear (void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	af00      	add	r7, sp, #0
	lcd_send_cmd(0x01);
 800390c:	2001      	movs	r0, #1
 800390e:	f7ff ffb3 	bl	8003878 <lcd_send_cmd>
	HAL_Delay(2);
 8003912:	2002      	movs	r0, #2
 8003914:	f001 fc12 	bl	800513c <HAL_Delay>
}
 8003918:	46c0      	nop			; (mov r8, r8)
 800391a:	46bd      	mov	sp, r7
 800391c:	bd80      	pop	{r7, pc}

0800391e <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 800391e:	b580      	push	{r7, lr}
 8003920:	b082      	sub	sp, #8
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
 8003926:	6039      	str	r1, [r7, #0]
    switch (row)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d003      	beq.n	8003936 <lcd_put_cur+0x18>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2b01      	cmp	r3, #1
 8003932:	d005      	beq.n	8003940 <lcd_put_cur+0x22>
 8003934:	e009      	b.n	800394a <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	2280      	movs	r2, #128	; 0x80
 800393a:	4313      	orrs	r3, r2
 800393c:	603b      	str	r3, [r7, #0]
            break;
 800393e:	e004      	b.n	800394a <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	22c0      	movs	r2, #192	; 0xc0
 8003944:	4313      	orrs	r3, r2
 8003946:	603b      	str	r3, [r7, #0]
            break;
 8003948:	46c0      	nop			; (mov r8, r8)
    }

    lcd_send_cmd (col);
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	b2db      	uxtb	r3, r3
 800394e:	0018      	movs	r0, r3
 8003950:	f7ff ff92 	bl	8003878 <lcd_send_cmd>
}
 8003954:	46c0      	nop			; (mov r8, r8)
 8003956:	46bd      	mov	sp, r7
 8003958:	b002      	add	sp, #8
 800395a:	bd80      	pop	{r7, pc}

0800395c <lcd_init>:


void lcd_init (void)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8003960:	2032      	movs	r0, #50	; 0x32
 8003962:	f001 fbeb 	bl	800513c <HAL_Delay>
	lcd_send_cmd (0x30);
 8003966:	2030      	movs	r0, #48	; 0x30
 8003968:	f7ff ff86 	bl	8003878 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 800396c:	2005      	movs	r0, #5
 800396e:	f001 fbe5 	bl	800513c <HAL_Delay>
	lcd_send_cmd (0x30);
 8003972:	2030      	movs	r0, #48	; 0x30
 8003974:	f7ff ff80 	bl	8003878 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8003978:	2001      	movs	r0, #1
 800397a:	f001 fbdf 	bl	800513c <HAL_Delay>
	lcd_send_cmd (0x30);
 800397e:	2030      	movs	r0, #48	; 0x30
 8003980:	f7ff ff7a 	bl	8003878 <lcd_send_cmd>
	HAL_Delay(10);
 8003984:	200a      	movs	r0, #10
 8003986:	f001 fbd9 	bl	800513c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 800398a:	2020      	movs	r0, #32
 800398c:	f7ff ff74 	bl	8003878 <lcd_send_cmd>
	HAL_Delay(10);
 8003990:	200a      	movs	r0, #10
 8003992:	f001 fbd3 	bl	800513c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8003996:	2028      	movs	r0, #40	; 0x28
 8003998:	f7ff ff6e 	bl	8003878 <lcd_send_cmd>
	HAL_Delay(1);
 800399c:	2001      	movs	r0, #1
 800399e:	f001 fbcd 	bl	800513c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 80039a2:	2008      	movs	r0, #8
 80039a4:	f7ff ff68 	bl	8003878 <lcd_send_cmd>
	HAL_Delay(1);
 80039a8:	2001      	movs	r0, #1
 80039aa:	f001 fbc7 	bl	800513c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 80039ae:	2001      	movs	r0, #1
 80039b0:	f7ff ff62 	bl	8003878 <lcd_send_cmd>
	HAL_Delay(1);
 80039b4:	2001      	movs	r0, #1
 80039b6:	f001 fbc1 	bl	800513c <HAL_Delay>
	HAL_Delay(1);
 80039ba:	2001      	movs	r0, #1
 80039bc:	f001 fbbe 	bl	800513c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 80039c0:	2006      	movs	r0, #6
 80039c2:	f7ff ff59 	bl	8003878 <lcd_send_cmd>
	HAL_Delay(1);
 80039c6:	2001      	movs	r0, #1
 80039c8:	f001 fbb8 	bl	800513c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 80039cc:	200c      	movs	r0, #12
 80039ce:	f7ff ff53 	bl	8003878 <lcd_send_cmd>
}
 80039d2:	46c0      	nop			; (mov r8, r8)
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bd80      	pop	{r7, pc}

080039d8 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80039e0:	e006      	b.n	80039f0 <lcd_send_string+0x18>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	607a      	str	r2, [r7, #4]
 80039e8:	781b      	ldrb	r3, [r3, #0]
 80039ea:	0018      	movs	r0, r3
 80039ec:	f7ff ff68 	bl	80038c0 <lcd_send_data>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d1f4      	bne.n	80039e2 <lcd_send_string+0xa>
}
 80039f8:	46c0      	nop			; (mov r8, r8)
 80039fa:	46c0      	nop			; (mov r8, r8)
 80039fc:	46bd      	mov	sp, r7
 80039fe:	b002      	add	sp, #8
 8003a00:	bd80      	pop	{r7, pc}
	...

08003a04 <tm1637_CLKhigh>:

extern uint32_t Timer1;
extern uint8_t CurrentDisplay[4];
extern uint8_t tm1637_Segments[8];
void tm1637_CLKhigh()
{																	  	//SCL high period
 8003a04:	b580      	push	{r7, lr}
 8003a06:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);		  	//Setting SCL frequency
 8003a08:	2380      	movs	r3, #128	; 0x80
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	480a      	ldr	r0, [pc, #40]	; (8003a38 <tm1637_CLKhigh+0x34>)
 8003a0e:	2201      	movs	r2, #1
 8003a10:	0019      	movs	r1, r3
 8003a12:	f001 feb8 	bl	8005786 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8003a16:	2380      	movs	r3, #128	; 0x80
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	4807      	ldr	r0, [pc, #28]	; (8003a38 <tm1637_CLKhigh+0x34>)
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	0019      	movs	r1, r3
 8003a20:	f001 feb1 	bl	8005786 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_SET);
 8003a24:	2380      	movs	r3, #128	; 0x80
 8003a26:	005b      	lsls	r3, r3, #1
 8003a28:	4803      	ldr	r0, [pc, #12]	; (8003a38 <tm1637_CLKhigh+0x34>)
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	0019      	movs	r1, r3
 8003a2e:	f001 feaa 	bl	8005786 <HAL_GPIO_WritePin>
}
 8003a32:	46c0      	nop			; (mov r8, r8)
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}
 8003a38:	50000400 	.word	0x50000400

08003a3c <tm1637_CLKlow>:
void tm1637_CLKlow()
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);		//SCL low period
 8003a40:	2380      	movs	r3, #128	; 0x80
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	480a      	ldr	r0, [pc, #40]	; (8003a70 <tm1637_CLKlow+0x34>)
 8003a46:	2200      	movs	r2, #0
 8003a48:	0019      	movs	r1, r3
 8003a4a:	f001 fe9c 	bl	8005786 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8003a4e:	2380      	movs	r3, #128	; 0x80
 8003a50:	005b      	lsls	r3, r3, #1
 8003a52:	4807      	ldr	r0, [pc, #28]	; (8003a70 <tm1637_CLKlow+0x34>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	0019      	movs	r1, r3
 8003a58:	f001 fe95 	bl	8005786 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SCLK_GPIO_Port, SCLK_Pin, GPIO_PIN_RESET);
 8003a5c:	2380      	movs	r3, #128	; 0x80
 8003a5e:	005b      	lsls	r3, r3, #1
 8003a60:	4803      	ldr	r0, [pc, #12]	; (8003a70 <tm1637_CLKlow+0x34>)
 8003a62:	2200      	movs	r2, #0
 8003a64:	0019      	movs	r1, r3
 8003a66:	f001 fe8e 	bl	8005786 <HAL_GPIO_WritePin>
}
 8003a6a:	46c0      	nop			; (mov r8, r8)
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	50000400 	.word	0x50000400

08003a74 <tm1637_SDOhigh>:
void tm1637_SDOhigh()
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);			//SDO high period
 8003a78:	2380      	movs	r3, #128	; 0x80
 8003a7a:	009b      	lsls	r3, r3, #2
 8003a7c:	480a      	ldr	r0, [pc, #40]	; (8003aa8 <tm1637_SDOhigh+0x34>)
 8003a7e:	2201      	movs	r2, #1
 8003a80:	0019      	movs	r1, r3
 8003a82:	f001 fe80 	bl	8005786 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 8003a86:	2380      	movs	r3, #128	; 0x80
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4807      	ldr	r0, [pc, #28]	; (8003aa8 <tm1637_SDOhigh+0x34>)
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	0019      	movs	r1, r3
 8003a90:	f001 fe79 	bl	8005786 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_SET);
 8003a94:	2380      	movs	r3, #128	; 0x80
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	4803      	ldr	r0, [pc, #12]	; (8003aa8 <tm1637_SDOhigh+0x34>)
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	0019      	movs	r1, r3
 8003a9e:	f001 fe72 	bl	8005786 <HAL_GPIO_WritePin>
}
 8003aa2:	46c0      	nop			; (mov r8, r8)
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	50000400 	.word	0x50000400

08003aac <tm1637_SDOlow>:
void tm1637_SDOlow()
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);			//SDO low period
 8003ab0:	2380      	movs	r3, #128	; 0x80
 8003ab2:	009b      	lsls	r3, r3, #2
 8003ab4:	480a      	ldr	r0, [pc, #40]	; (8003ae0 <tm1637_SDOlow+0x34>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	0019      	movs	r1, r3
 8003aba:	f001 fe64 	bl	8005786 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 8003abe:	2380      	movs	r3, #128	; 0x80
 8003ac0:	009b      	lsls	r3, r3, #2
 8003ac2:	4807      	ldr	r0, [pc, #28]	; (8003ae0 <tm1637_SDOlow+0x34>)
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	0019      	movs	r1, r3
 8003ac8:	f001 fe5d 	bl	8005786 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SDO_GPIO_Port, SDO_Pin, GPIO_PIN_RESET);
 8003acc:	2380      	movs	r3, #128	; 0x80
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	4803      	ldr	r0, [pc, #12]	; (8003ae0 <tm1637_SDOlow+0x34>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	0019      	movs	r1, r3
 8003ad6:	f001 fe56 	bl	8005786 <HAL_GPIO_WritePin>
}
 8003ada:	46c0      	nop			; (mov r8, r8)
 8003adc:	46bd      	mov	sp, r7
 8003ade:	bd80      	pop	{r7, pc}
 8003ae0:	50000400 	.word	0x50000400

08003ae4 <tm1637_StartPacket>:
void tm1637_StartPacket()												//Lower SDO line while CLK line is high
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
	tm1637_CLKhigh();
 8003ae8:	f7ff ff8c 	bl	8003a04 <tm1637_CLKhigh>

	tm1637_SDOhigh();
 8003aec:	f7ff ffc2 	bl	8003a74 <tm1637_SDOhigh>
	tm1637_SDOlow();
 8003af0:	f7ff ffdc 	bl	8003aac <tm1637_SDOlow>

	tm1637_CLKlow();
 8003af4:	f7ff ffa2 	bl	8003a3c <tm1637_CLKlow>
}
 8003af8:	46c0      	nop			; (mov r8, r8)
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <tm1637_EndPacket>:
void tm1637_EndPacket()													//SDO line is pulled high while SCL line is high
{
 8003afe:	b580      	push	{r7, lr}
 8003b00:	af00      	add	r7, sp, #0
	tm1637_CLKlow();
 8003b02:	f7ff ff9b 	bl	8003a3c <tm1637_CLKlow>
	tm1637_SDOlow();
 8003b06:	f7ff ffd1 	bl	8003aac <tm1637_SDOlow>

	tm1637_CLKhigh();
 8003b0a:	f7ff ff7b 	bl	8003a04 <tm1637_CLKhigh>
	tm1637_SDOhigh();
 8003b0e:	f7ff ffb1 	bl	8003a74 <tm1637_SDOhigh>
}
 8003b12:	46c0      	nop			; (mov r8, r8)
 8003b14:	46bd      	mov	sp, r7
 8003b16:	bd80      	pop	{r7, pc}

08003b18 <tm1637_DataOut>:
void tm1637_DataOut(uint8_t *tm1637_TxBuffer)							//Low level data transfer function
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b084      	sub	sp, #16
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]

	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 8003b20:	230f      	movs	r3, #15
 8003b22:	18fb      	adds	r3, r7, r3
 8003b24:	2200      	movs	r2, #0
 8003b26:	701a      	strb	r2, [r3, #0]
 8003b28:	e01a      	b.n	8003b60 <tm1637_DataOut+0x48>
	{
		tm1637_CLKlow();
 8003b2a:	f7ff ff87 	bl	8003a3c <tm1637_CLKlow>
		if(tm1637_TxBuffer[j] == GPIO_PIN_SET)							//Check logic level
 8003b2e:	230f      	movs	r3, #15
 8003b30:	18fb      	adds	r3, r7, r3
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	b25b      	sxtb	r3, r3
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	18d3      	adds	r3, r2, r3
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d102      	bne.n	8003b46 <tm1637_DataOut+0x2e>
		{
			tm1637_SDOhigh();
 8003b40:	f7ff ff98 	bl	8003a74 <tm1637_SDOhigh>
 8003b44:	e001      	b.n	8003b4a <tm1637_DataOut+0x32>

		}
		else
		{
			tm1637_SDOlow();
 8003b46:	f7ff ffb1 	bl	8003aac <tm1637_SDOlow>

		}
		tm1637_CLKhigh();
 8003b4a:	f7ff ff5b 	bl	8003a04 <tm1637_CLKhigh>
	for(int8_t j = 0; j < PACKET_SIZE; j++)								//Send least significant bit first
 8003b4e:	210f      	movs	r1, #15
 8003b50:	187b      	adds	r3, r7, r1
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	b25b      	sxtb	r3, r3
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	3301      	adds	r3, #1
 8003b5a:	b2da      	uxtb	r2, r3
 8003b5c:	187b      	adds	r3, r7, r1
 8003b5e:	701a      	strb	r2, [r3, #0]
 8003b60:	230f      	movs	r3, #15
 8003b62:	18fb      	adds	r3, r7, r3
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	b25b      	sxtb	r3, r3
 8003b68:	2b07      	cmp	r3, #7
 8003b6a:	ddde      	ble.n	8003b2a <tm1637_DataOut+0x12>
	} 
}
 8003b6c:	46c0      	nop			; (mov r8, r8)
 8003b6e:	46c0      	nop			; (mov r8, r8)
 8003b70:	46bd      	mov	sp, r7
 8003b72:	b004      	add	sp, #16
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <tm1637_TxCommand>:
void tm1637_TxCommand(uint8_t *Command)
{																		//Handles high level (bit by bit) transmission operation
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b086      	sub	sp, #24
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
	uint8_t ByteData[8] = {0};
 8003b7e:	230c      	movs	r3, #12
 8003b80:	18fb      	adds	r3, r7, r3
 8003b82:	2200      	movs	r2, #0
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	2200      	movs	r2, #0
 8003b88:	605a      	str	r2, [r3, #4]

	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8003b8a:	2317      	movs	r3, #23
 8003b8c:	18fb      	adds	r3, r7, r3
 8003b8e:	2200      	movs	r2, #0
 8003b90:	701a      	strb	r2, [r3, #0]
 8003b92:	e018      	b.n	8003bc6 <tm1637_TxCommand+0x50>
	{

		ByteData[i] = (Command[0] & (0x01 << i)) && 1;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	781b      	ldrb	r3, [r3, #0]
 8003b98:	001a      	movs	r2, r3
 8003b9a:	2117      	movs	r1, #23
 8003b9c:	187b      	adds	r3, r7, r1
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	411a      	asrs	r2, r3
 8003ba2:	0013      	movs	r3, r2
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	1e5a      	subs	r2, r3, #1
 8003baa:	4193      	sbcs	r3, r2
 8003bac:	b2da      	uxtb	r2, r3
 8003bae:	0008      	movs	r0, r1
 8003bb0:	187b      	adds	r3, r7, r1
 8003bb2:	781b      	ldrb	r3, [r3, #0]
 8003bb4:	0011      	movs	r1, r2
 8003bb6:	220c      	movs	r2, #12
 8003bb8:	18ba      	adds	r2, r7, r2
 8003bba:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < PACKET_SIZE; i++)
 8003bbc:	183b      	adds	r3, r7, r0
 8003bbe:	781a      	ldrb	r2, [r3, #0]
 8003bc0:	183b      	adds	r3, r7, r0
 8003bc2:	3201      	adds	r2, #1
 8003bc4:	701a      	strb	r2, [r3, #0]
 8003bc6:	2317      	movs	r3, #23
 8003bc8:	18fb      	adds	r3, r7, r3
 8003bca:	781b      	ldrb	r3, [r3, #0]
 8003bcc:	2b07      	cmp	r3, #7
 8003bce:	d9e1      	bls.n	8003b94 <tm1637_TxCommand+0x1e>

																		//Convert from byte to bit per array element
	}

	tm1637_StartPacket();												//Send start packet bit
 8003bd0:	f7ff ff88 	bl	8003ae4 <tm1637_StartPacket>
	tm1637_DataOut(ByteData);											//Send one byte
 8003bd4:	230c      	movs	r3, #12
 8003bd6:	18fb      	adds	r3, r7, r3
 8003bd8:	0018      	movs	r0, r3
 8003bda:	f7ff ff9d 	bl	8003b18 <tm1637_DataOut>
	tm1637_CLKlow();													//Send one CLK for acknowledgment
 8003bde:	f7ff ff2d 	bl	8003a3c <tm1637_CLKlow>
	tm1637_CLKhigh();
 8003be2:	f7ff ff0f 	bl	8003a04 <tm1637_CLKhigh>
	tm1637_ACKcheck();													//wait for acknowledgment.
 8003be6:	f000 f89f 	bl	8003d28 <tm1637_ACKcheck>
	if((Command[0] & 0xC0) != (0xC0))										//Check if the received packet is not an address.
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	001a      	movs	r2, r3
 8003bf0:	23c0      	movs	r3, #192	; 0xc0
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	2bc0      	cmp	r3, #192	; 0xc0
 8003bf6:	d001      	beq.n	8003bfc <tm1637_TxCommand+0x86>
	{
		tm1637_EndPacket();
 8003bf8:	f7ff ff81 	bl	8003afe <tm1637_EndPacket>
	}

}
 8003bfc:	46c0      	nop			; (mov r8, r8)
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	b006      	add	sp, #24
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <tm1637_TxData>:
void tm1637_TxData(uint8_t *Data, uint8_t PacketSize)
{																		//Handles high level (bit by bit) transmission operation
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b086      	sub	sp, #24
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	000a      	movs	r2, r1
 8003c0e:	1cfb      	adds	r3, r7, #3
 8003c10:	701a      	strb	r2, [r3, #0]
	uint8_t ByteData[8] = {0};
 8003c12:	230c      	movs	r3, #12
 8003c14:	18fb      	adds	r3, r7, r3
 8003c16:	2200      	movs	r2, #0
 8003c18:	601a      	str	r2, [r3, #0]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	605a      	str	r2, [r3, #4]

	for(uint8_t i = 0; i < PacketSize; i++)
 8003c1e:	2317      	movs	r3, #23
 8003c20:	18fb      	adds	r3, r7, r3
 8003c22:	2200      	movs	r2, #0
 8003c24:	701a      	strb	r2, [r3, #0]
 8003c26:	e037      	b.n	8003c98 <tm1637_TxData+0x94>
	{
		for(uint8_t j = 0; j < 8; j++)
 8003c28:	2316      	movs	r3, #22
 8003c2a:	18fb      	adds	r3, r7, r3
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	701a      	strb	r2, [r3, #0]
 8003c30:	e01c      	b.n	8003c6c <tm1637_TxData+0x68>
		{
			ByteData[j] = (Data[i] & (0x01 << j)) && 1;
 8003c32:	2317      	movs	r3, #23
 8003c34:	18fb      	adds	r3, r7, r3
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	18d3      	adds	r3, r2, r3
 8003c3c:	781b      	ldrb	r3, [r3, #0]
 8003c3e:	001a      	movs	r2, r3
 8003c40:	2116      	movs	r1, #22
 8003c42:	187b      	adds	r3, r7, r1
 8003c44:	781b      	ldrb	r3, [r3, #0]
 8003c46:	411a      	asrs	r2, r3
 8003c48:	0013      	movs	r3, r2
 8003c4a:	2201      	movs	r2, #1
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	1e5a      	subs	r2, r3, #1
 8003c50:	4193      	sbcs	r3, r2
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	0008      	movs	r0, r1
 8003c56:	187b      	adds	r3, r7, r1
 8003c58:	781b      	ldrb	r3, [r3, #0]
 8003c5a:	0011      	movs	r1, r2
 8003c5c:	220c      	movs	r2, #12
 8003c5e:	18ba      	adds	r2, r7, r2
 8003c60:	54d1      	strb	r1, [r2, r3]
		for(uint8_t j = 0; j < 8; j++)
 8003c62:	183b      	adds	r3, r7, r0
 8003c64:	781a      	ldrb	r2, [r3, #0]
 8003c66:	183b      	adds	r3, r7, r0
 8003c68:	3201      	adds	r2, #1
 8003c6a:	701a      	strb	r2, [r3, #0]
 8003c6c:	2316      	movs	r3, #22
 8003c6e:	18fb      	adds	r3, r7, r3
 8003c70:	781b      	ldrb	r3, [r3, #0]
 8003c72:	2b07      	cmp	r3, #7
 8003c74:	d9dd      	bls.n	8003c32 <tm1637_TxData+0x2e>
		}
		tm1637_DataOut(ByteData);
 8003c76:	230c      	movs	r3, #12
 8003c78:	18fb      	adds	r3, r7, r3
 8003c7a:	0018      	movs	r0, r3
 8003c7c:	f7ff ff4c 	bl	8003b18 <tm1637_DataOut>
		tm1637_CLKlow();
 8003c80:	f7ff fedc 	bl	8003a3c <tm1637_CLKlow>
		tm1637_CLKhigh();
 8003c84:	f7ff febe 	bl	8003a04 <tm1637_CLKhigh>
		tm1637_ACKcheck();												//Transmit byte by byte
 8003c88:	f000 f84e 	bl	8003d28 <tm1637_ACKcheck>
	for(uint8_t i = 0; i < PacketSize; i++)
 8003c8c:	2117      	movs	r1, #23
 8003c8e:	187b      	adds	r3, r7, r1
 8003c90:	781a      	ldrb	r2, [r3, #0]
 8003c92:	187b      	adds	r3, r7, r1
 8003c94:	3201      	adds	r2, #1
 8003c96:	701a      	strb	r2, [r3, #0]
 8003c98:	2317      	movs	r3, #23
 8003c9a:	18fa      	adds	r2, r7, r3
 8003c9c:	1cfb      	adds	r3, r7, #3
 8003c9e:	7812      	ldrb	r2, [r2, #0]
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d3c0      	bcc.n	8003c28 <tm1637_TxData+0x24>

	}
	tm1637_EndPacket();													//Send end packet at the end of data transmission.
 8003ca6:	f7ff ff2a 	bl	8003afe <tm1637_EndPacket>


}
 8003caa:	46c0      	nop			; (mov r8, r8)
 8003cac:	46bd      	mov	sp, r7
 8003cae:	b006      	add	sp, #24
 8003cb0:	bd80      	pop	{r7, pc}
	...

08003cb4 <tm1637_Initialize>:
void tm1637_Initialize(uint8_t Direction)								//Since SDI line is doing both transmission and reception
{																		//the corresponding GPIO pin must be reinitialized on the run
 8003cb4:	b590      	push	{r4, r7, lr}
 8003cb6:	b089      	sub	sp, #36	; 0x24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	0002      	movs	r2, r0
 8003cbc:	1dfb      	adds	r3, r7, #7
 8003cbe:	701a      	strb	r2, [r3, #0]
	GPIO_InitTypeDef GPIO_InitStruct = {0};								//To read ACK from TM1637 and to write data to it
 8003cc0:	240c      	movs	r4, #12
 8003cc2:	193b      	adds	r3, r7, r4
 8003cc4:	0018      	movs	r0, r3
 8003cc6:	2314      	movs	r3, #20
 8003cc8:	001a      	movs	r2, r3
 8003cca:	2100      	movs	r1, #0
 8003ccc:	f006 fe34 	bl	800a938 <memset>
	GPIO_InitStruct.Pin = SCLK_Pin;
 8003cd0:	0021      	movs	r1, r4
 8003cd2:	187b      	adds	r3, r7, r1
 8003cd4:	2280      	movs	r2, #128	; 0x80
 8003cd6:	0052      	lsls	r2, r2, #1
 8003cd8:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cda:	187b      	adds	r3, r7, r1
 8003cdc:	2200      	movs	r2, #0
 8003cde:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ce0:	187b      	adds	r3, r7, r1
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	60da      	str	r2, [r3, #12]
	switch (Direction)													//Depending on the function input initialize the pin as input or output
 8003ce6:	1dfb      	adds	r3, r7, #7
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d00b      	beq.n	8003d06 <tm1637_Initialize+0x52>
 8003cee:	2b01      	cmp	r3, #1
 8003cf0:	d114      	bne.n	8003d1c <tm1637_Initialize+0x68>
	{
		case DISPLAY2STM:
			GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003cf2:	187b      	adds	r3, r7, r1
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	605a      	str	r2, [r3, #4]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003cf8:	187b      	adds	r3, r7, r1
 8003cfa:	4a0a      	ldr	r2, [pc, #40]	; (8003d24 <tm1637_Initialize+0x70>)
 8003cfc:	0019      	movs	r1, r3
 8003cfe:	0010      	movs	r0, r2
 8003d00:	f001 fba6 	bl	8005450 <HAL_GPIO_Init>
			break;
 8003d04:	e00a      	b.n	8003d1c <tm1637_Initialize+0x68>
		case STM2DISPLAY:
			GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d06:	210c      	movs	r1, #12
 8003d08:	187b      	adds	r3, r7, r1
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	605a      	str	r2, [r3, #4]
			HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003d0e:	187b      	adds	r3, r7, r1
 8003d10:	4a04      	ldr	r2, [pc, #16]	; (8003d24 <tm1637_Initialize+0x70>)
 8003d12:	0019      	movs	r1, r3
 8003d14:	0010      	movs	r0, r2
 8003d16:	f001 fb9b 	bl	8005450 <HAL_GPIO_Init>
			break;
 8003d1a:	46c0      	nop			; (mov r8, r8)

	}

}
 8003d1c:	46c0      	nop			; (mov r8, r8)
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	b009      	add	sp, #36	; 0x24
 8003d22:	bd90      	pop	{r4, r7, pc}
 8003d24:	50000c00 	.word	0x50000c00

08003d28 <tm1637_ACKcheck>:
void tm1637_ACKcheck()
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	af00      	add	r7, sp, #0
	//Wait for acknowledgment bit
	tm1637_Initialize(DISPLAY2STM);										//initialize pin as input
 8003d2c:	2001      	movs	r0, #1
 8003d2e:	f7ff ffc1 	bl	8003cb4 <tm1637_Initialize>
	tm1637_CLKlow();													//lower CLK line
 8003d32:	f7ff fe83 	bl	8003a3c <tm1637_CLKlow>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 8003d36:	e002      	b.n	8003d3e <tm1637_ACKcheck+0x16>
	tm1637_Initialize(STM2DISPLAY);										//initialize pin as output for data transfer
 8003d38:	2000      	movs	r0, #0
 8003d3a:	f7ff ffbb 	bl	8003cb4 <tm1637_Initialize>
	while(HAL_GPIO_ReadPin(SCLK_GPIO_Port, SCLK_Pin))					//Wait until ACK bit is received
 8003d3e:	2380      	movs	r3, #128	; 0x80
 8003d40:	005b      	lsls	r3, r3, #1
 8003d42:	4a05      	ldr	r2, [pc, #20]	; (8003d58 <tm1637_ACKcheck+0x30>)
 8003d44:	0019      	movs	r1, r3
 8003d46:	0010      	movs	r0, r2
 8003d48:	f001 fd00 	bl	800574c <HAL_GPIO_ReadPin>
 8003d4c:	1e03      	subs	r3, r0, #0
 8003d4e:	d1f3      	bne.n	8003d38 <tm1637_ACKcheck+0x10>
}
 8003d50:	46c0      	nop			; (mov r8, r8)
 8003d52:	46c0      	nop			; (mov r8, r8)
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	50000400 	.word	0x50000400

08003d5c <tm1637_DisplayHandle>:
	tm1637_TxData(EmptyBuffer, 4);
	CommandCarrier[0] = DISPLAY_OFF;
	tm1637_TxCommand(CommandCarrier);
}
uint8_t tm1637_DisplayHandle(uint8_t Brightness, uint8_t *DisplayBuffer)
{
 8003d5c:	b5b0      	push	{r4, r5, r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	0002      	movs	r2, r0
 8003d64:	6039      	str	r1, [r7, #0]
 8003d66:	1dfb      	adds	r3, r7, #7
 8003d68:	701a      	strb	r2, [r3, #0]
	//This function handles the low level protocol used to set data address of TM1637 and turn the display on
	//#param Brightness is used to set the brightness level of the display. This function accepts Brightness value between 0 and 7
	//#param *DisplayBuffer is the buffer used to map data from the RAM to the display each element corresponds to one segment in the display
	uint8_t CommandCarrier[1] = {0};
 8003d6a:	210c      	movs	r1, #12
 8003d6c:	187b      	adds	r3, r7, r1
 8003d6e:	4a19      	ldr	r2, [pc, #100]	; (8003dd4 <tm1637_DisplayHandle+0x78>)
 8003d70:	7812      	ldrb	r2, [r2, #0]
 8003d72:	701a      	strb	r2, [r3, #0]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 8003d74:	250f      	movs	r5, #15
 8003d76:	197b      	adds	r3, r7, r5
 8003d78:	2201      	movs	r2, #1
 8003d7a:	701a      	strb	r2, [r3, #0]
	if(Brightness <= 7)												//there are 7 levels of brightness
 8003d7c:	1dfb      	adds	r3, r7, #7
 8003d7e:	781b      	ldrb	r3, [r3, #0]
 8003d80:	2b07      	cmp	r3, #7
 8003d82:	d81f      	bhi.n	8003dc4 <tm1637_DisplayHandle+0x68>
	{
	  CommandCarrier[0] = DATA_SET;									//Send set data command
 8003d84:	187b      	adds	r3, r7, r1
 8003d86:	2240      	movs	r2, #64	; 0x40
 8003d88:	701a      	strb	r2, [r3, #0]
	  tm1637_TxCommand(CommandCarrier);
 8003d8a:	000c      	movs	r4, r1
 8003d8c:	187b      	adds	r3, r7, r1
 8003d8e:	0018      	movs	r0, r3
 8003d90:	f7ff fef1 	bl	8003b76 <tm1637_TxCommand>
	  CommandCarrier[0] = C0H;										//Set address
 8003d94:	0021      	movs	r1, r4
 8003d96:	187b      	adds	r3, r7, r1
 8003d98:	22c0      	movs	r2, #192	; 0xc0
 8003d9a:	701a      	strb	r2, [r3, #0]
	  tm1637_TxCommand(CommandCarrier);
 8003d9c:	187b      	adds	r3, r7, r1
 8003d9e:	0018      	movs	r0, r3
 8003da0:	f7ff fee9 	bl	8003b76 <tm1637_TxCommand>

	  tm1637_TxData(DisplayBuffer, 4);								//Map the data stored in RAM to the display
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	2104      	movs	r1, #4
 8003da8:	0018      	movs	r0, r3
 8003daa:	f7ff ff2b 	bl	8003c04 <tm1637_TxData>
	  tm1637_SetBrighness(Brightness);								//Turn on display and set brightness
 8003dae:	1dfb      	adds	r3, r7, #7
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	0018      	movs	r0, r3
 8003db4:	f000 f810 	bl	8003dd8 <tm1637_SetBrighness>
		ParameterFalidation = TM1637_OK;
 8003db8:	197b      	adds	r3, r7, r5
 8003dba:	2200      	movs	r2, #0
 8003dbc:	701a      	strb	r2, [r3, #0]
		return ParameterFalidation;
 8003dbe:	197b      	adds	r3, r7, r5
 8003dc0:	781b      	ldrb	r3, [r3, #0]
 8003dc2:	e002      	b.n	8003dca <tm1637_DisplayHandle+0x6e>
	}
	return ParameterFalidation;
 8003dc4:	230f      	movs	r3, #15
 8003dc6:	18fb      	adds	r3, r7, r3
 8003dc8:	781b      	ldrb	r3, [r3, #0]
}
 8003dca:	0018      	movs	r0, r3
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	b004      	add	sp, #16
 8003dd0:	bdb0      	pop	{r4, r5, r7, pc}
 8003dd2:	46c0      	nop			; (mov r8, r8)
 8003dd4:	0800c6f8 	.word	0x0800c6f8

08003dd8 <tm1637_SetBrighness>:
tm1637_StatusTypedef tm1637_SetBrighness(uint8_t BrighnessLevel)
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b086      	sub	sp, #24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	0002      	movs	r2, r0
 8003de0:	1dfb      	adds	r3, r7, #7
 8003de2:	701a      	strb	r2, [r3, #0]
	uint8_t BrighnessBuffer[8] = {0};
 8003de4:	230c      	movs	r3, #12
 8003de6:	18fb      	adds	r3, r7, r3
 8003de8:	2200      	movs	r2, #0
 8003dea:	601a      	str	r2, [r3, #0]
 8003dec:	2200      	movs	r2, #0
 8003dee:	605a      	str	r2, [r3, #4]
	tm1637_StatusTypedef ParameterFalidation = TM1637_ERROR;
 8003df0:	2316      	movs	r3, #22
 8003df2:	18fb      	adds	r3, r7, r3
 8003df4:	2201      	movs	r2, #1
 8003df6:	701a      	strb	r2, [r3, #0]
	if(BrighnessLevel <= 7)												//there are 7 levels of brightness
 8003df8:	1dfb      	adds	r3, r7, #7
 8003dfa:	781b      	ldrb	r3, [r3, #0]
 8003dfc:	2b07      	cmp	r3, #7
 8003dfe:	d83e      	bhi.n	8003e7e <tm1637_SetBrighness+0xa6>
	{																	//Any value above that will be ignored.
		BrighnessLevel = BrighnessLevel | DISPLAY_ON;					//Set Brightness level with display on command
 8003e00:	1dfb      	adds	r3, r7, #7
 8003e02:	1dfa      	adds	r2, r7, #7
 8003e04:	7812      	ldrb	r2, [r2, #0]
 8003e06:	2178      	movs	r1, #120	; 0x78
 8003e08:	4249      	negs	r1, r1
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	701a      	strb	r2, [r3, #0]

		for(uint8_t i = 0; i < 8; i++)
 8003e0e:	2317      	movs	r3, #23
 8003e10:	18fb      	adds	r3, r7, r3
 8003e12:	2200      	movs	r2, #0
 8003e14:	701a      	strb	r2, [r3, #0]
 8003e16:	e017      	b.n	8003e48 <tm1637_SetBrighness+0x70>
		{
			BrighnessBuffer[i] = (BrighnessLevel & (0x01 << i)) && 1;
 8003e18:	1dfb      	adds	r3, r7, #7
 8003e1a:	781a      	ldrb	r2, [r3, #0]
 8003e1c:	2117      	movs	r1, #23
 8003e1e:	187b      	adds	r3, r7, r1
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	411a      	asrs	r2, r3
 8003e24:	0013      	movs	r3, r2
 8003e26:	2201      	movs	r2, #1
 8003e28:	4013      	ands	r3, r2
 8003e2a:	1e5a      	subs	r2, r3, #1
 8003e2c:	4193      	sbcs	r3, r2
 8003e2e:	b2da      	uxtb	r2, r3
 8003e30:	0008      	movs	r0, r1
 8003e32:	187b      	adds	r3, r7, r1
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	0011      	movs	r1, r2
 8003e38:	220c      	movs	r2, #12
 8003e3a:	18ba      	adds	r2, r7, r2
 8003e3c:	54d1      	strb	r1, [r2, r3]
		for(uint8_t i = 0; i < 8; i++)
 8003e3e:	183b      	adds	r3, r7, r0
 8003e40:	781a      	ldrb	r2, [r3, #0]
 8003e42:	183b      	adds	r3, r7, r0
 8003e44:	3201      	adds	r2, #1
 8003e46:	701a      	strb	r2, [r3, #0]
 8003e48:	2317      	movs	r3, #23
 8003e4a:	18fb      	adds	r3, r7, r3
 8003e4c:	781b      	ldrb	r3, [r3, #0]
 8003e4e:	2b07      	cmp	r3, #7
 8003e50:	d9e2      	bls.n	8003e18 <tm1637_SetBrighness+0x40>
		}
		tm1637_StartPacket();
 8003e52:	f7ff fe47 	bl	8003ae4 <tm1637_StartPacket>
		tm1637_DataOut(BrighnessBuffer);
 8003e56:	230c      	movs	r3, #12
 8003e58:	18fb      	adds	r3, r7, r3
 8003e5a:	0018      	movs	r0, r3
 8003e5c:	f7ff fe5c 	bl	8003b18 <tm1637_DataOut>
		tm1637_CLKlow();													//Send one CLK for acknowledgment
 8003e60:	f7ff fdec 	bl	8003a3c <tm1637_CLKlow>
		tm1637_CLKhigh();
 8003e64:	f7ff fdce 	bl	8003a04 <tm1637_CLKhigh>
		tm1637_ACKcheck();													//wait for acknowledgment.
 8003e68:	f7ff ff5e 	bl	8003d28 <tm1637_ACKcheck>
		tm1637_EndPacket();
 8003e6c:	f7ff fe47 	bl	8003afe <tm1637_EndPacket>
		ParameterFalidation = TM1637_OK;
 8003e70:	2116      	movs	r1, #22
 8003e72:	187b      	adds	r3, r7, r1
 8003e74:	2200      	movs	r2, #0
 8003e76:	701a      	strb	r2, [r3, #0]
		return ParameterFalidation;
 8003e78:	187b      	adds	r3, r7, r1
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	e002      	b.n	8003e84 <tm1637_SetBrighness+0xac>
	}
	return ParameterFalidation;
 8003e7e:	2316      	movs	r3, #22
 8003e80:	18fb      	adds	r3, r7, r3
 8003e82:	781b      	ldrb	r3, [r3, #0]
}
 8003e84:	0018      	movs	r0, r3
 8003e86:	46bd      	mov	sp, r7
 8003e88:	b006      	add	sp, #24
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <case_insensitive_strcmp>:
    return version;
}

/* Case insensitive string comparison, doesn't consider two NULL pointers equal though */
static int case_insensitive_strcmp(const unsigned char *string1, const unsigned char *string2)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b084      	sub	sp, #16
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
    if ((string1 == NULL) || (string2 == NULL))
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d002      	beq.n	8003ea2 <case_insensitive_strcmp+0x16>
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <case_insensitive_strcmp+0x1a>
    {
        return 1;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e072      	b.n	8003f8c <case_insensitive_strcmp+0x100>
    }

    if (string1 == string2)
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d10d      	bne.n	8003eca <case_insensitive_strcmp+0x3e>
    {
        return 0;
 8003eae:	2300      	movs	r3, #0
 8003eb0:	e06c      	b.n	8003f8c <case_insensitive_strcmp+0x100>
    }

    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
    {
        if (*string1 == '\0')
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <case_insensitive_strcmp+0x32>
        {
            return 0;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	e066      	b.n	8003f8c <case_insensitive_strcmp+0x100>
    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	3301      	adds	r3, #1
 8003ec2:	607b      	str	r3, [r7, #4]
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	603b      	str	r3, [r7, #0]
 8003eca:	210f      	movs	r1, #15
 8003ecc:	187b      	adds	r3, r7, r1
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	7812      	ldrb	r2, [r2, #0]
 8003ed2:	701a      	strb	r2, [r3, #0]
 8003ed4:	187b      	adds	r3, r7, r1
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	1c5a      	adds	r2, r3, #1
 8003eda:	4b2e      	ldr	r3, [pc, #184]	; (8003f94 <case_insensitive_strcmp+0x108>)
 8003edc:	18d3      	adds	r3, r2, r3
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	001a      	movs	r2, r3
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	2b01      	cmp	r3, #1
 8003ee8:	d104      	bne.n	8003ef4 <case_insensitive_strcmp+0x68>
 8003eea:	187b      	adds	r3, r7, r1
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	3320      	adds	r3, #32
 8003ef0:	001a      	movs	r2, r3
 8003ef2:	e002      	b.n	8003efa <case_insensitive_strcmp+0x6e>
 8003ef4:	230f      	movs	r3, #15
 8003ef6:	18fb      	adds	r3, r7, r3
 8003ef8:	781a      	ldrb	r2, [r3, #0]
 8003efa:	200e      	movs	r0, #14
 8003efc:	183b      	adds	r3, r7, r0
 8003efe:	6839      	ldr	r1, [r7, #0]
 8003f00:	7809      	ldrb	r1, [r1, #0]
 8003f02:	7019      	strb	r1, [r3, #0]
 8003f04:	183b      	adds	r3, r7, r0
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	1c59      	adds	r1, r3, #1
 8003f0a:	4b22      	ldr	r3, [pc, #136]	; (8003f94 <case_insensitive_strcmp+0x108>)
 8003f0c:	18cb      	adds	r3, r1, r3
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	0019      	movs	r1, r3
 8003f12:	2303      	movs	r3, #3
 8003f14:	400b      	ands	r3, r1
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d103      	bne.n	8003f22 <case_insensitive_strcmp+0x96>
 8003f1a:	183b      	adds	r3, r7, r0
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	3320      	adds	r3, #32
 8003f20:	e002      	b.n	8003f28 <case_insensitive_strcmp+0x9c>
 8003f22:	230e      	movs	r3, #14
 8003f24:	18fb      	adds	r3, r7, r3
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d0c2      	beq.n	8003eb2 <case_insensitive_strcmp+0x26>
        }
    }

    return tolower(*string1) - tolower(*string2);
 8003f2c:	210d      	movs	r1, #13
 8003f2e:	187b      	adds	r3, r7, r1
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	7812      	ldrb	r2, [r2, #0]
 8003f34:	701a      	strb	r2, [r3, #0]
 8003f36:	187b      	adds	r3, r7, r1
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	1c5a      	adds	r2, r3, #1
 8003f3c:	4b15      	ldr	r3, [pc, #84]	; (8003f94 <case_insensitive_strcmp+0x108>)
 8003f3e:	18d3      	adds	r3, r2, r3
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	001a      	movs	r2, r3
 8003f44:	2303      	movs	r3, #3
 8003f46:	4013      	ands	r3, r2
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d104      	bne.n	8003f56 <case_insensitive_strcmp+0xca>
 8003f4c:	187b      	adds	r3, r7, r1
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	3320      	adds	r3, #32
 8003f52:	001a      	movs	r2, r3
 8003f54:	e002      	b.n	8003f5c <case_insensitive_strcmp+0xd0>
 8003f56:	230d      	movs	r3, #13
 8003f58:	18fb      	adds	r3, r7, r3
 8003f5a:	781a      	ldrb	r2, [r3, #0]
 8003f5c:	200c      	movs	r0, #12
 8003f5e:	183b      	adds	r3, r7, r0
 8003f60:	6839      	ldr	r1, [r7, #0]
 8003f62:	7809      	ldrb	r1, [r1, #0]
 8003f64:	7019      	strb	r1, [r3, #0]
 8003f66:	183b      	adds	r3, r7, r0
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	1c59      	adds	r1, r3, #1
 8003f6c:	4b09      	ldr	r3, [pc, #36]	; (8003f94 <case_insensitive_strcmp+0x108>)
 8003f6e:	18cb      	adds	r3, r1, r3
 8003f70:	781b      	ldrb	r3, [r3, #0]
 8003f72:	0019      	movs	r1, r3
 8003f74:	2303      	movs	r3, #3
 8003f76:	400b      	ands	r3, r1
 8003f78:	2b01      	cmp	r3, #1
 8003f7a:	d103      	bne.n	8003f84 <case_insensitive_strcmp+0xf8>
 8003f7c:	183b      	adds	r3, r7, r0
 8003f7e:	781b      	ldrb	r3, [r3, #0]
 8003f80:	3320      	adds	r3, #32
 8003f82:	e002      	b.n	8003f8a <case_insensitive_strcmp+0xfe>
 8003f84:	230c      	movs	r3, #12
 8003f86:	18fb      	adds	r3, r7, r3
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	1ad3      	subs	r3, r2, r3
}
 8003f8c:	0018      	movs	r0, r3
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	b004      	add	sp, #16
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	0800c900 	.word	0x0800c900

08003f98 <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b084      	sub	sp, #16
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2028      	movs	r0, #40	; 0x28
 8003fa6:	4798      	blx	r3
 8003fa8:	0003      	movs	r3, r0
 8003faa:	60fb      	str	r3, [r7, #12]
    if (node)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d005      	beq.n	8003fbe <cJSON_New_Item+0x26>
    {
        memset(node, '\0', sizeof(cJSON));
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	2228      	movs	r2, #40	; 0x28
 8003fb6:	2100      	movs	r1, #0
 8003fb8:	0018      	movs	r0, r3
 8003fba:	f006 fcbd 	bl	800a938 <memset>
    }

    return node;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
}
 8003fc0:	0018      	movs	r0, r3
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	b004      	add	sp, #16
 8003fc6:	bd80      	pop	{r7, pc}

08003fc8 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8003fd4:	e038      	b.n	8004048 <cJSON_Delete+0x80>
    {
        next = item->next;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68da      	ldr	r2, [r3, #12]
 8003fe0:	2380      	movs	r3, #128	; 0x80
 8003fe2:	005b      	lsls	r3, r3, #1
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	d108      	bne.n	8003ffa <cJSON_Delete+0x32>
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	689b      	ldr	r3, [r3, #8]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d004      	beq.n	8003ffa <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	0018      	movs	r0, r3
 8003ff6:	f7ff ffe7 	bl	8003fc8 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	68da      	ldr	r2, [r3, #12]
 8003ffe:	2380      	movs	r3, #128	; 0x80
 8004000:	005b      	lsls	r3, r3, #1
 8004002:	4013      	ands	r3, r2
 8004004:	d109      	bne.n	800401a <cJSON_Delete+0x52>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	691b      	ldr	r3, [r3, #16]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d005      	beq.n	800401a <cJSON_Delete+0x52>
        {
            global_hooks.deallocate(item->valuestring);
 800400e:	4b12      	ldr	r3, [pc, #72]	; (8004058 <cJSON_Delete+0x90>)
 8004010:	685a      	ldr	r2, [r3, #4]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	691b      	ldr	r3, [r3, #16]
 8004016:	0018      	movs	r0, r3
 8004018:	4790      	blx	r2
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	68da      	ldr	r2, [r3, #12]
 800401e:	2380      	movs	r3, #128	; 0x80
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	4013      	ands	r3, r2
 8004024:	d109      	bne.n	800403a <cJSON_Delete+0x72>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a1b      	ldr	r3, [r3, #32]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d005      	beq.n	800403a <cJSON_Delete+0x72>
        {
            global_hooks.deallocate(item->string);
 800402e:	4b0a      	ldr	r3, [pc, #40]	; (8004058 <cJSON_Delete+0x90>)
 8004030:	685a      	ldr	r2, [r3, #4]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6a1b      	ldr	r3, [r3, #32]
 8004036:	0018      	movs	r0, r3
 8004038:	4790      	blx	r2
        }
        global_hooks.deallocate(item);
 800403a:	4b07      	ldr	r3, [pc, #28]	; (8004058 <cJSON_Delete+0x90>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	687a      	ldr	r2, [r7, #4]
 8004040:	0010      	movs	r0, r2
 8004042:	4798      	blx	r3
        item = next;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d1c3      	bne.n	8003fd6 <cJSON_Delete+0xe>
    }
}
 800404e:	46c0      	nop			; (mov r8, r8)
 8004050:	46c0      	nop			; (mov r8, r8)
 8004052:	46bd      	mov	sp, r7
 8004054:	b004      	add	sp, #16
 8004056:	bd80      	pop	{r7, pc}
 8004058:	2000004c 	.word	0x2000004c

0800405c <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8004060:	232e      	movs	r3, #46	; 0x2e
#endif
}
 8004062:	0018      	movs	r0, r3
 8004064:	46bd      	mov	sp, r7
 8004066:	bd80      	pop	{r7, pc}

08004068 <parse_number>:
/* get a pointer to the buffer at the position */
#define buffer_at_offset(buffer) ((buffer)->content + (buffer)->offset)

/* Parse the input text to generate a number, and populate the result into item. */
static cJSON_bool parse_number(cJSON * const item, parse_buffer * const input_buffer)
{
 8004068:	b590      	push	{r4, r7, lr}
 800406a:	b099      	sub	sp, #100	; 0x64
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
    double number = 0;
 8004072:	2200      	movs	r2, #0
 8004074:	2300      	movs	r3, #0
 8004076:	653a      	str	r2, [r7, #80]	; 0x50
 8004078:	657b      	str	r3, [r7, #84]	; 0x54
    unsigned char *after_end = NULL;
 800407a:	2300      	movs	r3, #0
 800407c:	64bb      	str	r3, [r7, #72]	; 0x48
    unsigned char number_c_string[64];
    unsigned char decimal_point = get_decimal_point();
 800407e:	234f      	movs	r3, #79	; 0x4f
 8004080:	18fc      	adds	r4, r7, r3
 8004082:	f7ff ffeb 	bl	800405c <get_decimal_point>
 8004086:	0003      	movs	r3, r0
 8004088:	7023      	strb	r3, [r4, #0]
    size_t i = 0;
 800408a:	2300      	movs	r3, #0
 800408c:	65fb      	str	r3, [r7, #92]	; 0x5c

    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d003      	beq.n	800409c <parse_number+0x34>
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d101      	bne.n	80040a0 <parse_number+0x38>
    {
        return false;
 800409c:	2300      	movs	r3, #0
 800409e:	e09a      	b.n	80041d6 <parse_number+0x16e>
    }

    /* copy the number into a temporary buffer and replace '.' with the decimal point
     * of the current locale (for strtod)
     * This also takes care of '\0' not necessarily being available for marking the end of the input */
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 80040a0:	2300      	movs	r3, #0
 80040a2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80040a4:	e03b      	b.n	800411e <parse_number+0xb6>
    {
        switch (buffer_at_offset(input_buffer)[i])
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	6899      	ldr	r1, [r3, #8]
 80040ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040b0:	18cb      	adds	r3, r1, r3
 80040b2:	18d3      	adds	r3, r2, r3
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	2b45      	cmp	r3, #69	; 0x45
 80040b8:	dc14      	bgt.n	80040e4 <parse_number+0x7c>
 80040ba:	2b2b      	cmp	r3, #43	; 0x2b
 80040bc:	db3e      	blt.n	800413c <parse_number+0xd4>
 80040be:	3b2b      	subs	r3, #43	; 0x2b
 80040c0:	2201      	movs	r2, #1
 80040c2:	409a      	lsls	r2, r3
 80040c4:	0013      	movs	r3, r2
 80040c6:	4a46      	ldr	r2, [pc, #280]	; (80041e0 <parse_number+0x178>)
 80040c8:	401a      	ands	r2, r3
 80040ca:	1e51      	subs	r1, r2, #1
 80040cc:	418a      	sbcs	r2, r1
 80040ce:	b2d2      	uxtb	r2, r2
 80040d0:	2a00      	cmp	r2, #0
 80040d2:	d109      	bne.n	80040e8 <parse_number+0x80>
 80040d4:	2208      	movs	r2, #8
 80040d6:	4013      	ands	r3, r2
 80040d8:	1e5a      	subs	r2, r3, #1
 80040da:	4193      	sbcs	r3, r2
 80040dc:	b2db      	uxtb	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d111      	bne.n	8004106 <parse_number+0x9e>
            case '.':
                number_c_string[i] = decimal_point;
                break;

            default:
                goto loop_end;
 80040e2:	e02b      	b.n	800413c <parse_number+0xd4>
        switch (buffer_at_offset(input_buffer)[i])
 80040e4:	2b65      	cmp	r3, #101	; 0x65
 80040e6:	d129      	bne.n	800413c <parse_number+0xd4>
                number_c_string[i] = buffer_at_offset(input_buffer)[i];
 80040e8:	683b      	ldr	r3, [r7, #0]
 80040ea:	681a      	ldr	r2, [r3, #0]
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	6899      	ldr	r1, [r3, #8]
 80040f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040f2:	18cb      	adds	r3, r1, r3
 80040f4:	18d3      	adds	r3, r2, r3
 80040f6:	7819      	ldrb	r1, [r3, #0]
 80040f8:	2308      	movs	r3, #8
 80040fa:	18fa      	adds	r2, r7, r3
 80040fc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80040fe:	18d3      	adds	r3, r2, r3
 8004100:	1c0a      	adds	r2, r1, #0
 8004102:	701a      	strb	r2, [r3, #0]
                break;
 8004104:	e008      	b.n	8004118 <parse_number+0xb0>
                number_c_string[i] = decimal_point;
 8004106:	2308      	movs	r3, #8
 8004108:	18fa      	adds	r2, r7, r3
 800410a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800410c:	18d3      	adds	r3, r2, r3
 800410e:	224f      	movs	r2, #79	; 0x4f
 8004110:	18ba      	adds	r2, r7, r2
 8004112:	7812      	ldrb	r2, [r2, #0]
 8004114:	701a      	strb	r2, [r3, #0]
                break;
 8004116:	46c0      	nop			; (mov r8, r8)
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 8004118:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800411a:	3301      	adds	r3, #1
 800411c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800411e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004120:	2b3e      	cmp	r3, #62	; 0x3e
 8004122:	d80d      	bhi.n	8004140 <parse_number+0xd8>
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d00a      	beq.n	8004140 <parse_number+0xd8>
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	689a      	ldr	r2, [r3, #8]
 800412e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004130:	18d2      	adds	r2, r2, r3
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	685b      	ldr	r3, [r3, #4]
 8004136:	429a      	cmp	r2, r3
 8004138:	d3b5      	bcc.n	80040a6 <parse_number+0x3e>
        }
    }
loop_end:
 800413a:	e001      	b.n	8004140 <parse_number+0xd8>
                goto loop_end;
 800413c:	46c0      	nop			; (mov r8, r8)
 800413e:	e000      	b.n	8004142 <parse_number+0xda>
loop_end:
 8004140:	46c0      	nop			; (mov r8, r8)
    number_c_string[i] = '\0';
 8004142:	2108      	movs	r1, #8
 8004144:	187a      	adds	r2, r7, r1
 8004146:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004148:	18d3      	adds	r3, r2, r3
 800414a:	2200      	movs	r2, #0
 800414c:	701a      	strb	r2, [r3, #0]

    number = strtod((const char*)number_c_string, (char**)&after_end);
 800414e:	2348      	movs	r3, #72	; 0x48
 8004150:	18fa      	adds	r2, r7, r3
 8004152:	000c      	movs	r4, r1
 8004154:	187b      	adds	r3, r7, r1
 8004156:	0011      	movs	r1, r2
 8004158:	0018      	movs	r0, r3
 800415a:	f006 f9c9 	bl	800a4f0 <strtod>
 800415e:	0002      	movs	r2, r0
 8004160:	000b      	movs	r3, r1
 8004162:	653a      	str	r2, [r7, #80]	; 0x50
 8004164:	657b      	str	r3, [r7, #84]	; 0x54
    if (number_c_string == after_end)
 8004166:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004168:	193b      	adds	r3, r7, r4
 800416a:	429a      	cmp	r2, r3
 800416c:	d101      	bne.n	8004172 <parse_number+0x10a>
    {
        return false; /* parse_error */
 800416e:	2300      	movs	r3, #0
 8004170:	e031      	b.n	80041d6 <parse_number+0x16e>
    }

    item->valuedouble = number;
 8004172:	6879      	ldr	r1, [r7, #4]
 8004174:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004176:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004178:	618a      	str	r2, [r1, #24]
 800417a:	61cb      	str	r3, [r1, #28]

    /* use saturation in case of overflow */
    if (number >= INT_MAX)
 800417c:	4a19      	ldr	r2, [pc, #100]	; (80041e4 <parse_number+0x17c>)
 800417e:	4b1a      	ldr	r3, [pc, #104]	; (80041e8 <parse_number+0x180>)
 8004180:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8004182:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004184:	f7fc f990 	bl	80004a8 <__aeabi_dcmpge>
 8004188:	1e03      	subs	r3, r0, #0
 800418a:	d003      	beq.n	8004194 <parse_number+0x12c>
    {
        item->valueint = INT_MAX;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	4a17      	ldr	r2, [pc, #92]	; (80041ec <parse_number+0x184>)
 8004190:	615a      	str	r2, [r3, #20]
 8004192:	e013      	b.n	80041bc <parse_number+0x154>
    }
    else if (number <= (double)INT_MIN)
 8004194:	2200      	movs	r2, #0
 8004196:	4b16      	ldr	r3, [pc, #88]	; (80041f0 <parse_number+0x188>)
 8004198:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800419a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800419c:	f7fc f970 	bl	8000480 <__aeabi_dcmple>
 80041a0:	1e03      	subs	r3, r0, #0
 80041a2:	d004      	beq.n	80041ae <parse_number+0x146>
    {
        item->valueint = INT_MIN;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2280      	movs	r2, #128	; 0x80
 80041a8:	0612      	lsls	r2, r2, #24
 80041aa:	615a      	str	r2, [r3, #20]
 80041ac:	e006      	b.n	80041bc <parse_number+0x154>
    }
    else
    {
        item->valueint = (int)number;
 80041ae:	6d38      	ldr	r0, [r7, #80]	; 0x50
 80041b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80041b2:	f7fe f8ab 	bl	800230c <__aeabi_d2iz>
 80041b6:	0002      	movs	r2, r0
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	615a      	str	r2, [r3, #20]
    }

    item->type = cJSON_Number;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2208      	movs	r2, #8
 80041c0:	60da      	str	r2, [r3, #12]

    input_buffer->offset += (size_t)(after_end - number_c_string);
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80041c8:	2208      	movs	r2, #8
 80041ca:	18ba      	adds	r2, r7, r2
 80041cc:	1a8a      	subs	r2, r1, r2
 80041ce:	189a      	adds	r2, r3, r2
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	609a      	str	r2, [r3, #8]
    return true;
 80041d4:	2301      	movs	r3, #1
}
 80041d6:	0018      	movs	r0, r3
 80041d8:	46bd      	mov	sp, r7
 80041da:	b019      	add	sp, #100	; 0x64
 80041dc:	bd90      	pop	{r4, r7, pc}
 80041de:	46c0      	nop			; (mov r8, r8)
 80041e0:	04007fe5 	.word	0x04007fe5
 80041e4:	ffc00000 	.word	0xffc00000
 80041e8:	41dfffff 	.word	0x41dfffff
 80041ec:	7fffffff 	.word	0x7fffffff
 80041f0:	c1e00000 	.word	0xc1e00000

080041f4 <parse_hex4>:
    return true;
}

/* parse 4 digit hexadecimal number */
static unsigned parse_hex4(const unsigned char * const input)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
    unsigned int h = 0;
 80041fc:	2300      	movs	r3, #0
 80041fe:	60fb      	str	r3, [r7, #12]
    size_t i = 0;
 8004200:	2300      	movs	r3, #0
 8004202:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < 4; i++)
 8004204:	2300      	movs	r3, #0
 8004206:	60bb      	str	r3, [r7, #8]
 8004208:	e04c      	b.n	80042a4 <parse_hex4+0xb0>
    {
        /* parse digit */
        if ((input[i] >= '0') && (input[i] <= '9'))
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	18d3      	adds	r3, r2, r3
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	2b2f      	cmp	r3, #47	; 0x2f
 8004214:	d90f      	bls.n	8004236 <parse_hex4+0x42>
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	18d3      	adds	r3, r2, r3
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	2b39      	cmp	r3, #57	; 0x39
 8004220:	d809      	bhi.n	8004236 <parse_hex4+0x42>
        {
            h += (unsigned int) input[i] - '0';
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	18d3      	adds	r3, r2, r3
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	001a      	movs	r2, r3
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	18d3      	adds	r3, r2, r3
 8004230:	3b30      	subs	r3, #48	; 0x30
 8004232:	60fb      	str	r3, [r7, #12]
 8004234:	e02d      	b.n	8004292 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'A') && (input[i] <= 'F'))
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	18d3      	adds	r3, r2, r3
 800423c:	781b      	ldrb	r3, [r3, #0]
 800423e:	2b40      	cmp	r3, #64	; 0x40
 8004240:	d90f      	bls.n	8004262 <parse_hex4+0x6e>
 8004242:	687a      	ldr	r2, [r7, #4]
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	18d3      	adds	r3, r2, r3
 8004248:	781b      	ldrb	r3, [r3, #0]
 800424a:	2b46      	cmp	r3, #70	; 0x46
 800424c:	d809      	bhi.n	8004262 <parse_hex4+0x6e>
        {
            h += (unsigned int) 10 + input[i] - 'A';
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	18d3      	adds	r3, r2, r3
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	001a      	movs	r2, r3
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	18d3      	adds	r3, r2, r3
 800425c:	3b37      	subs	r3, #55	; 0x37
 800425e:	60fb      	str	r3, [r7, #12]
 8004260:	e017      	b.n	8004292 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'a') && (input[i] <= 'f'))
 8004262:	687a      	ldr	r2, [r7, #4]
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	18d3      	adds	r3, r2, r3
 8004268:	781b      	ldrb	r3, [r3, #0]
 800426a:	2b60      	cmp	r3, #96	; 0x60
 800426c:	d90f      	bls.n	800428e <parse_hex4+0x9a>
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	18d3      	adds	r3, r2, r3
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	2b66      	cmp	r3, #102	; 0x66
 8004278:	d809      	bhi.n	800428e <parse_hex4+0x9a>
        {
            h += (unsigned int) 10 + input[i] - 'a';
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	18d3      	adds	r3, r2, r3
 8004280:	781b      	ldrb	r3, [r3, #0]
 8004282:	001a      	movs	r2, r3
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	18d3      	adds	r3, r2, r3
 8004288:	3b57      	subs	r3, #87	; 0x57
 800428a:	60fb      	str	r3, [r7, #12]
 800428c:	e001      	b.n	8004292 <parse_hex4+0x9e>
        }
        else /* invalid */
        {
            return 0;
 800428e:	2300      	movs	r3, #0
 8004290:	e00c      	b.n	80042ac <parse_hex4+0xb8>
        }

        if (i < 3)
 8004292:	68bb      	ldr	r3, [r7, #8]
 8004294:	2b02      	cmp	r3, #2
 8004296:	d802      	bhi.n	800429e <parse_hex4+0xaa>
        {
            /* shift left to make place for the next nibble */
            h = h << 4;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	011b      	lsls	r3, r3, #4
 800429c:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 4; i++)
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	3301      	adds	r3, #1
 80042a2:	60bb      	str	r3, [r7, #8]
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	2b03      	cmp	r3, #3
 80042a8:	d9af      	bls.n	800420a <parse_hex4+0x16>
        }
    }

    return h;
 80042aa:	68fb      	ldr	r3, [r7, #12]
}
 80042ac:	0018      	movs	r0, r3
 80042ae:	46bd      	mov	sp, r7
 80042b0:	b004      	add	sp, #16
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <utf16_literal_to_utf8>:

/* converts a UTF-16 literal to UTF-8
 * A literal can be one or two sequences of the form \uXXXX */
static unsigned char utf16_literal_to_utf8(const unsigned char * const input_pointer, const unsigned char * const input_end, unsigned char **output_pointer)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b08a      	sub	sp, #40	; 0x28
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	607a      	str	r2, [r7, #4]
    long unsigned int codepoint = 0;
 80042c0:	2300      	movs	r3, #0
 80042c2:	627b      	str	r3, [r7, #36]	; 0x24
    unsigned int first_code = 0;
 80042c4:	2300      	movs	r3, #0
 80042c6:	61fb      	str	r3, [r7, #28]
    const unsigned char *first_sequence = input_pointer;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	61bb      	str	r3, [r7, #24]
    unsigned char utf8_length = 0;
 80042cc:	2323      	movs	r3, #35	; 0x23
 80042ce:	18fb      	adds	r3, r7, r3
 80042d0:	2200      	movs	r2, #0
 80042d2:	701a      	strb	r2, [r3, #0]
    unsigned char utf8_position = 0;
 80042d4:	2322      	movs	r3, #34	; 0x22
 80042d6:	18fb      	adds	r3, r7, r3
 80042d8:	2200      	movs	r2, #0
 80042da:	701a      	strb	r2, [r3, #0]
    unsigned char sequence_length = 0;
 80042dc:	2321      	movs	r3, #33	; 0x21
 80042de:	18fb      	adds	r3, r7, r3
 80042e0:	2200      	movs	r2, #0
 80042e2:	701a      	strb	r2, [r3, #0]
    unsigned char first_byte_mark = 0;
 80042e4:	2320      	movs	r3, #32
 80042e6:	18fb      	adds	r3, r7, r3
 80042e8:	2200      	movs	r2, #0
 80042ea:	701a      	strb	r2, [r3, #0]

    if ((input_end - first_sequence) < 6)
 80042ec:	68ba      	ldr	r2, [r7, #8]
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	1ad3      	subs	r3, r2, r3
 80042f2:	2b05      	cmp	r3, #5
 80042f4:	dc00      	bgt.n	80042f8 <utf16_literal_to_utf8+0x44>
 80042f6:	e0d6      	b.n	80044a6 <utf16_literal_to_utf8+0x1f2>
        /* input ends unexpectedly */
        goto fail;
    }

    /* get the first utf16 sequence */
    first_code = parse_hex4(first_sequence + 2);
 80042f8:	69bb      	ldr	r3, [r7, #24]
 80042fa:	3302      	adds	r3, #2
 80042fc:	0018      	movs	r0, r3
 80042fe:	f7ff ff79 	bl	80041f4 <parse_hex4>
 8004302:	0003      	movs	r3, r0
 8004304:	61fb      	str	r3, [r7, #28]

    /* check that the code is valid */
    if (((first_code >= 0xDC00) && (first_code <= 0xDFFF)))
 8004306:	69fa      	ldr	r2, [r7, #28]
 8004308:	23dc      	movs	r3, #220	; 0xdc
 800430a:	021b      	lsls	r3, r3, #8
 800430c:	429a      	cmp	r2, r3
 800430e:	d305      	bcc.n	800431c <utf16_literal_to_utf8+0x68>
 8004310:	69fa      	ldr	r2, [r7, #28]
 8004312:	23e0      	movs	r3, #224	; 0xe0
 8004314:	021b      	lsls	r3, r3, #8
 8004316:	429a      	cmp	r2, r3
 8004318:	d200      	bcs.n	800431c <utf16_literal_to_utf8+0x68>
 800431a:	e0c6      	b.n	80044aa <utf16_literal_to_utf8+0x1f6>
    {
        goto fail;
    }

    /* UTF16 surrogate pair */
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF))
 800431c:	69fa      	ldr	r2, [r7, #28]
 800431e:	23d8      	movs	r3, #216	; 0xd8
 8004320:	021b      	lsls	r3, r3, #8
 8004322:	429a      	cmp	r2, r3
 8004324:	d33f      	bcc.n	80043a6 <utf16_literal_to_utf8+0xf2>
 8004326:	69fa      	ldr	r2, [r7, #28]
 8004328:	23dc      	movs	r3, #220	; 0xdc
 800432a:	021b      	lsls	r3, r3, #8
 800432c:	429a      	cmp	r2, r3
 800432e:	d23a      	bcs.n	80043a6 <utf16_literal_to_utf8+0xf2>
    {
        const unsigned char *second_sequence = first_sequence + 6;
 8004330:	69bb      	ldr	r3, [r7, #24]
 8004332:	3306      	adds	r3, #6
 8004334:	617b      	str	r3, [r7, #20]
        unsigned int second_code = 0;
 8004336:	2300      	movs	r3, #0
 8004338:	613b      	str	r3, [r7, #16]
        sequence_length = 12; /* \uXXXX\uXXXX */
 800433a:	2321      	movs	r3, #33	; 0x21
 800433c:	18fb      	adds	r3, r7, r3
 800433e:	220c      	movs	r2, #12
 8004340:	701a      	strb	r2, [r3, #0]

        if ((input_end - second_sequence) < 6)
 8004342:	68ba      	ldr	r2, [r7, #8]
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	1ad3      	subs	r3, r2, r3
 8004348:	2b05      	cmp	r3, #5
 800434a:	dc00      	bgt.n	800434e <utf16_literal_to_utf8+0x9a>
 800434c:	e0af      	b.n	80044ae <utf16_literal_to_utf8+0x1fa>
        {
            /* input ends unexpectedly */
            goto fail;
        }

        if ((second_sequence[0] != '\\') || (second_sequence[1] != 'u'))
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	2b5c      	cmp	r3, #92	; 0x5c
 8004354:	d000      	beq.n	8004358 <utf16_literal_to_utf8+0xa4>
 8004356:	e0ac      	b.n	80044b2 <utf16_literal_to_utf8+0x1fe>
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	3301      	adds	r3, #1
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	2b75      	cmp	r3, #117	; 0x75
 8004360:	d000      	beq.n	8004364 <utf16_literal_to_utf8+0xb0>
 8004362:	e0a6      	b.n	80044b2 <utf16_literal_to_utf8+0x1fe>
            /* missing second half of the surrogate pair */
            goto fail;
        }

        /* get the second utf16 sequence */
        second_code = parse_hex4(second_sequence + 2);
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	3302      	adds	r3, #2
 8004368:	0018      	movs	r0, r3
 800436a:	f7ff ff43 	bl	80041f4 <parse_hex4>
 800436e:	0003      	movs	r3, r0
 8004370:	613b      	str	r3, [r7, #16]
        /* check that the code is valid */
        if ((second_code < 0xDC00) || (second_code > 0xDFFF))
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	23dc      	movs	r3, #220	; 0xdc
 8004376:	021b      	lsls	r3, r3, #8
 8004378:	429a      	cmp	r2, r3
 800437a:	d200      	bcs.n	800437e <utf16_literal_to_utf8+0xca>
 800437c:	e09b      	b.n	80044b6 <utf16_literal_to_utf8+0x202>
 800437e:	693a      	ldr	r2, [r7, #16]
 8004380:	23e0      	movs	r3, #224	; 0xe0
 8004382:	021b      	lsls	r3, r3, #8
 8004384:	429a      	cmp	r2, r3
 8004386:	d300      	bcc.n	800438a <utf16_literal_to_utf8+0xd6>
 8004388:	e095      	b.n	80044b6 <utf16_literal_to_utf8+0x202>
            goto fail;
        }


        /* calculate the unicode codepoint from the surrogate pair */
        codepoint = 0x10000 + (((first_code & 0x3FF) << 10) | (second_code & 0x3FF));
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	029b      	lsls	r3, r3, #10
 800438e:	4a4e      	ldr	r2, [pc, #312]	; (80044c8 <utf16_literal_to_utf8+0x214>)
 8004390:	401a      	ands	r2, r3
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	059b      	lsls	r3, r3, #22
 8004396:	0d9b      	lsrs	r3, r3, #22
 8004398:	4313      	orrs	r3, r2
 800439a:	2280      	movs	r2, #128	; 0x80
 800439c:	0252      	lsls	r2, r2, #9
 800439e:	4694      	mov	ip, r2
 80043a0:	4463      	add	r3, ip
 80043a2:	627b      	str	r3, [r7, #36]	; 0x24
    {
 80043a4:	e005      	b.n	80043b2 <utf16_literal_to_utf8+0xfe>
    }
    else
    {
        sequence_length = 6; /* \uXXXX */
 80043a6:	2321      	movs	r3, #33	; 0x21
 80043a8:	18fb      	adds	r3, r7, r3
 80043aa:	2206      	movs	r2, #6
 80043ac:	701a      	strb	r2, [r3, #0]
        codepoint = first_code;
 80043ae:	69fb      	ldr	r3, [r7, #28]
 80043b0:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* encode as UTF-8
     * takes at maximum 4 bytes to encode:
     * 11110xxx 10xxxxxx 10xxxxxx 10xxxxxx */
    if (codepoint < 0x80)
 80043b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b4:	2b7f      	cmp	r3, #127	; 0x7f
 80043b6:	d804      	bhi.n	80043c2 <utf16_literal_to_utf8+0x10e>
    {
        /* normal ascii, encoding 0xxxxxxx */
        utf8_length = 1;
 80043b8:	2323      	movs	r3, #35	; 0x23
 80043ba:	18fb      	adds	r3, r7, r3
 80043bc:	2201      	movs	r2, #1
 80043be:	701a      	strb	r2, [r3, #0]
 80043c0:	e028      	b.n	8004414 <utf16_literal_to_utf8+0x160>
    }
    else if (codepoint < 0x800)
 80043c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043c4:	2380      	movs	r3, #128	; 0x80
 80043c6:	011b      	lsls	r3, r3, #4
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d208      	bcs.n	80043de <utf16_literal_to_utf8+0x12a>
    {
        /* two bytes, encoding 110xxxxx 10xxxxxx */
        utf8_length = 2;
 80043cc:	2323      	movs	r3, #35	; 0x23
 80043ce:	18fb      	adds	r3, r7, r3
 80043d0:	2202      	movs	r2, #2
 80043d2:	701a      	strb	r2, [r3, #0]
        first_byte_mark = 0xC0; /* 11000000 */
 80043d4:	2320      	movs	r3, #32
 80043d6:	18fb      	adds	r3, r7, r3
 80043d8:	22c0      	movs	r2, #192	; 0xc0
 80043da:	701a      	strb	r2, [r3, #0]
 80043dc:	e01a      	b.n	8004414 <utf16_literal_to_utf8+0x160>
    }
    else if (codepoint < 0x10000)
 80043de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043e0:	2380      	movs	r3, #128	; 0x80
 80043e2:	025b      	lsls	r3, r3, #9
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d208      	bcs.n	80043fa <utf16_literal_to_utf8+0x146>
    {
        /* three bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx */
        utf8_length = 3;
 80043e8:	2323      	movs	r3, #35	; 0x23
 80043ea:	18fb      	adds	r3, r7, r3
 80043ec:	2203      	movs	r2, #3
 80043ee:	701a      	strb	r2, [r3, #0]
        first_byte_mark = 0xE0; /* 11100000 */
 80043f0:	2320      	movs	r3, #32
 80043f2:	18fb      	adds	r3, r7, r3
 80043f4:	22e0      	movs	r2, #224	; 0xe0
 80043f6:	701a      	strb	r2, [r3, #0]
 80043f8:	e00c      	b.n	8004414 <utf16_literal_to_utf8+0x160>
    }
    else if (codepoint <= 0x10FFFF)
 80043fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043fc:	2388      	movs	r3, #136	; 0x88
 80043fe:	035b      	lsls	r3, r3, #13
 8004400:	429a      	cmp	r2, r3
 8004402:	d25a      	bcs.n	80044ba <utf16_literal_to_utf8+0x206>
    {
        /* four bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx 10xxxxxx */
        utf8_length = 4;
 8004404:	2323      	movs	r3, #35	; 0x23
 8004406:	18fb      	adds	r3, r7, r3
 8004408:	2204      	movs	r2, #4
 800440a:	701a      	strb	r2, [r3, #0]
        first_byte_mark = 0xF0; /* 11110000 */
 800440c:	2320      	movs	r3, #32
 800440e:	18fb      	adds	r3, r7, r3
 8004410:	22f0      	movs	r2, #240	; 0xf0
 8004412:	701a      	strb	r2, [r3, #0]
        /* invalid unicode codepoint */
        goto fail;
    }

    /* encode as utf8 */
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 8004414:	2322      	movs	r3, #34	; 0x22
 8004416:	18fb      	adds	r3, r7, r3
 8004418:	2223      	movs	r2, #35	; 0x23
 800441a:	18ba      	adds	r2, r7, r2
 800441c:	7812      	ldrb	r2, [r2, #0]
 800441e:	3a01      	subs	r2, #1
 8004420:	701a      	strb	r2, [r3, #0]
 8004422:	e017      	b.n	8004454 <utf16_literal_to_utf8+0x1a0>
    {
        /* 10xxxxxx */
        (*output_pointer)[utf8_position] = (unsigned char)((codepoint | 0x80) & 0xBF);
 8004424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004426:	b2db      	uxtb	r3, r3
 8004428:	223f      	movs	r2, #63	; 0x3f
 800442a:	4013      	ands	r3, r2
 800442c:	b2da      	uxtb	r2, r3
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6819      	ldr	r1, [r3, #0]
 8004432:	2022      	movs	r0, #34	; 0x22
 8004434:	183b      	adds	r3, r7, r0
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	18cb      	adds	r3, r1, r3
 800443a:	2180      	movs	r1, #128	; 0x80
 800443c:	4249      	negs	r1, r1
 800443e:	430a      	orrs	r2, r1
 8004440:	b2d2      	uxtb	r2, r2
 8004442:	701a      	strb	r2, [r3, #0]
        codepoint >>= 6;
 8004444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004446:	099b      	lsrs	r3, r3, #6
 8004448:	627b      	str	r3, [r7, #36]	; 0x24
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 800444a:	183b      	adds	r3, r7, r0
 800444c:	781a      	ldrb	r2, [r3, #0]
 800444e:	183b      	adds	r3, r7, r0
 8004450:	3a01      	subs	r2, #1
 8004452:	701a      	strb	r2, [r3, #0]
 8004454:	2322      	movs	r3, #34	; 0x22
 8004456:	18fb      	adds	r3, r7, r3
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d1e2      	bne.n	8004424 <utf16_literal_to_utf8+0x170>
    }
    /* encode first byte */
    if (utf8_length > 1)
 800445e:	2323      	movs	r3, #35	; 0x23
 8004460:	18fb      	adds	r3, r7, r3
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	2b01      	cmp	r3, #1
 8004466:	d90a      	bls.n	800447e <utf16_literal_to_utf8+0x1ca>
    {
        (*output_pointer)[0] = (unsigned char)((codepoint | first_byte_mark) & 0xFF);
 8004468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800446a:	b2d9      	uxtb	r1, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	2220      	movs	r2, #32
 8004472:	18ba      	adds	r2, r7, r2
 8004474:	7812      	ldrb	r2, [r2, #0]
 8004476:	430a      	orrs	r2, r1
 8004478:	b2d2      	uxtb	r2, r2
 800447a:	701a      	strb	r2, [r3, #0]
 800447c:	e007      	b.n	800448e <utf16_literal_to_utf8+0x1da>
    }
    else
    {
        (*output_pointer)[0] = (unsigned char)(codepoint & 0x7F);
 800447e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004480:	b2da      	uxtb	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	217f      	movs	r1, #127	; 0x7f
 8004488:	400a      	ands	r2, r1
 800448a:	b2d2      	uxtb	r2, r2
 800448c:	701a      	strb	r2, [r3, #0]
    }

    *output_pointer += utf8_length;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	2323      	movs	r3, #35	; 0x23
 8004494:	18fb      	adds	r3, r7, r3
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	18d2      	adds	r2, r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	601a      	str	r2, [r3, #0]

    return sequence_length;
 800449e:	2321      	movs	r3, #33	; 0x21
 80044a0:	18fb      	adds	r3, r7, r3
 80044a2:	781b      	ldrb	r3, [r3, #0]
 80044a4:	e00b      	b.n	80044be <utf16_literal_to_utf8+0x20a>
        goto fail;
 80044a6:	46c0      	nop			; (mov r8, r8)
 80044a8:	e008      	b.n	80044bc <utf16_literal_to_utf8+0x208>
        goto fail;
 80044aa:	46c0      	nop			; (mov r8, r8)
 80044ac:	e006      	b.n	80044bc <utf16_literal_to_utf8+0x208>
            goto fail;
 80044ae:	46c0      	nop			; (mov r8, r8)
 80044b0:	e004      	b.n	80044bc <utf16_literal_to_utf8+0x208>
            goto fail;
 80044b2:	46c0      	nop			; (mov r8, r8)
 80044b4:	e002      	b.n	80044bc <utf16_literal_to_utf8+0x208>
            goto fail;
 80044b6:	46c0      	nop			; (mov r8, r8)
 80044b8:	e000      	b.n	80044bc <utf16_literal_to_utf8+0x208>
        goto fail;
 80044ba:	46c0      	nop			; (mov r8, r8)

fail:
    return 0;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	0018      	movs	r0, r3
 80044c0:	46bd      	mov	sp, r7
 80044c2:	b00a      	add	sp, #40	; 0x28
 80044c4:	bd80      	pop	{r7, pc}
 80044c6:	46c0      	nop			; (mov r8, r8)
 80044c8:	000ffc00 	.word	0x000ffc00

080044cc <parse_string>:

/* Parse the input text into an unescaped cinput, and populate item. */
static cJSON_bool parse_string(cJSON * const item, parse_buffer * const input_buffer)
{
 80044cc:	b5b0      	push	{r4, r5, r7, lr}
 80044ce:	b08a      	sub	sp, #40	; 0x28
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = buffer_at_offset(input_buffer) + 1;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	689b      	ldr	r3, [r3, #8]
 80044de:	3301      	adds	r3, #1
 80044e0:	18d3      	adds	r3, r2, r3
 80044e2:	627b      	str	r3, [r7, #36]	; 0x24
    const unsigned char *input_end = buffer_at_offset(input_buffer) + 1;
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	681a      	ldr	r2, [r3, #0]
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	689b      	ldr	r3, [r3, #8]
 80044ec:	3301      	adds	r3, #1
 80044ee:	18d3      	adds	r3, r2, r3
 80044f0:	623b      	str	r3, [r7, #32]
    unsigned char *output_pointer = NULL;
 80044f2:	2300      	movs	r3, #0
 80044f4:	60fb      	str	r3, [r7, #12]
    unsigned char *output = NULL;
 80044f6:	2300      	movs	r3, #0
 80044f8:	61fb      	str	r3, [r7, #28]

    /* not a string */
    if (buffer_at_offset(input_buffer)[0] != '\"')
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	18d3      	adds	r3, r2, r3
 8004504:	781b      	ldrb	r3, [r3, #0]
 8004506:	2b22      	cmp	r3, #34	; 0x22
 8004508:	d000      	beq.n	800450c <parse_string+0x40>
 800450a:	e0d5      	b.n	80046b8 <parse_string+0x1ec>
        goto fail;
    }

    {
        /* calculate approximate size of the output (overestimate) */
        size_t allocation_length = 0;
 800450c:	2300      	movs	r3, #0
 800450e:	613b      	str	r3, [r7, #16]
        size_t skipped_bytes = 0;
 8004510:	2300      	movs	r3, #0
 8004512:	61bb      	str	r3, [r7, #24]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8004514:	e017      	b.n	8004546 <parse_string+0x7a>
        {
            /* is escape sequence */
            if (input_end[0] == '\\')
 8004516:	6a3b      	ldr	r3, [r7, #32]
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	2b5c      	cmp	r3, #92	; 0x5c
 800451c:	d110      	bne.n	8004540 <parse_string+0x74>
            {
                if ((size_t)(input_end + 1 - input_buffer->content) >= input_buffer->length)
 800451e:	6a3b      	ldr	r3, [r7, #32]
 8004520:	1c5a      	adds	r2, r3, #1
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	001a      	movs	r2, r3
 800452a:	683b      	ldr	r3, [r7, #0]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	429a      	cmp	r2, r3
 8004530:	d300      	bcc.n	8004534 <parse_string+0x68>
 8004532:	e0c3      	b.n	80046bc <parse_string+0x1f0>
                {
                    /* prevent buffer overflow when last input character is a backslash */
                    goto fail;
                }
                skipped_bytes++;
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	3301      	adds	r3, #1
 8004538:	61bb      	str	r3, [r7, #24]
                input_end++;
 800453a:	6a3b      	ldr	r3, [r7, #32]
 800453c:	3301      	adds	r3, #1
 800453e:	623b      	str	r3, [r7, #32]
            }
            input_end++;
 8004540:	6a3b      	ldr	r3, [r7, #32]
 8004542:	3301      	adds	r3, #1
 8004544:	623b      	str	r3, [r7, #32]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	6a3a      	ldr	r2, [r7, #32]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	001a      	movs	r2, r3
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	429a      	cmp	r2, r3
 8004556:	d203      	bcs.n	8004560 <parse_string+0x94>
 8004558:	6a3b      	ldr	r3, [r7, #32]
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	2b22      	cmp	r3, #34	; 0x22
 800455e:	d1da      	bne.n	8004516 <parse_string+0x4a>
        }
        if (((size_t)(input_end - input_buffer->content) >= input_buffer->length) || (*input_end != '\"'))
 8004560:	683b      	ldr	r3, [r7, #0]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	6a3a      	ldr	r2, [r7, #32]
 8004566:	1ad3      	subs	r3, r2, r3
 8004568:	001a      	movs	r2, r3
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	429a      	cmp	r2, r3
 8004570:	d300      	bcc.n	8004574 <parse_string+0xa8>
 8004572:	e0a5      	b.n	80046c0 <parse_string+0x1f4>
 8004574:	6a3b      	ldr	r3, [r7, #32]
 8004576:	781b      	ldrb	r3, [r3, #0]
 8004578:	2b22      	cmp	r3, #34	; 0x22
 800457a:	d000      	beq.n	800457e <parse_string+0xb2>
 800457c:	e0a0      	b.n	80046c0 <parse_string+0x1f4>
        {
            goto fail; /* string ended unexpectedly */
        }

        /* This is at most how much we need for the output */
        allocation_length = (size_t) (input_end - buffer_at_offset(input_buffer)) - skipped_bytes;
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	18d3      	adds	r3, r2, r3
 8004588:	6a3a      	ldr	r2, [r7, #32]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	001a      	movs	r2, r3
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	613b      	str	r3, [r7, #16]
        output = (unsigned char*)input_buffer->hooks.allocate(allocation_length + sizeof(""));
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	691b      	ldr	r3, [r3, #16]
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	3201      	adds	r2, #1
 800459c:	0010      	movs	r0, r2
 800459e:	4798      	blx	r3
 80045a0:	0003      	movs	r3, r0
 80045a2:	61fb      	str	r3, [r7, #28]
        if (output == NULL)
 80045a4:	69fb      	ldr	r3, [r7, #28]
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d100      	bne.n	80045ac <parse_string+0xe0>
 80045aa:	e08b      	b.n	80046c4 <parse_string+0x1f8>
        {
            goto fail; /* allocation failure */
        }
    }

    output_pointer = output;
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	60fb      	str	r3, [r7, #12]
    /* loop through the string literal */
    while (input_pointer < input_end)
 80045b0:	e067      	b.n	8004682 <parse_string+0x1b6>
    {
        if (*input_pointer != '\\')
 80045b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045b4:	781b      	ldrb	r3, [r3, #0]
 80045b6:	2b5c      	cmp	r3, #92	; 0x5c
 80045b8:	d008      	beq.n	80045cc <parse_string+0x100>
        {
            *output_pointer++ = *input_pointer++;
 80045ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80045bc:	1c53      	adds	r3, r2, #1
 80045be:	627b      	str	r3, [r7, #36]	; 0x24
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	1c59      	adds	r1, r3, #1
 80045c4:	60f9      	str	r1, [r7, #12]
 80045c6:	7812      	ldrb	r2, [r2, #0]
 80045c8:	701a      	strb	r2, [r3, #0]
 80045ca:	e05a      	b.n	8004682 <parse_string+0x1b6>
        }
        /* escape sequence */
        else
        {
            unsigned char sequence_length = 2;
 80045cc:	2317      	movs	r3, #23
 80045ce:	18fb      	adds	r3, r7, r3
 80045d0:	2202      	movs	r2, #2
 80045d2:	701a      	strb	r2, [r3, #0]
            if ((input_end - input_pointer) < 1)
 80045d4:	6a3a      	ldr	r2, [r7, #32]
 80045d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	dc00      	bgt.n	80045e0 <parse_string+0x114>
 80045de:	e073      	b.n	80046c8 <parse_string+0x1fc>
            {
                goto fail;
            }

            switch (input_pointer[1])
 80045e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e2:	3301      	adds	r3, #1
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	2b75      	cmp	r3, #117	; 0x75
 80045e8:	dd00      	ble.n	80045ec <parse_string+0x120>
 80045ea:	e06f      	b.n	80046cc <parse_string+0x200>
 80045ec:	2b5c      	cmp	r3, #92	; 0x5c
 80045ee:	da04      	bge.n	80045fa <parse_string+0x12e>
 80045f0:	2b22      	cmp	r3, #34	; 0x22
 80045f2:	d028      	beq.n	8004646 <parse_string+0x17a>
 80045f4:	2b2f      	cmp	r3, #47	; 0x2f
 80045f6:	d026      	beq.n	8004646 <parse_string+0x17a>
                        goto fail;
                    }
                    break;

                default:
                    goto fail;
 80045f8:	e068      	b.n	80046cc <parse_string+0x200>
            switch (input_pointer[1])
 80045fa:	3b5c      	subs	r3, #92	; 0x5c
 80045fc:	2b19      	cmp	r3, #25
 80045fe:	d865      	bhi.n	80046cc <parse_string+0x200>
 8004600:	009a      	lsls	r2, r3, #2
 8004602:	4b3f      	ldr	r3, [pc, #252]	; (8004700 <parse_string+0x234>)
 8004604:	18d3      	adds	r3, r2, r3
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	469f      	mov	pc, r3
                    *output_pointer++ = '\b';
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	1c5a      	adds	r2, r3, #1
 800460e:	60fa      	str	r2, [r7, #12]
 8004610:	2208      	movs	r2, #8
 8004612:	701a      	strb	r2, [r3, #0]
                    break;
 8004614:	e02f      	b.n	8004676 <parse_string+0x1aa>
                    *output_pointer++ = '\f';
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	1c5a      	adds	r2, r3, #1
 800461a:	60fa      	str	r2, [r7, #12]
 800461c:	220c      	movs	r2, #12
 800461e:	701a      	strb	r2, [r3, #0]
                    break;
 8004620:	e029      	b.n	8004676 <parse_string+0x1aa>
                    *output_pointer++ = '\n';
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	1c5a      	adds	r2, r3, #1
 8004626:	60fa      	str	r2, [r7, #12]
 8004628:	220a      	movs	r2, #10
 800462a:	701a      	strb	r2, [r3, #0]
                    break;
 800462c:	e023      	b.n	8004676 <parse_string+0x1aa>
                    *output_pointer++ = '\r';
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	1c5a      	adds	r2, r3, #1
 8004632:	60fa      	str	r2, [r7, #12]
 8004634:	220d      	movs	r2, #13
 8004636:	701a      	strb	r2, [r3, #0]
                    break;
 8004638:	e01d      	b.n	8004676 <parse_string+0x1aa>
                    *output_pointer++ = '\t';
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	1c5a      	adds	r2, r3, #1
 800463e:	60fa      	str	r2, [r7, #12]
 8004640:	2209      	movs	r2, #9
 8004642:	701a      	strb	r2, [r3, #0]
                    break;
 8004644:	e017      	b.n	8004676 <parse_string+0x1aa>
                    *output_pointer++ = input_pointer[1];
 8004646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004648:	1c5a      	adds	r2, r3, #1
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	1c59      	adds	r1, r3, #1
 800464e:	60f9      	str	r1, [r7, #12]
 8004650:	7812      	ldrb	r2, [r2, #0]
 8004652:	701a      	strb	r2, [r3, #0]
                    break;
 8004654:	e00f      	b.n	8004676 <parse_string+0x1aa>
                    sequence_length = utf16_literal_to_utf8(input_pointer, input_end, &output_pointer);
 8004656:	2517      	movs	r5, #23
 8004658:	197c      	adds	r4, r7, r5
 800465a:	230c      	movs	r3, #12
 800465c:	18fa      	adds	r2, r7, r3
 800465e:	6a39      	ldr	r1, [r7, #32]
 8004660:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004662:	0018      	movs	r0, r3
 8004664:	f7ff fe26 	bl	80042b4 <utf16_literal_to_utf8>
 8004668:	0003      	movs	r3, r0
 800466a:	7023      	strb	r3, [r4, #0]
                    if (sequence_length == 0)
 800466c:	197b      	adds	r3, r7, r5
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d02d      	beq.n	80046d0 <parse_string+0x204>
                    break;
 8004674:	46c0      	nop			; (mov r8, r8)
            }
            input_pointer += sequence_length;
 8004676:	2317      	movs	r3, #23
 8004678:	18fb      	adds	r3, r7, r3
 800467a:	781b      	ldrb	r3, [r3, #0]
 800467c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800467e:	18d3      	adds	r3, r2, r3
 8004680:	627b      	str	r3, [r7, #36]	; 0x24
    while (input_pointer < input_end)
 8004682:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004684:	6a3b      	ldr	r3, [r7, #32]
 8004686:	429a      	cmp	r2, r3
 8004688:	d393      	bcc.n	80045b2 <parse_string+0xe6>
        }
    }

    /* zero terminate the output */
    *output_pointer = '\0';
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	2200      	movs	r2, #0
 800468e:	701a      	strb	r2, [r3, #0]

    item->type = cJSON_String;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2210      	movs	r2, #16
 8004694:	60da      	str	r2, [r3, #12]
    item->valuestring = (char*)output;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	69fa      	ldr	r2, [r7, #28]
 800469a:	611a      	str	r2, [r3, #16]

    input_buffer->offset = (size_t) (input_end - input_buffer->content);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6a3a      	ldr	r2, [r7, #32]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	001a      	movs	r2, r3
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	609a      	str	r2, [r3, #8]
    input_buffer->offset++;
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	1c5a      	adds	r2, r3, #1
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	609a      	str	r2, [r3, #8]

    return true;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e01f      	b.n	80046f8 <parse_string+0x22c>
        goto fail;
 80046b8:	46c0      	nop			; (mov r8, r8)
 80046ba:	e00a      	b.n	80046d2 <parse_string+0x206>
                    goto fail;
 80046bc:	46c0      	nop			; (mov r8, r8)
 80046be:	e008      	b.n	80046d2 <parse_string+0x206>
            goto fail; /* string ended unexpectedly */
 80046c0:	46c0      	nop			; (mov r8, r8)
 80046c2:	e006      	b.n	80046d2 <parse_string+0x206>
            goto fail; /* allocation failure */
 80046c4:	46c0      	nop			; (mov r8, r8)
 80046c6:	e004      	b.n	80046d2 <parse_string+0x206>
                goto fail;
 80046c8:	46c0      	nop			; (mov r8, r8)
 80046ca:	e002      	b.n	80046d2 <parse_string+0x206>
                    goto fail;
 80046cc:	46c0      	nop			; (mov r8, r8)
 80046ce:	e000      	b.n	80046d2 <parse_string+0x206>
                        goto fail;
 80046d0:	46c0      	nop			; (mov r8, r8)

fail:
    if (output != NULL)
 80046d2:	69fb      	ldr	r3, [r7, #28]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d004      	beq.n	80046e2 <parse_string+0x216>
    {
        input_buffer->hooks.deallocate(output);
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	69fa      	ldr	r2, [r7, #28]
 80046de:	0010      	movs	r0, r2
 80046e0:	4798      	blx	r3
    }

    if (input_pointer != NULL)
 80046e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d006      	beq.n	80046f6 <parse_string+0x22a>
    {
        input_buffer->offset = (size_t)(input_pointer - input_buffer->content);
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046ee:	1ad3      	subs	r3, r2, r3
 80046f0:	001a      	movs	r2, r3
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	609a      	str	r2, [r3, #8]
    }

    return false;
 80046f6:	2300      	movs	r3, #0
}
 80046f8:	0018      	movs	r0, r3
 80046fa:	46bd      	mov	sp, r7
 80046fc:	b00a      	add	sp, #40	; 0x28
 80046fe:	bdb0      	pop	{r4, r5, r7, pc}
 8004700:	0800c7d4 	.word	0x0800c7d4

08004704 <buffer_skip_whitespace>:
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer);
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer);

/* Utility to jump whitespace and cr/lf */
static parse_buffer *buffer_skip_whitespace(parse_buffer * const buffer)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL))
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d003      	beq.n	800471a <buffer_skip_whitespace+0x16>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d101      	bne.n	800471e <buffer_skip_whitespace+0x1a>
    {
        return NULL;
 800471a:	2300      	movs	r3, #0
 800471c:	e02c      	b.n	8004778 <buffer_skip_whitespace+0x74>
    }

    if (cannot_access_at_index(buffer, 0))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d005      	beq.n	8004730 <buffer_skip_whitespace+0x2c>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	689a      	ldr	r2, [r3, #8]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	429a      	cmp	r2, r3
 800472e:	d306      	bcc.n	800473e <buffer_skip_whitespace+0x3a>
    {
        return buffer;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	e021      	b.n	8004778 <buffer_skip_whitespace+0x74>
    }

    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
    {
       buffer->offset++;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	1c5a      	adds	r2, r3, #1
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	609a      	str	r2, [r3, #8]
    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	d00d      	beq.n	8004760 <buffer_skip_whitespace+0x5c>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689a      	ldr	r2, [r3, #8]
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	429a      	cmp	r2, r3
 800474e:	d207      	bcs.n	8004760 <buffer_skip_whitespace+0x5c>
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	18d3      	adds	r3, r2, r3
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	2b20      	cmp	r3, #32
 800475e:	d9e9      	bls.n	8004734 <buffer_skip_whitespace+0x30>
    }

    if (buffer->offset == buffer->length)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	689a      	ldr	r2, [r3, #8]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	429a      	cmp	r2, r3
 800476a:	d104      	bne.n	8004776 <buffer_skip_whitespace+0x72>
    {
        buffer->offset--;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	689b      	ldr	r3, [r3, #8]
 8004770:	1e5a      	subs	r2, r3, #1
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 8004776:	687b      	ldr	r3, [r7, #4]
}
 8004778:	0018      	movs	r0, r3
 800477a:	46bd      	mov	sp, r7
 800477c:	b002      	add	sp, #8
 800477e:	bd80      	pop	{r7, pc}

08004780 <skip_utf8_bom>:

/* skip the UTF-8 BOM (byte order mark) if it is at the beginning of a buffer */
static parse_buffer *skip_utf8_bom(parse_buffer * const buffer)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL) || (buffer->offset != 0))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2b00      	cmp	r3, #0
 800478c:	d007      	beq.n	800479e <skip_utf8_bom+0x1e>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d003      	beq.n	800479e <skip_utf8_bom+0x1e>
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d001      	beq.n	80047a2 <skip_utf8_bom+0x22>
    {
        return NULL;
 800479e:	2300      	movs	r3, #0
 80047a0:	e01b      	b.n	80047da <skip_utf8_bom+0x5a>
    }

    if (can_access_at_index(buffer, 4) && (strncmp((const char*)buffer_at_offset(buffer), "\xEF\xBB\xBF", 3) == 0))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d017      	beq.n	80047d8 <skip_utf8_bom+0x58>
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	1d1a      	adds	r2, r3, #4
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d210      	bcs.n	80047d8 <skip_utf8_bom+0x58>
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	18d3      	adds	r3, r2, r3
 80047c0:	4908      	ldr	r1, [pc, #32]	; (80047e4 <skip_utf8_bom+0x64>)
 80047c2:	2203      	movs	r2, #3
 80047c4:	0018      	movs	r0, r3
 80047c6:	f006 f8cd 	bl	800a964 <strncmp>
 80047ca:	1e03      	subs	r3, r0, #0
 80047cc:	d104      	bne.n	80047d8 <skip_utf8_bom+0x58>
    {
        buffer->offset += 3;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	1cda      	adds	r2, r3, #3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 80047d8:	687b      	ldr	r3, [r7, #4]
}
 80047da:	0018      	movs	r0, r3
 80047dc:	46bd      	mov	sp, r7
 80047de:	b002      	add	sp, #8
 80047e0:	bd80      	pop	{r7, pc}
 80047e2:	46c0      	nop			; (mov r8, r8)
 80047e4:	0800c734 	.word	0x0800c734

080047e8 <cJSON_ParseWithOpts>:

CJSON_PUBLIC(cJSON *) cJSON_ParseWithOpts(const char *value, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	b086      	sub	sp, #24
 80047ec:	af00      	add	r7, sp, #0
 80047ee:	60f8      	str	r0, [r7, #12]
 80047f0:	60b9      	str	r1, [r7, #8]
 80047f2:	607a      	str	r2, [r7, #4]
    size_t buffer_length;

    if (NULL == value)
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d101      	bne.n	80047fe <cJSON_ParseWithOpts+0x16>
    {
        return NULL;
 80047fa:	2300      	movs	r3, #0
 80047fc:	e00d      	b.n	800481a <cJSON_ParseWithOpts+0x32>
    }

    /* Adding null character size due to require_null_terminated. */
    buffer_length = strlen(value) + sizeof("");
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	0018      	movs	r0, r3
 8004802:	f7fb fc8b 	bl	800011c <strlen>
 8004806:	0003      	movs	r3, r0
 8004808:	3301      	adds	r3, #1
 800480a:	617b      	str	r3, [r7, #20]

    return cJSON_ParseWithLengthOpts(value, buffer_length, return_parse_end, require_null_terminated);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	68ba      	ldr	r2, [r7, #8]
 8004810:	6979      	ldr	r1, [r7, #20]
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f000 f806 	bl	8004824 <cJSON_ParseWithLengthOpts>
 8004818:	0003      	movs	r3, r0
}
 800481a:	0018      	movs	r0, r3
 800481c:	46bd      	mov	sp, r7
 800481e:	b006      	add	sp, #24
 8004820:	bd80      	pop	{r7, pc}
	...

08004824 <cJSON_ParseWithLengthOpts>:

/* Parse an object - create a new root, and populate. */
CJSON_PUBLIC(cJSON *) cJSON_ParseWithLengthOpts(const char *value, size_t buffer_length, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 8004824:	b5b0      	push	{r4, r5, r7, lr}
 8004826:	b08e      	sub	sp, #56	; 0x38
 8004828:	af00      	add	r7, sp, #0
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	60b9      	str	r1, [r7, #8]
 800482e:	607a      	str	r2, [r7, #4]
 8004830:	603b      	str	r3, [r7, #0]
    parse_buffer buffer = { 0, 0, 0, 0, { 0, 0, 0 } };
 8004832:	2418      	movs	r4, #24
 8004834:	193b      	adds	r3, r7, r4
 8004836:	0018      	movs	r0, r3
 8004838:	231c      	movs	r3, #28
 800483a:	001a      	movs	r2, r3
 800483c:	2100      	movs	r1, #0
 800483e:	f006 f87b 	bl	800a938 <memset>
    cJSON *item = NULL;
 8004842:	2300      	movs	r3, #0
 8004844:	637b      	str	r3, [r7, #52]	; 0x34

    /* reset error position */
    global_error.json = NULL;
 8004846:	4b4d      	ldr	r3, [pc, #308]	; (800497c <cJSON_ParseWithLengthOpts+0x158>)
 8004848:	2200      	movs	r2, #0
 800484a:	601a      	str	r2, [r3, #0]
    global_error.position = 0;
 800484c:	4b4b      	ldr	r3, [pc, #300]	; (800497c <cJSON_ParseWithLengthOpts+0x158>)
 800484e:	2200      	movs	r2, #0
 8004850:	605a      	str	r2, [r3, #4]

    if (value == NULL || 0 == buffer_length)
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2b00      	cmp	r3, #0
 8004856:	d04d      	beq.n	80048f4 <cJSON_ParseWithLengthOpts+0xd0>
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	2b00      	cmp	r3, #0
 800485c:	d04a      	beq.n	80048f4 <cJSON_ParseWithLengthOpts+0xd0>
    {
        goto fail;
    }

    buffer.content = (const unsigned char*)value;
 800485e:	0025      	movs	r5, r4
 8004860:	197b      	adds	r3, r7, r5
 8004862:	68fa      	ldr	r2, [r7, #12]
 8004864:	601a      	str	r2, [r3, #0]
    buffer.length = buffer_length;
 8004866:	197b      	adds	r3, r7, r5
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	605a      	str	r2, [r3, #4]
    buffer.offset = 0;
 800486c:	197b      	adds	r3, r7, r5
 800486e:	2200      	movs	r2, #0
 8004870:	609a      	str	r2, [r3, #8]
    buffer.hooks = global_hooks;
 8004872:	197b      	adds	r3, r7, r5
 8004874:	4a42      	ldr	r2, [pc, #264]	; (8004980 <cJSON_ParseWithLengthOpts+0x15c>)
 8004876:	3310      	adds	r3, #16
 8004878:	ca13      	ldmia	r2!, {r0, r1, r4}
 800487a:	c313      	stmia	r3!, {r0, r1, r4}

    item = cJSON_New_Item(&global_hooks);
 800487c:	4b40      	ldr	r3, [pc, #256]	; (8004980 <cJSON_ParseWithLengthOpts+0x15c>)
 800487e:	0018      	movs	r0, r3
 8004880:	f7ff fb8a 	bl	8003f98 <cJSON_New_Item>
 8004884:	0003      	movs	r3, r0
 8004886:	637b      	str	r3, [r7, #52]	; 0x34
    if (item == NULL) /* memory fail */
 8004888:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800488a:	2b00      	cmp	r3, #0
 800488c:	d034      	beq.n	80048f8 <cJSON_ParseWithLengthOpts+0xd4>
    {
        goto fail;
    }

    if (!parse_value(item, buffer_skip_whitespace(skip_utf8_bom(&buffer))))
 800488e:	197b      	adds	r3, r7, r5
 8004890:	0018      	movs	r0, r3
 8004892:	f7ff ff75 	bl	8004780 <skip_utf8_bom>
 8004896:	0003      	movs	r3, r0
 8004898:	0018      	movs	r0, r3
 800489a:	f7ff ff33 	bl	8004704 <buffer_skip_whitespace>
 800489e:	0002      	movs	r2, r0
 80048a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048a2:	0011      	movs	r1, r2
 80048a4:	0018      	movs	r0, r3
 80048a6:	f000 f87d 	bl	80049a4 <parse_value>
 80048aa:	1e03      	subs	r3, r0, #0
 80048ac:	d026      	beq.n	80048fc <cJSON_ParseWithLengthOpts+0xd8>
        /* parse failure. ep is set. */
        goto fail;
    }

    /* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
    if (require_null_terminated)
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d012      	beq.n	80048da <cJSON_ParseWithLengthOpts+0xb6>
    {
        buffer_skip_whitespace(&buffer);
 80048b4:	197b      	adds	r3, r7, r5
 80048b6:	0018      	movs	r0, r3
 80048b8:	f7ff ff24 	bl	8004704 <buffer_skip_whitespace>
        if ((buffer.offset >= buffer.length) || buffer_at_offset(&buffer)[0] != '\0')
 80048bc:	0029      	movs	r1, r5
 80048be:	187b      	adds	r3, r7, r1
 80048c0:	689a      	ldr	r2, [r3, #8]
 80048c2:	187b      	adds	r3, r7, r1
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	429a      	cmp	r2, r3
 80048c8:	d21a      	bcs.n	8004900 <cJSON_ParseWithLengthOpts+0xdc>
 80048ca:	187b      	adds	r3, r7, r1
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	187b      	adds	r3, r7, r1
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	18d3      	adds	r3, r2, r3
 80048d4:	781b      	ldrb	r3, [r3, #0]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d112      	bne.n	8004900 <cJSON_ParseWithLengthOpts+0xdc>
        {
            goto fail;
        }
    }
    if (return_parse_end)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d007      	beq.n	80048f0 <cJSON_ParseWithLengthOpts+0xcc>
    {
        *return_parse_end = (const char*)buffer_at_offset(&buffer);
 80048e0:	2118      	movs	r1, #24
 80048e2:	187b      	adds	r3, r7, r1
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	187b      	adds	r3, r7, r1
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	18d2      	adds	r2, r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	601a      	str	r2, [r3, #0]
    }

    return item;
 80048f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048f2:	e03f      	b.n	8004974 <cJSON_ParseWithLengthOpts+0x150>
        goto fail;
 80048f4:	46c0      	nop			; (mov r8, r8)
 80048f6:	e004      	b.n	8004902 <cJSON_ParseWithLengthOpts+0xde>
        goto fail;
 80048f8:	46c0      	nop			; (mov r8, r8)
 80048fa:	e002      	b.n	8004902 <cJSON_ParseWithLengthOpts+0xde>
        goto fail;
 80048fc:	46c0      	nop			; (mov r8, r8)
 80048fe:	e000      	b.n	8004902 <cJSON_ParseWithLengthOpts+0xde>
            goto fail;
 8004900:	46c0      	nop			; (mov r8, r8)

fail:
    if (item != NULL)
 8004902:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004904:	2b00      	cmp	r3, #0
 8004906:	d003      	beq.n	8004910 <cJSON_ParseWithLengthOpts+0xec>
    {
        cJSON_Delete(item);
 8004908:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800490a:	0018      	movs	r0, r3
 800490c:	f7ff fb5c 	bl	8003fc8 <cJSON_Delete>
    }

    if (value != NULL)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d02d      	beq.n	8004972 <cJSON_ParseWithLengthOpts+0x14e>
    {
        error local_error;
        local_error.json = (const unsigned char*)value;
 8004916:	2110      	movs	r1, #16
 8004918:	187b      	adds	r3, r7, r1
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	601a      	str	r2, [r3, #0]
        local_error.position = 0;
 800491e:	187b      	adds	r3, r7, r1
 8004920:	2200      	movs	r2, #0
 8004922:	605a      	str	r2, [r3, #4]

        if (buffer.offset < buffer.length)
 8004924:	2018      	movs	r0, #24
 8004926:	183b      	adds	r3, r7, r0
 8004928:	689a      	ldr	r2, [r3, #8]
 800492a:	183b      	adds	r3, r7, r0
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	429a      	cmp	r2, r3
 8004930:	d204      	bcs.n	800493c <cJSON_ParseWithLengthOpts+0x118>
        {
            local_error.position = buffer.offset;
 8004932:	183b      	adds	r3, r7, r0
 8004934:	689a      	ldr	r2, [r3, #8]
 8004936:	187b      	adds	r3, r7, r1
 8004938:	605a      	str	r2, [r3, #4]
 800493a:	e00a      	b.n	8004952 <cJSON_ParseWithLengthOpts+0x12e>
        }
        else if (buffer.length > 0)
 800493c:	2218      	movs	r2, #24
 800493e:	18bb      	adds	r3, r7, r2
 8004940:	685b      	ldr	r3, [r3, #4]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d005      	beq.n	8004952 <cJSON_ParseWithLengthOpts+0x12e>
        {
            local_error.position = buffer.length - 1;
 8004946:	18bb      	adds	r3, r7, r2
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	1e5a      	subs	r2, r3, #1
 800494c:	2310      	movs	r3, #16
 800494e:	18fb      	adds	r3, r7, r3
 8004950:	605a      	str	r2, [r3, #4]
        }

        if (return_parse_end != NULL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d007      	beq.n	8004968 <cJSON_ParseWithLengthOpts+0x144>
        {
            *return_parse_end = (const char*)local_error.json + local_error.position;
 8004958:	2110      	movs	r1, #16
 800495a:	187b      	adds	r3, r7, r1
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	187b      	adds	r3, r7, r1
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	18d2      	adds	r2, r2, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	601a      	str	r2, [r3, #0]
        }

        global_error = local_error;
 8004968:	4b04      	ldr	r3, [pc, #16]	; (800497c <cJSON_ParseWithLengthOpts+0x158>)
 800496a:	2210      	movs	r2, #16
 800496c:	18ba      	adds	r2, r7, r2
 800496e:	ca03      	ldmia	r2!, {r0, r1}
 8004970:	c303      	stmia	r3!, {r0, r1}
    }

    return NULL;
 8004972:	2300      	movs	r3, #0
}
 8004974:	0018      	movs	r0, r3
 8004976:	46bd      	mov	sp, r7
 8004978:	b00e      	add	sp, #56	; 0x38
 800497a:	bdb0      	pop	{r4, r5, r7, pc}
 800497c:	20000820 	.word	0x20000820
 8004980:	2000004c 	.word	0x2000004c

08004984 <cJSON_Parse>:

/* Default options for cJSON_Parse */
CJSON_PUBLIC(cJSON *) cJSON_Parse(const char *value)
{
 8004984:	b580      	push	{r7, lr}
 8004986:	b082      	sub	sp, #8
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]
    return cJSON_ParseWithOpts(value, 0, 0);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2200      	movs	r2, #0
 8004990:	2100      	movs	r1, #0
 8004992:	0018      	movs	r0, r3
 8004994:	f7ff ff28 	bl	80047e8 <cJSON_ParseWithOpts>
 8004998:	0003      	movs	r3, r0
}
 800499a:	0018      	movs	r0, r3
 800499c:	46bd      	mov	sp, r7
 800499e:	b002      	add	sp, #8
 80049a0:	bd80      	pop	{r7, pc}
	...

080049a4 <parse_value>:
    return print_value(item, &p);
}

/* Parser core - when encountering text, process appropriately. */
static cJSON_bool parse_value(cJSON * const item, parse_buffer * const input_buffer)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
 80049ac:	6039      	str	r1, [r7, #0]
    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d003      	beq.n	80049bc <parse_value+0x18>
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d101      	bne.n	80049c0 <parse_value+0x1c>
    {
        return false; /* no input */
 80049bc:	2300      	movs	r3, #0
 80049be:	e0d7      	b.n	8004b70 <parse_value+0x1cc>
    }

    /* parse the different types of values */
    /* null */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "null", 4) == 0))
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d01c      	beq.n	8004a00 <parse_value+0x5c>
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	1d1a      	adds	r2, r3, #4
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d815      	bhi.n	8004a00 <parse_value+0x5c>
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	18d3      	adds	r3, r2, r3
 80049de:	4966      	ldr	r1, [pc, #408]	; (8004b78 <parse_value+0x1d4>)
 80049e0:	2204      	movs	r2, #4
 80049e2:	0018      	movs	r0, r3
 80049e4:	f005 ffbe 	bl	800a964 <strncmp>
 80049e8:	1e03      	subs	r3, r0, #0
 80049ea:	d109      	bne.n	8004a00 <parse_value+0x5c>
    {
        item->type = cJSON_NULL;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2204      	movs	r2, #4
 80049f0:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 4;
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	1d1a      	adds	r2, r3, #4
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	609a      	str	r2, [r3, #8]
        return true;
 80049fc:	2301      	movs	r3, #1
 80049fe:	e0b7      	b.n	8004b70 <parse_value+0x1cc>
    }
    /* false */
    if (can_read(input_buffer, 5) && (strncmp((const char*)buffer_at_offset(input_buffer), "false", 5) == 0))
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d01c      	beq.n	8004a40 <parse_value+0x9c>
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	1d5a      	adds	r2, r3, #5
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d815      	bhi.n	8004a40 <parse_value+0x9c>
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	18d3      	adds	r3, r2, r3
 8004a1e:	4957      	ldr	r1, [pc, #348]	; (8004b7c <parse_value+0x1d8>)
 8004a20:	2205      	movs	r2, #5
 8004a22:	0018      	movs	r0, r3
 8004a24:	f005 ff9e 	bl	800a964 <strncmp>
 8004a28:	1e03      	subs	r3, r0, #0
 8004a2a:	d109      	bne.n	8004a40 <parse_value+0x9c>
    {
        item->type = cJSON_False;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	2201      	movs	r2, #1
 8004a30:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 5;
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	1d5a      	adds	r2, r3, #5
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	609a      	str	r2, [r3, #8]
        return true;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e097      	b.n	8004b70 <parse_value+0x1cc>
    }
    /* true */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "true", 4) == 0))
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d01f      	beq.n	8004a86 <parse_value+0xe2>
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	1d1a      	adds	r2, r3, #4
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	429a      	cmp	r2, r3
 8004a52:	d818      	bhi.n	8004a86 <parse_value+0xe2>
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	689b      	ldr	r3, [r3, #8]
 8004a5c:	18d3      	adds	r3, r2, r3
 8004a5e:	4948      	ldr	r1, [pc, #288]	; (8004b80 <parse_value+0x1dc>)
 8004a60:	2204      	movs	r2, #4
 8004a62:	0018      	movs	r0, r3
 8004a64:	f005 ff7e 	bl	800a964 <strncmp>
 8004a68:	1e03      	subs	r3, r0, #0
 8004a6a:	d10c      	bne.n	8004a86 <parse_value+0xe2>
    {
        item->type = cJSON_True;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2202      	movs	r2, #2
 8004a70:	60da      	str	r2, [r3, #12]
        item->valueint = 1;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	2201      	movs	r2, #1
 8004a76:	615a      	str	r2, [r3, #20]
        input_buffer->offset += 4;
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	689b      	ldr	r3, [r3, #8]
 8004a7c:	1d1a      	adds	r2, r3, #4
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	609a      	str	r2, [r3, #8]
        return true;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e074      	b.n	8004b70 <parse_value+0x1cc>
    }
    /* string */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '\"'))
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d015      	beq.n	8004ab8 <parse_value+0x114>
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	689a      	ldr	r2, [r3, #8]
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d20f      	bcs.n	8004ab8 <parse_value+0x114>
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	689b      	ldr	r3, [r3, #8]
 8004aa0:	18d3      	adds	r3, r2, r3
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	2b22      	cmp	r3, #34	; 0x22
 8004aa6:	d107      	bne.n	8004ab8 <parse_value+0x114>
    {
        return parse_string(item, input_buffer);
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	0011      	movs	r1, r2
 8004aae:	0018      	movs	r0, r3
 8004ab0:	f7ff fd0c 	bl	80044cc <parse_string>
 8004ab4:	0003      	movs	r3, r0
 8004ab6:	e05b      	b.n	8004b70 <parse_value+0x1cc>
    }
    /* number */
    if (can_access_at_index(input_buffer, 0) && ((buffer_at_offset(input_buffer)[0] == '-') || ((buffer_at_offset(input_buffer)[0] >= '0') && (buffer_at_offset(input_buffer)[0] <= '9'))))
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d025      	beq.n	8004b0a <parse_value+0x166>
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	689a      	ldr	r2, [r3, #8]
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d21f      	bcs.n	8004b0a <parse_value+0x166>
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	18d3      	adds	r3, r2, r3
 8004ad4:	781b      	ldrb	r3, [r3, #0]
 8004ad6:	2b2d      	cmp	r3, #45	; 0x2d
 8004ad8:	d00f      	beq.n	8004afa <parse_value+0x156>
 8004ada:	683b      	ldr	r3, [r7, #0]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	18d3      	adds	r3, r2, r3
 8004ae4:	781b      	ldrb	r3, [r3, #0]
 8004ae6:	2b2f      	cmp	r3, #47	; 0x2f
 8004ae8:	d90f      	bls.n	8004b0a <parse_value+0x166>
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	683b      	ldr	r3, [r7, #0]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	18d3      	adds	r3, r2, r3
 8004af4:	781b      	ldrb	r3, [r3, #0]
 8004af6:	2b39      	cmp	r3, #57	; 0x39
 8004af8:	d807      	bhi.n	8004b0a <parse_value+0x166>
    {
        return parse_number(item, input_buffer);
 8004afa:	683a      	ldr	r2, [r7, #0]
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	0011      	movs	r1, r2
 8004b00:	0018      	movs	r0, r3
 8004b02:	f7ff fab1 	bl	8004068 <parse_number>
 8004b06:	0003      	movs	r3, r0
 8004b08:	e032      	b.n	8004b70 <parse_value+0x1cc>
    }
    /* array */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '['))
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d015      	beq.n	8004b3c <parse_value+0x198>
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	689a      	ldr	r2, [r3, #8]
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d20f      	bcs.n	8004b3c <parse_value+0x198>
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	18d3      	adds	r3, r2, r3
 8004b26:	781b      	ldrb	r3, [r3, #0]
 8004b28:	2b5b      	cmp	r3, #91	; 0x5b
 8004b2a:	d107      	bne.n	8004b3c <parse_value+0x198>
    {
        return parse_array(item, input_buffer);
 8004b2c:	683a      	ldr	r2, [r7, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	0011      	movs	r1, r2
 8004b32:	0018      	movs	r0, r3
 8004b34:	f000 f826 	bl	8004b84 <parse_array>
 8004b38:	0003      	movs	r3, r0
 8004b3a:	e019      	b.n	8004b70 <parse_value+0x1cc>
    }
    /* object */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '{'))
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d015      	beq.n	8004b6e <parse_value+0x1ca>
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	689a      	ldr	r2, [r3, #8]
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d20f      	bcs.n	8004b6e <parse_value+0x1ca>
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	681a      	ldr	r2, [r3, #0]
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	18d3      	adds	r3, r2, r3
 8004b58:	781b      	ldrb	r3, [r3, #0]
 8004b5a:	2b7b      	cmp	r3, #123	; 0x7b
 8004b5c:	d107      	bne.n	8004b6e <parse_value+0x1ca>
    {
        return parse_object(item, input_buffer);
 8004b5e:	683a      	ldr	r2, [r7, #0]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	0011      	movs	r1, r2
 8004b64:	0018      	movs	r0, r3
 8004b66:	f000 f8d8 	bl	8004d1a <parse_object>
 8004b6a:	0003      	movs	r3, r0
 8004b6c:	e000      	b.n	8004b70 <parse_value+0x1cc>
    }

    return false;
 8004b6e:	2300      	movs	r3, #0
}
 8004b70:	0018      	movs	r0, r3
 8004b72:	46bd      	mov	sp, r7
 8004b74:	b002      	add	sp, #8
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	0800c708 	.word	0x0800c708
 8004b7c:	0800c738 	.word	0x0800c738
 8004b80:	0800c740 	.word	0x0800c740

08004b84 <parse_array>:
    }
}

/* Build an array from input text. */
static cJSON_bool parse_array(cJSON * const item, parse_buffer * const input_buffer)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
 8004b8c:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* head of the linked list */
 8004b8e:	2300      	movs	r3, #0
 8004b90:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 8004b92:	2300      	movs	r3, #0
 8004b94:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	68da      	ldr	r2, [r3, #12]
 8004b9a:	23fa      	movs	r3, #250	; 0xfa
 8004b9c:	009b      	lsls	r3, r3, #2
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d301      	bcc.n	8004ba6 <parse_array+0x22>
    {
        return false; /* to deeply nested */
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	e0b5      	b.n	8004d12 <parse_array+0x18e>
    }
    input_buffer->depth++;
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	1c5a      	adds	r2, r3, #1
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	60da      	str	r2, [r3, #12]

    if (buffer_at_offset(input_buffer)[0] != '[')
 8004bb0:	683b      	ldr	r3, [r7, #0]
 8004bb2:	681a      	ldr	r2, [r3, #0]
 8004bb4:	683b      	ldr	r3, [r7, #0]
 8004bb6:	689b      	ldr	r3, [r3, #8]
 8004bb8:	18d3      	adds	r3, r2, r3
 8004bba:	781b      	ldrb	r3, [r3, #0]
 8004bbc:	2b5b      	cmp	r3, #91	; 0x5b
 8004bbe:	d000      	beq.n	8004bc2 <parse_array+0x3e>
 8004bc0:	e098      	b.n	8004cf4 <parse_array+0x170>
    {
        /* not an array */
        goto fail;
    }

    input_buffer->offset++;
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	1c5a      	adds	r2, r3, #1
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	0018      	movs	r0, r3
 8004bd0:	f7ff fd98 	bl	8004704 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ']'))
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00d      	beq.n	8004bf6 <parse_array+0x72>
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	689a      	ldr	r2, [r3, #8]
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d207      	bcs.n	8004bf6 <parse_array+0x72>
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	18d3      	adds	r3, r2, r3
 8004bf0:	781b      	ldrb	r3, [r3, #0]
 8004bf2:	2b5d      	cmp	r3, #93	; 0x5d
 8004bf4:	d065      	beq.n	8004cc2 <parse_array+0x13e>
        /* empty array */
        goto success;
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d005      	beq.n	8004c08 <parse_array+0x84>
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	689a      	ldr	r2, [r3, #8]
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d305      	bcc.n	8004c14 <parse_array+0x90>
    {
        input_buffer->offset--;
 8004c08:	683b      	ldr	r3, [r7, #0]
 8004c0a:	689b      	ldr	r3, [r3, #8]
 8004c0c:	1e5a      	subs	r2, r3, #1
 8004c0e:	683b      	ldr	r3, [r7, #0]
 8004c10:	609a      	str	r2, [r3, #8]
        goto fail;
 8004c12:	e076      	b.n	8004d02 <parse_array+0x17e>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	1e5a      	subs	r2, r3, #1
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 8004c1e:	683b      	ldr	r3, [r7, #0]
 8004c20:	3310      	adds	r3, #16
 8004c22:	0018      	movs	r0, r3
 8004c24:	f7ff f9b8 	bl	8003f98 <cJSON_New_Item>
 8004c28:	0003      	movs	r3, r0
 8004c2a:	60fb      	str	r3, [r7, #12]
        if (new_item == NULL)
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d062      	beq.n	8004cf8 <parse_array+0x174>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d104      	bne.n	8004c42 <parse_array+0xbe>
        {
            /* start the linked list */
            current_item = head = new_item;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	617b      	str	r3, [r7, #20]
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	613b      	str	r3, [r7, #16]
 8004c40:	e007      	b.n	8004c52 <parse_array+0xce>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8004c42:	693b      	ldr	r3, [r7, #16]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	693a      	ldr	r2, [r7, #16]
 8004c4c:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	613b      	str	r3, [r7, #16]
        }

        /* parse next value */
        input_buffer->offset++;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8004c5c:	683b      	ldr	r3, [r7, #0]
 8004c5e:	0018      	movs	r0, r3
 8004c60:	f7ff fd50 	bl	8004704 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8004c64:	683a      	ldr	r2, [r7, #0]
 8004c66:	693b      	ldr	r3, [r7, #16]
 8004c68:	0011      	movs	r1, r2
 8004c6a:	0018      	movs	r0, r3
 8004c6c:	f7ff fe9a 	bl	80049a4 <parse_value>
 8004c70:	1e03      	subs	r3, r0, #0
 8004c72:	d043      	beq.n	8004cfc <parse_array+0x178>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	0018      	movs	r0, r3
 8004c78:	f7ff fd44 	bl	8004704 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d00d      	beq.n	8004c9e <parse_array+0x11a>
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	689a      	ldr	r2, [r3, #8]
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	429a      	cmp	r2, r3
 8004c8c:	d207      	bcs.n	8004c9e <parse_array+0x11a>
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	18d3      	adds	r3, r2, r3
 8004c98:	781b      	ldrb	r3, [r3, #0]
 8004c9a:	2b2c      	cmp	r3, #44	; 0x2c
 8004c9c:	d0bf      	beq.n	8004c1e <parse_array+0x9a>

    if (cannot_access_at_index(input_buffer, 0) || buffer_at_offset(input_buffer)[0] != ']')
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d02d      	beq.n	8004d00 <parse_array+0x17c>
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	689a      	ldr	r2, [r3, #8]
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	685b      	ldr	r3, [r3, #4]
 8004cac:	429a      	cmp	r2, r3
 8004cae:	d227      	bcs.n	8004d00 <parse_array+0x17c>
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	689b      	ldr	r3, [r3, #8]
 8004cb8:	18d3      	adds	r3, r2, r3
 8004cba:	781b      	ldrb	r3, [r3, #0]
 8004cbc:	2b5d      	cmp	r3, #93	; 0x5d
 8004cbe:	d11f      	bne.n	8004d00 <parse_array+0x17c>
    {
        goto fail; /* expected end of array */
    }

success:
 8004cc0:	e000      	b.n	8004cc4 <parse_array+0x140>
        goto success;
 8004cc2:	46c0      	nop			; (mov r8, r8)
    input_buffer->depth--;
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	1e5a      	subs	r2, r3, #1
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d002      	beq.n	8004cda <parse_array+0x156>
        head->prev = current_item;
 8004cd4:	697b      	ldr	r3, [r7, #20]
 8004cd6:	693a      	ldr	r2, [r7, #16]
 8004cd8:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Array;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2220      	movs	r2, #32
 8004cde:	60da      	str	r2, [r3, #12]
    item->child = head;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	697a      	ldr	r2, [r7, #20]
 8004ce4:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	1c5a      	adds	r2, r3, #1
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	609a      	str	r2, [r3, #8]

    return true;
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	e00e      	b.n	8004d12 <parse_array+0x18e>
        goto fail;
 8004cf4:	46c0      	nop			; (mov r8, r8)
 8004cf6:	e004      	b.n	8004d02 <parse_array+0x17e>
            goto fail; /* allocation failure */
 8004cf8:	46c0      	nop			; (mov r8, r8)
 8004cfa:	e002      	b.n	8004d02 <parse_array+0x17e>
            goto fail; /* failed to parse value */
 8004cfc:	46c0      	nop			; (mov r8, r8)
 8004cfe:	e000      	b.n	8004d02 <parse_array+0x17e>
        goto fail; /* expected end of array */
 8004d00:	46c0      	nop			; (mov r8, r8)

fail:
    if (head != NULL)
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d003      	beq.n	8004d10 <parse_array+0x18c>
    {
        cJSON_Delete(head);
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	0018      	movs	r0, r3
 8004d0c:	f7ff f95c 	bl	8003fc8 <cJSON_Delete>
    }

    return false;
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	0018      	movs	r0, r3
 8004d14:	46bd      	mov	sp, r7
 8004d16:	b006      	add	sp, #24
 8004d18:	bd80      	pop	{r7, pc}

08004d1a <parse_object>:
    return true;
}

/* Build an object from the text. */
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer)
{
 8004d1a:	b580      	push	{r7, lr}
 8004d1c:	b086      	sub	sp, #24
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
 8004d22:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* linked list head */
 8004d24:	2300      	movs	r3, #0
 8004d26:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 8004d28:	2300      	movs	r3, #0
 8004d2a:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 8004d2c:	683b      	ldr	r3, [r7, #0]
 8004d2e:	68da      	ldr	r2, [r3, #12]
 8004d30:	23fa      	movs	r3, #250	; 0xfa
 8004d32:	009b      	lsls	r3, r3, #2
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d301      	bcc.n	8004d3c <parse_object+0x22>
    {
        return false; /* to deeply nested */
 8004d38:	2300      	movs	r3, #0
 8004d3a:	e0f4      	b.n	8004f26 <parse_object+0x20c>
    }
    input_buffer->depth++;
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	68db      	ldr	r3, [r3, #12]
 8004d40:	1c5a      	adds	r2, r3, #1
 8004d42:	683b      	ldr	r3, [r7, #0]
 8004d44:	60da      	str	r2, [r3, #12]

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '{'))
 8004d46:	683b      	ldr	r3, [r7, #0]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d100      	bne.n	8004d4e <parse_object+0x34>
 8004d4c:	e0d8      	b.n	8004f00 <parse_object+0x1e6>
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	689a      	ldr	r2, [r3, #8]
 8004d52:	683b      	ldr	r3, [r7, #0]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d300      	bcc.n	8004d5c <parse_object+0x42>
 8004d5a:	e0d1      	b.n	8004f00 <parse_object+0x1e6>
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	681a      	ldr	r2, [r3, #0]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	18d3      	adds	r3, r2, r3
 8004d66:	781b      	ldrb	r3, [r3, #0]
 8004d68:	2b7b      	cmp	r3, #123	; 0x7b
 8004d6a:	d000      	beq.n	8004d6e <parse_object+0x54>
 8004d6c:	e0c8      	b.n	8004f00 <parse_object+0x1e6>
    {
        goto fail; /* not an object */
    }

    input_buffer->offset++;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	1c5a      	adds	r2, r3, #1
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	0018      	movs	r0, r3
 8004d7c:	f7ff fcc2 	bl	8004704 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '}'))
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d00e      	beq.n	8004da4 <parse_object+0x8a>
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	689a      	ldr	r2, [r3, #8]
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d208      	bcs.n	8004da4 <parse_object+0x8a>
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	18d3      	adds	r3, r2, r3
 8004d9c:	781b      	ldrb	r3, [r3, #0]
 8004d9e:	2b7d      	cmp	r3, #125	; 0x7d
 8004da0:	d100      	bne.n	8004da4 <parse_object+0x8a>
 8004da2:	e094      	b.n	8004ece <parse_object+0x1b4>
    {
        goto success; /* empty object */
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d005      	beq.n	8004db6 <parse_object+0x9c>
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	689a      	ldr	r2, [r3, #8]
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d305      	bcc.n	8004dc2 <parse_object+0xa8>
    {
        input_buffer->offset--;
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	1e5a      	subs	r2, r3, #1
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	609a      	str	r2, [r3, #8]
        goto fail;
 8004dc0:	e0a9      	b.n	8004f16 <parse_object+0x1fc>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	689b      	ldr	r3, [r3, #8]
 8004dc6:	1e5a      	subs	r2, r3, #1
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	3310      	adds	r3, #16
 8004dd0:	0018      	movs	r0, r3
 8004dd2:	f7ff f8e1 	bl	8003f98 <cJSON_New_Item>
 8004dd6:	0003      	movs	r3, r0
 8004dd8:	60fb      	str	r3, [r7, #12]
        if (new_item == NULL)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d100      	bne.n	8004de2 <parse_object+0xc8>
 8004de0:	e090      	b.n	8004f04 <parse_object+0x1ea>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d104      	bne.n	8004df2 <parse_object+0xd8>
        {
            /* start the linked list */
            current_item = head = new_item;
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	617b      	str	r3, [r7, #20]
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	613b      	str	r3, [r7, #16]
 8004df0:	e007      	b.n	8004e02 <parse_object+0xe8>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	68fa      	ldr	r2, [r7, #12]
 8004df6:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	693a      	ldr	r2, [r7, #16]
 8004dfc:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	613b      	str	r3, [r7, #16]
        }

        /* parse the name of the child */
        input_buffer->offset++;
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	1c5a      	adds	r2, r3, #1
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8004e0c:	683b      	ldr	r3, [r7, #0]
 8004e0e:	0018      	movs	r0, r3
 8004e10:	f7ff fc78 	bl	8004704 <buffer_skip_whitespace>
        if (!parse_string(current_item, input_buffer))
 8004e14:	683a      	ldr	r2, [r7, #0]
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	0011      	movs	r1, r2
 8004e1a:	0018      	movs	r0, r3
 8004e1c:	f7ff fb56 	bl	80044cc <parse_string>
 8004e20:	1e03      	subs	r3, r0, #0
 8004e22:	d100      	bne.n	8004e26 <parse_object+0x10c>
 8004e24:	e070      	b.n	8004f08 <parse_object+0x1ee>
        {
            goto fail; /* failed to parse name */
        }
        buffer_skip_whitespace(input_buffer);
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	0018      	movs	r0, r3
 8004e2a:	f7ff fc6b 	bl	8004704 <buffer_skip_whitespace>

        /* swap valuestring and string, because we parsed the name */
        current_item->string = current_item->valuestring;
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	691a      	ldr	r2, [r3, #16]
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	621a      	str	r2, [r3, #32]
        current_item->valuestring = NULL;
 8004e36:	693b      	ldr	r3, [r7, #16]
 8004e38:	2200      	movs	r2, #0
 8004e3a:	611a      	str	r2, [r3, #16]

        if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != ':'))
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d064      	beq.n	8004f0c <parse_object+0x1f2>
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	689a      	ldr	r2, [r3, #8]
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d25e      	bcs.n	8004f0c <parse_object+0x1f2>
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	18d3      	adds	r3, r2, r3
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	2b3a      	cmp	r3, #58	; 0x3a
 8004e5c:	d156      	bne.n	8004f0c <parse_object+0x1f2>
        {
            goto fail; /* invalid object */
        }

        /* parse the value */
        input_buffer->offset++;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	1c5a      	adds	r2, r3, #1
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	0018      	movs	r0, r3
 8004e6c:	f7ff fc4a 	bl	8004704 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8004e70:	683a      	ldr	r2, [r7, #0]
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	0011      	movs	r1, r2
 8004e76:	0018      	movs	r0, r3
 8004e78:	f7ff fd94 	bl	80049a4 <parse_value>
 8004e7c:	1e03      	subs	r3, r0, #0
 8004e7e:	d047      	beq.n	8004f10 <parse_object+0x1f6>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	0018      	movs	r0, r3
 8004e84:	f7ff fc3e 	bl	8004704 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d00d      	beq.n	8004eaa <parse_object+0x190>
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	689a      	ldr	r2, [r3, #8]
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d207      	bcs.n	8004eaa <parse_object+0x190>
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	18d3      	adds	r3, r2, r3
 8004ea4:	781b      	ldrb	r3, [r3, #0]
 8004ea6:	2b2c      	cmp	r3, #44	; 0x2c
 8004ea8:	d090      	beq.n	8004dcc <parse_object+0xb2>

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '}'))
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d031      	beq.n	8004f14 <parse_object+0x1fa>
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	689a      	ldr	r2, [r3, #8]
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	685b      	ldr	r3, [r3, #4]
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d22b      	bcs.n	8004f14 <parse_object+0x1fa>
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	689b      	ldr	r3, [r3, #8]
 8004ec4:	18d3      	adds	r3, r2, r3
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	2b7d      	cmp	r3, #125	; 0x7d
 8004eca:	d123      	bne.n	8004f14 <parse_object+0x1fa>
    {
        goto fail; /* expected end of object */
    }

success:
 8004ecc:	e000      	b.n	8004ed0 <parse_object+0x1b6>
        goto success; /* empty object */
 8004ece:	46c0      	nop			; (mov r8, r8)
    input_buffer->depth--;
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	1e5a      	subs	r2, r3, #1
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d002      	beq.n	8004ee6 <parse_object+0x1cc>
        head->prev = current_item;
 8004ee0:	697b      	ldr	r3, [r7, #20]
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Object;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	2240      	movs	r2, #64	; 0x40
 8004eea:	60da      	str	r2, [r3, #12]
    item->child = head;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	697a      	ldr	r2, [r7, #20]
 8004ef0:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	689b      	ldr	r3, [r3, #8]
 8004ef6:	1c5a      	adds	r2, r3, #1
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	609a      	str	r2, [r3, #8]
    return true;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e012      	b.n	8004f26 <parse_object+0x20c>
        goto fail; /* not an object */
 8004f00:	46c0      	nop			; (mov r8, r8)
 8004f02:	e008      	b.n	8004f16 <parse_object+0x1fc>
            goto fail; /* allocation failure */
 8004f04:	46c0      	nop			; (mov r8, r8)
 8004f06:	e006      	b.n	8004f16 <parse_object+0x1fc>
            goto fail; /* failed to parse name */
 8004f08:	46c0      	nop			; (mov r8, r8)
 8004f0a:	e004      	b.n	8004f16 <parse_object+0x1fc>
            goto fail; /* invalid object */
 8004f0c:	46c0      	nop			; (mov r8, r8)
 8004f0e:	e002      	b.n	8004f16 <parse_object+0x1fc>
            goto fail; /* failed to parse value */
 8004f10:	46c0      	nop			; (mov r8, r8)
 8004f12:	e000      	b.n	8004f16 <parse_object+0x1fc>
        goto fail; /* expected end of object */
 8004f14:	46c0      	nop			; (mov r8, r8)

fail:
    if (head != NULL)
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d003      	beq.n	8004f24 <parse_object+0x20a>
    {
        cJSON_Delete(head);
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	0018      	movs	r0, r3
 8004f20:	f7ff f852 	bl	8003fc8 <cJSON_Delete>
    }

    return false;
 8004f24:	2300      	movs	r3, #0
}
 8004f26:	0018      	movs	r0, r3
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	b006      	add	sp, #24
 8004f2c:	bd80      	pop	{r7, pc}

08004f2e <get_object_item>:

    return get_array_item(array, (size_t)index);
}

static cJSON *get_object_item(const cJSON * const object, const char * const name, const cJSON_bool case_sensitive)
{
 8004f2e:	b580      	push	{r7, lr}
 8004f30:	b086      	sub	sp, #24
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	60f8      	str	r0, [r7, #12]
 8004f36:	60b9      	str	r1, [r7, #8]
 8004f38:	607a      	str	r2, [r7, #4]
    cJSON *current_element = NULL;
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	617b      	str	r3, [r7, #20]

    if ((object == NULL) || (name == NULL))
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d002      	beq.n	8004f4a <get_object_item+0x1c>
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d101      	bne.n	8004f4e <get_object_item+0x20>
    {
        return NULL;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	e033      	b.n	8004fb6 <get_object_item+0x88>
    }

    current_element = object->child;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	617b      	str	r3, [r7, #20]
    if (case_sensitive)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d017      	beq.n	8004f8a <get_object_item+0x5c>
    {
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8004f5a:	e002      	b.n	8004f62 <get_object_item+0x34>
        {
            current_element = current_element->next;
 8004f5c:	697b      	ldr	r3, [r7, #20]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d01c      	beq.n	8004fa2 <get_object_item+0x74>
 8004f68:	697b      	ldr	r3, [r7, #20]
 8004f6a:	6a1b      	ldr	r3, [r3, #32]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d018      	beq.n	8004fa2 <get_object_item+0x74>
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	6a1a      	ldr	r2, [r3, #32]
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	0011      	movs	r1, r2
 8004f78:	0018      	movs	r0, r3
 8004f7a:	f7fb f8c5 	bl	8000108 <strcmp>
 8004f7e:	1e03      	subs	r3, r0, #0
 8004f80:	d1ec      	bne.n	8004f5c <get_object_item+0x2e>
 8004f82:	e00e      	b.n	8004fa2 <get_object_item+0x74>
    }
    else
    {
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
        {
            current_element = current_element->next;
 8004f84:	697b      	ldr	r3, [r7, #20]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
 8004f8a:	697b      	ldr	r3, [r7, #20]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d008      	beq.n	8004fa2 <get_object_item+0x74>
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	6a1a      	ldr	r2, [r3, #32]
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	0011      	movs	r1, r2
 8004f98:	0018      	movs	r0, r3
 8004f9a:	f7fe ff77 	bl	8003e8c <case_insensitive_strcmp>
 8004f9e:	1e03      	subs	r3, r0, #0
 8004fa0:	d1f0      	bne.n	8004f84 <get_object_item+0x56>
        }
    }

    if ((current_element == NULL) || (current_element->string == NULL)) {
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d003      	beq.n	8004fb0 <get_object_item+0x82>
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	6a1b      	ldr	r3, [r3, #32]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d101      	bne.n	8004fb4 <get_object_item+0x86>
        return NULL;
 8004fb0:	2300      	movs	r3, #0
 8004fb2:	e000      	b.n	8004fb6 <get_object_item+0x88>
    }

    return current_element;
 8004fb4:	697b      	ldr	r3, [r7, #20]
}
 8004fb6:	0018      	movs	r0, r3
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	b006      	add	sp, #24
 8004fbc:	bd80      	pop	{r7, pc}

08004fbe <cJSON_GetObjectItemCaseSensitive>:
{
    return get_object_item(object, string, false);
}

CJSON_PUBLIC(cJSON *) cJSON_GetObjectItemCaseSensitive(const cJSON * const object, const char * const string)
{
 8004fbe:	b580      	push	{r7, lr}
 8004fc0:	b082      	sub	sp, #8
 8004fc2:	af00      	add	r7, sp, #0
 8004fc4:	6078      	str	r0, [r7, #4]
 8004fc6:	6039      	str	r1, [r7, #0]
    return get_object_item(object, string, true);
 8004fc8:	6839      	ldr	r1, [r7, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2201      	movs	r2, #1
 8004fce:	0018      	movs	r0, r3
 8004fd0:	f7ff ffad 	bl	8004f2e <get_object_item>
 8004fd4:	0003      	movs	r3, r0
}
 8004fd6:	0018      	movs	r0, r3
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	b002      	add	sp, #8
 8004fdc:	bd80      	pop	{r7, pc}

08004fde <cJSON_IsTrue>:

    return (item->type & 0xFF) == cJSON_False;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsTrue(const cJSON * const item)
{
 8004fde:	b580      	push	{r7, lr}
 8004fe0:	b082      	sub	sp, #8
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <cJSON_IsTrue+0x12>
    {
        return false;
 8004fec:	2300      	movs	r3, #0
 8004fee:	e007      	b.n	8005000 <cJSON_IsTrue+0x22>
    }

    return (item->type & 0xff) == cJSON_True;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	22ff      	movs	r2, #255	; 0xff
 8004ff6:	4013      	ands	r3, r2
 8004ff8:	3b02      	subs	r3, #2
 8004ffa:	425a      	negs	r2, r3
 8004ffc:	4153      	adcs	r3, r2
 8004ffe:	b2db      	uxtb	r3, r3
}
 8005000:	0018      	movs	r0, r3
 8005002:	46bd      	mov	sp, r7
 8005004:	b002      	add	sp, #8
 8005006:	bd80      	pop	{r7, pc}

08005008 <cJSON_IsBool>:


CJSON_PUBLIC(cJSON_bool) cJSON_IsBool(const cJSON * const item)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b082      	sub	sp, #8
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d101      	bne.n	800501a <cJSON_IsBool+0x12>
    {
        return false;
 8005016:	2300      	movs	r3, #0
 8005018:	e006      	b.n	8005028 <cJSON_IsBool+0x20>
    }

    return (item->type & (cJSON_True | cJSON_False)) != 0;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	2203      	movs	r2, #3
 8005020:	4013      	ands	r3, r2
 8005022:	1e5a      	subs	r2, r3, #1
 8005024:	4193      	sbcs	r3, r2
 8005026:	b2db      	uxtb	r3, r3
}
 8005028:	0018      	movs	r0, r3
 800502a:	46bd      	mov	sp, r7
 800502c:	b002      	add	sp, #8
 800502e:	bd80      	pop	{r7, pc}

08005030 <cJSON_IsNumber>:

    return (item->type & 0xFF) == cJSON_NULL;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsNumber(const cJSON * const item)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <cJSON_IsNumber+0x12>
    {
        return false;
 800503e:	2300      	movs	r3, #0
 8005040:	e007      	b.n	8005052 <cJSON_IsNumber+0x22>
    }

    return (item->type & 0xFF) == cJSON_Number;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	68db      	ldr	r3, [r3, #12]
 8005046:	22ff      	movs	r2, #255	; 0xff
 8005048:	4013      	ands	r3, r2
 800504a:	3b08      	subs	r3, #8
 800504c:	425a      	negs	r2, r3
 800504e:	4153      	adcs	r3, r2
 8005050:	b2db      	uxtb	r3, r3
}
 8005052:	0018      	movs	r0, r3
 8005054:	46bd      	mov	sp, r7
 8005056:	b002      	add	sp, #8
 8005058:	bd80      	pop	{r7, pc}
	...

0800505c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b082      	sub	sp, #8
 8005060:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005062:	1dfb      	adds	r3, r7, #7
 8005064:	2200      	movs	r2, #0
 8005066:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8005068:	4b0b      	ldr	r3, [pc, #44]	; (8005098 <HAL_Init+0x3c>)
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	4b0a      	ldr	r3, [pc, #40]	; (8005098 <HAL_Init+0x3c>)
 800506e:	2140      	movs	r1, #64	; 0x40
 8005070:	430a      	orrs	r2, r1
 8005072:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005074:	2000      	movs	r0, #0
 8005076:	f000 f811 	bl	800509c <HAL_InitTick>
 800507a:	1e03      	subs	r3, r0, #0
 800507c:	d003      	beq.n	8005086 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800507e:	1dfb      	adds	r3, r7, #7
 8005080:	2201      	movs	r2, #1
 8005082:	701a      	strb	r2, [r3, #0]
 8005084:	e001      	b.n	800508a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005086:	f7fd fe41 	bl	8002d0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800508a:	1dfb      	adds	r3, r7, #7
 800508c:	781b      	ldrb	r3, [r3, #0]
}
 800508e:	0018      	movs	r0, r3
 8005090:	46bd      	mov	sp, r7
 8005092:	b002      	add	sp, #8
 8005094:	bd80      	pop	{r7, pc}
 8005096:	46c0      	nop			; (mov r8, r8)
 8005098:	40022000 	.word	0x40022000

0800509c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800509c:	b590      	push	{r4, r7, lr}
 800509e:	b083      	sub	sp, #12
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80050a4:	4b14      	ldr	r3, [pc, #80]	; (80050f8 <HAL_InitTick+0x5c>)
 80050a6:	681c      	ldr	r4, [r3, #0]
 80050a8:	4b14      	ldr	r3, [pc, #80]	; (80050fc <HAL_InitTick+0x60>)
 80050aa:	781b      	ldrb	r3, [r3, #0]
 80050ac:	0019      	movs	r1, r3
 80050ae:	23fa      	movs	r3, #250	; 0xfa
 80050b0:	0098      	lsls	r0, r3, #2
 80050b2:	f7fb f84f 	bl	8000154 <__udivsi3>
 80050b6:	0003      	movs	r3, r0
 80050b8:	0019      	movs	r1, r3
 80050ba:	0020      	movs	r0, r4
 80050bc:	f7fb f84a 	bl	8000154 <__udivsi3>
 80050c0:	0003      	movs	r3, r0
 80050c2:	0018      	movs	r0, r3
 80050c4:	f000 f92f 	bl	8005326 <HAL_SYSTICK_Config>
 80050c8:	1e03      	subs	r3, r0, #0
 80050ca:	d001      	beq.n	80050d0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e00f      	b.n	80050f0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2b03      	cmp	r3, #3
 80050d4:	d80b      	bhi.n	80050ee <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80050d6:	6879      	ldr	r1, [r7, #4]
 80050d8:	2301      	movs	r3, #1
 80050da:	425b      	negs	r3, r3
 80050dc:	2200      	movs	r2, #0
 80050de:	0018      	movs	r0, r3
 80050e0:	f000 f8fc 	bl	80052dc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80050e4:	4b06      	ldr	r3, [pc, #24]	; (8005100 <HAL_InitTick+0x64>)
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80050ea:	2300      	movs	r3, #0
 80050ec:	e000      	b.n	80050f0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
}
 80050f0:	0018      	movs	r0, r3
 80050f2:	46bd      	mov	sp, r7
 80050f4:	b003      	add	sp, #12
 80050f6:	bd90      	pop	{r4, r7, pc}
 80050f8:	20000048 	.word	0x20000048
 80050fc:	2000005c 	.word	0x2000005c
 8005100:	20000058 	.word	0x20000058

08005104 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005108:	4b05      	ldr	r3, [pc, #20]	; (8005120 <HAL_IncTick+0x1c>)
 800510a:	781b      	ldrb	r3, [r3, #0]
 800510c:	001a      	movs	r2, r3
 800510e:	4b05      	ldr	r3, [pc, #20]	; (8005124 <HAL_IncTick+0x20>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	18d2      	adds	r2, r2, r3
 8005114:	4b03      	ldr	r3, [pc, #12]	; (8005124 <HAL_IncTick+0x20>)
 8005116:	601a      	str	r2, [r3, #0]
}
 8005118:	46c0      	nop			; (mov r8, r8)
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}
 800511e:	46c0      	nop			; (mov r8, r8)
 8005120:	2000005c 	.word	0x2000005c
 8005124:	20000828 	.word	0x20000828

08005128 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	af00      	add	r7, sp, #0
  return uwTick;
 800512c:	4b02      	ldr	r3, [pc, #8]	; (8005138 <HAL_GetTick+0x10>)
 800512e:	681b      	ldr	r3, [r3, #0]
}
 8005130:	0018      	movs	r0, r3
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	46c0      	nop			; (mov r8, r8)
 8005138:	20000828 	.word	0x20000828

0800513c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800513c:	b580      	push	{r7, lr}
 800513e:	b084      	sub	sp, #16
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005144:	f7ff fff0 	bl	8005128 <HAL_GetTick>
 8005148:	0003      	movs	r3, r0
 800514a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	3301      	adds	r3, #1
 8005154:	d005      	beq.n	8005162 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005156:	4b0a      	ldr	r3, [pc, #40]	; (8005180 <HAL_Delay+0x44>)
 8005158:	781b      	ldrb	r3, [r3, #0]
 800515a:	001a      	movs	r2, r3
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	189b      	adds	r3, r3, r2
 8005160:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005162:	46c0      	nop			; (mov r8, r8)
 8005164:	f7ff ffe0 	bl	8005128 <HAL_GetTick>
 8005168:	0002      	movs	r2, r0
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	68fa      	ldr	r2, [r7, #12]
 8005170:	429a      	cmp	r2, r3
 8005172:	d8f7      	bhi.n	8005164 <HAL_Delay+0x28>
  {
  }
}
 8005174:	46c0      	nop			; (mov r8, r8)
 8005176:	46c0      	nop			; (mov r8, r8)
 8005178:	46bd      	mov	sp, r7
 800517a:	b004      	add	sp, #16
 800517c:	bd80      	pop	{r7, pc}
 800517e:	46c0      	nop			; (mov r8, r8)
 8005180:	2000005c 	.word	0x2000005c

08005184 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b082      	sub	sp, #8
 8005188:	af00      	add	r7, sp, #0
 800518a:	0002      	movs	r2, r0
 800518c:	1dfb      	adds	r3, r7, #7
 800518e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8005190:	1dfb      	adds	r3, r7, #7
 8005192:	781b      	ldrb	r3, [r3, #0]
 8005194:	2b7f      	cmp	r3, #127	; 0x7f
 8005196:	d809      	bhi.n	80051ac <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005198:	1dfb      	adds	r3, r7, #7
 800519a:	781b      	ldrb	r3, [r3, #0]
 800519c:	001a      	movs	r2, r3
 800519e:	231f      	movs	r3, #31
 80051a0:	401a      	ands	r2, r3
 80051a2:	4b04      	ldr	r3, [pc, #16]	; (80051b4 <__NVIC_EnableIRQ+0x30>)
 80051a4:	2101      	movs	r1, #1
 80051a6:	4091      	lsls	r1, r2
 80051a8:	000a      	movs	r2, r1
 80051aa:	601a      	str	r2, [r3, #0]
  }
}
 80051ac:	46c0      	nop			; (mov r8, r8)
 80051ae:	46bd      	mov	sp, r7
 80051b0:	b002      	add	sp, #8
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	e000e100 	.word	0xe000e100

080051b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80051b8:	b590      	push	{r4, r7, lr}
 80051ba:	b083      	sub	sp, #12
 80051bc:	af00      	add	r7, sp, #0
 80051be:	0002      	movs	r2, r0
 80051c0:	6039      	str	r1, [r7, #0]
 80051c2:	1dfb      	adds	r3, r7, #7
 80051c4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80051c6:	1dfb      	adds	r3, r7, #7
 80051c8:	781b      	ldrb	r3, [r3, #0]
 80051ca:	2b7f      	cmp	r3, #127	; 0x7f
 80051cc:	d828      	bhi.n	8005220 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80051ce:	4a2f      	ldr	r2, [pc, #188]	; (800528c <__NVIC_SetPriority+0xd4>)
 80051d0:	1dfb      	adds	r3, r7, #7
 80051d2:	781b      	ldrb	r3, [r3, #0]
 80051d4:	b25b      	sxtb	r3, r3
 80051d6:	089b      	lsrs	r3, r3, #2
 80051d8:	33c0      	adds	r3, #192	; 0xc0
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	589b      	ldr	r3, [r3, r2]
 80051de:	1dfa      	adds	r2, r7, #7
 80051e0:	7812      	ldrb	r2, [r2, #0]
 80051e2:	0011      	movs	r1, r2
 80051e4:	2203      	movs	r2, #3
 80051e6:	400a      	ands	r2, r1
 80051e8:	00d2      	lsls	r2, r2, #3
 80051ea:	21ff      	movs	r1, #255	; 0xff
 80051ec:	4091      	lsls	r1, r2
 80051ee:	000a      	movs	r2, r1
 80051f0:	43d2      	mvns	r2, r2
 80051f2:	401a      	ands	r2, r3
 80051f4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	019b      	lsls	r3, r3, #6
 80051fa:	22ff      	movs	r2, #255	; 0xff
 80051fc:	401a      	ands	r2, r3
 80051fe:	1dfb      	adds	r3, r7, #7
 8005200:	781b      	ldrb	r3, [r3, #0]
 8005202:	0018      	movs	r0, r3
 8005204:	2303      	movs	r3, #3
 8005206:	4003      	ands	r3, r0
 8005208:	00db      	lsls	r3, r3, #3
 800520a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800520c:	481f      	ldr	r0, [pc, #124]	; (800528c <__NVIC_SetPriority+0xd4>)
 800520e:	1dfb      	adds	r3, r7, #7
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	b25b      	sxtb	r3, r3
 8005214:	089b      	lsrs	r3, r3, #2
 8005216:	430a      	orrs	r2, r1
 8005218:	33c0      	adds	r3, #192	; 0xc0
 800521a:	009b      	lsls	r3, r3, #2
 800521c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800521e:	e031      	b.n	8005284 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005220:	4a1b      	ldr	r2, [pc, #108]	; (8005290 <__NVIC_SetPriority+0xd8>)
 8005222:	1dfb      	adds	r3, r7, #7
 8005224:	781b      	ldrb	r3, [r3, #0]
 8005226:	0019      	movs	r1, r3
 8005228:	230f      	movs	r3, #15
 800522a:	400b      	ands	r3, r1
 800522c:	3b08      	subs	r3, #8
 800522e:	089b      	lsrs	r3, r3, #2
 8005230:	3306      	adds	r3, #6
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	18d3      	adds	r3, r2, r3
 8005236:	3304      	adds	r3, #4
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	1dfa      	adds	r2, r7, #7
 800523c:	7812      	ldrb	r2, [r2, #0]
 800523e:	0011      	movs	r1, r2
 8005240:	2203      	movs	r2, #3
 8005242:	400a      	ands	r2, r1
 8005244:	00d2      	lsls	r2, r2, #3
 8005246:	21ff      	movs	r1, #255	; 0xff
 8005248:	4091      	lsls	r1, r2
 800524a:	000a      	movs	r2, r1
 800524c:	43d2      	mvns	r2, r2
 800524e:	401a      	ands	r2, r3
 8005250:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	019b      	lsls	r3, r3, #6
 8005256:	22ff      	movs	r2, #255	; 0xff
 8005258:	401a      	ands	r2, r3
 800525a:	1dfb      	adds	r3, r7, #7
 800525c:	781b      	ldrb	r3, [r3, #0]
 800525e:	0018      	movs	r0, r3
 8005260:	2303      	movs	r3, #3
 8005262:	4003      	ands	r3, r0
 8005264:	00db      	lsls	r3, r3, #3
 8005266:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8005268:	4809      	ldr	r0, [pc, #36]	; (8005290 <__NVIC_SetPriority+0xd8>)
 800526a:	1dfb      	adds	r3, r7, #7
 800526c:	781b      	ldrb	r3, [r3, #0]
 800526e:	001c      	movs	r4, r3
 8005270:	230f      	movs	r3, #15
 8005272:	4023      	ands	r3, r4
 8005274:	3b08      	subs	r3, #8
 8005276:	089b      	lsrs	r3, r3, #2
 8005278:	430a      	orrs	r2, r1
 800527a:	3306      	adds	r3, #6
 800527c:	009b      	lsls	r3, r3, #2
 800527e:	18c3      	adds	r3, r0, r3
 8005280:	3304      	adds	r3, #4
 8005282:	601a      	str	r2, [r3, #0]
}
 8005284:	46c0      	nop			; (mov r8, r8)
 8005286:	46bd      	mov	sp, r7
 8005288:	b003      	add	sp, #12
 800528a:	bd90      	pop	{r4, r7, pc}
 800528c:	e000e100 	.word	0xe000e100
 8005290:	e000ed00 	.word	0xe000ed00

08005294 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	1e5a      	subs	r2, r3, #1
 80052a0:	2380      	movs	r3, #128	; 0x80
 80052a2:	045b      	lsls	r3, r3, #17
 80052a4:	429a      	cmp	r2, r3
 80052a6:	d301      	bcc.n	80052ac <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052a8:	2301      	movs	r3, #1
 80052aa:	e010      	b.n	80052ce <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052ac:	4b0a      	ldr	r3, [pc, #40]	; (80052d8 <SysTick_Config+0x44>)
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	3a01      	subs	r2, #1
 80052b2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80052b4:	2301      	movs	r3, #1
 80052b6:	425b      	negs	r3, r3
 80052b8:	2103      	movs	r1, #3
 80052ba:	0018      	movs	r0, r3
 80052bc:	f7ff ff7c 	bl	80051b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052c0:	4b05      	ldr	r3, [pc, #20]	; (80052d8 <SysTick_Config+0x44>)
 80052c2:	2200      	movs	r2, #0
 80052c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052c6:	4b04      	ldr	r3, [pc, #16]	; (80052d8 <SysTick_Config+0x44>)
 80052c8:	2207      	movs	r2, #7
 80052ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052cc:	2300      	movs	r3, #0
}
 80052ce:	0018      	movs	r0, r3
 80052d0:	46bd      	mov	sp, r7
 80052d2:	b002      	add	sp, #8
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	46c0      	nop			; (mov r8, r8)
 80052d8:	e000e010 	.word	0xe000e010

080052dc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	60b9      	str	r1, [r7, #8]
 80052e4:	607a      	str	r2, [r7, #4]
 80052e6:	210f      	movs	r1, #15
 80052e8:	187b      	adds	r3, r7, r1
 80052ea:	1c02      	adds	r2, r0, #0
 80052ec:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80052ee:	68ba      	ldr	r2, [r7, #8]
 80052f0:	187b      	adds	r3, r7, r1
 80052f2:	781b      	ldrb	r3, [r3, #0]
 80052f4:	b25b      	sxtb	r3, r3
 80052f6:	0011      	movs	r1, r2
 80052f8:	0018      	movs	r0, r3
 80052fa:	f7ff ff5d 	bl	80051b8 <__NVIC_SetPriority>
}
 80052fe:	46c0      	nop			; (mov r8, r8)
 8005300:	46bd      	mov	sp, r7
 8005302:	b004      	add	sp, #16
 8005304:	bd80      	pop	{r7, pc}

08005306 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005306:	b580      	push	{r7, lr}
 8005308:	b082      	sub	sp, #8
 800530a:	af00      	add	r7, sp, #0
 800530c:	0002      	movs	r2, r0
 800530e:	1dfb      	adds	r3, r7, #7
 8005310:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005312:	1dfb      	adds	r3, r7, #7
 8005314:	781b      	ldrb	r3, [r3, #0]
 8005316:	b25b      	sxtb	r3, r3
 8005318:	0018      	movs	r0, r3
 800531a:	f7ff ff33 	bl	8005184 <__NVIC_EnableIRQ>
}
 800531e:	46c0      	nop			; (mov r8, r8)
 8005320:	46bd      	mov	sp, r7
 8005322:	b002      	add	sp, #8
 8005324:	bd80      	pop	{r7, pc}

08005326 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005326:	b580      	push	{r7, lr}
 8005328:	b082      	sub	sp, #8
 800532a:	af00      	add	r7, sp, #0
 800532c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	0018      	movs	r0, r3
 8005332:	f7ff ffaf 	bl	8005294 <SysTick_Config>
 8005336:	0003      	movs	r3, r0
}
 8005338:	0018      	movs	r0, r3
 800533a:	46bd      	mov	sp, r7
 800533c:	b002      	add	sp, #8
 800533e:	bd80      	pop	{r7, pc}

08005340 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b084      	sub	sp, #16
 8005344:	af00      	add	r7, sp, #0
 8005346:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005348:	230f      	movs	r3, #15
 800534a:	18fb      	adds	r3, r7, r3
 800534c:	2200      	movs	r2, #0
 800534e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2225      	movs	r2, #37	; 0x25
 8005354:	5c9b      	ldrb	r3, [r3, r2]
 8005356:	b2db      	uxtb	r3, r3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d008      	beq.n	800536e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	2204      	movs	r2, #4
 8005360:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2224      	movs	r2, #36	; 0x24
 8005366:	2100      	movs	r1, #0
 8005368:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	e024      	b.n	80053b8 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	681a      	ldr	r2, [r3, #0]
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	210e      	movs	r1, #14
 800537a:	438a      	bics	r2, r1
 800537c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	681a      	ldr	r2, [r3, #0]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	2101      	movs	r1, #1
 800538a:	438a      	bics	r2, r1
 800538c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005392:	221c      	movs	r2, #28
 8005394:	401a      	ands	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800539a:	2101      	movs	r1, #1
 800539c:	4091      	lsls	r1, r2
 800539e:	000a      	movs	r2, r1
 80053a0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2225      	movs	r2, #37	; 0x25
 80053a6:	2101      	movs	r1, #1
 80053a8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2224      	movs	r2, #36	; 0x24
 80053ae:	2100      	movs	r1, #0
 80053b0:	5499      	strb	r1, [r3, r2]

    return status;
 80053b2:	230f      	movs	r3, #15
 80053b4:	18fb      	adds	r3, r7, r3
 80053b6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80053b8:	0018      	movs	r0, r3
 80053ba:	46bd      	mov	sp, r7
 80053bc:	b004      	add	sp, #16
 80053be:	bd80      	pop	{r7, pc}

080053c0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b084      	sub	sp, #16
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053c8:	210f      	movs	r1, #15
 80053ca:	187b      	adds	r3, r7, r1
 80053cc:	2200      	movs	r2, #0
 80053ce:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2225      	movs	r2, #37	; 0x25
 80053d4:	5c9b      	ldrb	r3, [r3, r2]
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d006      	beq.n	80053ea <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	2204      	movs	r2, #4
 80053e0:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80053e2:	187b      	adds	r3, r7, r1
 80053e4:	2201      	movs	r2, #1
 80053e6:	701a      	strb	r2, [r3, #0]
 80053e8:	e02a      	b.n	8005440 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	681a      	ldr	r2, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	210e      	movs	r1, #14
 80053f6:	438a      	bics	r2, r1
 80053f8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	681a      	ldr	r2, [r3, #0]
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	2101      	movs	r1, #1
 8005406:	438a      	bics	r2, r1
 8005408:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800540e:	221c      	movs	r2, #28
 8005410:	401a      	ands	r2, r3
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005416:	2101      	movs	r1, #1
 8005418:	4091      	lsls	r1, r2
 800541a:	000a      	movs	r2, r1
 800541c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2225      	movs	r2, #37	; 0x25
 8005422:	2101      	movs	r1, #1
 8005424:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	2224      	movs	r2, #36	; 0x24
 800542a:	2100      	movs	r1, #0
 800542c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005432:	2b00      	cmp	r3, #0
 8005434:	d004      	beq.n	8005440 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543a:	687a      	ldr	r2, [r7, #4]
 800543c:	0010      	movs	r0, r2
 800543e:	4798      	blx	r3
    }
  }
  return status;
 8005440:	230f      	movs	r3, #15
 8005442:	18fb      	adds	r3, r7, r3
 8005444:	781b      	ldrb	r3, [r3, #0]
}
 8005446:	0018      	movs	r0, r3
 8005448:	46bd      	mov	sp, r7
 800544a:	b004      	add	sp, #16
 800544c:	bd80      	pop	{r7, pc}
	...

08005450 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b086      	sub	sp, #24
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800545a:	2300      	movs	r3, #0
 800545c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800545e:	2300      	movs	r3, #0
 8005460:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8005462:	2300      	movs	r3, #0
 8005464:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8005466:	e155      	b.n	8005714 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2101      	movs	r1, #1
 800546e:	697a      	ldr	r2, [r7, #20]
 8005470:	4091      	lsls	r1, r2
 8005472:	000a      	movs	r2, r1
 8005474:	4013      	ands	r3, r2
 8005476:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d100      	bne.n	8005480 <HAL_GPIO_Init+0x30>
 800547e:	e146      	b.n	800570e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	2203      	movs	r2, #3
 8005486:	4013      	ands	r3, r2
 8005488:	2b01      	cmp	r3, #1
 800548a:	d005      	beq.n	8005498 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	2203      	movs	r2, #3
 8005492:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005494:	2b02      	cmp	r3, #2
 8005496:	d130      	bne.n	80054fa <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	005b      	lsls	r3, r3, #1
 80054a2:	2203      	movs	r2, #3
 80054a4:	409a      	lsls	r2, r3
 80054a6:	0013      	movs	r3, r2
 80054a8:	43da      	mvns	r2, r3
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	4013      	ands	r3, r2
 80054ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	68da      	ldr	r2, [r3, #12]
 80054b4:	697b      	ldr	r3, [r7, #20]
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	409a      	lsls	r2, r3
 80054ba:	0013      	movs	r3, r2
 80054bc:	693a      	ldr	r2, [r7, #16]
 80054be:	4313      	orrs	r3, r2
 80054c0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	693a      	ldr	r2, [r7, #16]
 80054c6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	685b      	ldr	r3, [r3, #4]
 80054cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80054ce:	2201      	movs	r2, #1
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	409a      	lsls	r2, r3
 80054d4:	0013      	movs	r3, r2
 80054d6:	43da      	mvns	r2, r3
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	4013      	ands	r3, r2
 80054dc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	091b      	lsrs	r3, r3, #4
 80054e4:	2201      	movs	r2, #1
 80054e6:	401a      	ands	r2, r3
 80054e8:	697b      	ldr	r3, [r7, #20]
 80054ea:	409a      	lsls	r2, r3
 80054ec:	0013      	movs	r3, r2
 80054ee:	693a      	ldr	r2, [r7, #16]
 80054f0:	4313      	orrs	r3, r2
 80054f2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	693a      	ldr	r2, [r7, #16]
 80054f8:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	685b      	ldr	r3, [r3, #4]
 80054fe:	2203      	movs	r2, #3
 8005500:	4013      	ands	r3, r2
 8005502:	2b03      	cmp	r3, #3
 8005504:	d017      	beq.n	8005536 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	68db      	ldr	r3, [r3, #12]
 800550a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	005b      	lsls	r3, r3, #1
 8005510:	2203      	movs	r2, #3
 8005512:	409a      	lsls	r2, r3
 8005514:	0013      	movs	r3, r2
 8005516:	43da      	mvns	r2, r3
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	4013      	ands	r3, r2
 800551c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	689a      	ldr	r2, [r3, #8]
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	005b      	lsls	r3, r3, #1
 8005526:	409a      	lsls	r2, r3
 8005528:	0013      	movs	r3, r2
 800552a:	693a      	ldr	r2, [r7, #16]
 800552c:	4313      	orrs	r3, r2
 800552e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	693a      	ldr	r2, [r7, #16]
 8005534:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	2203      	movs	r2, #3
 800553c:	4013      	ands	r3, r2
 800553e:	2b02      	cmp	r3, #2
 8005540:	d123      	bne.n	800558a <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	08da      	lsrs	r2, r3, #3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	3208      	adds	r2, #8
 800554a:	0092      	lsls	r2, r2, #2
 800554c:	58d3      	ldr	r3, [r2, r3]
 800554e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	2207      	movs	r2, #7
 8005554:	4013      	ands	r3, r2
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	220f      	movs	r2, #15
 800555a:	409a      	lsls	r2, r3
 800555c:	0013      	movs	r3, r2
 800555e:	43da      	mvns	r2, r3
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	4013      	ands	r3, r2
 8005564:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	691a      	ldr	r2, [r3, #16]
 800556a:	697b      	ldr	r3, [r7, #20]
 800556c:	2107      	movs	r1, #7
 800556e:	400b      	ands	r3, r1
 8005570:	009b      	lsls	r3, r3, #2
 8005572:	409a      	lsls	r2, r3
 8005574:	0013      	movs	r3, r2
 8005576:	693a      	ldr	r2, [r7, #16]
 8005578:	4313      	orrs	r3, r2
 800557a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	08da      	lsrs	r2, r3, #3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	3208      	adds	r2, #8
 8005584:	0092      	lsls	r2, r2, #2
 8005586:	6939      	ldr	r1, [r7, #16]
 8005588:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	005b      	lsls	r3, r3, #1
 8005594:	2203      	movs	r2, #3
 8005596:	409a      	lsls	r2, r3
 8005598:	0013      	movs	r3, r2
 800559a:	43da      	mvns	r2, r3
 800559c:	693b      	ldr	r3, [r7, #16]
 800559e:	4013      	ands	r3, r2
 80055a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	2203      	movs	r2, #3
 80055a8:	401a      	ands	r2, r3
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	005b      	lsls	r3, r3, #1
 80055ae:	409a      	lsls	r2, r3
 80055b0:	0013      	movs	r3, r2
 80055b2:	693a      	ldr	r2, [r7, #16]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	693a      	ldr	r2, [r7, #16]
 80055bc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	685a      	ldr	r2, [r3, #4]
 80055c2:	23c0      	movs	r3, #192	; 0xc0
 80055c4:	029b      	lsls	r3, r3, #10
 80055c6:	4013      	ands	r3, r2
 80055c8:	d100      	bne.n	80055cc <HAL_GPIO_Init+0x17c>
 80055ca:	e0a0      	b.n	800570e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80055cc:	4b57      	ldr	r3, [pc, #348]	; (800572c <HAL_GPIO_Init+0x2dc>)
 80055ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80055d0:	4b56      	ldr	r3, [pc, #344]	; (800572c <HAL_GPIO_Init+0x2dc>)
 80055d2:	2101      	movs	r1, #1
 80055d4:	430a      	orrs	r2, r1
 80055d6:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80055d8:	4a55      	ldr	r2, [pc, #340]	; (8005730 <HAL_GPIO_Init+0x2e0>)
 80055da:	697b      	ldr	r3, [r7, #20]
 80055dc:	089b      	lsrs	r3, r3, #2
 80055de:	3302      	adds	r3, #2
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	589b      	ldr	r3, [r3, r2]
 80055e4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	2203      	movs	r2, #3
 80055ea:	4013      	ands	r3, r2
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	220f      	movs	r2, #15
 80055f0:	409a      	lsls	r2, r3
 80055f2:	0013      	movs	r3, r2
 80055f4:	43da      	mvns	r2, r3
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	4013      	ands	r3, r2
 80055fa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80055fc:	687a      	ldr	r2, [r7, #4]
 80055fe:	23a0      	movs	r3, #160	; 0xa0
 8005600:	05db      	lsls	r3, r3, #23
 8005602:	429a      	cmp	r2, r3
 8005604:	d01f      	beq.n	8005646 <HAL_GPIO_Init+0x1f6>
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	4a4a      	ldr	r2, [pc, #296]	; (8005734 <HAL_GPIO_Init+0x2e4>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d019      	beq.n	8005642 <HAL_GPIO_Init+0x1f2>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	4a49      	ldr	r2, [pc, #292]	; (8005738 <HAL_GPIO_Init+0x2e8>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d013      	beq.n	800563e <HAL_GPIO_Init+0x1ee>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	4a48      	ldr	r2, [pc, #288]	; (800573c <HAL_GPIO_Init+0x2ec>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d00d      	beq.n	800563a <HAL_GPIO_Init+0x1ea>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a47      	ldr	r2, [pc, #284]	; (8005740 <HAL_GPIO_Init+0x2f0>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d007      	beq.n	8005636 <HAL_GPIO_Init+0x1e6>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a46      	ldr	r2, [pc, #280]	; (8005744 <HAL_GPIO_Init+0x2f4>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d101      	bne.n	8005632 <HAL_GPIO_Init+0x1e2>
 800562e:	2305      	movs	r3, #5
 8005630:	e00a      	b.n	8005648 <HAL_GPIO_Init+0x1f8>
 8005632:	2306      	movs	r3, #6
 8005634:	e008      	b.n	8005648 <HAL_GPIO_Init+0x1f8>
 8005636:	2304      	movs	r3, #4
 8005638:	e006      	b.n	8005648 <HAL_GPIO_Init+0x1f8>
 800563a:	2303      	movs	r3, #3
 800563c:	e004      	b.n	8005648 <HAL_GPIO_Init+0x1f8>
 800563e:	2302      	movs	r3, #2
 8005640:	e002      	b.n	8005648 <HAL_GPIO_Init+0x1f8>
 8005642:	2301      	movs	r3, #1
 8005644:	e000      	b.n	8005648 <HAL_GPIO_Init+0x1f8>
 8005646:	2300      	movs	r3, #0
 8005648:	697a      	ldr	r2, [r7, #20]
 800564a:	2103      	movs	r1, #3
 800564c:	400a      	ands	r2, r1
 800564e:	0092      	lsls	r2, r2, #2
 8005650:	4093      	lsls	r3, r2
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	4313      	orrs	r3, r2
 8005656:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005658:	4935      	ldr	r1, [pc, #212]	; (8005730 <HAL_GPIO_Init+0x2e0>)
 800565a:	697b      	ldr	r3, [r7, #20]
 800565c:	089b      	lsrs	r3, r3, #2
 800565e:	3302      	adds	r3, #2
 8005660:	009b      	lsls	r3, r3, #2
 8005662:	693a      	ldr	r2, [r7, #16]
 8005664:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005666:	4b38      	ldr	r3, [pc, #224]	; (8005748 <HAL_GPIO_Init+0x2f8>)
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	43da      	mvns	r2, r3
 8005670:	693b      	ldr	r3, [r7, #16]
 8005672:	4013      	ands	r3, r2
 8005674:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	685a      	ldr	r2, [r3, #4]
 800567a:	2380      	movs	r3, #128	; 0x80
 800567c:	035b      	lsls	r3, r3, #13
 800567e:	4013      	ands	r3, r2
 8005680:	d003      	beq.n	800568a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8005682:	693a      	ldr	r2, [r7, #16]
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	4313      	orrs	r3, r2
 8005688:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800568a:	4b2f      	ldr	r3, [pc, #188]	; (8005748 <HAL_GPIO_Init+0x2f8>)
 800568c:	693a      	ldr	r2, [r7, #16]
 800568e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8005690:	4b2d      	ldr	r3, [pc, #180]	; (8005748 <HAL_GPIO_Init+0x2f8>)
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	43da      	mvns	r2, r3
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	4013      	ands	r3, r2
 800569e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	685a      	ldr	r2, [r3, #4]
 80056a4:	2380      	movs	r3, #128	; 0x80
 80056a6:	039b      	lsls	r3, r3, #14
 80056a8:	4013      	ands	r3, r2
 80056aa:	d003      	beq.n	80056b4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80056ac:	693a      	ldr	r2, [r7, #16]
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	4313      	orrs	r3, r2
 80056b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80056b4:	4b24      	ldr	r3, [pc, #144]	; (8005748 <HAL_GPIO_Init+0x2f8>)
 80056b6:	693a      	ldr	r2, [r7, #16]
 80056b8:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80056ba:	4b23      	ldr	r3, [pc, #140]	; (8005748 <HAL_GPIO_Init+0x2f8>)
 80056bc:	685b      	ldr	r3, [r3, #4]
 80056be:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	43da      	mvns	r2, r3
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	4013      	ands	r3, r2
 80056c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80056ca:	683b      	ldr	r3, [r7, #0]
 80056cc:	685a      	ldr	r2, [r3, #4]
 80056ce:	2380      	movs	r3, #128	; 0x80
 80056d0:	029b      	lsls	r3, r3, #10
 80056d2:	4013      	ands	r3, r2
 80056d4:	d003      	beq.n	80056de <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80056d6:	693a      	ldr	r2, [r7, #16]
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	4313      	orrs	r3, r2
 80056dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80056de:	4b1a      	ldr	r3, [pc, #104]	; (8005748 <HAL_GPIO_Init+0x2f8>)
 80056e0:	693a      	ldr	r2, [r7, #16]
 80056e2:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80056e4:	4b18      	ldr	r3, [pc, #96]	; (8005748 <HAL_GPIO_Init+0x2f8>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	43da      	mvns	r2, r3
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	4013      	ands	r3, r2
 80056f2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	685a      	ldr	r2, [r3, #4]
 80056f8:	2380      	movs	r3, #128	; 0x80
 80056fa:	025b      	lsls	r3, r3, #9
 80056fc:	4013      	ands	r3, r2
 80056fe:	d003      	beq.n	8005708 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8005700:	693a      	ldr	r2, [r7, #16]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	4313      	orrs	r3, r2
 8005706:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8005708:	4b0f      	ldr	r3, [pc, #60]	; (8005748 <HAL_GPIO_Init+0x2f8>)
 800570a:	693a      	ldr	r2, [r7, #16]
 800570c:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	3301      	adds	r3, #1
 8005712:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8005714:	683b      	ldr	r3, [r7, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	40da      	lsrs	r2, r3
 800571c:	1e13      	subs	r3, r2, #0
 800571e:	d000      	beq.n	8005722 <HAL_GPIO_Init+0x2d2>
 8005720:	e6a2      	b.n	8005468 <HAL_GPIO_Init+0x18>
  }
}
 8005722:	46c0      	nop			; (mov r8, r8)
 8005724:	46c0      	nop			; (mov r8, r8)
 8005726:	46bd      	mov	sp, r7
 8005728:	b006      	add	sp, #24
 800572a:	bd80      	pop	{r7, pc}
 800572c:	40021000 	.word	0x40021000
 8005730:	40010000 	.word	0x40010000
 8005734:	50000400 	.word	0x50000400
 8005738:	50000800 	.word	0x50000800
 800573c:	50000c00 	.word	0x50000c00
 8005740:	50001000 	.word	0x50001000
 8005744:	50001c00 	.word	0x50001c00
 8005748:	40010400 	.word	0x40010400

0800574c <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b084      	sub	sp, #16
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	000a      	movs	r2, r1
 8005756:	1cbb      	adds	r3, r7, #2
 8005758:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	691b      	ldr	r3, [r3, #16]
 800575e:	1cba      	adds	r2, r7, #2
 8005760:	8812      	ldrh	r2, [r2, #0]
 8005762:	4013      	ands	r3, r2
 8005764:	d004      	beq.n	8005770 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8005766:	230f      	movs	r3, #15
 8005768:	18fb      	adds	r3, r7, r3
 800576a:	2201      	movs	r2, #1
 800576c:	701a      	strb	r2, [r3, #0]
 800576e:	e003      	b.n	8005778 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005770:	230f      	movs	r3, #15
 8005772:	18fb      	adds	r3, r7, r3
 8005774:	2200      	movs	r2, #0
 8005776:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8005778:	230f      	movs	r3, #15
 800577a:	18fb      	adds	r3, r7, r3
 800577c:	781b      	ldrb	r3, [r3, #0]
}
 800577e:	0018      	movs	r0, r3
 8005780:	46bd      	mov	sp, r7
 8005782:	b004      	add	sp, #16
 8005784:	bd80      	pop	{r7, pc}

08005786 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005786:	b580      	push	{r7, lr}
 8005788:	b082      	sub	sp, #8
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
 800578e:	0008      	movs	r0, r1
 8005790:	0011      	movs	r1, r2
 8005792:	1cbb      	adds	r3, r7, #2
 8005794:	1c02      	adds	r2, r0, #0
 8005796:	801a      	strh	r2, [r3, #0]
 8005798:	1c7b      	adds	r3, r7, #1
 800579a:	1c0a      	adds	r2, r1, #0
 800579c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800579e:	1c7b      	adds	r3, r7, #1
 80057a0:	781b      	ldrb	r3, [r3, #0]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d004      	beq.n	80057b0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80057a6:	1cbb      	adds	r3, r7, #2
 80057a8:	881a      	ldrh	r2, [r3, #0]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80057ae:	e003      	b.n	80057b8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80057b0:	1cbb      	adds	r3, r7, #2
 80057b2:	881a      	ldrh	r2, [r3, #0]
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80057b8:	46c0      	nop			; (mov r8, r8)
 80057ba:	46bd      	mov	sp, r7
 80057bc:	b002      	add	sp, #8
 80057be:	bd80      	pop	{r7, pc}

080057c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80057c0:	b5b0      	push	{r4, r5, r7, lr}
 80057c2:	b08a      	sub	sp, #40	; 0x28
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d102      	bne.n	80057d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80057ce:	2301      	movs	r3, #1
 80057d0:	f000 fbbf 	bl	8005f52 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80057d4:	4bc9      	ldr	r3, [pc, #804]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 80057d6:	68db      	ldr	r3, [r3, #12]
 80057d8:	220c      	movs	r2, #12
 80057da:	4013      	ands	r3, r2
 80057dc:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80057de:	4bc7      	ldr	r3, [pc, #796]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 80057e0:	68da      	ldr	r2, [r3, #12]
 80057e2:	2380      	movs	r3, #128	; 0x80
 80057e4:	025b      	lsls	r3, r3, #9
 80057e6:	4013      	ands	r3, r2
 80057e8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	2201      	movs	r2, #1
 80057f0:	4013      	ands	r3, r2
 80057f2:	d100      	bne.n	80057f6 <HAL_RCC_OscConfig+0x36>
 80057f4:	e07e      	b.n	80058f4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	2b08      	cmp	r3, #8
 80057fa:	d007      	beq.n	800580c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80057fc:	69fb      	ldr	r3, [r7, #28]
 80057fe:	2b0c      	cmp	r3, #12
 8005800:	d112      	bne.n	8005828 <HAL_RCC_OscConfig+0x68>
 8005802:	69ba      	ldr	r2, [r7, #24]
 8005804:	2380      	movs	r3, #128	; 0x80
 8005806:	025b      	lsls	r3, r3, #9
 8005808:	429a      	cmp	r2, r3
 800580a:	d10d      	bne.n	8005828 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800580c:	4bbb      	ldr	r3, [pc, #748]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	2380      	movs	r3, #128	; 0x80
 8005812:	029b      	lsls	r3, r3, #10
 8005814:	4013      	ands	r3, r2
 8005816:	d100      	bne.n	800581a <HAL_RCC_OscConfig+0x5a>
 8005818:	e06b      	b.n	80058f2 <HAL_RCC_OscConfig+0x132>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d167      	bne.n	80058f2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	f000 fb95 	bl	8005f52 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	685a      	ldr	r2, [r3, #4]
 800582c:	2380      	movs	r3, #128	; 0x80
 800582e:	025b      	lsls	r3, r3, #9
 8005830:	429a      	cmp	r2, r3
 8005832:	d107      	bne.n	8005844 <HAL_RCC_OscConfig+0x84>
 8005834:	4bb1      	ldr	r3, [pc, #708]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	4bb0      	ldr	r3, [pc, #704]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 800583a:	2180      	movs	r1, #128	; 0x80
 800583c:	0249      	lsls	r1, r1, #9
 800583e:	430a      	orrs	r2, r1
 8005840:	601a      	str	r2, [r3, #0]
 8005842:	e027      	b.n	8005894 <HAL_RCC_OscConfig+0xd4>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	685a      	ldr	r2, [r3, #4]
 8005848:	23a0      	movs	r3, #160	; 0xa0
 800584a:	02db      	lsls	r3, r3, #11
 800584c:	429a      	cmp	r2, r3
 800584e:	d10e      	bne.n	800586e <HAL_RCC_OscConfig+0xae>
 8005850:	4baa      	ldr	r3, [pc, #680]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	4ba9      	ldr	r3, [pc, #676]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005856:	2180      	movs	r1, #128	; 0x80
 8005858:	02c9      	lsls	r1, r1, #11
 800585a:	430a      	orrs	r2, r1
 800585c:	601a      	str	r2, [r3, #0]
 800585e:	4ba7      	ldr	r3, [pc, #668]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	4ba6      	ldr	r3, [pc, #664]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005864:	2180      	movs	r1, #128	; 0x80
 8005866:	0249      	lsls	r1, r1, #9
 8005868:	430a      	orrs	r2, r1
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	e012      	b.n	8005894 <HAL_RCC_OscConfig+0xd4>
 800586e:	4ba3      	ldr	r3, [pc, #652]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005870:	681a      	ldr	r2, [r3, #0]
 8005872:	4ba2      	ldr	r3, [pc, #648]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005874:	49a2      	ldr	r1, [pc, #648]	; (8005b00 <HAL_RCC_OscConfig+0x340>)
 8005876:	400a      	ands	r2, r1
 8005878:	601a      	str	r2, [r3, #0]
 800587a:	4ba0      	ldr	r3, [pc, #640]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	2380      	movs	r3, #128	; 0x80
 8005880:	025b      	lsls	r3, r3, #9
 8005882:	4013      	ands	r3, r2
 8005884:	60fb      	str	r3, [r7, #12]
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	4b9c      	ldr	r3, [pc, #624]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	4b9b      	ldr	r3, [pc, #620]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 800588e:	499d      	ldr	r1, [pc, #628]	; (8005b04 <HAL_RCC_OscConfig+0x344>)
 8005890:	400a      	ands	r2, r1
 8005892:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d015      	beq.n	80058c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800589c:	f7ff fc44 	bl	8005128 <HAL_GetTick>
 80058a0:	0003      	movs	r3, r0
 80058a2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80058a4:	e009      	b.n	80058ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058a6:	f7ff fc3f 	bl	8005128 <HAL_GetTick>
 80058aa:	0002      	movs	r2, r0
 80058ac:	697b      	ldr	r3, [r7, #20]
 80058ae:	1ad3      	subs	r3, r2, r3
 80058b0:	2b64      	cmp	r3, #100	; 0x64
 80058b2:	d902      	bls.n	80058ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80058b4:	2303      	movs	r3, #3
 80058b6:	f000 fb4c 	bl	8005f52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80058ba:	4b90      	ldr	r3, [pc, #576]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	2380      	movs	r3, #128	; 0x80
 80058c0:	029b      	lsls	r3, r3, #10
 80058c2:	4013      	ands	r3, r2
 80058c4:	d0ef      	beq.n	80058a6 <HAL_RCC_OscConfig+0xe6>
 80058c6:	e015      	b.n	80058f4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058c8:	f7ff fc2e 	bl	8005128 <HAL_GetTick>
 80058cc:	0003      	movs	r3, r0
 80058ce:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80058d0:	e008      	b.n	80058e4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80058d2:	f7ff fc29 	bl	8005128 <HAL_GetTick>
 80058d6:	0002      	movs	r2, r0
 80058d8:	697b      	ldr	r3, [r7, #20]
 80058da:	1ad3      	subs	r3, r2, r3
 80058dc:	2b64      	cmp	r3, #100	; 0x64
 80058de:	d901      	bls.n	80058e4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80058e0:	2303      	movs	r3, #3
 80058e2:	e336      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80058e4:	4b85      	ldr	r3, [pc, #532]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	2380      	movs	r3, #128	; 0x80
 80058ea:	029b      	lsls	r3, r3, #10
 80058ec:	4013      	ands	r3, r2
 80058ee:	d1f0      	bne.n	80058d2 <HAL_RCC_OscConfig+0x112>
 80058f0:	e000      	b.n	80058f4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058f2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2202      	movs	r2, #2
 80058fa:	4013      	ands	r3, r2
 80058fc:	d100      	bne.n	8005900 <HAL_RCC_OscConfig+0x140>
 80058fe:	e099      	b.n	8005a34 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	68db      	ldr	r3, [r3, #12]
 8005904:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8005906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005908:	2220      	movs	r2, #32
 800590a:	4013      	ands	r3, r2
 800590c:	d009      	beq.n	8005922 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800590e:	4b7b      	ldr	r3, [pc, #492]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	4b7a      	ldr	r3, [pc, #488]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005914:	2120      	movs	r1, #32
 8005916:	430a      	orrs	r2, r1
 8005918:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800591a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591c:	2220      	movs	r2, #32
 800591e:	4393      	bics	r3, r2
 8005920:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005922:	69fb      	ldr	r3, [r7, #28]
 8005924:	2b04      	cmp	r3, #4
 8005926:	d005      	beq.n	8005934 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005928:	69fb      	ldr	r3, [r7, #28]
 800592a:	2b0c      	cmp	r3, #12
 800592c:	d13e      	bne.n	80059ac <HAL_RCC_OscConfig+0x1ec>
 800592e:	69bb      	ldr	r3, [r7, #24]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d13b      	bne.n	80059ac <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8005934:	4b71      	ldr	r3, [pc, #452]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	2204      	movs	r2, #4
 800593a:	4013      	ands	r3, r2
 800593c:	d004      	beq.n	8005948 <HAL_RCC_OscConfig+0x188>
 800593e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005940:	2b00      	cmp	r3, #0
 8005942:	d101      	bne.n	8005948 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e304      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005948:	4b6c      	ldr	r3, [pc, #432]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	4a6e      	ldr	r2, [pc, #440]	; (8005b08 <HAL_RCC_OscConfig+0x348>)
 800594e:	4013      	ands	r3, r2
 8005950:	0019      	movs	r1, r3
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	021a      	lsls	r2, r3, #8
 8005958:	4b68      	ldr	r3, [pc, #416]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 800595a:	430a      	orrs	r2, r1
 800595c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800595e:	4b67      	ldr	r3, [pc, #412]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	2209      	movs	r2, #9
 8005964:	4393      	bics	r3, r2
 8005966:	0019      	movs	r1, r3
 8005968:	4b64      	ldr	r3, [pc, #400]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 800596a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800596c:	430a      	orrs	r2, r1
 800596e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005970:	f000 fc42 	bl	80061f8 <HAL_RCC_GetSysClockFreq>
 8005974:	0001      	movs	r1, r0
 8005976:	4b61      	ldr	r3, [pc, #388]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	091b      	lsrs	r3, r3, #4
 800597c:	220f      	movs	r2, #15
 800597e:	4013      	ands	r3, r2
 8005980:	4a62      	ldr	r2, [pc, #392]	; (8005b0c <HAL_RCC_OscConfig+0x34c>)
 8005982:	5cd3      	ldrb	r3, [r2, r3]
 8005984:	000a      	movs	r2, r1
 8005986:	40da      	lsrs	r2, r3
 8005988:	4b61      	ldr	r3, [pc, #388]	; (8005b10 <HAL_RCC_OscConfig+0x350>)
 800598a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800598c:	4b61      	ldr	r3, [pc, #388]	; (8005b14 <HAL_RCC_OscConfig+0x354>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	2513      	movs	r5, #19
 8005992:	197c      	adds	r4, r7, r5
 8005994:	0018      	movs	r0, r3
 8005996:	f7ff fb81 	bl	800509c <HAL_InitTick>
 800599a:	0003      	movs	r3, r0
 800599c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800599e:	197b      	adds	r3, r7, r5
 80059a0:	781b      	ldrb	r3, [r3, #0]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d046      	beq.n	8005a34 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80059a6:	197b      	adds	r3, r7, r5
 80059a8:	781b      	ldrb	r3, [r3, #0]
 80059aa:	e2d2      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80059ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d027      	beq.n	8005a02 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80059b2:	4b52      	ldr	r3, [pc, #328]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	2209      	movs	r2, #9
 80059b8:	4393      	bics	r3, r2
 80059ba:	0019      	movs	r1, r3
 80059bc:	4b4f      	ldr	r3, [pc, #316]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 80059be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059c0:	430a      	orrs	r2, r1
 80059c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059c4:	f7ff fbb0 	bl	8005128 <HAL_GetTick>
 80059c8:	0003      	movs	r3, r0
 80059ca:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059cc:	e008      	b.n	80059e0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80059ce:	f7ff fbab 	bl	8005128 <HAL_GetTick>
 80059d2:	0002      	movs	r2, r0
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	2b02      	cmp	r3, #2
 80059da:	d901      	bls.n	80059e0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80059dc:	2303      	movs	r3, #3
 80059de:	e2b8      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80059e0:	4b46      	ldr	r3, [pc, #280]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2204      	movs	r2, #4
 80059e6:	4013      	ands	r3, r2
 80059e8:	d0f1      	beq.n	80059ce <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059ea:	4b44      	ldr	r3, [pc, #272]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 80059ec:	685b      	ldr	r3, [r3, #4]
 80059ee:	4a46      	ldr	r2, [pc, #280]	; (8005b08 <HAL_RCC_OscConfig+0x348>)
 80059f0:	4013      	ands	r3, r2
 80059f2:	0019      	movs	r1, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	691b      	ldr	r3, [r3, #16]
 80059f8:	021a      	lsls	r2, r3, #8
 80059fa:	4b40      	ldr	r3, [pc, #256]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 80059fc:	430a      	orrs	r2, r1
 80059fe:	605a      	str	r2, [r3, #4]
 8005a00:	e018      	b.n	8005a34 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a02:	4b3e      	ldr	r3, [pc, #248]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	4b3d      	ldr	r3, [pc, #244]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005a08:	2101      	movs	r1, #1
 8005a0a:	438a      	bics	r2, r1
 8005a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a0e:	f7ff fb8b 	bl	8005128 <HAL_GetTick>
 8005a12:	0003      	movs	r3, r0
 8005a14:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005a16:	e008      	b.n	8005a2a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005a18:	f7ff fb86 	bl	8005128 <HAL_GetTick>
 8005a1c:	0002      	movs	r2, r0
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	1ad3      	subs	r3, r2, r3
 8005a22:	2b02      	cmp	r3, #2
 8005a24:	d901      	bls.n	8005a2a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	e293      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005a2a:	4b34      	ldr	r3, [pc, #208]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2204      	movs	r2, #4
 8005a30:	4013      	ands	r3, r2
 8005a32:	d1f1      	bne.n	8005a18 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2210      	movs	r2, #16
 8005a3a:	4013      	ands	r3, r2
 8005a3c:	d100      	bne.n	8005a40 <HAL_RCC_OscConfig+0x280>
 8005a3e:	e0a2      	b.n	8005b86 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a40:	69fb      	ldr	r3, [r7, #28]
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d140      	bne.n	8005ac8 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005a46:	4b2d      	ldr	r3, [pc, #180]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	2380      	movs	r3, #128	; 0x80
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4013      	ands	r3, r2
 8005a50:	d005      	beq.n	8005a5e <HAL_RCC_OscConfig+0x29e>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	69db      	ldr	r3, [r3, #28]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d101      	bne.n	8005a5e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e279      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a5e:	4b27      	ldr	r3, [pc, #156]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	4a2d      	ldr	r2, [pc, #180]	; (8005b18 <HAL_RCC_OscConfig+0x358>)
 8005a64:	4013      	ands	r3, r2
 8005a66:	0019      	movs	r1, r3
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a6c:	4b23      	ldr	r3, [pc, #140]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a72:	4b22      	ldr	r3, [pc, #136]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	021b      	lsls	r3, r3, #8
 8005a78:	0a19      	lsrs	r1, r3, #8
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6a1b      	ldr	r3, [r3, #32]
 8005a7e:	061a      	lsls	r2, r3, #24
 8005a80:	4b1e      	ldr	r3, [pc, #120]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005a82:	430a      	orrs	r2, r1
 8005a84:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8a:	0b5b      	lsrs	r3, r3, #13
 8005a8c:	3301      	adds	r3, #1
 8005a8e:	2280      	movs	r2, #128	; 0x80
 8005a90:	0212      	lsls	r2, r2, #8
 8005a92:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8005a94:	4b19      	ldr	r3, [pc, #100]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005a96:	68db      	ldr	r3, [r3, #12]
 8005a98:	091b      	lsrs	r3, r3, #4
 8005a9a:	210f      	movs	r1, #15
 8005a9c:	400b      	ands	r3, r1
 8005a9e:	491b      	ldr	r1, [pc, #108]	; (8005b0c <HAL_RCC_OscConfig+0x34c>)
 8005aa0:	5ccb      	ldrb	r3, [r1, r3]
 8005aa2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8005aa4:	4b1a      	ldr	r3, [pc, #104]	; (8005b10 <HAL_RCC_OscConfig+0x350>)
 8005aa6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8005aa8:	4b1a      	ldr	r3, [pc, #104]	; (8005b14 <HAL_RCC_OscConfig+0x354>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2513      	movs	r5, #19
 8005aae:	197c      	adds	r4, r7, r5
 8005ab0:	0018      	movs	r0, r3
 8005ab2:	f7ff faf3 	bl	800509c <HAL_InitTick>
 8005ab6:	0003      	movs	r3, r0
 8005ab8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8005aba:	197b      	adds	r3, r7, r5
 8005abc:	781b      	ldrb	r3, [r3, #0]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d061      	beq.n	8005b86 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8005ac2:	197b      	adds	r3, r7, r5
 8005ac4:	781b      	ldrb	r3, [r3, #0]
 8005ac6:	e244      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	69db      	ldr	r3, [r3, #28]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d040      	beq.n	8005b52 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005ad0:	4b0a      	ldr	r3, [pc, #40]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	4b09      	ldr	r3, [pc, #36]	; (8005afc <HAL_RCC_OscConfig+0x33c>)
 8005ad6:	2180      	movs	r1, #128	; 0x80
 8005ad8:	0049      	lsls	r1, r1, #1
 8005ada:	430a      	orrs	r2, r1
 8005adc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ade:	f7ff fb23 	bl	8005128 <HAL_GetTick>
 8005ae2:	0003      	movs	r3, r0
 8005ae4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005ae6:	e019      	b.n	8005b1c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005ae8:	f7ff fb1e 	bl	8005128 <HAL_GetTick>
 8005aec:	0002      	movs	r2, r0
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	2b02      	cmp	r3, #2
 8005af4:	d912      	bls.n	8005b1c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8005af6:	2303      	movs	r3, #3
 8005af8:	e22b      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
 8005afa:	46c0      	nop			; (mov r8, r8)
 8005afc:	40021000 	.word	0x40021000
 8005b00:	fffeffff 	.word	0xfffeffff
 8005b04:	fffbffff 	.word	0xfffbffff
 8005b08:	ffffe0ff 	.word	0xffffe0ff
 8005b0c:	0800c788 	.word	0x0800c788
 8005b10:	20000048 	.word	0x20000048
 8005b14:	20000058 	.word	0x20000058
 8005b18:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005b1c:	4bca      	ldr	r3, [pc, #808]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005b1e:	681a      	ldr	r2, [r3, #0]
 8005b20:	2380      	movs	r3, #128	; 0x80
 8005b22:	009b      	lsls	r3, r3, #2
 8005b24:	4013      	ands	r3, r2
 8005b26:	d0df      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005b28:	4bc7      	ldr	r3, [pc, #796]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	4ac7      	ldr	r2, [pc, #796]	; (8005e4c <HAL_RCC_OscConfig+0x68c>)
 8005b2e:	4013      	ands	r3, r2
 8005b30:	0019      	movs	r1, r3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b36:	4bc4      	ldr	r3, [pc, #784]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005b38:	430a      	orrs	r2, r1
 8005b3a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005b3c:	4bc2      	ldr	r3, [pc, #776]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005b3e:	685b      	ldr	r3, [r3, #4]
 8005b40:	021b      	lsls	r3, r3, #8
 8005b42:	0a19      	lsrs	r1, r3, #8
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a1b      	ldr	r3, [r3, #32]
 8005b48:	061a      	lsls	r2, r3, #24
 8005b4a:	4bbf      	ldr	r3, [pc, #764]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005b4c:	430a      	orrs	r2, r1
 8005b4e:	605a      	str	r2, [r3, #4]
 8005b50:	e019      	b.n	8005b86 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005b52:	4bbd      	ldr	r3, [pc, #756]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005b54:	681a      	ldr	r2, [r3, #0]
 8005b56:	4bbc      	ldr	r3, [pc, #752]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005b58:	49bd      	ldr	r1, [pc, #756]	; (8005e50 <HAL_RCC_OscConfig+0x690>)
 8005b5a:	400a      	ands	r2, r1
 8005b5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b5e:	f7ff fae3 	bl	8005128 <HAL_GetTick>
 8005b62:	0003      	movs	r3, r0
 8005b64:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005b66:	e008      	b.n	8005b7a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005b68:	f7ff fade 	bl	8005128 <HAL_GetTick>
 8005b6c:	0002      	movs	r2, r0
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	1ad3      	subs	r3, r2, r3
 8005b72:	2b02      	cmp	r3, #2
 8005b74:	d901      	bls.n	8005b7a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e1eb      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8005b7a:	4bb3      	ldr	r3, [pc, #716]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	2380      	movs	r3, #128	; 0x80
 8005b80:	009b      	lsls	r3, r3, #2
 8005b82:	4013      	ands	r3, r2
 8005b84:	d1f0      	bne.n	8005b68 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	2208      	movs	r2, #8
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	d036      	beq.n	8005bfe <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	695b      	ldr	r3, [r3, #20]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d019      	beq.n	8005bcc <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005b98:	4bab      	ldr	r3, [pc, #684]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005b9a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005b9c:	4baa      	ldr	r3, [pc, #680]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005b9e:	2101      	movs	r1, #1
 8005ba0:	430a      	orrs	r2, r1
 8005ba2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ba4:	f7ff fac0 	bl	8005128 <HAL_GetTick>
 8005ba8:	0003      	movs	r3, r0
 8005baa:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005bac:	e008      	b.n	8005bc0 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bae:	f7ff fabb 	bl	8005128 <HAL_GetTick>
 8005bb2:	0002      	movs	r2, r0
 8005bb4:	697b      	ldr	r3, [r7, #20]
 8005bb6:	1ad3      	subs	r3, r2, r3
 8005bb8:	2b02      	cmp	r3, #2
 8005bba:	d901      	bls.n	8005bc0 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8005bbc:	2303      	movs	r3, #3
 8005bbe:	e1c8      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8005bc0:	4ba1      	ldr	r3, [pc, #644]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005bc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bc4:	2202      	movs	r2, #2
 8005bc6:	4013      	ands	r3, r2
 8005bc8:	d0f1      	beq.n	8005bae <HAL_RCC_OscConfig+0x3ee>
 8005bca:	e018      	b.n	8005bfe <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bcc:	4b9e      	ldr	r3, [pc, #632]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005bce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005bd0:	4b9d      	ldr	r3, [pc, #628]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005bd2:	2101      	movs	r1, #1
 8005bd4:	438a      	bics	r2, r1
 8005bd6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bd8:	f7ff faa6 	bl	8005128 <HAL_GetTick>
 8005bdc:	0003      	movs	r3, r0
 8005bde:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005be0:	e008      	b.n	8005bf4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005be2:	f7ff faa1 	bl	8005128 <HAL_GetTick>
 8005be6:	0002      	movs	r2, r0
 8005be8:	697b      	ldr	r3, [r7, #20]
 8005bea:	1ad3      	subs	r3, r2, r3
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d901      	bls.n	8005bf4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8005bf0:	2303      	movs	r3, #3
 8005bf2:	e1ae      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005bf4:	4b94      	ldr	r3, [pc, #592]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005bf6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bf8:	2202      	movs	r2, #2
 8005bfa:	4013      	ands	r3, r2
 8005bfc:	d1f1      	bne.n	8005be2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2204      	movs	r2, #4
 8005c04:	4013      	ands	r3, r2
 8005c06:	d100      	bne.n	8005c0a <HAL_RCC_OscConfig+0x44a>
 8005c08:	e0ae      	b.n	8005d68 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c0a:	2023      	movs	r0, #35	; 0x23
 8005c0c:	183b      	adds	r3, r7, r0
 8005c0e:	2200      	movs	r2, #0
 8005c10:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c12:	4b8d      	ldr	r3, [pc, #564]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005c14:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c16:	2380      	movs	r3, #128	; 0x80
 8005c18:	055b      	lsls	r3, r3, #21
 8005c1a:	4013      	ands	r3, r2
 8005c1c:	d109      	bne.n	8005c32 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c1e:	4b8a      	ldr	r3, [pc, #552]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005c20:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005c22:	4b89      	ldr	r3, [pc, #548]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005c24:	2180      	movs	r1, #128	; 0x80
 8005c26:	0549      	lsls	r1, r1, #21
 8005c28:	430a      	orrs	r2, r1
 8005c2a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8005c2c:	183b      	adds	r3, r7, r0
 8005c2e:	2201      	movs	r2, #1
 8005c30:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c32:	4b88      	ldr	r3, [pc, #544]	; (8005e54 <HAL_RCC_OscConfig+0x694>)
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	2380      	movs	r3, #128	; 0x80
 8005c38:	005b      	lsls	r3, r3, #1
 8005c3a:	4013      	ands	r3, r2
 8005c3c:	d11a      	bne.n	8005c74 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c3e:	4b85      	ldr	r3, [pc, #532]	; (8005e54 <HAL_RCC_OscConfig+0x694>)
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	4b84      	ldr	r3, [pc, #528]	; (8005e54 <HAL_RCC_OscConfig+0x694>)
 8005c44:	2180      	movs	r1, #128	; 0x80
 8005c46:	0049      	lsls	r1, r1, #1
 8005c48:	430a      	orrs	r2, r1
 8005c4a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c4c:	f7ff fa6c 	bl	8005128 <HAL_GetTick>
 8005c50:	0003      	movs	r3, r0
 8005c52:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c54:	e008      	b.n	8005c68 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c56:	f7ff fa67 	bl	8005128 <HAL_GetTick>
 8005c5a:	0002      	movs	r2, r0
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	1ad3      	subs	r3, r2, r3
 8005c60:	2b64      	cmp	r3, #100	; 0x64
 8005c62:	d901      	bls.n	8005c68 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8005c64:	2303      	movs	r3, #3
 8005c66:	e174      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c68:	4b7a      	ldr	r3, [pc, #488]	; (8005e54 <HAL_RCC_OscConfig+0x694>)
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	2380      	movs	r3, #128	; 0x80
 8005c6e:	005b      	lsls	r3, r3, #1
 8005c70:	4013      	ands	r3, r2
 8005c72:	d0f0      	beq.n	8005c56 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	689a      	ldr	r2, [r3, #8]
 8005c78:	2380      	movs	r3, #128	; 0x80
 8005c7a:	005b      	lsls	r3, r3, #1
 8005c7c:	429a      	cmp	r2, r3
 8005c7e:	d107      	bne.n	8005c90 <HAL_RCC_OscConfig+0x4d0>
 8005c80:	4b71      	ldr	r3, [pc, #452]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005c82:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c84:	4b70      	ldr	r3, [pc, #448]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005c86:	2180      	movs	r1, #128	; 0x80
 8005c88:	0049      	lsls	r1, r1, #1
 8005c8a:	430a      	orrs	r2, r1
 8005c8c:	651a      	str	r2, [r3, #80]	; 0x50
 8005c8e:	e031      	b.n	8005cf4 <HAL_RCC_OscConfig+0x534>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d10c      	bne.n	8005cb2 <HAL_RCC_OscConfig+0x4f2>
 8005c98:	4b6b      	ldr	r3, [pc, #428]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005c9a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005c9c:	4b6a      	ldr	r3, [pc, #424]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005c9e:	496c      	ldr	r1, [pc, #432]	; (8005e50 <HAL_RCC_OscConfig+0x690>)
 8005ca0:	400a      	ands	r2, r1
 8005ca2:	651a      	str	r2, [r3, #80]	; 0x50
 8005ca4:	4b68      	ldr	r3, [pc, #416]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005ca6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ca8:	4b67      	ldr	r3, [pc, #412]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005caa:	496b      	ldr	r1, [pc, #428]	; (8005e58 <HAL_RCC_OscConfig+0x698>)
 8005cac:	400a      	ands	r2, r1
 8005cae:	651a      	str	r2, [r3, #80]	; 0x50
 8005cb0:	e020      	b.n	8005cf4 <HAL_RCC_OscConfig+0x534>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	689a      	ldr	r2, [r3, #8]
 8005cb6:	23a0      	movs	r3, #160	; 0xa0
 8005cb8:	00db      	lsls	r3, r3, #3
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d10e      	bne.n	8005cdc <HAL_RCC_OscConfig+0x51c>
 8005cbe:	4b62      	ldr	r3, [pc, #392]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005cc0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005cc2:	4b61      	ldr	r3, [pc, #388]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005cc4:	2180      	movs	r1, #128	; 0x80
 8005cc6:	00c9      	lsls	r1, r1, #3
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	651a      	str	r2, [r3, #80]	; 0x50
 8005ccc:	4b5e      	ldr	r3, [pc, #376]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005cce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005cd0:	4b5d      	ldr	r3, [pc, #372]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005cd2:	2180      	movs	r1, #128	; 0x80
 8005cd4:	0049      	lsls	r1, r1, #1
 8005cd6:	430a      	orrs	r2, r1
 8005cd8:	651a      	str	r2, [r3, #80]	; 0x50
 8005cda:	e00b      	b.n	8005cf4 <HAL_RCC_OscConfig+0x534>
 8005cdc:	4b5a      	ldr	r3, [pc, #360]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005cde:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005ce0:	4b59      	ldr	r3, [pc, #356]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005ce2:	495b      	ldr	r1, [pc, #364]	; (8005e50 <HAL_RCC_OscConfig+0x690>)
 8005ce4:	400a      	ands	r2, r1
 8005ce6:	651a      	str	r2, [r3, #80]	; 0x50
 8005ce8:	4b57      	ldr	r3, [pc, #348]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005cea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005cec:	4b56      	ldr	r3, [pc, #344]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005cee:	495a      	ldr	r1, [pc, #360]	; (8005e58 <HAL_RCC_OscConfig+0x698>)
 8005cf0:	400a      	ands	r2, r1
 8005cf2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	689b      	ldr	r3, [r3, #8]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d015      	beq.n	8005d28 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cfc:	f7ff fa14 	bl	8005128 <HAL_GetTick>
 8005d00:	0003      	movs	r3, r0
 8005d02:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d04:	e009      	b.n	8005d1a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d06:	f7ff fa0f 	bl	8005128 <HAL_GetTick>
 8005d0a:	0002      	movs	r2, r0
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	1ad3      	subs	r3, r2, r3
 8005d10:	4a52      	ldr	r2, [pc, #328]	; (8005e5c <HAL_RCC_OscConfig+0x69c>)
 8005d12:	4293      	cmp	r3, r2
 8005d14:	d901      	bls.n	8005d1a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8005d16:	2303      	movs	r3, #3
 8005d18:	e11b      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005d1a:	4b4b      	ldr	r3, [pc, #300]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005d1c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005d1e:	2380      	movs	r3, #128	; 0x80
 8005d20:	009b      	lsls	r3, r3, #2
 8005d22:	4013      	ands	r3, r2
 8005d24:	d0ef      	beq.n	8005d06 <HAL_RCC_OscConfig+0x546>
 8005d26:	e014      	b.n	8005d52 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d28:	f7ff f9fe 	bl	8005128 <HAL_GetTick>
 8005d2c:	0003      	movs	r3, r0
 8005d2e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005d30:	e009      	b.n	8005d46 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d32:	f7ff f9f9 	bl	8005128 <HAL_GetTick>
 8005d36:	0002      	movs	r2, r0
 8005d38:	697b      	ldr	r3, [r7, #20]
 8005d3a:	1ad3      	subs	r3, r2, r3
 8005d3c:	4a47      	ldr	r2, [pc, #284]	; (8005e5c <HAL_RCC_OscConfig+0x69c>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d901      	bls.n	8005d46 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e105      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8005d46:	4b40      	ldr	r3, [pc, #256]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005d48:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005d4a:	2380      	movs	r3, #128	; 0x80
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	4013      	ands	r3, r2
 8005d50:	d1ef      	bne.n	8005d32 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005d52:	2323      	movs	r3, #35	; 0x23
 8005d54:	18fb      	adds	r3, r7, r3
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	2b01      	cmp	r3, #1
 8005d5a:	d105      	bne.n	8005d68 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d5c:	4b3a      	ldr	r3, [pc, #232]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005d5e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005d60:	4b39      	ldr	r3, [pc, #228]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005d62:	493f      	ldr	r1, [pc, #252]	; (8005e60 <HAL_RCC_OscConfig+0x6a0>)
 8005d64:	400a      	ands	r2, r1
 8005d66:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	2220      	movs	r2, #32
 8005d6e:	4013      	ands	r3, r2
 8005d70:	d049      	beq.n	8005e06 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	699b      	ldr	r3, [r3, #24]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d026      	beq.n	8005dc8 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8005d7a:	4b33      	ldr	r3, [pc, #204]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005d7c:	689a      	ldr	r2, [r3, #8]
 8005d7e:	4b32      	ldr	r3, [pc, #200]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005d80:	2101      	movs	r1, #1
 8005d82:	430a      	orrs	r2, r1
 8005d84:	609a      	str	r2, [r3, #8]
 8005d86:	4b30      	ldr	r3, [pc, #192]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005d88:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005d8a:	4b2f      	ldr	r3, [pc, #188]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005d8c:	2101      	movs	r1, #1
 8005d8e:	430a      	orrs	r2, r1
 8005d90:	635a      	str	r2, [r3, #52]	; 0x34
 8005d92:	4b34      	ldr	r3, [pc, #208]	; (8005e64 <HAL_RCC_OscConfig+0x6a4>)
 8005d94:	6a1a      	ldr	r2, [r3, #32]
 8005d96:	4b33      	ldr	r3, [pc, #204]	; (8005e64 <HAL_RCC_OscConfig+0x6a4>)
 8005d98:	2180      	movs	r1, #128	; 0x80
 8005d9a:	0189      	lsls	r1, r1, #6
 8005d9c:	430a      	orrs	r2, r1
 8005d9e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005da0:	f7ff f9c2 	bl	8005128 <HAL_GetTick>
 8005da4:	0003      	movs	r3, r0
 8005da6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005da8:	e008      	b.n	8005dbc <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005daa:	f7ff f9bd 	bl	8005128 <HAL_GetTick>
 8005dae:	0002      	movs	r2, r0
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	2b02      	cmp	r3, #2
 8005db6:	d901      	bls.n	8005dbc <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e0ca      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005dbc:	4b22      	ldr	r3, [pc, #136]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	2202      	movs	r2, #2
 8005dc2:	4013      	ands	r3, r2
 8005dc4:	d0f1      	beq.n	8005daa <HAL_RCC_OscConfig+0x5ea>
 8005dc6:	e01e      	b.n	8005e06 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8005dc8:	4b1f      	ldr	r3, [pc, #124]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005dca:	689a      	ldr	r2, [r3, #8]
 8005dcc:	4b1e      	ldr	r3, [pc, #120]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005dce:	2101      	movs	r1, #1
 8005dd0:	438a      	bics	r2, r1
 8005dd2:	609a      	str	r2, [r3, #8]
 8005dd4:	4b23      	ldr	r3, [pc, #140]	; (8005e64 <HAL_RCC_OscConfig+0x6a4>)
 8005dd6:	6a1a      	ldr	r2, [r3, #32]
 8005dd8:	4b22      	ldr	r3, [pc, #136]	; (8005e64 <HAL_RCC_OscConfig+0x6a4>)
 8005dda:	4923      	ldr	r1, [pc, #140]	; (8005e68 <HAL_RCC_OscConfig+0x6a8>)
 8005ddc:	400a      	ands	r2, r1
 8005dde:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de0:	f7ff f9a2 	bl	8005128 <HAL_GetTick>
 8005de4:	0003      	movs	r3, r0
 8005de6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005de8:	e008      	b.n	8005dfc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005dea:	f7ff f99d 	bl	8005128 <HAL_GetTick>
 8005dee:	0002      	movs	r2, r0
 8005df0:	697b      	ldr	r3, [r7, #20]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	d901      	bls.n	8005dfc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8005df8:	2303      	movs	r3, #3
 8005dfa:	e0aa      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005dfc:	4b12      	ldr	r3, [pc, #72]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	2202      	movs	r2, #2
 8005e02:	4013      	ands	r3, r2
 8005e04:	d1f1      	bne.n	8005dea <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d100      	bne.n	8005e10 <HAL_RCC_OscConfig+0x650>
 8005e0e:	e09f      	b.n	8005f50 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e10:	69fb      	ldr	r3, [r7, #28]
 8005e12:	2b0c      	cmp	r3, #12
 8005e14:	d100      	bne.n	8005e18 <HAL_RCC_OscConfig+0x658>
 8005e16:	e078      	b.n	8005f0a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d159      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e20:	4b09      	ldr	r3, [pc, #36]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	4b08      	ldr	r3, [pc, #32]	; (8005e48 <HAL_RCC_OscConfig+0x688>)
 8005e26:	4911      	ldr	r1, [pc, #68]	; (8005e6c <HAL_RCC_OscConfig+0x6ac>)
 8005e28:	400a      	ands	r2, r1
 8005e2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e2c:	f7ff f97c 	bl	8005128 <HAL_GetTick>
 8005e30:	0003      	movs	r3, r0
 8005e32:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005e34:	e01c      	b.n	8005e70 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e36:	f7ff f977 	bl	8005128 <HAL_GetTick>
 8005e3a:	0002      	movs	r2, r0
 8005e3c:	697b      	ldr	r3, [r7, #20]
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d915      	bls.n	8005e70 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e084      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
 8005e48:	40021000 	.word	0x40021000
 8005e4c:	ffff1fff 	.word	0xffff1fff
 8005e50:	fffffeff 	.word	0xfffffeff
 8005e54:	40007000 	.word	0x40007000
 8005e58:	fffffbff 	.word	0xfffffbff
 8005e5c:	00001388 	.word	0x00001388
 8005e60:	efffffff 	.word	0xefffffff
 8005e64:	40010000 	.word	0x40010000
 8005e68:	ffffdfff 	.word	0xffffdfff
 8005e6c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005e70:	4b3a      	ldr	r3, [pc, #232]	; (8005f5c <HAL_RCC_OscConfig+0x79c>)
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	2380      	movs	r3, #128	; 0x80
 8005e76:	049b      	lsls	r3, r3, #18
 8005e78:	4013      	ands	r3, r2
 8005e7a:	d1dc      	bne.n	8005e36 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e7c:	4b37      	ldr	r3, [pc, #220]	; (8005f5c <HAL_RCC_OscConfig+0x79c>)
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	4a37      	ldr	r2, [pc, #220]	; (8005f60 <HAL_RCC_OscConfig+0x7a0>)
 8005e82:	4013      	ands	r3, r2
 8005e84:	0019      	movs	r1, r3
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e8e:	431a      	orrs	r2, r3
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e94:	431a      	orrs	r2, r3
 8005e96:	4b31      	ldr	r3, [pc, #196]	; (8005f5c <HAL_RCC_OscConfig+0x79c>)
 8005e98:	430a      	orrs	r2, r1
 8005e9a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e9c:	4b2f      	ldr	r3, [pc, #188]	; (8005f5c <HAL_RCC_OscConfig+0x79c>)
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	4b2e      	ldr	r3, [pc, #184]	; (8005f5c <HAL_RCC_OscConfig+0x79c>)
 8005ea2:	2180      	movs	r1, #128	; 0x80
 8005ea4:	0449      	lsls	r1, r1, #17
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005eaa:	f7ff f93d 	bl	8005128 <HAL_GetTick>
 8005eae:	0003      	movs	r3, r0
 8005eb0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005eb2:	e008      	b.n	8005ec6 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005eb4:	f7ff f938 	bl	8005128 <HAL_GetTick>
 8005eb8:	0002      	movs	r2, r0
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	1ad3      	subs	r3, r2, r3
 8005ebe:	2b02      	cmp	r3, #2
 8005ec0:	d901      	bls.n	8005ec6 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8005ec2:	2303      	movs	r3, #3
 8005ec4:	e045      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8005ec6:	4b25      	ldr	r3, [pc, #148]	; (8005f5c <HAL_RCC_OscConfig+0x79c>)
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	2380      	movs	r3, #128	; 0x80
 8005ecc:	049b      	lsls	r3, r3, #18
 8005ece:	4013      	ands	r3, r2
 8005ed0:	d0f0      	beq.n	8005eb4 <HAL_RCC_OscConfig+0x6f4>
 8005ed2:	e03d      	b.n	8005f50 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ed4:	4b21      	ldr	r3, [pc, #132]	; (8005f5c <HAL_RCC_OscConfig+0x79c>)
 8005ed6:	681a      	ldr	r2, [r3, #0]
 8005ed8:	4b20      	ldr	r3, [pc, #128]	; (8005f5c <HAL_RCC_OscConfig+0x79c>)
 8005eda:	4922      	ldr	r1, [pc, #136]	; (8005f64 <HAL_RCC_OscConfig+0x7a4>)
 8005edc:	400a      	ands	r2, r1
 8005ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ee0:	f7ff f922 	bl	8005128 <HAL_GetTick>
 8005ee4:	0003      	movs	r3, r0
 8005ee6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005ee8:	e008      	b.n	8005efc <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005eea:	f7ff f91d 	bl	8005128 <HAL_GetTick>
 8005eee:	0002      	movs	r2, r0
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	1ad3      	subs	r3, r2, r3
 8005ef4:	2b02      	cmp	r3, #2
 8005ef6:	d901      	bls.n	8005efc <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8005ef8:	2303      	movs	r3, #3
 8005efa:	e02a      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8005efc:	4b17      	ldr	r3, [pc, #92]	; (8005f5c <HAL_RCC_OscConfig+0x79c>)
 8005efe:	681a      	ldr	r2, [r3, #0]
 8005f00:	2380      	movs	r3, #128	; 0x80
 8005f02:	049b      	lsls	r3, r3, #18
 8005f04:	4013      	ands	r3, r2
 8005f06:	d1f0      	bne.n	8005eea <HAL_RCC_OscConfig+0x72a>
 8005f08:	e022      	b.n	8005f50 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d101      	bne.n	8005f16 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8005f12:	2301      	movs	r3, #1
 8005f14:	e01d      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005f16:	4b11      	ldr	r3, [pc, #68]	; (8005f5c <HAL_RCC_OscConfig+0x79c>)
 8005f18:	68db      	ldr	r3, [r3, #12]
 8005f1a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f1c:	69ba      	ldr	r2, [r7, #24]
 8005f1e:	2380      	movs	r3, #128	; 0x80
 8005f20:	025b      	lsls	r3, r3, #9
 8005f22:	401a      	ands	r2, r3
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f28:	429a      	cmp	r2, r3
 8005f2a:	d10f      	bne.n	8005f4c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005f2c:	69ba      	ldr	r2, [r7, #24]
 8005f2e:	23f0      	movs	r3, #240	; 0xf0
 8005f30:	039b      	lsls	r3, r3, #14
 8005f32:	401a      	ands	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d107      	bne.n	8005f4c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8005f3c:	69ba      	ldr	r2, [r7, #24]
 8005f3e:	23c0      	movs	r3, #192	; 0xc0
 8005f40:	041b      	lsls	r3, r3, #16
 8005f42:	401a      	ands	r2, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d001      	beq.n	8005f50 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 8005f4c:	2301      	movs	r3, #1
 8005f4e:	e000      	b.n	8005f52 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8005f50:	2300      	movs	r3, #0
}
 8005f52:	0018      	movs	r0, r3
 8005f54:	46bd      	mov	sp, r7
 8005f56:	b00a      	add	sp, #40	; 0x28
 8005f58:	bdb0      	pop	{r4, r5, r7, pc}
 8005f5a:	46c0      	nop			; (mov r8, r8)
 8005f5c:	40021000 	.word	0x40021000
 8005f60:	ff02ffff 	.word	0xff02ffff
 8005f64:	feffffff 	.word	0xfeffffff

08005f68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f68:	b5b0      	push	{r4, r5, r7, lr}
 8005f6a:	b084      	sub	sp, #16
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d101      	bne.n	8005f7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	e128      	b.n	80061ce <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005f7c:	4b96      	ldr	r3, [pc, #600]	; (80061d8 <HAL_RCC_ClockConfig+0x270>)
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	2201      	movs	r2, #1
 8005f82:	4013      	ands	r3, r2
 8005f84:	683a      	ldr	r2, [r7, #0]
 8005f86:	429a      	cmp	r2, r3
 8005f88:	d91e      	bls.n	8005fc8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f8a:	4b93      	ldr	r3, [pc, #588]	; (80061d8 <HAL_RCC_ClockConfig+0x270>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2201      	movs	r2, #1
 8005f90:	4393      	bics	r3, r2
 8005f92:	0019      	movs	r1, r3
 8005f94:	4b90      	ldr	r3, [pc, #576]	; (80061d8 <HAL_RCC_ClockConfig+0x270>)
 8005f96:	683a      	ldr	r2, [r7, #0]
 8005f98:	430a      	orrs	r2, r1
 8005f9a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005f9c:	f7ff f8c4 	bl	8005128 <HAL_GetTick>
 8005fa0:	0003      	movs	r3, r0
 8005fa2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fa4:	e009      	b.n	8005fba <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fa6:	f7ff f8bf 	bl	8005128 <HAL_GetTick>
 8005faa:	0002      	movs	r2, r0
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	1ad3      	subs	r3, r2, r3
 8005fb0:	4a8a      	ldr	r2, [pc, #552]	; (80061dc <HAL_RCC_ClockConfig+0x274>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e109      	b.n	80061ce <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fba:	4b87      	ldr	r3, [pc, #540]	; (80061d8 <HAL_RCC_ClockConfig+0x270>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	4013      	ands	r3, r2
 8005fc2:	683a      	ldr	r2, [r7, #0]
 8005fc4:	429a      	cmp	r2, r3
 8005fc6:	d1ee      	bne.n	8005fa6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	2202      	movs	r2, #2
 8005fce:	4013      	ands	r3, r2
 8005fd0:	d009      	beq.n	8005fe6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fd2:	4b83      	ldr	r3, [pc, #524]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 8005fd4:	68db      	ldr	r3, [r3, #12]
 8005fd6:	22f0      	movs	r2, #240	; 0xf0
 8005fd8:	4393      	bics	r3, r2
 8005fda:	0019      	movs	r1, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	689a      	ldr	r2, [r3, #8]
 8005fe0:	4b7f      	ldr	r3, [pc, #508]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 8005fe2:	430a      	orrs	r2, r1
 8005fe4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2201      	movs	r2, #1
 8005fec:	4013      	ands	r3, r2
 8005fee:	d100      	bne.n	8005ff2 <HAL_RCC_ClockConfig+0x8a>
 8005ff0:	e089      	b.n	8006106 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	685b      	ldr	r3, [r3, #4]
 8005ff6:	2b02      	cmp	r3, #2
 8005ff8:	d107      	bne.n	800600a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005ffa:	4b79      	ldr	r3, [pc, #484]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	2380      	movs	r3, #128	; 0x80
 8006000:	029b      	lsls	r3, r3, #10
 8006002:	4013      	ands	r3, r2
 8006004:	d120      	bne.n	8006048 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	e0e1      	b.n	80061ce <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	2b03      	cmp	r3, #3
 8006010:	d107      	bne.n	8006022 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8006012:	4b73      	ldr	r3, [pc, #460]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	2380      	movs	r3, #128	; 0x80
 8006018:	049b      	lsls	r3, r3, #18
 800601a:	4013      	ands	r3, r2
 800601c:	d114      	bne.n	8006048 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800601e:	2301      	movs	r3, #1
 8006020:	e0d5      	b.n	80061ce <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	685b      	ldr	r3, [r3, #4]
 8006026:	2b01      	cmp	r3, #1
 8006028:	d106      	bne.n	8006038 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800602a:	4b6d      	ldr	r3, [pc, #436]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	2204      	movs	r2, #4
 8006030:	4013      	ands	r3, r2
 8006032:	d109      	bne.n	8006048 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006034:	2301      	movs	r3, #1
 8006036:	e0ca      	b.n	80061ce <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006038:	4b69      	ldr	r3, [pc, #420]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	2380      	movs	r3, #128	; 0x80
 800603e:	009b      	lsls	r3, r3, #2
 8006040:	4013      	ands	r3, r2
 8006042:	d101      	bne.n	8006048 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e0c2      	b.n	80061ce <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006048:	4b65      	ldr	r3, [pc, #404]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	2203      	movs	r2, #3
 800604e:	4393      	bics	r3, r2
 8006050:	0019      	movs	r1, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	685a      	ldr	r2, [r3, #4]
 8006056:	4b62      	ldr	r3, [pc, #392]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 8006058:	430a      	orrs	r2, r1
 800605a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800605c:	f7ff f864 	bl	8005128 <HAL_GetTick>
 8006060:	0003      	movs	r3, r0
 8006062:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	2b02      	cmp	r3, #2
 800606a:	d111      	bne.n	8006090 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800606c:	e009      	b.n	8006082 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800606e:	f7ff f85b 	bl	8005128 <HAL_GetTick>
 8006072:	0002      	movs	r2, r0
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	4a58      	ldr	r2, [pc, #352]	; (80061dc <HAL_RCC_ClockConfig+0x274>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d901      	bls.n	8006082 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800607e:	2303      	movs	r3, #3
 8006080:	e0a5      	b.n	80061ce <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006082:	4b57      	ldr	r3, [pc, #348]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	220c      	movs	r2, #12
 8006088:	4013      	ands	r3, r2
 800608a:	2b08      	cmp	r3, #8
 800608c:	d1ef      	bne.n	800606e <HAL_RCC_ClockConfig+0x106>
 800608e:	e03a      	b.n	8006106 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	2b03      	cmp	r3, #3
 8006096:	d111      	bne.n	80060bc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006098:	e009      	b.n	80060ae <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800609a:	f7ff f845 	bl	8005128 <HAL_GetTick>
 800609e:	0002      	movs	r2, r0
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	1ad3      	subs	r3, r2, r3
 80060a4:	4a4d      	ldr	r2, [pc, #308]	; (80061dc <HAL_RCC_ClockConfig+0x274>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d901      	bls.n	80060ae <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80060aa:	2303      	movs	r3, #3
 80060ac:	e08f      	b.n	80061ce <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80060ae:	4b4c      	ldr	r3, [pc, #304]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 80060b0:	68db      	ldr	r3, [r3, #12]
 80060b2:	220c      	movs	r2, #12
 80060b4:	4013      	ands	r3, r2
 80060b6:	2b0c      	cmp	r3, #12
 80060b8:	d1ef      	bne.n	800609a <HAL_RCC_ClockConfig+0x132>
 80060ba:	e024      	b.n	8006106 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	2b01      	cmp	r3, #1
 80060c2:	d11b      	bne.n	80060fc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80060c4:	e009      	b.n	80060da <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060c6:	f7ff f82f 	bl	8005128 <HAL_GetTick>
 80060ca:	0002      	movs	r2, r0
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	4a42      	ldr	r2, [pc, #264]	; (80061dc <HAL_RCC_ClockConfig+0x274>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d901      	bls.n	80060da <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e079      	b.n	80061ce <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80060da:	4b41      	ldr	r3, [pc, #260]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 80060dc:	68db      	ldr	r3, [r3, #12]
 80060de:	220c      	movs	r2, #12
 80060e0:	4013      	ands	r3, r2
 80060e2:	2b04      	cmp	r3, #4
 80060e4:	d1ef      	bne.n	80060c6 <HAL_RCC_ClockConfig+0x15e>
 80060e6:	e00e      	b.n	8006106 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060e8:	f7ff f81e 	bl	8005128 <HAL_GetTick>
 80060ec:	0002      	movs	r2, r0
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	1ad3      	subs	r3, r2, r3
 80060f2:	4a3a      	ldr	r2, [pc, #232]	; (80061dc <HAL_RCC_ClockConfig+0x274>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d901      	bls.n	80060fc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 80060f8:	2303      	movs	r3, #3
 80060fa:	e068      	b.n	80061ce <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80060fc:	4b38      	ldr	r3, [pc, #224]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	220c      	movs	r2, #12
 8006102:	4013      	ands	r3, r2
 8006104:	d1f0      	bne.n	80060e8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006106:	4b34      	ldr	r3, [pc, #208]	; (80061d8 <HAL_RCC_ClockConfig+0x270>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	2201      	movs	r2, #1
 800610c:	4013      	ands	r3, r2
 800610e:	683a      	ldr	r2, [r7, #0]
 8006110:	429a      	cmp	r2, r3
 8006112:	d21e      	bcs.n	8006152 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006114:	4b30      	ldr	r3, [pc, #192]	; (80061d8 <HAL_RCC_ClockConfig+0x270>)
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	2201      	movs	r2, #1
 800611a:	4393      	bics	r3, r2
 800611c:	0019      	movs	r1, r3
 800611e:	4b2e      	ldr	r3, [pc, #184]	; (80061d8 <HAL_RCC_ClockConfig+0x270>)
 8006120:	683a      	ldr	r2, [r7, #0]
 8006122:	430a      	orrs	r2, r1
 8006124:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006126:	f7fe ffff 	bl	8005128 <HAL_GetTick>
 800612a:	0003      	movs	r3, r0
 800612c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800612e:	e009      	b.n	8006144 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006130:	f7fe fffa 	bl	8005128 <HAL_GetTick>
 8006134:	0002      	movs	r2, r0
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	1ad3      	subs	r3, r2, r3
 800613a:	4a28      	ldr	r2, [pc, #160]	; (80061dc <HAL_RCC_ClockConfig+0x274>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d901      	bls.n	8006144 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e044      	b.n	80061ce <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006144:	4b24      	ldr	r3, [pc, #144]	; (80061d8 <HAL_RCC_ClockConfig+0x270>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	2201      	movs	r2, #1
 800614a:	4013      	ands	r3, r2
 800614c:	683a      	ldr	r2, [r7, #0]
 800614e:	429a      	cmp	r2, r3
 8006150:	d1ee      	bne.n	8006130 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2204      	movs	r2, #4
 8006158:	4013      	ands	r3, r2
 800615a:	d009      	beq.n	8006170 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800615c:	4b20      	ldr	r3, [pc, #128]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	4a20      	ldr	r2, [pc, #128]	; (80061e4 <HAL_RCC_ClockConfig+0x27c>)
 8006162:	4013      	ands	r3, r2
 8006164:	0019      	movs	r1, r3
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	68da      	ldr	r2, [r3, #12]
 800616a:	4b1d      	ldr	r3, [pc, #116]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 800616c:	430a      	orrs	r2, r1
 800616e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	2208      	movs	r2, #8
 8006176:	4013      	ands	r3, r2
 8006178:	d00a      	beq.n	8006190 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800617a:	4b19      	ldr	r3, [pc, #100]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 800617c:	68db      	ldr	r3, [r3, #12]
 800617e:	4a1a      	ldr	r2, [pc, #104]	; (80061e8 <HAL_RCC_ClockConfig+0x280>)
 8006180:	4013      	ands	r3, r2
 8006182:	0019      	movs	r1, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	691b      	ldr	r3, [r3, #16]
 8006188:	00da      	lsls	r2, r3, #3
 800618a:	4b15      	ldr	r3, [pc, #84]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 800618c:	430a      	orrs	r2, r1
 800618e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006190:	f000 f832 	bl	80061f8 <HAL_RCC_GetSysClockFreq>
 8006194:	0001      	movs	r1, r0
 8006196:	4b12      	ldr	r3, [pc, #72]	; (80061e0 <HAL_RCC_ClockConfig+0x278>)
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	091b      	lsrs	r3, r3, #4
 800619c:	220f      	movs	r2, #15
 800619e:	4013      	ands	r3, r2
 80061a0:	4a12      	ldr	r2, [pc, #72]	; (80061ec <HAL_RCC_ClockConfig+0x284>)
 80061a2:	5cd3      	ldrb	r3, [r2, r3]
 80061a4:	000a      	movs	r2, r1
 80061a6:	40da      	lsrs	r2, r3
 80061a8:	4b11      	ldr	r3, [pc, #68]	; (80061f0 <HAL_RCC_ClockConfig+0x288>)
 80061aa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80061ac:	4b11      	ldr	r3, [pc, #68]	; (80061f4 <HAL_RCC_ClockConfig+0x28c>)
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	250b      	movs	r5, #11
 80061b2:	197c      	adds	r4, r7, r5
 80061b4:	0018      	movs	r0, r3
 80061b6:	f7fe ff71 	bl	800509c <HAL_InitTick>
 80061ba:	0003      	movs	r3, r0
 80061bc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80061be:	197b      	adds	r3, r7, r5
 80061c0:	781b      	ldrb	r3, [r3, #0]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d002      	beq.n	80061cc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80061c6:	197b      	adds	r3, r7, r5
 80061c8:	781b      	ldrb	r3, [r3, #0]
 80061ca:	e000      	b.n	80061ce <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80061cc:	2300      	movs	r3, #0
}
 80061ce:	0018      	movs	r0, r3
 80061d0:	46bd      	mov	sp, r7
 80061d2:	b004      	add	sp, #16
 80061d4:	bdb0      	pop	{r4, r5, r7, pc}
 80061d6:	46c0      	nop			; (mov r8, r8)
 80061d8:	40022000 	.word	0x40022000
 80061dc:	00001388 	.word	0x00001388
 80061e0:	40021000 	.word	0x40021000
 80061e4:	fffff8ff 	.word	0xfffff8ff
 80061e8:	ffffc7ff 	.word	0xffffc7ff
 80061ec:	0800c788 	.word	0x0800c788
 80061f0:	20000048 	.word	0x20000048
 80061f4:	20000058 	.word	0x20000058

080061f8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061f8:	b5b0      	push	{r4, r5, r7, lr}
 80061fa:	b08e      	sub	sp, #56	; 0x38
 80061fc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80061fe:	4b4c      	ldr	r3, [pc, #304]	; (8006330 <HAL_RCC_GetSysClockFreq+0x138>)
 8006200:	68db      	ldr	r3, [r3, #12]
 8006202:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006204:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006206:	230c      	movs	r3, #12
 8006208:	4013      	ands	r3, r2
 800620a:	2b0c      	cmp	r3, #12
 800620c:	d014      	beq.n	8006238 <HAL_RCC_GetSysClockFreq+0x40>
 800620e:	d900      	bls.n	8006212 <HAL_RCC_GetSysClockFreq+0x1a>
 8006210:	e07b      	b.n	800630a <HAL_RCC_GetSysClockFreq+0x112>
 8006212:	2b04      	cmp	r3, #4
 8006214:	d002      	beq.n	800621c <HAL_RCC_GetSysClockFreq+0x24>
 8006216:	2b08      	cmp	r3, #8
 8006218:	d00b      	beq.n	8006232 <HAL_RCC_GetSysClockFreq+0x3a>
 800621a:	e076      	b.n	800630a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800621c:	4b44      	ldr	r3, [pc, #272]	; (8006330 <HAL_RCC_GetSysClockFreq+0x138>)
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2210      	movs	r2, #16
 8006222:	4013      	ands	r3, r2
 8006224:	d002      	beq.n	800622c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8006226:	4b43      	ldr	r3, [pc, #268]	; (8006334 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006228:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800622a:	e07c      	b.n	8006326 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 800622c:	4b42      	ldr	r3, [pc, #264]	; (8006338 <HAL_RCC_GetSysClockFreq+0x140>)
 800622e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006230:	e079      	b.n	8006326 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006232:	4b42      	ldr	r3, [pc, #264]	; (800633c <HAL_RCC_GetSysClockFreq+0x144>)
 8006234:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006236:	e076      	b.n	8006326 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8006238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800623a:	0c9a      	lsrs	r2, r3, #18
 800623c:	230f      	movs	r3, #15
 800623e:	401a      	ands	r2, r3
 8006240:	4b3f      	ldr	r3, [pc, #252]	; (8006340 <HAL_RCC_GetSysClockFreq+0x148>)
 8006242:	5c9b      	ldrb	r3, [r3, r2]
 8006244:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8006246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006248:	0d9a      	lsrs	r2, r3, #22
 800624a:	2303      	movs	r3, #3
 800624c:	4013      	ands	r3, r2
 800624e:	3301      	adds	r3, #1
 8006250:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006252:	4b37      	ldr	r3, [pc, #220]	; (8006330 <HAL_RCC_GetSysClockFreq+0x138>)
 8006254:	68da      	ldr	r2, [r3, #12]
 8006256:	2380      	movs	r3, #128	; 0x80
 8006258:	025b      	lsls	r3, r3, #9
 800625a:	4013      	ands	r3, r2
 800625c:	d01a      	beq.n	8006294 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800625e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006260:	61bb      	str	r3, [r7, #24]
 8006262:	2300      	movs	r3, #0
 8006264:	61fb      	str	r3, [r7, #28]
 8006266:	4a35      	ldr	r2, [pc, #212]	; (800633c <HAL_RCC_GetSysClockFreq+0x144>)
 8006268:	2300      	movs	r3, #0
 800626a:	69b8      	ldr	r0, [r7, #24]
 800626c:	69f9      	ldr	r1, [r7, #28]
 800626e:	f7fa f945 	bl	80004fc <__aeabi_lmul>
 8006272:	0002      	movs	r2, r0
 8006274:	000b      	movs	r3, r1
 8006276:	0010      	movs	r0, r2
 8006278:	0019      	movs	r1, r3
 800627a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800627c:	613b      	str	r3, [r7, #16]
 800627e:	2300      	movs	r3, #0
 8006280:	617b      	str	r3, [r7, #20]
 8006282:	693a      	ldr	r2, [r7, #16]
 8006284:	697b      	ldr	r3, [r7, #20]
 8006286:	f7fa f919 	bl	80004bc <__aeabi_uldivmod>
 800628a:	0002      	movs	r2, r0
 800628c:	000b      	movs	r3, r1
 800628e:	0013      	movs	r3, r2
 8006290:	637b      	str	r3, [r7, #52]	; 0x34
 8006292:	e037      	b.n	8006304 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8006294:	4b26      	ldr	r3, [pc, #152]	; (8006330 <HAL_RCC_GetSysClockFreq+0x138>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	2210      	movs	r2, #16
 800629a:	4013      	ands	r3, r2
 800629c:	d01a      	beq.n	80062d4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800629e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062a0:	60bb      	str	r3, [r7, #8]
 80062a2:	2300      	movs	r3, #0
 80062a4:	60fb      	str	r3, [r7, #12]
 80062a6:	4a23      	ldr	r2, [pc, #140]	; (8006334 <HAL_RCC_GetSysClockFreq+0x13c>)
 80062a8:	2300      	movs	r3, #0
 80062aa:	68b8      	ldr	r0, [r7, #8]
 80062ac:	68f9      	ldr	r1, [r7, #12]
 80062ae:	f7fa f925 	bl	80004fc <__aeabi_lmul>
 80062b2:	0002      	movs	r2, r0
 80062b4:	000b      	movs	r3, r1
 80062b6:	0010      	movs	r0, r2
 80062b8:	0019      	movs	r1, r3
 80062ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062bc:	603b      	str	r3, [r7, #0]
 80062be:	2300      	movs	r3, #0
 80062c0:	607b      	str	r3, [r7, #4]
 80062c2:	683a      	ldr	r2, [r7, #0]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	f7fa f8f9 	bl	80004bc <__aeabi_uldivmod>
 80062ca:	0002      	movs	r2, r0
 80062cc:	000b      	movs	r3, r1
 80062ce:	0013      	movs	r3, r2
 80062d0:	637b      	str	r3, [r7, #52]	; 0x34
 80062d2:	e017      	b.n	8006304 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80062d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062d6:	0018      	movs	r0, r3
 80062d8:	2300      	movs	r3, #0
 80062da:	0019      	movs	r1, r3
 80062dc:	4a16      	ldr	r2, [pc, #88]	; (8006338 <HAL_RCC_GetSysClockFreq+0x140>)
 80062de:	2300      	movs	r3, #0
 80062e0:	f7fa f90c 	bl	80004fc <__aeabi_lmul>
 80062e4:	0002      	movs	r2, r0
 80062e6:	000b      	movs	r3, r1
 80062e8:	0010      	movs	r0, r2
 80062ea:	0019      	movs	r1, r3
 80062ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ee:	001c      	movs	r4, r3
 80062f0:	2300      	movs	r3, #0
 80062f2:	001d      	movs	r5, r3
 80062f4:	0022      	movs	r2, r4
 80062f6:	002b      	movs	r3, r5
 80062f8:	f7fa f8e0 	bl	80004bc <__aeabi_uldivmod>
 80062fc:	0002      	movs	r2, r0
 80062fe:	000b      	movs	r3, r1
 8006300:	0013      	movs	r3, r2
 8006302:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8006304:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006306:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006308:	e00d      	b.n	8006326 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800630a:	4b09      	ldr	r3, [pc, #36]	; (8006330 <HAL_RCC_GetSysClockFreq+0x138>)
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	0b5b      	lsrs	r3, r3, #13
 8006310:	2207      	movs	r2, #7
 8006312:	4013      	ands	r3, r2
 8006314:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8006316:	6a3b      	ldr	r3, [r7, #32]
 8006318:	3301      	adds	r3, #1
 800631a:	2280      	movs	r2, #128	; 0x80
 800631c:	0212      	lsls	r2, r2, #8
 800631e:	409a      	lsls	r2, r3
 8006320:	0013      	movs	r3, r2
 8006322:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8006324:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006326:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8006328:	0018      	movs	r0, r3
 800632a:	46bd      	mov	sp, r7
 800632c:	b00e      	add	sp, #56	; 0x38
 800632e:	bdb0      	pop	{r4, r5, r7, pc}
 8006330:	40021000 	.word	0x40021000
 8006334:	003d0900 	.word	0x003d0900
 8006338:	00f42400 	.word	0x00f42400
 800633c:	007a1200 	.word	0x007a1200
 8006340:	0800c7a0 	.word	0x0800c7a0

08006344 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006348:	4b02      	ldr	r3, [pc, #8]	; (8006354 <HAL_RCC_GetHCLKFreq+0x10>)
 800634a:	681b      	ldr	r3, [r3, #0]
}
 800634c:	0018      	movs	r0, r3
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}
 8006352:	46c0      	nop			; (mov r8, r8)
 8006354:	20000048 	.word	0x20000048

08006358 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800635c:	f7ff fff2 	bl	8006344 <HAL_RCC_GetHCLKFreq>
 8006360:	0001      	movs	r1, r0
 8006362:	4b06      	ldr	r3, [pc, #24]	; (800637c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	0a1b      	lsrs	r3, r3, #8
 8006368:	2207      	movs	r2, #7
 800636a:	4013      	ands	r3, r2
 800636c:	4a04      	ldr	r2, [pc, #16]	; (8006380 <HAL_RCC_GetPCLK1Freq+0x28>)
 800636e:	5cd3      	ldrb	r3, [r2, r3]
 8006370:	40d9      	lsrs	r1, r3
 8006372:	000b      	movs	r3, r1
}
 8006374:	0018      	movs	r0, r3
 8006376:	46bd      	mov	sp, r7
 8006378:	bd80      	pop	{r7, pc}
 800637a:	46c0      	nop			; (mov r8, r8)
 800637c:	40021000 	.word	0x40021000
 8006380:	0800c798 	.word	0x0800c798

08006384 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006384:	b580      	push	{r7, lr}
 8006386:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006388:	f7ff ffdc 	bl	8006344 <HAL_RCC_GetHCLKFreq>
 800638c:	0001      	movs	r1, r0
 800638e:	4b06      	ldr	r3, [pc, #24]	; (80063a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006390:	68db      	ldr	r3, [r3, #12]
 8006392:	0adb      	lsrs	r3, r3, #11
 8006394:	2207      	movs	r2, #7
 8006396:	4013      	ands	r3, r2
 8006398:	4a04      	ldr	r2, [pc, #16]	; (80063ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800639a:	5cd3      	ldrb	r3, [r2, r3]
 800639c:	40d9      	lsrs	r1, r3
 800639e:	000b      	movs	r3, r1
}
 80063a0:	0018      	movs	r0, r3
 80063a2:	46bd      	mov	sp, r7
 80063a4:	bd80      	pop	{r7, pc}
 80063a6:	46c0      	nop			; (mov r8, r8)
 80063a8:	40021000 	.word	0x40021000
 80063ac:	0800c798 	.word	0x0800c798

080063b0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b086      	sub	sp, #24
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80063b8:	2317      	movs	r3, #23
 80063ba:	18fb      	adds	r3, r7, r3
 80063bc:	2200      	movs	r2, #0
 80063be:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	2220      	movs	r2, #32
 80063c6:	4013      	ands	r3, r2
 80063c8:	d106      	bne.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	2380      	movs	r3, #128	; 0x80
 80063d0:	011b      	lsls	r3, r3, #4
 80063d2:	4013      	ands	r3, r2
 80063d4:	d100      	bne.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80063d6:	e104      	b.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063d8:	4bb9      	ldr	r3, [pc, #740]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80063da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063dc:	2380      	movs	r3, #128	; 0x80
 80063de:	055b      	lsls	r3, r3, #21
 80063e0:	4013      	ands	r3, r2
 80063e2:	d10a      	bne.n	80063fa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063e4:	4bb6      	ldr	r3, [pc, #728]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80063e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063e8:	4bb5      	ldr	r3, [pc, #724]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80063ea:	2180      	movs	r1, #128	; 0x80
 80063ec:	0549      	lsls	r1, r1, #21
 80063ee:	430a      	orrs	r2, r1
 80063f0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80063f2:	2317      	movs	r3, #23
 80063f4:	18fb      	adds	r3, r7, r3
 80063f6:	2201      	movs	r2, #1
 80063f8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063fa:	4bb2      	ldr	r3, [pc, #712]	; (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	2380      	movs	r3, #128	; 0x80
 8006400:	005b      	lsls	r3, r3, #1
 8006402:	4013      	ands	r3, r2
 8006404:	d11a      	bne.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006406:	4baf      	ldr	r3, [pc, #700]	; (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8006408:	681a      	ldr	r2, [r3, #0]
 800640a:	4bae      	ldr	r3, [pc, #696]	; (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800640c:	2180      	movs	r1, #128	; 0x80
 800640e:	0049      	lsls	r1, r1, #1
 8006410:	430a      	orrs	r2, r1
 8006412:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006414:	f7fe fe88 	bl	8005128 <HAL_GetTick>
 8006418:	0003      	movs	r3, r0
 800641a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800641c:	e008      	b.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800641e:	f7fe fe83 	bl	8005128 <HAL_GetTick>
 8006422:	0002      	movs	r2, r0
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	1ad3      	subs	r3, r2, r3
 8006428:	2b64      	cmp	r3, #100	; 0x64
 800642a:	d901      	bls.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800642c:	2303      	movs	r3, #3
 800642e:	e143      	b.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006430:	4ba4      	ldr	r3, [pc, #656]	; (80066c4 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	2380      	movs	r3, #128	; 0x80
 8006436:	005b      	lsls	r3, r3, #1
 8006438:	4013      	ands	r3, r2
 800643a:	d0f0      	beq.n	800641e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800643c:	4ba0      	ldr	r3, [pc, #640]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800643e:	681a      	ldr	r2, [r3, #0]
 8006440:	23c0      	movs	r3, #192	; 0xc0
 8006442:	039b      	lsls	r3, r3, #14
 8006444:	4013      	ands	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685a      	ldr	r2, [r3, #4]
 800644c:	23c0      	movs	r3, #192	; 0xc0
 800644e:	039b      	lsls	r3, r3, #14
 8006450:	4013      	ands	r3, r2
 8006452:	68fa      	ldr	r2, [r7, #12]
 8006454:	429a      	cmp	r2, r3
 8006456:	d107      	bne.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	689a      	ldr	r2, [r3, #8]
 800645c:	23c0      	movs	r3, #192	; 0xc0
 800645e:	039b      	lsls	r3, r3, #14
 8006460:	4013      	ands	r3, r2
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	429a      	cmp	r2, r3
 8006466:	d013      	beq.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	685a      	ldr	r2, [r3, #4]
 800646c:	23c0      	movs	r3, #192	; 0xc0
 800646e:	029b      	lsls	r3, r3, #10
 8006470:	401a      	ands	r2, r3
 8006472:	23c0      	movs	r3, #192	; 0xc0
 8006474:	029b      	lsls	r3, r3, #10
 8006476:	429a      	cmp	r2, r3
 8006478:	d10a      	bne.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800647a:	4b91      	ldr	r3, [pc, #580]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	2380      	movs	r3, #128	; 0x80
 8006480:	029b      	lsls	r3, r3, #10
 8006482:	401a      	ands	r2, r3
 8006484:	2380      	movs	r3, #128	; 0x80
 8006486:	029b      	lsls	r3, r3, #10
 8006488:	429a      	cmp	r2, r3
 800648a:	d101      	bne.n	8006490 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e113      	b.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8006490:	4b8b      	ldr	r3, [pc, #556]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006492:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006494:	23c0      	movs	r3, #192	; 0xc0
 8006496:	029b      	lsls	r3, r3, #10
 8006498:	4013      	ands	r3, r2
 800649a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d049      	beq.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x186>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	685a      	ldr	r2, [r3, #4]
 80064a6:	23c0      	movs	r3, #192	; 0xc0
 80064a8:	029b      	lsls	r3, r3, #10
 80064aa:	4013      	ands	r3, r2
 80064ac:	68fa      	ldr	r2, [r7, #12]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d004      	beq.n	80064bc <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	2220      	movs	r2, #32
 80064b8:	4013      	ands	r3, r2
 80064ba:	d10d      	bne.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	689a      	ldr	r2, [r3, #8]
 80064c0:	23c0      	movs	r3, #192	; 0xc0
 80064c2:	029b      	lsls	r3, r3, #10
 80064c4:	4013      	ands	r3, r2
 80064c6:	68fa      	ldr	r2, [r7, #12]
 80064c8:	429a      	cmp	r2, r3
 80064ca:	d034      	beq.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681a      	ldr	r2, [r3, #0]
 80064d0:	2380      	movs	r3, #128	; 0x80
 80064d2:	011b      	lsls	r3, r3, #4
 80064d4:	4013      	ands	r3, r2
 80064d6:	d02e      	beq.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80064d8:	4b79      	ldr	r3, [pc, #484]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80064da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064dc:	4a7a      	ldr	r2, [pc, #488]	; (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80064de:	4013      	ands	r3, r2
 80064e0:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80064e2:	4b77      	ldr	r3, [pc, #476]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80064e4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80064e6:	4b76      	ldr	r3, [pc, #472]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80064e8:	2180      	movs	r1, #128	; 0x80
 80064ea:	0309      	lsls	r1, r1, #12
 80064ec:	430a      	orrs	r2, r1
 80064ee:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80064f0:	4b73      	ldr	r3, [pc, #460]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80064f2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80064f4:	4b72      	ldr	r3, [pc, #456]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80064f6:	4975      	ldr	r1, [pc, #468]	; (80066cc <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80064f8:	400a      	ands	r2, r1
 80064fa:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80064fc:	4b70      	ldr	r3, [pc, #448]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80064fe:	68fa      	ldr	r2, [r7, #12]
 8006500:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8006502:	68fa      	ldr	r2, [r7, #12]
 8006504:	2380      	movs	r3, #128	; 0x80
 8006506:	005b      	lsls	r3, r3, #1
 8006508:	4013      	ands	r3, r2
 800650a:	d014      	beq.n	8006536 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800650c:	f7fe fe0c 	bl	8005128 <HAL_GetTick>
 8006510:	0003      	movs	r3, r0
 8006512:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8006514:	e009      	b.n	800652a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006516:	f7fe fe07 	bl	8005128 <HAL_GetTick>
 800651a:	0002      	movs	r2, r0
 800651c:	693b      	ldr	r3, [r7, #16]
 800651e:	1ad3      	subs	r3, r2, r3
 8006520:	4a6b      	ldr	r2, [pc, #428]	; (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d901      	bls.n	800652a <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8006526:	2303      	movs	r3, #3
 8006528:	e0c6      	b.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800652a:	4b65      	ldr	r3, [pc, #404]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800652c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800652e:	2380      	movs	r3, #128	; 0x80
 8006530:	009b      	lsls	r3, r3, #2
 8006532:	4013      	ands	r3, r2
 8006534:	d0ef      	beq.n	8006516 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	2380      	movs	r3, #128	; 0x80
 800653c:	011b      	lsls	r3, r3, #4
 800653e:	4013      	ands	r3, r2
 8006540:	d01f      	beq.n	8006582 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	689a      	ldr	r2, [r3, #8]
 8006546:	23c0      	movs	r3, #192	; 0xc0
 8006548:	029b      	lsls	r3, r3, #10
 800654a:	401a      	ands	r2, r3
 800654c:	23c0      	movs	r3, #192	; 0xc0
 800654e:	029b      	lsls	r3, r3, #10
 8006550:	429a      	cmp	r2, r3
 8006552:	d10c      	bne.n	800656e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8006554:	4b5a      	ldr	r3, [pc, #360]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a5e      	ldr	r2, [pc, #376]	; (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800655a:	4013      	ands	r3, r2
 800655c:	0019      	movs	r1, r3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	689a      	ldr	r2, [r3, #8]
 8006562:	23c0      	movs	r3, #192	; 0xc0
 8006564:	039b      	lsls	r3, r3, #14
 8006566:	401a      	ands	r2, r3
 8006568:	4b55      	ldr	r3, [pc, #340]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800656a:	430a      	orrs	r2, r1
 800656c:	601a      	str	r2, [r3, #0]
 800656e:	4b54      	ldr	r3, [pc, #336]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006570:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	689a      	ldr	r2, [r3, #8]
 8006576:	23c0      	movs	r3, #192	; 0xc0
 8006578:	029b      	lsls	r3, r3, #10
 800657a:	401a      	ands	r2, r3
 800657c:	4b50      	ldr	r3, [pc, #320]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800657e:	430a      	orrs	r2, r1
 8006580:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	2220      	movs	r2, #32
 8006588:	4013      	ands	r3, r2
 800658a:	d01f      	beq.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	685a      	ldr	r2, [r3, #4]
 8006590:	23c0      	movs	r3, #192	; 0xc0
 8006592:	029b      	lsls	r3, r3, #10
 8006594:	401a      	ands	r2, r3
 8006596:	23c0      	movs	r3, #192	; 0xc0
 8006598:	029b      	lsls	r3, r3, #10
 800659a:	429a      	cmp	r2, r3
 800659c:	d10c      	bne.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800659e:	4b48      	ldr	r3, [pc, #288]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a4c      	ldr	r2, [pc, #304]	; (80066d4 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 80065a4:	4013      	ands	r3, r2
 80065a6:	0019      	movs	r1, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	685a      	ldr	r2, [r3, #4]
 80065ac:	23c0      	movs	r3, #192	; 0xc0
 80065ae:	039b      	lsls	r3, r3, #14
 80065b0:	401a      	ands	r2, r3
 80065b2:	4b43      	ldr	r3, [pc, #268]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80065b4:	430a      	orrs	r2, r1
 80065b6:	601a      	str	r2, [r3, #0]
 80065b8:	4b41      	ldr	r3, [pc, #260]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80065ba:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	685a      	ldr	r2, [r3, #4]
 80065c0:	23c0      	movs	r3, #192	; 0xc0
 80065c2:	029b      	lsls	r3, r3, #10
 80065c4:	401a      	ands	r2, r3
 80065c6:	4b3e      	ldr	r3, [pc, #248]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80065c8:	430a      	orrs	r2, r1
 80065ca:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80065cc:	2317      	movs	r3, #23
 80065ce:	18fb      	adds	r3, r7, r3
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d105      	bne.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065d6:	4b3a      	ldr	r3, [pc, #232]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80065d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065da:	4b39      	ldr	r3, [pc, #228]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80065dc:	493e      	ldr	r1, [pc, #248]	; (80066d8 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80065de:	400a      	ands	r2, r1
 80065e0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	2201      	movs	r2, #1
 80065e8:	4013      	ands	r3, r2
 80065ea:	d009      	beq.n	8006600 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80065ec:	4b34      	ldr	r3, [pc, #208]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80065ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065f0:	2203      	movs	r2, #3
 80065f2:	4393      	bics	r3, r2
 80065f4:	0019      	movs	r1, r3
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	68da      	ldr	r2, [r3, #12]
 80065fa:	4b31      	ldr	r3, [pc, #196]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80065fc:	430a      	orrs	r2, r1
 80065fe:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	2202      	movs	r2, #2
 8006606:	4013      	ands	r3, r2
 8006608:	d009      	beq.n	800661e <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800660a:	4b2d      	ldr	r3, [pc, #180]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800660c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800660e:	220c      	movs	r2, #12
 8006610:	4393      	bics	r3, r2
 8006612:	0019      	movs	r1, r3
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	691a      	ldr	r2, [r3, #16]
 8006618:	4b29      	ldr	r3, [pc, #164]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800661a:	430a      	orrs	r2, r1
 800661c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	2204      	movs	r2, #4
 8006624:	4013      	ands	r3, r2
 8006626:	d009      	beq.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006628:	4b25      	ldr	r3, [pc, #148]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800662a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800662c:	4a2b      	ldr	r2, [pc, #172]	; (80066dc <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 800662e:	4013      	ands	r3, r2
 8006630:	0019      	movs	r1, r3
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	695a      	ldr	r2, [r3, #20]
 8006636:	4b22      	ldr	r3, [pc, #136]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006638:	430a      	orrs	r2, r1
 800663a:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	2208      	movs	r2, #8
 8006642:	4013      	ands	r3, r2
 8006644:	d009      	beq.n	800665a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006646:	4b1e      	ldr	r3, [pc, #120]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006648:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800664a:	4a25      	ldr	r2, [pc, #148]	; (80066e0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800664c:	4013      	ands	r3, r2
 800664e:	0019      	movs	r1, r3
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	699a      	ldr	r2, [r3, #24]
 8006654:	4b1a      	ldr	r3, [pc, #104]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006656:	430a      	orrs	r2, r1
 8006658:	64da      	str	r2, [r3, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	2380      	movs	r3, #128	; 0x80
 8006660:	005b      	lsls	r3, r3, #1
 8006662:	4013      	ands	r3, r2
 8006664:	d009      	beq.n	800667a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006666:	4b16      	ldr	r3, [pc, #88]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006668:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800666a:	4a17      	ldr	r2, [pc, #92]	; (80066c8 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800666c:	4013      	ands	r3, r2
 800666e:	0019      	movs	r1, r3
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	69da      	ldr	r2, [r3, #28]
 8006674:	4b12      	ldr	r3, [pc, #72]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006676:	430a      	orrs	r2, r1
 8006678:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	2240      	movs	r2, #64	; 0x40
 8006680:	4013      	ands	r3, r2
 8006682:	d009      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006684:	4b0e      	ldr	r3, [pc, #56]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006686:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006688:	4a16      	ldr	r2, [pc, #88]	; (80066e4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800668a:	4013      	ands	r3, r2
 800668c:	0019      	movs	r1, r3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006692:	4b0b      	ldr	r3, [pc, #44]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8006694:	430a      	orrs	r2, r1
 8006696:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	2280      	movs	r2, #128	; 0x80
 800669e:	4013      	ands	r3, r2
 80066a0:	d009      	beq.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80066a2:	4b07      	ldr	r3, [pc, #28]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80066a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066a6:	4a10      	ldr	r2, [pc, #64]	; (80066e8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80066a8:	4013      	ands	r3, r2
 80066aa:	0019      	movs	r1, r3
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6a1a      	ldr	r2, [r3, #32]
 80066b0:	4b03      	ldr	r3, [pc, #12]	; (80066c0 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80066b2:	430a      	orrs	r2, r1
 80066b4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80066b6:	2300      	movs	r3, #0
}
 80066b8:	0018      	movs	r0, r3
 80066ba:	46bd      	mov	sp, r7
 80066bc:	b006      	add	sp, #24
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	40021000 	.word	0x40021000
 80066c4:	40007000 	.word	0x40007000
 80066c8:	fffcffff 	.word	0xfffcffff
 80066cc:	fff7ffff 	.word	0xfff7ffff
 80066d0:	00001388 	.word	0x00001388
 80066d4:	ffcfffff 	.word	0xffcfffff
 80066d8:	efffffff 	.word	0xefffffff
 80066dc:	fffff3ff 	.word	0xfffff3ff
 80066e0:	ffffcfff 	.word	0xffffcfff
 80066e4:	fbffffff 	.word	0xfbffffff
 80066e8:	fff3ffff 	.word	0xfff3ffff

080066ec <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80066ec:	b5b0      	push	{r4, r5, r7, lr}
 80066ee:	b084      	sub	sp, #16
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80066f4:	230f      	movs	r3, #15
 80066f6:	18fb      	adds	r3, r7, r3
 80066f8:	2201      	movs	r2, #1
 80066fa:	701a      	strb	r2, [r3, #0]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d101      	bne.n	8006706 <HAL_RTC_Init+0x1a>
  {
    return HAL_ERROR;
 8006702:	2301      	movs	r3, #1
 8006704:	e088      	b.n	8006818 <HAL_RTC_Init+0x12c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2221      	movs	r2, #33	; 0x21
 800670a:	5c9b      	ldrb	r3, [r3, r2]
 800670c:	b2db      	uxtb	r3, r3
 800670e:	2b00      	cmp	r3, #0
 8006710:	d107      	bne.n	8006722 <HAL_RTC_Init+0x36>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2220      	movs	r2, #32
 8006716:	2100      	movs	r1, #0
 8006718:	5499      	strb	r1, [r3, r2]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	0018      	movs	r0, r3
 800671e:	f7fc fb09 	bl	8002d34 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2221      	movs	r2, #33	; 0x21
 8006726:	2102      	movs	r1, #2
 8006728:	5499      	strb	r1, [r3, r2]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	68db      	ldr	r3, [r3, #12]
 8006730:	2210      	movs	r2, #16
 8006732:	4013      	ands	r3, r2
 8006734:	2b10      	cmp	r3, #16
 8006736:	d05f      	beq.n	80067f8 <HAL_RTC_Init+0x10c>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	22ca      	movs	r2, #202	; 0xca
 800673e:	625a      	str	r2, [r3, #36]	; 0x24
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2253      	movs	r2, #83	; 0x53
 8006746:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006748:	250f      	movs	r5, #15
 800674a:	197c      	adds	r4, r7, r5
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	0018      	movs	r0, r3
 8006750:	f000 fc62 	bl	8007018 <RTC_EnterInitMode>
 8006754:	0003      	movs	r3, r0
 8006756:	7023      	strb	r3, [r4, #0]

    if (status == HAL_OK)
 8006758:	0028      	movs	r0, r5
 800675a:	183b      	adds	r3, r7, r0
 800675c:	781b      	ldrb	r3, [r3, #0]
 800675e:	2b00      	cmp	r3, #0
 8006760:	d12c      	bne.n	80067bc <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	689a      	ldr	r2, [r3, #8]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	492c      	ldr	r1, [pc, #176]	; (8006820 <HAL_RTC_Init+0x134>)
 800676e:	400a      	ands	r2, r1
 8006770:	609a      	str	r2, [r3, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	6899      	ldr	r1, [r3, #8]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	685a      	ldr	r2, [r3, #4]
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	691b      	ldr	r3, [r3, #16]
 8006780:	431a      	orrs	r2, r3
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	431a      	orrs	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	430a      	orrs	r2, r1
 800678e:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	68d2      	ldr	r2, [r2, #12]
 8006798:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6919      	ldr	r1, [r3, #16]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	041a      	lsls	r2, r3, #16
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	430a      	orrs	r2, r1
 80067ac:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80067ae:	183c      	adds	r4, r7, r0
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	0018      	movs	r0, r3
 80067b4:	f000 fc74 	bl	80070a0 <RTC_ExitInitMode>
 80067b8:	0003      	movs	r3, r0
 80067ba:	7023      	strb	r3, [r4, #0]
    }

    if (status == HAL_OK)
 80067bc:	230f      	movs	r3, #15
 80067be:	18fb      	adds	r3, r7, r3
 80067c0:	781b      	ldrb	r3, [r3, #0]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d113      	bne.n	80067ee <HAL_RTC_Init+0x102>
    {
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	2103      	movs	r1, #3
 80067d2:	438a      	bics	r2, r1
 80067d4:	64da      	str	r2, [r3, #76]	; 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	69da      	ldr	r2, [r3, #28]
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	695b      	ldr	r3, [r3, #20]
 80067e4:	431a      	orrs	r2, r3
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	430a      	orrs	r2, r1
 80067ec:	64da      	str	r2, [r3, #76]	; 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	22ff      	movs	r2, #255	; 0xff
 80067f4:	625a      	str	r2, [r3, #36]	; 0x24
 80067f6:	e003      	b.n	8006800 <HAL_RTC_Init+0x114>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80067f8:	230f      	movs	r3, #15
 80067fa:	18fb      	adds	r3, r7, r3
 80067fc:	2200      	movs	r2, #0
 80067fe:	701a      	strb	r2, [r3, #0]
  }

  if (status == HAL_OK)
 8006800:	230f      	movs	r3, #15
 8006802:	18fb      	adds	r3, r7, r3
 8006804:	781b      	ldrb	r3, [r3, #0]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d103      	bne.n	8006812 <HAL_RTC_Init+0x126>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2221      	movs	r2, #33	; 0x21
 800680e:	2101      	movs	r1, #1
 8006810:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8006812:	230f      	movs	r3, #15
 8006814:	18fb      	adds	r3, r7, r3
 8006816:	781b      	ldrb	r3, [r3, #0]
}
 8006818:	0018      	movs	r0, r3
 800681a:	46bd      	mov	sp, r7
 800681c:	b004      	add	sp, #16
 800681e:	bdb0      	pop	{r4, r5, r7, pc}
 8006820:	ff8fffbf 	.word	0xff8fffbf

08006824 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006824:	b5b0      	push	{r4, r5, r7, lr}
 8006826:	b086      	sub	sp, #24
 8006828:	af00      	add	r7, sp, #0
 800682a:	60f8      	str	r0, [r7, #12]
 800682c:	60b9      	str	r1, [r7, #8]
 800682e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006830:	2300      	movs	r3, #0
 8006832:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2220      	movs	r2, #32
 8006838:	5c9b      	ldrb	r3, [r3, r2]
 800683a:	2b01      	cmp	r3, #1
 800683c:	d101      	bne.n	8006842 <HAL_RTC_SetTime+0x1e>
 800683e:	2302      	movs	r3, #2
 8006840:	e092      	b.n	8006968 <HAL_RTC_SetTime+0x144>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2220      	movs	r2, #32
 8006846:	2101      	movs	r1, #1
 8006848:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2221      	movs	r2, #33	; 0x21
 800684e:	2102      	movs	r1, #2
 8006850:	5499      	strb	r1, [r3, r2]

  if (Format == RTC_FORMAT_BIN)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d125      	bne.n	80068a4 <HAL_RTC_SetTime+0x80>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	2240      	movs	r2, #64	; 0x40
 8006860:	4013      	ands	r3, r2
 8006862:	d102      	bne.n	800686a <HAL_RTC_SetTime+0x46>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006864:	68bb      	ldr	r3, [r7, #8]
 8006866:	2200      	movs	r2, #0
 8006868:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	781b      	ldrb	r3, [r3, #0]
 800686e:	0018      	movs	r0, r3
 8006870:	f000 fc40 	bl	80070f4 <RTC_ByteToBcd2>
 8006874:	0003      	movs	r3, r0
 8006876:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	785b      	ldrb	r3, [r3, #1]
 800687c:	0018      	movs	r0, r3
 800687e:	f000 fc39 	bl	80070f4 <RTC_ByteToBcd2>
 8006882:	0003      	movs	r3, r0
 8006884:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006886:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006888:	68bb      	ldr	r3, [r7, #8]
 800688a:	789b      	ldrb	r3, [r3, #2]
 800688c:	0018      	movs	r0, r3
 800688e:	f000 fc31 	bl	80070f4 <RTC_ByteToBcd2>
 8006892:	0003      	movs	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006894:	0022      	movs	r2, r4
 8006896:	431a      	orrs	r2, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	78db      	ldrb	r3, [r3, #3]
 800689c:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800689e:	4313      	orrs	r3, r2
 80068a0:	617b      	str	r3, [r7, #20]
 80068a2:	e017      	b.n	80068d4 <HAL_RTC_SetTime+0xb0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	689b      	ldr	r3, [r3, #8]
 80068aa:	2240      	movs	r2, #64	; 0x40
 80068ac:	4013      	ands	r3, r2
 80068ae:	d102      	bne.n	80068b6 <HAL_RTC_SetTime+0x92>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80068b0:	68bb      	ldr	r3, [r7, #8]
 80068b2:	2200      	movs	r2, #0
 80068b4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	785b      	ldrb	r3, [r3, #1]
 80068c0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80068c2:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80068c4:	68ba      	ldr	r2, [r7, #8]
 80068c6:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80068c8:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	78db      	ldrb	r3, [r3, #3]
 80068ce:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80068d0:	4313      	orrs	r3, r2
 80068d2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	22ca      	movs	r2, #202	; 0xca
 80068da:	625a      	str	r2, [r3, #36]	; 0x24
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	2253      	movs	r2, #83	; 0x53
 80068e2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80068e4:	2513      	movs	r5, #19
 80068e6:	197c      	adds	r4, r7, r5
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	0018      	movs	r0, r3
 80068ec:	f000 fb94 	bl	8007018 <RTC_EnterInitMode>
 80068f0:	0003      	movs	r3, r0
 80068f2:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 80068f4:	0028      	movs	r0, r5
 80068f6:	183b      	adds	r3, r7, r0
 80068f8:	781b      	ldrb	r3, [r3, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d120      	bne.n	8006940 <HAL_RTC_SetTime+0x11c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	697a      	ldr	r2, [r7, #20]
 8006904:	491a      	ldr	r1, [pc, #104]	; (8006970 <HAL_RTC_SetTime+0x14c>)
 8006906:	400a      	ands	r2, r1
 8006908:	601a      	str	r2, [r3, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	689a      	ldr	r2, [r3, #8]
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4917      	ldr	r1, [pc, #92]	; (8006974 <HAL_RTC_SetTime+0x150>)
 8006916:	400a      	ands	r2, r1
 8006918:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	6899      	ldr	r1, [r3, #8]
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	68da      	ldr	r2, [r3, #12]
 8006924:	68bb      	ldr	r3, [r7, #8]
 8006926:	691b      	ldr	r3, [r3, #16]
 8006928:	431a      	orrs	r2, r3
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	430a      	orrs	r2, r1
 8006930:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006932:	183c      	adds	r4, r7, r0
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	0018      	movs	r0, r3
 8006938:	f000 fbb2 	bl	80070a0 <RTC_ExitInitMode>
 800693c:	0003      	movs	r3, r0
 800693e:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8006940:	2313      	movs	r3, #19
 8006942:	18fb      	adds	r3, r7, r3
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d103      	bne.n	8006952 <HAL_RTC_SetTime+0x12e>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2221      	movs	r2, #33	; 0x21
 800694e:	2101      	movs	r1, #1
 8006950:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	22ff      	movs	r2, #255	; 0xff
 8006958:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2220      	movs	r2, #32
 800695e:	2100      	movs	r1, #0
 8006960:	5499      	strb	r1, [r3, r2]

  return status;
 8006962:	2313      	movs	r3, #19
 8006964:	18fb      	adds	r3, r7, r3
 8006966:	781b      	ldrb	r3, [r3, #0]
}
 8006968:	0018      	movs	r0, r3
 800696a:	46bd      	mov	sp, r7
 800696c:	b006      	add	sp, #24
 800696e:	bdb0      	pop	{r4, r5, r7, pc}
 8006970:	007f7f7f 	.word	0x007f7f7f
 8006974:	fffbffff 	.word	0xfffbffff

08006978 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006978:	b580      	push	{r7, lr}
 800697a:	b086      	sub	sp, #24
 800697c:	af00      	add	r7, sp, #0
 800697e:	60f8      	str	r0, [r7, #12]
 8006980:	60b9      	str	r1, [r7, #8]
 8006982:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006984:	2300      	movs	r3, #0
 8006986:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	691b      	ldr	r3, [r3, #16]
 8006998:	045b      	lsls	r3, r3, #17
 800699a:	0c5a      	lsrs	r2, r3, #17
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a22      	ldr	r2, [pc, #136]	; (8006a30 <HAL_RTC_GetTime+0xb8>)
 80069a8:	4013      	ands	r3, r2
 80069aa:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	0c1b      	lsrs	r3, r3, #16
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	223f      	movs	r2, #63	; 0x3f
 80069b4:	4013      	ands	r3, r2
 80069b6:	b2da      	uxtb	r2, r3
 80069b8:	68bb      	ldr	r3, [r7, #8]
 80069ba:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80069bc:	697b      	ldr	r3, [r7, #20]
 80069be:	0a1b      	lsrs	r3, r3, #8
 80069c0:	b2db      	uxtb	r3, r3
 80069c2:	227f      	movs	r2, #127	; 0x7f
 80069c4:	4013      	ands	r3, r2
 80069c6:	b2da      	uxtb	r2, r3
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80069cc:	697b      	ldr	r3, [r7, #20]
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	227f      	movs	r2, #127	; 0x7f
 80069d2:	4013      	ands	r3, r2
 80069d4:	b2da      	uxtb	r2, r3
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80069da:	697b      	ldr	r3, [r7, #20]
 80069dc:	0d9b      	lsrs	r3, r3, #22
 80069de:	b2db      	uxtb	r3, r3
 80069e0:	2201      	movs	r2, #1
 80069e2:	4013      	ands	r3, r2
 80069e4:	b2da      	uxtb	r2, r3
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d11a      	bne.n	8006a26 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80069f0:	68bb      	ldr	r3, [r7, #8]
 80069f2:	781b      	ldrb	r3, [r3, #0]
 80069f4:	0018      	movs	r0, r3
 80069f6:	f000 fb9e 	bl	8007136 <RTC_Bcd2ToByte>
 80069fa:	0003      	movs	r3, r0
 80069fc:	001a      	movs	r2, r3
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	785b      	ldrb	r3, [r3, #1]
 8006a06:	0018      	movs	r0, r3
 8006a08:	f000 fb95 	bl	8007136 <RTC_Bcd2ToByte>
 8006a0c:	0003      	movs	r3, r0
 8006a0e:	001a      	movs	r2, r3
 8006a10:	68bb      	ldr	r3, [r7, #8]
 8006a12:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	789b      	ldrb	r3, [r3, #2]
 8006a18:	0018      	movs	r0, r3
 8006a1a:	f000 fb8c 	bl	8007136 <RTC_Bcd2ToByte>
 8006a1e:	0003      	movs	r3, r0
 8006a20:	001a      	movs	r2, r3
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006a26:	2300      	movs	r3, #0
}
 8006a28:	0018      	movs	r0, r3
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	b006      	add	sp, #24
 8006a2e:	bd80      	pop	{r7, pc}
 8006a30:	007f7f7f 	.word	0x007f7f7f

08006a34 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006a34:	b5b0      	push	{r4, r5, r7, lr}
 8006a36:	b086      	sub	sp, #24
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	60b9      	str	r1, [r7, #8]
 8006a3e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006a40:	2300      	movs	r3, #0
 8006a42:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2220      	movs	r2, #32
 8006a48:	5c9b      	ldrb	r3, [r3, r2]
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d101      	bne.n	8006a52 <HAL_RTC_SetDate+0x1e>
 8006a4e:	2302      	movs	r3, #2
 8006a50:	e07e      	b.n	8006b50 <HAL_RTC_SetDate+0x11c>
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2220      	movs	r2, #32
 8006a56:	2101      	movs	r1, #1
 8006a58:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2221      	movs	r2, #33	; 0x21
 8006a5e:	2102      	movs	r1, #2
 8006a60:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d10e      	bne.n	8006a86 <HAL_RTC_SetDate+0x52>
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	785b      	ldrb	r3, [r3, #1]
 8006a6c:	001a      	movs	r2, r3
 8006a6e:	2310      	movs	r3, #16
 8006a70:	4013      	ands	r3, r2
 8006a72:	d008      	beq.n	8006a86 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	785b      	ldrb	r3, [r3, #1]
 8006a78:	2210      	movs	r2, #16
 8006a7a:	4393      	bics	r3, r2
 8006a7c:	b2db      	uxtb	r3, r3
 8006a7e:	330a      	adds	r3, #10
 8006a80:	b2da      	uxtb	r2, r3
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d11c      	bne.n	8006ac6 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	78db      	ldrb	r3, [r3, #3]
 8006a90:	0018      	movs	r0, r3
 8006a92:	f000 fb2f 	bl	80070f4 <RTC_ByteToBcd2>
 8006a96:	0003      	movs	r3, r0
 8006a98:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	785b      	ldrb	r3, [r3, #1]
 8006a9e:	0018      	movs	r0, r3
 8006aa0:	f000 fb28 	bl	80070f4 <RTC_ByteToBcd2>
 8006aa4:	0003      	movs	r3, r0
 8006aa6:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006aa8:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006aaa:	68bb      	ldr	r3, [r7, #8]
 8006aac:	789b      	ldrb	r3, [r3, #2]
 8006aae:	0018      	movs	r0, r3
 8006ab0:	f000 fb20 	bl	80070f4 <RTC_ByteToBcd2>
 8006ab4:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006ab6:	0022      	movs	r2, r4
 8006ab8:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	781b      	ldrb	r3, [r3, #0]
 8006abe:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006ac0:	4313      	orrs	r3, r2
 8006ac2:	617b      	str	r3, [r7, #20]
 8006ac4:	e00e      	b.n	8006ae4 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	78db      	ldrb	r3, [r3, #3]
 8006aca:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	785b      	ldrb	r3, [r3, #1]
 8006ad0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006ad2:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006ad4:	68ba      	ldr	r2, [r7, #8]
 8006ad6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006ad8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	781b      	ldrb	r3, [r3, #0]
 8006ade:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	22ca      	movs	r2, #202	; 0xca
 8006aea:	625a      	str	r2, [r3, #36]	; 0x24
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	2253      	movs	r2, #83	; 0x53
 8006af2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006af4:	2513      	movs	r5, #19
 8006af6:	197c      	adds	r4, r7, r5
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	0018      	movs	r0, r3
 8006afc:	f000 fa8c 	bl	8007018 <RTC_EnterInitMode>
 8006b00:	0003      	movs	r3, r0
 8006b02:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8006b04:	0028      	movs	r0, r5
 8006b06:	183b      	adds	r3, r7, r0
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d10c      	bne.n	8006b28 <HAL_RTC_SetDate+0xf4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	697a      	ldr	r2, [r7, #20]
 8006b14:	4910      	ldr	r1, [pc, #64]	; (8006b58 <HAL_RTC_SetDate+0x124>)
 8006b16:	400a      	ands	r2, r1
 8006b18:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006b1a:	183c      	adds	r4, r7, r0
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	0018      	movs	r0, r3
 8006b20:	f000 fabe 	bl	80070a0 <RTC_ExitInitMode>
 8006b24:	0003      	movs	r3, r0
 8006b26:	7023      	strb	r3, [r4, #0]
  }

  if (status == HAL_OK)
 8006b28:	2313      	movs	r3, #19
 8006b2a:	18fb      	adds	r3, r7, r3
 8006b2c:	781b      	ldrb	r3, [r3, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d103      	bne.n	8006b3a <HAL_RTC_SetDate+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2221      	movs	r2, #33	; 0x21
 8006b36:	2101      	movs	r1, #1
 8006b38:	5499      	strb	r1, [r3, r2]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	22ff      	movs	r2, #255	; 0xff
 8006b40:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2220      	movs	r2, #32
 8006b46:	2100      	movs	r1, #0
 8006b48:	5499      	strb	r1, [r3, r2]

  return status;
 8006b4a:	2313      	movs	r3, #19
 8006b4c:	18fb      	adds	r3, r7, r3
 8006b4e:	781b      	ldrb	r3, [r3, #0]
}
 8006b50:	0018      	movs	r0, r3
 8006b52:	46bd      	mov	sp, r7
 8006b54:	b006      	add	sp, #24
 8006b56:	bdb0      	pop	{r4, r5, r7, pc}
 8006b58:	00ffff3f 	.word	0x00ffff3f

08006b5c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b086      	sub	sp, #24
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	60f8      	str	r0, [r7, #12]
 8006b64:	60b9      	str	r1, [r7, #8]
 8006b66:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006b68:	2300      	movs	r3, #0
 8006b6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	4a21      	ldr	r2, [pc, #132]	; (8006bf8 <HAL_RTC_GetDate+0x9c>)
 8006b74:	4013      	ands	r3, r2
 8006b76:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	0c1b      	lsrs	r3, r3, #16
 8006b7c:	b2da      	uxtb	r2, r3
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	0a1b      	lsrs	r3, r3, #8
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	221f      	movs	r2, #31
 8006b8a:	4013      	ands	r3, r2
 8006b8c:	b2da      	uxtb	r2, r3
 8006b8e:	68bb      	ldr	r3, [r7, #8]
 8006b90:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	b2db      	uxtb	r3, r3
 8006b96:	223f      	movs	r2, #63	; 0x3f
 8006b98:	4013      	ands	r3, r2
 8006b9a:	b2da      	uxtb	r2, r3
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	0b5b      	lsrs	r3, r3, #13
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	2207      	movs	r2, #7
 8006ba8:	4013      	ands	r3, r2
 8006baa:	b2da      	uxtb	r2, r3
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d11a      	bne.n	8006bec <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	78db      	ldrb	r3, [r3, #3]
 8006bba:	0018      	movs	r0, r3
 8006bbc:	f000 fabb 	bl	8007136 <RTC_Bcd2ToByte>
 8006bc0:	0003      	movs	r3, r0
 8006bc2:	001a      	movs	r2, r3
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006bc8:	68bb      	ldr	r3, [r7, #8]
 8006bca:	785b      	ldrb	r3, [r3, #1]
 8006bcc:	0018      	movs	r0, r3
 8006bce:	f000 fab2 	bl	8007136 <RTC_Bcd2ToByte>
 8006bd2:	0003      	movs	r3, r0
 8006bd4:	001a      	movs	r2, r3
 8006bd6:	68bb      	ldr	r3, [r7, #8]
 8006bd8:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	789b      	ldrb	r3, [r3, #2]
 8006bde:	0018      	movs	r0, r3
 8006be0:	f000 faa9 	bl	8007136 <RTC_Bcd2ToByte>
 8006be4:	0003      	movs	r3, r0
 8006be6:	001a      	movs	r2, r3
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006bec:	2300      	movs	r3, #0
}
 8006bee:	0018      	movs	r0, r3
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	b006      	add	sp, #24
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	46c0      	nop			; (mov r8, r8)
 8006bf8:	00ffff3f 	.word	0x00ffff3f

08006bfc <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006bfc:	b590      	push	{r4, r7, lr}
 8006bfe:	b089      	sub	sp, #36	; 0x24
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 8006c10:	2300      	movs	r3, #0
 8006c12:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2220      	movs	r2, #32
 8006c18:	5c9b      	ldrb	r3, [r3, r2]
 8006c1a:	2b01      	cmp	r3, #1
 8006c1c:	d101      	bne.n	8006c22 <HAL_RTC_SetAlarm+0x26>
 8006c1e:	2302      	movs	r3, #2
 8006c20:	e120      	b.n	8006e64 <HAL_RTC_SetAlarm+0x268>
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2220      	movs	r2, #32
 8006c26:	2101      	movs	r1, #1
 8006c28:	5499      	strb	r1, [r3, r2]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	2221      	movs	r2, #33	; 0x21
 8006c2e:	2102      	movs	r1, #2
 8006c30:	5499      	strb	r1, [r3, r2]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d136      	bne.n	8006ca6 <HAL_RTC_SetAlarm+0xaa>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	689b      	ldr	r3, [r3, #8]
 8006c3e:	2240      	movs	r2, #64	; 0x40
 8006c40:	4013      	ands	r3, r2
 8006c42:	d102      	bne.n	8006c4a <HAL_RTC_SetAlarm+0x4e>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	2200      	movs	r2, #0
 8006c48:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	781b      	ldrb	r3, [r3, #0]
 8006c4e:	0018      	movs	r0, r3
 8006c50:	f000 fa50 	bl	80070f4 <RTC_ByteToBcd2>
 8006c54:	0003      	movs	r3, r0
 8006c56:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	785b      	ldrb	r3, [r3, #1]
 8006c5c:	0018      	movs	r0, r3
 8006c5e:	f000 fa49 	bl	80070f4 <RTC_ByteToBcd2>
 8006c62:	0003      	movs	r3, r0
 8006c64:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006c66:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	789b      	ldrb	r3, [r3, #2]
 8006c6c:	0018      	movs	r0, r3
 8006c6e:	f000 fa41 	bl	80070f4 <RTC_ByteToBcd2>
 8006c72:	0003      	movs	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006c74:	0022      	movs	r2, r4
 8006c76:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	78db      	ldrb	r3, [r3, #3]
 8006c7c:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 8006c7e:	431a      	orrs	r2, r3
 8006c80:	0014      	movs	r4, r2
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	2220      	movs	r2, #32
 8006c86:	5c9b      	ldrb	r3, [r3, r2]
 8006c88:	0018      	movs	r0, r3
 8006c8a:	f000 fa33 	bl	80070f4 <RTC_ByteToBcd2>
 8006c8e:	0003      	movs	r3, r0
 8006c90:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 8006c92:	0022      	movs	r2, r4
 8006c94:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 8006c9a:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	61fb      	str	r3, [r7, #28]
 8006ca4:	e022      	b.n	8006cec <HAL_RTC_SetAlarm+0xf0>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	2240      	movs	r2, #64	; 0x40
 8006cae:	4013      	ands	r3, r2
 8006cb0:	d102      	bne.n	8006cb8 <HAL_RTC_SetAlarm+0xbc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006cb2:	68bb      	ldr	r3, [r7, #8]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006cb8:	68bb      	ldr	r3, [r7, #8]
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006cbe:	68bb      	ldr	r3, [r7, #8]
 8006cc0:	785b      	ldrb	r3, [r3, #1]
 8006cc2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006cc4:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8006cc6:	68ba      	ldr	r2, [r7, #8]
 8006cc8:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 8006cca:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	78db      	ldrb	r3, [r3, #3]
 8006cd0:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8006cd2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	2120      	movs	r1, #32
 8006cd8:	5c5b      	ldrb	r3, [r3, r1]
 8006cda:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 8006cdc:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8006ce2:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8006ce4:	68bb      	ldr	r3, [r7, #8]
 8006ce6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	22ca      	movs	r2, #202	; 0xca
 8006cfe:	625a      	str	r2, [r3, #36]	; 0x24
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2253      	movs	r2, #83	; 0x53
 8006d06:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006d0c:	2380      	movs	r3, #128	; 0x80
 8006d0e:	005b      	lsls	r3, r3, #1
 8006d10:	429a      	cmp	r2, r3
 8006d12:	d14d      	bne.n	8006db0 <HAL_RTC_SetAlarm+0x1b4>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	689a      	ldr	r2, [r3, #8]
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4953      	ldr	r1, [pc, #332]	; (8006e6c <HAL_RTC_SetAlarm+0x270>)
 8006d20:	400a      	ands	r2, r1
 8006d22:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	689a      	ldr	r2, [r3, #8]
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4950      	ldr	r1, [pc, #320]	; (8006e70 <HAL_RTC_SetAlarm+0x274>)
 8006d30:	400a      	ands	r2, r1
 8006d32:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	68db      	ldr	r3, [r3, #12]
 8006d3a:	22ff      	movs	r2, #255	; 0xff
 8006d3c:	401a      	ands	r2, r3
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	494c      	ldr	r1, [pc, #304]	; (8006e74 <HAL_RTC_SetAlarm+0x278>)
 8006d44:	430a      	orrs	r2, r1
 8006d46:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006d48:	f7fe f9ee 	bl	8005128 <HAL_GetTick>
 8006d4c:	0003      	movs	r3, r0
 8006d4e:	61bb      	str	r3, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006d50:	e016      	b.n	8006d80 <HAL_RTC_SetAlarm+0x184>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006d52:	f7fe f9e9 	bl	8005128 <HAL_GetTick>
 8006d56:	0002      	movs	r2, r0
 8006d58:	69bb      	ldr	r3, [r7, #24]
 8006d5a:	1ad2      	subs	r2, r2, r3
 8006d5c:	23fa      	movs	r3, #250	; 0xfa
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d90d      	bls.n	8006d80 <HAL_RTC_SetAlarm+0x184>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	22ff      	movs	r2, #255	; 0xff
 8006d6a:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2221      	movs	r2, #33	; 0x21
 8006d70:	2103      	movs	r1, #3
 8006d72:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2220      	movs	r2, #32
 8006d78:	2100      	movs	r1, #0
 8006d7a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006d7c:	2303      	movs	r3, #3
 8006d7e:	e071      	b.n	8006e64 <HAL_RTC_SetAlarm+0x268>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	68db      	ldr	r3, [r3, #12]
 8006d86:	2201      	movs	r2, #1
 8006d88:	4013      	ands	r3, r2
 8006d8a:	d0e2      	beq.n	8006d52 <HAL_RTC_SetAlarm+0x156>
      }
    }

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	69fa      	ldr	r2, [r7, #28]
 8006d92:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	697a      	ldr	r2, [r7, #20]
 8006d9a:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689a      	ldr	r2, [r3, #8]
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	2180      	movs	r1, #128	; 0x80
 8006da8:	0049      	lsls	r1, r1, #1
 8006daa:	430a      	orrs	r2, r1
 8006dac:	609a      	str	r2, [r3, #8]
 8006dae:	e04c      	b.n	8006e4a <HAL_RTC_SetAlarm+0x24e>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	689a      	ldr	r2, [r3, #8]
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	492f      	ldr	r1, [pc, #188]	; (8006e78 <HAL_RTC_SetAlarm+0x27c>)
 8006dbc:	400a      	ands	r2, r1
 8006dbe:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	689a      	ldr	r2, [r3, #8]
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	492c      	ldr	r1, [pc, #176]	; (8006e7c <HAL_RTC_SetAlarm+0x280>)
 8006dcc:	400a      	ands	r2, r1
 8006dce:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	68db      	ldr	r3, [r3, #12]
 8006dd6:	22ff      	movs	r2, #255	; 0xff
 8006dd8:	401a      	ands	r2, r3
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4928      	ldr	r1, [pc, #160]	; (8006e80 <HAL_RTC_SetAlarm+0x284>)
 8006de0:	430a      	orrs	r2, r1
 8006de2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006de4:	f7fe f9a0 	bl	8005128 <HAL_GetTick>
 8006de8:	0003      	movs	r3, r0
 8006dea:	61bb      	str	r3, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006dec:	e016      	b.n	8006e1c <HAL_RTC_SetAlarm+0x220>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006dee:	f7fe f99b 	bl	8005128 <HAL_GetTick>
 8006df2:	0002      	movs	r2, r0
 8006df4:	69bb      	ldr	r3, [r7, #24]
 8006df6:	1ad2      	subs	r2, r2, r3
 8006df8:	23fa      	movs	r3, #250	; 0xfa
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	d90d      	bls.n	8006e1c <HAL_RTC_SetAlarm+0x220>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	22ff      	movs	r2, #255	; 0xff
 8006e06:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2221      	movs	r2, #33	; 0x21
 8006e0c:	2103      	movs	r1, #3
 8006e0e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2220      	movs	r2, #32
 8006e14:	2100      	movs	r1, #0
 8006e16:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006e18:	2303      	movs	r3, #3
 8006e1a:	e023      	b.n	8006e64 <HAL_RTC_SetAlarm+0x268>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	68db      	ldr	r3, [r3, #12]
 8006e22:	2202      	movs	r2, #2
 8006e24:	4013      	ands	r3, r2
 8006e26:	d0e2      	beq.n	8006dee <HAL_RTC_SetAlarm+0x1f2>
      }
    }

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	69fa      	ldr	r2, [r7, #28]
 8006e2e:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	697a      	ldr	r2, [r7, #20]
 8006e36:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	689a      	ldr	r2, [r3, #8]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	2180      	movs	r1, #128	; 0x80
 8006e44:	0089      	lsls	r1, r1, #2
 8006e46:	430a      	orrs	r2, r1
 8006e48:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	22ff      	movs	r2, #255	; 0xff
 8006e50:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	2221      	movs	r2, #33	; 0x21
 8006e56:	2101      	movs	r1, #1
 8006e58:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	2220      	movs	r2, #32
 8006e5e:	2100      	movs	r1, #0
 8006e60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006e62:	2300      	movs	r3, #0
}
 8006e64:	0018      	movs	r0, r3
 8006e66:	46bd      	mov	sp, r7
 8006e68:	b009      	add	sp, #36	; 0x24
 8006e6a:	bd90      	pop	{r4, r7, pc}
 8006e6c:	fffffeff 	.word	0xfffffeff
 8006e70:	ffffefff 	.word	0xffffefff
 8006e74:	fffffe7f 	.word	0xfffffe7f
 8006e78:	fffffdff 	.word	0xfffffdff
 8006e7c:	ffffdfff 	.word	0xffffdfff
 8006e80:	fffffd7f 	.word	0xfffffd7f

08006e84 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A: Alarm A
  *            @arg RTC_ALARM_B: Alarm B
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b084      	sub	sp, #16
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
 8006e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	2220      	movs	r2, #32
 8006e96:	5c9b      	ldrb	r3, [r3, r2]
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d101      	bne.n	8006ea0 <HAL_RTC_DeactivateAlarm+0x1c>
 8006e9c:	2302      	movs	r3, #2
 8006e9e:	e086      	b.n	8006fae <HAL_RTC_DeactivateAlarm+0x12a>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2220      	movs	r2, #32
 8006ea4:	2101      	movs	r1, #1
 8006ea6:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2221      	movs	r2, #33	; 0x21
 8006eac:	2102      	movs	r1, #2
 8006eae:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	22ca      	movs	r2, #202	; 0xca
 8006eb6:	625a      	str	r2, [r3, #36]	; 0x24
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2253      	movs	r2, #83	; 0x53
 8006ebe:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8006ec0:	683a      	ldr	r2, [r7, #0]
 8006ec2:	2380      	movs	r3, #128	; 0x80
 8006ec4:	005b      	lsls	r3, r3, #1
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d132      	bne.n	8006f30 <HAL_RTC_DeactivateAlarm+0xac>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	689a      	ldr	r2, [r3, #8]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4938      	ldr	r1, [pc, #224]	; (8006fb8 <HAL_RTC_DeactivateAlarm+0x134>)
 8006ed6:	400a      	ands	r2, r1
 8006ed8:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	689a      	ldr	r2, [r3, #8]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4935      	ldr	r1, [pc, #212]	; (8006fbc <HAL_RTC_DeactivateAlarm+0x138>)
 8006ee6:	400a      	ands	r2, r1
 8006ee8:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006eea:	f7fe f91d 	bl	8005128 <HAL_GetTick>
 8006eee:	0003      	movs	r3, r0
 8006ef0:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006ef2:	e016      	b.n	8006f22 <HAL_RTC_DeactivateAlarm+0x9e>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006ef4:	f7fe f918 	bl	8005128 <HAL_GetTick>
 8006ef8:	0002      	movs	r2, r0
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	1ad2      	subs	r2, r2, r3
 8006efe:	23fa      	movs	r3, #250	; 0xfa
 8006f00:	009b      	lsls	r3, r3, #2
 8006f02:	429a      	cmp	r2, r3
 8006f04:	d90d      	bls.n	8006f22 <HAL_RTC_DeactivateAlarm+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	22ff      	movs	r2, #255	; 0xff
 8006f0c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2221      	movs	r2, #33	; 0x21
 8006f12:	2103      	movs	r1, #3
 8006f14:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2220      	movs	r2, #32
 8006f1a:	2100      	movs	r1, #0
 8006f1c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006f1e:	2303      	movs	r3, #3
 8006f20:	e045      	b.n	8006fae <HAL_RTC_DeactivateAlarm+0x12a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	68db      	ldr	r3, [r3, #12]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	4013      	ands	r3, r2
 8006f2c:	d0e2      	beq.n	8006ef4 <HAL_RTC_DeactivateAlarm+0x70>
 8006f2e:	e031      	b.n	8006f94 <HAL_RTC_DeactivateAlarm+0x110>
    }
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	689a      	ldr	r2, [r3, #8]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4921      	ldr	r1, [pc, #132]	; (8006fc0 <HAL_RTC_DeactivateAlarm+0x13c>)
 8006f3c:	400a      	ands	r2, r1
 8006f3e:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	689a      	ldr	r2, [r3, #8]
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	491e      	ldr	r1, [pc, #120]	; (8006fc4 <HAL_RTC_DeactivateAlarm+0x140>)
 8006f4c:	400a      	ands	r2, r1
 8006f4e:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006f50:	f7fe f8ea 	bl	8005128 <HAL_GetTick>
 8006f54:	0003      	movs	r3, r0
 8006f56:	60fb      	str	r3, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006f58:	e016      	b.n	8006f88 <HAL_RTC_DeactivateAlarm+0x104>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006f5a:	f7fe f8e5 	bl	8005128 <HAL_GetTick>
 8006f5e:	0002      	movs	r2, r0
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	1ad2      	subs	r2, r2, r3
 8006f64:	23fa      	movs	r3, #250	; 0xfa
 8006f66:	009b      	lsls	r3, r3, #2
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d90d      	bls.n	8006f88 <HAL_RTC_DeactivateAlarm+0x104>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	22ff      	movs	r2, #255	; 0xff
 8006f72:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2221      	movs	r2, #33	; 0x21
 8006f78:	2103      	movs	r1, #3
 8006f7a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2220      	movs	r2, #32
 8006f80:	2100      	movs	r1, #0
 8006f82:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006f84:	2303      	movs	r3, #3
 8006f86:	e012      	b.n	8006fae <HAL_RTC_DeactivateAlarm+0x12a>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	68db      	ldr	r3, [r3, #12]
 8006f8e:	2202      	movs	r2, #2
 8006f90:	4013      	ands	r3, r2
 8006f92:	d0e2      	beq.n	8006f5a <HAL_RTC_DeactivateAlarm+0xd6>
      }
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	22ff      	movs	r2, #255	; 0xff
 8006f9a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2221      	movs	r2, #33	; 0x21
 8006fa0:	2101      	movs	r1, #1
 8006fa2:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2220      	movs	r2, #32
 8006fa8:	2100      	movs	r1, #0
 8006faa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006fac:	2300      	movs	r3, #0
}
 8006fae:	0018      	movs	r0, r3
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	b004      	add	sp, #16
 8006fb4:	bd80      	pop	{r7, pc}
 8006fb6:	46c0      	nop			; (mov r8, r8)
 8006fb8:	fffffeff 	.word	0xfffffeff
 8006fbc:	ffffefff 	.word	0xffffefff
 8006fc0:	fffffdff 	.word	0xfffffdff
 8006fc4:	ffffdfff 	.word	0xffffdfff

08006fc8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	4a0e      	ldr	r2, [pc, #56]	; (8007014 <HAL_RTC_WaitForSynchro+0x4c>)
 8006fda:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006fdc:	f7fe f8a4 	bl	8005128 <HAL_GetTick>
 8006fe0:	0003      	movs	r3, r0
 8006fe2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006fe4:	e00a      	b.n	8006ffc <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006fe6:	f7fe f89f 	bl	8005128 <HAL_GetTick>
 8006fea:	0002      	movs	r2, r0
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	1ad2      	subs	r2, r2, r3
 8006ff0:	23fa      	movs	r3, #250	; 0xfa
 8006ff2:	009b      	lsls	r3, r3, #2
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d901      	bls.n	8006ffc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8006ff8:	2303      	movs	r3, #3
 8006ffa:	e006      	b.n	800700a <HAL_RTC_WaitForSynchro+0x42>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	68db      	ldr	r3, [r3, #12]
 8007002:	2220      	movs	r2, #32
 8007004:	4013      	ands	r3, r2
 8007006:	d0ee      	beq.n	8006fe6 <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 8007008:	2300      	movs	r3, #0
}
 800700a:	0018      	movs	r0, r3
 800700c:	46bd      	mov	sp, r7
 800700e:	b004      	add	sp, #16
 8007010:	bd80      	pop	{r7, pc}
 8007012:	46c0      	nop			; (mov r8, r8)
 8007014:	0001ff5f 	.word	0x0001ff5f

08007018 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8007018:	b580      	push	{r7, lr}
 800701a:	b084      	sub	sp, #16
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007020:	2300      	movs	r3, #0
 8007022:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007024:	230f      	movs	r3, #15
 8007026:	18fb      	adds	r3, r7, r3
 8007028:	2200      	movs	r2, #0
 800702a:	701a      	strb	r2, [r3, #0]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	68db      	ldr	r3, [r3, #12]
 8007032:	2240      	movs	r2, #64	; 0x40
 8007034:	4013      	ands	r3, r2
 8007036:	d12c      	bne.n	8007092 <RTC_EnterInitMode+0x7a>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	68da      	ldr	r2, [r3, #12]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	2180      	movs	r1, #128	; 0x80
 8007044:	430a      	orrs	r2, r1
 8007046:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007048:	f7fe f86e 	bl	8005128 <HAL_GetTick>
 800704c:	0003      	movs	r3, r0
 800704e:	60bb      	str	r3, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8007050:	e014      	b.n	800707c <RTC_EnterInitMode+0x64>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8007052:	f7fe f869 	bl	8005128 <HAL_GetTick>
 8007056:	0002      	movs	r2, r0
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	1ad2      	subs	r2, r2, r3
 800705c:	200f      	movs	r0, #15
 800705e:	183b      	adds	r3, r7, r0
 8007060:	1839      	adds	r1, r7, r0
 8007062:	7809      	ldrb	r1, [r1, #0]
 8007064:	7019      	strb	r1, [r3, #0]
 8007066:	23fa      	movs	r3, #250	; 0xfa
 8007068:	009b      	lsls	r3, r3, #2
 800706a:	429a      	cmp	r2, r3
 800706c:	d906      	bls.n	800707c <RTC_EnterInitMode+0x64>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2221      	movs	r2, #33	; 0x21
 8007072:	2104      	movs	r1, #4
 8007074:	5499      	strb	r1, [r3, r2]
        status = HAL_ERROR;
 8007076:	183b      	adds	r3, r7, r0
 8007078:	2201      	movs	r2, #1
 800707a:	701a      	strb	r2, [r3, #0]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	68db      	ldr	r3, [r3, #12]
 8007082:	2240      	movs	r2, #64	; 0x40
 8007084:	4013      	ands	r3, r2
 8007086:	d104      	bne.n	8007092 <RTC_EnterInitMode+0x7a>
 8007088:	230f      	movs	r3, #15
 800708a:	18fb      	adds	r3, r7, r3
 800708c:	781b      	ldrb	r3, [r3, #0]
 800708e:	2b01      	cmp	r3, #1
 8007090:	d1df      	bne.n	8007052 <RTC_EnterInitMode+0x3a>
      }
    }
  }

  return status;
 8007092:	230f      	movs	r3, #15
 8007094:	18fb      	adds	r3, r7, r3
 8007096:	781b      	ldrb	r3, [r3, #0]
}
 8007098:	0018      	movs	r0, r3
 800709a:	46bd      	mov	sp, r7
 800709c:	b004      	add	sp, #16
 800709e:	bd80      	pop	{r7, pc}

080070a0 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80070a0:	b590      	push	{r4, r7, lr}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070a8:	240f      	movs	r4, #15
 80070aa:	193b      	adds	r3, r7, r4
 80070ac:	2200      	movs	r2, #0
 80070ae:	701a      	strb	r2, [r3, #0]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	68da      	ldr	r2, [r3, #12]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	2180      	movs	r1, #128	; 0x80
 80070bc:	438a      	bics	r2, r1
 80070be:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	689b      	ldr	r3, [r3, #8]
 80070c6:	2220      	movs	r2, #32
 80070c8:	4013      	ands	r3, r2
 80070ca:	d10c      	bne.n	80070e6 <RTC_ExitInitMode+0x46>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	0018      	movs	r0, r3
 80070d0:	f7ff ff7a 	bl	8006fc8 <HAL_RTC_WaitForSynchro>
 80070d4:	1e03      	subs	r3, r0, #0
 80070d6:	d006      	beq.n	80070e6 <RTC_ExitInitMode+0x46>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2221      	movs	r2, #33	; 0x21
 80070dc:	2104      	movs	r1, #4
 80070de:	5499      	strb	r1, [r3, r2]
      status = HAL_ERROR;
 80070e0:	193b      	adds	r3, r7, r4
 80070e2:	2201      	movs	r2, #1
 80070e4:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 80070e6:	230f      	movs	r3, #15
 80070e8:	18fb      	adds	r3, r7, r3
 80070ea:	781b      	ldrb	r3, [r3, #0]
}
 80070ec:	0018      	movs	r0, r3
 80070ee:	46bd      	mov	sp, r7
 80070f0:	b005      	add	sp, #20
 80070f2:	bd90      	pop	{r4, r7, pc}

080070f4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b084      	sub	sp, #16
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	0002      	movs	r2, r0
 80070fc:	1dfb      	adds	r3, r7, #7
 80070fe:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8007100:	2300      	movs	r3, #0
 8007102:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8007104:	e007      	b.n	8007116 <RTC_ByteToBcd2+0x22>
  {
    bcdhigh++;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	3301      	adds	r3, #1
 800710a:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800710c:	1dfb      	adds	r3, r7, #7
 800710e:	1dfa      	adds	r2, r7, #7
 8007110:	7812      	ldrb	r2, [r2, #0]
 8007112:	3a0a      	subs	r2, #10
 8007114:	701a      	strb	r2, [r3, #0]
  while (number >= 10U)
 8007116:	1dfb      	adds	r3, r7, #7
 8007118:	781b      	ldrb	r3, [r3, #0]
 800711a:	2b09      	cmp	r3, #9
 800711c:	d8f3      	bhi.n	8007106 <RTC_ByteToBcd2+0x12>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	b2db      	uxtb	r3, r3
 8007122:	011b      	lsls	r3, r3, #4
 8007124:	b2da      	uxtb	r2, r3
 8007126:	1dfb      	adds	r3, r7, #7
 8007128:	781b      	ldrb	r3, [r3, #0]
 800712a:	4313      	orrs	r3, r2
 800712c:	b2db      	uxtb	r3, r3
}
 800712e:	0018      	movs	r0, r3
 8007130:	46bd      	mov	sp, r7
 8007132:	b004      	add	sp, #16
 8007134:	bd80      	pop	{r7, pc}

08007136 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8007136:	b580      	push	{r7, lr}
 8007138:	b084      	sub	sp, #16
 800713a:	af00      	add	r7, sp, #0
 800713c:	0002      	movs	r2, r0
 800713e:	1dfb      	adds	r3, r7, #7
 8007140:	701a      	strb	r2, [r3, #0]
  uint32_t tens = 0U;
 8007142:	2300      	movs	r3, #0
 8007144:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8007146:	1dfb      	adds	r3, r7, #7
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	091b      	lsrs	r3, r3, #4
 800714c:	b2db      	uxtb	r3, r3
 800714e:	001a      	movs	r2, r3
 8007150:	0013      	movs	r3, r2
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	189b      	adds	r3, r3, r2
 8007156:	005b      	lsls	r3, r3, #1
 8007158:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	b2da      	uxtb	r2, r3
 800715e:	1dfb      	adds	r3, r7, #7
 8007160:	781b      	ldrb	r3, [r3, #0]
 8007162:	210f      	movs	r1, #15
 8007164:	400b      	ands	r3, r1
 8007166:	b2db      	uxtb	r3, r3
 8007168:	18d3      	adds	r3, r2, r3
 800716a:	b2db      	uxtb	r3, r3
}
 800716c:	0018      	movs	r0, r3
 800716e:	46bd      	mov	sp, r7
 8007170:	b004      	add	sp, #16
 8007172:	bd80      	pop	{r7, pc}

08007174 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007174:	b580      	push	{r7, lr}
 8007176:	b082      	sub	sp, #8
 8007178:	af00      	add	r7, sp, #0
 800717a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d101      	bne.n	8007186 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	e032      	b.n	80071ec <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2239      	movs	r2, #57	; 0x39
 800718a:	5c9b      	ldrb	r3, [r3, r2]
 800718c:	b2db      	uxtb	r3, r3
 800718e:	2b00      	cmp	r3, #0
 8007190:	d107      	bne.n	80071a2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	2238      	movs	r2, #56	; 0x38
 8007196:	2100      	movs	r1, #0
 8007198:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	0018      	movs	r0, r3
 800719e:	f7fb fde1 	bl	8002d64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	2239      	movs	r2, #57	; 0x39
 80071a6:	2102      	movs	r1, #2
 80071a8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681a      	ldr	r2, [r3, #0]
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	3304      	adds	r3, #4
 80071b2:	0019      	movs	r1, r3
 80071b4:	0010      	movs	r0, r2
 80071b6:	f000 fa95 	bl	80076e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	223e      	movs	r2, #62	; 0x3e
 80071be:	2101      	movs	r1, #1
 80071c0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	223a      	movs	r2, #58	; 0x3a
 80071c6:	2101      	movs	r1, #1
 80071c8:	5499      	strb	r1, [r3, r2]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	223b      	movs	r2, #59	; 0x3b
 80071ce:	2101      	movs	r1, #1
 80071d0:	5499      	strb	r1, [r3, r2]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	223c      	movs	r2, #60	; 0x3c
 80071d6:	2101      	movs	r1, #1
 80071d8:	5499      	strb	r1, [r3, r2]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	223d      	movs	r2, #61	; 0x3d
 80071de:	2101      	movs	r1, #1
 80071e0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2239      	movs	r2, #57	; 0x39
 80071e6:	2101      	movs	r1, #1
 80071e8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	0018      	movs	r0, r3
 80071ee:	46bd      	mov	sp, r7
 80071f0:	b002      	add	sp, #8
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2239      	movs	r2, #57	; 0x39
 8007200:	5c9b      	ldrb	r3, [r3, r2]
 8007202:	b2db      	uxtb	r3, r3
 8007204:	2b01      	cmp	r3, #1
 8007206:	d001      	beq.n	800720c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	e033      	b.n	8007274 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2239      	movs	r2, #57	; 0x39
 8007210:	2102      	movs	r1, #2
 8007212:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	2380      	movs	r3, #128	; 0x80
 800721a:	05db      	lsls	r3, r3, #23
 800721c:	429a      	cmp	r2, r3
 800721e:	d00e      	beq.n	800723e <HAL_TIM_Base_Start+0x4a>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a15      	ldr	r2, [pc, #84]	; (800727c <HAL_TIM_Base_Start+0x88>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d009      	beq.n	800723e <HAL_TIM_Base_Start+0x4a>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a14      	ldr	r2, [pc, #80]	; (8007280 <HAL_TIM_Base_Start+0x8c>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d004      	beq.n	800723e <HAL_TIM_Base_Start+0x4a>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a12      	ldr	r2, [pc, #72]	; (8007284 <HAL_TIM_Base_Start+0x90>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d111      	bne.n	8007262 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	2207      	movs	r2, #7
 8007246:	4013      	ands	r3, r2
 8007248:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	2b06      	cmp	r3, #6
 800724e:	d010      	beq.n	8007272 <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	2101      	movs	r1, #1
 800725c:	430a      	orrs	r2, r1
 800725e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007260:	e007      	b.n	8007272 <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	681a      	ldr	r2, [r3, #0]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	2101      	movs	r1, #1
 800726e:	430a      	orrs	r2, r1
 8007270:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007272:	2300      	movs	r3, #0
}
 8007274:	0018      	movs	r0, r3
 8007276:	46bd      	mov	sp, r7
 8007278:	b004      	add	sp, #16
 800727a:	bd80      	pop	{r7, pc}
 800727c:	40000400 	.word	0x40000400
 8007280:	40010800 	.word	0x40010800
 8007284:	40011400 	.word	0x40011400

08007288 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b084      	sub	sp, #16
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2239      	movs	r2, #57	; 0x39
 8007294:	5c9b      	ldrb	r3, [r3, r2]
 8007296:	b2db      	uxtb	r3, r3
 8007298:	2b01      	cmp	r3, #1
 800729a:	d001      	beq.n	80072a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e03b      	b.n	8007318 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2239      	movs	r2, #57	; 0x39
 80072a4:	2102      	movs	r1, #2
 80072a6:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68da      	ldr	r2, [r3, #12]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	2101      	movs	r1, #1
 80072b4:	430a      	orrs	r2, r1
 80072b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681a      	ldr	r2, [r3, #0]
 80072bc:	2380      	movs	r3, #128	; 0x80
 80072be:	05db      	lsls	r3, r3, #23
 80072c0:	429a      	cmp	r2, r3
 80072c2:	d00e      	beq.n	80072e2 <HAL_TIM_Base_Start_IT+0x5a>
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	4a15      	ldr	r2, [pc, #84]	; (8007320 <HAL_TIM_Base_Start_IT+0x98>)
 80072ca:	4293      	cmp	r3, r2
 80072cc:	d009      	beq.n	80072e2 <HAL_TIM_Base_Start_IT+0x5a>
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	4a14      	ldr	r2, [pc, #80]	; (8007324 <HAL_TIM_Base_Start_IT+0x9c>)
 80072d4:	4293      	cmp	r3, r2
 80072d6:	d004      	beq.n	80072e2 <HAL_TIM_Base_Start_IT+0x5a>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	4a12      	ldr	r2, [pc, #72]	; (8007328 <HAL_TIM_Base_Start_IT+0xa0>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d111      	bne.n	8007306 <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	2207      	movs	r2, #7
 80072ea:	4013      	ands	r3, r2
 80072ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2b06      	cmp	r3, #6
 80072f2:	d010      	beq.n	8007316 <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	681a      	ldr	r2, [r3, #0]
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	2101      	movs	r1, #1
 8007300:	430a      	orrs	r2, r1
 8007302:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007304:	e007      	b.n	8007316 <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	2101      	movs	r1, #1
 8007312:	430a      	orrs	r2, r1
 8007314:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007316:	2300      	movs	r3, #0
}
 8007318:	0018      	movs	r0, r3
 800731a:	46bd      	mov	sp, r7
 800731c:	b004      	add	sp, #16
 800731e:	bd80      	pop	{r7, pc}
 8007320:	40000400 	.word	0x40000400
 8007324:	40010800 	.word	0x40010800
 8007328:	40011400 	.word	0x40011400

0800732c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800732c:	b580      	push	{r7, lr}
 800732e:	b082      	sub	sp, #8
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	2202      	movs	r2, #2
 800733c:	4013      	ands	r3, r2
 800733e:	2b02      	cmp	r3, #2
 8007340:	d124      	bne.n	800738c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68db      	ldr	r3, [r3, #12]
 8007348:	2202      	movs	r2, #2
 800734a:	4013      	ands	r3, r2
 800734c:	2b02      	cmp	r3, #2
 800734e:	d11d      	bne.n	800738c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	2203      	movs	r2, #3
 8007356:	4252      	negs	r2, r2
 8007358:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2201      	movs	r2, #1
 800735e:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	699b      	ldr	r3, [r3, #24]
 8007366:	2203      	movs	r2, #3
 8007368:	4013      	ands	r3, r2
 800736a:	d004      	beq.n	8007376 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	0018      	movs	r0, r3
 8007370:	f000 f9a0 	bl	80076b4 <HAL_TIM_IC_CaptureCallback>
 8007374:	e007      	b.n	8007386 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	0018      	movs	r0, r3
 800737a:	f000 f993 	bl	80076a4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	0018      	movs	r0, r3
 8007382:	f000 f99f 	bl	80076c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	691b      	ldr	r3, [r3, #16]
 8007392:	2204      	movs	r2, #4
 8007394:	4013      	ands	r3, r2
 8007396:	2b04      	cmp	r3, #4
 8007398:	d125      	bne.n	80073e6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	2204      	movs	r2, #4
 80073a2:	4013      	ands	r3, r2
 80073a4:	2b04      	cmp	r3, #4
 80073a6:	d11e      	bne.n	80073e6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	2205      	movs	r2, #5
 80073ae:	4252      	negs	r2, r2
 80073b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2202      	movs	r2, #2
 80073b6:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	699a      	ldr	r2, [r3, #24]
 80073be:	23c0      	movs	r3, #192	; 0xc0
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	4013      	ands	r3, r2
 80073c4:	d004      	beq.n	80073d0 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	0018      	movs	r0, r3
 80073ca:	f000 f973 	bl	80076b4 <HAL_TIM_IC_CaptureCallback>
 80073ce:	e007      	b.n	80073e0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	0018      	movs	r0, r3
 80073d4:	f000 f966 	bl	80076a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	0018      	movs	r0, r3
 80073dc:	f000 f972 	bl	80076c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2200      	movs	r2, #0
 80073e4:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	691b      	ldr	r3, [r3, #16]
 80073ec:	2208      	movs	r2, #8
 80073ee:	4013      	ands	r3, r2
 80073f0:	2b08      	cmp	r3, #8
 80073f2:	d124      	bne.n	800743e <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	68db      	ldr	r3, [r3, #12]
 80073fa:	2208      	movs	r2, #8
 80073fc:	4013      	ands	r3, r2
 80073fe:	2b08      	cmp	r3, #8
 8007400:	d11d      	bne.n	800743e <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2209      	movs	r2, #9
 8007408:	4252      	negs	r2, r2
 800740a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2204      	movs	r2, #4
 8007410:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	69db      	ldr	r3, [r3, #28]
 8007418:	2203      	movs	r2, #3
 800741a:	4013      	ands	r3, r2
 800741c:	d004      	beq.n	8007428 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	0018      	movs	r0, r3
 8007422:	f000 f947 	bl	80076b4 <HAL_TIM_IC_CaptureCallback>
 8007426:	e007      	b.n	8007438 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	0018      	movs	r0, r3
 800742c:	f000 f93a 	bl	80076a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	0018      	movs	r0, r3
 8007434:	f000 f946 	bl	80076c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	691b      	ldr	r3, [r3, #16]
 8007444:	2210      	movs	r2, #16
 8007446:	4013      	ands	r3, r2
 8007448:	2b10      	cmp	r3, #16
 800744a:	d125      	bne.n	8007498 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68db      	ldr	r3, [r3, #12]
 8007452:	2210      	movs	r2, #16
 8007454:	4013      	ands	r3, r2
 8007456:	2b10      	cmp	r3, #16
 8007458:	d11e      	bne.n	8007498 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2211      	movs	r2, #17
 8007460:	4252      	negs	r2, r2
 8007462:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2208      	movs	r2, #8
 8007468:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	69da      	ldr	r2, [r3, #28]
 8007470:	23c0      	movs	r3, #192	; 0xc0
 8007472:	009b      	lsls	r3, r3, #2
 8007474:	4013      	ands	r3, r2
 8007476:	d004      	beq.n	8007482 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	0018      	movs	r0, r3
 800747c:	f000 f91a 	bl	80076b4 <HAL_TIM_IC_CaptureCallback>
 8007480:	e007      	b.n	8007492 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	0018      	movs	r0, r3
 8007486:	f000 f90d 	bl	80076a4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	0018      	movs	r0, r3
 800748e:	f000 f919 	bl	80076c4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2200      	movs	r2, #0
 8007496:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	691b      	ldr	r3, [r3, #16]
 800749e:	2201      	movs	r2, #1
 80074a0:	4013      	ands	r3, r2
 80074a2:	2b01      	cmp	r3, #1
 80074a4:	d10f      	bne.n	80074c6 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	68db      	ldr	r3, [r3, #12]
 80074ac:	2201      	movs	r2, #1
 80074ae:	4013      	ands	r3, r2
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d108      	bne.n	80074c6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	2202      	movs	r2, #2
 80074ba:	4252      	negs	r2, r2
 80074bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	0018      	movs	r0, r3
 80074c2:	f7fb fbef 	bl	8002ca4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	691b      	ldr	r3, [r3, #16]
 80074cc:	2240      	movs	r2, #64	; 0x40
 80074ce:	4013      	ands	r3, r2
 80074d0:	2b40      	cmp	r3, #64	; 0x40
 80074d2:	d10f      	bne.n	80074f4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	68db      	ldr	r3, [r3, #12]
 80074da:	2240      	movs	r2, #64	; 0x40
 80074dc:	4013      	ands	r3, r2
 80074de:	2b40      	cmp	r3, #64	; 0x40
 80074e0:	d108      	bne.n	80074f4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	2241      	movs	r2, #65	; 0x41
 80074e8:	4252      	negs	r2, r2
 80074ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	0018      	movs	r0, r3
 80074f0:	f000 f8f0 	bl	80076d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80074f4:	46c0      	nop			; (mov r8, r8)
 80074f6:	46bd      	mov	sp, r7
 80074f8:	b002      	add	sp, #8
 80074fa:	bd80      	pop	{r7, pc}

080074fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007506:	230f      	movs	r3, #15
 8007508:	18fb      	adds	r3, r7, r3
 800750a:	2200      	movs	r2, #0
 800750c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2238      	movs	r2, #56	; 0x38
 8007512:	5c9b      	ldrb	r3, [r3, r2]
 8007514:	2b01      	cmp	r3, #1
 8007516:	d101      	bne.n	800751c <HAL_TIM_ConfigClockSource+0x20>
 8007518:	2302      	movs	r3, #2
 800751a:	e0bc      	b.n	8007696 <HAL_TIM_ConfigClockSource+0x19a>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2238      	movs	r2, #56	; 0x38
 8007520:	2101      	movs	r1, #1
 8007522:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2239      	movs	r2, #57	; 0x39
 8007528:	2102      	movs	r1, #2
 800752a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	689b      	ldr	r3, [r3, #8]
 8007532:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	2277      	movs	r2, #119	; 0x77
 8007538:	4393      	bics	r3, r2
 800753a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	4a58      	ldr	r2, [pc, #352]	; (80076a0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8007540:	4013      	ands	r3, r2
 8007542:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	68ba      	ldr	r2, [r7, #8]
 800754a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	2280      	movs	r2, #128	; 0x80
 8007552:	0192      	lsls	r2, r2, #6
 8007554:	4293      	cmp	r3, r2
 8007556:	d040      	beq.n	80075da <HAL_TIM_ConfigClockSource+0xde>
 8007558:	2280      	movs	r2, #128	; 0x80
 800755a:	0192      	lsls	r2, r2, #6
 800755c:	4293      	cmp	r3, r2
 800755e:	d900      	bls.n	8007562 <HAL_TIM_ConfigClockSource+0x66>
 8007560:	e088      	b.n	8007674 <HAL_TIM_ConfigClockSource+0x178>
 8007562:	2280      	movs	r2, #128	; 0x80
 8007564:	0152      	lsls	r2, r2, #5
 8007566:	4293      	cmp	r3, r2
 8007568:	d100      	bne.n	800756c <HAL_TIM_ConfigClockSource+0x70>
 800756a:	e088      	b.n	800767e <HAL_TIM_ConfigClockSource+0x182>
 800756c:	2280      	movs	r2, #128	; 0x80
 800756e:	0152      	lsls	r2, r2, #5
 8007570:	4293      	cmp	r3, r2
 8007572:	d900      	bls.n	8007576 <HAL_TIM_ConfigClockSource+0x7a>
 8007574:	e07e      	b.n	8007674 <HAL_TIM_ConfigClockSource+0x178>
 8007576:	2b70      	cmp	r3, #112	; 0x70
 8007578:	d018      	beq.n	80075ac <HAL_TIM_ConfigClockSource+0xb0>
 800757a:	d900      	bls.n	800757e <HAL_TIM_ConfigClockSource+0x82>
 800757c:	e07a      	b.n	8007674 <HAL_TIM_ConfigClockSource+0x178>
 800757e:	2b60      	cmp	r3, #96	; 0x60
 8007580:	d04f      	beq.n	8007622 <HAL_TIM_ConfigClockSource+0x126>
 8007582:	d900      	bls.n	8007586 <HAL_TIM_ConfigClockSource+0x8a>
 8007584:	e076      	b.n	8007674 <HAL_TIM_ConfigClockSource+0x178>
 8007586:	2b50      	cmp	r3, #80	; 0x50
 8007588:	d03b      	beq.n	8007602 <HAL_TIM_ConfigClockSource+0x106>
 800758a:	d900      	bls.n	800758e <HAL_TIM_ConfigClockSource+0x92>
 800758c:	e072      	b.n	8007674 <HAL_TIM_ConfigClockSource+0x178>
 800758e:	2b40      	cmp	r3, #64	; 0x40
 8007590:	d057      	beq.n	8007642 <HAL_TIM_ConfigClockSource+0x146>
 8007592:	d900      	bls.n	8007596 <HAL_TIM_ConfigClockSource+0x9a>
 8007594:	e06e      	b.n	8007674 <HAL_TIM_ConfigClockSource+0x178>
 8007596:	2b30      	cmp	r3, #48	; 0x30
 8007598:	d063      	beq.n	8007662 <HAL_TIM_ConfigClockSource+0x166>
 800759a:	d86b      	bhi.n	8007674 <HAL_TIM_ConfigClockSource+0x178>
 800759c:	2b20      	cmp	r3, #32
 800759e:	d060      	beq.n	8007662 <HAL_TIM_ConfigClockSource+0x166>
 80075a0:	d868      	bhi.n	8007674 <HAL_TIM_ConfigClockSource+0x178>
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d05d      	beq.n	8007662 <HAL_TIM_ConfigClockSource+0x166>
 80075a6:	2b10      	cmp	r3, #16
 80075a8:	d05b      	beq.n	8007662 <HAL_TIM_ConfigClockSource+0x166>
 80075aa:	e063      	b.n	8007674 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80075b0:	683b      	ldr	r3, [r7, #0]
 80075b2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80075bc:	f000 f96a 	bl	8007894 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	689b      	ldr	r3, [r3, #8]
 80075c6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80075c8:	68bb      	ldr	r3, [r7, #8]
 80075ca:	2277      	movs	r2, #119	; 0x77
 80075cc:	4313      	orrs	r3, r2
 80075ce:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	68ba      	ldr	r2, [r7, #8]
 80075d6:	609a      	str	r2, [r3, #8]
      break;
 80075d8:	e052      	b.n	8007680 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80075e2:	683b      	ldr	r3, [r7, #0]
 80075e4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80075ea:	f000 f953 	bl	8007894 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	689a      	ldr	r2, [r3, #8]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	2180      	movs	r1, #128	; 0x80
 80075fa:	01c9      	lsls	r1, r1, #7
 80075fc:	430a      	orrs	r2, r1
 80075fe:	609a      	str	r2, [r3, #8]
      break;
 8007600:	e03e      	b.n	8007680 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800760a:	683b      	ldr	r3, [r7, #0]
 800760c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800760e:	001a      	movs	r2, r3
 8007610:	f000 f8c6 	bl	80077a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	2150      	movs	r1, #80	; 0x50
 800761a:	0018      	movs	r0, r3
 800761c:	f000 f920 	bl	8007860 <TIM_ITRx_SetConfig>
      break;
 8007620:	e02e      	b.n	8007680 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800762e:	001a      	movs	r2, r3
 8007630:	f000 f8e4 	bl	80077fc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	2160      	movs	r1, #96	; 0x60
 800763a:	0018      	movs	r0, r3
 800763c:	f000 f910 	bl	8007860 <TIM_ITRx_SetConfig>
      break;
 8007640:	e01e      	b.n	8007680 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007646:	683b      	ldr	r3, [r7, #0]
 8007648:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800764e:	001a      	movs	r2, r3
 8007650:	f000 f8a6 	bl	80077a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	2140      	movs	r1, #64	; 0x40
 800765a:	0018      	movs	r0, r3
 800765c:	f000 f900 	bl	8007860 <TIM_ITRx_SetConfig>
      break;
 8007660:	e00e      	b.n	8007680 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	0019      	movs	r1, r3
 800766c:	0010      	movs	r0, r2
 800766e:	f000 f8f7 	bl	8007860 <TIM_ITRx_SetConfig>
      break;
 8007672:	e005      	b.n	8007680 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8007674:	230f      	movs	r3, #15
 8007676:	18fb      	adds	r3, r7, r3
 8007678:	2201      	movs	r2, #1
 800767a:	701a      	strb	r2, [r3, #0]
      break;
 800767c:	e000      	b.n	8007680 <HAL_TIM_ConfigClockSource+0x184>
      break;
 800767e:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2239      	movs	r2, #57	; 0x39
 8007684:	2101      	movs	r1, #1
 8007686:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2238      	movs	r2, #56	; 0x38
 800768c:	2100      	movs	r1, #0
 800768e:	5499      	strb	r1, [r3, r2]

  return status;
 8007690:	230f      	movs	r3, #15
 8007692:	18fb      	adds	r3, r7, r3
 8007694:	781b      	ldrb	r3, [r3, #0]
}
 8007696:	0018      	movs	r0, r3
 8007698:	46bd      	mov	sp, r7
 800769a:	b004      	add	sp, #16
 800769c:	bd80      	pop	{r7, pc}
 800769e:	46c0      	nop			; (mov r8, r8)
 80076a0:	ffff00ff 	.word	0xffff00ff

080076a4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076a4:	b580      	push	{r7, lr}
 80076a6:	b082      	sub	sp, #8
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076ac:	46c0      	nop			; (mov r8, r8)
 80076ae:	46bd      	mov	sp, r7
 80076b0:	b002      	add	sp, #8
 80076b2:	bd80      	pop	{r7, pc}

080076b4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	b082      	sub	sp, #8
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076bc:	46c0      	nop			; (mov r8, r8)
 80076be:	46bd      	mov	sp, r7
 80076c0:	b002      	add	sp, #8
 80076c2:	bd80      	pop	{r7, pc}

080076c4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b082      	sub	sp, #8
 80076c8:	af00      	add	r7, sp, #0
 80076ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80076cc:	46c0      	nop			; (mov r8, r8)
 80076ce:	46bd      	mov	sp, r7
 80076d0:	b002      	add	sp, #8
 80076d2:	bd80      	pop	{r7, pc}

080076d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b082      	sub	sp, #8
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80076dc:	46c0      	nop			; (mov r8, r8)
 80076de:	46bd      	mov	sp, r7
 80076e0:	b002      	add	sp, #8
 80076e2:	bd80      	pop	{r7, pc}

080076e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b084      	sub	sp, #16
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	2380      	movs	r3, #128	; 0x80
 80076f8:	05db      	lsls	r3, r3, #23
 80076fa:	429a      	cmp	r2, r3
 80076fc:	d00b      	beq.n	8007716 <TIM_Base_SetConfig+0x32>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a23      	ldr	r2, [pc, #140]	; (8007790 <TIM_Base_SetConfig+0xac>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d007      	beq.n	8007716 <TIM_Base_SetConfig+0x32>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a22      	ldr	r2, [pc, #136]	; (8007794 <TIM_Base_SetConfig+0xb0>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d003      	beq.n	8007716 <TIM_Base_SetConfig+0x32>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a21      	ldr	r2, [pc, #132]	; (8007798 <TIM_Base_SetConfig+0xb4>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d108      	bne.n	8007728 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	2270      	movs	r2, #112	; 0x70
 800771a:	4393      	bics	r3, r2
 800771c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800771e:	683b      	ldr	r3, [r7, #0]
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	68fa      	ldr	r2, [r7, #12]
 8007724:	4313      	orrs	r3, r2
 8007726:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007728:	687a      	ldr	r2, [r7, #4]
 800772a:	2380      	movs	r3, #128	; 0x80
 800772c:	05db      	lsls	r3, r3, #23
 800772e:	429a      	cmp	r2, r3
 8007730:	d00b      	beq.n	800774a <TIM_Base_SetConfig+0x66>
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	4a16      	ldr	r2, [pc, #88]	; (8007790 <TIM_Base_SetConfig+0xac>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d007      	beq.n	800774a <TIM_Base_SetConfig+0x66>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	4a15      	ldr	r2, [pc, #84]	; (8007794 <TIM_Base_SetConfig+0xb0>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d003      	beq.n	800774a <TIM_Base_SetConfig+0x66>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	4a14      	ldr	r2, [pc, #80]	; (8007798 <TIM_Base_SetConfig+0xb4>)
 8007746:	4293      	cmp	r3, r2
 8007748:	d108      	bne.n	800775c <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	4a13      	ldr	r2, [pc, #76]	; (800779c <TIM_Base_SetConfig+0xb8>)
 800774e:	4013      	ands	r3, r2
 8007750:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	68db      	ldr	r3, [r3, #12]
 8007756:	68fa      	ldr	r2, [r7, #12]
 8007758:	4313      	orrs	r3, r2
 800775a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	2280      	movs	r2, #128	; 0x80
 8007760:	4393      	bics	r3, r2
 8007762:	001a      	movs	r2, r3
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	691b      	ldr	r3, [r3, #16]
 8007768:	4313      	orrs	r3, r2
 800776a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	689a      	ldr	r2, [r3, #8]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800777a:	683b      	ldr	r3, [r7, #0]
 800777c:	681a      	ldr	r2, [r3, #0]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2201      	movs	r2, #1
 8007786:	615a      	str	r2, [r3, #20]
}
 8007788:	46c0      	nop			; (mov r8, r8)
 800778a:	46bd      	mov	sp, r7
 800778c:	b004      	add	sp, #16
 800778e:	bd80      	pop	{r7, pc}
 8007790:	40000400 	.word	0x40000400
 8007794:	40010800 	.word	0x40010800
 8007798:	40011400 	.word	0x40011400
 800779c:	fffffcff 	.word	0xfffffcff

080077a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b086      	sub	sp, #24
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	60f8      	str	r0, [r7, #12]
 80077a8:	60b9      	str	r1, [r7, #8]
 80077aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6a1b      	ldr	r3, [r3, #32]
 80077b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	6a1b      	ldr	r3, [r3, #32]
 80077b6:	2201      	movs	r2, #1
 80077b8:	4393      	bics	r3, r2
 80077ba:	001a      	movs	r2, r3
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	699b      	ldr	r3, [r3, #24]
 80077c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80077c6:	693b      	ldr	r3, [r7, #16]
 80077c8:	22f0      	movs	r2, #240	; 0xf0
 80077ca:	4393      	bics	r3, r2
 80077cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	011b      	lsls	r3, r3, #4
 80077d2:	693a      	ldr	r2, [r7, #16]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	220a      	movs	r2, #10
 80077dc:	4393      	bics	r3, r2
 80077de:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80077e0:	697a      	ldr	r2, [r7, #20]
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	4313      	orrs	r3, r2
 80077e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	693a      	ldr	r2, [r7, #16]
 80077ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	697a      	ldr	r2, [r7, #20]
 80077f2:	621a      	str	r2, [r3, #32]
}
 80077f4:	46c0      	nop			; (mov r8, r8)
 80077f6:	46bd      	mov	sp, r7
 80077f8:	b006      	add	sp, #24
 80077fa:	bd80      	pop	{r7, pc}

080077fc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b086      	sub	sp, #24
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	6a1b      	ldr	r3, [r3, #32]
 800780c:	2210      	movs	r2, #16
 800780e:	4393      	bics	r3, r2
 8007810:	001a      	movs	r2, r3
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	699b      	ldr	r3, [r3, #24]
 800781a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	6a1b      	ldr	r3, [r3, #32]
 8007820:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	4a0d      	ldr	r2, [pc, #52]	; (800785c <TIM_TI2_ConfigInputStage+0x60>)
 8007826:	4013      	ands	r3, r2
 8007828:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	031b      	lsls	r3, r3, #12
 800782e:	697a      	ldr	r2, [r7, #20]
 8007830:	4313      	orrs	r3, r2
 8007832:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	22a0      	movs	r2, #160	; 0xa0
 8007838:	4393      	bics	r3, r2
 800783a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	011b      	lsls	r3, r3, #4
 8007840:	693a      	ldr	r2, [r7, #16]
 8007842:	4313      	orrs	r3, r2
 8007844:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	697a      	ldr	r2, [r7, #20]
 800784a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	693a      	ldr	r2, [r7, #16]
 8007850:	621a      	str	r2, [r3, #32]
}
 8007852:	46c0      	nop			; (mov r8, r8)
 8007854:	46bd      	mov	sp, r7
 8007856:	b006      	add	sp, #24
 8007858:	bd80      	pop	{r7, pc}
 800785a:	46c0      	nop			; (mov r8, r8)
 800785c:	ffff0fff 	.word	0xffff0fff

08007860 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]
 8007868:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	2270      	movs	r2, #112	; 0x70
 8007874:	4393      	bics	r3, r2
 8007876:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007878:	683a      	ldr	r2, [r7, #0]
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	4313      	orrs	r3, r2
 800787e:	2207      	movs	r2, #7
 8007880:	4313      	orrs	r3, r2
 8007882:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	609a      	str	r2, [r3, #8]
}
 800788a:	46c0      	nop			; (mov r8, r8)
 800788c:	46bd      	mov	sp, r7
 800788e:	b004      	add	sp, #16
 8007890:	bd80      	pop	{r7, pc}
	...

08007894 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b086      	sub	sp, #24
 8007898:	af00      	add	r7, sp, #0
 800789a:	60f8      	str	r0, [r7, #12]
 800789c:	60b9      	str	r1, [r7, #8]
 800789e:	607a      	str	r2, [r7, #4]
 80078a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	4a09      	ldr	r2, [pc, #36]	; (80078d0 <TIM_ETR_SetConfig+0x3c>)
 80078ac:	4013      	ands	r3, r2
 80078ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	021a      	lsls	r2, r3, #8
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	431a      	orrs	r2, r3
 80078b8:	68bb      	ldr	r3, [r7, #8]
 80078ba:	4313      	orrs	r3, r2
 80078bc:	697a      	ldr	r2, [r7, #20]
 80078be:	4313      	orrs	r3, r2
 80078c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	697a      	ldr	r2, [r7, #20]
 80078c6:	609a      	str	r2, [r3, #8]
}
 80078c8:	46c0      	nop			; (mov r8, r8)
 80078ca:	46bd      	mov	sp, r7
 80078cc:	b006      	add	sp, #24
 80078ce:	bd80      	pop	{r7, pc}
 80078d0:	ffff00ff 	.word	0xffff00ff

080078d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b084      	sub	sp, #16
 80078d8:	af00      	add	r7, sp, #0
 80078da:	6078      	str	r0, [r7, #4]
 80078dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2238      	movs	r2, #56	; 0x38
 80078e2:	5c9b      	ldrb	r3, [r3, r2]
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d101      	bne.n	80078ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80078e8:	2302      	movs	r3, #2
 80078ea:	e047      	b.n	800797c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2238      	movs	r2, #56	; 0x38
 80078f0:	2101      	movs	r1, #1
 80078f2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2239      	movs	r2, #57	; 0x39
 80078f8:	2102      	movs	r1, #2
 80078fa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	689b      	ldr	r3, [r3, #8]
 800790a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2270      	movs	r2, #112	; 0x70
 8007910:	4393      	bics	r3, r2
 8007912:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	68fa      	ldr	r2, [r7, #12]
 800791a:	4313      	orrs	r3, r2
 800791c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68fa      	ldr	r2, [r7, #12]
 8007924:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681a      	ldr	r2, [r3, #0]
 800792a:	2380      	movs	r3, #128	; 0x80
 800792c:	05db      	lsls	r3, r3, #23
 800792e:	429a      	cmp	r2, r3
 8007930:	d00e      	beq.n	8007950 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a13      	ldr	r2, [pc, #76]	; (8007984 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d009      	beq.n	8007950 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	4a11      	ldr	r2, [pc, #68]	; (8007988 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007942:	4293      	cmp	r3, r2
 8007944:	d004      	beq.n	8007950 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	4a10      	ldr	r2, [pc, #64]	; (800798c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800794c:	4293      	cmp	r3, r2
 800794e:	d10c      	bne.n	800796a <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007950:	68bb      	ldr	r3, [r7, #8]
 8007952:	2280      	movs	r2, #128	; 0x80
 8007954:	4393      	bics	r3, r2
 8007956:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007958:	683b      	ldr	r3, [r7, #0]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	68ba      	ldr	r2, [r7, #8]
 800795e:	4313      	orrs	r3, r2
 8007960:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	68ba      	ldr	r2, [r7, #8]
 8007968:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2239      	movs	r2, #57	; 0x39
 800796e:	2101      	movs	r1, #1
 8007970:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2238      	movs	r2, #56	; 0x38
 8007976:	2100      	movs	r1, #0
 8007978:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800797a:	2300      	movs	r3, #0
}
 800797c:	0018      	movs	r0, r3
 800797e:	46bd      	mov	sp, r7
 8007980:	b004      	add	sp, #16
 8007982:	bd80      	pop	{r7, pc}
 8007984:	40000400 	.word	0x40000400
 8007988:	40010800 	.word	0x40010800
 800798c:	40011400 	.word	0x40011400

08007990 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007990:	b580      	push	{r7, lr}
 8007992:	b082      	sub	sp, #8
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d101      	bne.n	80079a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e044      	b.n	8007a2c <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d107      	bne.n	80079ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	2278      	movs	r2, #120	; 0x78
 80079ae:	2100      	movs	r1, #0
 80079b0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	0018      	movs	r0, r3
 80079b6:	f7fb fa01 	bl	8002dbc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2224      	movs	r2, #36	; 0x24
 80079be:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	2101      	movs	r1, #1
 80079cc:	438a      	bics	r2, r1
 80079ce:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	0018      	movs	r0, r3
 80079d4:	f000 fc2c 	bl	8008230 <UART_SetConfig>
 80079d8:	0003      	movs	r3, r0
 80079da:	2b01      	cmp	r3, #1
 80079dc:	d101      	bne.n	80079e2 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80079de:	2301      	movs	r3, #1
 80079e0:	e024      	b.n	8007a2c <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d003      	beq.n	80079f2 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	0018      	movs	r0, r3
 80079ee:	f000 febd 	bl	800876c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	685a      	ldr	r2, [r3, #4]
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	490d      	ldr	r1, [pc, #52]	; (8007a34 <HAL_UART_Init+0xa4>)
 80079fe:	400a      	ands	r2, r1
 8007a00:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	689a      	ldr	r2, [r3, #8]
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	212a      	movs	r1, #42	; 0x2a
 8007a0e:	438a      	bics	r2, r1
 8007a10:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	2101      	movs	r1, #1
 8007a1e:	430a      	orrs	r2, r1
 8007a20:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	0018      	movs	r0, r3
 8007a26:	f000 ff55 	bl	80088d4 <UART_CheckIdleState>
 8007a2a:	0003      	movs	r3, r0
}
 8007a2c:	0018      	movs	r0, r3
 8007a2e:	46bd      	mov	sp, r7
 8007a30:	b002      	add	sp, #8
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	ffffb7ff 	.word	0xffffb7ff

08007a38 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b08a      	sub	sp, #40	; 0x28
 8007a3c:	af02      	add	r7, sp, #8
 8007a3e:	60f8      	str	r0, [r7, #12]
 8007a40:	60b9      	str	r1, [r7, #8]
 8007a42:	603b      	str	r3, [r7, #0]
 8007a44:	1dbb      	adds	r3, r7, #6
 8007a46:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a4c:	2b20      	cmp	r3, #32
 8007a4e:	d000      	beq.n	8007a52 <HAL_UART_Transmit+0x1a>
 8007a50:	e08c      	b.n	8007b6c <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	2b00      	cmp	r3, #0
 8007a56:	d003      	beq.n	8007a60 <HAL_UART_Transmit+0x28>
 8007a58:	1dbb      	adds	r3, r7, #6
 8007a5a:	881b      	ldrh	r3, [r3, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d101      	bne.n	8007a64 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	e084      	b.n	8007b6e <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	689a      	ldr	r2, [r3, #8]
 8007a68:	2380      	movs	r3, #128	; 0x80
 8007a6a:	015b      	lsls	r3, r3, #5
 8007a6c:	429a      	cmp	r2, r3
 8007a6e:	d109      	bne.n	8007a84 <HAL_UART_Transmit+0x4c>
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	691b      	ldr	r3, [r3, #16]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d105      	bne.n	8007a84 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	2201      	movs	r2, #1
 8007a7c:	4013      	ands	r3, r2
 8007a7e:	d001      	beq.n	8007a84 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007a80:	2301      	movs	r3, #1
 8007a82:	e074      	b.n	8007b6e <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	2284      	movs	r2, #132	; 0x84
 8007a88:	2100      	movs	r1, #0
 8007a8a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	2221      	movs	r2, #33	; 0x21
 8007a90:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a92:	f7fd fb49 	bl	8005128 <HAL_GetTick>
 8007a96:	0003      	movs	r3, r0
 8007a98:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	1dba      	adds	r2, r7, #6
 8007a9e:	2150      	movs	r1, #80	; 0x50
 8007aa0:	8812      	ldrh	r2, [r2, #0]
 8007aa2:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	1dba      	adds	r2, r7, #6
 8007aa8:	2152      	movs	r1, #82	; 0x52
 8007aaa:	8812      	ldrh	r2, [r2, #0]
 8007aac:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	689a      	ldr	r2, [r3, #8]
 8007ab2:	2380      	movs	r3, #128	; 0x80
 8007ab4:	015b      	lsls	r3, r3, #5
 8007ab6:	429a      	cmp	r2, r3
 8007ab8:	d108      	bne.n	8007acc <HAL_UART_Transmit+0x94>
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	691b      	ldr	r3, [r3, #16]
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d104      	bne.n	8007acc <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	61bb      	str	r3, [r7, #24]
 8007aca:	e003      	b.n	8007ad4 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8007acc:	68bb      	ldr	r3, [r7, #8]
 8007ace:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ad4:	e02f      	b.n	8007b36 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ad6:	697a      	ldr	r2, [r7, #20]
 8007ad8:	68f8      	ldr	r0, [r7, #12]
 8007ada:	683b      	ldr	r3, [r7, #0]
 8007adc:	9300      	str	r3, [sp, #0]
 8007ade:	0013      	movs	r3, r2
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	2180      	movs	r1, #128	; 0x80
 8007ae4:	f000 ff9e 	bl	8008a24 <UART_WaitOnFlagUntilTimeout>
 8007ae8:	1e03      	subs	r3, r0, #0
 8007aea:	d004      	beq.n	8007af6 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	2220      	movs	r2, #32
 8007af0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007af2:	2303      	movs	r3, #3
 8007af4:	e03b      	b.n	8007b6e <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8007af6:	69fb      	ldr	r3, [r7, #28]
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d10b      	bne.n	8007b14 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007afc:	69bb      	ldr	r3, [r7, #24]
 8007afe:	881b      	ldrh	r3, [r3, #0]
 8007b00:	001a      	movs	r2, r3
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	05d2      	lsls	r2, r2, #23
 8007b08:	0dd2      	lsrs	r2, r2, #23
 8007b0a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007b0c:	69bb      	ldr	r3, [r7, #24]
 8007b0e:	3302      	adds	r3, #2
 8007b10:	61bb      	str	r3, [r7, #24]
 8007b12:	e007      	b.n	8007b24 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007b14:	69fb      	ldr	r3, [r7, #28]
 8007b16:	781a      	ldrb	r2, [r3, #0]
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007b1e:	69fb      	ldr	r3, [r7, #28]
 8007b20:	3301      	adds	r3, #1
 8007b22:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	2252      	movs	r2, #82	; 0x52
 8007b28:	5a9b      	ldrh	r3, [r3, r2]
 8007b2a:	b29b      	uxth	r3, r3
 8007b2c:	3b01      	subs	r3, #1
 8007b2e:	b299      	uxth	r1, r3
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2252      	movs	r2, #82	; 0x52
 8007b34:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	2252      	movs	r2, #82	; 0x52
 8007b3a:	5a9b      	ldrh	r3, [r3, r2]
 8007b3c:	b29b      	uxth	r3, r3
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d1c9      	bne.n	8007ad6 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007b42:	697a      	ldr	r2, [r7, #20]
 8007b44:	68f8      	ldr	r0, [r7, #12]
 8007b46:	683b      	ldr	r3, [r7, #0]
 8007b48:	9300      	str	r3, [sp, #0]
 8007b4a:	0013      	movs	r3, r2
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	2140      	movs	r1, #64	; 0x40
 8007b50:	f000 ff68 	bl	8008a24 <UART_WaitOnFlagUntilTimeout>
 8007b54:	1e03      	subs	r3, r0, #0
 8007b56:	d004      	beq.n	8007b62 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	2220      	movs	r2, #32
 8007b5c:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e005      	b.n	8007b6e <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	2220      	movs	r2, #32
 8007b66:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	e000      	b.n	8007b6e <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8007b6c:	2302      	movs	r3, #2
  }
}
 8007b6e:	0018      	movs	r0, r3
 8007b70:	46bd      	mov	sp, r7
 8007b72:	b008      	add	sp, #32
 8007b74:	bd80      	pop	{r7, pc}
	...

08007b78 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b088      	sub	sp, #32
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	60f8      	str	r0, [r7, #12]
 8007b80:	60b9      	str	r1, [r7, #8]
 8007b82:	1dbb      	adds	r3, r7, #6
 8007b84:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	2280      	movs	r2, #128	; 0x80
 8007b8a:	589b      	ldr	r3, [r3, r2]
 8007b8c:	2b20      	cmp	r3, #32
 8007b8e:	d14a      	bne.n	8007c26 <HAL_UART_Receive_IT+0xae>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d003      	beq.n	8007b9e <HAL_UART_Receive_IT+0x26>
 8007b96:	1dbb      	adds	r3, r7, #6
 8007b98:	881b      	ldrh	r3, [r3, #0]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d101      	bne.n	8007ba2 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e042      	b.n	8007c28 <HAL_UART_Receive_IT+0xb0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	689a      	ldr	r2, [r3, #8]
 8007ba6:	2380      	movs	r3, #128	; 0x80
 8007ba8:	015b      	lsls	r3, r3, #5
 8007baa:	429a      	cmp	r2, r3
 8007bac:	d109      	bne.n	8007bc2 <HAL_UART_Receive_IT+0x4a>
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	691b      	ldr	r3, [r3, #16]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d105      	bne.n	8007bc2 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007bb6:	68bb      	ldr	r3, [r7, #8]
 8007bb8:	2201      	movs	r2, #1
 8007bba:	4013      	ands	r3, r2
 8007bbc:	d001      	beq.n	8007bc2 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e032      	b.n	8007c28 <HAL_UART_Receive_IT+0xb0>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a18      	ldr	r2, [pc, #96]	; (8007c30 <HAL_UART_Receive_IT+0xb8>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d020      	beq.n	8007c14 <HAL_UART_Receive_IT+0x9c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	685a      	ldr	r2, [r3, #4]
 8007bd8:	2380      	movs	r3, #128	; 0x80
 8007bda:	041b      	lsls	r3, r3, #16
 8007bdc:	4013      	ands	r3, r2
 8007bde:	d019      	beq.n	8007c14 <HAL_UART_Receive_IT+0x9c>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007be0:	f3ef 8310 	mrs	r3, PRIMASK
 8007be4:	613b      	str	r3, [r7, #16]
  return(result);
 8007be6:	693b      	ldr	r3, [r7, #16]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007be8:	61fb      	str	r3, [r7, #28]
 8007bea:	2301      	movs	r3, #1
 8007bec:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	f383 8810 	msr	PRIMASK, r3
}
 8007bf4:	46c0      	nop			; (mov r8, r8)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	2180      	movs	r1, #128	; 0x80
 8007c02:	04c9      	lsls	r1, r1, #19
 8007c04:	430a      	orrs	r2, r1
 8007c06:	601a      	str	r2, [r3, #0]
 8007c08:	69fb      	ldr	r3, [r7, #28]
 8007c0a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c0c:	69bb      	ldr	r3, [r7, #24]
 8007c0e:	f383 8810 	msr	PRIMASK, r3
}
 8007c12:	46c0      	nop			; (mov r8, r8)
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007c14:	1dbb      	adds	r3, r7, #6
 8007c16:	881a      	ldrh	r2, [r3, #0]
 8007c18:	68b9      	ldr	r1, [r7, #8]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	0018      	movs	r0, r3
 8007c1e:	f000 ff6b 	bl	8008af8 <UART_Start_Receive_IT>
 8007c22:	0003      	movs	r3, r0
 8007c24:	e000      	b.n	8007c28 <HAL_UART_Receive_IT+0xb0>
  }
  else
  {
    return HAL_BUSY;
 8007c26:	2302      	movs	r3, #2
  }
}
 8007c28:	0018      	movs	r0, r3
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	b008      	add	sp, #32
 8007c2e:	bd80      	pop	{r7, pc}
 8007c30:	40004800 	.word	0x40004800

08007c34 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007c34:	b590      	push	{r4, r7, lr}
 8007c36:	b0ab      	sub	sp, #172	; 0xac
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	69db      	ldr	r3, [r3, #28]
 8007c42:	22a4      	movs	r2, #164	; 0xa4
 8007c44:	18b9      	adds	r1, r7, r2
 8007c46:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	20a0      	movs	r0, #160	; 0xa0
 8007c50:	1839      	adds	r1, r7, r0
 8007c52:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	689b      	ldr	r3, [r3, #8]
 8007c5a:	219c      	movs	r1, #156	; 0x9c
 8007c5c:	1879      	adds	r1, r7, r1
 8007c5e:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007c60:	0011      	movs	r1, r2
 8007c62:	18bb      	adds	r3, r7, r2
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4a99      	ldr	r2, [pc, #612]	; (8007ecc <HAL_UART_IRQHandler+0x298>)
 8007c68:	4013      	ands	r3, r2
 8007c6a:	2298      	movs	r2, #152	; 0x98
 8007c6c:	18bc      	adds	r4, r7, r2
 8007c6e:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8007c70:	18bb      	adds	r3, r7, r2
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d114      	bne.n	8007ca2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007c78:	187b      	adds	r3, r7, r1
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2220      	movs	r2, #32
 8007c7e:	4013      	ands	r3, r2
 8007c80:	d00f      	beq.n	8007ca2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007c82:	183b      	adds	r3, r7, r0
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	2220      	movs	r2, #32
 8007c88:	4013      	ands	r3, r2
 8007c8a:	d00a      	beq.n	8007ca2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d100      	bne.n	8007c96 <HAL_UART_IRQHandler+0x62>
 8007c94:	e2a0      	b.n	80081d8 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007c9a:	687a      	ldr	r2, [r7, #4]
 8007c9c:	0010      	movs	r0, r2
 8007c9e:	4798      	blx	r3
      }
      return;
 8007ca0:	e29a      	b.n	80081d8 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007ca2:	2398      	movs	r3, #152	; 0x98
 8007ca4:	18fb      	adds	r3, r7, r3
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d100      	bne.n	8007cae <HAL_UART_IRQHandler+0x7a>
 8007cac:	e114      	b.n	8007ed8 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007cae:	239c      	movs	r3, #156	; 0x9c
 8007cb0:	18fb      	adds	r3, r7, r3
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	2201      	movs	r2, #1
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	d106      	bne.n	8007cc8 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8007cba:	23a0      	movs	r3, #160	; 0xa0
 8007cbc:	18fb      	adds	r3, r7, r3
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a83      	ldr	r2, [pc, #524]	; (8007ed0 <HAL_UART_IRQHandler+0x29c>)
 8007cc2:	4013      	ands	r3, r2
 8007cc4:	d100      	bne.n	8007cc8 <HAL_UART_IRQHandler+0x94>
 8007cc6:	e107      	b.n	8007ed8 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007cc8:	23a4      	movs	r3, #164	; 0xa4
 8007cca:	18fb      	adds	r3, r7, r3
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	2201      	movs	r2, #1
 8007cd0:	4013      	ands	r3, r2
 8007cd2:	d012      	beq.n	8007cfa <HAL_UART_IRQHandler+0xc6>
 8007cd4:	23a0      	movs	r3, #160	; 0xa0
 8007cd6:	18fb      	adds	r3, r7, r3
 8007cd8:	681a      	ldr	r2, [r3, #0]
 8007cda:	2380      	movs	r3, #128	; 0x80
 8007cdc:	005b      	lsls	r3, r3, #1
 8007cde:	4013      	ands	r3, r2
 8007ce0:	d00b      	beq.n	8007cfa <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	2201      	movs	r2, #1
 8007ce8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	2284      	movs	r2, #132	; 0x84
 8007cee:	589b      	ldr	r3, [r3, r2]
 8007cf0:	2201      	movs	r2, #1
 8007cf2:	431a      	orrs	r2, r3
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	2184      	movs	r1, #132	; 0x84
 8007cf8:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007cfa:	23a4      	movs	r3, #164	; 0xa4
 8007cfc:	18fb      	adds	r3, r7, r3
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	2202      	movs	r2, #2
 8007d02:	4013      	ands	r3, r2
 8007d04:	d011      	beq.n	8007d2a <HAL_UART_IRQHandler+0xf6>
 8007d06:	239c      	movs	r3, #156	; 0x9c
 8007d08:	18fb      	adds	r3, r7, r3
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	2201      	movs	r2, #1
 8007d0e:	4013      	ands	r3, r2
 8007d10:	d00b      	beq.n	8007d2a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2202      	movs	r2, #2
 8007d18:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2284      	movs	r2, #132	; 0x84
 8007d1e:	589b      	ldr	r3, [r3, r2]
 8007d20:	2204      	movs	r2, #4
 8007d22:	431a      	orrs	r2, r3
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2184      	movs	r1, #132	; 0x84
 8007d28:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007d2a:	23a4      	movs	r3, #164	; 0xa4
 8007d2c:	18fb      	adds	r3, r7, r3
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	2204      	movs	r2, #4
 8007d32:	4013      	ands	r3, r2
 8007d34:	d011      	beq.n	8007d5a <HAL_UART_IRQHandler+0x126>
 8007d36:	239c      	movs	r3, #156	; 0x9c
 8007d38:	18fb      	adds	r3, r7, r3
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	2201      	movs	r2, #1
 8007d3e:	4013      	ands	r3, r2
 8007d40:	d00b      	beq.n	8007d5a <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2204      	movs	r2, #4
 8007d48:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	2284      	movs	r2, #132	; 0x84
 8007d4e:	589b      	ldr	r3, [r3, r2]
 8007d50:	2202      	movs	r2, #2
 8007d52:	431a      	orrs	r2, r3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2184      	movs	r1, #132	; 0x84
 8007d58:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007d5a:	23a4      	movs	r3, #164	; 0xa4
 8007d5c:	18fb      	adds	r3, r7, r3
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	2208      	movs	r2, #8
 8007d62:	4013      	ands	r3, r2
 8007d64:	d017      	beq.n	8007d96 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007d66:	23a0      	movs	r3, #160	; 0xa0
 8007d68:	18fb      	adds	r3, r7, r3
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	2220      	movs	r2, #32
 8007d6e:	4013      	ands	r3, r2
 8007d70:	d105      	bne.n	8007d7e <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007d72:	239c      	movs	r3, #156	; 0x9c
 8007d74:	18fb      	adds	r3, r7, r3
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	2201      	movs	r2, #1
 8007d7a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007d7c:	d00b      	beq.n	8007d96 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	2208      	movs	r2, #8
 8007d84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2284      	movs	r2, #132	; 0x84
 8007d8a:	589b      	ldr	r3, [r3, r2]
 8007d8c:	2208      	movs	r2, #8
 8007d8e:	431a      	orrs	r2, r3
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	2184      	movs	r1, #132	; 0x84
 8007d94:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007d96:	23a4      	movs	r3, #164	; 0xa4
 8007d98:	18fb      	adds	r3, r7, r3
 8007d9a:	681a      	ldr	r2, [r3, #0]
 8007d9c:	2380      	movs	r3, #128	; 0x80
 8007d9e:	011b      	lsls	r3, r3, #4
 8007da0:	4013      	ands	r3, r2
 8007da2:	d013      	beq.n	8007dcc <HAL_UART_IRQHandler+0x198>
 8007da4:	23a0      	movs	r3, #160	; 0xa0
 8007da6:	18fb      	adds	r3, r7, r3
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	2380      	movs	r3, #128	; 0x80
 8007dac:	04db      	lsls	r3, r3, #19
 8007dae:	4013      	ands	r3, r2
 8007db0:	d00c      	beq.n	8007dcc <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	2280      	movs	r2, #128	; 0x80
 8007db8:	0112      	lsls	r2, r2, #4
 8007dba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	2284      	movs	r2, #132	; 0x84
 8007dc0:	589b      	ldr	r3, [r3, r2]
 8007dc2:	2220      	movs	r2, #32
 8007dc4:	431a      	orrs	r2, r3
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	2184      	movs	r1, #132	; 0x84
 8007dca:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2284      	movs	r2, #132	; 0x84
 8007dd0:	589b      	ldr	r3, [r3, r2]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d100      	bne.n	8007dd8 <HAL_UART_IRQHandler+0x1a4>
 8007dd6:	e201      	b.n	80081dc <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007dd8:	23a4      	movs	r3, #164	; 0xa4
 8007dda:	18fb      	adds	r3, r7, r3
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	2220      	movs	r2, #32
 8007de0:	4013      	ands	r3, r2
 8007de2:	d00e      	beq.n	8007e02 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007de4:	23a0      	movs	r3, #160	; 0xa0
 8007de6:	18fb      	adds	r3, r7, r3
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	2220      	movs	r2, #32
 8007dec:	4013      	ands	r3, r2
 8007dee:	d008      	beq.n	8007e02 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d004      	beq.n	8007e02 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007dfc:	687a      	ldr	r2, [r7, #4]
 8007dfe:	0010      	movs	r0, r2
 8007e00:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2284      	movs	r2, #132	; 0x84
 8007e06:	589b      	ldr	r3, [r3, r2]
 8007e08:	2194      	movs	r1, #148	; 0x94
 8007e0a:	187a      	adds	r2, r7, r1
 8007e0c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	689b      	ldr	r3, [r3, #8]
 8007e14:	2240      	movs	r2, #64	; 0x40
 8007e16:	4013      	ands	r3, r2
 8007e18:	2b40      	cmp	r3, #64	; 0x40
 8007e1a:	d004      	beq.n	8007e26 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007e1c:	187b      	adds	r3, r7, r1
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	2228      	movs	r2, #40	; 0x28
 8007e22:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007e24:	d047      	beq.n	8007eb6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	0018      	movs	r0, r3
 8007e2a:	f000 ff2f 	bl	8008c8c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	2240      	movs	r2, #64	; 0x40
 8007e36:	4013      	ands	r3, r2
 8007e38:	2b40      	cmp	r3, #64	; 0x40
 8007e3a:	d137      	bne.n	8007eac <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e3c:	f3ef 8310 	mrs	r3, PRIMASK
 8007e40:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8007e42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e44:	2090      	movs	r0, #144	; 0x90
 8007e46:	183a      	adds	r2, r7, r0
 8007e48:	6013      	str	r3, [r2, #0]
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007e50:	f383 8810 	msr	PRIMASK, r3
}
 8007e54:	46c0      	nop			; (mov r8, r8)
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	689a      	ldr	r2, [r3, #8]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2140      	movs	r1, #64	; 0x40
 8007e62:	438a      	bics	r2, r1
 8007e64:	609a      	str	r2, [r3, #8]
 8007e66:	183b      	adds	r3, r7, r0
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007e6e:	f383 8810 	msr	PRIMASK, r3
}
 8007e72:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d012      	beq.n	8007ea2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e80:	4a14      	ldr	r2, [pc, #80]	; (8007ed4 <HAL_UART_IRQHandler+0x2a0>)
 8007e82:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e88:	0018      	movs	r0, r3
 8007e8a:	f7fd fa99 	bl	80053c0 <HAL_DMA_Abort_IT>
 8007e8e:	1e03      	subs	r3, r0, #0
 8007e90:	d01a      	beq.n	8007ec8 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e9c:	0018      	movs	r0, r3
 8007e9e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ea0:	e012      	b.n	8007ec8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	0018      	movs	r0, r3
 8007ea6:	f000 f9af 	bl	8008208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007eaa:	e00d      	b.n	8007ec8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	0018      	movs	r0, r3
 8007eb0:	f000 f9aa 	bl	8008208 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007eb4:	e008      	b.n	8007ec8 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	0018      	movs	r0, r3
 8007eba:	f000 f9a5 	bl	8008208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2284      	movs	r2, #132	; 0x84
 8007ec2:	2100      	movs	r1, #0
 8007ec4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8007ec6:	e189      	b.n	80081dc <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ec8:	46c0      	nop			; (mov r8, r8)
    return;
 8007eca:	e187      	b.n	80081dc <HAL_UART_IRQHandler+0x5a8>
 8007ecc:	0000080f 	.word	0x0000080f
 8007ed0:	04000120 	.word	0x04000120
 8007ed4:	08008d55 	.word	0x08008d55

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007edc:	2b01      	cmp	r3, #1
 8007ede:	d000      	beq.n	8007ee2 <HAL_UART_IRQHandler+0x2ae>
 8007ee0:	e13b      	b.n	800815a <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007ee2:	23a4      	movs	r3, #164	; 0xa4
 8007ee4:	18fb      	adds	r3, r7, r3
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	2210      	movs	r2, #16
 8007eea:	4013      	ands	r3, r2
 8007eec:	d100      	bne.n	8007ef0 <HAL_UART_IRQHandler+0x2bc>
 8007eee:	e134      	b.n	800815a <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007ef0:	23a0      	movs	r3, #160	; 0xa0
 8007ef2:	18fb      	adds	r3, r7, r3
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	2210      	movs	r2, #16
 8007ef8:	4013      	ands	r3, r2
 8007efa:	d100      	bne.n	8007efe <HAL_UART_IRQHandler+0x2ca>
 8007efc:	e12d      	b.n	800815a <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	2210      	movs	r2, #16
 8007f04:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	689b      	ldr	r3, [r3, #8]
 8007f0c:	2240      	movs	r2, #64	; 0x40
 8007f0e:	4013      	ands	r3, r2
 8007f10:	2b40      	cmp	r3, #64	; 0x40
 8007f12:	d000      	beq.n	8007f16 <HAL_UART_IRQHandler+0x2e2>
 8007f14:	e0a1      	b.n	800805a <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	685a      	ldr	r2, [r3, #4]
 8007f1e:	217e      	movs	r1, #126	; 0x7e
 8007f20:	187b      	adds	r3, r7, r1
 8007f22:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8007f24:	187b      	adds	r3, r7, r1
 8007f26:	881b      	ldrh	r3, [r3, #0]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d100      	bne.n	8007f2e <HAL_UART_IRQHandler+0x2fa>
 8007f2c:	e158      	b.n	80081e0 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	2258      	movs	r2, #88	; 0x58
 8007f32:	5a9b      	ldrh	r3, [r3, r2]
 8007f34:	187a      	adds	r2, r7, r1
 8007f36:	8812      	ldrh	r2, [r2, #0]
 8007f38:	429a      	cmp	r2, r3
 8007f3a:	d300      	bcc.n	8007f3e <HAL_UART_IRQHandler+0x30a>
 8007f3c:	e150      	b.n	80081e0 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	187a      	adds	r2, r7, r1
 8007f42:	215a      	movs	r1, #90	; 0x5a
 8007f44:	8812      	ldrh	r2, [r2, #0]
 8007f46:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	2220      	movs	r2, #32
 8007f52:	4013      	ands	r3, r2
 8007f54:	d16f      	bne.n	8008036 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f56:	f3ef 8310 	mrs	r3, PRIMASK
 8007f5a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8007f5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007f5e:	67bb      	str	r3, [r7, #120]	; 0x78
 8007f60:	2301      	movs	r3, #1
 8007f62:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f66:	f383 8810 	msr	PRIMASK, r3
}
 8007f6a:	46c0      	nop			; (mov r8, r8)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	499e      	ldr	r1, [pc, #632]	; (80081f0 <HAL_UART_IRQHandler+0x5bc>)
 8007f78:	400a      	ands	r2, r1
 8007f7a:	601a      	str	r2, [r3, #0]
 8007f7c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007f7e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f82:	f383 8810 	msr	PRIMASK, r3
}
 8007f86:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f88:	f3ef 8310 	mrs	r3, PRIMASK
 8007f8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8007f8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f90:	677b      	str	r3, [r7, #116]	; 0x74
 8007f92:	2301      	movs	r3, #1
 8007f94:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007f96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007f98:	f383 8810 	msr	PRIMASK, r3
}
 8007f9c:	46c0      	nop			; (mov r8, r8)
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	689a      	ldr	r2, [r3, #8]
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2101      	movs	r1, #1
 8007faa:	438a      	bics	r2, r1
 8007fac:	609a      	str	r2, [r3, #8]
 8007fae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007fb0:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007fb4:	f383 8810 	msr	PRIMASK, r3
}
 8007fb8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007fba:	f3ef 8310 	mrs	r3, PRIMASK
 8007fbe:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8007fc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007fc2:	673b      	str	r3, [r7, #112]	; 0x70
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007fca:	f383 8810 	msr	PRIMASK, r3
}
 8007fce:	46c0      	nop			; (mov r8, r8)
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	689a      	ldr	r2, [r3, #8]
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	2140      	movs	r1, #64	; 0x40
 8007fdc:	438a      	bics	r2, r1
 8007fde:	609a      	str	r2, [r3, #8]
 8007fe0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007fe2:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007fe4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007fe6:	f383 8810 	msr	PRIMASK, r3
}
 8007fea:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2280      	movs	r2, #128	; 0x80
 8007ff0:	2120      	movs	r1, #32
 8007ff2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	2200      	movs	r2, #0
 8007ff8:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ffa:	f3ef 8310 	mrs	r3, PRIMASK
 8007ffe:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8008000:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008002:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008004:	2301      	movs	r3, #1
 8008006:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008008:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800800a:	f383 8810 	msr	PRIMASK, r3
}
 800800e:	46c0      	nop			; (mov r8, r8)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	2110      	movs	r1, #16
 800801c:	438a      	bics	r2, r1
 800801e:	601a      	str	r2, [r3, #0]
 8008020:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008022:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008024:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008026:	f383 8810 	msr	PRIMASK, r3
}
 800802a:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008030:	0018      	movs	r0, r3
 8008032:	f7fd f985 	bl	8005340 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2202      	movs	r2, #2
 800803a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2258      	movs	r2, #88	; 0x58
 8008040:	5a9a      	ldrh	r2, [r3, r2]
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	215a      	movs	r1, #90	; 0x5a
 8008046:	5a5b      	ldrh	r3, [r3, r1]
 8008048:	b29b      	uxth	r3, r3
 800804a:	1ad3      	subs	r3, r2, r3
 800804c:	b29a      	uxth	r2, r3
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	0011      	movs	r1, r2
 8008052:	0018      	movs	r0, r3
 8008054:	f000 f8e0 	bl	8008218 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008058:	e0c2      	b.n	80081e0 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2258      	movs	r2, #88	; 0x58
 800805e:	5a99      	ldrh	r1, [r3, r2]
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	225a      	movs	r2, #90	; 0x5a
 8008064:	5a9b      	ldrh	r3, [r3, r2]
 8008066:	b29a      	uxth	r2, r3
 8008068:	208e      	movs	r0, #142	; 0x8e
 800806a:	183b      	adds	r3, r7, r0
 800806c:	1a8a      	subs	r2, r1, r2
 800806e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	225a      	movs	r2, #90	; 0x5a
 8008074:	5a9b      	ldrh	r3, [r3, r2]
 8008076:	b29b      	uxth	r3, r3
 8008078:	2b00      	cmp	r3, #0
 800807a:	d100      	bne.n	800807e <HAL_UART_IRQHandler+0x44a>
 800807c:	e0b2      	b.n	80081e4 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 800807e:	183b      	adds	r3, r7, r0
 8008080:	881b      	ldrh	r3, [r3, #0]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d100      	bne.n	8008088 <HAL_UART_IRQHandler+0x454>
 8008086:	e0ad      	b.n	80081e4 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008088:	f3ef 8310 	mrs	r3, PRIMASK
 800808c:	60fb      	str	r3, [r7, #12]
  return(result);
 800808e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008090:	2488      	movs	r4, #136	; 0x88
 8008092:	193a      	adds	r2, r7, r4
 8008094:	6013      	str	r3, [r2, #0]
 8008096:	2301      	movs	r3, #1
 8008098:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	f383 8810 	msr	PRIMASK, r3
}
 80080a0:	46c0      	nop			; (mov r8, r8)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	681a      	ldr	r2, [r3, #0]
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4951      	ldr	r1, [pc, #324]	; (80081f4 <HAL_UART_IRQHandler+0x5c0>)
 80080ae:	400a      	ands	r2, r1
 80080b0:	601a      	str	r2, [r3, #0]
 80080b2:	193b      	adds	r3, r7, r4
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080b8:	697b      	ldr	r3, [r7, #20]
 80080ba:	f383 8810 	msr	PRIMASK, r3
}
 80080be:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080c0:	f3ef 8310 	mrs	r3, PRIMASK
 80080c4:	61bb      	str	r3, [r7, #24]
  return(result);
 80080c6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080c8:	2484      	movs	r4, #132	; 0x84
 80080ca:	193a      	adds	r2, r7, r4
 80080cc:	6013      	str	r3, [r2, #0]
 80080ce:	2301      	movs	r3, #1
 80080d0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080d2:	69fb      	ldr	r3, [r7, #28]
 80080d4:	f383 8810 	msr	PRIMASK, r3
}
 80080d8:	46c0      	nop			; (mov r8, r8)
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	689a      	ldr	r2, [r3, #8]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	2101      	movs	r1, #1
 80080e6:	438a      	bics	r2, r1
 80080e8:	609a      	str	r2, [r3, #8]
 80080ea:	193b      	adds	r3, r7, r4
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80080f0:	6a3b      	ldr	r3, [r7, #32]
 80080f2:	f383 8810 	msr	PRIMASK, r3
}
 80080f6:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2280      	movs	r2, #128	; 0x80
 80080fc:	2120      	movs	r1, #32
 80080fe:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800810c:	f3ef 8310 	mrs	r3, PRIMASK
 8008110:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008112:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008114:	2480      	movs	r4, #128	; 0x80
 8008116:	193a      	adds	r2, r7, r4
 8008118:	6013      	str	r3, [r2, #0]
 800811a:	2301      	movs	r3, #1
 800811c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800811e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008120:	f383 8810 	msr	PRIMASK, r3
}
 8008124:	46c0      	nop			; (mov r8, r8)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	2110      	movs	r1, #16
 8008132:	438a      	bics	r2, r1
 8008134:	601a      	str	r2, [r3, #0]
 8008136:	193b      	adds	r3, r7, r4
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800813c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800813e:	f383 8810 	msr	PRIMASK, r3
}
 8008142:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2202      	movs	r2, #2
 8008148:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800814a:	183b      	adds	r3, r7, r0
 800814c:	881a      	ldrh	r2, [r3, #0]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	0011      	movs	r1, r2
 8008152:	0018      	movs	r0, r3
 8008154:	f000 f860 	bl	8008218 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008158:	e044      	b.n	80081e4 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800815a:	23a4      	movs	r3, #164	; 0xa4
 800815c:	18fb      	adds	r3, r7, r3
 800815e:	681a      	ldr	r2, [r3, #0]
 8008160:	2380      	movs	r3, #128	; 0x80
 8008162:	035b      	lsls	r3, r3, #13
 8008164:	4013      	ands	r3, r2
 8008166:	d010      	beq.n	800818a <HAL_UART_IRQHandler+0x556>
 8008168:	239c      	movs	r3, #156	; 0x9c
 800816a:	18fb      	adds	r3, r7, r3
 800816c:	681a      	ldr	r2, [r3, #0]
 800816e:	2380      	movs	r3, #128	; 0x80
 8008170:	03db      	lsls	r3, r3, #15
 8008172:	4013      	ands	r3, r2
 8008174:	d009      	beq.n	800818a <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	2280      	movs	r2, #128	; 0x80
 800817c:	0352      	lsls	r2, r2, #13
 800817e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	0018      	movs	r0, r3
 8008184:	f000 ffec 	bl	8009160 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008188:	e02f      	b.n	80081ea <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800818a:	23a4      	movs	r3, #164	; 0xa4
 800818c:	18fb      	adds	r3, r7, r3
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	2280      	movs	r2, #128	; 0x80
 8008192:	4013      	ands	r3, r2
 8008194:	d00f      	beq.n	80081b6 <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008196:	23a0      	movs	r3, #160	; 0xa0
 8008198:	18fb      	adds	r3, r7, r3
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	2280      	movs	r2, #128	; 0x80
 800819e:	4013      	ands	r3, r2
 80081a0:	d009      	beq.n	80081b6 <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d01e      	beq.n	80081e8 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	0010      	movs	r0, r2
 80081b2:	4798      	blx	r3
    }
    return;
 80081b4:	e018      	b.n	80081e8 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80081b6:	23a4      	movs	r3, #164	; 0xa4
 80081b8:	18fb      	adds	r3, r7, r3
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	2240      	movs	r2, #64	; 0x40
 80081be:	4013      	ands	r3, r2
 80081c0:	d013      	beq.n	80081ea <HAL_UART_IRQHandler+0x5b6>
 80081c2:	23a0      	movs	r3, #160	; 0xa0
 80081c4:	18fb      	adds	r3, r7, r3
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	2240      	movs	r2, #64	; 0x40
 80081ca:	4013      	ands	r3, r2
 80081cc:	d00d      	beq.n	80081ea <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	0018      	movs	r0, r3
 80081d2:	f000 fdd6 	bl	8008d82 <UART_EndTransmit_IT>
    return;
 80081d6:	e008      	b.n	80081ea <HAL_UART_IRQHandler+0x5b6>
      return;
 80081d8:	46c0      	nop			; (mov r8, r8)
 80081da:	e006      	b.n	80081ea <HAL_UART_IRQHandler+0x5b6>
    return;
 80081dc:	46c0      	nop			; (mov r8, r8)
 80081de:	e004      	b.n	80081ea <HAL_UART_IRQHandler+0x5b6>
      return;
 80081e0:	46c0      	nop			; (mov r8, r8)
 80081e2:	e002      	b.n	80081ea <HAL_UART_IRQHandler+0x5b6>
      return;
 80081e4:	46c0      	nop			; (mov r8, r8)
 80081e6:	e000      	b.n	80081ea <HAL_UART_IRQHandler+0x5b6>
    return;
 80081e8:	46c0      	nop			; (mov r8, r8)
  }

}
 80081ea:	46bd      	mov	sp, r7
 80081ec:	b02b      	add	sp, #172	; 0xac
 80081ee:	bd90      	pop	{r4, r7, pc}
 80081f0:	fffffeff 	.word	0xfffffeff
 80081f4:	fffffedf 	.word	0xfffffedf

080081f8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80081f8:	b580      	push	{r7, lr}
 80081fa:	b082      	sub	sp, #8
 80081fc:	af00      	add	r7, sp, #0
 80081fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008200:	46c0      	nop			; (mov r8, r8)
 8008202:	46bd      	mov	sp, r7
 8008204:	b002      	add	sp, #8
 8008206:	bd80      	pop	{r7, pc}

08008208 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b082      	sub	sp, #8
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008210:	46c0      	nop			; (mov r8, r8)
 8008212:	46bd      	mov	sp, r7
 8008214:	b002      	add	sp, #8
 8008216:	bd80      	pop	{r7, pc}

08008218 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b082      	sub	sp, #8
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
 8008220:	000a      	movs	r2, r1
 8008222:	1cbb      	adds	r3, r7, #2
 8008224:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008226:	46c0      	nop			; (mov r8, r8)
 8008228:	46bd      	mov	sp, r7
 800822a:	b002      	add	sp, #8
 800822c:	bd80      	pop	{r7, pc}
	...

08008230 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008230:	b5b0      	push	{r4, r5, r7, lr}
 8008232:	b08e      	sub	sp, #56	; 0x38
 8008234:	af00      	add	r7, sp, #0
 8008236:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008238:	231a      	movs	r3, #26
 800823a:	2218      	movs	r2, #24
 800823c:	189b      	adds	r3, r3, r2
 800823e:	19db      	adds	r3, r3, r7
 8008240:	2200      	movs	r2, #0
 8008242:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008244:	69fb      	ldr	r3, [r7, #28]
 8008246:	689a      	ldr	r2, [r3, #8]
 8008248:	69fb      	ldr	r3, [r7, #28]
 800824a:	691b      	ldr	r3, [r3, #16]
 800824c:	431a      	orrs	r2, r3
 800824e:	69fb      	ldr	r3, [r7, #28]
 8008250:	695b      	ldr	r3, [r3, #20]
 8008252:	431a      	orrs	r2, r3
 8008254:	69fb      	ldr	r3, [r7, #28]
 8008256:	69db      	ldr	r3, [r3, #28]
 8008258:	4313      	orrs	r3, r2
 800825a:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800825c:	69fb      	ldr	r3, [r7, #28]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	4ac3      	ldr	r2, [pc, #780]	; (8008570 <UART_SetConfig+0x340>)
 8008264:	4013      	ands	r3, r2
 8008266:	0019      	movs	r1, r3
 8008268:	69fb      	ldr	r3, [r7, #28]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800826e:	430a      	orrs	r2, r1
 8008270:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008272:	69fb      	ldr	r3, [r7, #28]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	4abe      	ldr	r2, [pc, #760]	; (8008574 <UART_SetConfig+0x344>)
 800827a:	4013      	ands	r3, r2
 800827c:	0019      	movs	r1, r3
 800827e:	69fb      	ldr	r3, [r7, #28]
 8008280:	68da      	ldr	r2, [r3, #12]
 8008282:	69fb      	ldr	r3, [r7, #28]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	430a      	orrs	r2, r1
 8008288:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800828a:	69fb      	ldr	r3, [r7, #28]
 800828c:	699b      	ldr	r3, [r3, #24]
 800828e:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008290:	69fb      	ldr	r3, [r7, #28]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	4ab8      	ldr	r2, [pc, #736]	; (8008578 <UART_SetConfig+0x348>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d004      	beq.n	80082a4 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800829a:	69fb      	ldr	r3, [r7, #28]
 800829c:	6a1b      	ldr	r3, [r3, #32]
 800829e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082a0:	4313      	orrs	r3, r2
 80082a2:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80082a4:	69fb      	ldr	r3, [r7, #28]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	689b      	ldr	r3, [r3, #8]
 80082aa:	4ab4      	ldr	r2, [pc, #720]	; (800857c <UART_SetConfig+0x34c>)
 80082ac:	4013      	ands	r3, r2
 80082ae:	0019      	movs	r1, r3
 80082b0:	69fb      	ldr	r3, [r7, #28]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80082b6:	430a      	orrs	r2, r1
 80082b8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80082ba:	69fb      	ldr	r3, [r7, #28]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4ab0      	ldr	r2, [pc, #704]	; (8008580 <UART_SetConfig+0x350>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d131      	bne.n	8008328 <UART_SetConfig+0xf8>
 80082c4:	4baf      	ldr	r3, [pc, #700]	; (8008584 <UART_SetConfig+0x354>)
 80082c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80082c8:	2203      	movs	r2, #3
 80082ca:	4013      	ands	r3, r2
 80082cc:	2b03      	cmp	r3, #3
 80082ce:	d01d      	beq.n	800830c <UART_SetConfig+0xdc>
 80082d0:	d823      	bhi.n	800831a <UART_SetConfig+0xea>
 80082d2:	2b02      	cmp	r3, #2
 80082d4:	d00c      	beq.n	80082f0 <UART_SetConfig+0xc0>
 80082d6:	d820      	bhi.n	800831a <UART_SetConfig+0xea>
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d002      	beq.n	80082e2 <UART_SetConfig+0xb2>
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d00e      	beq.n	80082fe <UART_SetConfig+0xce>
 80082e0:	e01b      	b.n	800831a <UART_SetConfig+0xea>
 80082e2:	231b      	movs	r3, #27
 80082e4:	2218      	movs	r2, #24
 80082e6:	189b      	adds	r3, r3, r2
 80082e8:	19db      	adds	r3, r3, r7
 80082ea:	2201      	movs	r2, #1
 80082ec:	701a      	strb	r2, [r3, #0]
 80082ee:	e0b4      	b.n	800845a <UART_SetConfig+0x22a>
 80082f0:	231b      	movs	r3, #27
 80082f2:	2218      	movs	r2, #24
 80082f4:	189b      	adds	r3, r3, r2
 80082f6:	19db      	adds	r3, r3, r7
 80082f8:	2202      	movs	r2, #2
 80082fa:	701a      	strb	r2, [r3, #0]
 80082fc:	e0ad      	b.n	800845a <UART_SetConfig+0x22a>
 80082fe:	231b      	movs	r3, #27
 8008300:	2218      	movs	r2, #24
 8008302:	189b      	adds	r3, r3, r2
 8008304:	19db      	adds	r3, r3, r7
 8008306:	2204      	movs	r2, #4
 8008308:	701a      	strb	r2, [r3, #0]
 800830a:	e0a6      	b.n	800845a <UART_SetConfig+0x22a>
 800830c:	231b      	movs	r3, #27
 800830e:	2218      	movs	r2, #24
 8008310:	189b      	adds	r3, r3, r2
 8008312:	19db      	adds	r3, r3, r7
 8008314:	2208      	movs	r2, #8
 8008316:	701a      	strb	r2, [r3, #0]
 8008318:	e09f      	b.n	800845a <UART_SetConfig+0x22a>
 800831a:	231b      	movs	r3, #27
 800831c:	2218      	movs	r2, #24
 800831e:	189b      	adds	r3, r3, r2
 8008320:	19db      	adds	r3, r3, r7
 8008322:	2210      	movs	r2, #16
 8008324:	701a      	strb	r2, [r3, #0]
 8008326:	e098      	b.n	800845a <UART_SetConfig+0x22a>
 8008328:	69fb      	ldr	r3, [r7, #28]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a96      	ldr	r2, [pc, #600]	; (8008588 <UART_SetConfig+0x358>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d131      	bne.n	8008396 <UART_SetConfig+0x166>
 8008332:	4b94      	ldr	r3, [pc, #592]	; (8008584 <UART_SetConfig+0x354>)
 8008334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008336:	220c      	movs	r2, #12
 8008338:	4013      	ands	r3, r2
 800833a:	2b0c      	cmp	r3, #12
 800833c:	d01d      	beq.n	800837a <UART_SetConfig+0x14a>
 800833e:	d823      	bhi.n	8008388 <UART_SetConfig+0x158>
 8008340:	2b08      	cmp	r3, #8
 8008342:	d00c      	beq.n	800835e <UART_SetConfig+0x12e>
 8008344:	d820      	bhi.n	8008388 <UART_SetConfig+0x158>
 8008346:	2b00      	cmp	r3, #0
 8008348:	d002      	beq.n	8008350 <UART_SetConfig+0x120>
 800834a:	2b04      	cmp	r3, #4
 800834c:	d00e      	beq.n	800836c <UART_SetConfig+0x13c>
 800834e:	e01b      	b.n	8008388 <UART_SetConfig+0x158>
 8008350:	231b      	movs	r3, #27
 8008352:	2218      	movs	r2, #24
 8008354:	189b      	adds	r3, r3, r2
 8008356:	19db      	adds	r3, r3, r7
 8008358:	2200      	movs	r2, #0
 800835a:	701a      	strb	r2, [r3, #0]
 800835c:	e07d      	b.n	800845a <UART_SetConfig+0x22a>
 800835e:	231b      	movs	r3, #27
 8008360:	2218      	movs	r2, #24
 8008362:	189b      	adds	r3, r3, r2
 8008364:	19db      	adds	r3, r3, r7
 8008366:	2202      	movs	r2, #2
 8008368:	701a      	strb	r2, [r3, #0]
 800836a:	e076      	b.n	800845a <UART_SetConfig+0x22a>
 800836c:	231b      	movs	r3, #27
 800836e:	2218      	movs	r2, #24
 8008370:	189b      	adds	r3, r3, r2
 8008372:	19db      	adds	r3, r3, r7
 8008374:	2204      	movs	r2, #4
 8008376:	701a      	strb	r2, [r3, #0]
 8008378:	e06f      	b.n	800845a <UART_SetConfig+0x22a>
 800837a:	231b      	movs	r3, #27
 800837c:	2218      	movs	r2, #24
 800837e:	189b      	adds	r3, r3, r2
 8008380:	19db      	adds	r3, r3, r7
 8008382:	2208      	movs	r2, #8
 8008384:	701a      	strb	r2, [r3, #0]
 8008386:	e068      	b.n	800845a <UART_SetConfig+0x22a>
 8008388:	231b      	movs	r3, #27
 800838a:	2218      	movs	r2, #24
 800838c:	189b      	adds	r3, r3, r2
 800838e:	19db      	adds	r3, r3, r7
 8008390:	2210      	movs	r2, #16
 8008392:	701a      	strb	r2, [r3, #0]
 8008394:	e061      	b.n	800845a <UART_SetConfig+0x22a>
 8008396:	69fb      	ldr	r3, [r7, #28]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	4a7c      	ldr	r2, [pc, #496]	; (800858c <UART_SetConfig+0x35c>)
 800839c:	4293      	cmp	r3, r2
 800839e:	d106      	bne.n	80083ae <UART_SetConfig+0x17e>
 80083a0:	231b      	movs	r3, #27
 80083a2:	2218      	movs	r2, #24
 80083a4:	189b      	adds	r3, r3, r2
 80083a6:	19db      	adds	r3, r3, r7
 80083a8:	2200      	movs	r2, #0
 80083aa:	701a      	strb	r2, [r3, #0]
 80083ac:	e055      	b.n	800845a <UART_SetConfig+0x22a>
 80083ae:	69fb      	ldr	r3, [r7, #28]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a77      	ldr	r2, [pc, #476]	; (8008590 <UART_SetConfig+0x360>)
 80083b4:	4293      	cmp	r3, r2
 80083b6:	d106      	bne.n	80083c6 <UART_SetConfig+0x196>
 80083b8:	231b      	movs	r3, #27
 80083ba:	2218      	movs	r2, #24
 80083bc:	189b      	adds	r3, r3, r2
 80083be:	19db      	adds	r3, r3, r7
 80083c0:	2200      	movs	r2, #0
 80083c2:	701a      	strb	r2, [r3, #0]
 80083c4:	e049      	b.n	800845a <UART_SetConfig+0x22a>
 80083c6:	69fb      	ldr	r3, [r7, #28]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	4a6b      	ldr	r2, [pc, #428]	; (8008578 <UART_SetConfig+0x348>)
 80083cc:	4293      	cmp	r3, r2
 80083ce:	d13e      	bne.n	800844e <UART_SetConfig+0x21e>
 80083d0:	4b6c      	ldr	r3, [pc, #432]	; (8008584 <UART_SetConfig+0x354>)
 80083d2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80083d4:	23c0      	movs	r3, #192	; 0xc0
 80083d6:	011b      	lsls	r3, r3, #4
 80083d8:	4013      	ands	r3, r2
 80083da:	22c0      	movs	r2, #192	; 0xc0
 80083dc:	0112      	lsls	r2, r2, #4
 80083de:	4293      	cmp	r3, r2
 80083e0:	d027      	beq.n	8008432 <UART_SetConfig+0x202>
 80083e2:	22c0      	movs	r2, #192	; 0xc0
 80083e4:	0112      	lsls	r2, r2, #4
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d82a      	bhi.n	8008440 <UART_SetConfig+0x210>
 80083ea:	2280      	movs	r2, #128	; 0x80
 80083ec:	0112      	lsls	r2, r2, #4
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d011      	beq.n	8008416 <UART_SetConfig+0x1e6>
 80083f2:	2280      	movs	r2, #128	; 0x80
 80083f4:	0112      	lsls	r2, r2, #4
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d822      	bhi.n	8008440 <UART_SetConfig+0x210>
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d004      	beq.n	8008408 <UART_SetConfig+0x1d8>
 80083fe:	2280      	movs	r2, #128	; 0x80
 8008400:	00d2      	lsls	r2, r2, #3
 8008402:	4293      	cmp	r3, r2
 8008404:	d00e      	beq.n	8008424 <UART_SetConfig+0x1f4>
 8008406:	e01b      	b.n	8008440 <UART_SetConfig+0x210>
 8008408:	231b      	movs	r3, #27
 800840a:	2218      	movs	r2, #24
 800840c:	189b      	adds	r3, r3, r2
 800840e:	19db      	adds	r3, r3, r7
 8008410:	2200      	movs	r2, #0
 8008412:	701a      	strb	r2, [r3, #0]
 8008414:	e021      	b.n	800845a <UART_SetConfig+0x22a>
 8008416:	231b      	movs	r3, #27
 8008418:	2218      	movs	r2, #24
 800841a:	189b      	adds	r3, r3, r2
 800841c:	19db      	adds	r3, r3, r7
 800841e:	2202      	movs	r2, #2
 8008420:	701a      	strb	r2, [r3, #0]
 8008422:	e01a      	b.n	800845a <UART_SetConfig+0x22a>
 8008424:	231b      	movs	r3, #27
 8008426:	2218      	movs	r2, #24
 8008428:	189b      	adds	r3, r3, r2
 800842a:	19db      	adds	r3, r3, r7
 800842c:	2204      	movs	r2, #4
 800842e:	701a      	strb	r2, [r3, #0]
 8008430:	e013      	b.n	800845a <UART_SetConfig+0x22a>
 8008432:	231b      	movs	r3, #27
 8008434:	2218      	movs	r2, #24
 8008436:	189b      	adds	r3, r3, r2
 8008438:	19db      	adds	r3, r3, r7
 800843a:	2208      	movs	r2, #8
 800843c:	701a      	strb	r2, [r3, #0]
 800843e:	e00c      	b.n	800845a <UART_SetConfig+0x22a>
 8008440:	231b      	movs	r3, #27
 8008442:	2218      	movs	r2, #24
 8008444:	189b      	adds	r3, r3, r2
 8008446:	19db      	adds	r3, r3, r7
 8008448:	2210      	movs	r2, #16
 800844a:	701a      	strb	r2, [r3, #0]
 800844c:	e005      	b.n	800845a <UART_SetConfig+0x22a>
 800844e:	231b      	movs	r3, #27
 8008450:	2218      	movs	r2, #24
 8008452:	189b      	adds	r3, r3, r2
 8008454:	19db      	adds	r3, r3, r7
 8008456:	2210      	movs	r2, #16
 8008458:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800845a:	69fb      	ldr	r3, [r7, #28]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	4a46      	ldr	r2, [pc, #280]	; (8008578 <UART_SetConfig+0x348>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d000      	beq.n	8008466 <UART_SetConfig+0x236>
 8008464:	e09a      	b.n	800859c <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008466:	231b      	movs	r3, #27
 8008468:	2218      	movs	r2, #24
 800846a:	189b      	adds	r3, r3, r2
 800846c:	19db      	adds	r3, r3, r7
 800846e:	781b      	ldrb	r3, [r3, #0]
 8008470:	2b08      	cmp	r3, #8
 8008472:	d01d      	beq.n	80084b0 <UART_SetConfig+0x280>
 8008474:	dc20      	bgt.n	80084b8 <UART_SetConfig+0x288>
 8008476:	2b04      	cmp	r3, #4
 8008478:	d015      	beq.n	80084a6 <UART_SetConfig+0x276>
 800847a:	dc1d      	bgt.n	80084b8 <UART_SetConfig+0x288>
 800847c:	2b00      	cmp	r3, #0
 800847e:	d002      	beq.n	8008486 <UART_SetConfig+0x256>
 8008480:	2b02      	cmp	r3, #2
 8008482:	d005      	beq.n	8008490 <UART_SetConfig+0x260>
 8008484:	e018      	b.n	80084b8 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008486:	f7fd ff67 	bl	8006358 <HAL_RCC_GetPCLK1Freq>
 800848a:	0003      	movs	r3, r0
 800848c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800848e:	e01c      	b.n	80084ca <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008490:	4b3c      	ldr	r3, [pc, #240]	; (8008584 <UART_SetConfig+0x354>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	2210      	movs	r2, #16
 8008496:	4013      	ands	r3, r2
 8008498:	d002      	beq.n	80084a0 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800849a:	4b3e      	ldr	r3, [pc, #248]	; (8008594 <UART_SetConfig+0x364>)
 800849c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800849e:	e014      	b.n	80084ca <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80084a0:	4b3d      	ldr	r3, [pc, #244]	; (8008598 <UART_SetConfig+0x368>)
 80084a2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80084a4:	e011      	b.n	80084ca <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084a6:	f7fd fea7 	bl	80061f8 <HAL_RCC_GetSysClockFreq>
 80084aa:	0003      	movs	r3, r0
 80084ac:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80084ae:	e00c      	b.n	80084ca <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084b0:	2380      	movs	r3, #128	; 0x80
 80084b2:	021b      	lsls	r3, r3, #8
 80084b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80084b6:	e008      	b.n	80084ca <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80084b8:	2300      	movs	r3, #0
 80084ba:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80084bc:	231a      	movs	r3, #26
 80084be:	2218      	movs	r2, #24
 80084c0:	189b      	adds	r3, r3, r2
 80084c2:	19db      	adds	r3, r3, r7
 80084c4:	2201      	movs	r2, #1
 80084c6:	701a      	strb	r2, [r3, #0]
        break;
 80084c8:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80084ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d100      	bne.n	80084d2 <UART_SetConfig+0x2a2>
 80084d0:	e133      	b.n	800873a <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80084d2:	69fb      	ldr	r3, [r7, #28]
 80084d4:	685a      	ldr	r2, [r3, #4]
 80084d6:	0013      	movs	r3, r2
 80084d8:	005b      	lsls	r3, r3, #1
 80084da:	189b      	adds	r3, r3, r2
 80084dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084de:	429a      	cmp	r2, r3
 80084e0:	d305      	bcc.n	80084ee <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 80084e2:	69fb      	ldr	r3, [r7, #28]
 80084e4:	685b      	ldr	r3, [r3, #4]
 80084e6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80084e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80084ea:	429a      	cmp	r2, r3
 80084ec:	d906      	bls.n	80084fc <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 80084ee:	231a      	movs	r3, #26
 80084f0:	2218      	movs	r2, #24
 80084f2:	189b      	adds	r3, r3, r2
 80084f4:	19db      	adds	r3, r3, r7
 80084f6:	2201      	movs	r2, #1
 80084f8:	701a      	strb	r2, [r3, #0]
 80084fa:	e11e      	b.n	800873a <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80084fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084fe:	613b      	str	r3, [r7, #16]
 8008500:	2300      	movs	r3, #0
 8008502:	617b      	str	r3, [r7, #20]
 8008504:	6939      	ldr	r1, [r7, #16]
 8008506:	697a      	ldr	r2, [r7, #20]
 8008508:	000b      	movs	r3, r1
 800850a:	0e1b      	lsrs	r3, r3, #24
 800850c:	0010      	movs	r0, r2
 800850e:	0205      	lsls	r5, r0, #8
 8008510:	431d      	orrs	r5, r3
 8008512:	000b      	movs	r3, r1
 8008514:	021c      	lsls	r4, r3, #8
 8008516:	69fb      	ldr	r3, [r7, #28]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	085b      	lsrs	r3, r3, #1
 800851c:	60bb      	str	r3, [r7, #8]
 800851e:	2300      	movs	r3, #0
 8008520:	60fb      	str	r3, [r7, #12]
 8008522:	68b8      	ldr	r0, [r7, #8]
 8008524:	68f9      	ldr	r1, [r7, #12]
 8008526:	1900      	adds	r0, r0, r4
 8008528:	4169      	adcs	r1, r5
 800852a:	69fb      	ldr	r3, [r7, #28]
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	603b      	str	r3, [r7, #0]
 8008530:	2300      	movs	r3, #0
 8008532:	607b      	str	r3, [r7, #4]
 8008534:	683a      	ldr	r2, [r7, #0]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f7f7 ffc0 	bl	80004bc <__aeabi_uldivmod>
 800853c:	0002      	movs	r2, r0
 800853e:	000b      	movs	r3, r1
 8008540:	0013      	movs	r3, r2
 8008542:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008544:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008546:	23c0      	movs	r3, #192	; 0xc0
 8008548:	009b      	lsls	r3, r3, #2
 800854a:	429a      	cmp	r2, r3
 800854c:	d309      	bcc.n	8008562 <UART_SetConfig+0x332>
 800854e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008550:	2380      	movs	r3, #128	; 0x80
 8008552:	035b      	lsls	r3, r3, #13
 8008554:	429a      	cmp	r2, r3
 8008556:	d204      	bcs.n	8008562 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8008558:	69fb      	ldr	r3, [r7, #28]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800855e:	60da      	str	r2, [r3, #12]
 8008560:	e0eb      	b.n	800873a <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8008562:	231a      	movs	r3, #26
 8008564:	2218      	movs	r2, #24
 8008566:	189b      	adds	r3, r3, r2
 8008568:	19db      	adds	r3, r3, r7
 800856a:	2201      	movs	r2, #1
 800856c:	701a      	strb	r2, [r3, #0]
 800856e:	e0e4      	b.n	800873a <UART_SetConfig+0x50a>
 8008570:	efff69f3 	.word	0xefff69f3
 8008574:	ffffcfff 	.word	0xffffcfff
 8008578:	40004800 	.word	0x40004800
 800857c:	fffff4ff 	.word	0xfffff4ff
 8008580:	40013800 	.word	0x40013800
 8008584:	40021000 	.word	0x40021000
 8008588:	40004400 	.word	0x40004400
 800858c:	40004c00 	.word	0x40004c00
 8008590:	40005000 	.word	0x40005000
 8008594:	003d0900 	.word	0x003d0900
 8008598:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800859c:	69fb      	ldr	r3, [r7, #28]
 800859e:	69da      	ldr	r2, [r3, #28]
 80085a0:	2380      	movs	r3, #128	; 0x80
 80085a2:	021b      	lsls	r3, r3, #8
 80085a4:	429a      	cmp	r2, r3
 80085a6:	d000      	beq.n	80085aa <UART_SetConfig+0x37a>
 80085a8:	e070      	b.n	800868c <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 80085aa:	231b      	movs	r3, #27
 80085ac:	2218      	movs	r2, #24
 80085ae:	189b      	adds	r3, r3, r2
 80085b0:	19db      	adds	r3, r3, r7
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	2b08      	cmp	r3, #8
 80085b6:	d822      	bhi.n	80085fe <UART_SetConfig+0x3ce>
 80085b8:	009a      	lsls	r2, r3, #2
 80085ba:	4b67      	ldr	r3, [pc, #412]	; (8008758 <UART_SetConfig+0x528>)
 80085bc:	18d3      	adds	r3, r2, r3
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085c2:	f7fd fec9 	bl	8006358 <HAL_RCC_GetPCLK1Freq>
 80085c6:	0003      	movs	r3, r0
 80085c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80085ca:	e021      	b.n	8008610 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085cc:	f7fd feda 	bl	8006384 <HAL_RCC_GetPCLK2Freq>
 80085d0:	0003      	movs	r3, r0
 80085d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80085d4:	e01c      	b.n	8008610 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80085d6:	4b61      	ldr	r3, [pc, #388]	; (800875c <UART_SetConfig+0x52c>)
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2210      	movs	r2, #16
 80085dc:	4013      	ands	r3, r2
 80085de:	d002      	beq.n	80085e6 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80085e0:	4b5f      	ldr	r3, [pc, #380]	; (8008760 <UART_SetConfig+0x530>)
 80085e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80085e4:	e014      	b.n	8008610 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 80085e6:	4b5f      	ldr	r3, [pc, #380]	; (8008764 <UART_SetConfig+0x534>)
 80085e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80085ea:	e011      	b.n	8008610 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085ec:	f7fd fe04 	bl	80061f8 <HAL_RCC_GetSysClockFreq>
 80085f0:	0003      	movs	r3, r0
 80085f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80085f4:	e00c      	b.n	8008610 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085f6:	2380      	movs	r3, #128	; 0x80
 80085f8:	021b      	lsls	r3, r3, #8
 80085fa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80085fc:	e008      	b.n	8008610 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 80085fe:	2300      	movs	r3, #0
 8008600:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8008602:	231a      	movs	r3, #26
 8008604:	2218      	movs	r2, #24
 8008606:	189b      	adds	r3, r3, r2
 8008608:	19db      	adds	r3, r3, r7
 800860a:	2201      	movs	r2, #1
 800860c:	701a      	strb	r2, [r3, #0]
        break;
 800860e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008612:	2b00      	cmp	r3, #0
 8008614:	d100      	bne.n	8008618 <UART_SetConfig+0x3e8>
 8008616:	e090      	b.n	800873a <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008618:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800861a:	005a      	lsls	r2, r3, #1
 800861c:	69fb      	ldr	r3, [r7, #28]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	085b      	lsrs	r3, r3, #1
 8008622:	18d2      	adds	r2, r2, r3
 8008624:	69fb      	ldr	r3, [r7, #28]
 8008626:	685b      	ldr	r3, [r3, #4]
 8008628:	0019      	movs	r1, r3
 800862a:	0010      	movs	r0, r2
 800862c:	f7f7 fd92 	bl	8000154 <__udivsi3>
 8008630:	0003      	movs	r3, r0
 8008632:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008634:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008636:	2b0f      	cmp	r3, #15
 8008638:	d921      	bls.n	800867e <UART_SetConfig+0x44e>
 800863a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800863c:	2380      	movs	r3, #128	; 0x80
 800863e:	025b      	lsls	r3, r3, #9
 8008640:	429a      	cmp	r2, r3
 8008642:	d21c      	bcs.n	800867e <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008646:	b29a      	uxth	r2, r3
 8008648:	200e      	movs	r0, #14
 800864a:	2418      	movs	r4, #24
 800864c:	1903      	adds	r3, r0, r4
 800864e:	19db      	adds	r3, r3, r7
 8008650:	210f      	movs	r1, #15
 8008652:	438a      	bics	r2, r1
 8008654:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008658:	085b      	lsrs	r3, r3, #1
 800865a:	b29b      	uxth	r3, r3
 800865c:	2207      	movs	r2, #7
 800865e:	4013      	ands	r3, r2
 8008660:	b299      	uxth	r1, r3
 8008662:	1903      	adds	r3, r0, r4
 8008664:	19db      	adds	r3, r3, r7
 8008666:	1902      	adds	r2, r0, r4
 8008668:	19d2      	adds	r2, r2, r7
 800866a:	8812      	ldrh	r2, [r2, #0]
 800866c:	430a      	orrs	r2, r1
 800866e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008670:	69fb      	ldr	r3, [r7, #28]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	1902      	adds	r2, r0, r4
 8008676:	19d2      	adds	r2, r2, r7
 8008678:	8812      	ldrh	r2, [r2, #0]
 800867a:	60da      	str	r2, [r3, #12]
 800867c:	e05d      	b.n	800873a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800867e:	231a      	movs	r3, #26
 8008680:	2218      	movs	r2, #24
 8008682:	189b      	adds	r3, r3, r2
 8008684:	19db      	adds	r3, r3, r7
 8008686:	2201      	movs	r2, #1
 8008688:	701a      	strb	r2, [r3, #0]
 800868a:	e056      	b.n	800873a <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 800868c:	231b      	movs	r3, #27
 800868e:	2218      	movs	r2, #24
 8008690:	189b      	adds	r3, r3, r2
 8008692:	19db      	adds	r3, r3, r7
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	2b08      	cmp	r3, #8
 8008698:	d822      	bhi.n	80086e0 <UART_SetConfig+0x4b0>
 800869a:	009a      	lsls	r2, r3, #2
 800869c:	4b32      	ldr	r3, [pc, #200]	; (8008768 <UART_SetConfig+0x538>)
 800869e:	18d3      	adds	r3, r2, r3
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086a4:	f7fd fe58 	bl	8006358 <HAL_RCC_GetPCLK1Freq>
 80086a8:	0003      	movs	r3, r0
 80086aa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80086ac:	e021      	b.n	80086f2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086ae:	f7fd fe69 	bl	8006384 <HAL_RCC_GetPCLK2Freq>
 80086b2:	0003      	movs	r3, r0
 80086b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80086b6:	e01c      	b.n	80086f2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80086b8:	4b28      	ldr	r3, [pc, #160]	; (800875c <UART_SetConfig+0x52c>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	2210      	movs	r2, #16
 80086be:	4013      	ands	r3, r2
 80086c0:	d002      	beq.n	80086c8 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80086c2:	4b27      	ldr	r3, [pc, #156]	; (8008760 <UART_SetConfig+0x530>)
 80086c4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80086c6:	e014      	b.n	80086f2 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 80086c8:	4b26      	ldr	r3, [pc, #152]	; (8008764 <UART_SetConfig+0x534>)
 80086ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80086cc:	e011      	b.n	80086f2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80086ce:	f7fd fd93 	bl	80061f8 <HAL_RCC_GetSysClockFreq>
 80086d2:	0003      	movs	r3, r0
 80086d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80086d6:	e00c      	b.n	80086f2 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80086d8:	2380      	movs	r3, #128	; 0x80
 80086da:	021b      	lsls	r3, r3, #8
 80086dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80086de:	e008      	b.n	80086f2 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 80086e0:	2300      	movs	r3, #0
 80086e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80086e4:	231a      	movs	r3, #26
 80086e6:	2218      	movs	r2, #24
 80086e8:	189b      	adds	r3, r3, r2
 80086ea:	19db      	adds	r3, r3, r7
 80086ec:	2201      	movs	r2, #1
 80086ee:	701a      	strb	r2, [r3, #0]
        break;
 80086f0:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80086f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d020      	beq.n	800873a <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	085a      	lsrs	r2, r3, #1
 80086fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008700:	18d2      	adds	r2, r2, r3
 8008702:	69fb      	ldr	r3, [r7, #28]
 8008704:	685b      	ldr	r3, [r3, #4]
 8008706:	0019      	movs	r1, r3
 8008708:	0010      	movs	r0, r2
 800870a:	f7f7 fd23 	bl	8000154 <__udivsi3>
 800870e:	0003      	movs	r3, r0
 8008710:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008714:	2b0f      	cmp	r3, #15
 8008716:	d90a      	bls.n	800872e <UART_SetConfig+0x4fe>
 8008718:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800871a:	2380      	movs	r3, #128	; 0x80
 800871c:	025b      	lsls	r3, r3, #9
 800871e:	429a      	cmp	r2, r3
 8008720:	d205      	bcs.n	800872e <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008722:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008724:	b29a      	uxth	r2, r3
 8008726:	69fb      	ldr	r3, [r7, #28]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	60da      	str	r2, [r3, #12]
 800872c:	e005      	b.n	800873a <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800872e:	231a      	movs	r3, #26
 8008730:	2218      	movs	r2, #24
 8008732:	189b      	adds	r3, r3, r2
 8008734:	19db      	adds	r3, r3, r7
 8008736:	2201      	movs	r2, #1
 8008738:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800873a:	69fb      	ldr	r3, [r7, #28]
 800873c:	2200      	movs	r2, #0
 800873e:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008740:	69fb      	ldr	r3, [r7, #28]
 8008742:	2200      	movs	r2, #0
 8008744:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8008746:	231a      	movs	r3, #26
 8008748:	2218      	movs	r2, #24
 800874a:	189b      	adds	r3, r3, r2
 800874c:	19db      	adds	r3, r3, r7
 800874e:	781b      	ldrb	r3, [r3, #0]
}
 8008750:	0018      	movs	r0, r3
 8008752:	46bd      	mov	sp, r7
 8008754:	b00e      	add	sp, #56	; 0x38
 8008756:	bdb0      	pop	{r4, r5, r7, pc}
 8008758:	0800c83c 	.word	0x0800c83c
 800875c:	40021000 	.word	0x40021000
 8008760:	003d0900 	.word	0x003d0900
 8008764:	00f42400 	.word	0x00f42400
 8008768:	0800c860 	.word	0x0800c860

0800876c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800876c:	b580      	push	{r7, lr}
 800876e:	b082      	sub	sp, #8
 8008770:	af00      	add	r7, sp, #0
 8008772:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008778:	2201      	movs	r2, #1
 800877a:	4013      	ands	r3, r2
 800877c:	d00b      	beq.n	8008796 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	685b      	ldr	r3, [r3, #4]
 8008784:	4a4a      	ldr	r2, [pc, #296]	; (80088b0 <UART_AdvFeatureConfig+0x144>)
 8008786:	4013      	ands	r3, r2
 8008788:	0019      	movs	r1, r3
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	430a      	orrs	r2, r1
 8008794:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800879a:	2202      	movs	r2, #2
 800879c:	4013      	ands	r3, r2
 800879e:	d00b      	beq.n	80087b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	4a43      	ldr	r2, [pc, #268]	; (80088b4 <UART_AdvFeatureConfig+0x148>)
 80087a8:	4013      	ands	r3, r2
 80087aa:	0019      	movs	r1, r3
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	430a      	orrs	r2, r1
 80087b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087bc:	2204      	movs	r2, #4
 80087be:	4013      	ands	r3, r2
 80087c0:	d00b      	beq.n	80087da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	685b      	ldr	r3, [r3, #4]
 80087c8:	4a3b      	ldr	r2, [pc, #236]	; (80088b8 <UART_AdvFeatureConfig+0x14c>)
 80087ca:	4013      	ands	r3, r2
 80087cc:	0019      	movs	r1, r3
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	430a      	orrs	r2, r1
 80087d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087de:	2208      	movs	r2, #8
 80087e0:	4013      	ands	r3, r2
 80087e2:	d00b      	beq.n	80087fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	685b      	ldr	r3, [r3, #4]
 80087ea:	4a34      	ldr	r2, [pc, #208]	; (80088bc <UART_AdvFeatureConfig+0x150>)
 80087ec:	4013      	ands	r3, r2
 80087ee:	0019      	movs	r1, r3
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	430a      	orrs	r2, r1
 80087fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008800:	2210      	movs	r2, #16
 8008802:	4013      	ands	r3, r2
 8008804:	d00b      	beq.n	800881e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	689b      	ldr	r3, [r3, #8]
 800880c:	4a2c      	ldr	r2, [pc, #176]	; (80088c0 <UART_AdvFeatureConfig+0x154>)
 800880e:	4013      	ands	r3, r2
 8008810:	0019      	movs	r1, r3
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	430a      	orrs	r2, r1
 800881c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008822:	2220      	movs	r2, #32
 8008824:	4013      	ands	r3, r2
 8008826:	d00b      	beq.n	8008840 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	689b      	ldr	r3, [r3, #8]
 800882e:	4a25      	ldr	r2, [pc, #148]	; (80088c4 <UART_AdvFeatureConfig+0x158>)
 8008830:	4013      	ands	r3, r2
 8008832:	0019      	movs	r1, r3
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	430a      	orrs	r2, r1
 800883e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008844:	2240      	movs	r2, #64	; 0x40
 8008846:	4013      	ands	r3, r2
 8008848:	d01d      	beq.n	8008886 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	685b      	ldr	r3, [r3, #4]
 8008850:	4a1d      	ldr	r2, [pc, #116]	; (80088c8 <UART_AdvFeatureConfig+0x15c>)
 8008852:	4013      	ands	r3, r2
 8008854:	0019      	movs	r1, r3
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	430a      	orrs	r2, r1
 8008860:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008866:	2380      	movs	r3, #128	; 0x80
 8008868:	035b      	lsls	r3, r3, #13
 800886a:	429a      	cmp	r2, r3
 800886c:	d10b      	bne.n	8008886 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	4a15      	ldr	r2, [pc, #84]	; (80088cc <UART_AdvFeatureConfig+0x160>)
 8008876:	4013      	ands	r3, r2
 8008878:	0019      	movs	r1, r3
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	430a      	orrs	r2, r1
 8008884:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800888a:	2280      	movs	r2, #128	; 0x80
 800888c:	4013      	ands	r3, r2
 800888e:	d00b      	beq.n	80088a8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	4a0e      	ldr	r2, [pc, #56]	; (80088d0 <UART_AdvFeatureConfig+0x164>)
 8008898:	4013      	ands	r3, r2
 800889a:	0019      	movs	r1, r3
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	430a      	orrs	r2, r1
 80088a6:	605a      	str	r2, [r3, #4]
  }
}
 80088a8:	46c0      	nop			; (mov r8, r8)
 80088aa:	46bd      	mov	sp, r7
 80088ac:	b002      	add	sp, #8
 80088ae:	bd80      	pop	{r7, pc}
 80088b0:	fffdffff 	.word	0xfffdffff
 80088b4:	fffeffff 	.word	0xfffeffff
 80088b8:	fffbffff 	.word	0xfffbffff
 80088bc:	ffff7fff 	.word	0xffff7fff
 80088c0:	ffffefff 	.word	0xffffefff
 80088c4:	ffffdfff 	.word	0xffffdfff
 80088c8:	ffefffff 	.word	0xffefffff
 80088cc:	ff9fffff 	.word	0xff9fffff
 80088d0:	fff7ffff 	.word	0xfff7ffff

080088d4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80088d4:	b580      	push	{r7, lr}
 80088d6:	b092      	sub	sp, #72	; 0x48
 80088d8:	af02      	add	r7, sp, #8
 80088da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	2284      	movs	r2, #132	; 0x84
 80088e0:	2100      	movs	r1, #0
 80088e2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80088e4:	f7fc fc20 	bl	8005128 <HAL_GetTick>
 80088e8:	0003      	movs	r3, r0
 80088ea:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	2208      	movs	r2, #8
 80088f4:	4013      	ands	r3, r2
 80088f6:	2b08      	cmp	r3, #8
 80088f8:	d12c      	bne.n	8008954 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80088fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088fc:	2280      	movs	r2, #128	; 0x80
 80088fe:	0391      	lsls	r1, r2, #14
 8008900:	6878      	ldr	r0, [r7, #4]
 8008902:	4a46      	ldr	r2, [pc, #280]	; (8008a1c <UART_CheckIdleState+0x148>)
 8008904:	9200      	str	r2, [sp, #0]
 8008906:	2200      	movs	r2, #0
 8008908:	f000 f88c 	bl	8008a24 <UART_WaitOnFlagUntilTimeout>
 800890c:	1e03      	subs	r3, r0, #0
 800890e:	d021      	beq.n	8008954 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008910:	f3ef 8310 	mrs	r3, PRIMASK
 8008914:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008918:	63bb      	str	r3, [r7, #56]	; 0x38
 800891a:	2301      	movs	r3, #1
 800891c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800891e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008920:	f383 8810 	msr	PRIMASK, r3
}
 8008924:	46c0      	nop			; (mov r8, r8)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	681a      	ldr	r2, [r3, #0]
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	2180      	movs	r1, #128	; 0x80
 8008932:	438a      	bics	r2, r1
 8008934:	601a      	str	r2, [r3, #0]
 8008936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008938:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800893a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800893c:	f383 8810 	msr	PRIMASK, r3
}
 8008940:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	2220      	movs	r2, #32
 8008946:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2278      	movs	r2, #120	; 0x78
 800894c:	2100      	movs	r1, #0
 800894e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008950:	2303      	movs	r3, #3
 8008952:	e05f      	b.n	8008a14 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2204      	movs	r2, #4
 800895c:	4013      	ands	r3, r2
 800895e:	2b04      	cmp	r3, #4
 8008960:	d146      	bne.n	80089f0 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008962:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008964:	2280      	movs	r2, #128	; 0x80
 8008966:	03d1      	lsls	r1, r2, #15
 8008968:	6878      	ldr	r0, [r7, #4]
 800896a:	4a2c      	ldr	r2, [pc, #176]	; (8008a1c <UART_CheckIdleState+0x148>)
 800896c:	9200      	str	r2, [sp, #0]
 800896e:	2200      	movs	r2, #0
 8008970:	f000 f858 	bl	8008a24 <UART_WaitOnFlagUntilTimeout>
 8008974:	1e03      	subs	r3, r0, #0
 8008976:	d03b      	beq.n	80089f0 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008978:	f3ef 8310 	mrs	r3, PRIMASK
 800897c:	60fb      	str	r3, [r7, #12]
  return(result);
 800897e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008980:	637b      	str	r3, [r7, #52]	; 0x34
 8008982:	2301      	movs	r3, #1
 8008984:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	f383 8810 	msr	PRIMASK, r3
}
 800898c:	46c0      	nop			; (mov r8, r8)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	681a      	ldr	r2, [r3, #0]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4921      	ldr	r1, [pc, #132]	; (8008a20 <UART_CheckIdleState+0x14c>)
 800899a:	400a      	ands	r2, r1
 800899c:	601a      	str	r2, [r3, #0]
 800899e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80089a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	f383 8810 	msr	PRIMASK, r3
}
 80089a8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80089aa:	f3ef 8310 	mrs	r3, PRIMASK
 80089ae:	61bb      	str	r3, [r7, #24]
  return(result);
 80089b0:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80089b2:	633b      	str	r3, [r7, #48]	; 0x30
 80089b4:	2301      	movs	r3, #1
 80089b6:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089b8:	69fb      	ldr	r3, [r7, #28]
 80089ba:	f383 8810 	msr	PRIMASK, r3
}
 80089be:	46c0      	nop			; (mov r8, r8)
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	689a      	ldr	r2, [r3, #8]
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	2101      	movs	r1, #1
 80089cc:	438a      	bics	r2, r1
 80089ce:	609a      	str	r2, [r3, #8]
 80089d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80089d2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80089d4:	6a3b      	ldr	r3, [r7, #32]
 80089d6:	f383 8810 	msr	PRIMASK, r3
}
 80089da:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2280      	movs	r2, #128	; 0x80
 80089e0:	2120      	movs	r1, #32
 80089e2:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2278      	movs	r2, #120	; 0x78
 80089e8:	2100      	movs	r1, #0
 80089ea:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80089ec:	2303      	movs	r3, #3
 80089ee:	e011      	b.n	8008a14 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	2220      	movs	r2, #32
 80089f4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	2280      	movs	r2, #128	; 0x80
 80089fa:	2120      	movs	r1, #32
 80089fc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	2200      	movs	r2, #0
 8008a02:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	2200      	movs	r2, #0
 8008a08:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2278      	movs	r2, #120	; 0x78
 8008a0e:	2100      	movs	r1, #0
 8008a10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008a12:	2300      	movs	r3, #0
}
 8008a14:	0018      	movs	r0, r3
 8008a16:	46bd      	mov	sp, r7
 8008a18:	b010      	add	sp, #64	; 0x40
 8008a1a:	bd80      	pop	{r7, pc}
 8008a1c:	01ffffff 	.word	0x01ffffff
 8008a20:	fffffedf 	.word	0xfffffedf

08008a24 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a24:	b580      	push	{r7, lr}
 8008a26:	b084      	sub	sp, #16
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	60f8      	str	r0, [r7, #12]
 8008a2c:	60b9      	str	r1, [r7, #8]
 8008a2e:	603b      	str	r3, [r7, #0]
 8008a30:	1dfb      	adds	r3, r7, #7
 8008a32:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a34:	e04b      	b.n	8008ace <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a36:	69bb      	ldr	r3, [r7, #24]
 8008a38:	3301      	adds	r3, #1
 8008a3a:	d048      	beq.n	8008ace <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a3c:	f7fc fb74 	bl	8005128 <HAL_GetTick>
 8008a40:	0002      	movs	r2, r0
 8008a42:	683b      	ldr	r3, [r7, #0]
 8008a44:	1ad3      	subs	r3, r2, r3
 8008a46:	69ba      	ldr	r2, [r7, #24]
 8008a48:	429a      	cmp	r2, r3
 8008a4a:	d302      	bcc.n	8008a52 <UART_WaitOnFlagUntilTimeout+0x2e>
 8008a4c:	69bb      	ldr	r3, [r7, #24]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d101      	bne.n	8008a56 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008a52:	2303      	movs	r3, #3
 8008a54:	e04b      	b.n	8008aee <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	2204      	movs	r2, #4
 8008a5e:	4013      	ands	r3, r2
 8008a60:	d035      	beq.n	8008ace <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	69db      	ldr	r3, [r3, #28]
 8008a68:	2208      	movs	r2, #8
 8008a6a:	4013      	ands	r3, r2
 8008a6c:	2b08      	cmp	r3, #8
 8008a6e:	d111      	bne.n	8008a94 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	2208      	movs	r2, #8
 8008a76:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	0018      	movs	r0, r3
 8008a7c:	f000 f906 	bl	8008c8c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2284      	movs	r2, #132	; 0x84
 8008a84:	2108      	movs	r1, #8
 8008a86:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	2278      	movs	r2, #120	; 0x78
 8008a8c:	2100      	movs	r1, #0
 8008a8e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8008a90:	2301      	movs	r3, #1
 8008a92:	e02c      	b.n	8008aee <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	69da      	ldr	r2, [r3, #28]
 8008a9a:	2380      	movs	r3, #128	; 0x80
 8008a9c:	011b      	lsls	r3, r3, #4
 8008a9e:	401a      	ands	r2, r3
 8008aa0:	2380      	movs	r3, #128	; 0x80
 8008aa2:	011b      	lsls	r3, r3, #4
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	d112      	bne.n	8008ace <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	2280      	movs	r2, #128	; 0x80
 8008aae:	0112      	lsls	r2, r2, #4
 8008ab0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ab2:	68fb      	ldr	r3, [r7, #12]
 8008ab4:	0018      	movs	r0, r3
 8008ab6:	f000 f8e9 	bl	8008c8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2284      	movs	r2, #132	; 0x84
 8008abe:	2120      	movs	r1, #32
 8008ac0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	2278      	movs	r2, #120	; 0x78
 8008ac6:	2100      	movs	r1, #0
 8008ac8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008aca:	2303      	movs	r3, #3
 8008acc:	e00f      	b.n	8008aee <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	69db      	ldr	r3, [r3, #28]
 8008ad4:	68ba      	ldr	r2, [r7, #8]
 8008ad6:	4013      	ands	r3, r2
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	1ad3      	subs	r3, r2, r3
 8008adc:	425a      	negs	r2, r3
 8008ade:	4153      	adcs	r3, r2
 8008ae0:	b2db      	uxtb	r3, r3
 8008ae2:	001a      	movs	r2, r3
 8008ae4:	1dfb      	adds	r3, r7, #7
 8008ae6:	781b      	ldrb	r3, [r3, #0]
 8008ae8:	429a      	cmp	r2, r3
 8008aea:	d0a4      	beq.n	8008a36 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008aec:	2300      	movs	r3, #0
}
 8008aee:	0018      	movs	r0, r3
 8008af0:	46bd      	mov	sp, r7
 8008af2:	b004      	add	sp, #16
 8008af4:	bd80      	pop	{r7, pc}
	...

08008af8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b090      	sub	sp, #64	; 0x40
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	60f8      	str	r0, [r7, #12]
 8008b00:	60b9      	str	r1, [r7, #8]
 8008b02:	1dbb      	adds	r3, r7, #6
 8008b04:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	68ba      	ldr	r2, [r7, #8]
 8008b0a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	1dba      	adds	r2, r7, #6
 8008b10:	2158      	movs	r1, #88	; 0x58
 8008b12:	8812      	ldrh	r2, [r2, #0]
 8008b14:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	1dba      	adds	r2, r7, #6
 8008b1a:	215a      	movs	r1, #90	; 0x5a
 8008b1c:	8812      	ldrh	r2, [r2, #0]
 8008b1e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2200      	movs	r2, #0
 8008b24:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	689a      	ldr	r2, [r3, #8]
 8008b2a:	2380      	movs	r3, #128	; 0x80
 8008b2c:	015b      	lsls	r3, r3, #5
 8008b2e:	429a      	cmp	r2, r3
 8008b30:	d10d      	bne.n	8008b4e <UART_Start_Receive_IT+0x56>
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	691b      	ldr	r3, [r3, #16]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d104      	bne.n	8008b44 <UART_Start_Receive_IT+0x4c>
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	225c      	movs	r2, #92	; 0x5c
 8008b3e:	4950      	ldr	r1, [pc, #320]	; (8008c80 <UART_Start_Receive_IT+0x188>)
 8008b40:	5299      	strh	r1, [r3, r2]
 8008b42:	e02e      	b.n	8008ba2 <UART_Start_Receive_IT+0xaa>
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	225c      	movs	r2, #92	; 0x5c
 8008b48:	21ff      	movs	r1, #255	; 0xff
 8008b4a:	5299      	strh	r1, [r3, r2]
 8008b4c:	e029      	b.n	8008ba2 <UART_Start_Receive_IT+0xaa>
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	689b      	ldr	r3, [r3, #8]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d10d      	bne.n	8008b72 <UART_Start_Receive_IT+0x7a>
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	691b      	ldr	r3, [r3, #16]
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d104      	bne.n	8008b68 <UART_Start_Receive_IT+0x70>
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	225c      	movs	r2, #92	; 0x5c
 8008b62:	21ff      	movs	r1, #255	; 0xff
 8008b64:	5299      	strh	r1, [r3, r2]
 8008b66:	e01c      	b.n	8008ba2 <UART_Start_Receive_IT+0xaa>
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	225c      	movs	r2, #92	; 0x5c
 8008b6c:	217f      	movs	r1, #127	; 0x7f
 8008b6e:	5299      	strh	r1, [r3, r2]
 8008b70:	e017      	b.n	8008ba2 <UART_Start_Receive_IT+0xaa>
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	689a      	ldr	r2, [r3, #8]
 8008b76:	2380      	movs	r3, #128	; 0x80
 8008b78:	055b      	lsls	r3, r3, #21
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d10d      	bne.n	8008b9a <UART_Start_Receive_IT+0xa2>
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	691b      	ldr	r3, [r3, #16]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d104      	bne.n	8008b90 <UART_Start_Receive_IT+0x98>
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	225c      	movs	r2, #92	; 0x5c
 8008b8a:	217f      	movs	r1, #127	; 0x7f
 8008b8c:	5299      	strh	r1, [r3, r2]
 8008b8e:	e008      	b.n	8008ba2 <UART_Start_Receive_IT+0xaa>
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	225c      	movs	r2, #92	; 0x5c
 8008b94:	213f      	movs	r1, #63	; 0x3f
 8008b96:	5299      	strh	r1, [r3, r2]
 8008b98:	e003      	b.n	8008ba2 <UART_Start_Receive_IT+0xaa>
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	225c      	movs	r2, #92	; 0x5c
 8008b9e:	2100      	movs	r1, #0
 8008ba0:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2284      	movs	r2, #132	; 0x84
 8008ba6:	2100      	movs	r1, #0
 8008ba8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	2280      	movs	r2, #128	; 0x80
 8008bae:	2122      	movs	r1, #34	; 0x22
 8008bb0:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008bb2:	f3ef 8310 	mrs	r3, PRIMASK
 8008bb6:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8008bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008bba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bc2:	f383 8810 	msr	PRIMASK, r3
}
 8008bc6:	46c0      	nop			; (mov r8, r8)
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	689a      	ldr	r2, [r3, #8]
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	2101      	movs	r1, #1
 8008bd4:	430a      	orrs	r2, r1
 8008bd6:	609a      	str	r2, [r3, #8]
 8008bd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bda:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bde:	f383 8810 	msr	PRIMASK, r3
}
 8008be2:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	689a      	ldr	r2, [r3, #8]
 8008be8:	2380      	movs	r3, #128	; 0x80
 8008bea:	015b      	lsls	r3, r3, #5
 8008bec:	429a      	cmp	r2, r3
 8008bee:	d107      	bne.n	8008c00 <UART_Start_Receive_IT+0x108>
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	691b      	ldr	r3, [r3, #16]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d103      	bne.n	8008c00 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	4a22      	ldr	r2, [pc, #136]	; (8008c84 <UART_Start_Receive_IT+0x18c>)
 8008bfc:	669a      	str	r2, [r3, #104]	; 0x68
 8008bfe:	e002      	b.n	8008c06 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	4a21      	ldr	r2, [pc, #132]	; (8008c88 <UART_Start_Receive_IT+0x190>)
 8008c04:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	691b      	ldr	r3, [r3, #16]
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d019      	beq.n	8008c42 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c0e:	f3ef 8310 	mrs	r3, PRIMASK
 8008c12:	61fb      	str	r3, [r7, #28]
  return(result);
 8008c14:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8008c16:	637b      	str	r3, [r7, #52]	; 0x34
 8008c18:	2301      	movs	r3, #1
 8008c1a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c1c:	6a3b      	ldr	r3, [r7, #32]
 8008c1e:	f383 8810 	msr	PRIMASK, r3
}
 8008c22:	46c0      	nop			; (mov r8, r8)
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	681a      	ldr	r2, [r3, #0]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	2190      	movs	r1, #144	; 0x90
 8008c30:	0049      	lsls	r1, r1, #1
 8008c32:	430a      	orrs	r2, r1
 8008c34:	601a      	str	r2, [r3, #0]
 8008c36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c38:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c3c:	f383 8810 	msr	PRIMASK, r3
}
 8008c40:	e018      	b.n	8008c74 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c42:	f3ef 8310 	mrs	r3, PRIMASK
 8008c46:	613b      	str	r3, [r7, #16]
  return(result);
 8008c48:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8008c4a:	63bb      	str	r3, [r7, #56]	; 0x38
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c50:	697b      	ldr	r3, [r7, #20]
 8008c52:	f383 8810 	msr	PRIMASK, r3
}
 8008c56:	46c0      	nop			; (mov r8, r8)
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	681a      	ldr	r2, [r3, #0]
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	2120      	movs	r1, #32
 8008c64:	430a      	orrs	r2, r1
 8008c66:	601a      	str	r2, [r3, #0]
 8008c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c6a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008c6c:	69bb      	ldr	r3, [r7, #24]
 8008c6e:	f383 8810 	msr	PRIMASK, r3
}
 8008c72:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	0018      	movs	r0, r3
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	b010      	add	sp, #64	; 0x40
 8008c7c:	bd80      	pop	{r7, pc}
 8008c7e:	46c0      	nop			; (mov r8, r8)
 8008c80:	000001ff 	.word	0x000001ff
 8008c84:	08008f9d 	.word	0x08008f9d
 8008c88:	08008dd9 	.word	0x08008dd9

08008c8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c8c:	b580      	push	{r7, lr}
 8008c8e:	b08e      	sub	sp, #56	; 0x38
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008c94:	f3ef 8310 	mrs	r3, PRIMASK
 8008c98:	617b      	str	r3, [r7, #20]
  return(result);
 8008c9a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c9c:	637b      	str	r3, [r7, #52]	; 0x34
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ca2:	69bb      	ldr	r3, [r7, #24]
 8008ca4:	f383 8810 	msr	PRIMASK, r3
}
 8008ca8:	46c0      	nop			; (mov r8, r8)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	681a      	ldr	r2, [r3, #0]
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	4926      	ldr	r1, [pc, #152]	; (8008d50 <UART_EndRxTransfer+0xc4>)
 8008cb6:	400a      	ands	r2, r1
 8008cb8:	601a      	str	r2, [r3, #0]
 8008cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008cbc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cbe:	69fb      	ldr	r3, [r7, #28]
 8008cc0:	f383 8810 	msr	PRIMASK, r3
}
 8008cc4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008cc6:	f3ef 8310 	mrs	r3, PRIMASK
 8008cca:	623b      	str	r3, [r7, #32]
  return(result);
 8008ccc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cce:	633b      	str	r3, [r7, #48]	; 0x30
 8008cd0:	2301      	movs	r3, #1
 8008cd2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cd6:	f383 8810 	msr	PRIMASK, r3
}
 8008cda:	46c0      	nop			; (mov r8, r8)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	689a      	ldr	r2, [r3, #8]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	2101      	movs	r1, #1
 8008ce8:	438a      	bics	r2, r1
 8008cea:	609a      	str	r2, [r3, #8]
 8008cec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cee:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cf2:	f383 8810 	msr	PRIMASK, r3
}
 8008cf6:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d118      	bne.n	8008d32 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d00:	f3ef 8310 	mrs	r3, PRIMASK
 8008d04:	60bb      	str	r3, [r7, #8]
  return(result);
 8008d06:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	f383 8810 	msr	PRIMASK, r3
}
 8008d14:	46c0      	nop			; (mov r8, r8)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	681a      	ldr	r2, [r3, #0]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	2110      	movs	r1, #16
 8008d22:	438a      	bics	r2, r1
 8008d24:	601a      	str	r2, [r3, #0]
 8008d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008d28:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d2a:	693b      	ldr	r3, [r7, #16]
 8008d2c:	f383 8810 	msr	PRIMASK, r3
}
 8008d30:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2280      	movs	r2, #128	; 0x80
 8008d36:	2120      	movs	r1, #32
 8008d38:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	2200      	movs	r2, #0
 8008d44:	669a      	str	r2, [r3, #104]	; 0x68
}
 8008d46:	46c0      	nop			; (mov r8, r8)
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	b00e      	add	sp, #56	; 0x38
 8008d4c:	bd80      	pop	{r7, pc}
 8008d4e:	46c0      	nop			; (mov r8, r8)
 8008d50:	fffffedf 	.word	0xfffffedf

08008d54 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b084      	sub	sp, #16
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d60:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	225a      	movs	r2, #90	; 0x5a
 8008d66:	2100      	movs	r1, #0
 8008d68:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	2252      	movs	r2, #82	; 0x52
 8008d6e:	2100      	movs	r1, #0
 8008d70:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	0018      	movs	r0, r3
 8008d76:	f7ff fa47 	bl	8008208 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d7a:	46c0      	nop			; (mov r8, r8)
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	b004      	add	sp, #16
 8008d80:	bd80      	pop	{r7, pc}

08008d82 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d82:	b580      	push	{r7, lr}
 8008d84:	b086      	sub	sp, #24
 8008d86:	af00      	add	r7, sp, #0
 8008d88:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008d8a:	f3ef 8310 	mrs	r3, PRIMASK
 8008d8e:	60bb      	str	r3, [r7, #8]
  return(result);
 8008d90:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d92:	617b      	str	r3, [r7, #20]
 8008d94:	2301      	movs	r3, #1
 8008d96:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	f383 8810 	msr	PRIMASK, r3
}
 8008d9e:	46c0      	nop			; (mov r8, r8)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	2140      	movs	r1, #64	; 0x40
 8008dac:	438a      	bics	r2, r1
 8008dae:	601a      	str	r2, [r3, #0]
 8008db0:	697b      	ldr	r3, [r7, #20]
 8008db2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	f383 8810 	msr	PRIMASK, r3
}
 8008dba:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	2220      	movs	r2, #32
 8008dc0:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	0018      	movs	r0, r3
 8008dcc:	f7ff fa14 	bl	80081f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008dd0:	46c0      	nop			; (mov r8, r8)
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	b006      	add	sp, #24
 8008dd6:	bd80      	pop	{r7, pc}

08008dd8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008dd8:	b580      	push	{r7, lr}
 8008dda:	b094      	sub	sp, #80	; 0x50
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008de0:	204e      	movs	r0, #78	; 0x4e
 8008de2:	183b      	adds	r3, r7, r0
 8008de4:	687a      	ldr	r2, [r7, #4]
 8008de6:	215c      	movs	r1, #92	; 0x5c
 8008de8:	5a52      	ldrh	r2, [r2, r1]
 8008dea:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2280      	movs	r2, #128	; 0x80
 8008df0:	589b      	ldr	r3, [r3, r2]
 8008df2:	2b22      	cmp	r3, #34	; 0x22
 8008df4:	d000      	beq.n	8008df8 <UART_RxISR_8BIT+0x20>
 8008df6:	e0bf      	b.n	8008f78 <UART_RxISR_8BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008dfe:	214c      	movs	r1, #76	; 0x4c
 8008e00:	187b      	adds	r3, r7, r1
 8008e02:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e04:	187b      	adds	r3, r7, r1
 8008e06:	881b      	ldrh	r3, [r3, #0]
 8008e08:	b2da      	uxtb	r2, r3
 8008e0a:	183b      	adds	r3, r7, r0
 8008e0c:	881b      	ldrh	r3, [r3, #0]
 8008e0e:	b2d9      	uxtb	r1, r3
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e14:	400a      	ands	r2, r1
 8008e16:	b2d2      	uxtb	r2, r2
 8008e18:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e1e:	1c5a      	adds	r2, r3, #1
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	225a      	movs	r2, #90	; 0x5a
 8008e28:	5a9b      	ldrh	r3, [r3, r2]
 8008e2a:	b29b      	uxth	r3, r3
 8008e2c:	3b01      	subs	r3, #1
 8008e2e:	b299      	uxth	r1, r3
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	225a      	movs	r2, #90	; 0x5a
 8008e34:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	225a      	movs	r2, #90	; 0x5a
 8008e3a:	5a9b      	ldrh	r3, [r3, r2]
 8008e3c:	b29b      	uxth	r3, r3
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d000      	beq.n	8008e44 <UART_RxISR_8BIT+0x6c>
 8008e42:	e0a1      	b.n	8008f88 <UART_RxISR_8BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e44:	f3ef 8310 	mrs	r3, PRIMASK
 8008e48:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8008e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e4c:	64bb      	str	r3, [r7, #72]	; 0x48
 8008e4e:	2301      	movs	r3, #1
 8008e50:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e54:	f383 8810 	msr	PRIMASK, r3
}
 8008e58:	46c0      	nop			; (mov r8, r8)
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	494a      	ldr	r1, [pc, #296]	; (8008f90 <UART_RxISR_8BIT+0x1b8>)
 8008e66:	400a      	ands	r2, r1
 8008e68:	601a      	str	r2, [r3, #0]
 8008e6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008e70:	f383 8810 	msr	PRIMASK, r3
}
 8008e74:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e76:	f3ef 8310 	mrs	r3, PRIMASK
 8008e7a:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8008e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e7e:	647b      	str	r3, [r7, #68]	; 0x44
 8008e80:	2301      	movs	r3, #1
 8008e82:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008e86:	f383 8810 	msr	PRIMASK, r3
}
 8008e8a:	46c0      	nop			; (mov r8, r8)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	689a      	ldr	r2, [r3, #8]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	2101      	movs	r1, #1
 8008e98:	438a      	bics	r2, r1
 8008e9a:	609a      	str	r2, [r3, #8]
 8008e9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e9e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ea0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ea2:	f383 8810 	msr	PRIMASK, r3
}
 8008ea6:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2280      	movs	r2, #128	; 0x80
 8008eac:	2120      	movs	r1, #32
 8008eae:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	2200      	movs	r2, #0
 8008eba:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a34      	ldr	r2, [pc, #208]	; (8008f94 <UART_RxISR_8BIT+0x1bc>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d01f      	beq.n	8008f06 <UART_RxISR_8BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	685a      	ldr	r2, [r3, #4]
 8008ecc:	2380      	movs	r3, #128	; 0x80
 8008ece:	041b      	lsls	r3, r3, #16
 8008ed0:	4013      	ands	r3, r2
 8008ed2:	d018      	beq.n	8008f06 <UART_RxISR_8BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ed4:	f3ef 8310 	mrs	r3, PRIMASK
 8008ed8:	61bb      	str	r3, [r7, #24]
  return(result);
 8008eda:	69bb      	ldr	r3, [r7, #24]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008edc:	643b      	str	r3, [r7, #64]	; 0x40
 8008ede:	2301      	movs	r3, #1
 8008ee0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ee2:	69fb      	ldr	r3, [r7, #28]
 8008ee4:	f383 8810 	msr	PRIMASK, r3
}
 8008ee8:	46c0      	nop			; (mov r8, r8)
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4928      	ldr	r1, [pc, #160]	; (8008f98 <UART_RxISR_8BIT+0x1c0>)
 8008ef6:	400a      	ands	r2, r1
 8008ef8:	601a      	str	r2, [r3, #0]
 8008efa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008efc:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008efe:	6a3b      	ldr	r3, [r7, #32]
 8008f00:	f383 8810 	msr	PRIMASK, r3
}
 8008f04:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	d12f      	bne.n	8008f6e <UART_RxISR_8BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2200      	movs	r2, #0
 8008f12:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008f14:	f3ef 8310 	mrs	r3, PRIMASK
 8008f18:	60fb      	str	r3, [r7, #12]
  return(result);
 8008f1a:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008f1c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f1e:	2301      	movs	r3, #1
 8008f20:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f22:	693b      	ldr	r3, [r7, #16]
 8008f24:	f383 8810 	msr	PRIMASK, r3
}
 8008f28:	46c0      	nop			; (mov r8, r8)
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	681a      	ldr	r2, [r3, #0]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2110      	movs	r1, #16
 8008f36:	438a      	bics	r2, r1
 8008f38:	601a      	str	r2, [r3, #0]
 8008f3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f3c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	f383 8810 	msr	PRIMASK, r3
}
 8008f44:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	69db      	ldr	r3, [r3, #28]
 8008f4c:	2210      	movs	r2, #16
 8008f4e:	4013      	ands	r3, r2
 8008f50:	2b10      	cmp	r3, #16
 8008f52:	d103      	bne.n	8008f5c <UART_RxISR_8BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	2210      	movs	r2, #16
 8008f5a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2258      	movs	r2, #88	; 0x58
 8008f60:	5a9a      	ldrh	r2, [r3, r2]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	0011      	movs	r1, r2
 8008f66:	0018      	movs	r0, r3
 8008f68:	f7ff f956 	bl	8008218 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f6c:	e00c      	b.n	8008f88 <UART_RxISR_8BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	0018      	movs	r0, r3
 8008f72:	f7f9 fa81 	bl	8002478 <HAL_UART_RxCpltCallback>
}
 8008f76:	e007      	b.n	8008f88 <UART_RxISR_8BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	699a      	ldr	r2, [r3, #24]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	2108      	movs	r1, #8
 8008f84:	430a      	orrs	r2, r1
 8008f86:	619a      	str	r2, [r3, #24]
}
 8008f88:	46c0      	nop			; (mov r8, r8)
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	b014      	add	sp, #80	; 0x50
 8008f8e:	bd80      	pop	{r7, pc}
 8008f90:	fffffedf 	.word	0xfffffedf
 8008f94:	40004800 	.word	0x40004800
 8008f98:	fbffffff 	.word	0xfbffffff

08008f9c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b094      	sub	sp, #80	; 0x50
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008fa4:	204e      	movs	r0, #78	; 0x4e
 8008fa6:	183b      	adds	r3, r7, r0
 8008fa8:	687a      	ldr	r2, [r7, #4]
 8008faa:	215c      	movs	r1, #92	; 0x5c
 8008fac:	5a52      	ldrh	r2, [r2, r1]
 8008fae:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	2280      	movs	r2, #128	; 0x80
 8008fb4:	589b      	ldr	r3, [r3, r2]
 8008fb6:	2b22      	cmp	r3, #34	; 0x22
 8008fb8:	d000      	beq.n	8008fbc <UART_RxISR_16BIT+0x20>
 8008fba:	e0bf      	b.n	800913c <UART_RxISR_16BIT+0x1a0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008fc2:	214c      	movs	r1, #76	; 0x4c
 8008fc4:	187b      	adds	r3, r7, r1
 8008fc6:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fcc:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8008fce:	187b      	adds	r3, r7, r1
 8008fd0:	183a      	adds	r2, r7, r0
 8008fd2:	881b      	ldrh	r3, [r3, #0]
 8008fd4:	8812      	ldrh	r2, [r2, #0]
 8008fd6:	4013      	ands	r3, r2
 8008fd8:	b29a      	uxth	r2, r3
 8008fda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008fdc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fe2:	1c9a      	adds	r2, r3, #2
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	225a      	movs	r2, #90	; 0x5a
 8008fec:	5a9b      	ldrh	r3, [r3, r2]
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	b299      	uxth	r1, r3
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	225a      	movs	r2, #90	; 0x5a
 8008ff8:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	225a      	movs	r2, #90	; 0x5a
 8008ffe:	5a9b      	ldrh	r3, [r3, r2]
 8009000:	b29b      	uxth	r3, r3
 8009002:	2b00      	cmp	r3, #0
 8009004:	d000      	beq.n	8009008 <UART_RxISR_16BIT+0x6c>
 8009006:	e0a1      	b.n	800914c <UART_RxISR_16BIT+0x1b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009008:	f3ef 8310 	mrs	r3, PRIMASK
 800900c:	623b      	str	r3, [r7, #32]
  return(result);
 800900e:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009010:	647b      	str	r3, [r7, #68]	; 0x44
 8009012:	2301      	movs	r3, #1
 8009014:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009018:	f383 8810 	msr	PRIMASK, r3
}
 800901c:	46c0      	nop			; (mov r8, r8)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	681a      	ldr	r2, [r3, #0]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	494a      	ldr	r1, [pc, #296]	; (8009154 <UART_RxISR_16BIT+0x1b8>)
 800902a:	400a      	ands	r2, r1
 800902c:	601a      	str	r2, [r3, #0]
 800902e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009030:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009034:	f383 8810 	msr	PRIMASK, r3
}
 8009038:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800903a:	f3ef 8310 	mrs	r3, PRIMASK
 800903e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8009040:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009042:	643b      	str	r3, [r7, #64]	; 0x40
 8009044:	2301      	movs	r3, #1
 8009046:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009048:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800904a:	f383 8810 	msr	PRIMASK, r3
}
 800904e:	46c0      	nop			; (mov r8, r8)
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	689a      	ldr	r2, [r3, #8]
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	2101      	movs	r1, #1
 800905c:	438a      	bics	r2, r1
 800905e:	609a      	str	r2, [r3, #8]
 8009060:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009062:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009066:	f383 8810 	msr	PRIMASK, r3
}
 800906a:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2280      	movs	r2, #128	; 0x80
 8009070:	2120      	movs	r1, #32
 8009072:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2200      	movs	r2, #0
 8009078:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	2200      	movs	r2, #0
 800907e:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	4a34      	ldr	r2, [pc, #208]	; (8009158 <UART_RxISR_16BIT+0x1bc>)
 8009086:	4293      	cmp	r3, r2
 8009088:	d01f      	beq.n	80090ca <UART_RxISR_16BIT+0x12e>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	685a      	ldr	r2, [r3, #4]
 8009090:	2380      	movs	r3, #128	; 0x80
 8009092:	041b      	lsls	r3, r3, #16
 8009094:	4013      	ands	r3, r2
 8009096:	d018      	beq.n	80090ca <UART_RxISR_16BIT+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009098:	f3ef 8310 	mrs	r3, PRIMASK
 800909c:	617b      	str	r3, [r7, #20]
  return(result);
 800909e:	697b      	ldr	r3, [r7, #20]
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80090a0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80090a2:	2301      	movs	r3, #1
 80090a4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090a6:	69bb      	ldr	r3, [r7, #24]
 80090a8:	f383 8810 	msr	PRIMASK, r3
}
 80090ac:	46c0      	nop			; (mov r8, r8)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	681a      	ldr	r2, [r3, #0]
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4928      	ldr	r1, [pc, #160]	; (800915c <UART_RxISR_16BIT+0x1c0>)
 80090ba:	400a      	ands	r2, r1
 80090bc:	601a      	str	r2, [r3, #0]
 80090be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090c2:	69fb      	ldr	r3, [r7, #28]
 80090c4:	f383 8810 	msr	PRIMASK, r3
}
 80090c8:	46c0      	nop			; (mov r8, r8)
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80090ce:	2b01      	cmp	r3, #1
 80090d0:	d12f      	bne.n	8009132 <UART_RxISR_16BIT+0x196>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	2200      	movs	r2, #0
 80090d6:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090d8:	f3ef 8310 	mrs	r3, PRIMASK
 80090dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80090de:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80090e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80090e2:	2301      	movs	r3, #1
 80090e4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	f383 8810 	msr	PRIMASK, r3
}
 80090ec:	46c0      	nop			; (mov r8, r8)
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	681a      	ldr	r2, [r3, #0]
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	2110      	movs	r1, #16
 80090fa:	438a      	bics	r2, r1
 80090fc:	601a      	str	r2, [r3, #0]
 80090fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009100:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009102:	693b      	ldr	r3, [r7, #16]
 8009104:	f383 8810 	msr	PRIMASK, r3
}
 8009108:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	69db      	ldr	r3, [r3, #28]
 8009110:	2210      	movs	r2, #16
 8009112:	4013      	ands	r3, r2
 8009114:	2b10      	cmp	r3, #16
 8009116:	d103      	bne.n	8009120 <UART_RxISR_16BIT+0x184>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	2210      	movs	r2, #16
 800911e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2258      	movs	r2, #88	; 0x58
 8009124:	5a9a      	ldrh	r2, [r3, r2]
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	0011      	movs	r1, r2
 800912a:	0018      	movs	r0, r3
 800912c:	f7ff f874 	bl	8008218 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009130:	e00c      	b.n	800914c <UART_RxISR_16BIT+0x1b0>
        HAL_UART_RxCpltCallback(huart);
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	0018      	movs	r0, r3
 8009136:	f7f9 f99f 	bl	8002478 <HAL_UART_RxCpltCallback>
}
 800913a:	e007      	b.n	800914c <UART_RxISR_16BIT+0x1b0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	699a      	ldr	r2, [r3, #24]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	2108      	movs	r1, #8
 8009148:	430a      	orrs	r2, r1
 800914a:	619a      	str	r2, [r3, #24]
}
 800914c:	46c0      	nop			; (mov r8, r8)
 800914e:	46bd      	mov	sp, r7
 8009150:	b014      	add	sp, #80	; 0x50
 8009152:	bd80      	pop	{r7, pc}
 8009154:	fffffedf 	.word	0xfffffedf
 8009158:	40004800 	.word	0x40004800
 800915c:	fbffffff 	.word	0xfbffffff

08009160 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009160:	b580      	push	{r7, lr}
 8009162:	b082      	sub	sp, #8
 8009164:	af00      	add	r7, sp, #0
 8009166:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009168:	46c0      	nop			; (mov r8, r8)
 800916a:	46bd      	mov	sp, r7
 800916c:	b002      	add	sp, #8
 800916e:	bd80      	pop	{r7, pc}

08009170 <findslot>:
 8009170:	4b0a      	ldr	r3, [pc, #40]	; (800919c <findslot+0x2c>)
 8009172:	b510      	push	{r4, lr}
 8009174:	0004      	movs	r4, r0
 8009176:	6818      	ldr	r0, [r3, #0]
 8009178:	2800      	cmp	r0, #0
 800917a:	d004      	beq.n	8009186 <findslot+0x16>
 800917c:	6a03      	ldr	r3, [r0, #32]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d101      	bne.n	8009186 <findslot+0x16>
 8009182:	f001 fa53 	bl	800a62c <__sinit>
 8009186:	2000      	movs	r0, #0
 8009188:	2c13      	cmp	r4, #19
 800918a:	d805      	bhi.n	8009198 <findslot+0x28>
 800918c:	4b04      	ldr	r3, [pc, #16]	; (80091a0 <findslot+0x30>)
 800918e:	00e4      	lsls	r4, r4, #3
 8009190:	58e2      	ldr	r2, [r4, r3]
 8009192:	3201      	adds	r2, #1
 8009194:	d000      	beq.n	8009198 <findslot+0x28>
 8009196:	18e0      	adds	r0, r4, r3
 8009198:	bd10      	pop	{r4, pc}
 800919a:	46c0      	nop			; (mov r8, r8)
 800919c:	2000022c 	.word	0x2000022c
 80091a0:	20000838 	.word	0x20000838

080091a4 <error>:
 80091a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091a6:	0004      	movs	r4, r0
 80091a8:	f001 fc4e 	bl	800aa48 <__errno>
 80091ac:	2613      	movs	r6, #19
 80091ae:	0005      	movs	r5, r0
 80091b0:	2700      	movs	r7, #0
 80091b2:	1c30      	adds	r0, r6, #0
 80091b4:	1c39      	adds	r1, r7, #0
 80091b6:	beab      	bkpt	0x00ab
 80091b8:	1c06      	adds	r6, r0, #0
 80091ba:	602e      	str	r6, [r5, #0]
 80091bc:	0020      	movs	r0, r4
 80091be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080091c0 <checkerror>:
 80091c0:	b510      	push	{r4, lr}
 80091c2:	1c43      	adds	r3, r0, #1
 80091c4:	d101      	bne.n	80091ca <checkerror+0xa>
 80091c6:	f7ff ffed 	bl	80091a4 <error>
 80091ca:	bd10      	pop	{r4, pc}

080091cc <_swiread>:
 80091cc:	b530      	push	{r4, r5, lr}
 80091ce:	b085      	sub	sp, #20
 80091d0:	ad01      	add	r5, sp, #4
 80091d2:	9001      	str	r0, [sp, #4]
 80091d4:	9102      	str	r1, [sp, #8]
 80091d6:	9203      	str	r2, [sp, #12]
 80091d8:	2406      	movs	r4, #6
 80091da:	1c20      	adds	r0, r4, #0
 80091dc:	1c29      	adds	r1, r5, #0
 80091de:	beab      	bkpt	0x00ab
 80091e0:	1c04      	adds	r4, r0, #0
 80091e2:	0020      	movs	r0, r4
 80091e4:	f7ff ffec 	bl	80091c0 <checkerror>
 80091e8:	b005      	add	sp, #20
 80091ea:	bd30      	pop	{r4, r5, pc}

080091ec <_read>:
 80091ec:	b570      	push	{r4, r5, r6, lr}
 80091ee:	000e      	movs	r6, r1
 80091f0:	0015      	movs	r5, r2
 80091f2:	f7ff ffbd 	bl	8009170 <findslot>
 80091f6:	1e04      	subs	r4, r0, #0
 80091f8:	d106      	bne.n	8009208 <_read+0x1c>
 80091fa:	f001 fc25 	bl	800aa48 <__errno>
 80091fe:	2309      	movs	r3, #9
 8009200:	6003      	str	r3, [r0, #0]
 8009202:	2001      	movs	r0, #1
 8009204:	4240      	negs	r0, r0
 8009206:	bd70      	pop	{r4, r5, r6, pc}
 8009208:	002a      	movs	r2, r5
 800920a:	0031      	movs	r1, r6
 800920c:	6800      	ldr	r0, [r0, #0]
 800920e:	f7ff ffdd 	bl	80091cc <_swiread>
 8009212:	1c43      	adds	r3, r0, #1
 8009214:	d0f7      	beq.n	8009206 <_read+0x1a>
 8009216:	6863      	ldr	r3, [r4, #4]
 8009218:	1a28      	subs	r0, r5, r0
 800921a:	181b      	adds	r3, r3, r0
 800921c:	6063      	str	r3, [r4, #4]
 800921e:	e7f2      	b.n	8009206 <_read+0x1a>

08009220 <_swilseek>:
 8009220:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009222:	000c      	movs	r4, r1
 8009224:	0016      	movs	r6, r2
 8009226:	f7ff ffa3 	bl	8009170 <findslot>
 800922a:	1e05      	subs	r5, r0, #0
 800922c:	d107      	bne.n	800923e <_swilseek+0x1e>
 800922e:	f001 fc0b 	bl	800aa48 <__errno>
 8009232:	2309      	movs	r3, #9
 8009234:	6003      	str	r3, [r0, #0]
 8009236:	2401      	movs	r4, #1
 8009238:	4264      	negs	r4, r4
 800923a:	0020      	movs	r0, r4
 800923c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800923e:	2e02      	cmp	r6, #2
 8009240:	d903      	bls.n	800924a <_swilseek+0x2a>
 8009242:	f001 fc01 	bl	800aa48 <__errno>
 8009246:	2316      	movs	r3, #22
 8009248:	e7f4      	b.n	8009234 <_swilseek+0x14>
 800924a:	2e01      	cmp	r6, #1
 800924c:	d112      	bne.n	8009274 <_swilseek+0x54>
 800924e:	6843      	ldr	r3, [r0, #4]
 8009250:	18e4      	adds	r4, r4, r3
 8009252:	d4f6      	bmi.n	8009242 <_swilseek+0x22>
 8009254:	466f      	mov	r7, sp
 8009256:	682b      	ldr	r3, [r5, #0]
 8009258:	260a      	movs	r6, #10
 800925a:	9300      	str	r3, [sp, #0]
 800925c:	607c      	str	r4, [r7, #4]
 800925e:	1c30      	adds	r0, r6, #0
 8009260:	1c39      	adds	r1, r7, #0
 8009262:	beab      	bkpt	0x00ab
 8009264:	1c06      	adds	r6, r0, #0
 8009266:	0030      	movs	r0, r6
 8009268:	f7ff ffaa 	bl	80091c0 <checkerror>
 800926c:	2800      	cmp	r0, #0
 800926e:	dbe2      	blt.n	8009236 <_swilseek+0x16>
 8009270:	606c      	str	r4, [r5, #4]
 8009272:	e7e2      	b.n	800923a <_swilseek+0x1a>
 8009274:	6803      	ldr	r3, [r0, #0]
 8009276:	2e02      	cmp	r6, #2
 8009278:	d1ec      	bne.n	8009254 <_swilseek+0x34>
 800927a:	466f      	mov	r7, sp
 800927c:	9300      	str	r3, [sp, #0]
 800927e:	360a      	adds	r6, #10
 8009280:	1c30      	adds	r0, r6, #0
 8009282:	1c39      	adds	r1, r7, #0
 8009284:	beab      	bkpt	0x00ab
 8009286:	1c06      	adds	r6, r0, #0
 8009288:	0030      	movs	r0, r6
 800928a:	f7ff ff99 	bl	80091c0 <checkerror>
 800928e:	1824      	adds	r4, r4, r0
 8009290:	3001      	adds	r0, #1
 8009292:	d1df      	bne.n	8009254 <_swilseek+0x34>
 8009294:	e7cf      	b.n	8009236 <_swilseek+0x16>

08009296 <_lseek>:
 8009296:	b510      	push	{r4, lr}
 8009298:	f7ff ffc2 	bl	8009220 <_swilseek>
 800929c:	bd10      	pop	{r4, pc}

0800929e <_swiwrite>:
 800929e:	b530      	push	{r4, r5, lr}
 80092a0:	b085      	sub	sp, #20
 80092a2:	ad01      	add	r5, sp, #4
 80092a4:	9001      	str	r0, [sp, #4]
 80092a6:	9102      	str	r1, [sp, #8]
 80092a8:	9203      	str	r2, [sp, #12]
 80092aa:	2405      	movs	r4, #5
 80092ac:	1c20      	adds	r0, r4, #0
 80092ae:	1c29      	adds	r1, r5, #0
 80092b0:	beab      	bkpt	0x00ab
 80092b2:	1c04      	adds	r4, r0, #0
 80092b4:	0020      	movs	r0, r4
 80092b6:	f7ff ff83 	bl	80091c0 <checkerror>
 80092ba:	b005      	add	sp, #20
 80092bc:	bd30      	pop	{r4, r5, pc}

080092be <_write>:
 80092be:	b570      	push	{r4, r5, r6, lr}
 80092c0:	000e      	movs	r6, r1
 80092c2:	0015      	movs	r5, r2
 80092c4:	f7ff ff54 	bl	8009170 <findslot>
 80092c8:	1e04      	subs	r4, r0, #0
 80092ca:	d106      	bne.n	80092da <_write+0x1c>
 80092cc:	f001 fbbc 	bl	800aa48 <__errno>
 80092d0:	2309      	movs	r3, #9
 80092d2:	6003      	str	r3, [r0, #0]
 80092d4:	2001      	movs	r0, #1
 80092d6:	4240      	negs	r0, r0
 80092d8:	e00f      	b.n	80092fa <_write+0x3c>
 80092da:	002a      	movs	r2, r5
 80092dc:	0031      	movs	r1, r6
 80092de:	6800      	ldr	r0, [r0, #0]
 80092e0:	f7ff ffdd 	bl	800929e <_swiwrite>
 80092e4:	1e03      	subs	r3, r0, #0
 80092e6:	dbf5      	blt.n	80092d4 <_write+0x16>
 80092e8:	6862      	ldr	r2, [r4, #4]
 80092ea:	1a28      	subs	r0, r5, r0
 80092ec:	1812      	adds	r2, r2, r0
 80092ee:	6062      	str	r2, [r4, #4]
 80092f0:	42ab      	cmp	r3, r5
 80092f2:	d102      	bne.n	80092fa <_write+0x3c>
 80092f4:	2000      	movs	r0, #0
 80092f6:	f7ff ff55 	bl	80091a4 <error>
 80092fa:	bd70      	pop	{r4, r5, r6, pc}

080092fc <_swiclose>:
 80092fc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092fe:	2402      	movs	r4, #2
 8009300:	9001      	str	r0, [sp, #4]
 8009302:	ad01      	add	r5, sp, #4
 8009304:	1c20      	adds	r0, r4, #0
 8009306:	1c29      	adds	r1, r5, #0
 8009308:	beab      	bkpt	0x00ab
 800930a:	1c04      	adds	r4, r0, #0
 800930c:	0020      	movs	r0, r4
 800930e:	f7ff ff57 	bl	80091c0 <checkerror>
 8009312:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}

08009314 <_close>:
 8009314:	b570      	push	{r4, r5, r6, lr}
 8009316:	0005      	movs	r5, r0
 8009318:	f7ff ff2a 	bl	8009170 <findslot>
 800931c:	1e04      	subs	r4, r0, #0
 800931e:	d106      	bne.n	800932e <_close+0x1a>
 8009320:	f001 fb92 	bl	800aa48 <__errno>
 8009324:	2309      	movs	r3, #9
 8009326:	6003      	str	r3, [r0, #0]
 8009328:	2001      	movs	r0, #1
 800932a:	4240      	negs	r0, r0
 800932c:	bd70      	pop	{r4, r5, r6, pc}
 800932e:	3d01      	subs	r5, #1
 8009330:	2d01      	cmp	r5, #1
 8009332:	d809      	bhi.n	8009348 <_close+0x34>
 8009334:	4b09      	ldr	r3, [pc, #36]	; (800935c <_close+0x48>)
 8009336:	689a      	ldr	r2, [r3, #8]
 8009338:	691b      	ldr	r3, [r3, #16]
 800933a:	429a      	cmp	r2, r3
 800933c:	d104      	bne.n	8009348 <_close+0x34>
 800933e:	2301      	movs	r3, #1
 8009340:	425b      	negs	r3, r3
 8009342:	6003      	str	r3, [r0, #0]
 8009344:	2000      	movs	r0, #0
 8009346:	e7f1      	b.n	800932c <_close+0x18>
 8009348:	6820      	ldr	r0, [r4, #0]
 800934a:	f7ff ffd7 	bl	80092fc <_swiclose>
 800934e:	2800      	cmp	r0, #0
 8009350:	d1ec      	bne.n	800932c <_close+0x18>
 8009352:	2301      	movs	r3, #1
 8009354:	425b      	negs	r3, r3
 8009356:	6023      	str	r3, [r4, #0]
 8009358:	e7e8      	b.n	800932c <_close+0x18>
 800935a:	46c0      	nop			; (mov r8, r8)
 800935c:	20000838 	.word	0x20000838

08009360 <_getpid>:
 8009360:	2001      	movs	r0, #1
 8009362:	4770      	bx	lr

08009364 <_swistat>:
 8009364:	b570      	push	{r4, r5, r6, lr}
 8009366:	000c      	movs	r4, r1
 8009368:	f7ff ff02 	bl	8009170 <findslot>
 800936c:	1e05      	subs	r5, r0, #0
 800936e:	d106      	bne.n	800937e <_swistat+0x1a>
 8009370:	f001 fb6a 	bl	800aa48 <__errno>
 8009374:	2309      	movs	r3, #9
 8009376:	6003      	str	r3, [r0, #0]
 8009378:	2001      	movs	r0, #1
 800937a:	4240      	negs	r0, r0
 800937c:	bd70      	pop	{r4, r5, r6, pc}
 800937e:	2380      	movs	r3, #128	; 0x80
 8009380:	6862      	ldr	r2, [r4, #4]
 8009382:	019b      	lsls	r3, r3, #6
 8009384:	4313      	orrs	r3, r2
 8009386:	6063      	str	r3, [r4, #4]
 8009388:	2380      	movs	r3, #128	; 0x80
 800938a:	00db      	lsls	r3, r3, #3
 800938c:	260c      	movs	r6, #12
 800938e:	64a3      	str	r3, [r4, #72]	; 0x48
 8009390:	1c30      	adds	r0, r6, #0
 8009392:	1c29      	adds	r1, r5, #0
 8009394:	beab      	bkpt	0x00ab
 8009396:	1c05      	adds	r5, r0, #0
 8009398:	0028      	movs	r0, r5
 800939a:	f7ff ff11 	bl	80091c0 <checkerror>
 800939e:	1c43      	adds	r3, r0, #1
 80093a0:	d0ec      	beq.n	800937c <_swistat+0x18>
 80093a2:	6120      	str	r0, [r4, #16]
 80093a4:	2000      	movs	r0, #0
 80093a6:	e7e9      	b.n	800937c <_swistat+0x18>

080093a8 <_fstat>:
 80093a8:	b570      	push	{r4, r5, r6, lr}
 80093aa:	000c      	movs	r4, r1
 80093ac:	0005      	movs	r5, r0
 80093ae:	2258      	movs	r2, #88	; 0x58
 80093b0:	2100      	movs	r1, #0
 80093b2:	0020      	movs	r0, r4
 80093b4:	f001 fac0 	bl	800a938 <memset>
 80093b8:	0028      	movs	r0, r5
 80093ba:	0021      	movs	r1, r4
 80093bc:	f7ff ffd2 	bl	8009364 <_swistat>
 80093c0:	bd70      	pop	{r4, r5, r6, pc}

080093c2 <_stat>:
 80093c2:	b570      	push	{r4, r5, r6, lr}
 80093c4:	000d      	movs	r5, r1
 80093c6:	0004      	movs	r4, r0
 80093c8:	2258      	movs	r2, #88	; 0x58
 80093ca:	2100      	movs	r1, #0
 80093cc:	0028      	movs	r0, r5
 80093ce:	f001 fab3 	bl	800a938 <memset>
 80093d2:	0020      	movs	r0, r4
 80093d4:	2100      	movs	r1, #0
 80093d6:	f000 f813 	bl	8009400 <_swiopen>
 80093da:	0004      	movs	r4, r0
 80093dc:	1c43      	adds	r3, r0, #1
 80093de:	d00c      	beq.n	80093fa <_stat+0x38>
 80093e0:	2381      	movs	r3, #129	; 0x81
 80093e2:	686a      	ldr	r2, [r5, #4]
 80093e4:	021b      	lsls	r3, r3, #8
 80093e6:	4313      	orrs	r3, r2
 80093e8:	0029      	movs	r1, r5
 80093ea:	606b      	str	r3, [r5, #4]
 80093ec:	f7ff ffba 	bl	8009364 <_swistat>
 80093f0:	0005      	movs	r5, r0
 80093f2:	0020      	movs	r0, r4
 80093f4:	f7ff ff8e 	bl	8009314 <_close>
 80093f8:	002c      	movs	r4, r5
 80093fa:	0020      	movs	r0, r4
 80093fc:	bd70      	pop	{r4, r5, r6, pc}
	...

08009400 <_swiopen>:
 8009400:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009402:	000d      	movs	r5, r1
 8009404:	2600      	movs	r6, #0
 8009406:	4b2b      	ldr	r3, [pc, #172]	; (80094b4 <_swiopen+0xb4>)
 8009408:	b09b      	sub	sp, #108	; 0x6c
 800940a:	9001      	str	r0, [sp, #4]
 800940c:	9302      	str	r3, [sp, #8]
 800940e:	00f3      	lsls	r3, r6, #3
 8009410:	9303      	str	r3, [sp, #12]
 8009412:	9b02      	ldr	r3, [sp, #8]
 8009414:	00f2      	lsls	r2, r6, #3
 8009416:	589c      	ldr	r4, [r3, r2]
 8009418:	1c63      	adds	r3, r4, #1
 800941a:	d036      	beq.n	800948a <_swiopen+0x8a>
 800941c:	3601      	adds	r6, #1
 800941e:	2e14      	cmp	r6, #20
 8009420:	d1f5      	bne.n	800940e <_swiopen+0xe>
 8009422:	f001 fb11 	bl	800aa48 <__errno>
 8009426:	2401      	movs	r4, #1
 8009428:	2318      	movs	r3, #24
 800942a:	4264      	negs	r4, r4
 800942c:	6003      	str	r3, [r0, #0]
 800942e:	e03d      	b.n	80094ac <_swiopen+0xac>
 8009430:	2302      	movs	r3, #2
 8009432:	03ec      	lsls	r4, r5, #15
 8009434:	0fe4      	lsrs	r4, r4, #31
 8009436:	421d      	tst	r5, r3
 8009438:	d000      	beq.n	800943c <_swiopen+0x3c>
 800943a:	431c      	orrs	r4, r3
 800943c:	4b1e      	ldr	r3, [pc, #120]	; (80094b8 <_swiopen+0xb8>)
 800943e:	421d      	tst	r5, r3
 8009440:	d001      	beq.n	8009446 <_swiopen+0x46>
 8009442:	2304      	movs	r3, #4
 8009444:	431c      	orrs	r4, r3
 8009446:	2308      	movs	r3, #8
 8009448:	421d      	tst	r5, r3
 800944a:	d002      	beq.n	8009452 <_swiopen+0x52>
 800944c:	2204      	movs	r2, #4
 800944e:	4394      	bics	r4, r2
 8009450:	431c      	orrs	r4, r3
 8009452:	9b01      	ldr	r3, [sp, #4]
 8009454:	0018      	movs	r0, r3
 8009456:	9304      	str	r3, [sp, #16]
 8009458:	f7f6 fe60 	bl	800011c <strlen>
 800945c:	607c      	str	r4, [r7, #4]
 800945e:	60b8      	str	r0, [r7, #8]
 8009460:	2401      	movs	r4, #1
 8009462:	1c20      	adds	r0, r4, #0
 8009464:	1c39      	adds	r1, r7, #0
 8009466:	beab      	bkpt	0x00ab
 8009468:	1c04      	adds	r4, r0, #0
 800946a:	2c00      	cmp	r4, #0
 800946c:	db08      	blt.n	8009480 <_swiopen+0x80>
 800946e:	00f2      	lsls	r2, r6, #3
 8009470:	9b02      	ldr	r3, [sp, #8]
 8009472:	4694      	mov	ip, r2
 8009474:	509c      	str	r4, [r3, r2]
 8009476:	2200      	movs	r2, #0
 8009478:	4463      	add	r3, ip
 800947a:	0034      	movs	r4, r6
 800947c:	605a      	str	r2, [r3, #4]
 800947e:	e015      	b.n	80094ac <_swiopen+0xac>
 8009480:	0020      	movs	r0, r4
 8009482:	f7ff fe8f 	bl	80091a4 <error>
 8009486:	0004      	movs	r4, r0
 8009488:	e010      	b.n	80094ac <_swiopen+0xac>
 800948a:	23a0      	movs	r3, #160	; 0xa0
 800948c:	002a      	movs	r2, r5
 800948e:	011b      	lsls	r3, r3, #4
 8009490:	401a      	ands	r2, r3
 8009492:	af04      	add	r7, sp, #16
 8009494:	429a      	cmp	r2, r3
 8009496:	d1cb      	bne.n	8009430 <_swiopen+0x30>
 8009498:	0039      	movs	r1, r7
 800949a:	9801      	ldr	r0, [sp, #4]
 800949c:	f7ff ff91 	bl	80093c2 <_stat>
 80094a0:	3001      	adds	r0, #1
 80094a2:	d0c5      	beq.n	8009430 <_swiopen+0x30>
 80094a4:	f001 fad0 	bl	800aa48 <__errno>
 80094a8:	2311      	movs	r3, #17
 80094aa:	6003      	str	r3, [r0, #0]
 80094ac:	0020      	movs	r0, r4
 80094ae:	b01b      	add	sp, #108	; 0x6c
 80094b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80094b2:	46c0      	nop			; (mov r8, r8)
 80094b4:	20000838 	.word	0x20000838
 80094b8:	00000601 	.word	0x00000601

080094bc <_get_semihosting_exts>:
 80094bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094be:	b085      	sub	sp, #20
 80094c0:	9000      	str	r0, [sp, #0]
 80094c2:	9101      	str	r1, [sp, #4]
 80094c4:	4827      	ldr	r0, [pc, #156]	; (8009564 <_get_semihosting_exts+0xa8>)
 80094c6:	2100      	movs	r1, #0
 80094c8:	0015      	movs	r5, r2
 80094ca:	f7ff ff99 	bl	8009400 <_swiopen>
 80094ce:	0004      	movs	r4, r0
 80094d0:	002a      	movs	r2, r5
 80094d2:	2100      	movs	r1, #0
 80094d4:	9800      	ldr	r0, [sp, #0]
 80094d6:	f001 fa2f 	bl	800a938 <memset>
 80094da:	1c63      	adds	r3, r4, #1
 80094dc:	d015      	beq.n	800950a <_get_semihosting_exts+0x4e>
 80094de:	0020      	movs	r0, r4
 80094e0:	f7ff fe46 	bl	8009170 <findslot>
 80094e4:	260c      	movs	r6, #12
 80094e6:	0007      	movs	r7, r0
 80094e8:	1c30      	adds	r0, r6, #0
 80094ea:	1c39      	adds	r1, r7, #0
 80094ec:	beab      	bkpt	0x00ab
 80094ee:	1c06      	adds	r6, r0, #0
 80094f0:	0030      	movs	r0, r6
 80094f2:	f7ff fe65 	bl	80091c0 <checkerror>
 80094f6:	2803      	cmp	r0, #3
 80094f8:	dd02      	ble.n	8009500 <_get_semihosting_exts+0x44>
 80094fa:	3803      	subs	r0, #3
 80094fc:	42a8      	cmp	r0, r5
 80094fe:	dc07      	bgt.n	8009510 <_get_semihosting_exts+0x54>
 8009500:	0020      	movs	r0, r4
 8009502:	2401      	movs	r4, #1
 8009504:	f7ff ff06 	bl	8009314 <_close>
 8009508:	4264      	negs	r4, r4
 800950a:	0020      	movs	r0, r4
 800950c:	b005      	add	sp, #20
 800950e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009510:	ae03      	add	r6, sp, #12
 8009512:	2204      	movs	r2, #4
 8009514:	0031      	movs	r1, r6
 8009516:	0020      	movs	r0, r4
 8009518:	f7ff fe68 	bl	80091ec <_read>
 800951c:	2803      	cmp	r0, #3
 800951e:	ddef      	ble.n	8009500 <_get_semihosting_exts+0x44>
 8009520:	7833      	ldrb	r3, [r6, #0]
 8009522:	2b53      	cmp	r3, #83	; 0x53
 8009524:	d1ec      	bne.n	8009500 <_get_semihosting_exts+0x44>
 8009526:	7873      	ldrb	r3, [r6, #1]
 8009528:	2b48      	cmp	r3, #72	; 0x48
 800952a:	d1e9      	bne.n	8009500 <_get_semihosting_exts+0x44>
 800952c:	78b3      	ldrb	r3, [r6, #2]
 800952e:	2b46      	cmp	r3, #70	; 0x46
 8009530:	d1e6      	bne.n	8009500 <_get_semihosting_exts+0x44>
 8009532:	78f3      	ldrb	r3, [r6, #3]
 8009534:	2b42      	cmp	r3, #66	; 0x42
 8009536:	d1e3      	bne.n	8009500 <_get_semihosting_exts+0x44>
 8009538:	2201      	movs	r2, #1
 800953a:	0020      	movs	r0, r4
 800953c:	9901      	ldr	r1, [sp, #4]
 800953e:	f7ff fe6f 	bl	8009220 <_swilseek>
 8009542:	2800      	cmp	r0, #0
 8009544:	dbdc      	blt.n	8009500 <_get_semihosting_exts+0x44>
 8009546:	002a      	movs	r2, r5
 8009548:	9900      	ldr	r1, [sp, #0]
 800954a:	0020      	movs	r0, r4
 800954c:	f7ff fe4e 	bl	80091ec <_read>
 8009550:	0005      	movs	r5, r0
 8009552:	0020      	movs	r0, r4
 8009554:	f7ff fede 	bl	8009314 <_close>
 8009558:	0028      	movs	r0, r5
 800955a:	f7ff fe31 	bl	80091c0 <checkerror>
 800955e:	0004      	movs	r4, r0
 8009560:	e7d3      	b.n	800950a <_get_semihosting_exts+0x4e>
 8009562:	46c0      	nop			; (mov r8, r8)
 8009564:	0800c884 	.word	0x0800c884

08009568 <initialise_semihosting_exts>:
 8009568:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800956a:	2401      	movs	r4, #1
 800956c:	2100      	movs	r1, #0
 800956e:	4e09      	ldr	r6, [pc, #36]	; (8009594 <initialise_semihosting_exts+0x2c>)
 8009570:	4d09      	ldr	r5, [pc, #36]	; (8009598 <initialise_semihosting_exts+0x30>)
 8009572:	af01      	add	r7, sp, #4
 8009574:	0022      	movs	r2, r4
 8009576:	0038      	movs	r0, r7
 8009578:	6031      	str	r1, [r6, #0]
 800957a:	602c      	str	r4, [r5, #0]
 800957c:	f7ff ff9e 	bl	80094bc <_get_semihosting_exts>
 8009580:	2800      	cmp	r0, #0
 8009582:	dd05      	ble.n	8009590 <initialise_semihosting_exts+0x28>
 8009584:	2202      	movs	r2, #2
 8009586:	783b      	ldrb	r3, [r7, #0]
 8009588:	401c      	ands	r4, r3
 800958a:	4013      	ands	r3, r2
 800958c:	6034      	str	r4, [r6, #0]
 800958e:	602b      	str	r3, [r5, #0]
 8009590:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8009592:	46c0      	nop			; (mov r8, r8)
 8009594:	20000060 	.word	0x20000060
 8009598:	20000064 	.word	0x20000064

0800959c <_has_ext_stdout_stderr>:
 800959c:	b510      	push	{r4, lr}
 800959e:	4c04      	ldr	r4, [pc, #16]	; (80095b0 <_has_ext_stdout_stderr+0x14>)
 80095a0:	6823      	ldr	r3, [r4, #0]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	da01      	bge.n	80095aa <_has_ext_stdout_stderr+0xe>
 80095a6:	f7ff ffdf 	bl	8009568 <initialise_semihosting_exts>
 80095aa:	6820      	ldr	r0, [r4, #0]
 80095ac:	bd10      	pop	{r4, pc}
 80095ae:	46c0      	nop			; (mov r8, r8)
 80095b0:	20000064 	.word	0x20000064

080095b4 <initialise_monitor_handles>:
 80095b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095b6:	4b28      	ldr	r3, [pc, #160]	; (8009658 <initialise_monitor_handles+0xa4>)
 80095b8:	b087      	sub	sp, #28
 80095ba:	9303      	str	r3, [sp, #12]
 80095bc:	2500      	movs	r5, #0
 80095be:	9300      	str	r3, [sp, #0]
 80095c0:	2303      	movs	r3, #3
 80095c2:	ac03      	add	r4, sp, #12
 80095c4:	60a3      	str	r3, [r4, #8]
 80095c6:	2601      	movs	r6, #1
 80095c8:	6065      	str	r5, [r4, #4]
 80095ca:	1c30      	adds	r0, r6, #0
 80095cc:	1c21      	adds	r1, r4, #0
 80095ce:	beab      	bkpt	0x00ab
 80095d0:	1c06      	adds	r6, r0, #0
 80095d2:	2101      	movs	r1, #1
 80095d4:	4b21      	ldr	r3, [pc, #132]	; (800965c <initialise_monitor_handles+0xa8>)
 80095d6:	4249      	negs	r1, r1
 80095d8:	9301      	str	r3, [sp, #4]
 80095da:	601e      	str	r6, [r3, #0]
 80095dc:	002b      	movs	r3, r5
 80095de:	4d20      	ldr	r5, [pc, #128]	; (8009660 <initialise_monitor_handles+0xac>)
 80095e0:	00da      	lsls	r2, r3, #3
 80095e2:	3301      	adds	r3, #1
 80095e4:	50a9      	str	r1, [r5, r2]
 80095e6:	2b14      	cmp	r3, #20
 80095e8:	d1fa      	bne.n	80095e0 <initialise_monitor_handles+0x2c>
 80095ea:	f7ff ffd7 	bl	800959c <_has_ext_stdout_stderr>
 80095ee:	2800      	cmp	r0, #0
 80095f0:	d018      	beq.n	8009624 <initialise_monitor_handles+0x70>
 80095f2:	9b00      	ldr	r3, [sp, #0]
 80095f4:	2601      	movs	r6, #1
 80095f6:	9303      	str	r3, [sp, #12]
 80095f8:	2303      	movs	r3, #3
 80095fa:	60a3      	str	r3, [r4, #8]
 80095fc:	3301      	adds	r3, #1
 80095fe:	6063      	str	r3, [r4, #4]
 8009600:	1c30      	adds	r0, r6, #0
 8009602:	1c21      	adds	r1, r4, #0
 8009604:	beab      	bkpt	0x00ab
 8009606:	1c07      	adds	r7, r0, #0
 8009608:	4b16      	ldr	r3, [pc, #88]	; (8009664 <initialise_monitor_handles+0xb0>)
 800960a:	9a00      	ldr	r2, [sp, #0]
 800960c:	601f      	str	r7, [r3, #0]
 800960e:	2303      	movs	r3, #3
 8009610:	9203      	str	r2, [sp, #12]
 8009612:	60a3      	str	r3, [r4, #8]
 8009614:	3305      	adds	r3, #5
 8009616:	6063      	str	r3, [r4, #4]
 8009618:	1c30      	adds	r0, r6, #0
 800961a:	1c21      	adds	r1, r4, #0
 800961c:	beab      	bkpt	0x00ab
 800961e:	1c06      	adds	r6, r0, #0
 8009620:	4b11      	ldr	r3, [pc, #68]	; (8009668 <initialise_monitor_handles+0xb4>)
 8009622:	601e      	str	r6, [r3, #0]
 8009624:	4e10      	ldr	r6, [pc, #64]	; (8009668 <initialise_monitor_handles+0xb4>)
 8009626:	6833      	ldr	r3, [r6, #0]
 8009628:	3301      	adds	r3, #1
 800962a:	d102      	bne.n	8009632 <initialise_monitor_handles+0x7e>
 800962c:	4b0d      	ldr	r3, [pc, #52]	; (8009664 <initialise_monitor_handles+0xb0>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	6033      	str	r3, [r6, #0]
 8009632:	2400      	movs	r4, #0
 8009634:	9b01      	ldr	r3, [sp, #4]
 8009636:	606c      	str	r4, [r5, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	602b      	str	r3, [r5, #0]
 800963c:	f7ff ffae 	bl	800959c <_has_ext_stdout_stderr>
 8009640:	42a0      	cmp	r0, r4
 8009642:	d006      	beq.n	8009652 <initialise_monitor_handles+0x9e>
 8009644:	4b07      	ldr	r3, [pc, #28]	; (8009664 <initialise_monitor_handles+0xb0>)
 8009646:	60ec      	str	r4, [r5, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	616c      	str	r4, [r5, #20]
 800964c:	60ab      	str	r3, [r5, #8]
 800964e:	6833      	ldr	r3, [r6, #0]
 8009650:	612b      	str	r3, [r5, #16]
 8009652:	b007      	add	sp, #28
 8009654:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009656:	46c0      	nop			; (mov r8, r8)
 8009658:	0800c89a 	.word	0x0800c89a
 800965c:	20000830 	.word	0x20000830
 8009660:	20000838 	.word	0x20000838
 8009664:	20000834 	.word	0x20000834
 8009668:	2000082c 	.word	0x2000082c

0800966c <_isatty>:
 800966c:	b570      	push	{r4, r5, r6, lr}
 800966e:	f7ff fd7f 	bl	8009170 <findslot>
 8009672:	2509      	movs	r5, #9
 8009674:	1e04      	subs	r4, r0, #0
 8009676:	d104      	bne.n	8009682 <_isatty+0x16>
 8009678:	f001 f9e6 	bl	800aa48 <__errno>
 800967c:	6005      	str	r5, [r0, #0]
 800967e:	0020      	movs	r0, r4
 8009680:	bd70      	pop	{r4, r5, r6, pc}
 8009682:	1c28      	adds	r0, r5, #0
 8009684:	1c21      	adds	r1, r4, #0
 8009686:	beab      	bkpt	0x00ab
 8009688:	1c04      	adds	r4, r0, #0
 800968a:	0020      	movs	r0, r4
 800968c:	2c01      	cmp	r4, #1
 800968e:	d0f7      	beq.n	8009680 <_isatty+0x14>
 8009690:	f001 f9da 	bl	800aa48 <__errno>
 8009694:	2400      	movs	r4, #0
 8009696:	0005      	movs	r5, r0
 8009698:	2613      	movs	r6, #19
 800969a:	1c30      	adds	r0, r6, #0
 800969c:	1c21      	adds	r1, r4, #0
 800969e:	beab      	bkpt	0x00ab
 80096a0:	1c06      	adds	r6, r0, #0
 80096a2:	602e      	str	r6, [r5, #0]
 80096a4:	e7eb      	b.n	800967e <_isatty+0x12>
	...

080096a8 <malloc>:
 80096a8:	b510      	push	{r4, lr}
 80096aa:	4b03      	ldr	r3, [pc, #12]	; (80096b8 <malloc+0x10>)
 80096ac:	0001      	movs	r1, r0
 80096ae:	6818      	ldr	r0, [r3, #0]
 80096b0:	f000 f830 	bl	8009714 <_malloc_r>
 80096b4:	bd10      	pop	{r4, pc}
 80096b6:	46c0      	nop			; (mov r8, r8)
 80096b8:	2000022c 	.word	0x2000022c

080096bc <free>:
 80096bc:	b510      	push	{r4, lr}
 80096be:	4b03      	ldr	r3, [pc, #12]	; (80096cc <free+0x10>)
 80096c0:	0001      	movs	r1, r0
 80096c2:	6818      	ldr	r0, [r3, #0]
 80096c4:	f001 f9fc 	bl	800aac0 <_free_r>
 80096c8:	bd10      	pop	{r4, pc}
 80096ca:	46c0      	nop			; (mov r8, r8)
 80096cc:	2000022c 	.word	0x2000022c

080096d0 <sbrk_aligned>:
 80096d0:	b570      	push	{r4, r5, r6, lr}
 80096d2:	4e0f      	ldr	r6, [pc, #60]	; (8009710 <sbrk_aligned+0x40>)
 80096d4:	000d      	movs	r5, r1
 80096d6:	6831      	ldr	r1, [r6, #0]
 80096d8:	0004      	movs	r4, r0
 80096da:	2900      	cmp	r1, #0
 80096dc:	d102      	bne.n	80096e4 <sbrk_aligned+0x14>
 80096de:	f001 f98d 	bl	800a9fc <_sbrk_r>
 80096e2:	6030      	str	r0, [r6, #0]
 80096e4:	0029      	movs	r1, r5
 80096e6:	0020      	movs	r0, r4
 80096e8:	f001 f988 	bl	800a9fc <_sbrk_r>
 80096ec:	1c43      	adds	r3, r0, #1
 80096ee:	d00a      	beq.n	8009706 <sbrk_aligned+0x36>
 80096f0:	2303      	movs	r3, #3
 80096f2:	1cc5      	adds	r5, r0, #3
 80096f4:	439d      	bics	r5, r3
 80096f6:	42a8      	cmp	r0, r5
 80096f8:	d007      	beq.n	800970a <sbrk_aligned+0x3a>
 80096fa:	1a29      	subs	r1, r5, r0
 80096fc:	0020      	movs	r0, r4
 80096fe:	f001 f97d 	bl	800a9fc <_sbrk_r>
 8009702:	3001      	adds	r0, #1
 8009704:	d101      	bne.n	800970a <sbrk_aligned+0x3a>
 8009706:	2501      	movs	r5, #1
 8009708:	426d      	negs	r5, r5
 800970a:	0028      	movs	r0, r5
 800970c:	bd70      	pop	{r4, r5, r6, pc}
 800970e:	46c0      	nop			; (mov r8, r8)
 8009710:	200008dc 	.word	0x200008dc

08009714 <_malloc_r>:
 8009714:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009716:	2203      	movs	r2, #3
 8009718:	1ccb      	adds	r3, r1, #3
 800971a:	4393      	bics	r3, r2
 800971c:	3308      	adds	r3, #8
 800971e:	0006      	movs	r6, r0
 8009720:	001f      	movs	r7, r3
 8009722:	2b0c      	cmp	r3, #12
 8009724:	d238      	bcs.n	8009798 <_malloc_r+0x84>
 8009726:	270c      	movs	r7, #12
 8009728:	42b9      	cmp	r1, r7
 800972a:	d837      	bhi.n	800979c <_malloc_r+0x88>
 800972c:	0030      	movs	r0, r6
 800972e:	f000 f873 	bl	8009818 <__malloc_lock>
 8009732:	4b38      	ldr	r3, [pc, #224]	; (8009814 <_malloc_r+0x100>)
 8009734:	9300      	str	r3, [sp, #0]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	001c      	movs	r4, r3
 800973a:	2c00      	cmp	r4, #0
 800973c:	d133      	bne.n	80097a6 <_malloc_r+0x92>
 800973e:	0039      	movs	r1, r7
 8009740:	0030      	movs	r0, r6
 8009742:	f7ff ffc5 	bl	80096d0 <sbrk_aligned>
 8009746:	0004      	movs	r4, r0
 8009748:	1c43      	adds	r3, r0, #1
 800974a:	d15e      	bne.n	800980a <_malloc_r+0xf6>
 800974c:	9b00      	ldr	r3, [sp, #0]
 800974e:	681c      	ldr	r4, [r3, #0]
 8009750:	0025      	movs	r5, r4
 8009752:	2d00      	cmp	r5, #0
 8009754:	d14e      	bne.n	80097f4 <_malloc_r+0xe0>
 8009756:	2c00      	cmp	r4, #0
 8009758:	d051      	beq.n	80097fe <_malloc_r+0xea>
 800975a:	6823      	ldr	r3, [r4, #0]
 800975c:	0029      	movs	r1, r5
 800975e:	18e3      	adds	r3, r4, r3
 8009760:	0030      	movs	r0, r6
 8009762:	9301      	str	r3, [sp, #4]
 8009764:	f001 f94a 	bl	800a9fc <_sbrk_r>
 8009768:	9b01      	ldr	r3, [sp, #4]
 800976a:	4283      	cmp	r3, r0
 800976c:	d147      	bne.n	80097fe <_malloc_r+0xea>
 800976e:	6823      	ldr	r3, [r4, #0]
 8009770:	0030      	movs	r0, r6
 8009772:	1aff      	subs	r7, r7, r3
 8009774:	0039      	movs	r1, r7
 8009776:	f7ff ffab 	bl	80096d0 <sbrk_aligned>
 800977a:	3001      	adds	r0, #1
 800977c:	d03f      	beq.n	80097fe <_malloc_r+0xea>
 800977e:	6823      	ldr	r3, [r4, #0]
 8009780:	19db      	adds	r3, r3, r7
 8009782:	6023      	str	r3, [r4, #0]
 8009784:	9b00      	ldr	r3, [sp, #0]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	2b00      	cmp	r3, #0
 800978a:	d040      	beq.n	800980e <_malloc_r+0xfa>
 800978c:	685a      	ldr	r2, [r3, #4]
 800978e:	42a2      	cmp	r2, r4
 8009790:	d133      	bne.n	80097fa <_malloc_r+0xe6>
 8009792:	2200      	movs	r2, #0
 8009794:	605a      	str	r2, [r3, #4]
 8009796:	e014      	b.n	80097c2 <_malloc_r+0xae>
 8009798:	2b00      	cmp	r3, #0
 800979a:	dac5      	bge.n	8009728 <_malloc_r+0x14>
 800979c:	230c      	movs	r3, #12
 800979e:	2500      	movs	r5, #0
 80097a0:	6033      	str	r3, [r6, #0]
 80097a2:	0028      	movs	r0, r5
 80097a4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80097a6:	6821      	ldr	r1, [r4, #0]
 80097a8:	1bc9      	subs	r1, r1, r7
 80097aa:	d420      	bmi.n	80097ee <_malloc_r+0xda>
 80097ac:	290b      	cmp	r1, #11
 80097ae:	d918      	bls.n	80097e2 <_malloc_r+0xce>
 80097b0:	19e2      	adds	r2, r4, r7
 80097b2:	6027      	str	r7, [r4, #0]
 80097b4:	42a3      	cmp	r3, r4
 80097b6:	d112      	bne.n	80097de <_malloc_r+0xca>
 80097b8:	9b00      	ldr	r3, [sp, #0]
 80097ba:	601a      	str	r2, [r3, #0]
 80097bc:	6863      	ldr	r3, [r4, #4]
 80097be:	6011      	str	r1, [r2, #0]
 80097c0:	6053      	str	r3, [r2, #4]
 80097c2:	0030      	movs	r0, r6
 80097c4:	0025      	movs	r5, r4
 80097c6:	f000 f82f 	bl	8009828 <__malloc_unlock>
 80097ca:	2207      	movs	r2, #7
 80097cc:	350b      	adds	r5, #11
 80097ce:	1d23      	adds	r3, r4, #4
 80097d0:	4395      	bics	r5, r2
 80097d2:	1aea      	subs	r2, r5, r3
 80097d4:	429d      	cmp	r5, r3
 80097d6:	d0e4      	beq.n	80097a2 <_malloc_r+0x8e>
 80097d8:	1b5b      	subs	r3, r3, r5
 80097da:	50a3      	str	r3, [r4, r2]
 80097dc:	e7e1      	b.n	80097a2 <_malloc_r+0x8e>
 80097de:	605a      	str	r2, [r3, #4]
 80097e0:	e7ec      	b.n	80097bc <_malloc_r+0xa8>
 80097e2:	6862      	ldr	r2, [r4, #4]
 80097e4:	42a3      	cmp	r3, r4
 80097e6:	d1d5      	bne.n	8009794 <_malloc_r+0x80>
 80097e8:	9b00      	ldr	r3, [sp, #0]
 80097ea:	601a      	str	r2, [r3, #0]
 80097ec:	e7e9      	b.n	80097c2 <_malloc_r+0xae>
 80097ee:	0023      	movs	r3, r4
 80097f0:	6864      	ldr	r4, [r4, #4]
 80097f2:	e7a2      	b.n	800973a <_malloc_r+0x26>
 80097f4:	002c      	movs	r4, r5
 80097f6:	686d      	ldr	r5, [r5, #4]
 80097f8:	e7ab      	b.n	8009752 <_malloc_r+0x3e>
 80097fa:	0013      	movs	r3, r2
 80097fc:	e7c4      	b.n	8009788 <_malloc_r+0x74>
 80097fe:	230c      	movs	r3, #12
 8009800:	0030      	movs	r0, r6
 8009802:	6033      	str	r3, [r6, #0]
 8009804:	f000 f810 	bl	8009828 <__malloc_unlock>
 8009808:	e7cb      	b.n	80097a2 <_malloc_r+0x8e>
 800980a:	6027      	str	r7, [r4, #0]
 800980c:	e7d9      	b.n	80097c2 <_malloc_r+0xae>
 800980e:	605b      	str	r3, [r3, #4]
 8009810:	deff      	udf	#255	; 0xff
 8009812:	46c0      	nop			; (mov r8, r8)
 8009814:	200008d8 	.word	0x200008d8

08009818 <__malloc_lock>:
 8009818:	b510      	push	{r4, lr}
 800981a:	4802      	ldr	r0, [pc, #8]	; (8009824 <__malloc_lock+0xc>)
 800981c:	f001 f93f 	bl	800aa9e <__retarget_lock_acquire_recursive>
 8009820:	bd10      	pop	{r4, pc}
 8009822:	46c0      	nop			; (mov r8, r8)
 8009824:	20000a20 	.word	0x20000a20

08009828 <__malloc_unlock>:
 8009828:	b510      	push	{r4, lr}
 800982a:	4802      	ldr	r0, [pc, #8]	; (8009834 <__malloc_unlock+0xc>)
 800982c:	f001 f938 	bl	800aaa0 <__retarget_lock_release_recursive>
 8009830:	bd10      	pop	{r4, pc}
 8009832:	46c0      	nop			; (mov r8, r8)
 8009834:	20000a20 	.word	0x20000a20

08009838 <realloc>:
 8009838:	b510      	push	{r4, lr}
 800983a:	4b03      	ldr	r3, [pc, #12]	; (8009848 <realloc+0x10>)
 800983c:	000a      	movs	r2, r1
 800983e:	0001      	movs	r1, r0
 8009840:	6818      	ldr	r0, [r3, #0]
 8009842:	f000 f803 	bl	800984c <_realloc_r>
 8009846:	bd10      	pop	{r4, pc}
 8009848:	2000022c 	.word	0x2000022c

0800984c <_realloc_r>:
 800984c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800984e:	0007      	movs	r7, r0
 8009850:	000e      	movs	r6, r1
 8009852:	0014      	movs	r4, r2
 8009854:	2900      	cmp	r1, #0
 8009856:	d105      	bne.n	8009864 <_realloc_r+0x18>
 8009858:	0011      	movs	r1, r2
 800985a:	f7ff ff5b 	bl	8009714 <_malloc_r>
 800985e:	0005      	movs	r5, r0
 8009860:	0028      	movs	r0, r5
 8009862:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009864:	2a00      	cmp	r2, #0
 8009866:	d103      	bne.n	8009870 <_realloc_r+0x24>
 8009868:	f001 f92a 	bl	800aac0 <_free_r>
 800986c:	0025      	movs	r5, r4
 800986e:	e7f7      	b.n	8009860 <_realloc_r+0x14>
 8009870:	f002 f999 	bl	800bba6 <_malloc_usable_size_r>
 8009874:	9001      	str	r0, [sp, #4]
 8009876:	4284      	cmp	r4, r0
 8009878:	d803      	bhi.n	8009882 <_realloc_r+0x36>
 800987a:	0035      	movs	r5, r6
 800987c:	0843      	lsrs	r3, r0, #1
 800987e:	42a3      	cmp	r3, r4
 8009880:	d3ee      	bcc.n	8009860 <_realloc_r+0x14>
 8009882:	0021      	movs	r1, r4
 8009884:	0038      	movs	r0, r7
 8009886:	f7ff ff45 	bl	8009714 <_malloc_r>
 800988a:	1e05      	subs	r5, r0, #0
 800988c:	d0e8      	beq.n	8009860 <_realloc_r+0x14>
 800988e:	9b01      	ldr	r3, [sp, #4]
 8009890:	0022      	movs	r2, r4
 8009892:	429c      	cmp	r4, r3
 8009894:	d900      	bls.n	8009898 <_realloc_r+0x4c>
 8009896:	001a      	movs	r2, r3
 8009898:	0031      	movs	r1, r6
 800989a:	0028      	movs	r0, r5
 800989c:	f001 f901 	bl	800aaa2 <memcpy>
 80098a0:	0031      	movs	r1, r6
 80098a2:	0038      	movs	r0, r7
 80098a4:	f001 f90c 	bl	800aac0 <_free_r>
 80098a8:	e7da      	b.n	8009860 <_realloc_r+0x14>
	...

080098ac <sulp>:
 80098ac:	b570      	push	{r4, r5, r6, lr}
 80098ae:	0016      	movs	r6, r2
 80098b0:	000d      	movs	r5, r1
 80098b2:	f002 f843 	bl	800b93c <__ulp>
 80098b6:	2e00      	cmp	r6, #0
 80098b8:	d00d      	beq.n	80098d6 <sulp+0x2a>
 80098ba:	236b      	movs	r3, #107	; 0x6b
 80098bc:	006a      	lsls	r2, r5, #1
 80098be:	0d52      	lsrs	r2, r2, #21
 80098c0:	1a9b      	subs	r3, r3, r2
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	dd07      	ble.n	80098d6 <sulp+0x2a>
 80098c6:	2400      	movs	r4, #0
 80098c8:	4a03      	ldr	r2, [pc, #12]	; (80098d8 <sulp+0x2c>)
 80098ca:	051b      	lsls	r3, r3, #20
 80098cc:	189d      	adds	r5, r3, r2
 80098ce:	002b      	movs	r3, r5
 80098d0:	0022      	movs	r2, r4
 80098d2:	f7f7 fed7 	bl	8001684 <__aeabi_dmul>
 80098d6:	bd70      	pop	{r4, r5, r6, pc}
 80098d8:	3ff00000 	.word	0x3ff00000

080098dc <_strtod_l>:
 80098dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80098de:	b0a1      	sub	sp, #132	; 0x84
 80098e0:	9219      	str	r2, [sp, #100]	; 0x64
 80098e2:	2200      	movs	r2, #0
 80098e4:	2600      	movs	r6, #0
 80098e6:	2700      	movs	r7, #0
 80098e8:	9004      	str	r0, [sp, #16]
 80098ea:	9107      	str	r1, [sp, #28]
 80098ec:	921c      	str	r2, [sp, #112]	; 0x70
 80098ee:	911b      	str	r1, [sp, #108]	; 0x6c
 80098f0:	780a      	ldrb	r2, [r1, #0]
 80098f2:	2a2b      	cmp	r2, #43	; 0x2b
 80098f4:	d055      	beq.n	80099a2 <_strtod_l+0xc6>
 80098f6:	d841      	bhi.n	800997c <_strtod_l+0xa0>
 80098f8:	2a0d      	cmp	r2, #13
 80098fa:	d83b      	bhi.n	8009974 <_strtod_l+0x98>
 80098fc:	2a08      	cmp	r2, #8
 80098fe:	d83b      	bhi.n	8009978 <_strtod_l+0x9c>
 8009900:	2a00      	cmp	r2, #0
 8009902:	d044      	beq.n	800998e <_strtod_l+0xb2>
 8009904:	2200      	movs	r2, #0
 8009906:	920f      	str	r2, [sp, #60]	; 0x3c
 8009908:	2100      	movs	r1, #0
 800990a:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800990c:	9109      	str	r1, [sp, #36]	; 0x24
 800990e:	782a      	ldrb	r2, [r5, #0]
 8009910:	2a30      	cmp	r2, #48	; 0x30
 8009912:	d000      	beq.n	8009916 <_strtod_l+0x3a>
 8009914:	e085      	b.n	8009a22 <_strtod_l+0x146>
 8009916:	786a      	ldrb	r2, [r5, #1]
 8009918:	3120      	adds	r1, #32
 800991a:	438a      	bics	r2, r1
 800991c:	2a58      	cmp	r2, #88	; 0x58
 800991e:	d000      	beq.n	8009922 <_strtod_l+0x46>
 8009920:	e075      	b.n	8009a0e <_strtod_l+0x132>
 8009922:	9302      	str	r3, [sp, #8]
 8009924:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009926:	4a97      	ldr	r2, [pc, #604]	; (8009b84 <_strtod_l+0x2a8>)
 8009928:	9301      	str	r3, [sp, #4]
 800992a:	ab1c      	add	r3, sp, #112	; 0x70
 800992c:	9300      	str	r3, [sp, #0]
 800992e:	9804      	ldr	r0, [sp, #16]
 8009930:	ab1d      	add	r3, sp, #116	; 0x74
 8009932:	a91b      	add	r1, sp, #108	; 0x6c
 8009934:	f001 f978 	bl	800ac28 <__gethex>
 8009938:	230f      	movs	r3, #15
 800993a:	0002      	movs	r2, r0
 800993c:	401a      	ands	r2, r3
 800993e:	0004      	movs	r4, r0
 8009940:	9205      	str	r2, [sp, #20]
 8009942:	4218      	tst	r0, r3
 8009944:	d005      	beq.n	8009952 <_strtod_l+0x76>
 8009946:	2a06      	cmp	r2, #6
 8009948:	d12d      	bne.n	80099a6 <_strtod_l+0xca>
 800994a:	1c6b      	adds	r3, r5, #1
 800994c:	931b      	str	r3, [sp, #108]	; 0x6c
 800994e:	2300      	movs	r3, #0
 8009950:	930f      	str	r3, [sp, #60]	; 0x3c
 8009952:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009954:	2b00      	cmp	r3, #0
 8009956:	d002      	beq.n	800995e <_strtod_l+0x82>
 8009958:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800995a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800995c:	6013      	str	r3, [r2, #0]
 800995e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009960:	2b00      	cmp	r3, #0
 8009962:	d01b      	beq.n	800999c <_strtod_l+0xc0>
 8009964:	2380      	movs	r3, #128	; 0x80
 8009966:	0032      	movs	r2, r6
 8009968:	061b      	lsls	r3, r3, #24
 800996a:	18fb      	adds	r3, r7, r3
 800996c:	0010      	movs	r0, r2
 800996e:	0019      	movs	r1, r3
 8009970:	b021      	add	sp, #132	; 0x84
 8009972:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009974:	2a20      	cmp	r2, #32
 8009976:	d1c5      	bne.n	8009904 <_strtod_l+0x28>
 8009978:	3101      	adds	r1, #1
 800997a:	e7b8      	b.n	80098ee <_strtod_l+0x12>
 800997c:	2a2d      	cmp	r2, #45	; 0x2d
 800997e:	d1c1      	bne.n	8009904 <_strtod_l+0x28>
 8009980:	3a2c      	subs	r2, #44	; 0x2c
 8009982:	920f      	str	r2, [sp, #60]	; 0x3c
 8009984:	1c4a      	adds	r2, r1, #1
 8009986:	921b      	str	r2, [sp, #108]	; 0x6c
 8009988:	784a      	ldrb	r2, [r1, #1]
 800998a:	2a00      	cmp	r2, #0
 800998c:	d1bc      	bne.n	8009908 <_strtod_l+0x2c>
 800998e:	9b07      	ldr	r3, [sp, #28]
 8009990:	931b      	str	r3, [sp, #108]	; 0x6c
 8009992:	2300      	movs	r3, #0
 8009994:	930f      	str	r3, [sp, #60]	; 0x3c
 8009996:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009998:	2b00      	cmp	r3, #0
 800999a:	d1dd      	bne.n	8009958 <_strtod_l+0x7c>
 800999c:	0032      	movs	r2, r6
 800999e:	003b      	movs	r3, r7
 80099a0:	e7e4      	b.n	800996c <_strtod_l+0x90>
 80099a2:	2200      	movs	r2, #0
 80099a4:	e7ed      	b.n	8009982 <_strtod_l+0xa6>
 80099a6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80099a8:	2a00      	cmp	r2, #0
 80099aa:	d007      	beq.n	80099bc <_strtod_l+0xe0>
 80099ac:	2135      	movs	r1, #53	; 0x35
 80099ae:	a81e      	add	r0, sp, #120	; 0x78
 80099b0:	f002 f8b5 	bl	800bb1e <__copybits>
 80099b4:	991c      	ldr	r1, [sp, #112]	; 0x70
 80099b6:	9804      	ldr	r0, [sp, #16]
 80099b8:	f001 fc7e 	bl	800b2b8 <_Bfree>
 80099bc:	9805      	ldr	r0, [sp, #20]
 80099be:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80099c0:	3801      	subs	r0, #1
 80099c2:	2804      	cmp	r0, #4
 80099c4:	d806      	bhi.n	80099d4 <_strtod_l+0xf8>
 80099c6:	f7f6 fbb1 	bl	800012c <__gnu_thumb1_case_uqi>
 80099ca:	0312      	.short	0x0312
 80099cc:	1e1c      	.short	0x1e1c
 80099ce:	12          	.byte	0x12
 80099cf:	00          	.byte	0x00
 80099d0:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80099d2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
 80099d4:	05e4      	lsls	r4, r4, #23
 80099d6:	d502      	bpl.n	80099de <_strtod_l+0x102>
 80099d8:	2380      	movs	r3, #128	; 0x80
 80099da:	061b      	lsls	r3, r3, #24
 80099dc:	431f      	orrs	r7, r3
 80099de:	4b6a      	ldr	r3, [pc, #424]	; (8009b88 <_strtod_l+0x2ac>)
 80099e0:	423b      	tst	r3, r7
 80099e2:	d1b6      	bne.n	8009952 <_strtod_l+0x76>
 80099e4:	f001 f830 	bl	800aa48 <__errno>
 80099e8:	2322      	movs	r3, #34	; 0x22
 80099ea:	6003      	str	r3, [r0, #0]
 80099ec:	e7b1      	b.n	8009952 <_strtod_l+0x76>
 80099ee:	4967      	ldr	r1, [pc, #412]	; (8009b8c <_strtod_l+0x2b0>)
 80099f0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 80099f2:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 80099f4:	400a      	ands	r2, r1
 80099f6:	4966      	ldr	r1, [pc, #408]	; (8009b90 <_strtod_l+0x2b4>)
 80099f8:	185b      	adds	r3, r3, r1
 80099fa:	051b      	lsls	r3, r3, #20
 80099fc:	431a      	orrs	r2, r3
 80099fe:	0017      	movs	r7, r2
 8009a00:	e7e8      	b.n	80099d4 <_strtod_l+0xf8>
 8009a02:	4f61      	ldr	r7, [pc, #388]	; (8009b88 <_strtod_l+0x2ac>)
 8009a04:	e7e6      	b.n	80099d4 <_strtod_l+0xf8>
 8009a06:	2601      	movs	r6, #1
 8009a08:	4f62      	ldr	r7, [pc, #392]	; (8009b94 <_strtod_l+0x2b8>)
 8009a0a:	4276      	negs	r6, r6
 8009a0c:	e7e2      	b.n	80099d4 <_strtod_l+0xf8>
 8009a0e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a10:	1c5a      	adds	r2, r3, #1
 8009a12:	921b      	str	r2, [sp, #108]	; 0x6c
 8009a14:	785b      	ldrb	r3, [r3, #1]
 8009a16:	2b30      	cmp	r3, #48	; 0x30
 8009a18:	d0f9      	beq.n	8009a0e <_strtod_l+0x132>
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d099      	beq.n	8009952 <_strtod_l+0x76>
 8009a1e:	2301      	movs	r3, #1
 8009a20:	9309      	str	r3, [sp, #36]	; 0x24
 8009a22:	2500      	movs	r5, #0
 8009a24:	220a      	movs	r2, #10
 8009a26:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a28:	950d      	str	r5, [sp, #52]	; 0x34
 8009a2a:	9310      	str	r3, [sp, #64]	; 0x40
 8009a2c:	9508      	str	r5, [sp, #32]
 8009a2e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8009a30:	7804      	ldrb	r4, [r0, #0]
 8009a32:	0023      	movs	r3, r4
 8009a34:	3b30      	subs	r3, #48	; 0x30
 8009a36:	b2d9      	uxtb	r1, r3
 8009a38:	2909      	cmp	r1, #9
 8009a3a:	d927      	bls.n	8009a8c <_strtod_l+0x1b0>
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	4956      	ldr	r1, [pc, #344]	; (8009b98 <_strtod_l+0x2bc>)
 8009a40:	f000 ff90 	bl	800a964 <strncmp>
 8009a44:	2800      	cmp	r0, #0
 8009a46:	d031      	beq.n	8009aac <_strtod_l+0x1d0>
 8009a48:	2000      	movs	r0, #0
 8009a4a:	0023      	movs	r3, r4
 8009a4c:	4684      	mov	ip, r0
 8009a4e:	9a08      	ldr	r2, [sp, #32]
 8009a50:	900c      	str	r0, [sp, #48]	; 0x30
 8009a52:	9205      	str	r2, [sp, #20]
 8009a54:	2220      	movs	r2, #32
 8009a56:	0019      	movs	r1, r3
 8009a58:	4391      	bics	r1, r2
 8009a5a:	000a      	movs	r2, r1
 8009a5c:	2100      	movs	r1, #0
 8009a5e:	9106      	str	r1, [sp, #24]
 8009a60:	2a45      	cmp	r2, #69	; 0x45
 8009a62:	d000      	beq.n	8009a66 <_strtod_l+0x18a>
 8009a64:	e0c2      	b.n	8009bec <_strtod_l+0x310>
 8009a66:	9b05      	ldr	r3, [sp, #20]
 8009a68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a6a:	4303      	orrs	r3, r0
 8009a6c:	4313      	orrs	r3, r2
 8009a6e:	428b      	cmp	r3, r1
 8009a70:	d08d      	beq.n	800998e <_strtod_l+0xb2>
 8009a72:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a74:	9307      	str	r3, [sp, #28]
 8009a76:	3301      	adds	r3, #1
 8009a78:	931b      	str	r3, [sp, #108]	; 0x6c
 8009a7a:	9b07      	ldr	r3, [sp, #28]
 8009a7c:	785b      	ldrb	r3, [r3, #1]
 8009a7e:	2b2b      	cmp	r3, #43	; 0x2b
 8009a80:	d071      	beq.n	8009b66 <_strtod_l+0x28a>
 8009a82:	000c      	movs	r4, r1
 8009a84:	2b2d      	cmp	r3, #45	; 0x2d
 8009a86:	d174      	bne.n	8009b72 <_strtod_l+0x296>
 8009a88:	2401      	movs	r4, #1
 8009a8a:	e06d      	b.n	8009b68 <_strtod_l+0x28c>
 8009a8c:	9908      	ldr	r1, [sp, #32]
 8009a8e:	2908      	cmp	r1, #8
 8009a90:	dc09      	bgt.n	8009aa6 <_strtod_l+0x1ca>
 8009a92:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009a94:	4351      	muls	r1, r2
 8009a96:	185b      	adds	r3, r3, r1
 8009a98:	930d      	str	r3, [sp, #52]	; 0x34
 8009a9a:	9b08      	ldr	r3, [sp, #32]
 8009a9c:	3001      	adds	r0, #1
 8009a9e:	3301      	adds	r3, #1
 8009aa0:	9308      	str	r3, [sp, #32]
 8009aa2:	901b      	str	r0, [sp, #108]	; 0x6c
 8009aa4:	e7c3      	b.n	8009a2e <_strtod_l+0x152>
 8009aa6:	4355      	muls	r5, r2
 8009aa8:	195d      	adds	r5, r3, r5
 8009aaa:	e7f6      	b.n	8009a9a <_strtod_l+0x1be>
 8009aac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009aae:	1c5a      	adds	r2, r3, #1
 8009ab0:	921b      	str	r2, [sp, #108]	; 0x6c
 8009ab2:	9a08      	ldr	r2, [sp, #32]
 8009ab4:	785b      	ldrb	r3, [r3, #1]
 8009ab6:	2a00      	cmp	r2, #0
 8009ab8:	d03a      	beq.n	8009b30 <_strtod_l+0x254>
 8009aba:	900c      	str	r0, [sp, #48]	; 0x30
 8009abc:	9205      	str	r2, [sp, #20]
 8009abe:	001a      	movs	r2, r3
 8009ac0:	3a30      	subs	r2, #48	; 0x30
 8009ac2:	2a09      	cmp	r2, #9
 8009ac4:	d912      	bls.n	8009aec <_strtod_l+0x210>
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	4694      	mov	ip, r2
 8009aca:	e7c3      	b.n	8009a54 <_strtod_l+0x178>
 8009acc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009ace:	3001      	adds	r0, #1
 8009ad0:	1c5a      	adds	r2, r3, #1
 8009ad2:	921b      	str	r2, [sp, #108]	; 0x6c
 8009ad4:	785b      	ldrb	r3, [r3, #1]
 8009ad6:	2b30      	cmp	r3, #48	; 0x30
 8009ad8:	d0f8      	beq.n	8009acc <_strtod_l+0x1f0>
 8009ada:	001a      	movs	r2, r3
 8009adc:	3a31      	subs	r2, #49	; 0x31
 8009ade:	2a08      	cmp	r2, #8
 8009ae0:	d83c      	bhi.n	8009b5c <_strtod_l+0x280>
 8009ae2:	900c      	str	r0, [sp, #48]	; 0x30
 8009ae4:	2000      	movs	r0, #0
 8009ae6:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009ae8:	9005      	str	r0, [sp, #20]
 8009aea:	9210      	str	r2, [sp, #64]	; 0x40
 8009aec:	001a      	movs	r2, r3
 8009aee:	1c41      	adds	r1, r0, #1
 8009af0:	3a30      	subs	r2, #48	; 0x30
 8009af2:	2b30      	cmp	r3, #48	; 0x30
 8009af4:	d016      	beq.n	8009b24 <_strtod_l+0x248>
 8009af6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009af8:	185b      	adds	r3, r3, r1
 8009afa:	930c      	str	r3, [sp, #48]	; 0x30
 8009afc:	9b05      	ldr	r3, [sp, #20]
 8009afe:	210a      	movs	r1, #10
 8009b00:	469c      	mov	ip, r3
 8009b02:	4484      	add	ip, r0
 8009b04:	4563      	cmp	r3, ip
 8009b06:	d115      	bne.n	8009b34 <_strtod_l+0x258>
 8009b08:	9905      	ldr	r1, [sp, #20]
 8009b0a:	9b05      	ldr	r3, [sp, #20]
 8009b0c:	3101      	adds	r1, #1
 8009b0e:	1809      	adds	r1, r1, r0
 8009b10:	181b      	adds	r3, r3, r0
 8009b12:	9105      	str	r1, [sp, #20]
 8009b14:	2b08      	cmp	r3, #8
 8009b16:	dc19      	bgt.n	8009b4c <_strtod_l+0x270>
 8009b18:	230a      	movs	r3, #10
 8009b1a:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009b1c:	434b      	muls	r3, r1
 8009b1e:	2100      	movs	r1, #0
 8009b20:	18d3      	adds	r3, r2, r3
 8009b22:	930d      	str	r3, [sp, #52]	; 0x34
 8009b24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b26:	0008      	movs	r0, r1
 8009b28:	1c5a      	adds	r2, r3, #1
 8009b2a:	921b      	str	r2, [sp, #108]	; 0x6c
 8009b2c:	785b      	ldrb	r3, [r3, #1]
 8009b2e:	e7c6      	b.n	8009abe <_strtod_l+0x1e2>
 8009b30:	9808      	ldr	r0, [sp, #32]
 8009b32:	e7d0      	b.n	8009ad6 <_strtod_l+0x1fa>
 8009b34:	1c5c      	adds	r4, r3, #1
 8009b36:	2b08      	cmp	r3, #8
 8009b38:	dc04      	bgt.n	8009b44 <_strtod_l+0x268>
 8009b3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b3c:	434b      	muls	r3, r1
 8009b3e:	930d      	str	r3, [sp, #52]	; 0x34
 8009b40:	0023      	movs	r3, r4
 8009b42:	e7df      	b.n	8009b04 <_strtod_l+0x228>
 8009b44:	2c10      	cmp	r4, #16
 8009b46:	dcfb      	bgt.n	8009b40 <_strtod_l+0x264>
 8009b48:	434d      	muls	r5, r1
 8009b4a:	e7f9      	b.n	8009b40 <_strtod_l+0x264>
 8009b4c:	9b05      	ldr	r3, [sp, #20]
 8009b4e:	2100      	movs	r1, #0
 8009b50:	2b10      	cmp	r3, #16
 8009b52:	dce7      	bgt.n	8009b24 <_strtod_l+0x248>
 8009b54:	230a      	movs	r3, #10
 8009b56:	435d      	muls	r5, r3
 8009b58:	1955      	adds	r5, r2, r5
 8009b5a:	e7e3      	b.n	8009b24 <_strtod_l+0x248>
 8009b5c:	2200      	movs	r2, #0
 8009b5e:	920c      	str	r2, [sp, #48]	; 0x30
 8009b60:	9205      	str	r2, [sp, #20]
 8009b62:	3201      	adds	r2, #1
 8009b64:	e7b0      	b.n	8009ac8 <_strtod_l+0x1ec>
 8009b66:	2400      	movs	r4, #0
 8009b68:	9b07      	ldr	r3, [sp, #28]
 8009b6a:	3302      	adds	r3, #2
 8009b6c:	931b      	str	r3, [sp, #108]	; 0x6c
 8009b6e:	9b07      	ldr	r3, [sp, #28]
 8009b70:	789b      	ldrb	r3, [r3, #2]
 8009b72:	001a      	movs	r2, r3
 8009b74:	3a30      	subs	r2, #48	; 0x30
 8009b76:	2a09      	cmp	r2, #9
 8009b78:	d914      	bls.n	8009ba4 <_strtod_l+0x2c8>
 8009b7a:	9a07      	ldr	r2, [sp, #28]
 8009b7c:	921b      	str	r2, [sp, #108]	; 0x6c
 8009b7e:	2200      	movs	r2, #0
 8009b80:	e033      	b.n	8009bea <_strtod_l+0x30e>
 8009b82:	46c0      	nop			; (mov r8, r8)
 8009b84:	0800c8ac 	.word	0x0800c8ac
 8009b88:	7ff00000 	.word	0x7ff00000
 8009b8c:	ffefffff 	.word	0xffefffff
 8009b90:	00000433 	.word	0x00000433
 8009b94:	7fffffff 	.word	0x7fffffff
 8009b98:	0800c89e 	.word	0x0800c89e
 8009b9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009b9e:	1c5a      	adds	r2, r3, #1
 8009ba0:	921b      	str	r2, [sp, #108]	; 0x6c
 8009ba2:	785b      	ldrb	r3, [r3, #1]
 8009ba4:	2b30      	cmp	r3, #48	; 0x30
 8009ba6:	d0f9      	beq.n	8009b9c <_strtod_l+0x2c0>
 8009ba8:	2200      	movs	r2, #0
 8009baa:	9206      	str	r2, [sp, #24]
 8009bac:	001a      	movs	r2, r3
 8009bae:	3a31      	subs	r2, #49	; 0x31
 8009bb0:	2a08      	cmp	r2, #8
 8009bb2:	d81b      	bhi.n	8009bec <_strtod_l+0x310>
 8009bb4:	3b30      	subs	r3, #48	; 0x30
 8009bb6:	930e      	str	r3, [sp, #56]	; 0x38
 8009bb8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009bba:	9306      	str	r3, [sp, #24]
 8009bbc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009bbe:	1c59      	adds	r1, r3, #1
 8009bc0:	911b      	str	r1, [sp, #108]	; 0x6c
 8009bc2:	785b      	ldrb	r3, [r3, #1]
 8009bc4:	001a      	movs	r2, r3
 8009bc6:	3a30      	subs	r2, #48	; 0x30
 8009bc8:	2a09      	cmp	r2, #9
 8009bca:	d93a      	bls.n	8009c42 <_strtod_l+0x366>
 8009bcc:	9a06      	ldr	r2, [sp, #24]
 8009bce:	1a8a      	subs	r2, r1, r2
 8009bd0:	49b2      	ldr	r1, [pc, #712]	; (8009e9c <_strtod_l+0x5c0>)
 8009bd2:	9106      	str	r1, [sp, #24]
 8009bd4:	2a08      	cmp	r2, #8
 8009bd6:	dc04      	bgt.n	8009be2 <_strtod_l+0x306>
 8009bd8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009bda:	9206      	str	r2, [sp, #24]
 8009bdc:	428a      	cmp	r2, r1
 8009bde:	dd00      	ble.n	8009be2 <_strtod_l+0x306>
 8009be0:	9106      	str	r1, [sp, #24]
 8009be2:	2c00      	cmp	r4, #0
 8009be4:	d002      	beq.n	8009bec <_strtod_l+0x310>
 8009be6:	9a06      	ldr	r2, [sp, #24]
 8009be8:	4252      	negs	r2, r2
 8009bea:	9206      	str	r2, [sp, #24]
 8009bec:	9a05      	ldr	r2, [sp, #20]
 8009bee:	2a00      	cmp	r2, #0
 8009bf0:	d14d      	bne.n	8009c8e <_strtod_l+0x3b2>
 8009bf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009bf4:	4310      	orrs	r0, r2
 8009bf6:	d000      	beq.n	8009bfa <_strtod_l+0x31e>
 8009bf8:	e6ab      	b.n	8009952 <_strtod_l+0x76>
 8009bfa:	4662      	mov	r2, ip
 8009bfc:	2a00      	cmp	r2, #0
 8009bfe:	d000      	beq.n	8009c02 <_strtod_l+0x326>
 8009c00:	e6c5      	b.n	800998e <_strtod_l+0xb2>
 8009c02:	2b69      	cmp	r3, #105	; 0x69
 8009c04:	d027      	beq.n	8009c56 <_strtod_l+0x37a>
 8009c06:	dc23      	bgt.n	8009c50 <_strtod_l+0x374>
 8009c08:	2b49      	cmp	r3, #73	; 0x49
 8009c0a:	d024      	beq.n	8009c56 <_strtod_l+0x37a>
 8009c0c:	2b4e      	cmp	r3, #78	; 0x4e
 8009c0e:	d000      	beq.n	8009c12 <_strtod_l+0x336>
 8009c10:	e6bd      	b.n	800998e <_strtod_l+0xb2>
 8009c12:	49a3      	ldr	r1, [pc, #652]	; (8009ea0 <_strtod_l+0x5c4>)
 8009c14:	a81b      	add	r0, sp, #108	; 0x6c
 8009c16:	f001 fa3d 	bl	800b094 <__match>
 8009c1a:	2800      	cmp	r0, #0
 8009c1c:	d100      	bne.n	8009c20 <_strtod_l+0x344>
 8009c1e:	e6b6      	b.n	800998e <_strtod_l+0xb2>
 8009c20:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	2b28      	cmp	r3, #40	; 0x28
 8009c26:	d12c      	bne.n	8009c82 <_strtod_l+0x3a6>
 8009c28:	499e      	ldr	r1, [pc, #632]	; (8009ea4 <_strtod_l+0x5c8>)
 8009c2a:	aa1e      	add	r2, sp, #120	; 0x78
 8009c2c:	a81b      	add	r0, sp, #108	; 0x6c
 8009c2e:	f001 fa45 	bl	800b0bc <__hexnan>
 8009c32:	2805      	cmp	r0, #5
 8009c34:	d125      	bne.n	8009c82 <_strtod_l+0x3a6>
 8009c36:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8009c38:	4a9b      	ldr	r2, [pc, #620]	; (8009ea8 <_strtod_l+0x5cc>)
 8009c3a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8009c3c:	431a      	orrs	r2, r3
 8009c3e:	0017      	movs	r7, r2
 8009c40:	e687      	b.n	8009952 <_strtod_l+0x76>
 8009c42:	220a      	movs	r2, #10
 8009c44:	990e      	ldr	r1, [sp, #56]	; 0x38
 8009c46:	434a      	muls	r2, r1
 8009c48:	18d2      	adds	r2, r2, r3
 8009c4a:	3a30      	subs	r2, #48	; 0x30
 8009c4c:	920e      	str	r2, [sp, #56]	; 0x38
 8009c4e:	e7b5      	b.n	8009bbc <_strtod_l+0x2e0>
 8009c50:	2b6e      	cmp	r3, #110	; 0x6e
 8009c52:	d0de      	beq.n	8009c12 <_strtod_l+0x336>
 8009c54:	e69b      	b.n	800998e <_strtod_l+0xb2>
 8009c56:	4995      	ldr	r1, [pc, #596]	; (8009eac <_strtod_l+0x5d0>)
 8009c58:	a81b      	add	r0, sp, #108	; 0x6c
 8009c5a:	f001 fa1b 	bl	800b094 <__match>
 8009c5e:	2800      	cmp	r0, #0
 8009c60:	d100      	bne.n	8009c64 <_strtod_l+0x388>
 8009c62:	e694      	b.n	800998e <_strtod_l+0xb2>
 8009c64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c66:	4992      	ldr	r1, [pc, #584]	; (8009eb0 <_strtod_l+0x5d4>)
 8009c68:	3b01      	subs	r3, #1
 8009c6a:	a81b      	add	r0, sp, #108	; 0x6c
 8009c6c:	931b      	str	r3, [sp, #108]	; 0x6c
 8009c6e:	f001 fa11 	bl	800b094 <__match>
 8009c72:	2800      	cmp	r0, #0
 8009c74:	d102      	bne.n	8009c7c <_strtod_l+0x3a0>
 8009c76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c78:	3301      	adds	r3, #1
 8009c7a:	931b      	str	r3, [sp, #108]	; 0x6c
 8009c7c:	2600      	movs	r6, #0
 8009c7e:	4f8a      	ldr	r7, [pc, #552]	; (8009ea8 <_strtod_l+0x5cc>)
 8009c80:	e667      	b.n	8009952 <_strtod_l+0x76>
 8009c82:	488c      	ldr	r0, [pc, #560]	; (8009eb4 <_strtod_l+0x5d8>)
 8009c84:	f000 ff16 	bl	800aab4 <nan>
 8009c88:	0006      	movs	r6, r0
 8009c8a:	000f      	movs	r7, r1
 8009c8c:	e661      	b.n	8009952 <_strtod_l+0x76>
 8009c8e:	9b06      	ldr	r3, [sp, #24]
 8009c90:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c92:	1a9b      	subs	r3, r3, r2
 8009c94:	9309      	str	r3, [sp, #36]	; 0x24
 8009c96:	9b08      	ldr	r3, [sp, #32]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d101      	bne.n	8009ca0 <_strtod_l+0x3c4>
 8009c9c:	9b05      	ldr	r3, [sp, #20]
 8009c9e:	9308      	str	r3, [sp, #32]
 8009ca0:	9c05      	ldr	r4, [sp, #20]
 8009ca2:	2c10      	cmp	r4, #16
 8009ca4:	dd00      	ble.n	8009ca8 <_strtod_l+0x3cc>
 8009ca6:	2410      	movs	r4, #16
 8009ca8:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009caa:	f7f8 fb95 	bl	80023d8 <__aeabi_ui2d>
 8009cae:	9b05      	ldr	r3, [sp, #20]
 8009cb0:	0006      	movs	r6, r0
 8009cb2:	000f      	movs	r7, r1
 8009cb4:	2b09      	cmp	r3, #9
 8009cb6:	dd15      	ble.n	8009ce4 <_strtod_l+0x408>
 8009cb8:	0022      	movs	r2, r4
 8009cba:	4b7f      	ldr	r3, [pc, #508]	; (8009eb8 <_strtod_l+0x5dc>)
 8009cbc:	3a09      	subs	r2, #9
 8009cbe:	00d2      	lsls	r2, r2, #3
 8009cc0:	189b      	adds	r3, r3, r2
 8009cc2:	681a      	ldr	r2, [r3, #0]
 8009cc4:	685b      	ldr	r3, [r3, #4]
 8009cc6:	f7f7 fcdd 	bl	8001684 <__aeabi_dmul>
 8009cca:	0006      	movs	r6, r0
 8009ccc:	0028      	movs	r0, r5
 8009cce:	000f      	movs	r7, r1
 8009cd0:	f7f8 fb82 	bl	80023d8 <__aeabi_ui2d>
 8009cd4:	0002      	movs	r2, r0
 8009cd6:	000b      	movs	r3, r1
 8009cd8:	0030      	movs	r0, r6
 8009cda:	0039      	movs	r1, r7
 8009cdc:	f7f6 fd78 	bl	80007d0 <__aeabi_dadd>
 8009ce0:	0006      	movs	r6, r0
 8009ce2:	000f      	movs	r7, r1
 8009ce4:	9b05      	ldr	r3, [sp, #20]
 8009ce6:	2b0f      	cmp	r3, #15
 8009ce8:	dc39      	bgt.n	8009d5e <_strtod_l+0x482>
 8009cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d100      	bne.n	8009cf2 <_strtod_l+0x416>
 8009cf0:	e62f      	b.n	8009952 <_strtod_l+0x76>
 8009cf2:	dd24      	ble.n	8009d3e <_strtod_l+0x462>
 8009cf4:	2b16      	cmp	r3, #22
 8009cf6:	dc09      	bgt.n	8009d0c <_strtod_l+0x430>
 8009cf8:	496f      	ldr	r1, [pc, #444]	; (8009eb8 <_strtod_l+0x5dc>)
 8009cfa:	00db      	lsls	r3, r3, #3
 8009cfc:	18c9      	adds	r1, r1, r3
 8009cfe:	0032      	movs	r2, r6
 8009d00:	6808      	ldr	r0, [r1, #0]
 8009d02:	6849      	ldr	r1, [r1, #4]
 8009d04:	003b      	movs	r3, r7
 8009d06:	f7f7 fcbd 	bl	8001684 <__aeabi_dmul>
 8009d0a:	e7bd      	b.n	8009c88 <_strtod_l+0x3ac>
 8009d0c:	2325      	movs	r3, #37	; 0x25
 8009d0e:	9a05      	ldr	r2, [sp, #20]
 8009d10:	1a9b      	subs	r3, r3, r2
 8009d12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d14:	4293      	cmp	r3, r2
 8009d16:	db22      	blt.n	8009d5e <_strtod_l+0x482>
 8009d18:	240f      	movs	r4, #15
 8009d1a:	9b05      	ldr	r3, [sp, #20]
 8009d1c:	4d66      	ldr	r5, [pc, #408]	; (8009eb8 <_strtod_l+0x5dc>)
 8009d1e:	1ae4      	subs	r4, r4, r3
 8009d20:	00e1      	lsls	r1, r4, #3
 8009d22:	1869      	adds	r1, r5, r1
 8009d24:	0032      	movs	r2, r6
 8009d26:	6808      	ldr	r0, [r1, #0]
 8009d28:	6849      	ldr	r1, [r1, #4]
 8009d2a:	003b      	movs	r3, r7
 8009d2c:	f7f7 fcaa 	bl	8001684 <__aeabi_dmul>
 8009d30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d32:	1b1c      	subs	r4, r3, r4
 8009d34:	00e4      	lsls	r4, r4, #3
 8009d36:	192d      	adds	r5, r5, r4
 8009d38:	682a      	ldr	r2, [r5, #0]
 8009d3a:	686b      	ldr	r3, [r5, #4]
 8009d3c:	e7e3      	b.n	8009d06 <_strtod_l+0x42a>
 8009d3e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d40:	3316      	adds	r3, #22
 8009d42:	db0c      	blt.n	8009d5e <_strtod_l+0x482>
 8009d44:	9906      	ldr	r1, [sp, #24]
 8009d46:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009d48:	4b5b      	ldr	r3, [pc, #364]	; (8009eb8 <_strtod_l+0x5dc>)
 8009d4a:	1a52      	subs	r2, r2, r1
 8009d4c:	00d2      	lsls	r2, r2, #3
 8009d4e:	189b      	adds	r3, r3, r2
 8009d50:	0030      	movs	r0, r6
 8009d52:	681a      	ldr	r2, [r3, #0]
 8009d54:	685b      	ldr	r3, [r3, #4]
 8009d56:	0039      	movs	r1, r7
 8009d58:	f7f7 f89a 	bl	8000e90 <__aeabi_ddiv>
 8009d5c:	e794      	b.n	8009c88 <_strtod_l+0x3ac>
 8009d5e:	9b05      	ldr	r3, [sp, #20]
 8009d60:	1b1c      	subs	r4, r3, r4
 8009d62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d64:	18e4      	adds	r4, r4, r3
 8009d66:	2c00      	cmp	r4, #0
 8009d68:	dd72      	ble.n	8009e50 <_strtod_l+0x574>
 8009d6a:	220f      	movs	r2, #15
 8009d6c:	0023      	movs	r3, r4
 8009d6e:	4013      	ands	r3, r2
 8009d70:	4214      	tst	r4, r2
 8009d72:	d00a      	beq.n	8009d8a <_strtod_l+0x4ae>
 8009d74:	4950      	ldr	r1, [pc, #320]	; (8009eb8 <_strtod_l+0x5dc>)
 8009d76:	00db      	lsls	r3, r3, #3
 8009d78:	18c9      	adds	r1, r1, r3
 8009d7a:	0032      	movs	r2, r6
 8009d7c:	6808      	ldr	r0, [r1, #0]
 8009d7e:	6849      	ldr	r1, [r1, #4]
 8009d80:	003b      	movs	r3, r7
 8009d82:	f7f7 fc7f 	bl	8001684 <__aeabi_dmul>
 8009d86:	0006      	movs	r6, r0
 8009d88:	000f      	movs	r7, r1
 8009d8a:	230f      	movs	r3, #15
 8009d8c:	439c      	bics	r4, r3
 8009d8e:	d04a      	beq.n	8009e26 <_strtod_l+0x54a>
 8009d90:	3326      	adds	r3, #38	; 0x26
 8009d92:	33ff      	adds	r3, #255	; 0xff
 8009d94:	429c      	cmp	r4, r3
 8009d96:	dd22      	ble.n	8009dde <_strtod_l+0x502>
 8009d98:	2300      	movs	r3, #0
 8009d9a:	9305      	str	r3, [sp, #20]
 8009d9c:	9306      	str	r3, [sp, #24]
 8009d9e:	930d      	str	r3, [sp, #52]	; 0x34
 8009da0:	9308      	str	r3, [sp, #32]
 8009da2:	2322      	movs	r3, #34	; 0x22
 8009da4:	2600      	movs	r6, #0
 8009da6:	9a04      	ldr	r2, [sp, #16]
 8009da8:	4f3f      	ldr	r7, [pc, #252]	; (8009ea8 <_strtod_l+0x5cc>)
 8009daa:	6013      	str	r3, [r2, #0]
 8009dac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009dae:	42b3      	cmp	r3, r6
 8009db0:	d100      	bne.n	8009db4 <_strtod_l+0x4d8>
 8009db2:	e5ce      	b.n	8009952 <_strtod_l+0x76>
 8009db4:	991c      	ldr	r1, [sp, #112]	; 0x70
 8009db6:	9804      	ldr	r0, [sp, #16]
 8009db8:	f001 fa7e 	bl	800b2b8 <_Bfree>
 8009dbc:	9908      	ldr	r1, [sp, #32]
 8009dbe:	9804      	ldr	r0, [sp, #16]
 8009dc0:	f001 fa7a 	bl	800b2b8 <_Bfree>
 8009dc4:	9906      	ldr	r1, [sp, #24]
 8009dc6:	9804      	ldr	r0, [sp, #16]
 8009dc8:	f001 fa76 	bl	800b2b8 <_Bfree>
 8009dcc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009dce:	9804      	ldr	r0, [sp, #16]
 8009dd0:	f001 fa72 	bl	800b2b8 <_Bfree>
 8009dd4:	9905      	ldr	r1, [sp, #20]
 8009dd6:	9804      	ldr	r0, [sp, #16]
 8009dd8:	f001 fa6e 	bl	800b2b8 <_Bfree>
 8009ddc:	e5b9      	b.n	8009952 <_strtod_l+0x76>
 8009dde:	2300      	movs	r3, #0
 8009de0:	0030      	movs	r0, r6
 8009de2:	0039      	movs	r1, r7
 8009de4:	4d35      	ldr	r5, [pc, #212]	; (8009ebc <_strtod_l+0x5e0>)
 8009de6:	1124      	asrs	r4, r4, #4
 8009de8:	9307      	str	r3, [sp, #28]
 8009dea:	2c01      	cmp	r4, #1
 8009dec:	dc1e      	bgt.n	8009e2c <_strtod_l+0x550>
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d001      	beq.n	8009df6 <_strtod_l+0x51a>
 8009df2:	0006      	movs	r6, r0
 8009df4:	000f      	movs	r7, r1
 8009df6:	4b32      	ldr	r3, [pc, #200]	; (8009ec0 <_strtod_l+0x5e4>)
 8009df8:	9a07      	ldr	r2, [sp, #28]
 8009dfa:	18ff      	adds	r7, r7, r3
 8009dfc:	4b2f      	ldr	r3, [pc, #188]	; (8009ebc <_strtod_l+0x5e0>)
 8009dfe:	00d2      	lsls	r2, r2, #3
 8009e00:	189d      	adds	r5, r3, r2
 8009e02:	6828      	ldr	r0, [r5, #0]
 8009e04:	6869      	ldr	r1, [r5, #4]
 8009e06:	0032      	movs	r2, r6
 8009e08:	003b      	movs	r3, r7
 8009e0a:	f7f7 fc3b 	bl	8001684 <__aeabi_dmul>
 8009e0e:	4b26      	ldr	r3, [pc, #152]	; (8009ea8 <_strtod_l+0x5cc>)
 8009e10:	4a2c      	ldr	r2, [pc, #176]	; (8009ec4 <_strtod_l+0x5e8>)
 8009e12:	0006      	movs	r6, r0
 8009e14:	400b      	ands	r3, r1
 8009e16:	4293      	cmp	r3, r2
 8009e18:	d8be      	bhi.n	8009d98 <_strtod_l+0x4bc>
 8009e1a:	4a2b      	ldr	r2, [pc, #172]	; (8009ec8 <_strtod_l+0x5ec>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d913      	bls.n	8009e48 <_strtod_l+0x56c>
 8009e20:	2601      	movs	r6, #1
 8009e22:	4f2a      	ldr	r7, [pc, #168]	; (8009ecc <_strtod_l+0x5f0>)
 8009e24:	4276      	negs	r6, r6
 8009e26:	2300      	movs	r3, #0
 8009e28:	9307      	str	r3, [sp, #28]
 8009e2a:	e088      	b.n	8009f3e <_strtod_l+0x662>
 8009e2c:	2201      	movs	r2, #1
 8009e2e:	4214      	tst	r4, r2
 8009e30:	d004      	beq.n	8009e3c <_strtod_l+0x560>
 8009e32:	682a      	ldr	r2, [r5, #0]
 8009e34:	686b      	ldr	r3, [r5, #4]
 8009e36:	f7f7 fc25 	bl	8001684 <__aeabi_dmul>
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	9a07      	ldr	r2, [sp, #28]
 8009e3e:	1064      	asrs	r4, r4, #1
 8009e40:	3201      	adds	r2, #1
 8009e42:	9207      	str	r2, [sp, #28]
 8009e44:	3508      	adds	r5, #8
 8009e46:	e7d0      	b.n	8009dea <_strtod_l+0x50e>
 8009e48:	23d4      	movs	r3, #212	; 0xd4
 8009e4a:	049b      	lsls	r3, r3, #18
 8009e4c:	18cf      	adds	r7, r1, r3
 8009e4e:	e7ea      	b.n	8009e26 <_strtod_l+0x54a>
 8009e50:	2c00      	cmp	r4, #0
 8009e52:	d0e8      	beq.n	8009e26 <_strtod_l+0x54a>
 8009e54:	4264      	negs	r4, r4
 8009e56:	230f      	movs	r3, #15
 8009e58:	0022      	movs	r2, r4
 8009e5a:	401a      	ands	r2, r3
 8009e5c:	421c      	tst	r4, r3
 8009e5e:	d00a      	beq.n	8009e76 <_strtod_l+0x59a>
 8009e60:	4b15      	ldr	r3, [pc, #84]	; (8009eb8 <_strtod_l+0x5dc>)
 8009e62:	00d2      	lsls	r2, r2, #3
 8009e64:	189b      	adds	r3, r3, r2
 8009e66:	0030      	movs	r0, r6
 8009e68:	681a      	ldr	r2, [r3, #0]
 8009e6a:	685b      	ldr	r3, [r3, #4]
 8009e6c:	0039      	movs	r1, r7
 8009e6e:	f7f7 f80f 	bl	8000e90 <__aeabi_ddiv>
 8009e72:	0006      	movs	r6, r0
 8009e74:	000f      	movs	r7, r1
 8009e76:	1124      	asrs	r4, r4, #4
 8009e78:	d0d5      	beq.n	8009e26 <_strtod_l+0x54a>
 8009e7a:	2c1f      	cmp	r4, #31
 8009e7c:	dd28      	ble.n	8009ed0 <_strtod_l+0x5f4>
 8009e7e:	2300      	movs	r3, #0
 8009e80:	9305      	str	r3, [sp, #20]
 8009e82:	9306      	str	r3, [sp, #24]
 8009e84:	930d      	str	r3, [sp, #52]	; 0x34
 8009e86:	9308      	str	r3, [sp, #32]
 8009e88:	2322      	movs	r3, #34	; 0x22
 8009e8a:	9a04      	ldr	r2, [sp, #16]
 8009e8c:	2600      	movs	r6, #0
 8009e8e:	6013      	str	r3, [r2, #0]
 8009e90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e92:	2700      	movs	r7, #0
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d18d      	bne.n	8009db4 <_strtod_l+0x4d8>
 8009e98:	e55b      	b.n	8009952 <_strtod_l+0x76>
 8009e9a:	46c0      	nop			; (mov r8, r8)
 8009e9c:	00004e1f 	.word	0x00004e1f
 8009ea0:	0800c8a9 	.word	0x0800c8a9
 8009ea4:	0800c8c0 	.word	0x0800c8c0
 8009ea8:	7ff00000 	.word	0x7ff00000
 8009eac:	0800c8a0 	.word	0x0800c8a0
 8009eb0:	0800c8a3 	.word	0x0800c8a3
 8009eb4:	0800cc49 	.word	0x0800cc49
 8009eb8:	0800cb18 	.word	0x0800cb18
 8009ebc:	0800caf0 	.word	0x0800caf0
 8009ec0:	fcb00000 	.word	0xfcb00000
 8009ec4:	7ca00000 	.word	0x7ca00000
 8009ec8:	7c900000 	.word	0x7c900000
 8009ecc:	7fefffff 	.word	0x7fefffff
 8009ed0:	2310      	movs	r3, #16
 8009ed2:	0022      	movs	r2, r4
 8009ed4:	401a      	ands	r2, r3
 8009ed6:	9207      	str	r2, [sp, #28]
 8009ed8:	421c      	tst	r4, r3
 8009eda:	d001      	beq.n	8009ee0 <_strtod_l+0x604>
 8009edc:	335a      	adds	r3, #90	; 0x5a
 8009ede:	9307      	str	r3, [sp, #28]
 8009ee0:	0030      	movs	r0, r6
 8009ee2:	0039      	movs	r1, r7
 8009ee4:	2300      	movs	r3, #0
 8009ee6:	4dc4      	ldr	r5, [pc, #784]	; (800a1f8 <_strtod_l+0x91c>)
 8009ee8:	2201      	movs	r2, #1
 8009eea:	4214      	tst	r4, r2
 8009eec:	d004      	beq.n	8009ef8 <_strtod_l+0x61c>
 8009eee:	682a      	ldr	r2, [r5, #0]
 8009ef0:	686b      	ldr	r3, [r5, #4]
 8009ef2:	f7f7 fbc7 	bl	8001684 <__aeabi_dmul>
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	1064      	asrs	r4, r4, #1
 8009efa:	3508      	adds	r5, #8
 8009efc:	2c00      	cmp	r4, #0
 8009efe:	d1f3      	bne.n	8009ee8 <_strtod_l+0x60c>
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d001      	beq.n	8009f08 <_strtod_l+0x62c>
 8009f04:	0006      	movs	r6, r0
 8009f06:	000f      	movs	r7, r1
 8009f08:	9b07      	ldr	r3, [sp, #28]
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d00f      	beq.n	8009f2e <_strtod_l+0x652>
 8009f0e:	236b      	movs	r3, #107	; 0x6b
 8009f10:	007a      	lsls	r2, r7, #1
 8009f12:	0d52      	lsrs	r2, r2, #21
 8009f14:	0039      	movs	r1, r7
 8009f16:	1a9b      	subs	r3, r3, r2
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	dd08      	ble.n	8009f2e <_strtod_l+0x652>
 8009f1c:	2b1f      	cmp	r3, #31
 8009f1e:	dc00      	bgt.n	8009f22 <_strtod_l+0x646>
 8009f20:	e121      	b.n	800a166 <_strtod_l+0x88a>
 8009f22:	2600      	movs	r6, #0
 8009f24:	2b34      	cmp	r3, #52	; 0x34
 8009f26:	dc00      	bgt.n	8009f2a <_strtod_l+0x64e>
 8009f28:	e116      	b.n	800a158 <_strtod_l+0x87c>
 8009f2a:	27dc      	movs	r7, #220	; 0xdc
 8009f2c:	04bf      	lsls	r7, r7, #18
 8009f2e:	2200      	movs	r2, #0
 8009f30:	2300      	movs	r3, #0
 8009f32:	0030      	movs	r0, r6
 8009f34:	0039      	movs	r1, r7
 8009f36:	f7f6 fa93 	bl	8000460 <__aeabi_dcmpeq>
 8009f3a:	2800      	cmp	r0, #0
 8009f3c:	d19f      	bne.n	8009e7e <_strtod_l+0x5a2>
 8009f3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f40:	9a08      	ldr	r2, [sp, #32]
 8009f42:	9300      	str	r3, [sp, #0]
 8009f44:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009f46:	9b05      	ldr	r3, [sp, #20]
 8009f48:	9804      	ldr	r0, [sp, #16]
 8009f4a:	f001 fa1d 	bl	800b388 <__s2b>
 8009f4e:	900d      	str	r0, [sp, #52]	; 0x34
 8009f50:	2800      	cmp	r0, #0
 8009f52:	d100      	bne.n	8009f56 <_strtod_l+0x67a>
 8009f54:	e720      	b.n	8009d98 <_strtod_l+0x4bc>
 8009f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f58:	9906      	ldr	r1, [sp, #24]
 8009f5a:	17da      	asrs	r2, r3, #31
 8009f5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f5e:	1a5b      	subs	r3, r3, r1
 8009f60:	401a      	ands	r2, r3
 8009f62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009f64:	9215      	str	r2, [sp, #84]	; 0x54
 8009f66:	43db      	mvns	r3, r3
 8009f68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f6a:	17db      	asrs	r3, r3, #31
 8009f6c:	401a      	ands	r2, r3
 8009f6e:	2300      	movs	r3, #0
 8009f70:	9218      	str	r2, [sp, #96]	; 0x60
 8009f72:	9305      	str	r3, [sp, #20]
 8009f74:	9306      	str	r3, [sp, #24]
 8009f76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f78:	9804      	ldr	r0, [sp, #16]
 8009f7a:	6859      	ldr	r1, [r3, #4]
 8009f7c:	f001 f958 	bl	800b230 <_Balloc>
 8009f80:	9008      	str	r0, [sp, #32]
 8009f82:	2800      	cmp	r0, #0
 8009f84:	d100      	bne.n	8009f88 <_strtod_l+0x6ac>
 8009f86:	e70c      	b.n	8009da2 <_strtod_l+0x4c6>
 8009f88:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009f8a:	300c      	adds	r0, #12
 8009f8c:	0019      	movs	r1, r3
 8009f8e:	691a      	ldr	r2, [r3, #16]
 8009f90:	310c      	adds	r1, #12
 8009f92:	3202      	adds	r2, #2
 8009f94:	0092      	lsls	r2, r2, #2
 8009f96:	f000 fd84 	bl	800aaa2 <memcpy>
 8009f9a:	ab1e      	add	r3, sp, #120	; 0x78
 8009f9c:	9301      	str	r3, [sp, #4]
 8009f9e:	ab1d      	add	r3, sp, #116	; 0x74
 8009fa0:	9300      	str	r3, [sp, #0]
 8009fa2:	0032      	movs	r2, r6
 8009fa4:	003b      	movs	r3, r7
 8009fa6:	9804      	ldr	r0, [sp, #16]
 8009fa8:	9610      	str	r6, [sp, #64]	; 0x40
 8009faa:	9711      	str	r7, [sp, #68]	; 0x44
 8009fac:	f001 fd2e 	bl	800ba0c <__d2b>
 8009fb0:	901c      	str	r0, [sp, #112]	; 0x70
 8009fb2:	2800      	cmp	r0, #0
 8009fb4:	d100      	bne.n	8009fb8 <_strtod_l+0x6dc>
 8009fb6:	e6f4      	b.n	8009da2 <_strtod_l+0x4c6>
 8009fb8:	2101      	movs	r1, #1
 8009fba:	9804      	ldr	r0, [sp, #16]
 8009fbc:	f001 fa78 	bl	800b4b0 <__i2b>
 8009fc0:	9006      	str	r0, [sp, #24]
 8009fc2:	2800      	cmp	r0, #0
 8009fc4:	d100      	bne.n	8009fc8 <_strtod_l+0x6ec>
 8009fc6:	e6ec      	b.n	8009da2 <_strtod_l+0x4c6>
 8009fc8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009fca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009fcc:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8009fce:	1ad4      	subs	r4, r2, r3
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	db01      	blt.n	8009fd8 <_strtod_l+0x6fc>
 8009fd4:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8009fd6:	195d      	adds	r5, r3, r5
 8009fd8:	9907      	ldr	r1, [sp, #28]
 8009fda:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009fdc:	1a5b      	subs	r3, r3, r1
 8009fde:	2136      	movs	r1, #54	; 0x36
 8009fe0:	189b      	adds	r3, r3, r2
 8009fe2:	1a8a      	subs	r2, r1, r2
 8009fe4:	4985      	ldr	r1, [pc, #532]	; (800a1fc <_strtod_l+0x920>)
 8009fe6:	2001      	movs	r0, #1
 8009fe8:	468c      	mov	ip, r1
 8009fea:	2100      	movs	r1, #0
 8009fec:	3b01      	subs	r3, #1
 8009fee:	9114      	str	r1, [sp, #80]	; 0x50
 8009ff0:	9012      	str	r0, [sp, #72]	; 0x48
 8009ff2:	4563      	cmp	r3, ip
 8009ff4:	da07      	bge.n	800a006 <_strtod_l+0x72a>
 8009ff6:	4661      	mov	r1, ip
 8009ff8:	1ac9      	subs	r1, r1, r3
 8009ffa:	1a52      	subs	r2, r2, r1
 8009ffc:	291f      	cmp	r1, #31
 8009ffe:	dd00      	ble.n	800a002 <_strtod_l+0x726>
 800a000:	e0b6      	b.n	800a170 <_strtod_l+0x894>
 800a002:	4088      	lsls	r0, r1
 800a004:	9012      	str	r0, [sp, #72]	; 0x48
 800a006:	18ab      	adds	r3, r5, r2
 800a008:	930c      	str	r3, [sp, #48]	; 0x30
 800a00a:	18a4      	adds	r4, r4, r2
 800a00c:	9b07      	ldr	r3, [sp, #28]
 800a00e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a010:	191c      	adds	r4, r3, r4
 800a012:	002b      	movs	r3, r5
 800a014:	4295      	cmp	r5, r2
 800a016:	dd00      	ble.n	800a01a <_strtod_l+0x73e>
 800a018:	0013      	movs	r3, r2
 800a01a:	42a3      	cmp	r3, r4
 800a01c:	dd00      	ble.n	800a020 <_strtod_l+0x744>
 800a01e:	0023      	movs	r3, r4
 800a020:	2b00      	cmp	r3, #0
 800a022:	dd04      	ble.n	800a02e <_strtod_l+0x752>
 800a024:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a026:	1ae4      	subs	r4, r4, r3
 800a028:	1ad2      	subs	r2, r2, r3
 800a02a:	920c      	str	r2, [sp, #48]	; 0x30
 800a02c:	1aed      	subs	r5, r5, r3
 800a02e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a030:	2b00      	cmp	r3, #0
 800a032:	dd17      	ble.n	800a064 <_strtod_l+0x788>
 800a034:	001a      	movs	r2, r3
 800a036:	9906      	ldr	r1, [sp, #24]
 800a038:	9804      	ldr	r0, [sp, #16]
 800a03a:	f001 fb01 	bl	800b640 <__pow5mult>
 800a03e:	9006      	str	r0, [sp, #24]
 800a040:	2800      	cmp	r0, #0
 800a042:	d100      	bne.n	800a046 <_strtod_l+0x76a>
 800a044:	e6ad      	b.n	8009da2 <_strtod_l+0x4c6>
 800a046:	0001      	movs	r1, r0
 800a048:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a04a:	9804      	ldr	r0, [sp, #16]
 800a04c:	f001 fa48 	bl	800b4e0 <__multiply>
 800a050:	900e      	str	r0, [sp, #56]	; 0x38
 800a052:	2800      	cmp	r0, #0
 800a054:	d100      	bne.n	800a058 <_strtod_l+0x77c>
 800a056:	e6a4      	b.n	8009da2 <_strtod_l+0x4c6>
 800a058:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a05a:	9804      	ldr	r0, [sp, #16]
 800a05c:	f001 f92c 	bl	800b2b8 <_Bfree>
 800a060:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a062:	931c      	str	r3, [sp, #112]	; 0x70
 800a064:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a066:	2b00      	cmp	r3, #0
 800a068:	dd00      	ble.n	800a06c <_strtod_l+0x790>
 800a06a:	e087      	b.n	800a17c <_strtod_l+0x8a0>
 800a06c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a06e:	2b00      	cmp	r3, #0
 800a070:	dd08      	ble.n	800a084 <_strtod_l+0x7a8>
 800a072:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a074:	9908      	ldr	r1, [sp, #32]
 800a076:	9804      	ldr	r0, [sp, #16]
 800a078:	f001 fae2 	bl	800b640 <__pow5mult>
 800a07c:	9008      	str	r0, [sp, #32]
 800a07e:	2800      	cmp	r0, #0
 800a080:	d100      	bne.n	800a084 <_strtod_l+0x7a8>
 800a082:	e68e      	b.n	8009da2 <_strtod_l+0x4c6>
 800a084:	2c00      	cmp	r4, #0
 800a086:	dd08      	ble.n	800a09a <_strtod_l+0x7be>
 800a088:	0022      	movs	r2, r4
 800a08a:	9908      	ldr	r1, [sp, #32]
 800a08c:	9804      	ldr	r0, [sp, #16]
 800a08e:	f001 fb33 	bl	800b6f8 <__lshift>
 800a092:	9008      	str	r0, [sp, #32]
 800a094:	2800      	cmp	r0, #0
 800a096:	d100      	bne.n	800a09a <_strtod_l+0x7be>
 800a098:	e683      	b.n	8009da2 <_strtod_l+0x4c6>
 800a09a:	2d00      	cmp	r5, #0
 800a09c:	dd08      	ble.n	800a0b0 <_strtod_l+0x7d4>
 800a09e:	002a      	movs	r2, r5
 800a0a0:	9906      	ldr	r1, [sp, #24]
 800a0a2:	9804      	ldr	r0, [sp, #16]
 800a0a4:	f001 fb28 	bl	800b6f8 <__lshift>
 800a0a8:	9006      	str	r0, [sp, #24]
 800a0aa:	2800      	cmp	r0, #0
 800a0ac:	d100      	bne.n	800a0b0 <_strtod_l+0x7d4>
 800a0ae:	e678      	b.n	8009da2 <_strtod_l+0x4c6>
 800a0b0:	9a08      	ldr	r2, [sp, #32]
 800a0b2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a0b4:	9804      	ldr	r0, [sp, #16]
 800a0b6:	f001 fba9 	bl	800b80c <__mdiff>
 800a0ba:	9005      	str	r0, [sp, #20]
 800a0bc:	2800      	cmp	r0, #0
 800a0be:	d100      	bne.n	800a0c2 <_strtod_l+0x7e6>
 800a0c0:	e66f      	b.n	8009da2 <_strtod_l+0x4c6>
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	68c3      	ldr	r3, [r0, #12]
 800a0c6:	9906      	ldr	r1, [sp, #24]
 800a0c8:	60c2      	str	r2, [r0, #12]
 800a0ca:	930c      	str	r3, [sp, #48]	; 0x30
 800a0cc:	f001 fb82 	bl	800b7d4 <__mcmp>
 800a0d0:	2800      	cmp	r0, #0
 800a0d2:	da5d      	bge.n	800a190 <_strtod_l+0x8b4>
 800a0d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a0d6:	4333      	orrs	r3, r6
 800a0d8:	d000      	beq.n	800a0dc <_strtod_l+0x800>
 800a0da:	e088      	b.n	800a1ee <_strtod_l+0x912>
 800a0dc:	033b      	lsls	r3, r7, #12
 800a0de:	d000      	beq.n	800a0e2 <_strtod_l+0x806>
 800a0e0:	e085      	b.n	800a1ee <_strtod_l+0x912>
 800a0e2:	22d6      	movs	r2, #214	; 0xd6
 800a0e4:	4b46      	ldr	r3, [pc, #280]	; (800a200 <_strtod_l+0x924>)
 800a0e6:	04d2      	lsls	r2, r2, #19
 800a0e8:	403b      	ands	r3, r7
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d97f      	bls.n	800a1ee <_strtod_l+0x912>
 800a0ee:	9b05      	ldr	r3, [sp, #20]
 800a0f0:	695b      	ldr	r3, [r3, #20]
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d103      	bne.n	800a0fe <_strtod_l+0x822>
 800a0f6:	9b05      	ldr	r3, [sp, #20]
 800a0f8:	691b      	ldr	r3, [r3, #16]
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	dd77      	ble.n	800a1ee <_strtod_l+0x912>
 800a0fe:	9905      	ldr	r1, [sp, #20]
 800a100:	2201      	movs	r2, #1
 800a102:	9804      	ldr	r0, [sp, #16]
 800a104:	f001 faf8 	bl	800b6f8 <__lshift>
 800a108:	9906      	ldr	r1, [sp, #24]
 800a10a:	9005      	str	r0, [sp, #20]
 800a10c:	f001 fb62 	bl	800b7d4 <__mcmp>
 800a110:	2800      	cmp	r0, #0
 800a112:	dd6c      	ble.n	800a1ee <_strtod_l+0x912>
 800a114:	9907      	ldr	r1, [sp, #28]
 800a116:	003b      	movs	r3, r7
 800a118:	4a39      	ldr	r2, [pc, #228]	; (800a200 <_strtod_l+0x924>)
 800a11a:	2900      	cmp	r1, #0
 800a11c:	d100      	bne.n	800a120 <_strtod_l+0x844>
 800a11e:	e094      	b.n	800a24a <_strtod_l+0x96e>
 800a120:	0011      	movs	r1, r2
 800a122:	20d6      	movs	r0, #214	; 0xd6
 800a124:	4039      	ands	r1, r7
 800a126:	04c0      	lsls	r0, r0, #19
 800a128:	4281      	cmp	r1, r0
 800a12a:	dd00      	ble.n	800a12e <_strtod_l+0x852>
 800a12c:	e08d      	b.n	800a24a <_strtod_l+0x96e>
 800a12e:	23dc      	movs	r3, #220	; 0xdc
 800a130:	049b      	lsls	r3, r3, #18
 800a132:	4299      	cmp	r1, r3
 800a134:	dc00      	bgt.n	800a138 <_strtod_l+0x85c>
 800a136:	e6a7      	b.n	8009e88 <_strtod_l+0x5ac>
 800a138:	0030      	movs	r0, r6
 800a13a:	0039      	movs	r1, r7
 800a13c:	4b31      	ldr	r3, [pc, #196]	; (800a204 <_strtod_l+0x928>)
 800a13e:	2200      	movs	r2, #0
 800a140:	f7f7 faa0 	bl	8001684 <__aeabi_dmul>
 800a144:	4b2e      	ldr	r3, [pc, #184]	; (800a200 <_strtod_l+0x924>)
 800a146:	0006      	movs	r6, r0
 800a148:	000f      	movs	r7, r1
 800a14a:	420b      	tst	r3, r1
 800a14c:	d000      	beq.n	800a150 <_strtod_l+0x874>
 800a14e:	e631      	b.n	8009db4 <_strtod_l+0x4d8>
 800a150:	2322      	movs	r3, #34	; 0x22
 800a152:	9a04      	ldr	r2, [sp, #16]
 800a154:	6013      	str	r3, [r2, #0]
 800a156:	e62d      	b.n	8009db4 <_strtod_l+0x4d8>
 800a158:	234b      	movs	r3, #75	; 0x4b
 800a15a:	1a9a      	subs	r2, r3, r2
 800a15c:	3b4c      	subs	r3, #76	; 0x4c
 800a15e:	4093      	lsls	r3, r2
 800a160:	4019      	ands	r1, r3
 800a162:	000f      	movs	r7, r1
 800a164:	e6e3      	b.n	8009f2e <_strtod_l+0x652>
 800a166:	2201      	movs	r2, #1
 800a168:	4252      	negs	r2, r2
 800a16a:	409a      	lsls	r2, r3
 800a16c:	4016      	ands	r6, r2
 800a16e:	e6de      	b.n	8009f2e <_strtod_l+0x652>
 800a170:	4925      	ldr	r1, [pc, #148]	; (800a208 <_strtod_l+0x92c>)
 800a172:	1acb      	subs	r3, r1, r3
 800a174:	0001      	movs	r1, r0
 800a176:	4099      	lsls	r1, r3
 800a178:	9114      	str	r1, [sp, #80]	; 0x50
 800a17a:	e743      	b.n	800a004 <_strtod_l+0x728>
 800a17c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a17e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a180:	9804      	ldr	r0, [sp, #16]
 800a182:	f001 fab9 	bl	800b6f8 <__lshift>
 800a186:	901c      	str	r0, [sp, #112]	; 0x70
 800a188:	2800      	cmp	r0, #0
 800a18a:	d000      	beq.n	800a18e <_strtod_l+0x8b2>
 800a18c:	e76e      	b.n	800a06c <_strtod_l+0x790>
 800a18e:	e608      	b.n	8009da2 <_strtod_l+0x4c6>
 800a190:	970e      	str	r7, [sp, #56]	; 0x38
 800a192:	2800      	cmp	r0, #0
 800a194:	d177      	bne.n	800a286 <_strtod_l+0x9aa>
 800a196:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a198:	033b      	lsls	r3, r7, #12
 800a19a:	0b1b      	lsrs	r3, r3, #12
 800a19c:	2a00      	cmp	r2, #0
 800a19e:	d039      	beq.n	800a214 <_strtod_l+0x938>
 800a1a0:	4a1a      	ldr	r2, [pc, #104]	; (800a20c <_strtod_l+0x930>)
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d139      	bne.n	800a21a <_strtod_l+0x93e>
 800a1a6:	2101      	movs	r1, #1
 800a1a8:	9b07      	ldr	r3, [sp, #28]
 800a1aa:	4249      	negs	r1, r1
 800a1ac:	0032      	movs	r2, r6
 800a1ae:	0008      	movs	r0, r1
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d00b      	beq.n	800a1cc <_strtod_l+0x8f0>
 800a1b4:	24d4      	movs	r4, #212	; 0xd4
 800a1b6:	4b12      	ldr	r3, [pc, #72]	; (800a200 <_strtod_l+0x924>)
 800a1b8:	0008      	movs	r0, r1
 800a1ba:	403b      	ands	r3, r7
 800a1bc:	04e4      	lsls	r4, r4, #19
 800a1be:	42a3      	cmp	r3, r4
 800a1c0:	d804      	bhi.n	800a1cc <_strtod_l+0x8f0>
 800a1c2:	306c      	adds	r0, #108	; 0x6c
 800a1c4:	0d1b      	lsrs	r3, r3, #20
 800a1c6:	1ac3      	subs	r3, r0, r3
 800a1c8:	4099      	lsls	r1, r3
 800a1ca:	0008      	movs	r0, r1
 800a1cc:	4282      	cmp	r2, r0
 800a1ce:	d124      	bne.n	800a21a <_strtod_l+0x93e>
 800a1d0:	4b0f      	ldr	r3, [pc, #60]	; (800a210 <_strtod_l+0x934>)
 800a1d2:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a1d4:	4299      	cmp	r1, r3
 800a1d6:	d102      	bne.n	800a1de <_strtod_l+0x902>
 800a1d8:	3201      	adds	r2, #1
 800a1da:	d100      	bne.n	800a1de <_strtod_l+0x902>
 800a1dc:	e5e1      	b.n	8009da2 <_strtod_l+0x4c6>
 800a1de:	4b08      	ldr	r3, [pc, #32]	; (800a200 <_strtod_l+0x924>)
 800a1e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a1e2:	2600      	movs	r6, #0
 800a1e4:	401a      	ands	r2, r3
 800a1e6:	0013      	movs	r3, r2
 800a1e8:	2280      	movs	r2, #128	; 0x80
 800a1ea:	0352      	lsls	r2, r2, #13
 800a1ec:	189f      	adds	r7, r3, r2
 800a1ee:	9b07      	ldr	r3, [sp, #28]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d1a1      	bne.n	800a138 <_strtod_l+0x85c>
 800a1f4:	e5de      	b.n	8009db4 <_strtod_l+0x4d8>
 800a1f6:	46c0      	nop			; (mov r8, r8)
 800a1f8:	0800c8d8 	.word	0x0800c8d8
 800a1fc:	fffffc02 	.word	0xfffffc02
 800a200:	7ff00000 	.word	0x7ff00000
 800a204:	39500000 	.word	0x39500000
 800a208:	fffffbe2 	.word	0xfffffbe2
 800a20c:	000fffff 	.word	0x000fffff
 800a210:	7fefffff 	.word	0x7fefffff
 800a214:	4333      	orrs	r3, r6
 800a216:	d100      	bne.n	800a21a <_strtod_l+0x93e>
 800a218:	e77c      	b.n	800a114 <_strtod_l+0x838>
 800a21a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d01d      	beq.n	800a25c <_strtod_l+0x980>
 800a220:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a222:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a224:	4213      	tst	r3, r2
 800a226:	d0e2      	beq.n	800a1ee <_strtod_l+0x912>
 800a228:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a22a:	0030      	movs	r0, r6
 800a22c:	0039      	movs	r1, r7
 800a22e:	9a07      	ldr	r2, [sp, #28]
 800a230:	2b00      	cmp	r3, #0
 800a232:	d017      	beq.n	800a264 <_strtod_l+0x988>
 800a234:	f7ff fb3a 	bl	80098ac <sulp>
 800a238:	0002      	movs	r2, r0
 800a23a:	000b      	movs	r3, r1
 800a23c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a23e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a240:	f7f6 fac6 	bl	80007d0 <__aeabi_dadd>
 800a244:	0006      	movs	r6, r0
 800a246:	000f      	movs	r7, r1
 800a248:	e7d1      	b.n	800a1ee <_strtod_l+0x912>
 800a24a:	2601      	movs	r6, #1
 800a24c:	4013      	ands	r3, r2
 800a24e:	4a98      	ldr	r2, [pc, #608]	; (800a4b0 <_strtod_l+0xbd4>)
 800a250:	4276      	negs	r6, r6
 800a252:	189b      	adds	r3, r3, r2
 800a254:	4a97      	ldr	r2, [pc, #604]	; (800a4b4 <_strtod_l+0xbd8>)
 800a256:	431a      	orrs	r2, r3
 800a258:	0017      	movs	r7, r2
 800a25a:	e7c8      	b.n	800a1ee <_strtod_l+0x912>
 800a25c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a25e:	4233      	tst	r3, r6
 800a260:	d0c5      	beq.n	800a1ee <_strtod_l+0x912>
 800a262:	e7e1      	b.n	800a228 <_strtod_l+0x94c>
 800a264:	f7ff fb22 	bl	80098ac <sulp>
 800a268:	0002      	movs	r2, r0
 800a26a:	000b      	movs	r3, r1
 800a26c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a26e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a270:	f7f7 fcca 	bl	8001c08 <__aeabi_dsub>
 800a274:	2200      	movs	r2, #0
 800a276:	2300      	movs	r3, #0
 800a278:	0006      	movs	r6, r0
 800a27a:	000f      	movs	r7, r1
 800a27c:	f7f6 f8f0 	bl	8000460 <__aeabi_dcmpeq>
 800a280:	2800      	cmp	r0, #0
 800a282:	d0b4      	beq.n	800a1ee <_strtod_l+0x912>
 800a284:	e600      	b.n	8009e88 <_strtod_l+0x5ac>
 800a286:	9906      	ldr	r1, [sp, #24]
 800a288:	9805      	ldr	r0, [sp, #20]
 800a28a:	f001 fc1f 	bl	800bacc <__ratio>
 800a28e:	2380      	movs	r3, #128	; 0x80
 800a290:	2200      	movs	r2, #0
 800a292:	05db      	lsls	r3, r3, #23
 800a294:	0004      	movs	r4, r0
 800a296:	000d      	movs	r5, r1
 800a298:	f7f6 f8f2 	bl	8000480 <__aeabi_dcmple>
 800a29c:	2800      	cmp	r0, #0
 800a29e:	d06d      	beq.n	800a37c <_strtod_l+0xaa0>
 800a2a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d000      	beq.n	800a2a8 <_strtod_l+0x9cc>
 800a2a6:	e07e      	b.n	800a3a6 <_strtod_l+0xaca>
 800a2a8:	2e00      	cmp	r6, #0
 800a2aa:	d158      	bne.n	800a35e <_strtod_l+0xa82>
 800a2ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2ae:	031b      	lsls	r3, r3, #12
 800a2b0:	d000      	beq.n	800a2b4 <_strtod_l+0x9d8>
 800a2b2:	e07f      	b.n	800a3b4 <_strtod_l+0xad8>
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	0020      	movs	r0, r4
 800a2b8:	0029      	movs	r1, r5
 800a2ba:	4b7f      	ldr	r3, [pc, #508]	; (800a4b8 <_strtod_l+0xbdc>)
 800a2bc:	f7f6 f8d6 	bl	800046c <__aeabi_dcmplt>
 800a2c0:	2800      	cmp	r0, #0
 800a2c2:	d158      	bne.n	800a376 <_strtod_l+0xa9a>
 800a2c4:	0020      	movs	r0, r4
 800a2c6:	0029      	movs	r1, r5
 800a2c8:	2200      	movs	r2, #0
 800a2ca:	4b7c      	ldr	r3, [pc, #496]	; (800a4bc <_strtod_l+0xbe0>)
 800a2cc:	f7f7 f9da 	bl	8001684 <__aeabi_dmul>
 800a2d0:	0004      	movs	r4, r0
 800a2d2:	000d      	movs	r5, r1
 800a2d4:	2380      	movs	r3, #128	; 0x80
 800a2d6:	061b      	lsls	r3, r3, #24
 800a2d8:	940a      	str	r4, [sp, #40]	; 0x28
 800a2da:	18eb      	adds	r3, r5, r3
 800a2dc:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a2e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2e2:	9212      	str	r2, [sp, #72]	; 0x48
 800a2e4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a2e6:	4a76      	ldr	r2, [pc, #472]	; (800a4c0 <_strtod_l+0xbe4>)
 800a2e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2ea:	4013      	ands	r3, r2
 800a2ec:	9314      	str	r3, [sp, #80]	; 0x50
 800a2ee:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a2f0:	4b74      	ldr	r3, [pc, #464]	; (800a4c4 <_strtod_l+0xbe8>)
 800a2f2:	429a      	cmp	r2, r3
 800a2f4:	d000      	beq.n	800a2f8 <_strtod_l+0xa1c>
 800a2f6:	e091      	b.n	800a41c <_strtod_l+0xb40>
 800a2f8:	4a73      	ldr	r2, [pc, #460]	; (800a4c8 <_strtod_l+0xbec>)
 800a2fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2fc:	4694      	mov	ip, r2
 800a2fe:	4463      	add	r3, ip
 800a300:	001f      	movs	r7, r3
 800a302:	0030      	movs	r0, r6
 800a304:	0019      	movs	r1, r3
 800a306:	f001 fb19 	bl	800b93c <__ulp>
 800a30a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a30c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a30e:	f7f7 f9b9 	bl	8001684 <__aeabi_dmul>
 800a312:	0032      	movs	r2, r6
 800a314:	003b      	movs	r3, r7
 800a316:	f7f6 fa5b 	bl	80007d0 <__aeabi_dadd>
 800a31a:	4a69      	ldr	r2, [pc, #420]	; (800a4c0 <_strtod_l+0xbe4>)
 800a31c:	4b6b      	ldr	r3, [pc, #428]	; (800a4cc <_strtod_l+0xbf0>)
 800a31e:	0006      	movs	r6, r0
 800a320:	400a      	ands	r2, r1
 800a322:	429a      	cmp	r2, r3
 800a324:	d949      	bls.n	800a3ba <_strtod_l+0xade>
 800a326:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a328:	4b69      	ldr	r3, [pc, #420]	; (800a4d0 <_strtod_l+0xbf4>)
 800a32a:	429a      	cmp	r2, r3
 800a32c:	d103      	bne.n	800a336 <_strtod_l+0xa5a>
 800a32e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a330:	3301      	adds	r3, #1
 800a332:	d100      	bne.n	800a336 <_strtod_l+0xa5a>
 800a334:	e535      	b.n	8009da2 <_strtod_l+0x4c6>
 800a336:	2601      	movs	r6, #1
 800a338:	4f65      	ldr	r7, [pc, #404]	; (800a4d0 <_strtod_l+0xbf4>)
 800a33a:	4276      	negs	r6, r6
 800a33c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800a33e:	9804      	ldr	r0, [sp, #16]
 800a340:	f000 ffba 	bl	800b2b8 <_Bfree>
 800a344:	9908      	ldr	r1, [sp, #32]
 800a346:	9804      	ldr	r0, [sp, #16]
 800a348:	f000 ffb6 	bl	800b2b8 <_Bfree>
 800a34c:	9906      	ldr	r1, [sp, #24]
 800a34e:	9804      	ldr	r0, [sp, #16]
 800a350:	f000 ffb2 	bl	800b2b8 <_Bfree>
 800a354:	9905      	ldr	r1, [sp, #20]
 800a356:	9804      	ldr	r0, [sp, #16]
 800a358:	f000 ffae 	bl	800b2b8 <_Bfree>
 800a35c:	e60b      	b.n	8009f76 <_strtod_l+0x69a>
 800a35e:	2e01      	cmp	r6, #1
 800a360:	d103      	bne.n	800a36a <_strtod_l+0xa8e>
 800a362:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a364:	2b00      	cmp	r3, #0
 800a366:	d100      	bne.n	800a36a <_strtod_l+0xa8e>
 800a368:	e58e      	b.n	8009e88 <_strtod_l+0x5ac>
 800a36a:	2300      	movs	r3, #0
 800a36c:	4c59      	ldr	r4, [pc, #356]	; (800a4d4 <_strtod_l+0xbf8>)
 800a36e:	930a      	str	r3, [sp, #40]	; 0x28
 800a370:	940b      	str	r4, [sp, #44]	; 0x2c
 800a372:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a374:	e01c      	b.n	800a3b0 <_strtod_l+0xad4>
 800a376:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800a378:	4d50      	ldr	r5, [pc, #320]	; (800a4bc <_strtod_l+0xbe0>)
 800a37a:	e7ab      	b.n	800a2d4 <_strtod_l+0x9f8>
 800a37c:	2200      	movs	r2, #0
 800a37e:	0020      	movs	r0, r4
 800a380:	0029      	movs	r1, r5
 800a382:	4b4e      	ldr	r3, [pc, #312]	; (800a4bc <_strtod_l+0xbe0>)
 800a384:	f7f7 f97e 	bl	8001684 <__aeabi_dmul>
 800a388:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a38a:	0004      	movs	r4, r0
 800a38c:	000b      	movs	r3, r1
 800a38e:	000d      	movs	r5, r1
 800a390:	2a00      	cmp	r2, #0
 800a392:	d104      	bne.n	800a39e <_strtod_l+0xac2>
 800a394:	2280      	movs	r2, #128	; 0x80
 800a396:	0612      	lsls	r2, r2, #24
 800a398:	900a      	str	r0, [sp, #40]	; 0x28
 800a39a:	188b      	adds	r3, r1, r2
 800a39c:	e79e      	b.n	800a2dc <_strtod_l+0xa00>
 800a39e:	0002      	movs	r2, r0
 800a3a0:	920a      	str	r2, [sp, #40]	; 0x28
 800a3a2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3a4:	e79b      	b.n	800a2de <_strtod_l+0xa02>
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	4c43      	ldr	r4, [pc, #268]	; (800a4b8 <_strtod_l+0xbdc>)
 800a3aa:	930a      	str	r3, [sp, #40]	; 0x28
 800a3ac:	940b      	str	r4, [sp, #44]	; 0x2c
 800a3ae:	2400      	movs	r4, #0
 800a3b0:	4d41      	ldr	r5, [pc, #260]	; (800a4b8 <_strtod_l+0xbdc>)
 800a3b2:	e794      	b.n	800a2de <_strtod_l+0xa02>
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	4c47      	ldr	r4, [pc, #284]	; (800a4d4 <_strtod_l+0xbf8>)
 800a3b8:	e7f7      	b.n	800a3aa <_strtod_l+0xace>
 800a3ba:	23d4      	movs	r3, #212	; 0xd4
 800a3bc:	049b      	lsls	r3, r3, #18
 800a3be:	18cf      	adds	r7, r1, r3
 800a3c0:	9b07      	ldr	r3, [sp, #28]
 800a3c2:	970e      	str	r7, [sp, #56]	; 0x38
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d1b9      	bne.n	800a33c <_strtod_l+0xa60>
 800a3c8:	4b3d      	ldr	r3, [pc, #244]	; (800a4c0 <_strtod_l+0xbe4>)
 800a3ca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a3cc:	403b      	ands	r3, r7
 800a3ce:	429a      	cmp	r2, r3
 800a3d0:	d1b4      	bne.n	800a33c <_strtod_l+0xa60>
 800a3d2:	0020      	movs	r0, r4
 800a3d4:	0029      	movs	r1, r5
 800a3d6:	f7f6 f8dd 	bl	8000594 <__aeabi_d2lz>
 800a3da:	f7f6 f917 	bl	800060c <__aeabi_l2d>
 800a3de:	0002      	movs	r2, r0
 800a3e0:	000b      	movs	r3, r1
 800a3e2:	0020      	movs	r0, r4
 800a3e4:	0029      	movs	r1, r5
 800a3e6:	f7f7 fc0f 	bl	8001c08 <__aeabi_dsub>
 800a3ea:	033b      	lsls	r3, r7, #12
 800a3ec:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a3ee:	0b1b      	lsrs	r3, r3, #12
 800a3f0:	4333      	orrs	r3, r6
 800a3f2:	4313      	orrs	r3, r2
 800a3f4:	0004      	movs	r4, r0
 800a3f6:	000d      	movs	r5, r1
 800a3f8:	4a37      	ldr	r2, [pc, #220]	; (800a4d8 <_strtod_l+0xbfc>)
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d054      	beq.n	800a4a8 <_strtod_l+0xbcc>
 800a3fe:	4b37      	ldr	r3, [pc, #220]	; (800a4dc <_strtod_l+0xc00>)
 800a400:	f7f6 f834 	bl	800046c <__aeabi_dcmplt>
 800a404:	2800      	cmp	r0, #0
 800a406:	d000      	beq.n	800a40a <_strtod_l+0xb2e>
 800a408:	e4d4      	b.n	8009db4 <_strtod_l+0x4d8>
 800a40a:	0020      	movs	r0, r4
 800a40c:	0029      	movs	r1, r5
 800a40e:	4a34      	ldr	r2, [pc, #208]	; (800a4e0 <_strtod_l+0xc04>)
 800a410:	4b2a      	ldr	r3, [pc, #168]	; (800a4bc <_strtod_l+0xbe0>)
 800a412:	f7f6 f83f 	bl	8000494 <__aeabi_dcmpgt>
 800a416:	2800      	cmp	r0, #0
 800a418:	d090      	beq.n	800a33c <_strtod_l+0xa60>
 800a41a:	e4cb      	b.n	8009db4 <_strtod_l+0x4d8>
 800a41c:	9b07      	ldr	r3, [sp, #28]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d02b      	beq.n	800a47a <_strtod_l+0xb9e>
 800a422:	23d4      	movs	r3, #212	; 0xd4
 800a424:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a426:	04db      	lsls	r3, r3, #19
 800a428:	429a      	cmp	r2, r3
 800a42a:	d826      	bhi.n	800a47a <_strtod_l+0xb9e>
 800a42c:	0020      	movs	r0, r4
 800a42e:	0029      	movs	r1, r5
 800a430:	4a2c      	ldr	r2, [pc, #176]	; (800a4e4 <_strtod_l+0xc08>)
 800a432:	4b2d      	ldr	r3, [pc, #180]	; (800a4e8 <_strtod_l+0xc0c>)
 800a434:	f7f6 f824 	bl	8000480 <__aeabi_dcmple>
 800a438:	2800      	cmp	r0, #0
 800a43a:	d017      	beq.n	800a46c <_strtod_l+0xb90>
 800a43c:	0020      	movs	r0, r4
 800a43e:	0029      	movs	r1, r5
 800a440:	f7f6 f88a 	bl	8000558 <__aeabi_d2uiz>
 800a444:	2800      	cmp	r0, #0
 800a446:	d100      	bne.n	800a44a <_strtod_l+0xb6e>
 800a448:	3001      	adds	r0, #1
 800a44a:	f7f7 ffc5 	bl	80023d8 <__aeabi_ui2d>
 800a44e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a450:	0004      	movs	r4, r0
 800a452:	000b      	movs	r3, r1
 800a454:	000d      	movs	r5, r1
 800a456:	2a00      	cmp	r2, #0
 800a458:	d122      	bne.n	800a4a0 <_strtod_l+0xbc4>
 800a45a:	2280      	movs	r2, #128	; 0x80
 800a45c:	0612      	lsls	r2, r2, #24
 800a45e:	188b      	adds	r3, r1, r2
 800a460:	9016      	str	r0, [sp, #88]	; 0x58
 800a462:	9317      	str	r3, [sp, #92]	; 0x5c
 800a464:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a466:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a468:	9212      	str	r2, [sp, #72]	; 0x48
 800a46a:	9313      	str	r3, [sp, #76]	; 0x4c
 800a46c:	22d6      	movs	r2, #214	; 0xd6
 800a46e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a470:	04d2      	lsls	r2, r2, #19
 800a472:	189b      	adds	r3, r3, r2
 800a474:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800a476:	1a9b      	subs	r3, r3, r2
 800a478:	9313      	str	r3, [sp, #76]	; 0x4c
 800a47a:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a47c:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a47e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 800a480:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800a482:	f001 fa5b 	bl	800b93c <__ulp>
 800a486:	0002      	movs	r2, r0
 800a488:	000b      	movs	r3, r1
 800a48a:	0030      	movs	r0, r6
 800a48c:	0039      	movs	r1, r7
 800a48e:	f7f7 f8f9 	bl	8001684 <__aeabi_dmul>
 800a492:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a494:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a496:	f7f6 f99b 	bl	80007d0 <__aeabi_dadd>
 800a49a:	0006      	movs	r6, r0
 800a49c:	000f      	movs	r7, r1
 800a49e:	e78f      	b.n	800a3c0 <_strtod_l+0xae4>
 800a4a0:	0002      	movs	r2, r0
 800a4a2:	9216      	str	r2, [sp, #88]	; 0x58
 800a4a4:	9317      	str	r3, [sp, #92]	; 0x5c
 800a4a6:	e7dd      	b.n	800a464 <_strtod_l+0xb88>
 800a4a8:	4b10      	ldr	r3, [pc, #64]	; (800a4ec <_strtod_l+0xc10>)
 800a4aa:	f7f5 ffdf 	bl	800046c <__aeabi_dcmplt>
 800a4ae:	e7b2      	b.n	800a416 <_strtod_l+0xb3a>
 800a4b0:	fff00000 	.word	0xfff00000
 800a4b4:	000fffff 	.word	0x000fffff
 800a4b8:	3ff00000 	.word	0x3ff00000
 800a4bc:	3fe00000 	.word	0x3fe00000
 800a4c0:	7ff00000 	.word	0x7ff00000
 800a4c4:	7fe00000 	.word	0x7fe00000
 800a4c8:	fcb00000 	.word	0xfcb00000
 800a4cc:	7c9fffff 	.word	0x7c9fffff
 800a4d0:	7fefffff 	.word	0x7fefffff
 800a4d4:	bff00000 	.word	0xbff00000
 800a4d8:	94a03595 	.word	0x94a03595
 800a4dc:	3fdfffff 	.word	0x3fdfffff
 800a4e0:	35afe535 	.word	0x35afe535
 800a4e4:	ffc00000 	.word	0xffc00000
 800a4e8:	41dfffff 	.word	0x41dfffff
 800a4ec:	3fcfffff 	.word	0x3fcfffff

0800a4f0 <strtod>:
 800a4f0:	b510      	push	{r4, lr}
 800a4f2:	4c04      	ldr	r4, [pc, #16]	; (800a504 <strtod+0x14>)
 800a4f4:	000a      	movs	r2, r1
 800a4f6:	0001      	movs	r1, r0
 800a4f8:	4b03      	ldr	r3, [pc, #12]	; (800a508 <strtod+0x18>)
 800a4fa:	6820      	ldr	r0, [r4, #0]
 800a4fc:	f7ff f9ee 	bl	80098dc <_strtod_l>
 800a500:	bd10      	pop	{r4, pc}
 800a502:	46c0      	nop			; (mov r8, r8)
 800a504:	2000022c 	.word	0x2000022c
 800a508:	20000074 	.word	0x20000074

0800a50c <std>:
 800a50c:	2300      	movs	r3, #0
 800a50e:	b510      	push	{r4, lr}
 800a510:	0004      	movs	r4, r0
 800a512:	6003      	str	r3, [r0, #0]
 800a514:	6043      	str	r3, [r0, #4]
 800a516:	6083      	str	r3, [r0, #8]
 800a518:	8181      	strh	r1, [r0, #12]
 800a51a:	6643      	str	r3, [r0, #100]	; 0x64
 800a51c:	81c2      	strh	r2, [r0, #14]
 800a51e:	6103      	str	r3, [r0, #16]
 800a520:	6143      	str	r3, [r0, #20]
 800a522:	6183      	str	r3, [r0, #24]
 800a524:	0019      	movs	r1, r3
 800a526:	2208      	movs	r2, #8
 800a528:	305c      	adds	r0, #92	; 0x5c
 800a52a:	f000 fa05 	bl	800a938 <memset>
 800a52e:	4b0b      	ldr	r3, [pc, #44]	; (800a55c <std+0x50>)
 800a530:	6224      	str	r4, [r4, #32]
 800a532:	6263      	str	r3, [r4, #36]	; 0x24
 800a534:	4b0a      	ldr	r3, [pc, #40]	; (800a560 <std+0x54>)
 800a536:	62a3      	str	r3, [r4, #40]	; 0x28
 800a538:	4b0a      	ldr	r3, [pc, #40]	; (800a564 <std+0x58>)
 800a53a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a53c:	4b0a      	ldr	r3, [pc, #40]	; (800a568 <std+0x5c>)
 800a53e:	6323      	str	r3, [r4, #48]	; 0x30
 800a540:	4b0a      	ldr	r3, [pc, #40]	; (800a56c <std+0x60>)
 800a542:	429c      	cmp	r4, r3
 800a544:	d005      	beq.n	800a552 <std+0x46>
 800a546:	4b0a      	ldr	r3, [pc, #40]	; (800a570 <std+0x64>)
 800a548:	429c      	cmp	r4, r3
 800a54a:	d002      	beq.n	800a552 <std+0x46>
 800a54c:	4b09      	ldr	r3, [pc, #36]	; (800a574 <std+0x68>)
 800a54e:	429c      	cmp	r4, r3
 800a550:	d103      	bne.n	800a55a <std+0x4e>
 800a552:	0020      	movs	r0, r4
 800a554:	3058      	adds	r0, #88	; 0x58
 800a556:	f000 faa1 	bl	800aa9c <__retarget_lock_init_recursive>
 800a55a:	bd10      	pop	{r4, pc}
 800a55c:	0800a755 	.word	0x0800a755
 800a560:	0800a77d 	.word	0x0800a77d
 800a564:	0800a7b5 	.word	0x0800a7b5
 800a568:	0800a7e1 	.word	0x0800a7e1
 800a56c:	200008e0 	.word	0x200008e0
 800a570:	20000948 	.word	0x20000948
 800a574:	200009b0 	.word	0x200009b0

0800a578 <stdio_exit_handler>:
 800a578:	b510      	push	{r4, lr}
 800a57a:	4a03      	ldr	r2, [pc, #12]	; (800a588 <stdio_exit_handler+0x10>)
 800a57c:	4903      	ldr	r1, [pc, #12]	; (800a58c <stdio_exit_handler+0x14>)
 800a57e:	4804      	ldr	r0, [pc, #16]	; (800a590 <stdio_exit_handler+0x18>)
 800a580:	f000 f86c 	bl	800a65c <_fwalk_sglue>
 800a584:	bd10      	pop	{r4, pc}
 800a586:	46c0      	nop			; (mov r8, r8)
 800a588:	20000068 	.word	0x20000068
 800a58c:	0800bfe5 	.word	0x0800bfe5
 800a590:	200001e0 	.word	0x200001e0

0800a594 <cleanup_stdio>:
 800a594:	6841      	ldr	r1, [r0, #4]
 800a596:	4b0b      	ldr	r3, [pc, #44]	; (800a5c4 <cleanup_stdio+0x30>)
 800a598:	b510      	push	{r4, lr}
 800a59a:	0004      	movs	r4, r0
 800a59c:	4299      	cmp	r1, r3
 800a59e:	d001      	beq.n	800a5a4 <cleanup_stdio+0x10>
 800a5a0:	f001 fd20 	bl	800bfe4 <_fflush_r>
 800a5a4:	68a1      	ldr	r1, [r4, #8]
 800a5a6:	4b08      	ldr	r3, [pc, #32]	; (800a5c8 <cleanup_stdio+0x34>)
 800a5a8:	4299      	cmp	r1, r3
 800a5aa:	d002      	beq.n	800a5b2 <cleanup_stdio+0x1e>
 800a5ac:	0020      	movs	r0, r4
 800a5ae:	f001 fd19 	bl	800bfe4 <_fflush_r>
 800a5b2:	68e1      	ldr	r1, [r4, #12]
 800a5b4:	4b05      	ldr	r3, [pc, #20]	; (800a5cc <cleanup_stdio+0x38>)
 800a5b6:	4299      	cmp	r1, r3
 800a5b8:	d002      	beq.n	800a5c0 <cleanup_stdio+0x2c>
 800a5ba:	0020      	movs	r0, r4
 800a5bc:	f001 fd12 	bl	800bfe4 <_fflush_r>
 800a5c0:	bd10      	pop	{r4, pc}
 800a5c2:	46c0      	nop			; (mov r8, r8)
 800a5c4:	200008e0 	.word	0x200008e0
 800a5c8:	20000948 	.word	0x20000948
 800a5cc:	200009b0 	.word	0x200009b0

0800a5d0 <global_stdio_init.part.0>:
 800a5d0:	b510      	push	{r4, lr}
 800a5d2:	4b09      	ldr	r3, [pc, #36]	; (800a5f8 <global_stdio_init.part.0+0x28>)
 800a5d4:	4a09      	ldr	r2, [pc, #36]	; (800a5fc <global_stdio_init.part.0+0x2c>)
 800a5d6:	2104      	movs	r1, #4
 800a5d8:	601a      	str	r2, [r3, #0]
 800a5da:	4809      	ldr	r0, [pc, #36]	; (800a600 <global_stdio_init.part.0+0x30>)
 800a5dc:	2200      	movs	r2, #0
 800a5de:	f7ff ff95 	bl	800a50c <std>
 800a5e2:	2201      	movs	r2, #1
 800a5e4:	2109      	movs	r1, #9
 800a5e6:	4807      	ldr	r0, [pc, #28]	; (800a604 <global_stdio_init.part.0+0x34>)
 800a5e8:	f7ff ff90 	bl	800a50c <std>
 800a5ec:	2202      	movs	r2, #2
 800a5ee:	2112      	movs	r1, #18
 800a5f0:	4805      	ldr	r0, [pc, #20]	; (800a608 <global_stdio_init.part.0+0x38>)
 800a5f2:	f7ff ff8b 	bl	800a50c <std>
 800a5f6:	bd10      	pop	{r4, pc}
 800a5f8:	20000a18 	.word	0x20000a18
 800a5fc:	0800a579 	.word	0x0800a579
 800a600:	200008e0 	.word	0x200008e0
 800a604:	20000948 	.word	0x20000948
 800a608:	200009b0 	.word	0x200009b0

0800a60c <__sfp_lock_acquire>:
 800a60c:	b510      	push	{r4, lr}
 800a60e:	4802      	ldr	r0, [pc, #8]	; (800a618 <__sfp_lock_acquire+0xc>)
 800a610:	f000 fa45 	bl	800aa9e <__retarget_lock_acquire_recursive>
 800a614:	bd10      	pop	{r4, pc}
 800a616:	46c0      	nop			; (mov r8, r8)
 800a618:	20000a21 	.word	0x20000a21

0800a61c <__sfp_lock_release>:
 800a61c:	b510      	push	{r4, lr}
 800a61e:	4802      	ldr	r0, [pc, #8]	; (800a628 <__sfp_lock_release+0xc>)
 800a620:	f000 fa3e 	bl	800aaa0 <__retarget_lock_release_recursive>
 800a624:	bd10      	pop	{r4, pc}
 800a626:	46c0      	nop			; (mov r8, r8)
 800a628:	20000a21 	.word	0x20000a21

0800a62c <__sinit>:
 800a62c:	b510      	push	{r4, lr}
 800a62e:	0004      	movs	r4, r0
 800a630:	f7ff ffec 	bl	800a60c <__sfp_lock_acquire>
 800a634:	6a23      	ldr	r3, [r4, #32]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d002      	beq.n	800a640 <__sinit+0x14>
 800a63a:	f7ff ffef 	bl	800a61c <__sfp_lock_release>
 800a63e:	bd10      	pop	{r4, pc}
 800a640:	4b04      	ldr	r3, [pc, #16]	; (800a654 <__sinit+0x28>)
 800a642:	6223      	str	r3, [r4, #32]
 800a644:	4b04      	ldr	r3, [pc, #16]	; (800a658 <__sinit+0x2c>)
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d1f6      	bne.n	800a63a <__sinit+0xe>
 800a64c:	f7ff ffc0 	bl	800a5d0 <global_stdio_init.part.0>
 800a650:	e7f3      	b.n	800a63a <__sinit+0xe>
 800a652:	46c0      	nop			; (mov r8, r8)
 800a654:	0800a595 	.word	0x0800a595
 800a658:	20000a18 	.word	0x20000a18

0800a65c <_fwalk_sglue>:
 800a65c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a65e:	0014      	movs	r4, r2
 800a660:	2600      	movs	r6, #0
 800a662:	9000      	str	r0, [sp, #0]
 800a664:	9101      	str	r1, [sp, #4]
 800a666:	68a5      	ldr	r5, [r4, #8]
 800a668:	6867      	ldr	r7, [r4, #4]
 800a66a:	3f01      	subs	r7, #1
 800a66c:	d504      	bpl.n	800a678 <_fwalk_sglue+0x1c>
 800a66e:	6824      	ldr	r4, [r4, #0]
 800a670:	2c00      	cmp	r4, #0
 800a672:	d1f8      	bne.n	800a666 <_fwalk_sglue+0xa>
 800a674:	0030      	movs	r0, r6
 800a676:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a678:	89ab      	ldrh	r3, [r5, #12]
 800a67a:	2b01      	cmp	r3, #1
 800a67c:	d908      	bls.n	800a690 <_fwalk_sglue+0x34>
 800a67e:	220e      	movs	r2, #14
 800a680:	5eab      	ldrsh	r3, [r5, r2]
 800a682:	3301      	adds	r3, #1
 800a684:	d004      	beq.n	800a690 <_fwalk_sglue+0x34>
 800a686:	0029      	movs	r1, r5
 800a688:	9800      	ldr	r0, [sp, #0]
 800a68a:	9b01      	ldr	r3, [sp, #4]
 800a68c:	4798      	blx	r3
 800a68e:	4306      	orrs	r6, r0
 800a690:	3568      	adds	r5, #104	; 0x68
 800a692:	e7ea      	b.n	800a66a <_fwalk_sglue+0xe>

0800a694 <_puts_r>:
 800a694:	6a03      	ldr	r3, [r0, #32]
 800a696:	b570      	push	{r4, r5, r6, lr}
 800a698:	0005      	movs	r5, r0
 800a69a:	000e      	movs	r6, r1
 800a69c:	6884      	ldr	r4, [r0, #8]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d101      	bne.n	800a6a6 <_puts_r+0x12>
 800a6a2:	f7ff ffc3 	bl	800a62c <__sinit>
 800a6a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a6a8:	07db      	lsls	r3, r3, #31
 800a6aa:	d405      	bmi.n	800a6b8 <_puts_r+0x24>
 800a6ac:	89a3      	ldrh	r3, [r4, #12]
 800a6ae:	059b      	lsls	r3, r3, #22
 800a6b0:	d402      	bmi.n	800a6b8 <_puts_r+0x24>
 800a6b2:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6b4:	f000 f9f3 	bl	800aa9e <__retarget_lock_acquire_recursive>
 800a6b8:	89a3      	ldrh	r3, [r4, #12]
 800a6ba:	071b      	lsls	r3, r3, #28
 800a6bc:	d502      	bpl.n	800a6c4 <_puts_r+0x30>
 800a6be:	6923      	ldr	r3, [r4, #16]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d11f      	bne.n	800a704 <_puts_r+0x70>
 800a6c4:	0021      	movs	r1, r4
 800a6c6:	0028      	movs	r0, r5
 800a6c8:	f000 f8d2 	bl	800a870 <__swsetup_r>
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	d019      	beq.n	800a704 <_puts_r+0x70>
 800a6d0:	2501      	movs	r5, #1
 800a6d2:	426d      	negs	r5, r5
 800a6d4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a6d6:	07db      	lsls	r3, r3, #31
 800a6d8:	d405      	bmi.n	800a6e6 <_puts_r+0x52>
 800a6da:	89a3      	ldrh	r3, [r4, #12]
 800a6dc:	059b      	lsls	r3, r3, #22
 800a6de:	d402      	bmi.n	800a6e6 <_puts_r+0x52>
 800a6e0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a6e2:	f000 f9dd 	bl	800aaa0 <__retarget_lock_release_recursive>
 800a6e6:	0028      	movs	r0, r5
 800a6e8:	bd70      	pop	{r4, r5, r6, pc}
 800a6ea:	3601      	adds	r6, #1
 800a6ec:	60a3      	str	r3, [r4, #8]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	da04      	bge.n	800a6fc <_puts_r+0x68>
 800a6f2:	69a2      	ldr	r2, [r4, #24]
 800a6f4:	429a      	cmp	r2, r3
 800a6f6:	dc16      	bgt.n	800a726 <_puts_r+0x92>
 800a6f8:	290a      	cmp	r1, #10
 800a6fa:	d014      	beq.n	800a726 <_puts_r+0x92>
 800a6fc:	6823      	ldr	r3, [r4, #0]
 800a6fe:	1c5a      	adds	r2, r3, #1
 800a700:	6022      	str	r2, [r4, #0]
 800a702:	7019      	strb	r1, [r3, #0]
 800a704:	68a3      	ldr	r3, [r4, #8]
 800a706:	7831      	ldrb	r1, [r6, #0]
 800a708:	3b01      	subs	r3, #1
 800a70a:	2900      	cmp	r1, #0
 800a70c:	d1ed      	bne.n	800a6ea <_puts_r+0x56>
 800a70e:	60a3      	str	r3, [r4, #8]
 800a710:	2b00      	cmp	r3, #0
 800a712:	da0f      	bge.n	800a734 <_puts_r+0xa0>
 800a714:	0028      	movs	r0, r5
 800a716:	0022      	movs	r2, r4
 800a718:	310a      	adds	r1, #10
 800a71a:	f000 f867 	bl	800a7ec <__swbuf_r>
 800a71e:	250a      	movs	r5, #10
 800a720:	3001      	adds	r0, #1
 800a722:	d1d7      	bne.n	800a6d4 <_puts_r+0x40>
 800a724:	e7d4      	b.n	800a6d0 <_puts_r+0x3c>
 800a726:	0022      	movs	r2, r4
 800a728:	0028      	movs	r0, r5
 800a72a:	f000 f85f 	bl	800a7ec <__swbuf_r>
 800a72e:	3001      	adds	r0, #1
 800a730:	d1e8      	bne.n	800a704 <_puts_r+0x70>
 800a732:	e7cd      	b.n	800a6d0 <_puts_r+0x3c>
 800a734:	250a      	movs	r5, #10
 800a736:	6823      	ldr	r3, [r4, #0]
 800a738:	1c5a      	adds	r2, r3, #1
 800a73a:	6022      	str	r2, [r4, #0]
 800a73c:	701d      	strb	r5, [r3, #0]
 800a73e:	e7c9      	b.n	800a6d4 <_puts_r+0x40>

0800a740 <puts>:
 800a740:	b510      	push	{r4, lr}
 800a742:	4b03      	ldr	r3, [pc, #12]	; (800a750 <puts+0x10>)
 800a744:	0001      	movs	r1, r0
 800a746:	6818      	ldr	r0, [r3, #0]
 800a748:	f7ff ffa4 	bl	800a694 <_puts_r>
 800a74c:	bd10      	pop	{r4, pc}
 800a74e:	46c0      	nop			; (mov r8, r8)
 800a750:	2000022c 	.word	0x2000022c

0800a754 <__sread>:
 800a754:	b570      	push	{r4, r5, r6, lr}
 800a756:	000c      	movs	r4, r1
 800a758:	250e      	movs	r5, #14
 800a75a:	5f49      	ldrsh	r1, [r1, r5]
 800a75c:	f000 f93a 	bl	800a9d4 <_read_r>
 800a760:	2800      	cmp	r0, #0
 800a762:	db03      	blt.n	800a76c <__sread+0x18>
 800a764:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800a766:	181b      	adds	r3, r3, r0
 800a768:	6563      	str	r3, [r4, #84]	; 0x54
 800a76a:	bd70      	pop	{r4, r5, r6, pc}
 800a76c:	89a3      	ldrh	r3, [r4, #12]
 800a76e:	4a02      	ldr	r2, [pc, #8]	; (800a778 <__sread+0x24>)
 800a770:	4013      	ands	r3, r2
 800a772:	81a3      	strh	r3, [r4, #12]
 800a774:	e7f9      	b.n	800a76a <__sread+0x16>
 800a776:	46c0      	nop			; (mov r8, r8)
 800a778:	ffffefff 	.word	0xffffefff

0800a77c <__swrite>:
 800a77c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a77e:	001f      	movs	r7, r3
 800a780:	898b      	ldrh	r3, [r1, #12]
 800a782:	0005      	movs	r5, r0
 800a784:	000c      	movs	r4, r1
 800a786:	0016      	movs	r6, r2
 800a788:	05db      	lsls	r3, r3, #23
 800a78a:	d505      	bpl.n	800a798 <__swrite+0x1c>
 800a78c:	230e      	movs	r3, #14
 800a78e:	5ec9      	ldrsh	r1, [r1, r3]
 800a790:	2200      	movs	r2, #0
 800a792:	2302      	movs	r3, #2
 800a794:	f000 f90a 	bl	800a9ac <_lseek_r>
 800a798:	89a3      	ldrh	r3, [r4, #12]
 800a79a:	4a05      	ldr	r2, [pc, #20]	; (800a7b0 <__swrite+0x34>)
 800a79c:	0028      	movs	r0, r5
 800a79e:	4013      	ands	r3, r2
 800a7a0:	81a3      	strh	r3, [r4, #12]
 800a7a2:	0032      	movs	r2, r6
 800a7a4:	230e      	movs	r3, #14
 800a7a6:	5ee1      	ldrsh	r1, [r4, r3]
 800a7a8:	003b      	movs	r3, r7
 800a7aa:	f000 f939 	bl	800aa20 <_write_r>
 800a7ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a7b0:	ffffefff 	.word	0xffffefff

0800a7b4 <__sseek>:
 800a7b4:	b570      	push	{r4, r5, r6, lr}
 800a7b6:	000c      	movs	r4, r1
 800a7b8:	250e      	movs	r5, #14
 800a7ba:	5f49      	ldrsh	r1, [r1, r5]
 800a7bc:	f000 f8f6 	bl	800a9ac <_lseek_r>
 800a7c0:	89a3      	ldrh	r3, [r4, #12]
 800a7c2:	1c42      	adds	r2, r0, #1
 800a7c4:	d103      	bne.n	800a7ce <__sseek+0x1a>
 800a7c6:	4a05      	ldr	r2, [pc, #20]	; (800a7dc <__sseek+0x28>)
 800a7c8:	4013      	ands	r3, r2
 800a7ca:	81a3      	strh	r3, [r4, #12]
 800a7cc:	bd70      	pop	{r4, r5, r6, pc}
 800a7ce:	2280      	movs	r2, #128	; 0x80
 800a7d0:	0152      	lsls	r2, r2, #5
 800a7d2:	4313      	orrs	r3, r2
 800a7d4:	81a3      	strh	r3, [r4, #12]
 800a7d6:	6560      	str	r0, [r4, #84]	; 0x54
 800a7d8:	e7f8      	b.n	800a7cc <__sseek+0x18>
 800a7da:	46c0      	nop			; (mov r8, r8)
 800a7dc:	ffffefff 	.word	0xffffefff

0800a7e0 <__sclose>:
 800a7e0:	b510      	push	{r4, lr}
 800a7e2:	230e      	movs	r3, #14
 800a7e4:	5ec9      	ldrsh	r1, [r1, r3]
 800a7e6:	f000 f8cf 	bl	800a988 <_close_r>
 800a7ea:	bd10      	pop	{r4, pc}

0800a7ec <__swbuf_r>:
 800a7ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7ee:	0006      	movs	r6, r0
 800a7f0:	000d      	movs	r5, r1
 800a7f2:	0014      	movs	r4, r2
 800a7f4:	2800      	cmp	r0, #0
 800a7f6:	d004      	beq.n	800a802 <__swbuf_r+0x16>
 800a7f8:	6a03      	ldr	r3, [r0, #32]
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d101      	bne.n	800a802 <__swbuf_r+0x16>
 800a7fe:	f7ff ff15 	bl	800a62c <__sinit>
 800a802:	69a3      	ldr	r3, [r4, #24]
 800a804:	60a3      	str	r3, [r4, #8]
 800a806:	89a3      	ldrh	r3, [r4, #12]
 800a808:	071b      	lsls	r3, r3, #28
 800a80a:	d528      	bpl.n	800a85e <__swbuf_r+0x72>
 800a80c:	6923      	ldr	r3, [r4, #16]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d025      	beq.n	800a85e <__swbuf_r+0x72>
 800a812:	6923      	ldr	r3, [r4, #16]
 800a814:	6820      	ldr	r0, [r4, #0]
 800a816:	b2ef      	uxtb	r7, r5
 800a818:	1ac0      	subs	r0, r0, r3
 800a81a:	6963      	ldr	r3, [r4, #20]
 800a81c:	b2ed      	uxtb	r5, r5
 800a81e:	4283      	cmp	r3, r0
 800a820:	dc05      	bgt.n	800a82e <__swbuf_r+0x42>
 800a822:	0021      	movs	r1, r4
 800a824:	0030      	movs	r0, r6
 800a826:	f001 fbdd 	bl	800bfe4 <_fflush_r>
 800a82a:	2800      	cmp	r0, #0
 800a82c:	d11d      	bne.n	800a86a <__swbuf_r+0x7e>
 800a82e:	68a3      	ldr	r3, [r4, #8]
 800a830:	3001      	adds	r0, #1
 800a832:	3b01      	subs	r3, #1
 800a834:	60a3      	str	r3, [r4, #8]
 800a836:	6823      	ldr	r3, [r4, #0]
 800a838:	1c5a      	adds	r2, r3, #1
 800a83a:	6022      	str	r2, [r4, #0]
 800a83c:	701f      	strb	r7, [r3, #0]
 800a83e:	6963      	ldr	r3, [r4, #20]
 800a840:	4283      	cmp	r3, r0
 800a842:	d004      	beq.n	800a84e <__swbuf_r+0x62>
 800a844:	89a3      	ldrh	r3, [r4, #12]
 800a846:	07db      	lsls	r3, r3, #31
 800a848:	d507      	bpl.n	800a85a <__swbuf_r+0x6e>
 800a84a:	2d0a      	cmp	r5, #10
 800a84c:	d105      	bne.n	800a85a <__swbuf_r+0x6e>
 800a84e:	0021      	movs	r1, r4
 800a850:	0030      	movs	r0, r6
 800a852:	f001 fbc7 	bl	800bfe4 <_fflush_r>
 800a856:	2800      	cmp	r0, #0
 800a858:	d107      	bne.n	800a86a <__swbuf_r+0x7e>
 800a85a:	0028      	movs	r0, r5
 800a85c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a85e:	0021      	movs	r1, r4
 800a860:	0030      	movs	r0, r6
 800a862:	f000 f805 	bl	800a870 <__swsetup_r>
 800a866:	2800      	cmp	r0, #0
 800a868:	d0d3      	beq.n	800a812 <__swbuf_r+0x26>
 800a86a:	2501      	movs	r5, #1
 800a86c:	426d      	negs	r5, r5
 800a86e:	e7f4      	b.n	800a85a <__swbuf_r+0x6e>

0800a870 <__swsetup_r>:
 800a870:	4b30      	ldr	r3, [pc, #192]	; (800a934 <__swsetup_r+0xc4>)
 800a872:	b570      	push	{r4, r5, r6, lr}
 800a874:	0005      	movs	r5, r0
 800a876:	6818      	ldr	r0, [r3, #0]
 800a878:	000c      	movs	r4, r1
 800a87a:	2800      	cmp	r0, #0
 800a87c:	d004      	beq.n	800a888 <__swsetup_r+0x18>
 800a87e:	6a03      	ldr	r3, [r0, #32]
 800a880:	2b00      	cmp	r3, #0
 800a882:	d101      	bne.n	800a888 <__swsetup_r+0x18>
 800a884:	f7ff fed2 	bl	800a62c <__sinit>
 800a888:	230c      	movs	r3, #12
 800a88a:	5ee2      	ldrsh	r2, [r4, r3]
 800a88c:	b293      	uxth	r3, r2
 800a88e:	0711      	lsls	r1, r2, #28
 800a890:	d423      	bmi.n	800a8da <__swsetup_r+0x6a>
 800a892:	06d9      	lsls	r1, r3, #27
 800a894:	d407      	bmi.n	800a8a6 <__swsetup_r+0x36>
 800a896:	2309      	movs	r3, #9
 800a898:	2001      	movs	r0, #1
 800a89a:	602b      	str	r3, [r5, #0]
 800a89c:	3337      	adds	r3, #55	; 0x37
 800a89e:	4313      	orrs	r3, r2
 800a8a0:	81a3      	strh	r3, [r4, #12]
 800a8a2:	4240      	negs	r0, r0
 800a8a4:	bd70      	pop	{r4, r5, r6, pc}
 800a8a6:	075b      	lsls	r3, r3, #29
 800a8a8:	d513      	bpl.n	800a8d2 <__swsetup_r+0x62>
 800a8aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a8ac:	2900      	cmp	r1, #0
 800a8ae:	d008      	beq.n	800a8c2 <__swsetup_r+0x52>
 800a8b0:	0023      	movs	r3, r4
 800a8b2:	3344      	adds	r3, #68	; 0x44
 800a8b4:	4299      	cmp	r1, r3
 800a8b6:	d002      	beq.n	800a8be <__swsetup_r+0x4e>
 800a8b8:	0028      	movs	r0, r5
 800a8ba:	f000 f901 	bl	800aac0 <_free_r>
 800a8be:	2300      	movs	r3, #0
 800a8c0:	6363      	str	r3, [r4, #52]	; 0x34
 800a8c2:	2224      	movs	r2, #36	; 0x24
 800a8c4:	89a3      	ldrh	r3, [r4, #12]
 800a8c6:	4393      	bics	r3, r2
 800a8c8:	81a3      	strh	r3, [r4, #12]
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	6063      	str	r3, [r4, #4]
 800a8ce:	6923      	ldr	r3, [r4, #16]
 800a8d0:	6023      	str	r3, [r4, #0]
 800a8d2:	2308      	movs	r3, #8
 800a8d4:	89a2      	ldrh	r2, [r4, #12]
 800a8d6:	4313      	orrs	r3, r2
 800a8d8:	81a3      	strh	r3, [r4, #12]
 800a8da:	6923      	ldr	r3, [r4, #16]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d10b      	bne.n	800a8f8 <__swsetup_r+0x88>
 800a8e0:	21a0      	movs	r1, #160	; 0xa0
 800a8e2:	2280      	movs	r2, #128	; 0x80
 800a8e4:	89a3      	ldrh	r3, [r4, #12]
 800a8e6:	0089      	lsls	r1, r1, #2
 800a8e8:	0092      	lsls	r2, r2, #2
 800a8ea:	400b      	ands	r3, r1
 800a8ec:	4293      	cmp	r3, r2
 800a8ee:	d003      	beq.n	800a8f8 <__swsetup_r+0x88>
 800a8f0:	0021      	movs	r1, r4
 800a8f2:	0028      	movs	r0, r5
 800a8f4:	f001 fbca 	bl	800c08c <__smakebuf_r>
 800a8f8:	220c      	movs	r2, #12
 800a8fa:	5ea3      	ldrsh	r3, [r4, r2]
 800a8fc:	2001      	movs	r0, #1
 800a8fe:	001a      	movs	r2, r3
 800a900:	b299      	uxth	r1, r3
 800a902:	4002      	ands	r2, r0
 800a904:	4203      	tst	r3, r0
 800a906:	d00f      	beq.n	800a928 <__swsetup_r+0xb8>
 800a908:	2200      	movs	r2, #0
 800a90a:	60a2      	str	r2, [r4, #8]
 800a90c:	6962      	ldr	r2, [r4, #20]
 800a90e:	4252      	negs	r2, r2
 800a910:	61a2      	str	r2, [r4, #24]
 800a912:	2000      	movs	r0, #0
 800a914:	6922      	ldr	r2, [r4, #16]
 800a916:	4282      	cmp	r2, r0
 800a918:	d1c4      	bne.n	800a8a4 <__swsetup_r+0x34>
 800a91a:	0609      	lsls	r1, r1, #24
 800a91c:	d5c2      	bpl.n	800a8a4 <__swsetup_r+0x34>
 800a91e:	2240      	movs	r2, #64	; 0x40
 800a920:	4313      	orrs	r3, r2
 800a922:	81a3      	strh	r3, [r4, #12]
 800a924:	3801      	subs	r0, #1
 800a926:	e7bd      	b.n	800a8a4 <__swsetup_r+0x34>
 800a928:	0788      	lsls	r0, r1, #30
 800a92a:	d400      	bmi.n	800a92e <__swsetup_r+0xbe>
 800a92c:	6962      	ldr	r2, [r4, #20]
 800a92e:	60a2      	str	r2, [r4, #8]
 800a930:	e7ef      	b.n	800a912 <__swsetup_r+0xa2>
 800a932:	46c0      	nop			; (mov r8, r8)
 800a934:	2000022c 	.word	0x2000022c

0800a938 <memset>:
 800a938:	0003      	movs	r3, r0
 800a93a:	1882      	adds	r2, r0, r2
 800a93c:	4293      	cmp	r3, r2
 800a93e:	d100      	bne.n	800a942 <memset+0xa>
 800a940:	4770      	bx	lr
 800a942:	7019      	strb	r1, [r3, #0]
 800a944:	3301      	adds	r3, #1
 800a946:	e7f9      	b.n	800a93c <memset+0x4>

0800a948 <strchr>:
 800a948:	b2c9      	uxtb	r1, r1
 800a94a:	7803      	ldrb	r3, [r0, #0]
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d004      	beq.n	800a95a <strchr+0x12>
 800a950:	428b      	cmp	r3, r1
 800a952:	d100      	bne.n	800a956 <strchr+0xe>
 800a954:	4770      	bx	lr
 800a956:	3001      	adds	r0, #1
 800a958:	e7f7      	b.n	800a94a <strchr+0x2>
 800a95a:	424b      	negs	r3, r1
 800a95c:	4159      	adcs	r1, r3
 800a95e:	4249      	negs	r1, r1
 800a960:	4008      	ands	r0, r1
 800a962:	e7f7      	b.n	800a954 <strchr+0xc>

0800a964 <strncmp>:
 800a964:	b530      	push	{r4, r5, lr}
 800a966:	0005      	movs	r5, r0
 800a968:	1e10      	subs	r0, r2, #0
 800a96a:	d00b      	beq.n	800a984 <strncmp+0x20>
 800a96c:	2400      	movs	r4, #0
 800a96e:	3a01      	subs	r2, #1
 800a970:	5d2b      	ldrb	r3, [r5, r4]
 800a972:	5d08      	ldrb	r0, [r1, r4]
 800a974:	4283      	cmp	r3, r0
 800a976:	d104      	bne.n	800a982 <strncmp+0x1e>
 800a978:	42a2      	cmp	r2, r4
 800a97a:	d002      	beq.n	800a982 <strncmp+0x1e>
 800a97c:	3401      	adds	r4, #1
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d1f6      	bne.n	800a970 <strncmp+0xc>
 800a982:	1a18      	subs	r0, r3, r0
 800a984:	bd30      	pop	{r4, r5, pc}
	...

0800a988 <_close_r>:
 800a988:	2300      	movs	r3, #0
 800a98a:	b570      	push	{r4, r5, r6, lr}
 800a98c:	4d06      	ldr	r5, [pc, #24]	; (800a9a8 <_close_r+0x20>)
 800a98e:	0004      	movs	r4, r0
 800a990:	0008      	movs	r0, r1
 800a992:	602b      	str	r3, [r5, #0]
 800a994:	f7fe fcbe 	bl	8009314 <_close>
 800a998:	1c43      	adds	r3, r0, #1
 800a99a:	d103      	bne.n	800a9a4 <_close_r+0x1c>
 800a99c:	682b      	ldr	r3, [r5, #0]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d000      	beq.n	800a9a4 <_close_r+0x1c>
 800a9a2:	6023      	str	r3, [r4, #0]
 800a9a4:	bd70      	pop	{r4, r5, r6, pc}
 800a9a6:	46c0      	nop			; (mov r8, r8)
 800a9a8:	20000a1c 	.word	0x20000a1c

0800a9ac <_lseek_r>:
 800a9ac:	b570      	push	{r4, r5, r6, lr}
 800a9ae:	0004      	movs	r4, r0
 800a9b0:	0008      	movs	r0, r1
 800a9b2:	0011      	movs	r1, r2
 800a9b4:	001a      	movs	r2, r3
 800a9b6:	2300      	movs	r3, #0
 800a9b8:	4d05      	ldr	r5, [pc, #20]	; (800a9d0 <_lseek_r+0x24>)
 800a9ba:	602b      	str	r3, [r5, #0]
 800a9bc:	f7fe fc6b 	bl	8009296 <_lseek>
 800a9c0:	1c43      	adds	r3, r0, #1
 800a9c2:	d103      	bne.n	800a9cc <_lseek_r+0x20>
 800a9c4:	682b      	ldr	r3, [r5, #0]
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d000      	beq.n	800a9cc <_lseek_r+0x20>
 800a9ca:	6023      	str	r3, [r4, #0]
 800a9cc:	bd70      	pop	{r4, r5, r6, pc}
 800a9ce:	46c0      	nop			; (mov r8, r8)
 800a9d0:	20000a1c 	.word	0x20000a1c

0800a9d4 <_read_r>:
 800a9d4:	b570      	push	{r4, r5, r6, lr}
 800a9d6:	0004      	movs	r4, r0
 800a9d8:	0008      	movs	r0, r1
 800a9da:	0011      	movs	r1, r2
 800a9dc:	001a      	movs	r2, r3
 800a9de:	2300      	movs	r3, #0
 800a9e0:	4d05      	ldr	r5, [pc, #20]	; (800a9f8 <_read_r+0x24>)
 800a9e2:	602b      	str	r3, [r5, #0]
 800a9e4:	f7fe fc02 	bl	80091ec <_read>
 800a9e8:	1c43      	adds	r3, r0, #1
 800a9ea:	d103      	bne.n	800a9f4 <_read_r+0x20>
 800a9ec:	682b      	ldr	r3, [r5, #0]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d000      	beq.n	800a9f4 <_read_r+0x20>
 800a9f2:	6023      	str	r3, [r4, #0]
 800a9f4:	bd70      	pop	{r4, r5, r6, pc}
 800a9f6:	46c0      	nop			; (mov r8, r8)
 800a9f8:	20000a1c 	.word	0x20000a1c

0800a9fc <_sbrk_r>:
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	b570      	push	{r4, r5, r6, lr}
 800aa00:	4d06      	ldr	r5, [pc, #24]	; (800aa1c <_sbrk_r+0x20>)
 800aa02:	0004      	movs	r4, r0
 800aa04:	0008      	movs	r0, r1
 800aa06:	602b      	str	r3, [r5, #0]
 800aa08:	f7f8 faee 	bl	8002fe8 <_sbrk>
 800aa0c:	1c43      	adds	r3, r0, #1
 800aa0e:	d103      	bne.n	800aa18 <_sbrk_r+0x1c>
 800aa10:	682b      	ldr	r3, [r5, #0]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d000      	beq.n	800aa18 <_sbrk_r+0x1c>
 800aa16:	6023      	str	r3, [r4, #0]
 800aa18:	bd70      	pop	{r4, r5, r6, pc}
 800aa1a:	46c0      	nop			; (mov r8, r8)
 800aa1c:	20000a1c 	.word	0x20000a1c

0800aa20 <_write_r>:
 800aa20:	b570      	push	{r4, r5, r6, lr}
 800aa22:	0004      	movs	r4, r0
 800aa24:	0008      	movs	r0, r1
 800aa26:	0011      	movs	r1, r2
 800aa28:	001a      	movs	r2, r3
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	4d05      	ldr	r5, [pc, #20]	; (800aa44 <_write_r+0x24>)
 800aa2e:	602b      	str	r3, [r5, #0]
 800aa30:	f7fe fc45 	bl	80092be <_write>
 800aa34:	1c43      	adds	r3, r0, #1
 800aa36:	d103      	bne.n	800aa40 <_write_r+0x20>
 800aa38:	682b      	ldr	r3, [r5, #0]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d000      	beq.n	800aa40 <_write_r+0x20>
 800aa3e:	6023      	str	r3, [r4, #0]
 800aa40:	bd70      	pop	{r4, r5, r6, pc}
 800aa42:	46c0      	nop			; (mov r8, r8)
 800aa44:	20000a1c 	.word	0x20000a1c

0800aa48 <__errno>:
 800aa48:	4b01      	ldr	r3, [pc, #4]	; (800aa50 <__errno+0x8>)
 800aa4a:	6818      	ldr	r0, [r3, #0]
 800aa4c:	4770      	bx	lr
 800aa4e:	46c0      	nop			; (mov r8, r8)
 800aa50:	2000022c 	.word	0x2000022c

0800aa54 <__libc_init_array>:
 800aa54:	b570      	push	{r4, r5, r6, lr}
 800aa56:	2600      	movs	r6, #0
 800aa58:	4c0c      	ldr	r4, [pc, #48]	; (800aa8c <__libc_init_array+0x38>)
 800aa5a:	4d0d      	ldr	r5, [pc, #52]	; (800aa90 <__libc_init_array+0x3c>)
 800aa5c:	1b64      	subs	r4, r4, r5
 800aa5e:	10a4      	asrs	r4, r4, #2
 800aa60:	42a6      	cmp	r6, r4
 800aa62:	d109      	bne.n	800aa78 <__libc_init_array+0x24>
 800aa64:	2600      	movs	r6, #0
 800aa66:	f001 fd79 	bl	800c55c <_init>
 800aa6a:	4c0a      	ldr	r4, [pc, #40]	; (800aa94 <__libc_init_array+0x40>)
 800aa6c:	4d0a      	ldr	r5, [pc, #40]	; (800aa98 <__libc_init_array+0x44>)
 800aa6e:	1b64      	subs	r4, r4, r5
 800aa70:	10a4      	asrs	r4, r4, #2
 800aa72:	42a6      	cmp	r6, r4
 800aa74:	d105      	bne.n	800aa82 <__libc_init_array+0x2e>
 800aa76:	bd70      	pop	{r4, r5, r6, pc}
 800aa78:	00b3      	lsls	r3, r6, #2
 800aa7a:	58eb      	ldr	r3, [r5, r3]
 800aa7c:	4798      	blx	r3
 800aa7e:	3601      	adds	r6, #1
 800aa80:	e7ee      	b.n	800aa60 <__libc_init_array+0xc>
 800aa82:	00b3      	lsls	r3, r6, #2
 800aa84:	58eb      	ldr	r3, [r5, r3]
 800aa86:	4798      	blx	r3
 800aa88:	3601      	adds	r6, #1
 800aa8a:	e7f2      	b.n	800aa72 <__libc_init_array+0x1e>
 800aa8c:	0800cc64 	.word	0x0800cc64
 800aa90:	0800cc64 	.word	0x0800cc64
 800aa94:	0800cc68 	.word	0x0800cc68
 800aa98:	0800cc64 	.word	0x0800cc64

0800aa9c <__retarget_lock_init_recursive>:
 800aa9c:	4770      	bx	lr

0800aa9e <__retarget_lock_acquire_recursive>:
 800aa9e:	4770      	bx	lr

0800aaa0 <__retarget_lock_release_recursive>:
 800aaa0:	4770      	bx	lr

0800aaa2 <memcpy>:
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	b510      	push	{r4, lr}
 800aaa6:	429a      	cmp	r2, r3
 800aaa8:	d100      	bne.n	800aaac <memcpy+0xa>
 800aaaa:	bd10      	pop	{r4, pc}
 800aaac:	5ccc      	ldrb	r4, [r1, r3]
 800aaae:	54c4      	strb	r4, [r0, r3]
 800aab0:	3301      	adds	r3, #1
 800aab2:	e7f8      	b.n	800aaa6 <memcpy+0x4>

0800aab4 <nan>:
 800aab4:	2000      	movs	r0, #0
 800aab6:	4901      	ldr	r1, [pc, #4]	; (800aabc <nan+0x8>)
 800aab8:	4770      	bx	lr
 800aaba:	46c0      	nop			; (mov r8, r8)
 800aabc:	7ff80000 	.word	0x7ff80000

0800aac0 <_free_r>:
 800aac0:	b570      	push	{r4, r5, r6, lr}
 800aac2:	0005      	movs	r5, r0
 800aac4:	2900      	cmp	r1, #0
 800aac6:	d010      	beq.n	800aaea <_free_r+0x2a>
 800aac8:	1f0c      	subs	r4, r1, #4
 800aaca:	6823      	ldr	r3, [r4, #0]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	da00      	bge.n	800aad2 <_free_r+0x12>
 800aad0:	18e4      	adds	r4, r4, r3
 800aad2:	0028      	movs	r0, r5
 800aad4:	f7fe fea0 	bl	8009818 <__malloc_lock>
 800aad8:	4a1d      	ldr	r2, [pc, #116]	; (800ab50 <_free_r+0x90>)
 800aada:	6813      	ldr	r3, [r2, #0]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d105      	bne.n	800aaec <_free_r+0x2c>
 800aae0:	6063      	str	r3, [r4, #4]
 800aae2:	6014      	str	r4, [r2, #0]
 800aae4:	0028      	movs	r0, r5
 800aae6:	f7fe fe9f 	bl	8009828 <__malloc_unlock>
 800aaea:	bd70      	pop	{r4, r5, r6, pc}
 800aaec:	42a3      	cmp	r3, r4
 800aaee:	d908      	bls.n	800ab02 <_free_r+0x42>
 800aaf0:	6820      	ldr	r0, [r4, #0]
 800aaf2:	1821      	adds	r1, r4, r0
 800aaf4:	428b      	cmp	r3, r1
 800aaf6:	d1f3      	bne.n	800aae0 <_free_r+0x20>
 800aaf8:	6819      	ldr	r1, [r3, #0]
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	1809      	adds	r1, r1, r0
 800aafe:	6021      	str	r1, [r4, #0]
 800ab00:	e7ee      	b.n	800aae0 <_free_r+0x20>
 800ab02:	001a      	movs	r2, r3
 800ab04:	685b      	ldr	r3, [r3, #4]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d001      	beq.n	800ab0e <_free_r+0x4e>
 800ab0a:	42a3      	cmp	r3, r4
 800ab0c:	d9f9      	bls.n	800ab02 <_free_r+0x42>
 800ab0e:	6811      	ldr	r1, [r2, #0]
 800ab10:	1850      	adds	r0, r2, r1
 800ab12:	42a0      	cmp	r0, r4
 800ab14:	d10b      	bne.n	800ab2e <_free_r+0x6e>
 800ab16:	6820      	ldr	r0, [r4, #0]
 800ab18:	1809      	adds	r1, r1, r0
 800ab1a:	1850      	adds	r0, r2, r1
 800ab1c:	6011      	str	r1, [r2, #0]
 800ab1e:	4283      	cmp	r3, r0
 800ab20:	d1e0      	bne.n	800aae4 <_free_r+0x24>
 800ab22:	6818      	ldr	r0, [r3, #0]
 800ab24:	685b      	ldr	r3, [r3, #4]
 800ab26:	1841      	adds	r1, r0, r1
 800ab28:	6011      	str	r1, [r2, #0]
 800ab2a:	6053      	str	r3, [r2, #4]
 800ab2c:	e7da      	b.n	800aae4 <_free_r+0x24>
 800ab2e:	42a0      	cmp	r0, r4
 800ab30:	d902      	bls.n	800ab38 <_free_r+0x78>
 800ab32:	230c      	movs	r3, #12
 800ab34:	602b      	str	r3, [r5, #0]
 800ab36:	e7d5      	b.n	800aae4 <_free_r+0x24>
 800ab38:	6820      	ldr	r0, [r4, #0]
 800ab3a:	1821      	adds	r1, r4, r0
 800ab3c:	428b      	cmp	r3, r1
 800ab3e:	d103      	bne.n	800ab48 <_free_r+0x88>
 800ab40:	6819      	ldr	r1, [r3, #0]
 800ab42:	685b      	ldr	r3, [r3, #4]
 800ab44:	1809      	adds	r1, r1, r0
 800ab46:	6021      	str	r1, [r4, #0]
 800ab48:	6063      	str	r3, [r4, #4]
 800ab4a:	6054      	str	r4, [r2, #4]
 800ab4c:	e7ca      	b.n	800aae4 <_free_r+0x24>
 800ab4e:	46c0      	nop			; (mov r8, r8)
 800ab50:	200008d8 	.word	0x200008d8

0800ab54 <rshift>:
 800ab54:	0002      	movs	r2, r0
 800ab56:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab58:	6904      	ldr	r4, [r0, #16]
 800ab5a:	114b      	asrs	r3, r1, #5
 800ab5c:	b085      	sub	sp, #20
 800ab5e:	3214      	adds	r2, #20
 800ab60:	9302      	str	r3, [sp, #8]
 800ab62:	114d      	asrs	r5, r1, #5
 800ab64:	0013      	movs	r3, r2
 800ab66:	42ac      	cmp	r4, r5
 800ab68:	dd32      	ble.n	800abd0 <rshift+0x7c>
 800ab6a:	261f      	movs	r6, #31
 800ab6c:	000f      	movs	r7, r1
 800ab6e:	114b      	asrs	r3, r1, #5
 800ab70:	009b      	lsls	r3, r3, #2
 800ab72:	00a5      	lsls	r5, r4, #2
 800ab74:	18d3      	adds	r3, r2, r3
 800ab76:	4037      	ands	r7, r6
 800ab78:	1955      	adds	r5, r2, r5
 800ab7a:	9300      	str	r3, [sp, #0]
 800ab7c:	9701      	str	r7, [sp, #4]
 800ab7e:	4231      	tst	r1, r6
 800ab80:	d10d      	bne.n	800ab9e <rshift+0x4a>
 800ab82:	0016      	movs	r6, r2
 800ab84:	0019      	movs	r1, r3
 800ab86:	428d      	cmp	r5, r1
 800ab88:	d836      	bhi.n	800abf8 <rshift+0xa4>
 800ab8a:	9900      	ldr	r1, [sp, #0]
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	3903      	subs	r1, #3
 800ab90:	428d      	cmp	r5, r1
 800ab92:	d302      	bcc.n	800ab9a <rshift+0x46>
 800ab94:	9b02      	ldr	r3, [sp, #8]
 800ab96:	1ae4      	subs	r4, r4, r3
 800ab98:	00a3      	lsls	r3, r4, #2
 800ab9a:	18d3      	adds	r3, r2, r3
 800ab9c:	e018      	b.n	800abd0 <rshift+0x7c>
 800ab9e:	2120      	movs	r1, #32
 800aba0:	9e01      	ldr	r6, [sp, #4]
 800aba2:	9f01      	ldr	r7, [sp, #4]
 800aba4:	1b89      	subs	r1, r1, r6
 800aba6:	9e00      	ldr	r6, [sp, #0]
 800aba8:	9103      	str	r1, [sp, #12]
 800abaa:	ce02      	ldmia	r6!, {r1}
 800abac:	4694      	mov	ip, r2
 800abae:	40f9      	lsrs	r1, r7
 800abb0:	42b5      	cmp	r5, r6
 800abb2:	d816      	bhi.n	800abe2 <rshift+0x8e>
 800abb4:	9e00      	ldr	r6, [sp, #0]
 800abb6:	2300      	movs	r3, #0
 800abb8:	3601      	adds	r6, #1
 800abba:	42b5      	cmp	r5, r6
 800abbc:	d303      	bcc.n	800abc6 <rshift+0x72>
 800abbe:	9b02      	ldr	r3, [sp, #8]
 800abc0:	1ae3      	subs	r3, r4, r3
 800abc2:	009b      	lsls	r3, r3, #2
 800abc4:	3b04      	subs	r3, #4
 800abc6:	18d3      	adds	r3, r2, r3
 800abc8:	6019      	str	r1, [r3, #0]
 800abca:	2900      	cmp	r1, #0
 800abcc:	d000      	beq.n	800abd0 <rshift+0x7c>
 800abce:	3304      	adds	r3, #4
 800abd0:	1a99      	subs	r1, r3, r2
 800abd2:	1089      	asrs	r1, r1, #2
 800abd4:	6101      	str	r1, [r0, #16]
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d101      	bne.n	800abde <rshift+0x8a>
 800abda:	2300      	movs	r3, #0
 800abdc:	6143      	str	r3, [r0, #20]
 800abde:	b005      	add	sp, #20
 800abe0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abe2:	6837      	ldr	r7, [r6, #0]
 800abe4:	9b03      	ldr	r3, [sp, #12]
 800abe6:	409f      	lsls	r7, r3
 800abe8:	430f      	orrs	r7, r1
 800abea:	4661      	mov	r1, ip
 800abec:	c180      	stmia	r1!, {r7}
 800abee:	468c      	mov	ip, r1
 800abf0:	9b01      	ldr	r3, [sp, #4]
 800abf2:	ce02      	ldmia	r6!, {r1}
 800abf4:	40d9      	lsrs	r1, r3
 800abf6:	e7db      	b.n	800abb0 <rshift+0x5c>
 800abf8:	c980      	ldmia	r1!, {r7}
 800abfa:	c680      	stmia	r6!, {r7}
 800abfc:	e7c3      	b.n	800ab86 <rshift+0x32>

0800abfe <__hexdig_fun>:
 800abfe:	0002      	movs	r2, r0
 800ac00:	3a30      	subs	r2, #48	; 0x30
 800ac02:	0003      	movs	r3, r0
 800ac04:	2a09      	cmp	r2, #9
 800ac06:	d802      	bhi.n	800ac0e <__hexdig_fun+0x10>
 800ac08:	3b20      	subs	r3, #32
 800ac0a:	b2d8      	uxtb	r0, r3
 800ac0c:	4770      	bx	lr
 800ac0e:	0002      	movs	r2, r0
 800ac10:	3a61      	subs	r2, #97	; 0x61
 800ac12:	2a05      	cmp	r2, #5
 800ac14:	d801      	bhi.n	800ac1a <__hexdig_fun+0x1c>
 800ac16:	3b47      	subs	r3, #71	; 0x47
 800ac18:	e7f7      	b.n	800ac0a <__hexdig_fun+0xc>
 800ac1a:	001a      	movs	r2, r3
 800ac1c:	3a41      	subs	r2, #65	; 0x41
 800ac1e:	2000      	movs	r0, #0
 800ac20:	2a05      	cmp	r2, #5
 800ac22:	d8f3      	bhi.n	800ac0c <__hexdig_fun+0xe>
 800ac24:	3b27      	subs	r3, #39	; 0x27
 800ac26:	e7f0      	b.n	800ac0a <__hexdig_fun+0xc>

0800ac28 <__gethex>:
 800ac28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac2a:	b089      	sub	sp, #36	; 0x24
 800ac2c:	9307      	str	r3, [sp, #28]
 800ac2e:	2302      	movs	r3, #2
 800ac30:	9201      	str	r2, [sp, #4]
 800ac32:	680a      	ldr	r2, [r1, #0]
 800ac34:	425b      	negs	r3, r3
 800ac36:	9003      	str	r0, [sp, #12]
 800ac38:	9106      	str	r1, [sp, #24]
 800ac3a:	1c96      	adds	r6, r2, #2
 800ac3c:	1a9b      	subs	r3, r3, r2
 800ac3e:	199a      	adds	r2, r3, r6
 800ac40:	9600      	str	r6, [sp, #0]
 800ac42:	9205      	str	r2, [sp, #20]
 800ac44:	9a00      	ldr	r2, [sp, #0]
 800ac46:	3601      	adds	r6, #1
 800ac48:	7810      	ldrb	r0, [r2, #0]
 800ac4a:	2830      	cmp	r0, #48	; 0x30
 800ac4c:	d0f7      	beq.n	800ac3e <__gethex+0x16>
 800ac4e:	f7ff ffd6 	bl	800abfe <__hexdig_fun>
 800ac52:	2300      	movs	r3, #0
 800ac54:	001d      	movs	r5, r3
 800ac56:	9302      	str	r3, [sp, #8]
 800ac58:	4298      	cmp	r0, r3
 800ac5a:	d11d      	bne.n	800ac98 <__gethex+0x70>
 800ac5c:	2201      	movs	r2, #1
 800ac5e:	49a6      	ldr	r1, [pc, #664]	; (800aef8 <__gethex+0x2d0>)
 800ac60:	9800      	ldr	r0, [sp, #0]
 800ac62:	f7ff fe7f 	bl	800a964 <strncmp>
 800ac66:	0007      	movs	r7, r0
 800ac68:	42a8      	cmp	r0, r5
 800ac6a:	d169      	bne.n	800ad40 <__gethex+0x118>
 800ac6c:	9b00      	ldr	r3, [sp, #0]
 800ac6e:	0034      	movs	r4, r6
 800ac70:	7858      	ldrb	r0, [r3, #1]
 800ac72:	f7ff ffc4 	bl	800abfe <__hexdig_fun>
 800ac76:	2301      	movs	r3, #1
 800ac78:	9302      	str	r3, [sp, #8]
 800ac7a:	42a8      	cmp	r0, r5
 800ac7c:	d02f      	beq.n	800acde <__gethex+0xb6>
 800ac7e:	9600      	str	r6, [sp, #0]
 800ac80:	9b00      	ldr	r3, [sp, #0]
 800ac82:	7818      	ldrb	r0, [r3, #0]
 800ac84:	2830      	cmp	r0, #48	; 0x30
 800ac86:	d009      	beq.n	800ac9c <__gethex+0x74>
 800ac88:	f7ff ffb9 	bl	800abfe <__hexdig_fun>
 800ac8c:	4242      	negs	r2, r0
 800ac8e:	4142      	adcs	r2, r0
 800ac90:	2301      	movs	r3, #1
 800ac92:	0035      	movs	r5, r6
 800ac94:	9202      	str	r2, [sp, #8]
 800ac96:	9305      	str	r3, [sp, #20]
 800ac98:	9c00      	ldr	r4, [sp, #0]
 800ac9a:	e004      	b.n	800aca6 <__gethex+0x7e>
 800ac9c:	9b00      	ldr	r3, [sp, #0]
 800ac9e:	3301      	adds	r3, #1
 800aca0:	9300      	str	r3, [sp, #0]
 800aca2:	e7ed      	b.n	800ac80 <__gethex+0x58>
 800aca4:	3401      	adds	r4, #1
 800aca6:	7820      	ldrb	r0, [r4, #0]
 800aca8:	f7ff ffa9 	bl	800abfe <__hexdig_fun>
 800acac:	1e07      	subs	r7, r0, #0
 800acae:	d1f9      	bne.n	800aca4 <__gethex+0x7c>
 800acb0:	2201      	movs	r2, #1
 800acb2:	0020      	movs	r0, r4
 800acb4:	4990      	ldr	r1, [pc, #576]	; (800aef8 <__gethex+0x2d0>)
 800acb6:	f7ff fe55 	bl	800a964 <strncmp>
 800acba:	2800      	cmp	r0, #0
 800acbc:	d10d      	bne.n	800acda <__gethex+0xb2>
 800acbe:	2d00      	cmp	r5, #0
 800acc0:	d106      	bne.n	800acd0 <__gethex+0xa8>
 800acc2:	3401      	adds	r4, #1
 800acc4:	0025      	movs	r5, r4
 800acc6:	7820      	ldrb	r0, [r4, #0]
 800acc8:	f7ff ff99 	bl	800abfe <__hexdig_fun>
 800accc:	2800      	cmp	r0, #0
 800acce:	d102      	bne.n	800acd6 <__gethex+0xae>
 800acd0:	1b2d      	subs	r5, r5, r4
 800acd2:	00af      	lsls	r7, r5, #2
 800acd4:	e003      	b.n	800acde <__gethex+0xb6>
 800acd6:	3401      	adds	r4, #1
 800acd8:	e7f5      	b.n	800acc6 <__gethex+0x9e>
 800acda:	2d00      	cmp	r5, #0
 800acdc:	d1f8      	bne.n	800acd0 <__gethex+0xa8>
 800acde:	2220      	movs	r2, #32
 800ace0:	7823      	ldrb	r3, [r4, #0]
 800ace2:	0026      	movs	r6, r4
 800ace4:	4393      	bics	r3, r2
 800ace6:	2b50      	cmp	r3, #80	; 0x50
 800ace8:	d11d      	bne.n	800ad26 <__gethex+0xfe>
 800acea:	7863      	ldrb	r3, [r4, #1]
 800acec:	2b2b      	cmp	r3, #43	; 0x2b
 800acee:	d02c      	beq.n	800ad4a <__gethex+0x122>
 800acf0:	2b2d      	cmp	r3, #45	; 0x2d
 800acf2:	d02e      	beq.n	800ad52 <__gethex+0x12a>
 800acf4:	2300      	movs	r3, #0
 800acf6:	1c66      	adds	r6, r4, #1
 800acf8:	9304      	str	r3, [sp, #16]
 800acfa:	7830      	ldrb	r0, [r6, #0]
 800acfc:	f7ff ff7f 	bl	800abfe <__hexdig_fun>
 800ad00:	1e43      	subs	r3, r0, #1
 800ad02:	b2db      	uxtb	r3, r3
 800ad04:	2b18      	cmp	r3, #24
 800ad06:	d82b      	bhi.n	800ad60 <__gethex+0x138>
 800ad08:	3810      	subs	r0, #16
 800ad0a:	0005      	movs	r5, r0
 800ad0c:	7870      	ldrb	r0, [r6, #1]
 800ad0e:	f7ff ff76 	bl	800abfe <__hexdig_fun>
 800ad12:	1e43      	subs	r3, r0, #1
 800ad14:	b2db      	uxtb	r3, r3
 800ad16:	3601      	adds	r6, #1
 800ad18:	2b18      	cmp	r3, #24
 800ad1a:	d91c      	bls.n	800ad56 <__gethex+0x12e>
 800ad1c:	9b04      	ldr	r3, [sp, #16]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d000      	beq.n	800ad24 <__gethex+0xfc>
 800ad22:	426d      	negs	r5, r5
 800ad24:	197f      	adds	r7, r7, r5
 800ad26:	9b06      	ldr	r3, [sp, #24]
 800ad28:	601e      	str	r6, [r3, #0]
 800ad2a:	9b02      	ldr	r3, [sp, #8]
 800ad2c:	2b00      	cmp	r3, #0
 800ad2e:	d019      	beq.n	800ad64 <__gethex+0x13c>
 800ad30:	2600      	movs	r6, #0
 800ad32:	9b05      	ldr	r3, [sp, #20]
 800ad34:	42b3      	cmp	r3, r6
 800ad36:	d100      	bne.n	800ad3a <__gethex+0x112>
 800ad38:	3606      	adds	r6, #6
 800ad3a:	0030      	movs	r0, r6
 800ad3c:	b009      	add	sp, #36	; 0x24
 800ad3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad40:	2301      	movs	r3, #1
 800ad42:	2700      	movs	r7, #0
 800ad44:	9c00      	ldr	r4, [sp, #0]
 800ad46:	9302      	str	r3, [sp, #8]
 800ad48:	e7c9      	b.n	800acde <__gethex+0xb6>
 800ad4a:	2300      	movs	r3, #0
 800ad4c:	9304      	str	r3, [sp, #16]
 800ad4e:	1ca6      	adds	r6, r4, #2
 800ad50:	e7d3      	b.n	800acfa <__gethex+0xd2>
 800ad52:	2301      	movs	r3, #1
 800ad54:	e7fa      	b.n	800ad4c <__gethex+0x124>
 800ad56:	230a      	movs	r3, #10
 800ad58:	435d      	muls	r5, r3
 800ad5a:	182d      	adds	r5, r5, r0
 800ad5c:	3d10      	subs	r5, #16
 800ad5e:	e7d5      	b.n	800ad0c <__gethex+0xe4>
 800ad60:	0026      	movs	r6, r4
 800ad62:	e7e0      	b.n	800ad26 <__gethex+0xfe>
 800ad64:	9b00      	ldr	r3, [sp, #0]
 800ad66:	9902      	ldr	r1, [sp, #8]
 800ad68:	1ae3      	subs	r3, r4, r3
 800ad6a:	3b01      	subs	r3, #1
 800ad6c:	2b07      	cmp	r3, #7
 800ad6e:	dc0a      	bgt.n	800ad86 <__gethex+0x15e>
 800ad70:	9803      	ldr	r0, [sp, #12]
 800ad72:	f000 fa5d 	bl	800b230 <_Balloc>
 800ad76:	1e05      	subs	r5, r0, #0
 800ad78:	d108      	bne.n	800ad8c <__gethex+0x164>
 800ad7a:	002a      	movs	r2, r5
 800ad7c:	21e4      	movs	r1, #228	; 0xe4
 800ad7e:	4b5f      	ldr	r3, [pc, #380]	; (800aefc <__gethex+0x2d4>)
 800ad80:	485f      	ldr	r0, [pc, #380]	; (800af00 <__gethex+0x2d8>)
 800ad82:	f001 f9f1 	bl	800c168 <__assert_func>
 800ad86:	3101      	adds	r1, #1
 800ad88:	105b      	asrs	r3, r3, #1
 800ad8a:	e7ef      	b.n	800ad6c <__gethex+0x144>
 800ad8c:	0003      	movs	r3, r0
 800ad8e:	3314      	adds	r3, #20
 800ad90:	9302      	str	r3, [sp, #8]
 800ad92:	9305      	str	r3, [sp, #20]
 800ad94:	2300      	movs	r3, #0
 800ad96:	001e      	movs	r6, r3
 800ad98:	9304      	str	r3, [sp, #16]
 800ad9a:	9b00      	ldr	r3, [sp, #0]
 800ad9c:	42a3      	cmp	r3, r4
 800ad9e:	d33f      	bcc.n	800ae20 <__gethex+0x1f8>
 800ada0:	9c05      	ldr	r4, [sp, #20]
 800ada2:	9b02      	ldr	r3, [sp, #8]
 800ada4:	c440      	stmia	r4!, {r6}
 800ada6:	1ae4      	subs	r4, r4, r3
 800ada8:	10a4      	asrs	r4, r4, #2
 800adaa:	0030      	movs	r0, r6
 800adac:	612c      	str	r4, [r5, #16]
 800adae:	f000 fb37 	bl	800b420 <__hi0bits>
 800adb2:	9b01      	ldr	r3, [sp, #4]
 800adb4:	0164      	lsls	r4, r4, #5
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	1a26      	subs	r6, r4, r0
 800adba:	9300      	str	r3, [sp, #0]
 800adbc:	429e      	cmp	r6, r3
 800adbe:	dd51      	ble.n	800ae64 <__gethex+0x23c>
 800adc0:	1af6      	subs	r6, r6, r3
 800adc2:	0031      	movs	r1, r6
 800adc4:	0028      	movs	r0, r5
 800adc6:	f000 fecb 	bl	800bb60 <__any_on>
 800adca:	1e04      	subs	r4, r0, #0
 800adcc:	d016      	beq.n	800adfc <__gethex+0x1d4>
 800adce:	2401      	movs	r4, #1
 800add0:	231f      	movs	r3, #31
 800add2:	0020      	movs	r0, r4
 800add4:	1e72      	subs	r2, r6, #1
 800add6:	4013      	ands	r3, r2
 800add8:	4098      	lsls	r0, r3
 800adda:	0003      	movs	r3, r0
 800addc:	1151      	asrs	r1, r2, #5
 800adde:	9802      	ldr	r0, [sp, #8]
 800ade0:	0089      	lsls	r1, r1, #2
 800ade2:	5809      	ldr	r1, [r1, r0]
 800ade4:	4219      	tst	r1, r3
 800ade6:	d009      	beq.n	800adfc <__gethex+0x1d4>
 800ade8:	42a2      	cmp	r2, r4
 800adea:	dd06      	ble.n	800adfa <__gethex+0x1d2>
 800adec:	0028      	movs	r0, r5
 800adee:	1eb1      	subs	r1, r6, #2
 800adf0:	f000 feb6 	bl	800bb60 <__any_on>
 800adf4:	3402      	adds	r4, #2
 800adf6:	2800      	cmp	r0, #0
 800adf8:	d100      	bne.n	800adfc <__gethex+0x1d4>
 800adfa:	2402      	movs	r4, #2
 800adfc:	0031      	movs	r1, r6
 800adfe:	0028      	movs	r0, r5
 800ae00:	f7ff fea8 	bl	800ab54 <rshift>
 800ae04:	19bf      	adds	r7, r7, r6
 800ae06:	9b01      	ldr	r3, [sp, #4]
 800ae08:	689b      	ldr	r3, [r3, #8]
 800ae0a:	42bb      	cmp	r3, r7
 800ae0c:	da3a      	bge.n	800ae84 <__gethex+0x25c>
 800ae0e:	0029      	movs	r1, r5
 800ae10:	9803      	ldr	r0, [sp, #12]
 800ae12:	f000 fa51 	bl	800b2b8 <_Bfree>
 800ae16:	2300      	movs	r3, #0
 800ae18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ae1a:	26a3      	movs	r6, #163	; 0xa3
 800ae1c:	6013      	str	r3, [r2, #0]
 800ae1e:	e78c      	b.n	800ad3a <__gethex+0x112>
 800ae20:	3c01      	subs	r4, #1
 800ae22:	7823      	ldrb	r3, [r4, #0]
 800ae24:	2b2e      	cmp	r3, #46	; 0x2e
 800ae26:	d012      	beq.n	800ae4e <__gethex+0x226>
 800ae28:	9b04      	ldr	r3, [sp, #16]
 800ae2a:	2b20      	cmp	r3, #32
 800ae2c:	d104      	bne.n	800ae38 <__gethex+0x210>
 800ae2e:	9b05      	ldr	r3, [sp, #20]
 800ae30:	c340      	stmia	r3!, {r6}
 800ae32:	2600      	movs	r6, #0
 800ae34:	9305      	str	r3, [sp, #20]
 800ae36:	9604      	str	r6, [sp, #16]
 800ae38:	7820      	ldrb	r0, [r4, #0]
 800ae3a:	f7ff fee0 	bl	800abfe <__hexdig_fun>
 800ae3e:	230f      	movs	r3, #15
 800ae40:	4018      	ands	r0, r3
 800ae42:	9b04      	ldr	r3, [sp, #16]
 800ae44:	4098      	lsls	r0, r3
 800ae46:	3304      	adds	r3, #4
 800ae48:	4306      	orrs	r6, r0
 800ae4a:	9304      	str	r3, [sp, #16]
 800ae4c:	e7a5      	b.n	800ad9a <__gethex+0x172>
 800ae4e:	9b00      	ldr	r3, [sp, #0]
 800ae50:	42a3      	cmp	r3, r4
 800ae52:	d8e9      	bhi.n	800ae28 <__gethex+0x200>
 800ae54:	2201      	movs	r2, #1
 800ae56:	0020      	movs	r0, r4
 800ae58:	4927      	ldr	r1, [pc, #156]	; (800aef8 <__gethex+0x2d0>)
 800ae5a:	f7ff fd83 	bl	800a964 <strncmp>
 800ae5e:	2800      	cmp	r0, #0
 800ae60:	d1e2      	bne.n	800ae28 <__gethex+0x200>
 800ae62:	e79a      	b.n	800ad9a <__gethex+0x172>
 800ae64:	9b00      	ldr	r3, [sp, #0]
 800ae66:	2400      	movs	r4, #0
 800ae68:	429e      	cmp	r6, r3
 800ae6a:	dacc      	bge.n	800ae06 <__gethex+0x1de>
 800ae6c:	1b9e      	subs	r6, r3, r6
 800ae6e:	0029      	movs	r1, r5
 800ae70:	0032      	movs	r2, r6
 800ae72:	9803      	ldr	r0, [sp, #12]
 800ae74:	f000 fc40 	bl	800b6f8 <__lshift>
 800ae78:	0003      	movs	r3, r0
 800ae7a:	3314      	adds	r3, #20
 800ae7c:	0005      	movs	r5, r0
 800ae7e:	1bbf      	subs	r7, r7, r6
 800ae80:	9302      	str	r3, [sp, #8]
 800ae82:	e7c0      	b.n	800ae06 <__gethex+0x1de>
 800ae84:	9b01      	ldr	r3, [sp, #4]
 800ae86:	685e      	ldr	r6, [r3, #4]
 800ae88:	42be      	cmp	r6, r7
 800ae8a:	dd70      	ble.n	800af6e <__gethex+0x346>
 800ae8c:	9b00      	ldr	r3, [sp, #0]
 800ae8e:	1bf6      	subs	r6, r6, r7
 800ae90:	42b3      	cmp	r3, r6
 800ae92:	dc37      	bgt.n	800af04 <__gethex+0x2dc>
 800ae94:	9b01      	ldr	r3, [sp, #4]
 800ae96:	68db      	ldr	r3, [r3, #12]
 800ae98:	2b02      	cmp	r3, #2
 800ae9a:	d024      	beq.n	800aee6 <__gethex+0x2be>
 800ae9c:	2b03      	cmp	r3, #3
 800ae9e:	d026      	beq.n	800aeee <__gethex+0x2c6>
 800aea0:	2b01      	cmp	r3, #1
 800aea2:	d117      	bne.n	800aed4 <__gethex+0x2ac>
 800aea4:	9b00      	ldr	r3, [sp, #0]
 800aea6:	42b3      	cmp	r3, r6
 800aea8:	d114      	bne.n	800aed4 <__gethex+0x2ac>
 800aeaa:	2b01      	cmp	r3, #1
 800aeac:	d10b      	bne.n	800aec6 <__gethex+0x29e>
 800aeae:	9b01      	ldr	r3, [sp, #4]
 800aeb0:	9a07      	ldr	r2, [sp, #28]
 800aeb2:	685b      	ldr	r3, [r3, #4]
 800aeb4:	2662      	movs	r6, #98	; 0x62
 800aeb6:	6013      	str	r3, [r2, #0]
 800aeb8:	2301      	movs	r3, #1
 800aeba:	9a02      	ldr	r2, [sp, #8]
 800aebc:	612b      	str	r3, [r5, #16]
 800aebe:	6013      	str	r3, [r2, #0]
 800aec0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aec2:	601d      	str	r5, [r3, #0]
 800aec4:	e739      	b.n	800ad3a <__gethex+0x112>
 800aec6:	9900      	ldr	r1, [sp, #0]
 800aec8:	0028      	movs	r0, r5
 800aeca:	3901      	subs	r1, #1
 800aecc:	f000 fe48 	bl	800bb60 <__any_on>
 800aed0:	2800      	cmp	r0, #0
 800aed2:	d1ec      	bne.n	800aeae <__gethex+0x286>
 800aed4:	0029      	movs	r1, r5
 800aed6:	9803      	ldr	r0, [sp, #12]
 800aed8:	f000 f9ee 	bl	800b2b8 <_Bfree>
 800aedc:	2300      	movs	r3, #0
 800aede:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aee0:	2650      	movs	r6, #80	; 0x50
 800aee2:	6013      	str	r3, [r2, #0]
 800aee4:	e729      	b.n	800ad3a <__gethex+0x112>
 800aee6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d1f3      	bne.n	800aed4 <__gethex+0x2ac>
 800aeec:	e7df      	b.n	800aeae <__gethex+0x286>
 800aeee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d1dc      	bne.n	800aeae <__gethex+0x286>
 800aef4:	e7ee      	b.n	800aed4 <__gethex+0x2ac>
 800aef6:	46c0      	nop			; (mov r8, r8)
 800aef8:	0800c89e 	.word	0x0800c89e
 800aefc:	0800ca09 	.word	0x0800ca09
 800af00:	0800ca1a 	.word	0x0800ca1a
 800af04:	1e77      	subs	r7, r6, #1
 800af06:	2c00      	cmp	r4, #0
 800af08:	d12f      	bne.n	800af6a <__gethex+0x342>
 800af0a:	2f00      	cmp	r7, #0
 800af0c:	d004      	beq.n	800af18 <__gethex+0x2f0>
 800af0e:	0039      	movs	r1, r7
 800af10:	0028      	movs	r0, r5
 800af12:	f000 fe25 	bl	800bb60 <__any_on>
 800af16:	0004      	movs	r4, r0
 800af18:	231f      	movs	r3, #31
 800af1a:	117a      	asrs	r2, r7, #5
 800af1c:	401f      	ands	r7, r3
 800af1e:	3b1e      	subs	r3, #30
 800af20:	40bb      	lsls	r3, r7
 800af22:	9902      	ldr	r1, [sp, #8]
 800af24:	0092      	lsls	r2, r2, #2
 800af26:	5852      	ldr	r2, [r2, r1]
 800af28:	421a      	tst	r2, r3
 800af2a:	d001      	beq.n	800af30 <__gethex+0x308>
 800af2c:	2302      	movs	r3, #2
 800af2e:	431c      	orrs	r4, r3
 800af30:	9b00      	ldr	r3, [sp, #0]
 800af32:	0031      	movs	r1, r6
 800af34:	1b9b      	subs	r3, r3, r6
 800af36:	2602      	movs	r6, #2
 800af38:	0028      	movs	r0, r5
 800af3a:	9300      	str	r3, [sp, #0]
 800af3c:	f7ff fe0a 	bl	800ab54 <rshift>
 800af40:	9b01      	ldr	r3, [sp, #4]
 800af42:	685f      	ldr	r7, [r3, #4]
 800af44:	2c00      	cmp	r4, #0
 800af46:	d041      	beq.n	800afcc <__gethex+0x3a4>
 800af48:	9b01      	ldr	r3, [sp, #4]
 800af4a:	68db      	ldr	r3, [r3, #12]
 800af4c:	2b02      	cmp	r3, #2
 800af4e:	d010      	beq.n	800af72 <__gethex+0x34a>
 800af50:	2b03      	cmp	r3, #3
 800af52:	d012      	beq.n	800af7a <__gethex+0x352>
 800af54:	2b01      	cmp	r3, #1
 800af56:	d106      	bne.n	800af66 <__gethex+0x33e>
 800af58:	07a2      	lsls	r2, r4, #30
 800af5a:	d504      	bpl.n	800af66 <__gethex+0x33e>
 800af5c:	9a02      	ldr	r2, [sp, #8]
 800af5e:	6812      	ldr	r2, [r2, #0]
 800af60:	4314      	orrs	r4, r2
 800af62:	421c      	tst	r4, r3
 800af64:	d10c      	bne.n	800af80 <__gethex+0x358>
 800af66:	2310      	movs	r3, #16
 800af68:	e02f      	b.n	800afca <__gethex+0x3a2>
 800af6a:	2401      	movs	r4, #1
 800af6c:	e7d4      	b.n	800af18 <__gethex+0x2f0>
 800af6e:	2601      	movs	r6, #1
 800af70:	e7e8      	b.n	800af44 <__gethex+0x31c>
 800af72:	2301      	movs	r3, #1
 800af74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800af76:	1a9b      	subs	r3, r3, r2
 800af78:	930f      	str	r3, [sp, #60]	; 0x3c
 800af7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d0f2      	beq.n	800af66 <__gethex+0x33e>
 800af80:	692b      	ldr	r3, [r5, #16]
 800af82:	2000      	movs	r0, #0
 800af84:	9302      	str	r3, [sp, #8]
 800af86:	009b      	lsls	r3, r3, #2
 800af88:	9304      	str	r3, [sp, #16]
 800af8a:	002b      	movs	r3, r5
 800af8c:	9a04      	ldr	r2, [sp, #16]
 800af8e:	3314      	adds	r3, #20
 800af90:	1899      	adds	r1, r3, r2
 800af92:	681a      	ldr	r2, [r3, #0]
 800af94:	1c54      	adds	r4, r2, #1
 800af96:	d01e      	beq.n	800afd6 <__gethex+0x3ae>
 800af98:	3201      	adds	r2, #1
 800af9a:	601a      	str	r2, [r3, #0]
 800af9c:	002b      	movs	r3, r5
 800af9e:	3314      	adds	r3, #20
 800afa0:	2e02      	cmp	r6, #2
 800afa2:	d141      	bne.n	800b028 <__gethex+0x400>
 800afa4:	9a01      	ldr	r2, [sp, #4]
 800afa6:	9900      	ldr	r1, [sp, #0]
 800afa8:	6812      	ldr	r2, [r2, #0]
 800afaa:	3a01      	subs	r2, #1
 800afac:	428a      	cmp	r2, r1
 800afae:	d10b      	bne.n	800afc8 <__gethex+0x3a0>
 800afb0:	221f      	movs	r2, #31
 800afb2:	9800      	ldr	r0, [sp, #0]
 800afb4:	1149      	asrs	r1, r1, #5
 800afb6:	4002      	ands	r2, r0
 800afb8:	2001      	movs	r0, #1
 800afba:	0004      	movs	r4, r0
 800afbc:	4094      	lsls	r4, r2
 800afbe:	0089      	lsls	r1, r1, #2
 800afc0:	58cb      	ldr	r3, [r1, r3]
 800afc2:	4223      	tst	r3, r4
 800afc4:	d000      	beq.n	800afc8 <__gethex+0x3a0>
 800afc6:	2601      	movs	r6, #1
 800afc8:	2320      	movs	r3, #32
 800afca:	431e      	orrs	r6, r3
 800afcc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800afce:	601d      	str	r5, [r3, #0]
 800afd0:	9b07      	ldr	r3, [sp, #28]
 800afd2:	601f      	str	r7, [r3, #0]
 800afd4:	e6b1      	b.n	800ad3a <__gethex+0x112>
 800afd6:	c301      	stmia	r3!, {r0}
 800afd8:	4299      	cmp	r1, r3
 800afda:	d8da      	bhi.n	800af92 <__gethex+0x36a>
 800afdc:	68ab      	ldr	r3, [r5, #8]
 800afde:	9a02      	ldr	r2, [sp, #8]
 800afe0:	429a      	cmp	r2, r3
 800afe2:	db18      	blt.n	800b016 <__gethex+0x3ee>
 800afe4:	6869      	ldr	r1, [r5, #4]
 800afe6:	9803      	ldr	r0, [sp, #12]
 800afe8:	3101      	adds	r1, #1
 800afea:	f000 f921 	bl	800b230 <_Balloc>
 800afee:	1e04      	subs	r4, r0, #0
 800aff0:	d104      	bne.n	800affc <__gethex+0x3d4>
 800aff2:	0022      	movs	r2, r4
 800aff4:	2184      	movs	r1, #132	; 0x84
 800aff6:	4b1c      	ldr	r3, [pc, #112]	; (800b068 <__gethex+0x440>)
 800aff8:	481c      	ldr	r0, [pc, #112]	; (800b06c <__gethex+0x444>)
 800affa:	e6c2      	b.n	800ad82 <__gethex+0x15a>
 800affc:	0029      	movs	r1, r5
 800affe:	692a      	ldr	r2, [r5, #16]
 800b000:	310c      	adds	r1, #12
 800b002:	3202      	adds	r2, #2
 800b004:	0092      	lsls	r2, r2, #2
 800b006:	300c      	adds	r0, #12
 800b008:	f7ff fd4b 	bl	800aaa2 <memcpy>
 800b00c:	0029      	movs	r1, r5
 800b00e:	9803      	ldr	r0, [sp, #12]
 800b010:	f000 f952 	bl	800b2b8 <_Bfree>
 800b014:	0025      	movs	r5, r4
 800b016:	692b      	ldr	r3, [r5, #16]
 800b018:	1c5a      	adds	r2, r3, #1
 800b01a:	612a      	str	r2, [r5, #16]
 800b01c:	2201      	movs	r2, #1
 800b01e:	3304      	adds	r3, #4
 800b020:	009b      	lsls	r3, r3, #2
 800b022:	18eb      	adds	r3, r5, r3
 800b024:	605a      	str	r2, [r3, #4]
 800b026:	e7b9      	b.n	800af9c <__gethex+0x374>
 800b028:	692a      	ldr	r2, [r5, #16]
 800b02a:	9902      	ldr	r1, [sp, #8]
 800b02c:	428a      	cmp	r2, r1
 800b02e:	dd09      	ble.n	800b044 <__gethex+0x41c>
 800b030:	2101      	movs	r1, #1
 800b032:	0028      	movs	r0, r5
 800b034:	f7ff fd8e 	bl	800ab54 <rshift>
 800b038:	9b01      	ldr	r3, [sp, #4]
 800b03a:	3701      	adds	r7, #1
 800b03c:	689b      	ldr	r3, [r3, #8]
 800b03e:	42bb      	cmp	r3, r7
 800b040:	dac1      	bge.n	800afc6 <__gethex+0x39e>
 800b042:	e6e4      	b.n	800ae0e <__gethex+0x1e6>
 800b044:	221f      	movs	r2, #31
 800b046:	9c00      	ldr	r4, [sp, #0]
 800b048:	9900      	ldr	r1, [sp, #0]
 800b04a:	2601      	movs	r6, #1
 800b04c:	4014      	ands	r4, r2
 800b04e:	4211      	tst	r1, r2
 800b050:	d0ba      	beq.n	800afc8 <__gethex+0x3a0>
 800b052:	9a04      	ldr	r2, [sp, #16]
 800b054:	189b      	adds	r3, r3, r2
 800b056:	3b04      	subs	r3, #4
 800b058:	6818      	ldr	r0, [r3, #0]
 800b05a:	f000 f9e1 	bl	800b420 <__hi0bits>
 800b05e:	2320      	movs	r3, #32
 800b060:	1b1b      	subs	r3, r3, r4
 800b062:	4298      	cmp	r0, r3
 800b064:	dbe4      	blt.n	800b030 <__gethex+0x408>
 800b066:	e7af      	b.n	800afc8 <__gethex+0x3a0>
 800b068:	0800ca09 	.word	0x0800ca09
 800b06c:	0800ca1a 	.word	0x0800ca1a

0800b070 <L_shift>:
 800b070:	2308      	movs	r3, #8
 800b072:	b570      	push	{r4, r5, r6, lr}
 800b074:	2520      	movs	r5, #32
 800b076:	1a9a      	subs	r2, r3, r2
 800b078:	0092      	lsls	r2, r2, #2
 800b07a:	1aad      	subs	r5, r5, r2
 800b07c:	6843      	ldr	r3, [r0, #4]
 800b07e:	6804      	ldr	r4, [r0, #0]
 800b080:	001e      	movs	r6, r3
 800b082:	40ae      	lsls	r6, r5
 800b084:	40d3      	lsrs	r3, r2
 800b086:	4334      	orrs	r4, r6
 800b088:	6004      	str	r4, [r0, #0]
 800b08a:	6043      	str	r3, [r0, #4]
 800b08c:	3004      	adds	r0, #4
 800b08e:	4288      	cmp	r0, r1
 800b090:	d3f4      	bcc.n	800b07c <L_shift+0xc>
 800b092:	bd70      	pop	{r4, r5, r6, pc}

0800b094 <__match>:
 800b094:	b530      	push	{r4, r5, lr}
 800b096:	6803      	ldr	r3, [r0, #0]
 800b098:	780c      	ldrb	r4, [r1, #0]
 800b09a:	3301      	adds	r3, #1
 800b09c:	2c00      	cmp	r4, #0
 800b09e:	d102      	bne.n	800b0a6 <__match+0x12>
 800b0a0:	6003      	str	r3, [r0, #0]
 800b0a2:	2001      	movs	r0, #1
 800b0a4:	bd30      	pop	{r4, r5, pc}
 800b0a6:	781a      	ldrb	r2, [r3, #0]
 800b0a8:	0015      	movs	r5, r2
 800b0aa:	3d41      	subs	r5, #65	; 0x41
 800b0ac:	2d19      	cmp	r5, #25
 800b0ae:	d800      	bhi.n	800b0b2 <__match+0x1e>
 800b0b0:	3220      	adds	r2, #32
 800b0b2:	3101      	adds	r1, #1
 800b0b4:	42a2      	cmp	r2, r4
 800b0b6:	d0ef      	beq.n	800b098 <__match+0x4>
 800b0b8:	2000      	movs	r0, #0
 800b0ba:	e7f3      	b.n	800b0a4 <__match+0x10>

0800b0bc <__hexnan>:
 800b0bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b0be:	680b      	ldr	r3, [r1, #0]
 800b0c0:	b08b      	sub	sp, #44	; 0x2c
 800b0c2:	9201      	str	r2, [sp, #4]
 800b0c4:	9901      	ldr	r1, [sp, #4]
 800b0c6:	115a      	asrs	r2, r3, #5
 800b0c8:	0092      	lsls	r2, r2, #2
 800b0ca:	188a      	adds	r2, r1, r2
 800b0cc:	9202      	str	r2, [sp, #8]
 800b0ce:	0019      	movs	r1, r3
 800b0d0:	221f      	movs	r2, #31
 800b0d2:	4011      	ands	r1, r2
 800b0d4:	9008      	str	r0, [sp, #32]
 800b0d6:	9106      	str	r1, [sp, #24]
 800b0d8:	4213      	tst	r3, r2
 800b0da:	d002      	beq.n	800b0e2 <__hexnan+0x26>
 800b0dc:	9b02      	ldr	r3, [sp, #8]
 800b0de:	3304      	adds	r3, #4
 800b0e0:	9302      	str	r3, [sp, #8]
 800b0e2:	9b02      	ldr	r3, [sp, #8]
 800b0e4:	2500      	movs	r5, #0
 800b0e6:	1f1f      	subs	r7, r3, #4
 800b0e8:	003e      	movs	r6, r7
 800b0ea:	003c      	movs	r4, r7
 800b0ec:	9b08      	ldr	r3, [sp, #32]
 800b0ee:	603d      	str	r5, [r7, #0]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	9507      	str	r5, [sp, #28]
 800b0f4:	9305      	str	r3, [sp, #20]
 800b0f6:	9503      	str	r5, [sp, #12]
 800b0f8:	9b05      	ldr	r3, [sp, #20]
 800b0fa:	3301      	adds	r3, #1
 800b0fc:	9309      	str	r3, [sp, #36]	; 0x24
 800b0fe:	9b05      	ldr	r3, [sp, #20]
 800b100:	785b      	ldrb	r3, [r3, #1]
 800b102:	9304      	str	r3, [sp, #16]
 800b104:	2b00      	cmp	r3, #0
 800b106:	d028      	beq.n	800b15a <__hexnan+0x9e>
 800b108:	9804      	ldr	r0, [sp, #16]
 800b10a:	f7ff fd78 	bl	800abfe <__hexdig_fun>
 800b10e:	2800      	cmp	r0, #0
 800b110:	d154      	bne.n	800b1bc <__hexnan+0x100>
 800b112:	9b04      	ldr	r3, [sp, #16]
 800b114:	2b20      	cmp	r3, #32
 800b116:	d819      	bhi.n	800b14c <__hexnan+0x90>
 800b118:	9b03      	ldr	r3, [sp, #12]
 800b11a:	9a07      	ldr	r2, [sp, #28]
 800b11c:	4293      	cmp	r3, r2
 800b11e:	dd12      	ble.n	800b146 <__hexnan+0x8a>
 800b120:	42b4      	cmp	r4, r6
 800b122:	d206      	bcs.n	800b132 <__hexnan+0x76>
 800b124:	2d07      	cmp	r5, #7
 800b126:	dc04      	bgt.n	800b132 <__hexnan+0x76>
 800b128:	002a      	movs	r2, r5
 800b12a:	0031      	movs	r1, r6
 800b12c:	0020      	movs	r0, r4
 800b12e:	f7ff ff9f 	bl	800b070 <L_shift>
 800b132:	9b01      	ldr	r3, [sp, #4]
 800b134:	2508      	movs	r5, #8
 800b136:	429c      	cmp	r4, r3
 800b138:	d905      	bls.n	800b146 <__hexnan+0x8a>
 800b13a:	1f26      	subs	r6, r4, #4
 800b13c:	2500      	movs	r5, #0
 800b13e:	0034      	movs	r4, r6
 800b140:	9b03      	ldr	r3, [sp, #12]
 800b142:	6035      	str	r5, [r6, #0]
 800b144:	9307      	str	r3, [sp, #28]
 800b146:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b148:	9305      	str	r3, [sp, #20]
 800b14a:	e7d5      	b.n	800b0f8 <__hexnan+0x3c>
 800b14c:	9b04      	ldr	r3, [sp, #16]
 800b14e:	2b29      	cmp	r3, #41	; 0x29
 800b150:	d159      	bne.n	800b206 <__hexnan+0x14a>
 800b152:	9b05      	ldr	r3, [sp, #20]
 800b154:	9a08      	ldr	r2, [sp, #32]
 800b156:	3302      	adds	r3, #2
 800b158:	6013      	str	r3, [r2, #0]
 800b15a:	9b03      	ldr	r3, [sp, #12]
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d052      	beq.n	800b206 <__hexnan+0x14a>
 800b160:	42b4      	cmp	r4, r6
 800b162:	d206      	bcs.n	800b172 <__hexnan+0xb6>
 800b164:	2d07      	cmp	r5, #7
 800b166:	dc04      	bgt.n	800b172 <__hexnan+0xb6>
 800b168:	002a      	movs	r2, r5
 800b16a:	0031      	movs	r1, r6
 800b16c:	0020      	movs	r0, r4
 800b16e:	f7ff ff7f 	bl	800b070 <L_shift>
 800b172:	9b01      	ldr	r3, [sp, #4]
 800b174:	429c      	cmp	r4, r3
 800b176:	d935      	bls.n	800b1e4 <__hexnan+0x128>
 800b178:	001a      	movs	r2, r3
 800b17a:	0023      	movs	r3, r4
 800b17c:	cb02      	ldmia	r3!, {r1}
 800b17e:	c202      	stmia	r2!, {r1}
 800b180:	429f      	cmp	r7, r3
 800b182:	d2fb      	bcs.n	800b17c <__hexnan+0xc0>
 800b184:	9b02      	ldr	r3, [sp, #8]
 800b186:	1c62      	adds	r2, r4, #1
 800b188:	1ed9      	subs	r1, r3, #3
 800b18a:	2304      	movs	r3, #4
 800b18c:	4291      	cmp	r1, r2
 800b18e:	d305      	bcc.n	800b19c <__hexnan+0xe0>
 800b190:	9b02      	ldr	r3, [sp, #8]
 800b192:	3b04      	subs	r3, #4
 800b194:	1b1b      	subs	r3, r3, r4
 800b196:	089b      	lsrs	r3, r3, #2
 800b198:	3301      	adds	r3, #1
 800b19a:	009b      	lsls	r3, r3, #2
 800b19c:	9a01      	ldr	r2, [sp, #4]
 800b19e:	18d3      	adds	r3, r2, r3
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	c304      	stmia	r3!, {r2}
 800b1a4:	429f      	cmp	r7, r3
 800b1a6:	d2fc      	bcs.n	800b1a2 <__hexnan+0xe6>
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d104      	bne.n	800b1b8 <__hexnan+0xfc>
 800b1ae:	9b01      	ldr	r3, [sp, #4]
 800b1b0:	429f      	cmp	r7, r3
 800b1b2:	d126      	bne.n	800b202 <__hexnan+0x146>
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	603b      	str	r3, [r7, #0]
 800b1b8:	2005      	movs	r0, #5
 800b1ba:	e025      	b.n	800b208 <__hexnan+0x14c>
 800b1bc:	9b03      	ldr	r3, [sp, #12]
 800b1be:	3501      	adds	r5, #1
 800b1c0:	3301      	adds	r3, #1
 800b1c2:	9303      	str	r3, [sp, #12]
 800b1c4:	2d08      	cmp	r5, #8
 800b1c6:	dd06      	ble.n	800b1d6 <__hexnan+0x11a>
 800b1c8:	9b01      	ldr	r3, [sp, #4]
 800b1ca:	429c      	cmp	r4, r3
 800b1cc:	d9bb      	bls.n	800b146 <__hexnan+0x8a>
 800b1ce:	2300      	movs	r3, #0
 800b1d0:	2501      	movs	r5, #1
 800b1d2:	3c04      	subs	r4, #4
 800b1d4:	6023      	str	r3, [r4, #0]
 800b1d6:	220f      	movs	r2, #15
 800b1d8:	6823      	ldr	r3, [r4, #0]
 800b1da:	4010      	ands	r0, r2
 800b1dc:	011b      	lsls	r3, r3, #4
 800b1de:	4303      	orrs	r3, r0
 800b1e0:	6023      	str	r3, [r4, #0]
 800b1e2:	e7b0      	b.n	800b146 <__hexnan+0x8a>
 800b1e4:	9b06      	ldr	r3, [sp, #24]
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d0de      	beq.n	800b1a8 <__hexnan+0xec>
 800b1ea:	2320      	movs	r3, #32
 800b1ec:	9a06      	ldr	r2, [sp, #24]
 800b1ee:	9902      	ldr	r1, [sp, #8]
 800b1f0:	1a9b      	subs	r3, r3, r2
 800b1f2:	2201      	movs	r2, #1
 800b1f4:	4252      	negs	r2, r2
 800b1f6:	40da      	lsrs	r2, r3
 800b1f8:	3904      	subs	r1, #4
 800b1fa:	680b      	ldr	r3, [r1, #0]
 800b1fc:	4013      	ands	r3, r2
 800b1fe:	600b      	str	r3, [r1, #0]
 800b200:	e7d2      	b.n	800b1a8 <__hexnan+0xec>
 800b202:	3f04      	subs	r7, #4
 800b204:	e7d0      	b.n	800b1a8 <__hexnan+0xec>
 800b206:	2004      	movs	r0, #4
 800b208:	b00b      	add	sp, #44	; 0x2c
 800b20a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b20c <__ascii_mbtowc>:
 800b20c:	b082      	sub	sp, #8
 800b20e:	2900      	cmp	r1, #0
 800b210:	d100      	bne.n	800b214 <__ascii_mbtowc+0x8>
 800b212:	a901      	add	r1, sp, #4
 800b214:	1e10      	subs	r0, r2, #0
 800b216:	d006      	beq.n	800b226 <__ascii_mbtowc+0x1a>
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d006      	beq.n	800b22a <__ascii_mbtowc+0x1e>
 800b21c:	7813      	ldrb	r3, [r2, #0]
 800b21e:	600b      	str	r3, [r1, #0]
 800b220:	7810      	ldrb	r0, [r2, #0]
 800b222:	1e43      	subs	r3, r0, #1
 800b224:	4198      	sbcs	r0, r3
 800b226:	b002      	add	sp, #8
 800b228:	4770      	bx	lr
 800b22a:	2002      	movs	r0, #2
 800b22c:	4240      	negs	r0, r0
 800b22e:	e7fa      	b.n	800b226 <__ascii_mbtowc+0x1a>

0800b230 <_Balloc>:
 800b230:	b570      	push	{r4, r5, r6, lr}
 800b232:	69c5      	ldr	r5, [r0, #28]
 800b234:	0006      	movs	r6, r0
 800b236:	000c      	movs	r4, r1
 800b238:	2d00      	cmp	r5, #0
 800b23a:	d10e      	bne.n	800b25a <_Balloc+0x2a>
 800b23c:	2010      	movs	r0, #16
 800b23e:	f7fe fa33 	bl	80096a8 <malloc>
 800b242:	1e02      	subs	r2, r0, #0
 800b244:	61f0      	str	r0, [r6, #28]
 800b246:	d104      	bne.n	800b252 <_Balloc+0x22>
 800b248:	216b      	movs	r1, #107	; 0x6b
 800b24a:	4b19      	ldr	r3, [pc, #100]	; (800b2b0 <_Balloc+0x80>)
 800b24c:	4819      	ldr	r0, [pc, #100]	; (800b2b4 <_Balloc+0x84>)
 800b24e:	f000 ff8b 	bl	800c168 <__assert_func>
 800b252:	6045      	str	r5, [r0, #4]
 800b254:	6085      	str	r5, [r0, #8]
 800b256:	6005      	str	r5, [r0, #0]
 800b258:	60c5      	str	r5, [r0, #12]
 800b25a:	69f5      	ldr	r5, [r6, #28]
 800b25c:	68eb      	ldr	r3, [r5, #12]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d013      	beq.n	800b28a <_Balloc+0x5a>
 800b262:	69f3      	ldr	r3, [r6, #28]
 800b264:	00a2      	lsls	r2, r4, #2
 800b266:	68db      	ldr	r3, [r3, #12]
 800b268:	189b      	adds	r3, r3, r2
 800b26a:	6818      	ldr	r0, [r3, #0]
 800b26c:	2800      	cmp	r0, #0
 800b26e:	d118      	bne.n	800b2a2 <_Balloc+0x72>
 800b270:	2101      	movs	r1, #1
 800b272:	000d      	movs	r5, r1
 800b274:	40a5      	lsls	r5, r4
 800b276:	1d6a      	adds	r2, r5, #5
 800b278:	0030      	movs	r0, r6
 800b27a:	0092      	lsls	r2, r2, #2
 800b27c:	f000 ff92 	bl	800c1a4 <_calloc_r>
 800b280:	2800      	cmp	r0, #0
 800b282:	d00c      	beq.n	800b29e <_Balloc+0x6e>
 800b284:	6044      	str	r4, [r0, #4]
 800b286:	6085      	str	r5, [r0, #8]
 800b288:	e00d      	b.n	800b2a6 <_Balloc+0x76>
 800b28a:	2221      	movs	r2, #33	; 0x21
 800b28c:	2104      	movs	r1, #4
 800b28e:	0030      	movs	r0, r6
 800b290:	f000 ff88 	bl	800c1a4 <_calloc_r>
 800b294:	69f3      	ldr	r3, [r6, #28]
 800b296:	60e8      	str	r0, [r5, #12]
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d1e1      	bne.n	800b262 <_Balloc+0x32>
 800b29e:	2000      	movs	r0, #0
 800b2a0:	bd70      	pop	{r4, r5, r6, pc}
 800b2a2:	6802      	ldr	r2, [r0, #0]
 800b2a4:	601a      	str	r2, [r3, #0]
 800b2a6:	2300      	movs	r3, #0
 800b2a8:	6103      	str	r3, [r0, #16]
 800b2aa:	60c3      	str	r3, [r0, #12]
 800b2ac:	e7f8      	b.n	800b2a0 <_Balloc+0x70>
 800b2ae:	46c0      	nop			; (mov r8, r8)
 800b2b0:	0800ca7a 	.word	0x0800ca7a
 800b2b4:	0800ca91 	.word	0x0800ca91

0800b2b8 <_Bfree>:
 800b2b8:	b570      	push	{r4, r5, r6, lr}
 800b2ba:	69c6      	ldr	r6, [r0, #28]
 800b2bc:	0005      	movs	r5, r0
 800b2be:	000c      	movs	r4, r1
 800b2c0:	2e00      	cmp	r6, #0
 800b2c2:	d10e      	bne.n	800b2e2 <_Bfree+0x2a>
 800b2c4:	2010      	movs	r0, #16
 800b2c6:	f7fe f9ef 	bl	80096a8 <malloc>
 800b2ca:	1e02      	subs	r2, r0, #0
 800b2cc:	61e8      	str	r0, [r5, #28]
 800b2ce:	d104      	bne.n	800b2da <_Bfree+0x22>
 800b2d0:	218f      	movs	r1, #143	; 0x8f
 800b2d2:	4b09      	ldr	r3, [pc, #36]	; (800b2f8 <_Bfree+0x40>)
 800b2d4:	4809      	ldr	r0, [pc, #36]	; (800b2fc <_Bfree+0x44>)
 800b2d6:	f000 ff47 	bl	800c168 <__assert_func>
 800b2da:	6046      	str	r6, [r0, #4]
 800b2dc:	6086      	str	r6, [r0, #8]
 800b2de:	6006      	str	r6, [r0, #0]
 800b2e0:	60c6      	str	r6, [r0, #12]
 800b2e2:	2c00      	cmp	r4, #0
 800b2e4:	d007      	beq.n	800b2f6 <_Bfree+0x3e>
 800b2e6:	69eb      	ldr	r3, [r5, #28]
 800b2e8:	6862      	ldr	r2, [r4, #4]
 800b2ea:	68db      	ldr	r3, [r3, #12]
 800b2ec:	0092      	lsls	r2, r2, #2
 800b2ee:	189b      	adds	r3, r3, r2
 800b2f0:	681a      	ldr	r2, [r3, #0]
 800b2f2:	6022      	str	r2, [r4, #0]
 800b2f4:	601c      	str	r4, [r3, #0]
 800b2f6:	bd70      	pop	{r4, r5, r6, pc}
 800b2f8:	0800ca7a 	.word	0x0800ca7a
 800b2fc:	0800ca91 	.word	0x0800ca91

0800b300 <__multadd>:
 800b300:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b302:	000e      	movs	r6, r1
 800b304:	9001      	str	r0, [sp, #4]
 800b306:	000c      	movs	r4, r1
 800b308:	001d      	movs	r5, r3
 800b30a:	2000      	movs	r0, #0
 800b30c:	690f      	ldr	r7, [r1, #16]
 800b30e:	3614      	adds	r6, #20
 800b310:	6833      	ldr	r3, [r6, #0]
 800b312:	3001      	adds	r0, #1
 800b314:	b299      	uxth	r1, r3
 800b316:	4351      	muls	r1, r2
 800b318:	0c1b      	lsrs	r3, r3, #16
 800b31a:	4353      	muls	r3, r2
 800b31c:	1949      	adds	r1, r1, r5
 800b31e:	0c0d      	lsrs	r5, r1, #16
 800b320:	195b      	adds	r3, r3, r5
 800b322:	0c1d      	lsrs	r5, r3, #16
 800b324:	b289      	uxth	r1, r1
 800b326:	041b      	lsls	r3, r3, #16
 800b328:	185b      	adds	r3, r3, r1
 800b32a:	c608      	stmia	r6!, {r3}
 800b32c:	4287      	cmp	r7, r0
 800b32e:	dcef      	bgt.n	800b310 <__multadd+0x10>
 800b330:	2d00      	cmp	r5, #0
 800b332:	d022      	beq.n	800b37a <__multadd+0x7a>
 800b334:	68a3      	ldr	r3, [r4, #8]
 800b336:	42bb      	cmp	r3, r7
 800b338:	dc19      	bgt.n	800b36e <__multadd+0x6e>
 800b33a:	6861      	ldr	r1, [r4, #4]
 800b33c:	9801      	ldr	r0, [sp, #4]
 800b33e:	3101      	adds	r1, #1
 800b340:	f7ff ff76 	bl	800b230 <_Balloc>
 800b344:	1e06      	subs	r6, r0, #0
 800b346:	d105      	bne.n	800b354 <__multadd+0x54>
 800b348:	0032      	movs	r2, r6
 800b34a:	21ba      	movs	r1, #186	; 0xba
 800b34c:	4b0c      	ldr	r3, [pc, #48]	; (800b380 <__multadd+0x80>)
 800b34e:	480d      	ldr	r0, [pc, #52]	; (800b384 <__multadd+0x84>)
 800b350:	f000 ff0a 	bl	800c168 <__assert_func>
 800b354:	0021      	movs	r1, r4
 800b356:	6922      	ldr	r2, [r4, #16]
 800b358:	310c      	adds	r1, #12
 800b35a:	3202      	adds	r2, #2
 800b35c:	0092      	lsls	r2, r2, #2
 800b35e:	300c      	adds	r0, #12
 800b360:	f7ff fb9f 	bl	800aaa2 <memcpy>
 800b364:	0021      	movs	r1, r4
 800b366:	9801      	ldr	r0, [sp, #4]
 800b368:	f7ff ffa6 	bl	800b2b8 <_Bfree>
 800b36c:	0034      	movs	r4, r6
 800b36e:	1d3b      	adds	r3, r7, #4
 800b370:	009b      	lsls	r3, r3, #2
 800b372:	18e3      	adds	r3, r4, r3
 800b374:	605d      	str	r5, [r3, #4]
 800b376:	1c7b      	adds	r3, r7, #1
 800b378:	6123      	str	r3, [r4, #16]
 800b37a:	0020      	movs	r0, r4
 800b37c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b37e:	46c0      	nop			; (mov r8, r8)
 800b380:	0800ca09 	.word	0x0800ca09
 800b384:	0800ca91 	.word	0x0800ca91

0800b388 <__s2b>:
 800b388:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b38a:	0006      	movs	r6, r0
 800b38c:	0018      	movs	r0, r3
 800b38e:	000c      	movs	r4, r1
 800b390:	3008      	adds	r0, #8
 800b392:	2109      	movs	r1, #9
 800b394:	9301      	str	r3, [sp, #4]
 800b396:	0015      	movs	r5, r2
 800b398:	f7f4 ff66 	bl	8000268 <__divsi3>
 800b39c:	2301      	movs	r3, #1
 800b39e:	2100      	movs	r1, #0
 800b3a0:	4283      	cmp	r3, r0
 800b3a2:	db0a      	blt.n	800b3ba <__s2b+0x32>
 800b3a4:	0030      	movs	r0, r6
 800b3a6:	f7ff ff43 	bl	800b230 <_Balloc>
 800b3aa:	1e01      	subs	r1, r0, #0
 800b3ac:	d108      	bne.n	800b3c0 <__s2b+0x38>
 800b3ae:	000a      	movs	r2, r1
 800b3b0:	4b19      	ldr	r3, [pc, #100]	; (800b418 <__s2b+0x90>)
 800b3b2:	481a      	ldr	r0, [pc, #104]	; (800b41c <__s2b+0x94>)
 800b3b4:	31d3      	adds	r1, #211	; 0xd3
 800b3b6:	f000 fed7 	bl	800c168 <__assert_func>
 800b3ba:	005b      	lsls	r3, r3, #1
 800b3bc:	3101      	adds	r1, #1
 800b3be:	e7ef      	b.n	800b3a0 <__s2b+0x18>
 800b3c0:	9b08      	ldr	r3, [sp, #32]
 800b3c2:	6143      	str	r3, [r0, #20]
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	6103      	str	r3, [r0, #16]
 800b3c8:	2d09      	cmp	r5, #9
 800b3ca:	dd18      	ble.n	800b3fe <__s2b+0x76>
 800b3cc:	0023      	movs	r3, r4
 800b3ce:	3309      	adds	r3, #9
 800b3d0:	001f      	movs	r7, r3
 800b3d2:	9300      	str	r3, [sp, #0]
 800b3d4:	1964      	adds	r4, r4, r5
 800b3d6:	783b      	ldrb	r3, [r7, #0]
 800b3d8:	220a      	movs	r2, #10
 800b3da:	0030      	movs	r0, r6
 800b3dc:	3b30      	subs	r3, #48	; 0x30
 800b3de:	f7ff ff8f 	bl	800b300 <__multadd>
 800b3e2:	3701      	adds	r7, #1
 800b3e4:	0001      	movs	r1, r0
 800b3e6:	42a7      	cmp	r7, r4
 800b3e8:	d1f5      	bne.n	800b3d6 <__s2b+0x4e>
 800b3ea:	002c      	movs	r4, r5
 800b3ec:	9b00      	ldr	r3, [sp, #0]
 800b3ee:	3c08      	subs	r4, #8
 800b3f0:	191c      	adds	r4, r3, r4
 800b3f2:	002f      	movs	r7, r5
 800b3f4:	9b01      	ldr	r3, [sp, #4]
 800b3f6:	429f      	cmp	r7, r3
 800b3f8:	db04      	blt.n	800b404 <__s2b+0x7c>
 800b3fa:	0008      	movs	r0, r1
 800b3fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b3fe:	2509      	movs	r5, #9
 800b400:	340a      	adds	r4, #10
 800b402:	e7f6      	b.n	800b3f2 <__s2b+0x6a>
 800b404:	1b63      	subs	r3, r4, r5
 800b406:	5ddb      	ldrb	r3, [r3, r7]
 800b408:	220a      	movs	r2, #10
 800b40a:	0030      	movs	r0, r6
 800b40c:	3b30      	subs	r3, #48	; 0x30
 800b40e:	f7ff ff77 	bl	800b300 <__multadd>
 800b412:	3701      	adds	r7, #1
 800b414:	0001      	movs	r1, r0
 800b416:	e7ed      	b.n	800b3f4 <__s2b+0x6c>
 800b418:	0800ca09 	.word	0x0800ca09
 800b41c:	0800ca91 	.word	0x0800ca91

0800b420 <__hi0bits>:
 800b420:	0003      	movs	r3, r0
 800b422:	0c02      	lsrs	r2, r0, #16
 800b424:	2000      	movs	r0, #0
 800b426:	4282      	cmp	r2, r0
 800b428:	d101      	bne.n	800b42e <__hi0bits+0xe>
 800b42a:	041b      	lsls	r3, r3, #16
 800b42c:	3010      	adds	r0, #16
 800b42e:	0e1a      	lsrs	r2, r3, #24
 800b430:	d101      	bne.n	800b436 <__hi0bits+0x16>
 800b432:	3008      	adds	r0, #8
 800b434:	021b      	lsls	r3, r3, #8
 800b436:	0f1a      	lsrs	r2, r3, #28
 800b438:	d101      	bne.n	800b43e <__hi0bits+0x1e>
 800b43a:	3004      	adds	r0, #4
 800b43c:	011b      	lsls	r3, r3, #4
 800b43e:	0f9a      	lsrs	r2, r3, #30
 800b440:	d101      	bne.n	800b446 <__hi0bits+0x26>
 800b442:	3002      	adds	r0, #2
 800b444:	009b      	lsls	r3, r3, #2
 800b446:	2b00      	cmp	r3, #0
 800b448:	db03      	blt.n	800b452 <__hi0bits+0x32>
 800b44a:	3001      	adds	r0, #1
 800b44c:	005b      	lsls	r3, r3, #1
 800b44e:	d400      	bmi.n	800b452 <__hi0bits+0x32>
 800b450:	2020      	movs	r0, #32
 800b452:	4770      	bx	lr

0800b454 <__lo0bits>:
 800b454:	6803      	ldr	r3, [r0, #0]
 800b456:	0001      	movs	r1, r0
 800b458:	2207      	movs	r2, #7
 800b45a:	0018      	movs	r0, r3
 800b45c:	4010      	ands	r0, r2
 800b45e:	4213      	tst	r3, r2
 800b460:	d00d      	beq.n	800b47e <__lo0bits+0x2a>
 800b462:	3a06      	subs	r2, #6
 800b464:	2000      	movs	r0, #0
 800b466:	4213      	tst	r3, r2
 800b468:	d105      	bne.n	800b476 <__lo0bits+0x22>
 800b46a:	3002      	adds	r0, #2
 800b46c:	4203      	tst	r3, r0
 800b46e:	d003      	beq.n	800b478 <__lo0bits+0x24>
 800b470:	40d3      	lsrs	r3, r2
 800b472:	0010      	movs	r0, r2
 800b474:	600b      	str	r3, [r1, #0]
 800b476:	4770      	bx	lr
 800b478:	089b      	lsrs	r3, r3, #2
 800b47a:	600b      	str	r3, [r1, #0]
 800b47c:	e7fb      	b.n	800b476 <__lo0bits+0x22>
 800b47e:	b29a      	uxth	r2, r3
 800b480:	2a00      	cmp	r2, #0
 800b482:	d101      	bne.n	800b488 <__lo0bits+0x34>
 800b484:	2010      	movs	r0, #16
 800b486:	0c1b      	lsrs	r3, r3, #16
 800b488:	b2da      	uxtb	r2, r3
 800b48a:	2a00      	cmp	r2, #0
 800b48c:	d101      	bne.n	800b492 <__lo0bits+0x3e>
 800b48e:	3008      	adds	r0, #8
 800b490:	0a1b      	lsrs	r3, r3, #8
 800b492:	071a      	lsls	r2, r3, #28
 800b494:	d101      	bne.n	800b49a <__lo0bits+0x46>
 800b496:	3004      	adds	r0, #4
 800b498:	091b      	lsrs	r3, r3, #4
 800b49a:	079a      	lsls	r2, r3, #30
 800b49c:	d101      	bne.n	800b4a2 <__lo0bits+0x4e>
 800b49e:	3002      	adds	r0, #2
 800b4a0:	089b      	lsrs	r3, r3, #2
 800b4a2:	07da      	lsls	r2, r3, #31
 800b4a4:	d4e9      	bmi.n	800b47a <__lo0bits+0x26>
 800b4a6:	3001      	adds	r0, #1
 800b4a8:	085b      	lsrs	r3, r3, #1
 800b4aa:	d1e6      	bne.n	800b47a <__lo0bits+0x26>
 800b4ac:	2020      	movs	r0, #32
 800b4ae:	e7e2      	b.n	800b476 <__lo0bits+0x22>

0800b4b0 <__i2b>:
 800b4b0:	b510      	push	{r4, lr}
 800b4b2:	000c      	movs	r4, r1
 800b4b4:	2101      	movs	r1, #1
 800b4b6:	f7ff febb 	bl	800b230 <_Balloc>
 800b4ba:	2800      	cmp	r0, #0
 800b4bc:	d107      	bne.n	800b4ce <__i2b+0x1e>
 800b4be:	2146      	movs	r1, #70	; 0x46
 800b4c0:	4c05      	ldr	r4, [pc, #20]	; (800b4d8 <__i2b+0x28>)
 800b4c2:	0002      	movs	r2, r0
 800b4c4:	4b05      	ldr	r3, [pc, #20]	; (800b4dc <__i2b+0x2c>)
 800b4c6:	0020      	movs	r0, r4
 800b4c8:	31ff      	adds	r1, #255	; 0xff
 800b4ca:	f000 fe4d 	bl	800c168 <__assert_func>
 800b4ce:	2301      	movs	r3, #1
 800b4d0:	6144      	str	r4, [r0, #20]
 800b4d2:	6103      	str	r3, [r0, #16]
 800b4d4:	bd10      	pop	{r4, pc}
 800b4d6:	46c0      	nop			; (mov r8, r8)
 800b4d8:	0800ca91 	.word	0x0800ca91
 800b4dc:	0800ca09 	.word	0x0800ca09

0800b4e0 <__multiply>:
 800b4e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4e2:	0015      	movs	r5, r2
 800b4e4:	690a      	ldr	r2, [r1, #16]
 800b4e6:	692b      	ldr	r3, [r5, #16]
 800b4e8:	000c      	movs	r4, r1
 800b4ea:	b08b      	sub	sp, #44	; 0x2c
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	da01      	bge.n	800b4f4 <__multiply+0x14>
 800b4f0:	002c      	movs	r4, r5
 800b4f2:	000d      	movs	r5, r1
 800b4f4:	6927      	ldr	r7, [r4, #16]
 800b4f6:	692e      	ldr	r6, [r5, #16]
 800b4f8:	6861      	ldr	r1, [r4, #4]
 800b4fa:	19bb      	adds	r3, r7, r6
 800b4fc:	9303      	str	r3, [sp, #12]
 800b4fe:	68a3      	ldr	r3, [r4, #8]
 800b500:	19ba      	adds	r2, r7, r6
 800b502:	4293      	cmp	r3, r2
 800b504:	da00      	bge.n	800b508 <__multiply+0x28>
 800b506:	3101      	adds	r1, #1
 800b508:	f7ff fe92 	bl	800b230 <_Balloc>
 800b50c:	9002      	str	r0, [sp, #8]
 800b50e:	2800      	cmp	r0, #0
 800b510:	d106      	bne.n	800b520 <__multiply+0x40>
 800b512:	21b1      	movs	r1, #177	; 0xb1
 800b514:	4b48      	ldr	r3, [pc, #288]	; (800b638 <__multiply+0x158>)
 800b516:	4849      	ldr	r0, [pc, #292]	; (800b63c <__multiply+0x15c>)
 800b518:	9a02      	ldr	r2, [sp, #8]
 800b51a:	0049      	lsls	r1, r1, #1
 800b51c:	f000 fe24 	bl	800c168 <__assert_func>
 800b520:	9b02      	ldr	r3, [sp, #8]
 800b522:	2200      	movs	r2, #0
 800b524:	3314      	adds	r3, #20
 800b526:	469c      	mov	ip, r3
 800b528:	19bb      	adds	r3, r7, r6
 800b52a:	009b      	lsls	r3, r3, #2
 800b52c:	4463      	add	r3, ip
 800b52e:	9304      	str	r3, [sp, #16]
 800b530:	4663      	mov	r3, ip
 800b532:	9904      	ldr	r1, [sp, #16]
 800b534:	428b      	cmp	r3, r1
 800b536:	d32a      	bcc.n	800b58e <__multiply+0xae>
 800b538:	0023      	movs	r3, r4
 800b53a:	00bf      	lsls	r7, r7, #2
 800b53c:	3314      	adds	r3, #20
 800b53e:	3514      	adds	r5, #20
 800b540:	9308      	str	r3, [sp, #32]
 800b542:	00b6      	lsls	r6, r6, #2
 800b544:	19db      	adds	r3, r3, r7
 800b546:	9305      	str	r3, [sp, #20]
 800b548:	19ab      	adds	r3, r5, r6
 800b54a:	9309      	str	r3, [sp, #36]	; 0x24
 800b54c:	2304      	movs	r3, #4
 800b54e:	9306      	str	r3, [sp, #24]
 800b550:	0023      	movs	r3, r4
 800b552:	9a05      	ldr	r2, [sp, #20]
 800b554:	3315      	adds	r3, #21
 800b556:	9501      	str	r5, [sp, #4]
 800b558:	429a      	cmp	r2, r3
 800b55a:	d305      	bcc.n	800b568 <__multiply+0x88>
 800b55c:	1b13      	subs	r3, r2, r4
 800b55e:	3b15      	subs	r3, #21
 800b560:	089b      	lsrs	r3, r3, #2
 800b562:	3301      	adds	r3, #1
 800b564:	009b      	lsls	r3, r3, #2
 800b566:	9306      	str	r3, [sp, #24]
 800b568:	9b01      	ldr	r3, [sp, #4]
 800b56a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b56c:	4293      	cmp	r3, r2
 800b56e:	d310      	bcc.n	800b592 <__multiply+0xb2>
 800b570:	9b03      	ldr	r3, [sp, #12]
 800b572:	2b00      	cmp	r3, #0
 800b574:	dd05      	ble.n	800b582 <__multiply+0xa2>
 800b576:	9b04      	ldr	r3, [sp, #16]
 800b578:	3b04      	subs	r3, #4
 800b57a:	9304      	str	r3, [sp, #16]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d056      	beq.n	800b630 <__multiply+0x150>
 800b582:	9b02      	ldr	r3, [sp, #8]
 800b584:	9a03      	ldr	r2, [sp, #12]
 800b586:	0018      	movs	r0, r3
 800b588:	611a      	str	r2, [r3, #16]
 800b58a:	b00b      	add	sp, #44	; 0x2c
 800b58c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b58e:	c304      	stmia	r3!, {r2}
 800b590:	e7cf      	b.n	800b532 <__multiply+0x52>
 800b592:	9b01      	ldr	r3, [sp, #4]
 800b594:	6818      	ldr	r0, [r3, #0]
 800b596:	b280      	uxth	r0, r0
 800b598:	2800      	cmp	r0, #0
 800b59a:	d01e      	beq.n	800b5da <__multiply+0xfa>
 800b59c:	4667      	mov	r7, ip
 800b59e:	2500      	movs	r5, #0
 800b5a0:	9e08      	ldr	r6, [sp, #32]
 800b5a2:	ce02      	ldmia	r6!, {r1}
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	9307      	str	r3, [sp, #28]
 800b5a8:	b28b      	uxth	r3, r1
 800b5aa:	4343      	muls	r3, r0
 800b5ac:	001a      	movs	r2, r3
 800b5ae:	466b      	mov	r3, sp
 800b5b0:	8b9b      	ldrh	r3, [r3, #28]
 800b5b2:	18d3      	adds	r3, r2, r3
 800b5b4:	195b      	adds	r3, r3, r5
 800b5b6:	0c0d      	lsrs	r5, r1, #16
 800b5b8:	4345      	muls	r5, r0
 800b5ba:	9a07      	ldr	r2, [sp, #28]
 800b5bc:	0c11      	lsrs	r1, r2, #16
 800b5be:	1869      	adds	r1, r5, r1
 800b5c0:	0c1a      	lsrs	r2, r3, #16
 800b5c2:	188a      	adds	r2, r1, r2
 800b5c4:	b29b      	uxth	r3, r3
 800b5c6:	0c15      	lsrs	r5, r2, #16
 800b5c8:	0412      	lsls	r2, r2, #16
 800b5ca:	431a      	orrs	r2, r3
 800b5cc:	9b05      	ldr	r3, [sp, #20]
 800b5ce:	c704      	stmia	r7!, {r2}
 800b5d0:	42b3      	cmp	r3, r6
 800b5d2:	d8e6      	bhi.n	800b5a2 <__multiply+0xc2>
 800b5d4:	4663      	mov	r3, ip
 800b5d6:	9a06      	ldr	r2, [sp, #24]
 800b5d8:	509d      	str	r5, [r3, r2]
 800b5da:	9b01      	ldr	r3, [sp, #4]
 800b5dc:	6818      	ldr	r0, [r3, #0]
 800b5de:	0c00      	lsrs	r0, r0, #16
 800b5e0:	d020      	beq.n	800b624 <__multiply+0x144>
 800b5e2:	4663      	mov	r3, ip
 800b5e4:	0025      	movs	r5, r4
 800b5e6:	4661      	mov	r1, ip
 800b5e8:	2700      	movs	r7, #0
 800b5ea:	681b      	ldr	r3, [r3, #0]
 800b5ec:	3514      	adds	r5, #20
 800b5ee:	682a      	ldr	r2, [r5, #0]
 800b5f0:	680e      	ldr	r6, [r1, #0]
 800b5f2:	b292      	uxth	r2, r2
 800b5f4:	4342      	muls	r2, r0
 800b5f6:	0c36      	lsrs	r6, r6, #16
 800b5f8:	1992      	adds	r2, r2, r6
 800b5fa:	19d2      	adds	r2, r2, r7
 800b5fc:	0416      	lsls	r6, r2, #16
 800b5fe:	b29b      	uxth	r3, r3
 800b600:	431e      	orrs	r6, r3
 800b602:	600e      	str	r6, [r1, #0]
 800b604:	cd40      	ldmia	r5!, {r6}
 800b606:	684b      	ldr	r3, [r1, #4]
 800b608:	0c36      	lsrs	r6, r6, #16
 800b60a:	4346      	muls	r6, r0
 800b60c:	b29b      	uxth	r3, r3
 800b60e:	0c12      	lsrs	r2, r2, #16
 800b610:	18f3      	adds	r3, r6, r3
 800b612:	189b      	adds	r3, r3, r2
 800b614:	9a05      	ldr	r2, [sp, #20]
 800b616:	0c1f      	lsrs	r7, r3, #16
 800b618:	3104      	adds	r1, #4
 800b61a:	42aa      	cmp	r2, r5
 800b61c:	d8e7      	bhi.n	800b5ee <__multiply+0x10e>
 800b61e:	4662      	mov	r2, ip
 800b620:	9906      	ldr	r1, [sp, #24]
 800b622:	5053      	str	r3, [r2, r1]
 800b624:	9b01      	ldr	r3, [sp, #4]
 800b626:	3304      	adds	r3, #4
 800b628:	9301      	str	r3, [sp, #4]
 800b62a:	2304      	movs	r3, #4
 800b62c:	449c      	add	ip, r3
 800b62e:	e79b      	b.n	800b568 <__multiply+0x88>
 800b630:	9b03      	ldr	r3, [sp, #12]
 800b632:	3b01      	subs	r3, #1
 800b634:	9303      	str	r3, [sp, #12]
 800b636:	e79b      	b.n	800b570 <__multiply+0x90>
 800b638:	0800ca09 	.word	0x0800ca09
 800b63c:	0800ca91 	.word	0x0800ca91

0800b640 <__pow5mult>:
 800b640:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b642:	2303      	movs	r3, #3
 800b644:	0015      	movs	r5, r2
 800b646:	0007      	movs	r7, r0
 800b648:	000e      	movs	r6, r1
 800b64a:	401a      	ands	r2, r3
 800b64c:	421d      	tst	r5, r3
 800b64e:	d008      	beq.n	800b662 <__pow5mult+0x22>
 800b650:	4925      	ldr	r1, [pc, #148]	; (800b6e8 <__pow5mult+0xa8>)
 800b652:	3a01      	subs	r2, #1
 800b654:	0092      	lsls	r2, r2, #2
 800b656:	5852      	ldr	r2, [r2, r1]
 800b658:	2300      	movs	r3, #0
 800b65a:	0031      	movs	r1, r6
 800b65c:	f7ff fe50 	bl	800b300 <__multadd>
 800b660:	0006      	movs	r6, r0
 800b662:	10ad      	asrs	r5, r5, #2
 800b664:	d03d      	beq.n	800b6e2 <__pow5mult+0xa2>
 800b666:	69fc      	ldr	r4, [r7, #28]
 800b668:	2c00      	cmp	r4, #0
 800b66a:	d10f      	bne.n	800b68c <__pow5mult+0x4c>
 800b66c:	2010      	movs	r0, #16
 800b66e:	f7fe f81b 	bl	80096a8 <malloc>
 800b672:	1e02      	subs	r2, r0, #0
 800b674:	61f8      	str	r0, [r7, #28]
 800b676:	d105      	bne.n	800b684 <__pow5mult+0x44>
 800b678:	21b4      	movs	r1, #180	; 0xb4
 800b67a:	4b1c      	ldr	r3, [pc, #112]	; (800b6ec <__pow5mult+0xac>)
 800b67c:	481c      	ldr	r0, [pc, #112]	; (800b6f0 <__pow5mult+0xb0>)
 800b67e:	31ff      	adds	r1, #255	; 0xff
 800b680:	f000 fd72 	bl	800c168 <__assert_func>
 800b684:	6044      	str	r4, [r0, #4]
 800b686:	6084      	str	r4, [r0, #8]
 800b688:	6004      	str	r4, [r0, #0]
 800b68a:	60c4      	str	r4, [r0, #12]
 800b68c:	69fb      	ldr	r3, [r7, #28]
 800b68e:	689c      	ldr	r4, [r3, #8]
 800b690:	9301      	str	r3, [sp, #4]
 800b692:	2c00      	cmp	r4, #0
 800b694:	d108      	bne.n	800b6a8 <__pow5mult+0x68>
 800b696:	0038      	movs	r0, r7
 800b698:	4916      	ldr	r1, [pc, #88]	; (800b6f4 <__pow5mult+0xb4>)
 800b69a:	f7ff ff09 	bl	800b4b0 <__i2b>
 800b69e:	9b01      	ldr	r3, [sp, #4]
 800b6a0:	0004      	movs	r4, r0
 800b6a2:	6098      	str	r0, [r3, #8]
 800b6a4:	2300      	movs	r3, #0
 800b6a6:	6003      	str	r3, [r0, #0]
 800b6a8:	2301      	movs	r3, #1
 800b6aa:	421d      	tst	r5, r3
 800b6ac:	d00a      	beq.n	800b6c4 <__pow5mult+0x84>
 800b6ae:	0031      	movs	r1, r6
 800b6b0:	0022      	movs	r2, r4
 800b6b2:	0038      	movs	r0, r7
 800b6b4:	f7ff ff14 	bl	800b4e0 <__multiply>
 800b6b8:	0031      	movs	r1, r6
 800b6ba:	9001      	str	r0, [sp, #4]
 800b6bc:	0038      	movs	r0, r7
 800b6be:	f7ff fdfb 	bl	800b2b8 <_Bfree>
 800b6c2:	9e01      	ldr	r6, [sp, #4]
 800b6c4:	106d      	asrs	r5, r5, #1
 800b6c6:	d00c      	beq.n	800b6e2 <__pow5mult+0xa2>
 800b6c8:	6820      	ldr	r0, [r4, #0]
 800b6ca:	2800      	cmp	r0, #0
 800b6cc:	d107      	bne.n	800b6de <__pow5mult+0x9e>
 800b6ce:	0022      	movs	r2, r4
 800b6d0:	0021      	movs	r1, r4
 800b6d2:	0038      	movs	r0, r7
 800b6d4:	f7ff ff04 	bl	800b4e0 <__multiply>
 800b6d8:	2300      	movs	r3, #0
 800b6da:	6020      	str	r0, [r4, #0]
 800b6dc:	6003      	str	r3, [r0, #0]
 800b6de:	0004      	movs	r4, r0
 800b6e0:	e7e2      	b.n	800b6a8 <__pow5mult+0x68>
 800b6e2:	0030      	movs	r0, r6
 800b6e4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b6e6:	46c0      	nop			; (mov r8, r8)
 800b6e8:	0800cbe0 	.word	0x0800cbe0
 800b6ec:	0800ca7a 	.word	0x0800ca7a
 800b6f0:	0800ca91 	.word	0x0800ca91
 800b6f4:	00000271 	.word	0x00000271

0800b6f8 <__lshift>:
 800b6f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6fa:	000c      	movs	r4, r1
 800b6fc:	0017      	movs	r7, r2
 800b6fe:	6923      	ldr	r3, [r4, #16]
 800b700:	1155      	asrs	r5, r2, #5
 800b702:	b087      	sub	sp, #28
 800b704:	18eb      	adds	r3, r5, r3
 800b706:	9302      	str	r3, [sp, #8]
 800b708:	3301      	adds	r3, #1
 800b70a:	9301      	str	r3, [sp, #4]
 800b70c:	6849      	ldr	r1, [r1, #4]
 800b70e:	68a3      	ldr	r3, [r4, #8]
 800b710:	9004      	str	r0, [sp, #16]
 800b712:	9a01      	ldr	r2, [sp, #4]
 800b714:	4293      	cmp	r3, r2
 800b716:	db10      	blt.n	800b73a <__lshift+0x42>
 800b718:	9804      	ldr	r0, [sp, #16]
 800b71a:	f7ff fd89 	bl	800b230 <_Balloc>
 800b71e:	2300      	movs	r3, #0
 800b720:	0002      	movs	r2, r0
 800b722:	0006      	movs	r6, r0
 800b724:	0019      	movs	r1, r3
 800b726:	3214      	adds	r2, #20
 800b728:	4298      	cmp	r0, r3
 800b72a:	d10c      	bne.n	800b746 <__lshift+0x4e>
 800b72c:	31df      	adds	r1, #223	; 0xdf
 800b72e:	0032      	movs	r2, r6
 800b730:	4b26      	ldr	r3, [pc, #152]	; (800b7cc <__lshift+0xd4>)
 800b732:	4827      	ldr	r0, [pc, #156]	; (800b7d0 <__lshift+0xd8>)
 800b734:	31ff      	adds	r1, #255	; 0xff
 800b736:	f000 fd17 	bl	800c168 <__assert_func>
 800b73a:	3101      	adds	r1, #1
 800b73c:	005b      	lsls	r3, r3, #1
 800b73e:	e7e8      	b.n	800b712 <__lshift+0x1a>
 800b740:	0098      	lsls	r0, r3, #2
 800b742:	5011      	str	r1, [r2, r0]
 800b744:	3301      	adds	r3, #1
 800b746:	42ab      	cmp	r3, r5
 800b748:	dbfa      	blt.n	800b740 <__lshift+0x48>
 800b74a:	43eb      	mvns	r3, r5
 800b74c:	17db      	asrs	r3, r3, #31
 800b74e:	401d      	ands	r5, r3
 800b750:	211f      	movs	r1, #31
 800b752:	0023      	movs	r3, r4
 800b754:	0038      	movs	r0, r7
 800b756:	00ad      	lsls	r5, r5, #2
 800b758:	1955      	adds	r5, r2, r5
 800b75a:	6922      	ldr	r2, [r4, #16]
 800b75c:	3314      	adds	r3, #20
 800b75e:	0092      	lsls	r2, r2, #2
 800b760:	4008      	ands	r0, r1
 800b762:	4684      	mov	ip, r0
 800b764:	189a      	adds	r2, r3, r2
 800b766:	420f      	tst	r7, r1
 800b768:	d02a      	beq.n	800b7c0 <__lshift+0xc8>
 800b76a:	3101      	adds	r1, #1
 800b76c:	1a09      	subs	r1, r1, r0
 800b76e:	9105      	str	r1, [sp, #20]
 800b770:	2100      	movs	r1, #0
 800b772:	9503      	str	r5, [sp, #12]
 800b774:	4667      	mov	r7, ip
 800b776:	6818      	ldr	r0, [r3, #0]
 800b778:	40b8      	lsls	r0, r7
 800b77a:	4308      	orrs	r0, r1
 800b77c:	9903      	ldr	r1, [sp, #12]
 800b77e:	c101      	stmia	r1!, {r0}
 800b780:	9103      	str	r1, [sp, #12]
 800b782:	9805      	ldr	r0, [sp, #20]
 800b784:	cb02      	ldmia	r3!, {r1}
 800b786:	40c1      	lsrs	r1, r0
 800b788:	429a      	cmp	r2, r3
 800b78a:	d8f3      	bhi.n	800b774 <__lshift+0x7c>
 800b78c:	0020      	movs	r0, r4
 800b78e:	3015      	adds	r0, #21
 800b790:	2304      	movs	r3, #4
 800b792:	4282      	cmp	r2, r0
 800b794:	d304      	bcc.n	800b7a0 <__lshift+0xa8>
 800b796:	1b13      	subs	r3, r2, r4
 800b798:	3b15      	subs	r3, #21
 800b79a:	089b      	lsrs	r3, r3, #2
 800b79c:	3301      	adds	r3, #1
 800b79e:	009b      	lsls	r3, r3, #2
 800b7a0:	50e9      	str	r1, [r5, r3]
 800b7a2:	2900      	cmp	r1, #0
 800b7a4:	d002      	beq.n	800b7ac <__lshift+0xb4>
 800b7a6:	9b02      	ldr	r3, [sp, #8]
 800b7a8:	3302      	adds	r3, #2
 800b7aa:	9301      	str	r3, [sp, #4]
 800b7ac:	9b01      	ldr	r3, [sp, #4]
 800b7ae:	9804      	ldr	r0, [sp, #16]
 800b7b0:	3b01      	subs	r3, #1
 800b7b2:	0021      	movs	r1, r4
 800b7b4:	6133      	str	r3, [r6, #16]
 800b7b6:	f7ff fd7f 	bl	800b2b8 <_Bfree>
 800b7ba:	0030      	movs	r0, r6
 800b7bc:	b007      	add	sp, #28
 800b7be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b7c0:	cb02      	ldmia	r3!, {r1}
 800b7c2:	c502      	stmia	r5!, {r1}
 800b7c4:	429a      	cmp	r2, r3
 800b7c6:	d8fb      	bhi.n	800b7c0 <__lshift+0xc8>
 800b7c8:	e7f0      	b.n	800b7ac <__lshift+0xb4>
 800b7ca:	46c0      	nop			; (mov r8, r8)
 800b7cc:	0800ca09 	.word	0x0800ca09
 800b7d0:	0800ca91 	.word	0x0800ca91

0800b7d4 <__mcmp>:
 800b7d4:	b530      	push	{r4, r5, lr}
 800b7d6:	690b      	ldr	r3, [r1, #16]
 800b7d8:	6904      	ldr	r4, [r0, #16]
 800b7da:	0002      	movs	r2, r0
 800b7dc:	1ae0      	subs	r0, r4, r3
 800b7de:	429c      	cmp	r4, r3
 800b7e0:	d10e      	bne.n	800b800 <__mcmp+0x2c>
 800b7e2:	3214      	adds	r2, #20
 800b7e4:	009b      	lsls	r3, r3, #2
 800b7e6:	3114      	adds	r1, #20
 800b7e8:	0014      	movs	r4, r2
 800b7ea:	18c9      	adds	r1, r1, r3
 800b7ec:	18d2      	adds	r2, r2, r3
 800b7ee:	3a04      	subs	r2, #4
 800b7f0:	3904      	subs	r1, #4
 800b7f2:	6815      	ldr	r5, [r2, #0]
 800b7f4:	680b      	ldr	r3, [r1, #0]
 800b7f6:	429d      	cmp	r5, r3
 800b7f8:	d003      	beq.n	800b802 <__mcmp+0x2e>
 800b7fa:	2001      	movs	r0, #1
 800b7fc:	429d      	cmp	r5, r3
 800b7fe:	d303      	bcc.n	800b808 <__mcmp+0x34>
 800b800:	bd30      	pop	{r4, r5, pc}
 800b802:	4294      	cmp	r4, r2
 800b804:	d3f3      	bcc.n	800b7ee <__mcmp+0x1a>
 800b806:	e7fb      	b.n	800b800 <__mcmp+0x2c>
 800b808:	4240      	negs	r0, r0
 800b80a:	e7f9      	b.n	800b800 <__mcmp+0x2c>

0800b80c <__mdiff>:
 800b80c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b80e:	000e      	movs	r6, r1
 800b810:	0007      	movs	r7, r0
 800b812:	0011      	movs	r1, r2
 800b814:	0030      	movs	r0, r6
 800b816:	b087      	sub	sp, #28
 800b818:	0014      	movs	r4, r2
 800b81a:	f7ff ffdb 	bl	800b7d4 <__mcmp>
 800b81e:	1e05      	subs	r5, r0, #0
 800b820:	d110      	bne.n	800b844 <__mdiff+0x38>
 800b822:	0001      	movs	r1, r0
 800b824:	0038      	movs	r0, r7
 800b826:	f7ff fd03 	bl	800b230 <_Balloc>
 800b82a:	1e02      	subs	r2, r0, #0
 800b82c:	d104      	bne.n	800b838 <__mdiff+0x2c>
 800b82e:	4b3f      	ldr	r3, [pc, #252]	; (800b92c <__mdiff+0x120>)
 800b830:	483f      	ldr	r0, [pc, #252]	; (800b930 <__mdiff+0x124>)
 800b832:	4940      	ldr	r1, [pc, #256]	; (800b934 <__mdiff+0x128>)
 800b834:	f000 fc98 	bl	800c168 <__assert_func>
 800b838:	2301      	movs	r3, #1
 800b83a:	6145      	str	r5, [r0, #20]
 800b83c:	6103      	str	r3, [r0, #16]
 800b83e:	0010      	movs	r0, r2
 800b840:	b007      	add	sp, #28
 800b842:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b844:	2301      	movs	r3, #1
 800b846:	9301      	str	r3, [sp, #4]
 800b848:	2800      	cmp	r0, #0
 800b84a:	db04      	blt.n	800b856 <__mdiff+0x4a>
 800b84c:	0023      	movs	r3, r4
 800b84e:	0034      	movs	r4, r6
 800b850:	001e      	movs	r6, r3
 800b852:	2300      	movs	r3, #0
 800b854:	9301      	str	r3, [sp, #4]
 800b856:	0038      	movs	r0, r7
 800b858:	6861      	ldr	r1, [r4, #4]
 800b85a:	f7ff fce9 	bl	800b230 <_Balloc>
 800b85e:	1e02      	subs	r2, r0, #0
 800b860:	d103      	bne.n	800b86a <__mdiff+0x5e>
 800b862:	4b32      	ldr	r3, [pc, #200]	; (800b92c <__mdiff+0x120>)
 800b864:	4832      	ldr	r0, [pc, #200]	; (800b930 <__mdiff+0x124>)
 800b866:	4934      	ldr	r1, [pc, #208]	; (800b938 <__mdiff+0x12c>)
 800b868:	e7e4      	b.n	800b834 <__mdiff+0x28>
 800b86a:	9b01      	ldr	r3, [sp, #4]
 800b86c:	2700      	movs	r7, #0
 800b86e:	60c3      	str	r3, [r0, #12]
 800b870:	6920      	ldr	r0, [r4, #16]
 800b872:	3414      	adds	r4, #20
 800b874:	0083      	lsls	r3, r0, #2
 800b876:	18e3      	adds	r3, r4, r3
 800b878:	0021      	movs	r1, r4
 800b87a:	9401      	str	r4, [sp, #4]
 800b87c:	0034      	movs	r4, r6
 800b87e:	9302      	str	r3, [sp, #8]
 800b880:	6933      	ldr	r3, [r6, #16]
 800b882:	3414      	adds	r4, #20
 800b884:	009b      	lsls	r3, r3, #2
 800b886:	18e3      	adds	r3, r4, r3
 800b888:	9303      	str	r3, [sp, #12]
 800b88a:	0013      	movs	r3, r2
 800b88c:	3314      	adds	r3, #20
 800b88e:	469c      	mov	ip, r3
 800b890:	9305      	str	r3, [sp, #20]
 800b892:	9104      	str	r1, [sp, #16]
 800b894:	9b04      	ldr	r3, [sp, #16]
 800b896:	cc02      	ldmia	r4!, {r1}
 800b898:	cb20      	ldmia	r3!, {r5}
 800b89a:	9304      	str	r3, [sp, #16]
 800b89c:	b2ab      	uxth	r3, r5
 800b89e:	19df      	adds	r7, r3, r7
 800b8a0:	b28b      	uxth	r3, r1
 800b8a2:	1afb      	subs	r3, r7, r3
 800b8a4:	0c09      	lsrs	r1, r1, #16
 800b8a6:	0c2d      	lsrs	r5, r5, #16
 800b8a8:	1a6d      	subs	r5, r5, r1
 800b8aa:	1419      	asrs	r1, r3, #16
 800b8ac:	1869      	adds	r1, r5, r1
 800b8ae:	b29b      	uxth	r3, r3
 800b8b0:	140f      	asrs	r7, r1, #16
 800b8b2:	0409      	lsls	r1, r1, #16
 800b8b4:	4319      	orrs	r1, r3
 800b8b6:	4663      	mov	r3, ip
 800b8b8:	c302      	stmia	r3!, {r1}
 800b8ba:	469c      	mov	ip, r3
 800b8bc:	9b03      	ldr	r3, [sp, #12]
 800b8be:	42a3      	cmp	r3, r4
 800b8c0:	d8e8      	bhi.n	800b894 <__mdiff+0x88>
 800b8c2:	0031      	movs	r1, r6
 800b8c4:	9c03      	ldr	r4, [sp, #12]
 800b8c6:	3115      	adds	r1, #21
 800b8c8:	2304      	movs	r3, #4
 800b8ca:	428c      	cmp	r4, r1
 800b8cc:	d304      	bcc.n	800b8d8 <__mdiff+0xcc>
 800b8ce:	1ba3      	subs	r3, r4, r6
 800b8d0:	3b15      	subs	r3, #21
 800b8d2:	089b      	lsrs	r3, r3, #2
 800b8d4:	3301      	adds	r3, #1
 800b8d6:	009b      	lsls	r3, r3, #2
 800b8d8:	9901      	ldr	r1, [sp, #4]
 800b8da:	18cd      	adds	r5, r1, r3
 800b8dc:	9905      	ldr	r1, [sp, #20]
 800b8de:	002e      	movs	r6, r5
 800b8e0:	18cb      	adds	r3, r1, r3
 800b8e2:	469c      	mov	ip, r3
 800b8e4:	9902      	ldr	r1, [sp, #8]
 800b8e6:	428e      	cmp	r6, r1
 800b8e8:	d310      	bcc.n	800b90c <__mdiff+0x100>
 800b8ea:	9e02      	ldr	r6, [sp, #8]
 800b8ec:	1ee9      	subs	r1, r5, #3
 800b8ee:	2400      	movs	r4, #0
 800b8f0:	428e      	cmp	r6, r1
 800b8f2:	d304      	bcc.n	800b8fe <__mdiff+0xf2>
 800b8f4:	0031      	movs	r1, r6
 800b8f6:	3103      	adds	r1, #3
 800b8f8:	1b49      	subs	r1, r1, r5
 800b8fa:	0889      	lsrs	r1, r1, #2
 800b8fc:	008c      	lsls	r4, r1, #2
 800b8fe:	191b      	adds	r3, r3, r4
 800b900:	3b04      	subs	r3, #4
 800b902:	6819      	ldr	r1, [r3, #0]
 800b904:	2900      	cmp	r1, #0
 800b906:	d00f      	beq.n	800b928 <__mdiff+0x11c>
 800b908:	6110      	str	r0, [r2, #16]
 800b90a:	e798      	b.n	800b83e <__mdiff+0x32>
 800b90c:	ce02      	ldmia	r6!, {r1}
 800b90e:	b28c      	uxth	r4, r1
 800b910:	19e4      	adds	r4, r4, r7
 800b912:	0c0f      	lsrs	r7, r1, #16
 800b914:	1421      	asrs	r1, r4, #16
 800b916:	1879      	adds	r1, r7, r1
 800b918:	b2a4      	uxth	r4, r4
 800b91a:	140f      	asrs	r7, r1, #16
 800b91c:	0409      	lsls	r1, r1, #16
 800b91e:	4321      	orrs	r1, r4
 800b920:	4664      	mov	r4, ip
 800b922:	c402      	stmia	r4!, {r1}
 800b924:	46a4      	mov	ip, r4
 800b926:	e7dd      	b.n	800b8e4 <__mdiff+0xd8>
 800b928:	3801      	subs	r0, #1
 800b92a:	e7e9      	b.n	800b900 <__mdiff+0xf4>
 800b92c:	0800ca09 	.word	0x0800ca09
 800b930:	0800ca91 	.word	0x0800ca91
 800b934:	00000237 	.word	0x00000237
 800b938:	00000245 	.word	0x00000245

0800b93c <__ulp>:
 800b93c:	2000      	movs	r0, #0
 800b93e:	4b0b      	ldr	r3, [pc, #44]	; (800b96c <__ulp+0x30>)
 800b940:	4019      	ands	r1, r3
 800b942:	4b0b      	ldr	r3, [pc, #44]	; (800b970 <__ulp+0x34>)
 800b944:	18c9      	adds	r1, r1, r3
 800b946:	4281      	cmp	r1, r0
 800b948:	dc06      	bgt.n	800b958 <__ulp+0x1c>
 800b94a:	4249      	negs	r1, r1
 800b94c:	150b      	asrs	r3, r1, #20
 800b94e:	2b13      	cmp	r3, #19
 800b950:	dc03      	bgt.n	800b95a <__ulp+0x1e>
 800b952:	2180      	movs	r1, #128	; 0x80
 800b954:	0309      	lsls	r1, r1, #12
 800b956:	4119      	asrs	r1, r3
 800b958:	4770      	bx	lr
 800b95a:	3b14      	subs	r3, #20
 800b95c:	2001      	movs	r0, #1
 800b95e:	2b1e      	cmp	r3, #30
 800b960:	dc02      	bgt.n	800b968 <__ulp+0x2c>
 800b962:	2080      	movs	r0, #128	; 0x80
 800b964:	0600      	lsls	r0, r0, #24
 800b966:	40d8      	lsrs	r0, r3
 800b968:	2100      	movs	r1, #0
 800b96a:	e7f5      	b.n	800b958 <__ulp+0x1c>
 800b96c:	7ff00000 	.word	0x7ff00000
 800b970:	fcc00000 	.word	0xfcc00000

0800b974 <__b2d>:
 800b974:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b976:	0006      	movs	r6, r0
 800b978:	6903      	ldr	r3, [r0, #16]
 800b97a:	3614      	adds	r6, #20
 800b97c:	009b      	lsls	r3, r3, #2
 800b97e:	18f3      	adds	r3, r6, r3
 800b980:	1f1d      	subs	r5, r3, #4
 800b982:	682c      	ldr	r4, [r5, #0]
 800b984:	000f      	movs	r7, r1
 800b986:	0020      	movs	r0, r4
 800b988:	9301      	str	r3, [sp, #4]
 800b98a:	f7ff fd49 	bl	800b420 <__hi0bits>
 800b98e:	2220      	movs	r2, #32
 800b990:	1a12      	subs	r2, r2, r0
 800b992:	603a      	str	r2, [r7, #0]
 800b994:	0003      	movs	r3, r0
 800b996:	4a1c      	ldr	r2, [pc, #112]	; (800ba08 <__b2d+0x94>)
 800b998:	280a      	cmp	r0, #10
 800b99a:	dc15      	bgt.n	800b9c8 <__b2d+0x54>
 800b99c:	210b      	movs	r1, #11
 800b99e:	0027      	movs	r7, r4
 800b9a0:	1a09      	subs	r1, r1, r0
 800b9a2:	40cf      	lsrs	r7, r1
 800b9a4:	433a      	orrs	r2, r7
 800b9a6:	468c      	mov	ip, r1
 800b9a8:	0011      	movs	r1, r2
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	42ae      	cmp	r6, r5
 800b9ae:	d202      	bcs.n	800b9b6 <__b2d+0x42>
 800b9b0:	9a01      	ldr	r2, [sp, #4]
 800b9b2:	3a08      	subs	r2, #8
 800b9b4:	6812      	ldr	r2, [r2, #0]
 800b9b6:	3315      	adds	r3, #21
 800b9b8:	409c      	lsls	r4, r3
 800b9ba:	4663      	mov	r3, ip
 800b9bc:	0027      	movs	r7, r4
 800b9be:	40da      	lsrs	r2, r3
 800b9c0:	4317      	orrs	r7, r2
 800b9c2:	0038      	movs	r0, r7
 800b9c4:	b003      	add	sp, #12
 800b9c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9c8:	2700      	movs	r7, #0
 800b9ca:	42ae      	cmp	r6, r5
 800b9cc:	d202      	bcs.n	800b9d4 <__b2d+0x60>
 800b9ce:	9d01      	ldr	r5, [sp, #4]
 800b9d0:	3d08      	subs	r5, #8
 800b9d2:	682f      	ldr	r7, [r5, #0]
 800b9d4:	210b      	movs	r1, #11
 800b9d6:	4249      	negs	r1, r1
 800b9d8:	468c      	mov	ip, r1
 800b9da:	449c      	add	ip, r3
 800b9dc:	2b0b      	cmp	r3, #11
 800b9de:	d010      	beq.n	800ba02 <__b2d+0x8e>
 800b9e0:	4661      	mov	r1, ip
 800b9e2:	2320      	movs	r3, #32
 800b9e4:	408c      	lsls	r4, r1
 800b9e6:	1a5b      	subs	r3, r3, r1
 800b9e8:	0039      	movs	r1, r7
 800b9ea:	40d9      	lsrs	r1, r3
 800b9ec:	430c      	orrs	r4, r1
 800b9ee:	4322      	orrs	r2, r4
 800b9f0:	0011      	movs	r1, r2
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	42b5      	cmp	r5, r6
 800b9f6:	d901      	bls.n	800b9fc <__b2d+0x88>
 800b9f8:	3d04      	subs	r5, #4
 800b9fa:	682a      	ldr	r2, [r5, #0]
 800b9fc:	4664      	mov	r4, ip
 800b9fe:	40a7      	lsls	r7, r4
 800ba00:	e7dd      	b.n	800b9be <__b2d+0x4a>
 800ba02:	4322      	orrs	r2, r4
 800ba04:	0011      	movs	r1, r2
 800ba06:	e7dc      	b.n	800b9c2 <__b2d+0x4e>
 800ba08:	3ff00000 	.word	0x3ff00000

0800ba0c <__d2b>:
 800ba0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba0e:	2101      	movs	r1, #1
 800ba10:	0014      	movs	r4, r2
 800ba12:	001d      	movs	r5, r3
 800ba14:	9f08      	ldr	r7, [sp, #32]
 800ba16:	f7ff fc0b 	bl	800b230 <_Balloc>
 800ba1a:	1e06      	subs	r6, r0, #0
 800ba1c:	d105      	bne.n	800ba2a <__d2b+0x1e>
 800ba1e:	0032      	movs	r2, r6
 800ba20:	4b24      	ldr	r3, [pc, #144]	; (800bab4 <__d2b+0xa8>)
 800ba22:	4825      	ldr	r0, [pc, #148]	; (800bab8 <__d2b+0xac>)
 800ba24:	4925      	ldr	r1, [pc, #148]	; (800babc <__d2b+0xb0>)
 800ba26:	f000 fb9f 	bl	800c168 <__assert_func>
 800ba2a:	032b      	lsls	r3, r5, #12
 800ba2c:	006d      	lsls	r5, r5, #1
 800ba2e:	0b1b      	lsrs	r3, r3, #12
 800ba30:	0d6d      	lsrs	r5, r5, #21
 800ba32:	d125      	bne.n	800ba80 <__d2b+0x74>
 800ba34:	9301      	str	r3, [sp, #4]
 800ba36:	2c00      	cmp	r4, #0
 800ba38:	d028      	beq.n	800ba8c <__d2b+0x80>
 800ba3a:	4668      	mov	r0, sp
 800ba3c:	9400      	str	r4, [sp, #0]
 800ba3e:	f7ff fd09 	bl	800b454 <__lo0bits>
 800ba42:	9b01      	ldr	r3, [sp, #4]
 800ba44:	9900      	ldr	r1, [sp, #0]
 800ba46:	2800      	cmp	r0, #0
 800ba48:	d01e      	beq.n	800ba88 <__d2b+0x7c>
 800ba4a:	2220      	movs	r2, #32
 800ba4c:	001c      	movs	r4, r3
 800ba4e:	1a12      	subs	r2, r2, r0
 800ba50:	4094      	lsls	r4, r2
 800ba52:	0022      	movs	r2, r4
 800ba54:	40c3      	lsrs	r3, r0
 800ba56:	430a      	orrs	r2, r1
 800ba58:	6172      	str	r2, [r6, #20]
 800ba5a:	9301      	str	r3, [sp, #4]
 800ba5c:	9c01      	ldr	r4, [sp, #4]
 800ba5e:	61b4      	str	r4, [r6, #24]
 800ba60:	1e63      	subs	r3, r4, #1
 800ba62:	419c      	sbcs	r4, r3
 800ba64:	3401      	adds	r4, #1
 800ba66:	6134      	str	r4, [r6, #16]
 800ba68:	2d00      	cmp	r5, #0
 800ba6a:	d017      	beq.n	800ba9c <__d2b+0x90>
 800ba6c:	2435      	movs	r4, #53	; 0x35
 800ba6e:	4b14      	ldr	r3, [pc, #80]	; (800bac0 <__d2b+0xb4>)
 800ba70:	18ed      	adds	r5, r5, r3
 800ba72:	182d      	adds	r5, r5, r0
 800ba74:	603d      	str	r5, [r7, #0]
 800ba76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba78:	1a24      	subs	r4, r4, r0
 800ba7a:	601c      	str	r4, [r3, #0]
 800ba7c:	0030      	movs	r0, r6
 800ba7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ba80:	2280      	movs	r2, #128	; 0x80
 800ba82:	0352      	lsls	r2, r2, #13
 800ba84:	4313      	orrs	r3, r2
 800ba86:	e7d5      	b.n	800ba34 <__d2b+0x28>
 800ba88:	6171      	str	r1, [r6, #20]
 800ba8a:	e7e7      	b.n	800ba5c <__d2b+0x50>
 800ba8c:	a801      	add	r0, sp, #4
 800ba8e:	f7ff fce1 	bl	800b454 <__lo0bits>
 800ba92:	9b01      	ldr	r3, [sp, #4]
 800ba94:	2401      	movs	r4, #1
 800ba96:	6173      	str	r3, [r6, #20]
 800ba98:	3020      	adds	r0, #32
 800ba9a:	e7e4      	b.n	800ba66 <__d2b+0x5a>
 800ba9c:	4b09      	ldr	r3, [pc, #36]	; (800bac4 <__d2b+0xb8>)
 800ba9e:	18c0      	adds	r0, r0, r3
 800baa0:	4b09      	ldr	r3, [pc, #36]	; (800bac8 <__d2b+0xbc>)
 800baa2:	6038      	str	r0, [r7, #0]
 800baa4:	18e3      	adds	r3, r4, r3
 800baa6:	009b      	lsls	r3, r3, #2
 800baa8:	18f3      	adds	r3, r6, r3
 800baaa:	6958      	ldr	r0, [r3, #20]
 800baac:	f7ff fcb8 	bl	800b420 <__hi0bits>
 800bab0:	0164      	lsls	r4, r4, #5
 800bab2:	e7e0      	b.n	800ba76 <__d2b+0x6a>
 800bab4:	0800ca09 	.word	0x0800ca09
 800bab8:	0800ca91 	.word	0x0800ca91
 800babc:	0000030f 	.word	0x0000030f
 800bac0:	fffffbcd 	.word	0xfffffbcd
 800bac4:	fffffbce 	.word	0xfffffbce
 800bac8:	3fffffff 	.word	0x3fffffff

0800bacc <__ratio>:
 800bacc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bace:	b087      	sub	sp, #28
 800bad0:	000f      	movs	r7, r1
 800bad2:	a904      	add	r1, sp, #16
 800bad4:	0006      	movs	r6, r0
 800bad6:	f7ff ff4d 	bl	800b974 <__b2d>
 800bada:	9000      	str	r0, [sp, #0]
 800badc:	9101      	str	r1, [sp, #4]
 800bade:	9c00      	ldr	r4, [sp, #0]
 800bae0:	9d01      	ldr	r5, [sp, #4]
 800bae2:	0038      	movs	r0, r7
 800bae4:	a905      	add	r1, sp, #20
 800bae6:	f7ff ff45 	bl	800b974 <__b2d>
 800baea:	9002      	str	r0, [sp, #8]
 800baec:	9103      	str	r1, [sp, #12]
 800baee:	9a02      	ldr	r2, [sp, #8]
 800baf0:	9b03      	ldr	r3, [sp, #12]
 800baf2:	6930      	ldr	r0, [r6, #16]
 800baf4:	6939      	ldr	r1, [r7, #16]
 800baf6:	9e04      	ldr	r6, [sp, #16]
 800baf8:	1a40      	subs	r0, r0, r1
 800bafa:	9905      	ldr	r1, [sp, #20]
 800bafc:	0140      	lsls	r0, r0, #5
 800bafe:	1a71      	subs	r1, r6, r1
 800bb00:	1841      	adds	r1, r0, r1
 800bb02:	0508      	lsls	r0, r1, #20
 800bb04:	2900      	cmp	r1, #0
 800bb06:	dd07      	ble.n	800bb18 <__ratio+0x4c>
 800bb08:	9901      	ldr	r1, [sp, #4]
 800bb0a:	1845      	adds	r5, r0, r1
 800bb0c:	0020      	movs	r0, r4
 800bb0e:	0029      	movs	r1, r5
 800bb10:	f7f5 f9be 	bl	8000e90 <__aeabi_ddiv>
 800bb14:	b007      	add	sp, #28
 800bb16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb18:	9903      	ldr	r1, [sp, #12]
 800bb1a:	1a0b      	subs	r3, r1, r0
 800bb1c:	e7f6      	b.n	800bb0c <__ratio+0x40>

0800bb1e <__copybits>:
 800bb1e:	b570      	push	{r4, r5, r6, lr}
 800bb20:	0014      	movs	r4, r2
 800bb22:	0005      	movs	r5, r0
 800bb24:	3901      	subs	r1, #1
 800bb26:	6913      	ldr	r3, [r2, #16]
 800bb28:	1149      	asrs	r1, r1, #5
 800bb2a:	3101      	adds	r1, #1
 800bb2c:	0089      	lsls	r1, r1, #2
 800bb2e:	3414      	adds	r4, #20
 800bb30:	009b      	lsls	r3, r3, #2
 800bb32:	1841      	adds	r1, r0, r1
 800bb34:	18e3      	adds	r3, r4, r3
 800bb36:	42a3      	cmp	r3, r4
 800bb38:	d80d      	bhi.n	800bb56 <__copybits+0x38>
 800bb3a:	0014      	movs	r4, r2
 800bb3c:	3411      	adds	r4, #17
 800bb3e:	2500      	movs	r5, #0
 800bb40:	429c      	cmp	r4, r3
 800bb42:	d803      	bhi.n	800bb4c <__copybits+0x2e>
 800bb44:	1a9b      	subs	r3, r3, r2
 800bb46:	3b11      	subs	r3, #17
 800bb48:	089b      	lsrs	r3, r3, #2
 800bb4a:	009d      	lsls	r5, r3, #2
 800bb4c:	2300      	movs	r3, #0
 800bb4e:	1940      	adds	r0, r0, r5
 800bb50:	4281      	cmp	r1, r0
 800bb52:	d803      	bhi.n	800bb5c <__copybits+0x3e>
 800bb54:	bd70      	pop	{r4, r5, r6, pc}
 800bb56:	cc40      	ldmia	r4!, {r6}
 800bb58:	c540      	stmia	r5!, {r6}
 800bb5a:	e7ec      	b.n	800bb36 <__copybits+0x18>
 800bb5c:	c008      	stmia	r0!, {r3}
 800bb5e:	e7f7      	b.n	800bb50 <__copybits+0x32>

0800bb60 <__any_on>:
 800bb60:	0002      	movs	r2, r0
 800bb62:	6900      	ldr	r0, [r0, #16]
 800bb64:	b510      	push	{r4, lr}
 800bb66:	3214      	adds	r2, #20
 800bb68:	114b      	asrs	r3, r1, #5
 800bb6a:	4298      	cmp	r0, r3
 800bb6c:	db13      	blt.n	800bb96 <__any_on+0x36>
 800bb6e:	dd0c      	ble.n	800bb8a <__any_on+0x2a>
 800bb70:	241f      	movs	r4, #31
 800bb72:	0008      	movs	r0, r1
 800bb74:	4020      	ands	r0, r4
 800bb76:	4221      	tst	r1, r4
 800bb78:	d007      	beq.n	800bb8a <__any_on+0x2a>
 800bb7a:	0099      	lsls	r1, r3, #2
 800bb7c:	588c      	ldr	r4, [r1, r2]
 800bb7e:	0021      	movs	r1, r4
 800bb80:	40c1      	lsrs	r1, r0
 800bb82:	4081      	lsls	r1, r0
 800bb84:	2001      	movs	r0, #1
 800bb86:	428c      	cmp	r4, r1
 800bb88:	d104      	bne.n	800bb94 <__any_on+0x34>
 800bb8a:	009b      	lsls	r3, r3, #2
 800bb8c:	18d3      	adds	r3, r2, r3
 800bb8e:	4293      	cmp	r3, r2
 800bb90:	d803      	bhi.n	800bb9a <__any_on+0x3a>
 800bb92:	2000      	movs	r0, #0
 800bb94:	bd10      	pop	{r4, pc}
 800bb96:	0003      	movs	r3, r0
 800bb98:	e7f7      	b.n	800bb8a <__any_on+0x2a>
 800bb9a:	3b04      	subs	r3, #4
 800bb9c:	6819      	ldr	r1, [r3, #0]
 800bb9e:	2900      	cmp	r1, #0
 800bba0:	d0f5      	beq.n	800bb8e <__any_on+0x2e>
 800bba2:	2001      	movs	r0, #1
 800bba4:	e7f6      	b.n	800bb94 <__any_on+0x34>

0800bba6 <_malloc_usable_size_r>:
 800bba6:	1f0b      	subs	r3, r1, #4
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	1f18      	subs	r0, r3, #4
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	da01      	bge.n	800bbb4 <_malloc_usable_size_r+0xe>
 800bbb0:	580b      	ldr	r3, [r1, r0]
 800bbb2:	18c0      	adds	r0, r0, r3
 800bbb4:	4770      	bx	lr

0800bbb6 <__ascii_wctomb>:
 800bbb6:	0003      	movs	r3, r0
 800bbb8:	1e08      	subs	r0, r1, #0
 800bbba:	d005      	beq.n	800bbc8 <__ascii_wctomb+0x12>
 800bbbc:	2aff      	cmp	r2, #255	; 0xff
 800bbbe:	d904      	bls.n	800bbca <__ascii_wctomb+0x14>
 800bbc0:	228a      	movs	r2, #138	; 0x8a
 800bbc2:	2001      	movs	r0, #1
 800bbc4:	601a      	str	r2, [r3, #0]
 800bbc6:	4240      	negs	r0, r0
 800bbc8:	4770      	bx	lr
 800bbca:	2001      	movs	r0, #1
 800bbcc:	700a      	strb	r2, [r1, #0]
 800bbce:	e7fb      	b.n	800bbc8 <__ascii_wctomb+0x12>

0800bbd0 <_printf_common>:
 800bbd0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bbd2:	0016      	movs	r6, r2
 800bbd4:	9301      	str	r3, [sp, #4]
 800bbd6:	688a      	ldr	r2, [r1, #8]
 800bbd8:	690b      	ldr	r3, [r1, #16]
 800bbda:	000c      	movs	r4, r1
 800bbdc:	9000      	str	r0, [sp, #0]
 800bbde:	4293      	cmp	r3, r2
 800bbe0:	da00      	bge.n	800bbe4 <_printf_common+0x14>
 800bbe2:	0013      	movs	r3, r2
 800bbe4:	0022      	movs	r2, r4
 800bbe6:	6033      	str	r3, [r6, #0]
 800bbe8:	3243      	adds	r2, #67	; 0x43
 800bbea:	7812      	ldrb	r2, [r2, #0]
 800bbec:	2a00      	cmp	r2, #0
 800bbee:	d001      	beq.n	800bbf4 <_printf_common+0x24>
 800bbf0:	3301      	adds	r3, #1
 800bbf2:	6033      	str	r3, [r6, #0]
 800bbf4:	6823      	ldr	r3, [r4, #0]
 800bbf6:	069b      	lsls	r3, r3, #26
 800bbf8:	d502      	bpl.n	800bc00 <_printf_common+0x30>
 800bbfa:	6833      	ldr	r3, [r6, #0]
 800bbfc:	3302      	adds	r3, #2
 800bbfe:	6033      	str	r3, [r6, #0]
 800bc00:	6822      	ldr	r2, [r4, #0]
 800bc02:	2306      	movs	r3, #6
 800bc04:	0015      	movs	r5, r2
 800bc06:	401d      	ands	r5, r3
 800bc08:	421a      	tst	r2, r3
 800bc0a:	d027      	beq.n	800bc5c <_printf_common+0x8c>
 800bc0c:	0023      	movs	r3, r4
 800bc0e:	3343      	adds	r3, #67	; 0x43
 800bc10:	781b      	ldrb	r3, [r3, #0]
 800bc12:	1e5a      	subs	r2, r3, #1
 800bc14:	4193      	sbcs	r3, r2
 800bc16:	6822      	ldr	r2, [r4, #0]
 800bc18:	0692      	lsls	r2, r2, #26
 800bc1a:	d430      	bmi.n	800bc7e <_printf_common+0xae>
 800bc1c:	0022      	movs	r2, r4
 800bc1e:	9901      	ldr	r1, [sp, #4]
 800bc20:	9800      	ldr	r0, [sp, #0]
 800bc22:	9d08      	ldr	r5, [sp, #32]
 800bc24:	3243      	adds	r2, #67	; 0x43
 800bc26:	47a8      	blx	r5
 800bc28:	3001      	adds	r0, #1
 800bc2a:	d025      	beq.n	800bc78 <_printf_common+0xa8>
 800bc2c:	2206      	movs	r2, #6
 800bc2e:	6823      	ldr	r3, [r4, #0]
 800bc30:	2500      	movs	r5, #0
 800bc32:	4013      	ands	r3, r2
 800bc34:	2b04      	cmp	r3, #4
 800bc36:	d105      	bne.n	800bc44 <_printf_common+0x74>
 800bc38:	6833      	ldr	r3, [r6, #0]
 800bc3a:	68e5      	ldr	r5, [r4, #12]
 800bc3c:	1aed      	subs	r5, r5, r3
 800bc3e:	43eb      	mvns	r3, r5
 800bc40:	17db      	asrs	r3, r3, #31
 800bc42:	401d      	ands	r5, r3
 800bc44:	68a3      	ldr	r3, [r4, #8]
 800bc46:	6922      	ldr	r2, [r4, #16]
 800bc48:	4293      	cmp	r3, r2
 800bc4a:	dd01      	ble.n	800bc50 <_printf_common+0x80>
 800bc4c:	1a9b      	subs	r3, r3, r2
 800bc4e:	18ed      	adds	r5, r5, r3
 800bc50:	2600      	movs	r6, #0
 800bc52:	42b5      	cmp	r5, r6
 800bc54:	d120      	bne.n	800bc98 <_printf_common+0xc8>
 800bc56:	2000      	movs	r0, #0
 800bc58:	e010      	b.n	800bc7c <_printf_common+0xac>
 800bc5a:	3501      	adds	r5, #1
 800bc5c:	68e3      	ldr	r3, [r4, #12]
 800bc5e:	6832      	ldr	r2, [r6, #0]
 800bc60:	1a9b      	subs	r3, r3, r2
 800bc62:	42ab      	cmp	r3, r5
 800bc64:	ddd2      	ble.n	800bc0c <_printf_common+0x3c>
 800bc66:	0022      	movs	r2, r4
 800bc68:	2301      	movs	r3, #1
 800bc6a:	9901      	ldr	r1, [sp, #4]
 800bc6c:	9800      	ldr	r0, [sp, #0]
 800bc6e:	9f08      	ldr	r7, [sp, #32]
 800bc70:	3219      	adds	r2, #25
 800bc72:	47b8      	blx	r7
 800bc74:	3001      	adds	r0, #1
 800bc76:	d1f0      	bne.n	800bc5a <_printf_common+0x8a>
 800bc78:	2001      	movs	r0, #1
 800bc7a:	4240      	negs	r0, r0
 800bc7c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800bc7e:	2030      	movs	r0, #48	; 0x30
 800bc80:	18e1      	adds	r1, r4, r3
 800bc82:	3143      	adds	r1, #67	; 0x43
 800bc84:	7008      	strb	r0, [r1, #0]
 800bc86:	0021      	movs	r1, r4
 800bc88:	1c5a      	adds	r2, r3, #1
 800bc8a:	3145      	adds	r1, #69	; 0x45
 800bc8c:	7809      	ldrb	r1, [r1, #0]
 800bc8e:	18a2      	adds	r2, r4, r2
 800bc90:	3243      	adds	r2, #67	; 0x43
 800bc92:	3302      	adds	r3, #2
 800bc94:	7011      	strb	r1, [r2, #0]
 800bc96:	e7c1      	b.n	800bc1c <_printf_common+0x4c>
 800bc98:	0022      	movs	r2, r4
 800bc9a:	2301      	movs	r3, #1
 800bc9c:	9901      	ldr	r1, [sp, #4]
 800bc9e:	9800      	ldr	r0, [sp, #0]
 800bca0:	9f08      	ldr	r7, [sp, #32]
 800bca2:	321a      	adds	r2, #26
 800bca4:	47b8      	blx	r7
 800bca6:	3001      	adds	r0, #1
 800bca8:	d0e6      	beq.n	800bc78 <_printf_common+0xa8>
 800bcaa:	3601      	adds	r6, #1
 800bcac:	e7d1      	b.n	800bc52 <_printf_common+0x82>
	...

0800bcb0 <_printf_i>:
 800bcb0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bcb2:	b08b      	sub	sp, #44	; 0x2c
 800bcb4:	9206      	str	r2, [sp, #24]
 800bcb6:	000a      	movs	r2, r1
 800bcb8:	3243      	adds	r2, #67	; 0x43
 800bcba:	9307      	str	r3, [sp, #28]
 800bcbc:	9005      	str	r0, [sp, #20]
 800bcbe:	9204      	str	r2, [sp, #16]
 800bcc0:	7e0a      	ldrb	r2, [r1, #24]
 800bcc2:	000c      	movs	r4, r1
 800bcc4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bcc6:	2a78      	cmp	r2, #120	; 0x78
 800bcc8:	d809      	bhi.n	800bcde <_printf_i+0x2e>
 800bcca:	2a62      	cmp	r2, #98	; 0x62
 800bccc:	d80b      	bhi.n	800bce6 <_printf_i+0x36>
 800bcce:	2a00      	cmp	r2, #0
 800bcd0:	d100      	bne.n	800bcd4 <_printf_i+0x24>
 800bcd2:	e0be      	b.n	800be52 <_printf_i+0x1a2>
 800bcd4:	497c      	ldr	r1, [pc, #496]	; (800bec8 <_printf_i+0x218>)
 800bcd6:	9103      	str	r1, [sp, #12]
 800bcd8:	2a58      	cmp	r2, #88	; 0x58
 800bcda:	d100      	bne.n	800bcde <_printf_i+0x2e>
 800bcdc:	e093      	b.n	800be06 <_printf_i+0x156>
 800bcde:	0026      	movs	r6, r4
 800bce0:	3642      	adds	r6, #66	; 0x42
 800bce2:	7032      	strb	r2, [r6, #0]
 800bce4:	e022      	b.n	800bd2c <_printf_i+0x7c>
 800bce6:	0010      	movs	r0, r2
 800bce8:	3863      	subs	r0, #99	; 0x63
 800bcea:	2815      	cmp	r0, #21
 800bcec:	d8f7      	bhi.n	800bcde <_printf_i+0x2e>
 800bcee:	f7f4 fa27 	bl	8000140 <__gnu_thumb1_case_shi>
 800bcf2:	0016      	.short	0x0016
 800bcf4:	fff6001f 	.word	0xfff6001f
 800bcf8:	fff6fff6 	.word	0xfff6fff6
 800bcfc:	001ffff6 	.word	0x001ffff6
 800bd00:	fff6fff6 	.word	0xfff6fff6
 800bd04:	fff6fff6 	.word	0xfff6fff6
 800bd08:	003600a3 	.word	0x003600a3
 800bd0c:	fff60083 	.word	0xfff60083
 800bd10:	00b4fff6 	.word	0x00b4fff6
 800bd14:	0036fff6 	.word	0x0036fff6
 800bd18:	fff6fff6 	.word	0xfff6fff6
 800bd1c:	0087      	.short	0x0087
 800bd1e:	0026      	movs	r6, r4
 800bd20:	681a      	ldr	r2, [r3, #0]
 800bd22:	3642      	adds	r6, #66	; 0x42
 800bd24:	1d11      	adds	r1, r2, #4
 800bd26:	6019      	str	r1, [r3, #0]
 800bd28:	6813      	ldr	r3, [r2, #0]
 800bd2a:	7033      	strb	r3, [r6, #0]
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	e0a2      	b.n	800be76 <_printf_i+0x1c6>
 800bd30:	6818      	ldr	r0, [r3, #0]
 800bd32:	6809      	ldr	r1, [r1, #0]
 800bd34:	1d02      	adds	r2, r0, #4
 800bd36:	060d      	lsls	r5, r1, #24
 800bd38:	d50b      	bpl.n	800bd52 <_printf_i+0xa2>
 800bd3a:	6805      	ldr	r5, [r0, #0]
 800bd3c:	601a      	str	r2, [r3, #0]
 800bd3e:	2d00      	cmp	r5, #0
 800bd40:	da03      	bge.n	800bd4a <_printf_i+0x9a>
 800bd42:	232d      	movs	r3, #45	; 0x2d
 800bd44:	9a04      	ldr	r2, [sp, #16]
 800bd46:	426d      	negs	r5, r5
 800bd48:	7013      	strb	r3, [r2, #0]
 800bd4a:	4b5f      	ldr	r3, [pc, #380]	; (800bec8 <_printf_i+0x218>)
 800bd4c:	270a      	movs	r7, #10
 800bd4e:	9303      	str	r3, [sp, #12]
 800bd50:	e01b      	b.n	800bd8a <_printf_i+0xda>
 800bd52:	6805      	ldr	r5, [r0, #0]
 800bd54:	601a      	str	r2, [r3, #0]
 800bd56:	0649      	lsls	r1, r1, #25
 800bd58:	d5f1      	bpl.n	800bd3e <_printf_i+0x8e>
 800bd5a:	b22d      	sxth	r5, r5
 800bd5c:	e7ef      	b.n	800bd3e <_printf_i+0x8e>
 800bd5e:	680d      	ldr	r5, [r1, #0]
 800bd60:	6819      	ldr	r1, [r3, #0]
 800bd62:	1d08      	adds	r0, r1, #4
 800bd64:	6018      	str	r0, [r3, #0]
 800bd66:	062e      	lsls	r6, r5, #24
 800bd68:	d501      	bpl.n	800bd6e <_printf_i+0xbe>
 800bd6a:	680d      	ldr	r5, [r1, #0]
 800bd6c:	e003      	b.n	800bd76 <_printf_i+0xc6>
 800bd6e:	066d      	lsls	r5, r5, #25
 800bd70:	d5fb      	bpl.n	800bd6a <_printf_i+0xba>
 800bd72:	680d      	ldr	r5, [r1, #0]
 800bd74:	b2ad      	uxth	r5, r5
 800bd76:	4b54      	ldr	r3, [pc, #336]	; (800bec8 <_printf_i+0x218>)
 800bd78:	2708      	movs	r7, #8
 800bd7a:	9303      	str	r3, [sp, #12]
 800bd7c:	2a6f      	cmp	r2, #111	; 0x6f
 800bd7e:	d000      	beq.n	800bd82 <_printf_i+0xd2>
 800bd80:	3702      	adds	r7, #2
 800bd82:	0023      	movs	r3, r4
 800bd84:	2200      	movs	r2, #0
 800bd86:	3343      	adds	r3, #67	; 0x43
 800bd88:	701a      	strb	r2, [r3, #0]
 800bd8a:	6863      	ldr	r3, [r4, #4]
 800bd8c:	60a3      	str	r3, [r4, #8]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	db03      	blt.n	800bd9a <_printf_i+0xea>
 800bd92:	2104      	movs	r1, #4
 800bd94:	6822      	ldr	r2, [r4, #0]
 800bd96:	438a      	bics	r2, r1
 800bd98:	6022      	str	r2, [r4, #0]
 800bd9a:	2d00      	cmp	r5, #0
 800bd9c:	d102      	bne.n	800bda4 <_printf_i+0xf4>
 800bd9e:	9e04      	ldr	r6, [sp, #16]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d00c      	beq.n	800bdbe <_printf_i+0x10e>
 800bda4:	9e04      	ldr	r6, [sp, #16]
 800bda6:	0028      	movs	r0, r5
 800bda8:	0039      	movs	r1, r7
 800bdaa:	f7f4 fa59 	bl	8000260 <__aeabi_uidivmod>
 800bdae:	9b03      	ldr	r3, [sp, #12]
 800bdb0:	3e01      	subs	r6, #1
 800bdb2:	5c5b      	ldrb	r3, [r3, r1]
 800bdb4:	7033      	strb	r3, [r6, #0]
 800bdb6:	002b      	movs	r3, r5
 800bdb8:	0005      	movs	r5, r0
 800bdba:	429f      	cmp	r7, r3
 800bdbc:	d9f3      	bls.n	800bda6 <_printf_i+0xf6>
 800bdbe:	2f08      	cmp	r7, #8
 800bdc0:	d109      	bne.n	800bdd6 <_printf_i+0x126>
 800bdc2:	6823      	ldr	r3, [r4, #0]
 800bdc4:	07db      	lsls	r3, r3, #31
 800bdc6:	d506      	bpl.n	800bdd6 <_printf_i+0x126>
 800bdc8:	6862      	ldr	r2, [r4, #4]
 800bdca:	6923      	ldr	r3, [r4, #16]
 800bdcc:	429a      	cmp	r2, r3
 800bdce:	dc02      	bgt.n	800bdd6 <_printf_i+0x126>
 800bdd0:	2330      	movs	r3, #48	; 0x30
 800bdd2:	3e01      	subs	r6, #1
 800bdd4:	7033      	strb	r3, [r6, #0]
 800bdd6:	9b04      	ldr	r3, [sp, #16]
 800bdd8:	1b9b      	subs	r3, r3, r6
 800bdda:	6123      	str	r3, [r4, #16]
 800bddc:	9b07      	ldr	r3, [sp, #28]
 800bdde:	0021      	movs	r1, r4
 800bde0:	9300      	str	r3, [sp, #0]
 800bde2:	9805      	ldr	r0, [sp, #20]
 800bde4:	9b06      	ldr	r3, [sp, #24]
 800bde6:	aa09      	add	r2, sp, #36	; 0x24
 800bde8:	f7ff fef2 	bl	800bbd0 <_printf_common>
 800bdec:	3001      	adds	r0, #1
 800bdee:	d147      	bne.n	800be80 <_printf_i+0x1d0>
 800bdf0:	2001      	movs	r0, #1
 800bdf2:	4240      	negs	r0, r0
 800bdf4:	b00b      	add	sp, #44	; 0x2c
 800bdf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bdf8:	2220      	movs	r2, #32
 800bdfa:	6809      	ldr	r1, [r1, #0]
 800bdfc:	430a      	orrs	r2, r1
 800bdfe:	6022      	str	r2, [r4, #0]
 800be00:	2278      	movs	r2, #120	; 0x78
 800be02:	4932      	ldr	r1, [pc, #200]	; (800becc <_printf_i+0x21c>)
 800be04:	9103      	str	r1, [sp, #12]
 800be06:	0021      	movs	r1, r4
 800be08:	3145      	adds	r1, #69	; 0x45
 800be0a:	700a      	strb	r2, [r1, #0]
 800be0c:	6819      	ldr	r1, [r3, #0]
 800be0e:	6822      	ldr	r2, [r4, #0]
 800be10:	c920      	ldmia	r1!, {r5}
 800be12:	0610      	lsls	r0, r2, #24
 800be14:	d402      	bmi.n	800be1c <_printf_i+0x16c>
 800be16:	0650      	lsls	r0, r2, #25
 800be18:	d500      	bpl.n	800be1c <_printf_i+0x16c>
 800be1a:	b2ad      	uxth	r5, r5
 800be1c:	6019      	str	r1, [r3, #0]
 800be1e:	07d3      	lsls	r3, r2, #31
 800be20:	d502      	bpl.n	800be28 <_printf_i+0x178>
 800be22:	2320      	movs	r3, #32
 800be24:	4313      	orrs	r3, r2
 800be26:	6023      	str	r3, [r4, #0]
 800be28:	2710      	movs	r7, #16
 800be2a:	2d00      	cmp	r5, #0
 800be2c:	d1a9      	bne.n	800bd82 <_printf_i+0xd2>
 800be2e:	2220      	movs	r2, #32
 800be30:	6823      	ldr	r3, [r4, #0]
 800be32:	4393      	bics	r3, r2
 800be34:	6023      	str	r3, [r4, #0]
 800be36:	e7a4      	b.n	800bd82 <_printf_i+0xd2>
 800be38:	681a      	ldr	r2, [r3, #0]
 800be3a:	680d      	ldr	r5, [r1, #0]
 800be3c:	1d10      	adds	r0, r2, #4
 800be3e:	6949      	ldr	r1, [r1, #20]
 800be40:	6018      	str	r0, [r3, #0]
 800be42:	6813      	ldr	r3, [r2, #0]
 800be44:	062e      	lsls	r6, r5, #24
 800be46:	d501      	bpl.n	800be4c <_printf_i+0x19c>
 800be48:	6019      	str	r1, [r3, #0]
 800be4a:	e002      	b.n	800be52 <_printf_i+0x1a2>
 800be4c:	066d      	lsls	r5, r5, #25
 800be4e:	d5fb      	bpl.n	800be48 <_printf_i+0x198>
 800be50:	8019      	strh	r1, [r3, #0]
 800be52:	2300      	movs	r3, #0
 800be54:	9e04      	ldr	r6, [sp, #16]
 800be56:	6123      	str	r3, [r4, #16]
 800be58:	e7c0      	b.n	800bddc <_printf_i+0x12c>
 800be5a:	681a      	ldr	r2, [r3, #0]
 800be5c:	1d11      	adds	r1, r2, #4
 800be5e:	6019      	str	r1, [r3, #0]
 800be60:	6816      	ldr	r6, [r2, #0]
 800be62:	2100      	movs	r1, #0
 800be64:	0030      	movs	r0, r6
 800be66:	6862      	ldr	r2, [r4, #4]
 800be68:	f000 f972 	bl	800c150 <memchr>
 800be6c:	2800      	cmp	r0, #0
 800be6e:	d001      	beq.n	800be74 <_printf_i+0x1c4>
 800be70:	1b80      	subs	r0, r0, r6
 800be72:	6060      	str	r0, [r4, #4]
 800be74:	6863      	ldr	r3, [r4, #4]
 800be76:	6123      	str	r3, [r4, #16]
 800be78:	2300      	movs	r3, #0
 800be7a:	9a04      	ldr	r2, [sp, #16]
 800be7c:	7013      	strb	r3, [r2, #0]
 800be7e:	e7ad      	b.n	800bddc <_printf_i+0x12c>
 800be80:	0032      	movs	r2, r6
 800be82:	6923      	ldr	r3, [r4, #16]
 800be84:	9906      	ldr	r1, [sp, #24]
 800be86:	9805      	ldr	r0, [sp, #20]
 800be88:	9d07      	ldr	r5, [sp, #28]
 800be8a:	47a8      	blx	r5
 800be8c:	3001      	adds	r0, #1
 800be8e:	d0af      	beq.n	800bdf0 <_printf_i+0x140>
 800be90:	6823      	ldr	r3, [r4, #0]
 800be92:	079b      	lsls	r3, r3, #30
 800be94:	d415      	bmi.n	800bec2 <_printf_i+0x212>
 800be96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be98:	68e0      	ldr	r0, [r4, #12]
 800be9a:	4298      	cmp	r0, r3
 800be9c:	daaa      	bge.n	800bdf4 <_printf_i+0x144>
 800be9e:	0018      	movs	r0, r3
 800bea0:	e7a8      	b.n	800bdf4 <_printf_i+0x144>
 800bea2:	0022      	movs	r2, r4
 800bea4:	2301      	movs	r3, #1
 800bea6:	9906      	ldr	r1, [sp, #24]
 800bea8:	9805      	ldr	r0, [sp, #20]
 800beaa:	9e07      	ldr	r6, [sp, #28]
 800beac:	3219      	adds	r2, #25
 800beae:	47b0      	blx	r6
 800beb0:	3001      	adds	r0, #1
 800beb2:	d09d      	beq.n	800bdf0 <_printf_i+0x140>
 800beb4:	3501      	adds	r5, #1
 800beb6:	68e3      	ldr	r3, [r4, #12]
 800beb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800beba:	1a9b      	subs	r3, r3, r2
 800bebc:	42ab      	cmp	r3, r5
 800bebe:	dcf0      	bgt.n	800bea2 <_printf_i+0x1f2>
 800bec0:	e7e9      	b.n	800be96 <_printf_i+0x1e6>
 800bec2:	2500      	movs	r5, #0
 800bec4:	e7f7      	b.n	800beb6 <_printf_i+0x206>
 800bec6:	46c0      	nop			; (mov r8, r8)
 800bec8:	0800cbec 	.word	0x0800cbec
 800becc:	0800cbfd 	.word	0x0800cbfd

0800bed0 <__sflush_r>:
 800bed0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bed2:	898b      	ldrh	r3, [r1, #12]
 800bed4:	0005      	movs	r5, r0
 800bed6:	000c      	movs	r4, r1
 800bed8:	071a      	lsls	r2, r3, #28
 800beda:	d45c      	bmi.n	800bf96 <__sflush_r+0xc6>
 800bedc:	684a      	ldr	r2, [r1, #4]
 800bede:	2a00      	cmp	r2, #0
 800bee0:	dc04      	bgt.n	800beec <__sflush_r+0x1c>
 800bee2:	6c0a      	ldr	r2, [r1, #64]	; 0x40
 800bee4:	2a00      	cmp	r2, #0
 800bee6:	dc01      	bgt.n	800beec <__sflush_r+0x1c>
 800bee8:	2000      	movs	r0, #0
 800beea:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800beec:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800beee:	2f00      	cmp	r7, #0
 800bef0:	d0fa      	beq.n	800bee8 <__sflush_r+0x18>
 800bef2:	2200      	movs	r2, #0
 800bef4:	2080      	movs	r0, #128	; 0x80
 800bef6:	682e      	ldr	r6, [r5, #0]
 800bef8:	602a      	str	r2, [r5, #0]
 800befa:	001a      	movs	r2, r3
 800befc:	0140      	lsls	r0, r0, #5
 800befe:	6a21      	ldr	r1, [r4, #32]
 800bf00:	4002      	ands	r2, r0
 800bf02:	4203      	tst	r3, r0
 800bf04:	d034      	beq.n	800bf70 <__sflush_r+0xa0>
 800bf06:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800bf08:	89a3      	ldrh	r3, [r4, #12]
 800bf0a:	075b      	lsls	r3, r3, #29
 800bf0c:	d506      	bpl.n	800bf1c <__sflush_r+0x4c>
 800bf0e:	6863      	ldr	r3, [r4, #4]
 800bf10:	1ac0      	subs	r0, r0, r3
 800bf12:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d001      	beq.n	800bf1c <__sflush_r+0x4c>
 800bf18:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bf1a:	1ac0      	subs	r0, r0, r3
 800bf1c:	0002      	movs	r2, r0
 800bf1e:	2300      	movs	r3, #0
 800bf20:	0028      	movs	r0, r5
 800bf22:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 800bf24:	6a21      	ldr	r1, [r4, #32]
 800bf26:	47b8      	blx	r7
 800bf28:	89a2      	ldrh	r2, [r4, #12]
 800bf2a:	1c43      	adds	r3, r0, #1
 800bf2c:	d106      	bne.n	800bf3c <__sflush_r+0x6c>
 800bf2e:	6829      	ldr	r1, [r5, #0]
 800bf30:	291d      	cmp	r1, #29
 800bf32:	d82c      	bhi.n	800bf8e <__sflush_r+0xbe>
 800bf34:	4b2a      	ldr	r3, [pc, #168]	; (800bfe0 <__sflush_r+0x110>)
 800bf36:	410b      	asrs	r3, r1
 800bf38:	07db      	lsls	r3, r3, #31
 800bf3a:	d428      	bmi.n	800bf8e <__sflush_r+0xbe>
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	6063      	str	r3, [r4, #4]
 800bf40:	6923      	ldr	r3, [r4, #16]
 800bf42:	6023      	str	r3, [r4, #0]
 800bf44:	04d2      	lsls	r2, r2, #19
 800bf46:	d505      	bpl.n	800bf54 <__sflush_r+0x84>
 800bf48:	1c43      	adds	r3, r0, #1
 800bf4a:	d102      	bne.n	800bf52 <__sflush_r+0x82>
 800bf4c:	682b      	ldr	r3, [r5, #0]
 800bf4e:	2b00      	cmp	r3, #0
 800bf50:	d100      	bne.n	800bf54 <__sflush_r+0x84>
 800bf52:	6560      	str	r0, [r4, #84]	; 0x54
 800bf54:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bf56:	602e      	str	r6, [r5, #0]
 800bf58:	2900      	cmp	r1, #0
 800bf5a:	d0c5      	beq.n	800bee8 <__sflush_r+0x18>
 800bf5c:	0023      	movs	r3, r4
 800bf5e:	3344      	adds	r3, #68	; 0x44
 800bf60:	4299      	cmp	r1, r3
 800bf62:	d002      	beq.n	800bf6a <__sflush_r+0x9a>
 800bf64:	0028      	movs	r0, r5
 800bf66:	f7fe fdab 	bl	800aac0 <_free_r>
 800bf6a:	2000      	movs	r0, #0
 800bf6c:	6360      	str	r0, [r4, #52]	; 0x34
 800bf6e:	e7bc      	b.n	800beea <__sflush_r+0x1a>
 800bf70:	2301      	movs	r3, #1
 800bf72:	0028      	movs	r0, r5
 800bf74:	47b8      	blx	r7
 800bf76:	1c43      	adds	r3, r0, #1
 800bf78:	d1c6      	bne.n	800bf08 <__sflush_r+0x38>
 800bf7a:	682b      	ldr	r3, [r5, #0]
 800bf7c:	2b00      	cmp	r3, #0
 800bf7e:	d0c3      	beq.n	800bf08 <__sflush_r+0x38>
 800bf80:	2b1d      	cmp	r3, #29
 800bf82:	d001      	beq.n	800bf88 <__sflush_r+0xb8>
 800bf84:	2b16      	cmp	r3, #22
 800bf86:	d101      	bne.n	800bf8c <__sflush_r+0xbc>
 800bf88:	602e      	str	r6, [r5, #0]
 800bf8a:	e7ad      	b.n	800bee8 <__sflush_r+0x18>
 800bf8c:	89a2      	ldrh	r2, [r4, #12]
 800bf8e:	2340      	movs	r3, #64	; 0x40
 800bf90:	4313      	orrs	r3, r2
 800bf92:	81a3      	strh	r3, [r4, #12]
 800bf94:	e7a9      	b.n	800beea <__sflush_r+0x1a>
 800bf96:	690e      	ldr	r6, [r1, #16]
 800bf98:	2e00      	cmp	r6, #0
 800bf9a:	d0a5      	beq.n	800bee8 <__sflush_r+0x18>
 800bf9c:	680f      	ldr	r7, [r1, #0]
 800bf9e:	600e      	str	r6, [r1, #0]
 800bfa0:	1bba      	subs	r2, r7, r6
 800bfa2:	9201      	str	r2, [sp, #4]
 800bfa4:	2200      	movs	r2, #0
 800bfa6:	079b      	lsls	r3, r3, #30
 800bfa8:	d100      	bne.n	800bfac <__sflush_r+0xdc>
 800bfaa:	694a      	ldr	r2, [r1, #20]
 800bfac:	60a2      	str	r2, [r4, #8]
 800bfae:	9b01      	ldr	r3, [sp, #4]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	dd99      	ble.n	800bee8 <__sflush_r+0x18>
 800bfb4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800bfb6:	0032      	movs	r2, r6
 800bfb8:	001f      	movs	r7, r3
 800bfba:	0028      	movs	r0, r5
 800bfbc:	9b01      	ldr	r3, [sp, #4]
 800bfbe:	6a21      	ldr	r1, [r4, #32]
 800bfc0:	47b8      	blx	r7
 800bfc2:	2800      	cmp	r0, #0
 800bfc4:	dc06      	bgt.n	800bfd4 <__sflush_r+0x104>
 800bfc6:	2340      	movs	r3, #64	; 0x40
 800bfc8:	2001      	movs	r0, #1
 800bfca:	89a2      	ldrh	r2, [r4, #12]
 800bfcc:	4240      	negs	r0, r0
 800bfce:	4313      	orrs	r3, r2
 800bfd0:	81a3      	strh	r3, [r4, #12]
 800bfd2:	e78a      	b.n	800beea <__sflush_r+0x1a>
 800bfd4:	9b01      	ldr	r3, [sp, #4]
 800bfd6:	1836      	adds	r6, r6, r0
 800bfd8:	1a1b      	subs	r3, r3, r0
 800bfda:	9301      	str	r3, [sp, #4]
 800bfdc:	e7e7      	b.n	800bfae <__sflush_r+0xde>
 800bfde:	46c0      	nop			; (mov r8, r8)
 800bfe0:	dfbffffe 	.word	0xdfbffffe

0800bfe4 <_fflush_r>:
 800bfe4:	690b      	ldr	r3, [r1, #16]
 800bfe6:	b570      	push	{r4, r5, r6, lr}
 800bfe8:	0005      	movs	r5, r0
 800bfea:	000c      	movs	r4, r1
 800bfec:	2b00      	cmp	r3, #0
 800bfee:	d102      	bne.n	800bff6 <_fflush_r+0x12>
 800bff0:	2500      	movs	r5, #0
 800bff2:	0028      	movs	r0, r5
 800bff4:	bd70      	pop	{r4, r5, r6, pc}
 800bff6:	2800      	cmp	r0, #0
 800bff8:	d004      	beq.n	800c004 <_fflush_r+0x20>
 800bffa:	6a03      	ldr	r3, [r0, #32]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d101      	bne.n	800c004 <_fflush_r+0x20>
 800c000:	f7fe fb14 	bl	800a62c <__sinit>
 800c004:	220c      	movs	r2, #12
 800c006:	5ea3      	ldrsh	r3, [r4, r2]
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d0f1      	beq.n	800bff0 <_fflush_r+0xc>
 800c00c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c00e:	07d2      	lsls	r2, r2, #31
 800c010:	d404      	bmi.n	800c01c <_fflush_r+0x38>
 800c012:	059b      	lsls	r3, r3, #22
 800c014:	d402      	bmi.n	800c01c <_fflush_r+0x38>
 800c016:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c018:	f7fe fd41 	bl	800aa9e <__retarget_lock_acquire_recursive>
 800c01c:	0028      	movs	r0, r5
 800c01e:	0021      	movs	r1, r4
 800c020:	f7ff ff56 	bl	800bed0 <__sflush_r>
 800c024:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c026:	0005      	movs	r5, r0
 800c028:	07db      	lsls	r3, r3, #31
 800c02a:	d4e2      	bmi.n	800bff2 <_fflush_r+0xe>
 800c02c:	89a3      	ldrh	r3, [r4, #12]
 800c02e:	059b      	lsls	r3, r3, #22
 800c030:	d4df      	bmi.n	800bff2 <_fflush_r+0xe>
 800c032:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c034:	f7fe fd34 	bl	800aaa0 <__retarget_lock_release_recursive>
 800c038:	e7db      	b.n	800bff2 <_fflush_r+0xe>
	...

0800c03c <__swhatbuf_r>:
 800c03c:	b570      	push	{r4, r5, r6, lr}
 800c03e:	000e      	movs	r6, r1
 800c040:	001d      	movs	r5, r3
 800c042:	230e      	movs	r3, #14
 800c044:	5ec9      	ldrsh	r1, [r1, r3]
 800c046:	0014      	movs	r4, r2
 800c048:	b096      	sub	sp, #88	; 0x58
 800c04a:	2900      	cmp	r1, #0
 800c04c:	da0c      	bge.n	800c068 <__swhatbuf_r+0x2c>
 800c04e:	89b2      	ldrh	r2, [r6, #12]
 800c050:	2380      	movs	r3, #128	; 0x80
 800c052:	0011      	movs	r1, r2
 800c054:	4019      	ands	r1, r3
 800c056:	421a      	tst	r2, r3
 800c058:	d013      	beq.n	800c082 <__swhatbuf_r+0x46>
 800c05a:	2100      	movs	r1, #0
 800c05c:	3b40      	subs	r3, #64	; 0x40
 800c05e:	2000      	movs	r0, #0
 800c060:	6029      	str	r1, [r5, #0]
 800c062:	6023      	str	r3, [r4, #0]
 800c064:	b016      	add	sp, #88	; 0x58
 800c066:	bd70      	pop	{r4, r5, r6, pc}
 800c068:	466a      	mov	r2, sp
 800c06a:	f000 f84d 	bl	800c108 <_fstat_r>
 800c06e:	2800      	cmp	r0, #0
 800c070:	dbed      	blt.n	800c04e <__swhatbuf_r+0x12>
 800c072:	23f0      	movs	r3, #240	; 0xf0
 800c074:	9901      	ldr	r1, [sp, #4]
 800c076:	021b      	lsls	r3, r3, #8
 800c078:	4019      	ands	r1, r3
 800c07a:	4b03      	ldr	r3, [pc, #12]	; (800c088 <__swhatbuf_r+0x4c>)
 800c07c:	18c9      	adds	r1, r1, r3
 800c07e:	424b      	negs	r3, r1
 800c080:	4159      	adcs	r1, r3
 800c082:	2380      	movs	r3, #128	; 0x80
 800c084:	00db      	lsls	r3, r3, #3
 800c086:	e7ea      	b.n	800c05e <__swhatbuf_r+0x22>
 800c088:	ffffe000 	.word	0xffffe000

0800c08c <__smakebuf_r>:
 800c08c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c08e:	2602      	movs	r6, #2
 800c090:	898b      	ldrh	r3, [r1, #12]
 800c092:	0005      	movs	r5, r0
 800c094:	000c      	movs	r4, r1
 800c096:	4233      	tst	r3, r6
 800c098:	d006      	beq.n	800c0a8 <__smakebuf_r+0x1c>
 800c09a:	0023      	movs	r3, r4
 800c09c:	3347      	adds	r3, #71	; 0x47
 800c09e:	6023      	str	r3, [r4, #0]
 800c0a0:	6123      	str	r3, [r4, #16]
 800c0a2:	2301      	movs	r3, #1
 800c0a4:	6163      	str	r3, [r4, #20]
 800c0a6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800c0a8:	466a      	mov	r2, sp
 800c0aa:	ab01      	add	r3, sp, #4
 800c0ac:	f7ff ffc6 	bl	800c03c <__swhatbuf_r>
 800c0b0:	9900      	ldr	r1, [sp, #0]
 800c0b2:	0007      	movs	r7, r0
 800c0b4:	0028      	movs	r0, r5
 800c0b6:	f7fd fb2d 	bl	8009714 <_malloc_r>
 800c0ba:	2800      	cmp	r0, #0
 800c0bc:	d108      	bne.n	800c0d0 <__smakebuf_r+0x44>
 800c0be:	220c      	movs	r2, #12
 800c0c0:	5ea3      	ldrsh	r3, [r4, r2]
 800c0c2:	059a      	lsls	r2, r3, #22
 800c0c4:	d4ef      	bmi.n	800c0a6 <__smakebuf_r+0x1a>
 800c0c6:	2203      	movs	r2, #3
 800c0c8:	4393      	bics	r3, r2
 800c0ca:	431e      	orrs	r6, r3
 800c0cc:	81a6      	strh	r6, [r4, #12]
 800c0ce:	e7e4      	b.n	800c09a <__smakebuf_r+0xe>
 800c0d0:	2380      	movs	r3, #128	; 0x80
 800c0d2:	89a2      	ldrh	r2, [r4, #12]
 800c0d4:	6020      	str	r0, [r4, #0]
 800c0d6:	4313      	orrs	r3, r2
 800c0d8:	81a3      	strh	r3, [r4, #12]
 800c0da:	9b00      	ldr	r3, [sp, #0]
 800c0dc:	6120      	str	r0, [r4, #16]
 800c0de:	6163      	str	r3, [r4, #20]
 800c0e0:	9b01      	ldr	r3, [sp, #4]
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d00c      	beq.n	800c100 <__smakebuf_r+0x74>
 800c0e6:	0028      	movs	r0, r5
 800c0e8:	230e      	movs	r3, #14
 800c0ea:	5ee1      	ldrsh	r1, [r4, r3]
 800c0ec:	f000 f81e 	bl	800c12c <_isatty_r>
 800c0f0:	2800      	cmp	r0, #0
 800c0f2:	d005      	beq.n	800c100 <__smakebuf_r+0x74>
 800c0f4:	2303      	movs	r3, #3
 800c0f6:	89a2      	ldrh	r2, [r4, #12]
 800c0f8:	439a      	bics	r2, r3
 800c0fa:	3b02      	subs	r3, #2
 800c0fc:	4313      	orrs	r3, r2
 800c0fe:	81a3      	strh	r3, [r4, #12]
 800c100:	89a3      	ldrh	r3, [r4, #12]
 800c102:	433b      	orrs	r3, r7
 800c104:	81a3      	strh	r3, [r4, #12]
 800c106:	e7ce      	b.n	800c0a6 <__smakebuf_r+0x1a>

0800c108 <_fstat_r>:
 800c108:	2300      	movs	r3, #0
 800c10a:	b570      	push	{r4, r5, r6, lr}
 800c10c:	4d06      	ldr	r5, [pc, #24]	; (800c128 <_fstat_r+0x20>)
 800c10e:	0004      	movs	r4, r0
 800c110:	0008      	movs	r0, r1
 800c112:	0011      	movs	r1, r2
 800c114:	602b      	str	r3, [r5, #0]
 800c116:	f7fd f947 	bl	80093a8 <_fstat>
 800c11a:	1c43      	adds	r3, r0, #1
 800c11c:	d103      	bne.n	800c126 <_fstat_r+0x1e>
 800c11e:	682b      	ldr	r3, [r5, #0]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d000      	beq.n	800c126 <_fstat_r+0x1e>
 800c124:	6023      	str	r3, [r4, #0]
 800c126:	bd70      	pop	{r4, r5, r6, pc}
 800c128:	20000a1c 	.word	0x20000a1c

0800c12c <_isatty_r>:
 800c12c:	2300      	movs	r3, #0
 800c12e:	b570      	push	{r4, r5, r6, lr}
 800c130:	4d06      	ldr	r5, [pc, #24]	; (800c14c <_isatty_r+0x20>)
 800c132:	0004      	movs	r4, r0
 800c134:	0008      	movs	r0, r1
 800c136:	602b      	str	r3, [r5, #0]
 800c138:	f7fd fa98 	bl	800966c <_isatty>
 800c13c:	1c43      	adds	r3, r0, #1
 800c13e:	d103      	bne.n	800c148 <_isatty_r+0x1c>
 800c140:	682b      	ldr	r3, [r5, #0]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d000      	beq.n	800c148 <_isatty_r+0x1c>
 800c146:	6023      	str	r3, [r4, #0]
 800c148:	bd70      	pop	{r4, r5, r6, pc}
 800c14a:	46c0      	nop			; (mov r8, r8)
 800c14c:	20000a1c 	.word	0x20000a1c

0800c150 <memchr>:
 800c150:	b2c9      	uxtb	r1, r1
 800c152:	1882      	adds	r2, r0, r2
 800c154:	4290      	cmp	r0, r2
 800c156:	d101      	bne.n	800c15c <memchr+0xc>
 800c158:	2000      	movs	r0, #0
 800c15a:	4770      	bx	lr
 800c15c:	7803      	ldrb	r3, [r0, #0]
 800c15e:	428b      	cmp	r3, r1
 800c160:	d0fb      	beq.n	800c15a <memchr+0xa>
 800c162:	3001      	adds	r0, #1
 800c164:	e7f6      	b.n	800c154 <memchr+0x4>
	...

0800c168 <__assert_func>:
 800c168:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800c16a:	0014      	movs	r4, r2
 800c16c:	001a      	movs	r2, r3
 800c16e:	4b09      	ldr	r3, [pc, #36]	; (800c194 <__assert_func+0x2c>)
 800c170:	0005      	movs	r5, r0
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	000e      	movs	r6, r1
 800c176:	68d8      	ldr	r0, [r3, #12]
 800c178:	4b07      	ldr	r3, [pc, #28]	; (800c198 <__assert_func+0x30>)
 800c17a:	2c00      	cmp	r4, #0
 800c17c:	d101      	bne.n	800c182 <__assert_func+0x1a>
 800c17e:	4b07      	ldr	r3, [pc, #28]	; (800c19c <__assert_func+0x34>)
 800c180:	001c      	movs	r4, r3
 800c182:	4907      	ldr	r1, [pc, #28]	; (800c1a0 <__assert_func+0x38>)
 800c184:	9301      	str	r3, [sp, #4]
 800c186:	9402      	str	r4, [sp, #8]
 800c188:	002b      	movs	r3, r5
 800c18a:	9600      	str	r6, [sp, #0]
 800c18c:	f000 f838 	bl	800c200 <fiprintf>
 800c190:	f000 f846 	bl	800c220 <abort>
 800c194:	2000022c 	.word	0x2000022c
 800c198:	0800cc0e 	.word	0x0800cc0e
 800c19c:	0800cc49 	.word	0x0800cc49
 800c1a0:	0800cc1b 	.word	0x0800cc1b

0800c1a4 <_calloc_r>:
 800c1a4:	b570      	push	{r4, r5, r6, lr}
 800c1a6:	0c0b      	lsrs	r3, r1, #16
 800c1a8:	0c15      	lsrs	r5, r2, #16
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d11e      	bne.n	800c1ec <_calloc_r+0x48>
 800c1ae:	2d00      	cmp	r5, #0
 800c1b0:	d10c      	bne.n	800c1cc <_calloc_r+0x28>
 800c1b2:	b289      	uxth	r1, r1
 800c1b4:	b294      	uxth	r4, r2
 800c1b6:	434c      	muls	r4, r1
 800c1b8:	0021      	movs	r1, r4
 800c1ba:	f7fd faab 	bl	8009714 <_malloc_r>
 800c1be:	1e05      	subs	r5, r0, #0
 800c1c0:	d01b      	beq.n	800c1fa <_calloc_r+0x56>
 800c1c2:	0022      	movs	r2, r4
 800c1c4:	2100      	movs	r1, #0
 800c1c6:	f7fe fbb7 	bl	800a938 <memset>
 800c1ca:	e016      	b.n	800c1fa <_calloc_r+0x56>
 800c1cc:	1c2b      	adds	r3, r5, #0
 800c1ce:	1c0c      	adds	r4, r1, #0
 800c1d0:	b289      	uxth	r1, r1
 800c1d2:	b292      	uxth	r2, r2
 800c1d4:	434a      	muls	r2, r1
 800c1d6:	b2a1      	uxth	r1, r4
 800c1d8:	b29c      	uxth	r4, r3
 800c1da:	434c      	muls	r4, r1
 800c1dc:	0c13      	lsrs	r3, r2, #16
 800c1de:	18e4      	adds	r4, r4, r3
 800c1e0:	0c23      	lsrs	r3, r4, #16
 800c1e2:	d107      	bne.n	800c1f4 <_calloc_r+0x50>
 800c1e4:	0424      	lsls	r4, r4, #16
 800c1e6:	b292      	uxth	r2, r2
 800c1e8:	4314      	orrs	r4, r2
 800c1ea:	e7e5      	b.n	800c1b8 <_calloc_r+0x14>
 800c1ec:	2d00      	cmp	r5, #0
 800c1ee:	d101      	bne.n	800c1f4 <_calloc_r+0x50>
 800c1f0:	1c14      	adds	r4, r2, #0
 800c1f2:	e7ed      	b.n	800c1d0 <_calloc_r+0x2c>
 800c1f4:	230c      	movs	r3, #12
 800c1f6:	2500      	movs	r5, #0
 800c1f8:	6003      	str	r3, [r0, #0]
 800c1fa:	0028      	movs	r0, r5
 800c1fc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c200 <fiprintf>:
 800c200:	b40e      	push	{r1, r2, r3}
 800c202:	b517      	push	{r0, r1, r2, r4, lr}
 800c204:	4c05      	ldr	r4, [pc, #20]	; (800c21c <fiprintf+0x1c>)
 800c206:	ab05      	add	r3, sp, #20
 800c208:	cb04      	ldmia	r3!, {r2}
 800c20a:	0001      	movs	r1, r0
 800c20c:	6820      	ldr	r0, [r4, #0]
 800c20e:	9301      	str	r3, [sp, #4]
 800c210:	f000 f834 	bl	800c27c <_vfiprintf_r>
 800c214:	bc1e      	pop	{r1, r2, r3, r4}
 800c216:	bc08      	pop	{r3}
 800c218:	b003      	add	sp, #12
 800c21a:	4718      	bx	r3
 800c21c:	2000022c 	.word	0x2000022c

0800c220 <abort>:
 800c220:	2006      	movs	r0, #6
 800c222:	b510      	push	{r4, lr}
 800c224:	f000 f970 	bl	800c508 <raise>
 800c228:	2001      	movs	r0, #1
 800c22a:	f000 f995 	bl	800c558 <_exit>

0800c22e <__sfputc_r>:
 800c22e:	6893      	ldr	r3, [r2, #8]
 800c230:	b510      	push	{r4, lr}
 800c232:	3b01      	subs	r3, #1
 800c234:	6093      	str	r3, [r2, #8]
 800c236:	2b00      	cmp	r3, #0
 800c238:	da04      	bge.n	800c244 <__sfputc_r+0x16>
 800c23a:	6994      	ldr	r4, [r2, #24]
 800c23c:	42a3      	cmp	r3, r4
 800c23e:	db07      	blt.n	800c250 <__sfputc_r+0x22>
 800c240:	290a      	cmp	r1, #10
 800c242:	d005      	beq.n	800c250 <__sfputc_r+0x22>
 800c244:	6813      	ldr	r3, [r2, #0]
 800c246:	1c58      	adds	r0, r3, #1
 800c248:	6010      	str	r0, [r2, #0]
 800c24a:	7019      	strb	r1, [r3, #0]
 800c24c:	0008      	movs	r0, r1
 800c24e:	bd10      	pop	{r4, pc}
 800c250:	f7fe facc 	bl	800a7ec <__swbuf_r>
 800c254:	0001      	movs	r1, r0
 800c256:	e7f9      	b.n	800c24c <__sfputc_r+0x1e>

0800c258 <__sfputs_r>:
 800c258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c25a:	0006      	movs	r6, r0
 800c25c:	000f      	movs	r7, r1
 800c25e:	0014      	movs	r4, r2
 800c260:	18d5      	adds	r5, r2, r3
 800c262:	42ac      	cmp	r4, r5
 800c264:	d101      	bne.n	800c26a <__sfputs_r+0x12>
 800c266:	2000      	movs	r0, #0
 800c268:	e007      	b.n	800c27a <__sfputs_r+0x22>
 800c26a:	7821      	ldrb	r1, [r4, #0]
 800c26c:	003a      	movs	r2, r7
 800c26e:	0030      	movs	r0, r6
 800c270:	f7ff ffdd 	bl	800c22e <__sfputc_r>
 800c274:	3401      	adds	r4, #1
 800c276:	1c43      	adds	r3, r0, #1
 800c278:	d1f3      	bne.n	800c262 <__sfputs_r+0xa>
 800c27a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800c27c <_vfiprintf_r>:
 800c27c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c27e:	b0a1      	sub	sp, #132	; 0x84
 800c280:	000f      	movs	r7, r1
 800c282:	0015      	movs	r5, r2
 800c284:	001e      	movs	r6, r3
 800c286:	9003      	str	r0, [sp, #12]
 800c288:	2800      	cmp	r0, #0
 800c28a:	d004      	beq.n	800c296 <_vfiprintf_r+0x1a>
 800c28c:	6a03      	ldr	r3, [r0, #32]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d101      	bne.n	800c296 <_vfiprintf_r+0x1a>
 800c292:	f7fe f9cb 	bl	800a62c <__sinit>
 800c296:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c298:	07db      	lsls	r3, r3, #31
 800c29a:	d405      	bmi.n	800c2a8 <_vfiprintf_r+0x2c>
 800c29c:	89bb      	ldrh	r3, [r7, #12]
 800c29e:	059b      	lsls	r3, r3, #22
 800c2a0:	d402      	bmi.n	800c2a8 <_vfiprintf_r+0x2c>
 800c2a2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c2a4:	f7fe fbfb 	bl	800aa9e <__retarget_lock_acquire_recursive>
 800c2a8:	89bb      	ldrh	r3, [r7, #12]
 800c2aa:	071b      	lsls	r3, r3, #28
 800c2ac:	d502      	bpl.n	800c2b4 <_vfiprintf_r+0x38>
 800c2ae:	693b      	ldr	r3, [r7, #16]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d113      	bne.n	800c2dc <_vfiprintf_r+0x60>
 800c2b4:	0039      	movs	r1, r7
 800c2b6:	9803      	ldr	r0, [sp, #12]
 800c2b8:	f7fe fada 	bl	800a870 <__swsetup_r>
 800c2bc:	2800      	cmp	r0, #0
 800c2be:	d00d      	beq.n	800c2dc <_vfiprintf_r+0x60>
 800c2c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c2c2:	07db      	lsls	r3, r3, #31
 800c2c4:	d503      	bpl.n	800c2ce <_vfiprintf_r+0x52>
 800c2c6:	2001      	movs	r0, #1
 800c2c8:	4240      	negs	r0, r0
 800c2ca:	b021      	add	sp, #132	; 0x84
 800c2cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2ce:	89bb      	ldrh	r3, [r7, #12]
 800c2d0:	059b      	lsls	r3, r3, #22
 800c2d2:	d4f8      	bmi.n	800c2c6 <_vfiprintf_r+0x4a>
 800c2d4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c2d6:	f7fe fbe3 	bl	800aaa0 <__retarget_lock_release_recursive>
 800c2da:	e7f4      	b.n	800c2c6 <_vfiprintf_r+0x4a>
 800c2dc:	2300      	movs	r3, #0
 800c2de:	ac08      	add	r4, sp, #32
 800c2e0:	6163      	str	r3, [r4, #20]
 800c2e2:	3320      	adds	r3, #32
 800c2e4:	7663      	strb	r3, [r4, #25]
 800c2e6:	3310      	adds	r3, #16
 800c2e8:	76a3      	strb	r3, [r4, #26]
 800c2ea:	9607      	str	r6, [sp, #28]
 800c2ec:	002e      	movs	r6, r5
 800c2ee:	7833      	ldrb	r3, [r6, #0]
 800c2f0:	2b00      	cmp	r3, #0
 800c2f2:	d001      	beq.n	800c2f8 <_vfiprintf_r+0x7c>
 800c2f4:	2b25      	cmp	r3, #37	; 0x25
 800c2f6:	d148      	bne.n	800c38a <_vfiprintf_r+0x10e>
 800c2f8:	1b73      	subs	r3, r6, r5
 800c2fa:	9305      	str	r3, [sp, #20]
 800c2fc:	42ae      	cmp	r6, r5
 800c2fe:	d00b      	beq.n	800c318 <_vfiprintf_r+0x9c>
 800c300:	002a      	movs	r2, r5
 800c302:	0039      	movs	r1, r7
 800c304:	9803      	ldr	r0, [sp, #12]
 800c306:	f7ff ffa7 	bl	800c258 <__sfputs_r>
 800c30a:	3001      	adds	r0, #1
 800c30c:	d100      	bne.n	800c310 <_vfiprintf_r+0x94>
 800c30e:	e0af      	b.n	800c470 <_vfiprintf_r+0x1f4>
 800c310:	6963      	ldr	r3, [r4, #20]
 800c312:	9a05      	ldr	r2, [sp, #20]
 800c314:	189b      	adds	r3, r3, r2
 800c316:	6163      	str	r3, [r4, #20]
 800c318:	7833      	ldrb	r3, [r6, #0]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d100      	bne.n	800c320 <_vfiprintf_r+0xa4>
 800c31e:	e0a7      	b.n	800c470 <_vfiprintf_r+0x1f4>
 800c320:	2201      	movs	r2, #1
 800c322:	2300      	movs	r3, #0
 800c324:	4252      	negs	r2, r2
 800c326:	6062      	str	r2, [r4, #4]
 800c328:	a904      	add	r1, sp, #16
 800c32a:	3254      	adds	r2, #84	; 0x54
 800c32c:	1852      	adds	r2, r2, r1
 800c32e:	1c75      	adds	r5, r6, #1
 800c330:	6023      	str	r3, [r4, #0]
 800c332:	60e3      	str	r3, [r4, #12]
 800c334:	60a3      	str	r3, [r4, #8]
 800c336:	7013      	strb	r3, [r2, #0]
 800c338:	65a3      	str	r3, [r4, #88]	; 0x58
 800c33a:	4b59      	ldr	r3, [pc, #356]	; (800c4a0 <_vfiprintf_r+0x224>)
 800c33c:	2205      	movs	r2, #5
 800c33e:	0018      	movs	r0, r3
 800c340:	7829      	ldrb	r1, [r5, #0]
 800c342:	9305      	str	r3, [sp, #20]
 800c344:	f7ff ff04 	bl	800c150 <memchr>
 800c348:	1c6e      	adds	r6, r5, #1
 800c34a:	2800      	cmp	r0, #0
 800c34c:	d11f      	bne.n	800c38e <_vfiprintf_r+0x112>
 800c34e:	6822      	ldr	r2, [r4, #0]
 800c350:	06d3      	lsls	r3, r2, #27
 800c352:	d504      	bpl.n	800c35e <_vfiprintf_r+0xe2>
 800c354:	2353      	movs	r3, #83	; 0x53
 800c356:	a904      	add	r1, sp, #16
 800c358:	185b      	adds	r3, r3, r1
 800c35a:	2120      	movs	r1, #32
 800c35c:	7019      	strb	r1, [r3, #0]
 800c35e:	0713      	lsls	r3, r2, #28
 800c360:	d504      	bpl.n	800c36c <_vfiprintf_r+0xf0>
 800c362:	2353      	movs	r3, #83	; 0x53
 800c364:	a904      	add	r1, sp, #16
 800c366:	185b      	adds	r3, r3, r1
 800c368:	212b      	movs	r1, #43	; 0x2b
 800c36a:	7019      	strb	r1, [r3, #0]
 800c36c:	782b      	ldrb	r3, [r5, #0]
 800c36e:	2b2a      	cmp	r3, #42	; 0x2a
 800c370:	d016      	beq.n	800c3a0 <_vfiprintf_r+0x124>
 800c372:	002e      	movs	r6, r5
 800c374:	2100      	movs	r1, #0
 800c376:	200a      	movs	r0, #10
 800c378:	68e3      	ldr	r3, [r4, #12]
 800c37a:	7832      	ldrb	r2, [r6, #0]
 800c37c:	1c75      	adds	r5, r6, #1
 800c37e:	3a30      	subs	r2, #48	; 0x30
 800c380:	2a09      	cmp	r2, #9
 800c382:	d94e      	bls.n	800c422 <_vfiprintf_r+0x1a6>
 800c384:	2900      	cmp	r1, #0
 800c386:	d111      	bne.n	800c3ac <_vfiprintf_r+0x130>
 800c388:	e017      	b.n	800c3ba <_vfiprintf_r+0x13e>
 800c38a:	3601      	adds	r6, #1
 800c38c:	e7af      	b.n	800c2ee <_vfiprintf_r+0x72>
 800c38e:	9b05      	ldr	r3, [sp, #20]
 800c390:	6822      	ldr	r2, [r4, #0]
 800c392:	1ac0      	subs	r0, r0, r3
 800c394:	2301      	movs	r3, #1
 800c396:	4083      	lsls	r3, r0
 800c398:	4313      	orrs	r3, r2
 800c39a:	0035      	movs	r5, r6
 800c39c:	6023      	str	r3, [r4, #0]
 800c39e:	e7cc      	b.n	800c33a <_vfiprintf_r+0xbe>
 800c3a0:	9b07      	ldr	r3, [sp, #28]
 800c3a2:	1d19      	adds	r1, r3, #4
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	9107      	str	r1, [sp, #28]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	db01      	blt.n	800c3b0 <_vfiprintf_r+0x134>
 800c3ac:	930b      	str	r3, [sp, #44]	; 0x2c
 800c3ae:	e004      	b.n	800c3ba <_vfiprintf_r+0x13e>
 800c3b0:	425b      	negs	r3, r3
 800c3b2:	60e3      	str	r3, [r4, #12]
 800c3b4:	2302      	movs	r3, #2
 800c3b6:	4313      	orrs	r3, r2
 800c3b8:	6023      	str	r3, [r4, #0]
 800c3ba:	7833      	ldrb	r3, [r6, #0]
 800c3bc:	2b2e      	cmp	r3, #46	; 0x2e
 800c3be:	d10a      	bne.n	800c3d6 <_vfiprintf_r+0x15a>
 800c3c0:	7873      	ldrb	r3, [r6, #1]
 800c3c2:	2b2a      	cmp	r3, #42	; 0x2a
 800c3c4:	d135      	bne.n	800c432 <_vfiprintf_r+0x1b6>
 800c3c6:	9b07      	ldr	r3, [sp, #28]
 800c3c8:	3602      	adds	r6, #2
 800c3ca:	1d1a      	adds	r2, r3, #4
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	9207      	str	r2, [sp, #28]
 800c3d0:	2b00      	cmp	r3, #0
 800c3d2:	db2b      	blt.n	800c42c <_vfiprintf_r+0x1b0>
 800c3d4:	9309      	str	r3, [sp, #36]	; 0x24
 800c3d6:	4d33      	ldr	r5, [pc, #204]	; (800c4a4 <_vfiprintf_r+0x228>)
 800c3d8:	2203      	movs	r2, #3
 800c3da:	0028      	movs	r0, r5
 800c3dc:	7831      	ldrb	r1, [r6, #0]
 800c3de:	f7ff feb7 	bl	800c150 <memchr>
 800c3e2:	2800      	cmp	r0, #0
 800c3e4:	d006      	beq.n	800c3f4 <_vfiprintf_r+0x178>
 800c3e6:	2340      	movs	r3, #64	; 0x40
 800c3e8:	1b40      	subs	r0, r0, r5
 800c3ea:	4083      	lsls	r3, r0
 800c3ec:	6822      	ldr	r2, [r4, #0]
 800c3ee:	3601      	adds	r6, #1
 800c3f0:	4313      	orrs	r3, r2
 800c3f2:	6023      	str	r3, [r4, #0]
 800c3f4:	7831      	ldrb	r1, [r6, #0]
 800c3f6:	2206      	movs	r2, #6
 800c3f8:	482b      	ldr	r0, [pc, #172]	; (800c4a8 <_vfiprintf_r+0x22c>)
 800c3fa:	1c75      	adds	r5, r6, #1
 800c3fc:	7621      	strb	r1, [r4, #24]
 800c3fe:	f7ff fea7 	bl	800c150 <memchr>
 800c402:	2800      	cmp	r0, #0
 800c404:	d043      	beq.n	800c48e <_vfiprintf_r+0x212>
 800c406:	4b29      	ldr	r3, [pc, #164]	; (800c4ac <_vfiprintf_r+0x230>)
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d125      	bne.n	800c458 <_vfiprintf_r+0x1dc>
 800c40c:	2207      	movs	r2, #7
 800c40e:	9b07      	ldr	r3, [sp, #28]
 800c410:	3307      	adds	r3, #7
 800c412:	4393      	bics	r3, r2
 800c414:	3308      	adds	r3, #8
 800c416:	9307      	str	r3, [sp, #28]
 800c418:	6963      	ldr	r3, [r4, #20]
 800c41a:	9a04      	ldr	r2, [sp, #16]
 800c41c:	189b      	adds	r3, r3, r2
 800c41e:	6163      	str	r3, [r4, #20]
 800c420:	e764      	b.n	800c2ec <_vfiprintf_r+0x70>
 800c422:	4343      	muls	r3, r0
 800c424:	002e      	movs	r6, r5
 800c426:	2101      	movs	r1, #1
 800c428:	189b      	adds	r3, r3, r2
 800c42a:	e7a6      	b.n	800c37a <_vfiprintf_r+0xfe>
 800c42c:	2301      	movs	r3, #1
 800c42e:	425b      	negs	r3, r3
 800c430:	e7d0      	b.n	800c3d4 <_vfiprintf_r+0x158>
 800c432:	2300      	movs	r3, #0
 800c434:	200a      	movs	r0, #10
 800c436:	001a      	movs	r2, r3
 800c438:	3601      	adds	r6, #1
 800c43a:	6063      	str	r3, [r4, #4]
 800c43c:	7831      	ldrb	r1, [r6, #0]
 800c43e:	1c75      	adds	r5, r6, #1
 800c440:	3930      	subs	r1, #48	; 0x30
 800c442:	2909      	cmp	r1, #9
 800c444:	d903      	bls.n	800c44e <_vfiprintf_r+0x1d2>
 800c446:	2b00      	cmp	r3, #0
 800c448:	d0c5      	beq.n	800c3d6 <_vfiprintf_r+0x15a>
 800c44a:	9209      	str	r2, [sp, #36]	; 0x24
 800c44c:	e7c3      	b.n	800c3d6 <_vfiprintf_r+0x15a>
 800c44e:	4342      	muls	r2, r0
 800c450:	002e      	movs	r6, r5
 800c452:	2301      	movs	r3, #1
 800c454:	1852      	adds	r2, r2, r1
 800c456:	e7f1      	b.n	800c43c <_vfiprintf_r+0x1c0>
 800c458:	aa07      	add	r2, sp, #28
 800c45a:	9200      	str	r2, [sp, #0]
 800c45c:	0021      	movs	r1, r4
 800c45e:	003a      	movs	r2, r7
 800c460:	4b13      	ldr	r3, [pc, #76]	; (800c4b0 <_vfiprintf_r+0x234>)
 800c462:	9803      	ldr	r0, [sp, #12]
 800c464:	e000      	b.n	800c468 <_vfiprintf_r+0x1ec>
 800c466:	bf00      	nop
 800c468:	9004      	str	r0, [sp, #16]
 800c46a:	9b04      	ldr	r3, [sp, #16]
 800c46c:	3301      	adds	r3, #1
 800c46e:	d1d3      	bne.n	800c418 <_vfiprintf_r+0x19c>
 800c470:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c472:	07db      	lsls	r3, r3, #31
 800c474:	d405      	bmi.n	800c482 <_vfiprintf_r+0x206>
 800c476:	89bb      	ldrh	r3, [r7, #12]
 800c478:	059b      	lsls	r3, r3, #22
 800c47a:	d402      	bmi.n	800c482 <_vfiprintf_r+0x206>
 800c47c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800c47e:	f7fe fb0f 	bl	800aaa0 <__retarget_lock_release_recursive>
 800c482:	89bb      	ldrh	r3, [r7, #12]
 800c484:	065b      	lsls	r3, r3, #25
 800c486:	d500      	bpl.n	800c48a <_vfiprintf_r+0x20e>
 800c488:	e71d      	b.n	800c2c6 <_vfiprintf_r+0x4a>
 800c48a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800c48c:	e71d      	b.n	800c2ca <_vfiprintf_r+0x4e>
 800c48e:	aa07      	add	r2, sp, #28
 800c490:	9200      	str	r2, [sp, #0]
 800c492:	0021      	movs	r1, r4
 800c494:	003a      	movs	r2, r7
 800c496:	4b06      	ldr	r3, [pc, #24]	; (800c4b0 <_vfiprintf_r+0x234>)
 800c498:	9803      	ldr	r0, [sp, #12]
 800c49a:	f7ff fc09 	bl	800bcb0 <_printf_i>
 800c49e:	e7e3      	b.n	800c468 <_vfiprintf_r+0x1ec>
 800c4a0:	0800cc4a 	.word	0x0800cc4a
 800c4a4:	0800cc50 	.word	0x0800cc50
 800c4a8:	0800cc54 	.word	0x0800cc54
 800c4ac:	00000000 	.word	0x00000000
 800c4b0:	0800c259 	.word	0x0800c259

0800c4b4 <_raise_r>:
 800c4b4:	b570      	push	{r4, r5, r6, lr}
 800c4b6:	0004      	movs	r4, r0
 800c4b8:	000d      	movs	r5, r1
 800c4ba:	291f      	cmp	r1, #31
 800c4bc:	d904      	bls.n	800c4c8 <_raise_r+0x14>
 800c4be:	2316      	movs	r3, #22
 800c4c0:	6003      	str	r3, [r0, #0]
 800c4c2:	2001      	movs	r0, #1
 800c4c4:	4240      	negs	r0, r0
 800c4c6:	bd70      	pop	{r4, r5, r6, pc}
 800c4c8:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d004      	beq.n	800c4d8 <_raise_r+0x24>
 800c4ce:	008a      	lsls	r2, r1, #2
 800c4d0:	189b      	adds	r3, r3, r2
 800c4d2:	681a      	ldr	r2, [r3, #0]
 800c4d4:	2a00      	cmp	r2, #0
 800c4d6:	d108      	bne.n	800c4ea <_raise_r+0x36>
 800c4d8:	0020      	movs	r0, r4
 800c4da:	f000 f831 	bl	800c540 <_getpid_r>
 800c4de:	002a      	movs	r2, r5
 800c4e0:	0001      	movs	r1, r0
 800c4e2:	0020      	movs	r0, r4
 800c4e4:	f000 f81a 	bl	800c51c <_kill_r>
 800c4e8:	e7ed      	b.n	800c4c6 <_raise_r+0x12>
 800c4ea:	2000      	movs	r0, #0
 800c4ec:	2a01      	cmp	r2, #1
 800c4ee:	d0ea      	beq.n	800c4c6 <_raise_r+0x12>
 800c4f0:	1c51      	adds	r1, r2, #1
 800c4f2:	d103      	bne.n	800c4fc <_raise_r+0x48>
 800c4f4:	2316      	movs	r3, #22
 800c4f6:	3001      	adds	r0, #1
 800c4f8:	6023      	str	r3, [r4, #0]
 800c4fa:	e7e4      	b.n	800c4c6 <_raise_r+0x12>
 800c4fc:	2400      	movs	r4, #0
 800c4fe:	0028      	movs	r0, r5
 800c500:	601c      	str	r4, [r3, #0]
 800c502:	4790      	blx	r2
 800c504:	0020      	movs	r0, r4
 800c506:	e7de      	b.n	800c4c6 <_raise_r+0x12>

0800c508 <raise>:
 800c508:	b510      	push	{r4, lr}
 800c50a:	4b03      	ldr	r3, [pc, #12]	; (800c518 <raise+0x10>)
 800c50c:	0001      	movs	r1, r0
 800c50e:	6818      	ldr	r0, [r3, #0]
 800c510:	f7ff ffd0 	bl	800c4b4 <_raise_r>
 800c514:	bd10      	pop	{r4, pc}
 800c516:	46c0      	nop			; (mov r8, r8)
 800c518:	2000022c 	.word	0x2000022c

0800c51c <_kill_r>:
 800c51c:	2300      	movs	r3, #0
 800c51e:	b570      	push	{r4, r5, r6, lr}
 800c520:	4d06      	ldr	r5, [pc, #24]	; (800c53c <_kill_r+0x20>)
 800c522:	0004      	movs	r4, r0
 800c524:	0008      	movs	r0, r1
 800c526:	0011      	movs	r1, r2
 800c528:	602b      	str	r3, [r5, #0]
 800c52a:	f000 f80d 	bl	800c548 <_kill>
 800c52e:	1c43      	adds	r3, r0, #1
 800c530:	d103      	bne.n	800c53a <_kill_r+0x1e>
 800c532:	682b      	ldr	r3, [r5, #0]
 800c534:	2b00      	cmp	r3, #0
 800c536:	d000      	beq.n	800c53a <_kill_r+0x1e>
 800c538:	6023      	str	r3, [r4, #0]
 800c53a:	bd70      	pop	{r4, r5, r6, pc}
 800c53c:	20000a1c 	.word	0x20000a1c

0800c540 <_getpid_r>:
 800c540:	b510      	push	{r4, lr}
 800c542:	f7fc ff0d 	bl	8009360 <_getpid>
 800c546:	bd10      	pop	{r4, pc}

0800c548 <_kill>:
 800c548:	2258      	movs	r2, #88	; 0x58
 800c54a:	2001      	movs	r0, #1
 800c54c:	4b01      	ldr	r3, [pc, #4]	; (800c554 <_kill+0xc>)
 800c54e:	4240      	negs	r0, r0
 800c550:	601a      	str	r2, [r3, #0]
 800c552:	4770      	bx	lr
 800c554:	20000a1c 	.word	0x20000a1c

0800c558 <_exit>:
 800c558:	e7fe      	b.n	800c558 <_exit>
	...

0800c55c <_init>:
 800c55c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c55e:	46c0      	nop			; (mov r8, r8)
 800c560:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c562:	bc08      	pop	{r3}
 800c564:	469e      	mov	lr, r3
 800c566:	4770      	bx	lr

0800c568 <_fini>:
 800c568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c56a:	46c0      	nop			; (mov r8, r8)
 800c56c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c56e:	bc08      	pop	{r3}
 800c570:	469e      	mov	lr, r3
 800c572:	4770      	bx	lr
