{
 "Device" : "GW2AR-18C",
 "Files" : [
  {
   "Path" : "C:/proj_gowin/special20k/src/K580/k580vi53.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/K580/k580wm80a.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/K580/vm80a.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/clockdiv.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/gowin_dpb/t20k_vmemDP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/gowin_prom/GSrom_test.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/gowin_prom/rom_gs105b.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/gowin_rpll/t20_sdram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/gowin_rpll/t20k_hdmi.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/gowin_sdpb/t20k_vmem.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/gowin_sp/t20k_mem.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/gowin_sp/t20k_romram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/hdmi/audio_clock_regeneration_packet.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/hdmi/audio_info_frame.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/hdmi/audio_sample_packet.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/hdmi/auxiliary_video_information_info_frame.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/hdmi/hdmi.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/hdmi/packet_assembler.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/hdmi/packet_picker.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/hdmi/serializer.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/hdmi/source_product_description_info_frame.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/hdmi/tmds_channel.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/ps2kbd/b2m_kbd.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/sdram/memory.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/sdram/sdram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/sound/gensnd.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/top_level.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/uart/uart_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/uart/uart_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/proj_gowin/special20k/src/usd_card.v",
   "Type" : "verilog"
  },
  {
   "Library" : "work",
   "Path" : "C:/proj_gowin/special20k/src/t80se/T80.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/proj_gowin/special20k/src/t80se/T80_ALU.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/proj_gowin/special20k/src/t80se/T80_MCode.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/proj_gowin/special20k/src/t80se/T80_Reg.vhd",
   "Type" : "vhdl"
  },
  {
   "Library" : "work",
   "Path" : "C:/proj_gowin/special20k/src/t80se/T80a.vhd",
   "Type" : "vhdl"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/proj_gowin/special20k/impl/temp/rtl_parser.result",
 "Top" : "top_level",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}