#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Mar  6 15:13:52 2020
# Process ID: 26628
# Current directory: C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33344 C:\Users\mjrbr\OneDrive\Cal Poly\Winter 2020\CPE 233\Group Folder\Lab 6\Modules\Otter_MCU\Otter_MCU.xpr
# Log file: C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/vivado.log
# Journal file: C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 759.180 ; gain = 108.758
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'otter_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim/otter_memory.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj otter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Adder_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Adder_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Cond_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Branch_Cond_Gen
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Cond_Gen.v:37]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Cond_Gen.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Immed_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Immed_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Otter_MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Otter_MCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v:33]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v:35]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module n_bit_4t1_MUX
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v:41]
WARNING: [VRFC 10-3380] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_FSM_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/otter_memory_v1_05.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/reg_file_v_1_00.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim'
"xelab -wto e28c17d3fcc347078fff0b0a6dad6e43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_behav xil_defaultlib.otter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e28c17d3fcc347078fff0b0a6dad6e43 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot otter_tb_behav xil_defaultlib.otter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.n_bit_4t1_MUX(n=32)
Compiling module xil_defaultlib.PC(n=32)
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.Immed_Gen
Compiling module xil_defaultlib.Branch_Adder_Gen
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Branch_Cond_Gen
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.Otter_MCU
Compiling module xil_defaultlib.otter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot otter_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/mjrbr/OneDrive/Cal -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "C:/Users/mjrbr/OneDrive/Cal" line 1)
INFO: [Common 17-206] Exiting Webtalk at Fri Mar  6 18:22:26 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "otter_tb_behav -key {Behavioral:sim_1:Functional:otter_tb} -tclbatch {otter_tb.tcl} -view {C:/Users/mjrbr/Limited_Otter_MCU/otter_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/mjrbr/Limited_Otter_MCU/otter_tb_behav.wcfg
source otter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'otter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 827.070 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: OTTER_Wrapper
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-6901] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Cond_Gen.v:37]
WARNING: [Synth 8-6901] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Cond_Gen.v:38]
WARNING: [Synth 8-6901] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v:33]
WARNING: [Synth 8-6901] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v:35]
WARNING: [Synth 8-6901] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v:35]
WARNING: [Synth 8-6901] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v:36]
WARNING: [Synth 8-6901] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v:41]
WARNING: [Synth 8-6901] identifier 'n' is used before its declaration [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v:42]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1338.188 ; gain = 230.215
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'OTTER_Wrapper' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/OTTER_Wrapper_v1_04.sv:15]
	Parameter SWITCHES_AD bound to: 285212672 - type: integer 
	Parameter LEDS_AD bound to: 285736960 - type: integer 
	Parameter SSEG_AD bound to: 285999104 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Otter_MCU' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Otter_MCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'n_bit_4t1_MUX' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v:39]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v:48]
INFO: [Synth 8-6155] done synthesizing module 'n_bit_4t1_MUX' (1#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n_bit_4t1_MUX.v:39]
INFO: [Synth 8-6157] synthesizing module 'PC' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v:32]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/PC.v:32]
WARNING: [Synth 8-7023] instance 'RF_MUX_OTTER' of module 'n_bit_4t1_MUX' has 6 connections declared, but only 5 given [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Otter_MCU.v:90]
INFO: [Synth 8-6157] synthesizing module 'Memory' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/otter_memory_v1_05.sv:46]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "{distributed | block}" *) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/otter_memory_v1_05.sv:68]
INFO: [Synth 8-3876] $readmem data file 'otter_memory.mem' is read successfully [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/otter_memory_v1_05.sv:71]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/otter_memory_v1_05.sv:93]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
INFO: [Synth 8-6155] done synthesizing module 'Memory' (3#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/otter_memory_v1_05.sv:46]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/reg_file_v_1_00.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (4#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/reg_file_v_1_00.sv:33]
INFO: [Synth 8-6157] synthesizing module 'Immed_Gen' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Immed_Gen.v:31]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Immed_Gen' (5#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Immed_Gen.v:31]
INFO: [Synth 8-6157] synthesizing module 'Branch_Adder_Gen' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Adder_Gen.v:35]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Branch_Adder_Gen' (6#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Adder_Gen.v:35]
INFO: [Synth 8-6157] synthesizing module 'mux_2t1_nb' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v:33]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_2t1_nb' (7#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/n-bit 2 to 1 MUX.v:33]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/ALU.sv:30]
WARNING: [Synth 8-567] referenced signal 'ALU_OP' should be on the sensitivity list [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/ALU.sv:55]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (8#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/ALU.sv:30]
INFO: [Synth 8-6157] synthesizing module 'Branch_Cond_Gen' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Cond_Gen.v:29]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Branch_Cond_Gen' (9#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Branch_Cond_Gen.v:29]
INFO: [Synth 8-6157] synthesizing module 'CU_DCDR' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv:37]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv:128]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'CU_DCDR' (10#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_Decoder_full.sv:37]
INFO: [Synth 8-6157] synthesizing module 'CU_FSM' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_FSM_full.sv:36]
INFO: [Synth 8-6155] done synthesizing module 'CU_FSM' (11#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CU_FSM_full.sv:36]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
INFO: [Synth 8-6155] done synthesizing module 'Otter_MCU' (12#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/Otter_MCU.v:23]
INFO: [Synth 8-6157] synthesizing module 'SevSegDisp' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/SevSegDisp.sv:23]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/BCD.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (13#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/BCD.sv:18]
INFO: [Synth 8-6157] synthesizing module 'CathodeDriver' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CathodeDriver.sv:22]
INFO: [Synth 8-226] default block is never used [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CathodeDriver.sv:46]
INFO: [Synth 8-226] default block is never used [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CathodeDriver.sv:49]
INFO: [Synth 8-226] default block is never used [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CathodeDriver.sv:71]
INFO: [Synth 8-226] default block is never used [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CathodeDriver.sv:93]
INFO: [Synth 8-226] default block is never used [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CathodeDriver.sv:115]
INFO: [Synth 8-6155] done synthesizing module 'CathodeDriver' (14#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CathodeDriver.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'SevSegDisp' (15#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/SevSegDisp.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debounce_one_shot' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/debounce_one_shot.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'debounce_one_shot' (16#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/debounce_one_shot.sv:24]
INFO: [Synth 8-6157] synthesizing module 'CLK_DIV_FS' [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CLK_DIV_FS.v:5]
INFO: [Synth 8-6155] done synthesizing module 'CLK_DIV_FS' (17#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/CLK_DIV_FS.v:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/OTTER_Wrapper_v1_04.sv:86]
INFO: [Synth 8-5772] Detected attribute (* ram_decomp = "power" *) on RAM memory_reg 
INFO: [Synth 8-6155] done synthesizing module 'OTTER_Wrapper' (18#1) [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/sources_1/new/OTTER_Wrapper_v1_04.sv:15]
WARNING: [Synth 8-3331] design CU_FSM has unconnected port intr
WARNING: [Synth 8-3331] design CU_DCDR has unconnected port func7[6]
WARNING: [Synth 8-3331] design CU_DCDR has unconnected port func7[4]
WARNING: [Synth 8-3331] design CU_DCDR has unconnected port func7[3]
WARNING: [Synth 8-3331] design CU_DCDR has unconnected port func7[2]
WARNING: [Synth 8-3331] design CU_DCDR has unconnected port func7[1]
WARNING: [Synth 8-3331] design CU_DCDR has unconnected port func7[0]
WARNING: [Synth 8-3331] design Immed_Gen has unconnected port ir[6]
WARNING: [Synth 8-3331] design Immed_Gen has unconnected port ir[5]
WARNING: [Synth 8-3331] design Immed_Gen has unconnected port ir[4]
WARNING: [Synth 8-3331] design Immed_Gen has unconnected port ir[3]
WARNING: [Synth 8-3331] design Immed_Gen has unconnected port ir[2]
WARNING: [Synth 8-3331] design Immed_Gen has unconnected port ir[1]
WARNING: [Synth 8-3331] design Immed_Gen has unconnected port ir[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1404.914 ; gain = 296.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1404.914 ; gain = 296.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1404.914 ; gain = 296.941
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1404.914 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/constrs_1/new/cnst.xdc]
Finished Parsing XDC File [C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.srcs/constrs_1/new/cnst.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1513.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1524.168 ; gain = 416.195
55 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1524.168 ; gain = 664.945
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-21:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1536.648 ; gain = 2.813
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AB505AA
set_property PROGRAM.FILE {C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/mjrbr/OneDrive/Cal Poly/Winter 2020/CPE 233/Group Folder/Lab 6/Modules/Otter_MCU/Otter_MCU.runs/impl_1/OTTER_Wrapper.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AB505AA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  7 22:13:14 2020...
