INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider/src/divider_32_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32_20
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/divider/sim/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_najnow/src/delay_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_module
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_najnow/src/delay_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_one
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_najnow/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/rgb2ycbcr_najnow/sim/rgb2ycbcr_najnow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_najnow
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/new/acum_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register10
INFO: [VRFC 10-311] analyzing module acum_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/new/binarization.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binarization
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/new/centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/circle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module circle
INFO: [VRFC 10-2458] undeclared symbol mask, assumed default net type wire [D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/circle.v:93]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/hdmi_vga_zybo/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/src/delay_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_module
WARNING: [VRFC 10-3609] overwriting previous definition of module 'delay_module' [D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/src/delay_module.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/src/delay_one.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_one
WARNING: [VRFC 10-3609] overwriting previous definition of module 'delay_one' [D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/src/delay_one.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/imports/hdmi_vga_zybo/hdmi_vga_zybo_src/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/imports/hdmi_vga_zybo/hdmi_vga_zybo_src/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/median5x5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module median5x5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/imports/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/imports/sources_1/imports/hdmi_vga_zybo/hdmi_vga_zybo_src/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
