Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Dec 19 16:43:11 2018
| Host         : Centropy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file GenerationGenerator_timing_summary_routed.rpt -rpx GenerationGenerator_timing_summary_routed.rpx
| Design       : GenerationGenerator
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 154 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.445        0.000                      0                  697        0.106        0.000                      0                  697        9.500        0.000                       0                   413  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.445        0.000                      0                  697        0.106        0.000                      0                  697        9.500        0.000                       0                   413  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.445ns  (required time - arrival time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.027ns (23.684%)  route 3.309ns (76.316%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          1.684     1.684    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X6Y6           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478     2.162 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/Q
                         net (fo=8, routed)           1.030     3.192    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg__0[4]
    SLICE_X8Y6           LUT4 (Prop_lut4_I1_O)        0.301     3.493 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_4/O
                         net (fo=1, routed)           0.450     3.943    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_4_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.124     4.067 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_2/O
                         net (fo=75, routed)          0.280     4.347    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_2_n_0
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.124     4.471 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_1/O
                         net (fo=64, routed)          1.549     6.020    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=412, unset)          1.555    21.555    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X4Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[33]/C
                         clock pessimism              0.115    21.670    
                         clock uncertainty           -0.035    21.635    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.169    21.466    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[33]
  -------------------------------------------------------------------
                         required time                         21.466    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 15.445    

Slack (MET) :             15.445ns  (required time - arrival time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.027ns (23.684%)  route 3.309ns (76.316%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          1.684     1.684    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X6Y6           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478     2.162 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/Q
                         net (fo=8, routed)           1.030     3.192    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg__0[4]
    SLICE_X8Y6           LUT4 (Prop_lut4_I1_O)        0.301     3.493 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_4/O
                         net (fo=1, routed)           0.450     3.943    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_4_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.124     4.067 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_2/O
                         net (fo=75, routed)          0.280     4.347    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_2_n_0
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.124     4.471 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_1/O
                         net (fo=64, routed)          1.549     6.020    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=412, unset)          1.555    21.555    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X4Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[45]/C
                         clock pessimism              0.115    21.670    
                         clock uncertainty           -0.035    21.635    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.169    21.466    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[45]
  -------------------------------------------------------------------
                         required time                         21.466    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 15.445    

Slack (MET) :             15.445ns  (required time - arrival time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.027ns (23.684%)  route 3.309ns (76.316%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          1.684     1.684    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X6Y6           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478     2.162 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/Q
                         net (fo=8, routed)           1.030     3.192    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg__0[4]
    SLICE_X8Y6           LUT4 (Prop_lut4_I1_O)        0.301     3.493 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_4/O
                         net (fo=1, routed)           0.450     3.943    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_4_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.124     4.067 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_2/O
                         net (fo=75, routed)          0.280     4.347    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_2_n_0
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.124     4.471 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_1/O
                         net (fo=64, routed)          1.549     6.020    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=412, unset)          1.555    21.555    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X4Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[46]/C
                         clock pessimism              0.115    21.670    
                         clock uncertainty           -0.035    21.635    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.169    21.466    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[46]
  -------------------------------------------------------------------
                         required time                         21.466    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 15.445    

Slack (MET) :             15.445ns  (required time - arrival time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.027ns (23.684%)  route 3.309ns (76.316%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          1.684     1.684    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X6Y6           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478     2.162 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/Q
                         net (fo=8, routed)           1.030     3.192    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg__0[4]
    SLICE_X8Y6           LUT4 (Prop_lut4_I1_O)        0.301     3.493 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_4/O
                         net (fo=1, routed)           0.450     3.943    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_4_n_0
    SLICE_X6Y5           LUT5 (Prop_lut5_I1_O)        0.124     4.067 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_2/O
                         net (fo=75, routed)          0.280     4.347    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188[6]_i_2_n_0
    SLICE_X6Y5           LUT2 (Prop_lut2_I0_O)        0.124     4.471 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_1/O
                         net (fo=64, routed)          1.549     6.020    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=412, unset)          1.555    21.555    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X4Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[62]/C
                         clock pessimism              0.115    21.670    
                         clock uncertainty           -0.035    21.635    
    SLICE_X4Y2           FDRE (Setup_fdre_C_CE)      -0.169    21.466    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[62]
  -------------------------------------------------------------------
                         required time                         21.466    
                         arrival time                          -6.020    
  -------------------------------------------------------------------
                         slack                                 15.445    

Slack (MET) :             15.468ns  (required time - arrival time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 1.273ns (28.527%)  route 3.189ns (71.473%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 21.504 - 20.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          1.685     1.685    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X6Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.478     2.163 r  grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg[4]/Q
                         net (fo=8, routed)           1.100     3.263    grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg__0[4]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.323     3.586 f  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[30]_i_2/O
                         net (fo=8, routed)           0.635     4.222    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[30]_i_2_n_0
    SLICE_X11Y1          LUT5 (Prop_lut5_I4_O)        0.348     4.570 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[63]_i_3/O
                         net (fo=33, routed)          1.454     6.023    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[63]_i_3_n_0
    SLICE_X15Y4          LUT4 (Prop_lut4_I1_O)        0.124     6.147 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[59]_i_1/O
                         net (fo=1, routed)           0.000     6.147    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[59]_i_1_n_0
    SLICE_X15Y4          FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=412, unset)          1.504    21.504    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X15Y4          FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[59]/C
                         clock pessimism              0.115    21.619    
                         clock uncertainty           -0.035    21.584    
    SLICE_X15Y4          FDRE (Setup_fdre_C_D)        0.032    21.616    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[59]
  -------------------------------------------------------------------
                         required time                         21.616    
                         arrival time                          -6.147    
  -------------------------------------------------------------------
                         slack                                 15.468    

Slack (MET) :             15.516ns  (required time - arrival time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.411ns  (logic 1.273ns (28.859%)  route 3.138ns (71.141%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          1.685     1.685    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X6Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.478     2.163 r  grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg[4]/Q
                         net (fo=8, routed)           1.100     3.263    grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg__0[4]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.323     3.586 f  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[30]_i_2/O
                         net (fo=8, routed)           0.635     4.222    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[30]_i_2_n_0
    SLICE_X11Y1          LUT5 (Prop_lut5_I4_O)        0.348     4.570 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[63]_i_3/O
                         net (fo=33, routed)          1.402     5.972    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[63]_i_3_n_0
    SLICE_X17Y4          LUT4 (Prop_lut4_I1_O)        0.124     6.096 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[32]_i_1/O
                         net (fo=1, routed)           0.000     6.096    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[32]_i_1_n_0
    SLICE_X17Y4          FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=412, unset)          1.503    21.503    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X17Y4          FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[32]/C
                         clock pessimism              0.115    21.618    
                         clock uncertainty           -0.035    21.583    
    SLICE_X17Y4          FDRE (Setup_fdre_C_D)        0.029    21.612    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[32]
  -------------------------------------------------------------------
                         required time                         21.612    
                         arrival time                          -6.096    
  -------------------------------------------------------------------
                         slack                                 15.516    

Slack (MET) :             15.520ns  (required time - arrival time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.273ns (28.872%)  route 3.136ns (71.128%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 21.503 - 20.000 ) 
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          1.685     1.685    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X6Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.478     2.163 r  grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg[4]/Q
                         net (fo=8, routed)           1.100     3.263    grp_GenerationGenerator_generateGeneration_fu_114/j1_reg_210_reg__0[4]
    SLICE_X6Y2           LUT4 (Prop_lut4_I2_O)        0.323     3.586 f  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[30]_i_2/O
                         net (fo=8, routed)           0.635     4.222    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[30]_i_2_n_0
    SLICE_X11Y1          LUT5 (Prop_lut5_I4_O)        0.348     4.570 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[63]_i_3/O
                         net (fo=33, routed)          1.400     5.970    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[63]_i_3_n_0
    SLICE_X17Y4          LUT4 (Prop_lut4_I1_O)        0.124     6.094 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[34]_i_1/O
                         net (fo=1, routed)           0.000     6.094    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[34]_i_1_n_0
    SLICE_X17Y4          FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=412, unset)          1.503    21.503    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X17Y4          FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[34]/C
                         clock pessimism              0.115    21.618    
                         clock uncertainty           -0.035    21.583    
    SLICE_X17Y4          FDRE (Setup_fdre_C_D)        0.031    21.614    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[34]
  -------------------------------------------------------------------
                         required time                         21.614    
                         arrival time                          -6.094    
  -------------------------------------------------------------------
                         slack                                 15.520    

Slack (MET) :             15.588ns  (required time - arrival time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.392ns  (logic 1.027ns (23.383%)  route 3.365ns (76.617%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          1.684     1.684    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X6Y6           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478     2.162 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/Q
                         net (fo=8, routed)           1.224     3.386    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg__0[4]
    SLICE_X6Y6           LUT4 (Prop_lut4_I2_O)        0.301     3.687 f  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[30]_i_2/O
                         net (fo=8, routed)           0.552     4.239    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[30]_i_2_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     4.363 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_3/O
                         net (fo=33, routed)          1.589     5.952    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_3_n_0
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.124     6.076 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[49]_i_1/O
                         net (fo=1, routed)           0.000     6.076    grp_GenerationGenerator_generateGeneration_fu_114/p_1_in[49]
    SLICE_X2Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=412, unset)          1.555    21.555    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X2Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[49]/C
                         clock pessimism              0.115    21.670    
                         clock uncertainty           -0.035    21.635    
    SLICE_X2Y2           FDRE (Setup_fdre_C_D)        0.029    21.664    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[49]
  -------------------------------------------------------------------
                         required time                         21.664    
                         arrival time                          -6.076    
  -------------------------------------------------------------------
                         slack                                 15.588    

Slack (MET) :             15.601ns  (required time - arrival time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.381ns  (logic 1.027ns (23.443%)  route 3.354ns (76.557%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          1.684     1.684    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X6Y6           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478     2.162 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/Q
                         net (fo=8, routed)           1.224     3.386    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg__0[4]
    SLICE_X6Y6           LUT4 (Prop_lut4_I2_O)        0.301     3.687 f  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[30]_i_2/O
                         net (fo=8, routed)           0.552     4.239    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[30]_i_2_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     4.363 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_3/O
                         net (fo=33, routed)          1.578     5.941    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_3_n_0
    SLICE_X2Y2           LUT4 (Prop_lut4_I0_O)        0.124     6.065 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[56]_i_1/O
                         net (fo=1, routed)           0.000     6.065    grp_GenerationGenerator_generateGeneration_fu_114/p_1_in[56]
    SLICE_X2Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=412, unset)          1.555    21.555    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X2Y2           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[56]/C
                         clock pessimism              0.115    21.670    
                         clock uncertainty           -0.035    21.635    
    SLICE_X2Y2           FDRE (Setup_fdre_C_D)        0.031    21.666    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[56]
  -------------------------------------------------------------------
                         required time                         21.666    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                 15.601    

Slack (MET) :             15.648ns  (required time - arrival time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 1.027ns (23.695%)  route 3.307ns (76.305%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 21.555 - 20.000 ) 
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          1.684     1.684    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X6Y6           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.478     2.162 r  grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg[4]/Q
                         net (fo=8, routed)           1.224     3.386    grp_GenerationGenerator_generateGeneration_fu_114/j_reg_188_reg__0[4]
    SLICE_X6Y6           LUT4 (Prop_lut4_I2_O)        0.301     3.687 f  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[30]_i_2/O
                         net (fo=8, routed)           0.552     4.239    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[30]_i_2_n_0
    SLICE_X4Y6           LUT5 (Prop_lut5_I4_O)        0.124     4.363 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_3/O
                         net (fo=33, routed)          1.531     5.894    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[63]_i_3_n_0
    SLICE_X3Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.018 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[31]_i_1/O
                         net (fo=1, routed)           0.000     6.018    grp_GenerationGenerator_generateGeneration_fu_114/p_1_in[31]
    SLICE_X3Y1           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
                                                      0.000    20.000 r  clk (IN)
                         net (fo=412, unset)          1.555    21.555    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X3Y1           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[31]/C
                         clock pessimism              0.115    21.670    
                         clock uncertainty           -0.035    21.635    
    SLICE_X3Y1           FDRE (Setup_fdre_C_D)        0.032    21.667    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[31]
  -------------------------------------------------------------------
                         required time                         21.667    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                 15.648    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.568     0.568    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X7Y0           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y0           FDRE (Prop_fdre_C_Q)         0.141     0.709 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323_reg[24]/Q
                         net (fo=1, routed)           0.056     0.765    grp_GenerationGenerator_generateGeneration_fu_114/val_V_3_reg_323[24]
    SLICE_X6Y0           LUT6 (Prop_lut6_I0_O)        0.045     0.810 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[24]_i_1/O
                         net (fo=1, routed)           0.000     0.810    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199[24]_i_1_n_0
    SLICE_X6Y0           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.836     0.836    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X6Y0           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[24]/C
                         clock pessimism             -0.252     0.584    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.120     0.704    grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.585     0.585    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X5Y7           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     0.726 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[13]/Q
                         net (fo=1, routed)           0.056     0.782    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328[13]
    SLICE_X4Y7           LUT6 (Prop_lut6_I4_O)        0.045     0.827 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[13]_i_1/O
                         net (fo=1, routed)           0.000     0.827    grp_GenerationGenerator_generateGeneration_fu_114/p_1_in[13]
    SLICE_X4Y7           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.853     0.853    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X4Y7           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[13]/C
                         clock pessimism             -0.252     0.601    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.120     0.721    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            generation_child1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.047%)  route 0.063ns (30.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.587     0.587    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X5Y1           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     0.728 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[36]/Q
                         net (fo=2, routed)           0.063     0.791    grp_GenerationGenerator_generateGeneration_fu_114_generation_child1[36]
    SLICE_X4Y1           FDRE                                         r  generation_child1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.855     0.855    clk
    SLICE_X4Y1           FDRE                                         r  generation_child1_reg[36]/C
                         clock pessimism             -0.252     0.603    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.076     0.679    generation_child1_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            generation_child1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.378%)  route 0.065ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.566     0.566    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X7Y7           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141     0.707 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[20]/Q
                         net (fo=2, routed)           0.065     0.772    grp_GenerationGenerator_generateGeneration_fu_114_generation_child1[20]
    SLICE_X6Y7           FDRE                                         r  generation_child1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.834     0.834    clk
    SLICE_X6Y7           FDRE                                         r  generation_child1_reg[20]/C
                         clock pessimism             -0.252     0.582    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.076     0.658    generation_child1_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.586     0.586    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X3Y4           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDRE (Prop_fdre_C_Q)         0.141     0.727 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[41]/Q
                         net (fo=1, routed)           0.057     0.784    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328[41]
    SLICE_X2Y4           LUT4 (Prop_lut4_I2_O)        0.045     0.829 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[41]_i_1/O
                         net (fo=1, routed)           0.000     0.829    grp_GenerationGenerator_generateGeneration_fu_114/p_1_in[41]
    SLICE_X2Y4           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.855     0.855    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X2Y4           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[41]/C
                         clock pessimism             -0.252     0.603    
    SLICE_X2Y4           FDRE (Hold_fdre_C_D)         0.092     0.695    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.180%)  route 0.113ns (37.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.566     0.566    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X7Y9           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.141     0.707 r  grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328_reg[4]/Q
                         net (fo=1, routed)           0.113     0.820    grp_GenerationGenerator_generateGeneration_fu_114/val_V_4_reg_328[4]
    SLICE_X8Y9           LUT6 (Prop_lut6_I4_O)        0.045     0.865 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177[4]_i_1/O
                         net (fo=1, routed)           0.000     0.865    grp_GenerationGenerator_generateGeneration_fu_114/p_1_in[4]
    SLICE_X8Y9           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.834     0.834    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X8Y9           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[4]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.120     0.720    grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            generation_child1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.784%)  route 0.126ns (47.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.566     0.566    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X7Y8           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.141     0.707 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[12]/Q
                         net (fo=2, routed)           0.126     0.833    grp_GenerationGenerator_generateGeneration_fu_114_generation_child1[12]
    SLICE_X8Y8           FDRE                                         r  generation_child1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.834     0.834    clk
    SLICE_X8Y8           FDRE                                         r  generation_child1_reg[12]/C
                         clock pessimism             -0.234     0.600    
    SLICE_X8Y8           FDRE (Hold_fdre_C_D)         0.076     0.676    generation_child1_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            generation_child1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.891%)  route 0.111ns (44.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.587     0.587    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X3Y1           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     0.728 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[35]/Q
                         net (fo=2, routed)           0.111     0.839    grp_GenerationGenerator_generateGeneration_fu_114_generation_child1[35]
    SLICE_X4Y1           FDRE                                         r  generation_child1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.855     0.855    clk
    SLICE_X4Y1           FDRE                                         r  generation_child1_reg[35]/C
                         clock pessimism             -0.252     0.603    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.076     0.679    generation_child1_reg[35]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            generation_child1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.670%)  route 0.112ns (44.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.587     0.587    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X3Y1           FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141     0.728 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_reg_177_reg[31]/Q
                         net (fo=2, routed)           0.112     0.840    grp_GenerationGenerator_generateGeneration_fu_114_generation_child1[31]
    SLICE_X4Y1           FDRE                                         r  generation_child1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.855     0.855    clk
    SLICE_X4Y1           FDRE                                         r  generation_child1_reg[31]/C
                         clock pessimism             -0.252     0.603    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.075     0.678    generation_child1_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            generation_child2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.567     0.567    grp_GenerationGenerator_generateGeneration_fu_114/clk
    SLICE_X11Y3          FDRE                                         r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  grp_GenerationGenerator_generateGeneration_fu_114/v_V_1_reg_199_reg[5]/Q
                         net (fo=2, routed)           0.121     0.829    grp_GenerationGenerator_generateGeneration_fu_114_generation_child2[5]
    SLICE_X11Y2          FDRE                                         r  generation_child2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=412, unset)          0.836     0.836    clk
    SLICE_X11Y2          FDRE                                         r  generation_child2_reg[5]/C
                         clock pessimism             -0.252     0.584    
    SLICE_X11Y2          FDRE (Hold_fdre_C_D)         0.076     0.660    generation_child2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y4  generatingDone_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y8  generation_child1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y6  generation_child1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y6  generation_child1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y8  generation_child1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y6  generation_child1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y6  generation_child1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y7  generation_child1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y7  generation_child1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y6  generation_child1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y4  generatingDone_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y8  generation_child1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y6  generation_child1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y6  generation_child1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y8  generation_child1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y6  generation_child1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y6  generation_child1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y6  generation_child1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y8  generation_child1_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y6  generation_child1_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y4  generatingDone_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y4  generatingDone_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y8  generation_child1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y6  generation_child1_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y6  generation_child1_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y6  generation_child1_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y6  generation_child1_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y8  generation_child1_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y6  generation_child1_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X4Y6  generation_child1_reg[13]/C



