
(2011) NeuFlow: A Runtime Reconﬁgurable Dataﬂow Processor for Vision ([link](http://yann.lecun.com/exdb/publis/pdf/farabet-ecvw-11.pdf))

(2017) An automatic RTL compiler for high-throughput FPGA implementation of diverse deep convolutional neural networks ([link](https://par.nsf.gov/servlets/purl/10165012))

(2017) DLAU: A Scalable Deep Learning Accelerator Unit on FPGA ([link](http://staff.ustc.edu.cn/~cswang/2017/dlau.pdf))

(2018) A Framework for Generating High Throughput CNN Implementations on FPGAs ([link](https://par.nsf.gov/servlets/purl/10076666))