--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.438ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_50MHz = PERIOD TIMEGRP "CLK_50MHz" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: vga/clk_div/clk_out1/CLK
  Logical resource: vga/clk_div/clk_out/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: vga/clk_div/clk_out1/CLK
  Logical resource: vga/clk_div/clk_out/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 38.563ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.437ns (695.894MHz) (Tcp)
  Physical resource: vga/clk_div/clk_out1/CLK
  Logical resource: vga/clk_div/clk_out/CK
  Location pin: SLICE_X16Y30.CLK
  Clock network: clk_50MHz_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_25MHz = PERIOD TIMEGRP "vga/clk_div/clk_out1" 25 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 55939 paths analyzed, 390 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.972ns.
--------------------------------------------------------------------------------

Paths for end point color_4 (SLICE_X26Y27.SR), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_2 (FF)
  Destination:          color_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.969ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.007 - 0.024)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_2 to color_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.515   vga/CurrentY<2>
                                                       vga/CurrentY_2
    SLICE_X15Y32.F1      net (fanout=55)       2.432   vga/CurrentY<2>
    SLICE_X15Y32.COUT    Topcyf                1.011   Mcompar_color_7_cmp_ge0009_cy<3>
                                                       Mcompar_color_7_cmp_ge0009_lut<2>
                                                       Mcompar_color_7_cmp_ge0009_cy<2>
                                                       Mcompar_color_7_cmp_ge0009_cy<3>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<3>
    SLICE_X15Y33.COUT    Tbyp                  0.103   Mcompar_color_7_cmp_ge0009_cy<5>
                                                       Mcompar_color_7_cmp_ge0009_cy<4>
                                                       Mcompar_color_7_cmp_ge0009_cy<5>
    SLICE_X15Y34.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<5>
    SLICE_X15Y34.COUT    Tbyp                  0.103   Mcompar_color_7_cmp_ge0009_cy<7>
                                                       Mcompar_color_7_cmp_ge0009_cy<6>
                                                       Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.COUT    Tbyp                  0.103   color_7_cmp_ge0009
                                                       Mcompar_color_7_cmp_ge0009_cy<8>
                                                       Mcompar_color_7_cmp_ge0009_cy<9>
    SLICE_X6Y40.G4       net (fanout=6)        2.672   color_7_cmp_ge0009
    SLICE_X6Y40.Y        Tilo                  0.660   color_7_and003012
                                                       color_7_and0072135
    SLICE_X9Y40.F2       net (fanout=1)        0.372   color_7_and0072135
    SLICE_X9Y40.X        Tilo                  0.612   color_7_and0072143
                                                       color_7_and0072143
    SLICE_X9Y41.G2       net (fanout=1)        0.066   color_7_and0072143
    SLICE_X9Y41.Y        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072148
    SLICE_X9Y41.F4       net (fanout=1)        0.020   color_7_and0072148/O
    SLICE_X9Y41.X        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072160
    SLICE_X20Y28.G4      net (fanout=1)        1.149   color_7_and0072160
    SLICE_X20Y28.Y       Tilo                  0.660   color_7_or0000
                                                       color_7_and0072183
    SLICE_X20Y28.F4      net (fanout=2)        0.039   color_7_and0072
    SLICE_X20Y28.X       Tilo                  0.660   color_7_or0000
                                                       color_7_or00001
    SLICE_X26Y27.SR      net (fanout=8)        1.774   color_7_or0000
    SLICE_X26Y27.CLK     Tsrck                 0.794   color<4>
                                                       color_4
    -------------------------------------------------  ---------------------------
    Total                                     14.969ns (6.445ns logic, 8.524ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_6 (FF)
  Destination:          color_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.802ns (Levels of Logic = 8)
  Clock Path Skew:      -0.016ns (0.007 - 0.023)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_6 to color_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.YQ      Tcko                  0.567   vga/CurrentY<7>
                                                       vga/CurrentY_6
    SLICE_X15Y34.F2      net (fanout=66)       2.419   vga/CurrentY<6>
    SLICE_X15Y34.COUT    Topcyf                1.011   Mcompar_color_7_cmp_ge0009_cy<7>
                                                       Mcompar_color_7_cmp_ge0009_lut<6>
                                                       Mcompar_color_7_cmp_ge0009_cy<6>
                                                       Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.COUT    Tbyp                  0.103   color_7_cmp_ge0009
                                                       Mcompar_color_7_cmp_ge0009_cy<8>
                                                       Mcompar_color_7_cmp_ge0009_cy<9>
    SLICE_X6Y40.G4       net (fanout=6)        2.672   color_7_cmp_ge0009
    SLICE_X6Y40.Y        Tilo                  0.660   color_7_and003012
                                                       color_7_and0072135
    SLICE_X9Y40.F2       net (fanout=1)        0.372   color_7_and0072135
    SLICE_X9Y40.X        Tilo                  0.612   color_7_and0072143
                                                       color_7_and0072143
    SLICE_X9Y41.G2       net (fanout=1)        0.066   color_7_and0072143
    SLICE_X9Y41.Y        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072148
    SLICE_X9Y41.F4       net (fanout=1)        0.020   color_7_and0072148/O
    SLICE_X9Y41.X        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072160
    SLICE_X20Y28.G4      net (fanout=1)        1.149   color_7_and0072160
    SLICE_X20Y28.Y       Tilo                  0.660   color_7_or0000
                                                       color_7_and0072183
    SLICE_X20Y28.F4      net (fanout=2)        0.039   color_7_and0072
    SLICE_X20Y28.X       Tilo                  0.660   color_7_or0000
                                                       color_7_or00001
    SLICE_X26Y27.SR      net (fanout=8)        1.774   color_7_or0000
    SLICE_X26Y27.CLK     Tsrck                 0.794   color<4>
                                                       color_4
    -------------------------------------------------  ---------------------------
    Total                                     14.802ns (6.291ns logic, 8.511ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_2 (FF)
  Destination:          color_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.788ns (Levels of Logic = 10)
  Clock Path Skew:      -0.017ns (0.007 - 0.024)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_2 to color_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.515   vga/CurrentY<2>
                                                       vga/CurrentY_2
    SLICE_X15Y32.F1      net (fanout=55)       2.432   vga/CurrentY<2>
    SLICE_X15Y32.COUT    Topcyf                0.830   Mcompar_color_7_cmp_ge0009_cy<3>
                                                       Mcompar_color_7_cmp_ge0009_cy<2>
                                                       Mcompar_color_7_cmp_ge0009_cy<3>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<3>
    SLICE_X15Y33.COUT    Tbyp                  0.103   Mcompar_color_7_cmp_ge0009_cy<5>
                                                       Mcompar_color_7_cmp_ge0009_cy<4>
                                                       Mcompar_color_7_cmp_ge0009_cy<5>
    SLICE_X15Y34.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<5>
    SLICE_X15Y34.COUT    Tbyp                  0.103   Mcompar_color_7_cmp_ge0009_cy<7>
                                                       Mcompar_color_7_cmp_ge0009_cy<6>
                                                       Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.COUT    Tbyp                  0.103   color_7_cmp_ge0009
                                                       Mcompar_color_7_cmp_ge0009_cy<8>
                                                       Mcompar_color_7_cmp_ge0009_cy<9>
    SLICE_X6Y40.G4       net (fanout=6)        2.672   color_7_cmp_ge0009
    SLICE_X6Y40.Y        Tilo                  0.660   color_7_and003012
                                                       color_7_and0072135
    SLICE_X9Y40.F2       net (fanout=1)        0.372   color_7_and0072135
    SLICE_X9Y40.X        Tilo                  0.612   color_7_and0072143
                                                       color_7_and0072143
    SLICE_X9Y41.G2       net (fanout=1)        0.066   color_7_and0072143
    SLICE_X9Y41.Y        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072148
    SLICE_X9Y41.F4       net (fanout=1)        0.020   color_7_and0072148/O
    SLICE_X9Y41.X        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072160
    SLICE_X20Y28.G4      net (fanout=1)        1.149   color_7_and0072160
    SLICE_X20Y28.Y       Tilo                  0.660   color_7_or0000
                                                       color_7_and0072183
    SLICE_X20Y28.F4      net (fanout=2)        0.039   color_7_and0072
    SLICE_X20Y28.X       Tilo                  0.660   color_7_or0000
                                                       color_7_or00001
    SLICE_X26Y27.SR      net (fanout=8)        1.774   color_7_or0000
    SLICE_X26Y27.CLK     Tsrck                 0.794   color<4>
                                                       color_4
    -------------------------------------------------  ---------------------------
    Total                                     14.788ns (6.264ns logic, 8.524ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point color_2 (SLICE_X26Y24.SR), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_2 (FF)
  Destination:          color_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.515ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.008 - 0.024)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_2 to color_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.515   vga/CurrentY<2>
                                                       vga/CurrentY_2
    SLICE_X15Y32.F1      net (fanout=55)       2.432   vga/CurrentY<2>
    SLICE_X15Y32.COUT    Topcyf                1.011   Mcompar_color_7_cmp_ge0009_cy<3>
                                                       Mcompar_color_7_cmp_ge0009_lut<2>
                                                       Mcompar_color_7_cmp_ge0009_cy<2>
                                                       Mcompar_color_7_cmp_ge0009_cy<3>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<3>
    SLICE_X15Y33.COUT    Tbyp                  0.103   Mcompar_color_7_cmp_ge0009_cy<5>
                                                       Mcompar_color_7_cmp_ge0009_cy<4>
                                                       Mcompar_color_7_cmp_ge0009_cy<5>
    SLICE_X15Y34.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<5>
    SLICE_X15Y34.COUT    Tbyp                  0.103   Mcompar_color_7_cmp_ge0009_cy<7>
                                                       Mcompar_color_7_cmp_ge0009_cy<6>
                                                       Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.COUT    Tbyp                  0.103   color_7_cmp_ge0009
                                                       Mcompar_color_7_cmp_ge0009_cy<8>
                                                       Mcompar_color_7_cmp_ge0009_cy<9>
    SLICE_X6Y40.G4       net (fanout=6)        2.672   color_7_cmp_ge0009
    SLICE_X6Y40.Y        Tilo                  0.660   color_7_and003012
                                                       color_7_and0072135
    SLICE_X9Y40.F2       net (fanout=1)        0.372   color_7_and0072135
    SLICE_X9Y40.X        Tilo                  0.612   color_7_and0072143
                                                       color_7_and0072143
    SLICE_X9Y41.G2       net (fanout=1)        0.066   color_7_and0072143
    SLICE_X9Y41.Y        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072148
    SLICE_X9Y41.F4       net (fanout=1)        0.020   color_7_and0072148/O
    SLICE_X9Y41.X        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072160
    SLICE_X20Y28.G4      net (fanout=1)        1.149   color_7_and0072160
    SLICE_X20Y28.Y       Tilo                  0.660   color_7_or0000
                                                       color_7_and0072183
    SLICE_X20Y28.F4      net (fanout=2)        0.039   color_7_and0072
    SLICE_X20Y28.X       Tilo                  0.660   color_7_or0000
                                                       color_7_or00001
    SLICE_X26Y24.SR      net (fanout=8)        1.320   color_7_or0000
    SLICE_X26Y24.CLK     Tsrck                 0.794   color<2>
                                                       color_2
    -------------------------------------------------  ---------------------------
    Total                                     14.515ns (6.445ns logic, 8.070ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_6 (FF)
  Destination:          color_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.348ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.008 - 0.023)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_6 to color_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.YQ      Tcko                  0.567   vga/CurrentY<7>
                                                       vga/CurrentY_6
    SLICE_X15Y34.F2      net (fanout=66)       2.419   vga/CurrentY<6>
    SLICE_X15Y34.COUT    Topcyf                1.011   Mcompar_color_7_cmp_ge0009_cy<7>
                                                       Mcompar_color_7_cmp_ge0009_lut<6>
                                                       Mcompar_color_7_cmp_ge0009_cy<6>
                                                       Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.COUT    Tbyp                  0.103   color_7_cmp_ge0009
                                                       Mcompar_color_7_cmp_ge0009_cy<8>
                                                       Mcompar_color_7_cmp_ge0009_cy<9>
    SLICE_X6Y40.G4       net (fanout=6)        2.672   color_7_cmp_ge0009
    SLICE_X6Y40.Y        Tilo                  0.660   color_7_and003012
                                                       color_7_and0072135
    SLICE_X9Y40.F2       net (fanout=1)        0.372   color_7_and0072135
    SLICE_X9Y40.X        Tilo                  0.612   color_7_and0072143
                                                       color_7_and0072143
    SLICE_X9Y41.G2       net (fanout=1)        0.066   color_7_and0072143
    SLICE_X9Y41.Y        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072148
    SLICE_X9Y41.F4       net (fanout=1)        0.020   color_7_and0072148/O
    SLICE_X9Y41.X        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072160
    SLICE_X20Y28.G4      net (fanout=1)        1.149   color_7_and0072160
    SLICE_X20Y28.Y       Tilo                  0.660   color_7_or0000
                                                       color_7_and0072183
    SLICE_X20Y28.F4      net (fanout=2)        0.039   color_7_and0072
    SLICE_X20Y28.X       Tilo                  0.660   color_7_or0000
                                                       color_7_or00001
    SLICE_X26Y24.SR      net (fanout=8)        1.320   color_7_or0000
    SLICE_X26Y24.CLK     Tsrck                 0.794   color<2>
                                                       color_2
    -------------------------------------------------  ---------------------------
    Total                                     14.348ns (6.291ns logic, 8.057ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_2 (FF)
  Destination:          color_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.334ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.008 - 0.024)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_2 to color_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.515   vga/CurrentY<2>
                                                       vga/CurrentY_2
    SLICE_X15Y32.F1      net (fanout=55)       2.432   vga/CurrentY<2>
    SLICE_X15Y32.COUT    Topcyf                0.830   Mcompar_color_7_cmp_ge0009_cy<3>
                                                       Mcompar_color_7_cmp_ge0009_cy<2>
                                                       Mcompar_color_7_cmp_ge0009_cy<3>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<3>
    SLICE_X15Y33.COUT    Tbyp                  0.103   Mcompar_color_7_cmp_ge0009_cy<5>
                                                       Mcompar_color_7_cmp_ge0009_cy<4>
                                                       Mcompar_color_7_cmp_ge0009_cy<5>
    SLICE_X15Y34.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<5>
    SLICE_X15Y34.COUT    Tbyp                  0.103   Mcompar_color_7_cmp_ge0009_cy<7>
                                                       Mcompar_color_7_cmp_ge0009_cy<6>
                                                       Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.COUT    Tbyp                  0.103   color_7_cmp_ge0009
                                                       Mcompar_color_7_cmp_ge0009_cy<8>
                                                       Mcompar_color_7_cmp_ge0009_cy<9>
    SLICE_X6Y40.G4       net (fanout=6)        2.672   color_7_cmp_ge0009
    SLICE_X6Y40.Y        Tilo                  0.660   color_7_and003012
                                                       color_7_and0072135
    SLICE_X9Y40.F2       net (fanout=1)        0.372   color_7_and0072135
    SLICE_X9Y40.X        Tilo                  0.612   color_7_and0072143
                                                       color_7_and0072143
    SLICE_X9Y41.G2       net (fanout=1)        0.066   color_7_and0072143
    SLICE_X9Y41.Y        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072148
    SLICE_X9Y41.F4       net (fanout=1)        0.020   color_7_and0072148/O
    SLICE_X9Y41.X        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072160
    SLICE_X20Y28.G4      net (fanout=1)        1.149   color_7_and0072160
    SLICE_X20Y28.Y       Tilo                  0.660   color_7_or0000
                                                       color_7_and0072183
    SLICE_X20Y28.F4      net (fanout=2)        0.039   color_7_and0072
    SLICE_X20Y28.X       Tilo                  0.660   color_7_or0000
                                                       color_7_or00001
    SLICE_X26Y24.SR      net (fanout=8)        1.320   color_7_or0000
    SLICE_X26Y24.CLK     Tsrck                 0.794   color<2>
                                                       color_2
    -------------------------------------------------  ---------------------------
    Total                                     14.334ns (6.264ns logic, 8.070ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point color_3 (SLICE_X26Y25.SR), 3425 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_2 (FF)
  Destination:          color_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.515ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.008 - 0.024)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_2 to color_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.515   vga/CurrentY<2>
                                                       vga/CurrentY_2
    SLICE_X15Y32.F1      net (fanout=55)       2.432   vga/CurrentY<2>
    SLICE_X15Y32.COUT    Topcyf                1.011   Mcompar_color_7_cmp_ge0009_cy<3>
                                                       Mcompar_color_7_cmp_ge0009_lut<2>
                                                       Mcompar_color_7_cmp_ge0009_cy<2>
                                                       Mcompar_color_7_cmp_ge0009_cy<3>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<3>
    SLICE_X15Y33.COUT    Tbyp                  0.103   Mcompar_color_7_cmp_ge0009_cy<5>
                                                       Mcompar_color_7_cmp_ge0009_cy<4>
                                                       Mcompar_color_7_cmp_ge0009_cy<5>
    SLICE_X15Y34.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<5>
    SLICE_X15Y34.COUT    Tbyp                  0.103   Mcompar_color_7_cmp_ge0009_cy<7>
                                                       Mcompar_color_7_cmp_ge0009_cy<6>
                                                       Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.COUT    Tbyp                  0.103   color_7_cmp_ge0009
                                                       Mcompar_color_7_cmp_ge0009_cy<8>
                                                       Mcompar_color_7_cmp_ge0009_cy<9>
    SLICE_X6Y40.G4       net (fanout=6)        2.672   color_7_cmp_ge0009
    SLICE_X6Y40.Y        Tilo                  0.660   color_7_and003012
                                                       color_7_and0072135
    SLICE_X9Y40.F2       net (fanout=1)        0.372   color_7_and0072135
    SLICE_X9Y40.X        Tilo                  0.612   color_7_and0072143
                                                       color_7_and0072143
    SLICE_X9Y41.G2       net (fanout=1)        0.066   color_7_and0072143
    SLICE_X9Y41.Y        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072148
    SLICE_X9Y41.F4       net (fanout=1)        0.020   color_7_and0072148/O
    SLICE_X9Y41.X        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072160
    SLICE_X20Y28.G4      net (fanout=1)        1.149   color_7_and0072160
    SLICE_X20Y28.Y       Tilo                  0.660   color_7_or0000
                                                       color_7_and0072183
    SLICE_X20Y28.F4      net (fanout=2)        0.039   color_7_and0072
    SLICE_X20Y28.X       Tilo                  0.660   color_7_or0000
                                                       color_7_or00001
    SLICE_X26Y25.SR      net (fanout=8)        1.320   color_7_or0000
    SLICE_X26Y25.CLK     Tsrck                 0.794   color<3>
                                                       color_3
    -------------------------------------------------  ---------------------------
    Total                                     14.515ns (6.445ns logic, 8.070ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_6 (FF)
  Destination:          color_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.348ns (Levels of Logic = 8)
  Clock Path Skew:      -0.015ns (0.008 - 0.023)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_6 to color_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.YQ      Tcko                  0.567   vga/CurrentY<7>
                                                       vga/CurrentY_6
    SLICE_X15Y34.F2      net (fanout=66)       2.419   vga/CurrentY<6>
    SLICE_X15Y34.COUT    Topcyf                1.011   Mcompar_color_7_cmp_ge0009_cy<7>
                                                       Mcompar_color_7_cmp_ge0009_lut<6>
                                                       Mcompar_color_7_cmp_ge0009_cy<6>
                                                       Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.COUT    Tbyp                  0.103   color_7_cmp_ge0009
                                                       Mcompar_color_7_cmp_ge0009_cy<8>
                                                       Mcompar_color_7_cmp_ge0009_cy<9>
    SLICE_X6Y40.G4       net (fanout=6)        2.672   color_7_cmp_ge0009
    SLICE_X6Y40.Y        Tilo                  0.660   color_7_and003012
                                                       color_7_and0072135
    SLICE_X9Y40.F2       net (fanout=1)        0.372   color_7_and0072135
    SLICE_X9Y40.X        Tilo                  0.612   color_7_and0072143
                                                       color_7_and0072143
    SLICE_X9Y41.G2       net (fanout=1)        0.066   color_7_and0072143
    SLICE_X9Y41.Y        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072148
    SLICE_X9Y41.F4       net (fanout=1)        0.020   color_7_and0072148/O
    SLICE_X9Y41.X        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072160
    SLICE_X20Y28.G4      net (fanout=1)        1.149   color_7_and0072160
    SLICE_X20Y28.Y       Tilo                  0.660   color_7_or0000
                                                       color_7_and0072183
    SLICE_X20Y28.F4      net (fanout=2)        0.039   color_7_and0072
    SLICE_X20Y28.X       Tilo                  0.660   color_7_or0000
                                                       color_7_or00001
    SLICE_X26Y25.SR      net (fanout=8)        1.320   color_7_or0000
    SLICE_X26Y25.CLK     Tsrck                 0.794   color<3>
                                                       color_3
    -------------------------------------------------  ---------------------------
    Total                                     14.348ns (6.291ns logic, 8.057ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/CurrentY_2 (FF)
  Destination:          color_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      14.334ns (Levels of Logic = 10)
  Clock Path Skew:      -0.016ns (0.008 - 0.024)
  Source Clock:         vga/clk_div/clk_out rising at 0.000ns
  Destination Clock:    vga/clk_div/clk_out falling at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga/CurrentY_2 to color_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.XQ      Tcko                  0.515   vga/CurrentY<2>
                                                       vga/CurrentY_2
    SLICE_X15Y32.F1      net (fanout=55)       2.432   vga/CurrentY<2>
    SLICE_X15Y32.COUT    Topcyf                0.830   Mcompar_color_7_cmp_ge0009_cy<3>
                                                       Mcompar_color_7_cmp_ge0009_cy<2>
                                                       Mcompar_color_7_cmp_ge0009_cy<3>
    SLICE_X15Y33.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<3>
    SLICE_X15Y33.COUT    Tbyp                  0.103   Mcompar_color_7_cmp_ge0009_cy<5>
                                                       Mcompar_color_7_cmp_ge0009_cy<4>
                                                       Mcompar_color_7_cmp_ge0009_cy<5>
    SLICE_X15Y34.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<5>
    SLICE_X15Y34.COUT    Tbyp                  0.103   Mcompar_color_7_cmp_ge0009_cy<7>
                                                       Mcompar_color_7_cmp_ge0009_cy<6>
                                                       Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.CIN     net (fanout=1)        0.000   Mcompar_color_7_cmp_ge0009_cy<7>
    SLICE_X15Y35.COUT    Tbyp                  0.103   color_7_cmp_ge0009
                                                       Mcompar_color_7_cmp_ge0009_cy<8>
                                                       Mcompar_color_7_cmp_ge0009_cy<9>
    SLICE_X6Y40.G4       net (fanout=6)        2.672   color_7_cmp_ge0009
    SLICE_X6Y40.Y        Tilo                  0.660   color_7_and003012
                                                       color_7_and0072135
    SLICE_X9Y40.F2       net (fanout=1)        0.372   color_7_and0072135
    SLICE_X9Y40.X        Tilo                  0.612   color_7_and0072143
                                                       color_7_and0072143
    SLICE_X9Y41.G2       net (fanout=1)        0.066   color_7_and0072143
    SLICE_X9Y41.Y        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072148
    SLICE_X9Y41.F4       net (fanout=1)        0.020   color_7_and0072148/O
    SLICE_X9Y41.X        Tilo                  0.612   color_7_and0072160
                                                       color_7_and0072160
    SLICE_X20Y28.G4      net (fanout=1)        1.149   color_7_and0072160
    SLICE_X20Y28.Y       Tilo                  0.660   color_7_or0000
                                                       color_7_and0072183
    SLICE_X20Y28.F4      net (fanout=2)        0.039   color_7_and0072
    SLICE_X20Y28.X       Tilo                  0.660   color_7_or0000
                                                       color_7_or00001
    SLICE_X26Y25.SR      net (fanout=8)        1.320   color_7_or0000
    SLICE_X26Y25.CLK     Tsrck                 0.794   color<3>
                                                       color_3
    -------------------------------------------------  ---------------------------
    Total                                     14.334ns (6.264ns logic, 8.070ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_25MHz = PERIOD TIMEGRP "vga/clk_div/clk_out1" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point turn (SLICE_X29Y22.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               turn (FF)
  Destination:          turn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.856ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vga/clk_div/clk_out rising at 40.000ns
  Destination Clock:    vga/clk_div/clk_out rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: turn to turn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y22.YQ      Tcko                  0.409   turn1
                                                       turn
    SLICE_X29Y22.BY      net (fanout=2)        0.330   turn1
    SLICE_X29Y22.CLK     Tckdi       (-Th)    -0.117   turn1
                                                       turn
    -------------------------------------------------  ---------------------------
    Total                                      0.856ns (0.526ns logic, 0.330ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point vga/CurrentY_0 (SLICE_X16Y20.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/CurVPos_0 (FF)
  Destination:          vga/CurrentY_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vga/clk_div/clk_out rising at 40.000ns
  Destination Clock:    vga/clk_div/clk_out rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga/CurVPos_0 to vga/CurrentY_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.XQ      Tcko                  0.411   vga/CurVPos<0>
                                                       vga/CurVPos_0
    SLICE_X16Y20.BY      net (fanout=2)        0.354   vga/CurVPos<0>
    SLICE_X16Y20.CLK     Tckdi       (-Th)    -0.132   vga/CurrentY<1>
                                                       vga/CurrentY_0
    -------------------------------------------------  ---------------------------
    Total                                      0.897ns (0.543ns logic, 0.354ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point vga/CurrentY_1 (SLICE_X16Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.920ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga/CurVPos_1 (FF)
  Destination:          vga/CurrentY_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.920ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         vga/clk_div/clk_out rising at 40.000ns
  Destination Clock:    vga/clk_div/clk_out rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga/CurVPos_1 to vga/CurrentY_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.YQ      Tcko                  0.409   vga/CurVPos<0>
                                                       vga/CurVPos_1
    SLICE_X16Y20.BX      net (fanout=3)        0.395   vga/CurVPos<1>
    SLICE_X16Y20.CLK     Tckdi       (-Th)    -0.116   vga/CurrentY<1>
                                                       vga/CurrentY_1
    -------------------------------------------------  ---------------------------
    Total                                      0.920ns (0.525ns logic, 0.395ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_25MHz = PERIOD TIMEGRP "vga/clk_div/clk_out1" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: map/StartCastle/mColor<5>/CLK
  Logical resource: map/StartCastle/mColor_5/CK
  Location pin: SLICE_X22Y11.CLK
  Clock network: vga/clk_div/clk_out
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: map/StartCastle/mColor<5>/CLK
  Logical resource: map/StartCastle/mColor_5/CK
  Location pin: SLICE_X22Y11.CLK
  Clock network: vga/clk_div/clk_out
--------------------------------------------------------------------------------
Slack: 38.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: map/SCenterMaze/mColor<7>/CLK
  Logical resource: map/SCenterMaze/mColor_7/CK
  Location pin: SLICE_X16Y19.CLK
  Clock network: vga/clk_div/clk_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50MHz      |    1.358|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 55939 paths, 0 nets, and 2887 connections

Design statistics:
   Minimum period:  29.972ns{1}   (Maximum frequency:  33.364MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 29 19:00:44 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



