%Warning-PINMISSING: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_top.v:1085:25: Cell has missing pin: 'i_hazard_unit_illegal_instr'
 1085 |  riscv_core_hazard_unit u_riscv_core_hazard_unit(
      |                         ^~~~~~~~~~~~~~~~~~~~~~~~
                     ... For warning description see https://verilator.org/warn/PINMISSING?v=5.018
                     ... Use "/* verilator lint_off PINMISSING */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_non_restoring.v:64:40: Operator ASSIGN expects 129 bits on the Assign RHS, but Assign RHS's REPLICATE generates 130 bits.
                                                                                                                                            : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_non_restoring'
   64 |      {accumulator_next, dividend_next} = {accumulator_reg, dividend_reg, 1'b0};
      |                                        ^
%Warning-WIDTHTRUNC: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_non_restoring.v:68:40: Operator ASSIGN expects 129 bits on the Assign RHS, but Assign RHS's REPLICATE generates 130 bits.
                                                                                                                                            : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_non_restoring'
   68 |      {accumulator_next, dividend_next} = {accumulator_reg, dividend_reg, 1'b0};
      |                                        ^
%Warning-WIDTHTRUNC: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_non_restoring.v:83:32: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'accumulator_next' generates 65 bits.
                                                                                                                                            : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_non_restoring'
   83 |      o_non_restoring_remainder = accumulator_next;
      |                                ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_in.v:32:22: Operator NOT expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                                                                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
   32 |  assign wsrcA_comp = ~i_mul_in_srcA[(XLEN / 2) - 1:0] + 1'b1;
      |                      ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_in.v:33:22: Operator NOT expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                                                                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
   33 |  assign wsrcB_comp = ~i_mul_in_srcB[(XLEN / 2) - 1:0] + 1'b1;
      |                      ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_in.v:114:30: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  114 |        o_mul_in_multiplicand = i_mul_in_srcA[(XLEN / 2) - 1:0];
      |                              ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_in.v:115:28: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  115 |        o_mul_in_multiplier = i_mul_in_srcB[(XLEN / 2) - 1:0];
      |                            ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_in.v:118:30: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  118 |        o_mul_in_multiplicand = i_mul_in_srcA[(XLEN / 2) - 1:0];
      |                              ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_in.v:123:28: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  123 |        o_mul_in_multiplier = i_mul_in_srcB[(XLEN / 2) - 1:0];
      |                            ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_in.v:130:30: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  130 |        o_mul_in_multiplicand = i_mul_in_srcA[(XLEN / 2) - 1:0];
      |                              ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_in.v:131:28: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  131 |        o_mul_in_multiplier = i_mul_in_srcB[(XLEN / 2) - 1:0];
      |                            ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_in.v:135:28: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  135 |      o_mul_in_multiplicand = i_mul_in_srcA[(XLEN / 2) - 1:0];
      |                            ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_in.v:136:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_in'
  136 |      o_mul_in_multiplier = i_mul_in_srcB[(XLEN / 2) - 1:0];
      |                          ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_control_signals.v:32:37: Operator EQ expects 7 bits on the RHS, but RHS's CONST '6'h33' generates 6 bits.
                                                                                                                                                   : ... note: In instance 'riscv_core_top.u_riscv_core_main_decoder.u2'
   32 |   else if (i_csr_control_instr[6:0] == 6'h33)
      |                                     ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div_ctrl.v:51:44: Operator NEGATE expects 64 bits on the LHS, but LHS's CONST '32'sh1' generates 32 bits.
                                                                                                                                            : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                            ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div_ctrl.v:51:73: Operator EQ expects 64 bits on the RHS, but RHS's CONST '32'sh1' generates 32 bits.
                                                                                                                                            : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                                                         ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div_ctrl.v:51:104: Operator EQ expects 64 bits on the RHS, but RHS's CONST '32'sh0' generates 32 bits.
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                                                                                        ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div_ctrl.v:51:138: Operator NEGATE expects 64 bits on the LHS, but LHS's CONST '32'sh1' generates 32 bits.
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                                                                                                                          ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div_ctrl.v:51:167: Operator EQ expects 64 bits on the RHS, but RHS's CONST '32'sh1' generates 32 bits.
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                                                                                                                                                       ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div_ctrl.v:51:198: Operator EQ expects 64 bits on the RHS, but RHS's CONST '32'sh0' generates 32 bits.
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                                                                                                                                                                                      ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div_ctrl.v:51:282: Operator NEGATE expects 64 bits on the LHS, but LHS's CONST '32'sh1' generates 32 bits.
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   51 |  assign fast_reg = {i_mul_div_ctrl_srcB == -32'sd1, i_mul_div_ctrl_srcB == 32'sd1, i_mul_div_ctrl_srcB == 32'sd0, i_mul_div_ctrl_srcA == -32'sd1, i_mul_div_ctrl_srcA == 32'sd1, i_mul_div_ctrl_srcA == 32'sd0, ((i_mul_div_ctrl_srcA == 64'h8000000000000000) & (i_mul_div_ctrl_srcB == -32'sd1)) & (i_mul_div_ctrl_control == 3'b1x0)};
      |                                                                                                                                                                                                                                                                                          ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:35:22: Operator NOT expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                                                                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:36:22: Operator NOT expects 64 bits on the LHS, but LHS's SEL generates 32 bits.
                                                                                                                                      : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:106:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:107:25: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:110:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:115:25: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:122:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:123:25: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:127:24: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:128:23: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:133:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:134:25: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:137:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:142:25: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:149:26: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:150:25: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:154:24: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:155:23: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:158:24: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_div_in.v:159:23: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 32 bits.
                                                                                                                                       : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_div_in'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_memory.v:69:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's SEL generates 8 bits.
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_memory'
   69 |     2'b00: o_data_to_core = DATA_MEM[i_addr_from_core[11:5]][((i_addr_from_core[4:3] * 8) + i_addr_from_core[2:0]) * 8+:8];
      |                           ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_memory.v:70:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 16 bits.
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_memory'
   70 |     2'b01: o_data_to_core = {DATA_MEM[i_addr_from_core[11:5]][((i_addr_from_core[4:3] * 8) + (i_addr_from_core[2:0] + 1)) * 8+:8], DATA_MEM[i_addr_from_core[11:5]][((i_addr_from_core[4:3] * 8) + i_addr_from_core[2:0]) * 8+:8]};
      |                           ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_memory.v:71:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's REPLICATE generates 32 bits.
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_memory'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_controller.v:70:56: Operator ADD expects 64 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                                                                                 : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_controller'
   70 |  assign i_addr_from_core_next_block = i_addr_from_core + 2'b10;
      |                                                        ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_memory.v:35:47: Operator ADD expects 64 bits on the RHS, but RHS's CONST '2'h2' generates 2 bits.
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
   35 |  assign i_addr_from_core_2 = i_addr_from_core + 2'b10;
      |                                               ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_memory.v:36:47: Operator ADD expects 64 bits on the RHS, but RHS's CONST '2'h3' generates 2 bits.
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
   36 |  assign i_addr_from_core_3 = i_addr_from_core + 2'b11;
      |                                               ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_memory.v:55:89: Operator ADD expects 32 or 4 bits on the RHS, but RHS's SEL generates 2 bits.
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_memory.v:55:192: Operator ADD expects 32 or 4 bits on the RHS, but RHS's SEL generates 2 bits.
                                                                                                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_memory.v:55:295: Operator ADD expects 32 or 4 bits on the RHS, but RHS's SEL generates 2 bits.
                                                                                                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_memory.v:55:394: Operator ADD expects 32 or 4 bits on the RHS, but RHS's SEL generates 2 bits.
                                                                                                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_alu.v:29:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's LTS generates 1 bits.
                                                                                                                                   : ... note: In instance 'riscv_core_top.u_riscv_core_alu'
   29 |     4'b0101: o_alu_result = $signed(i_alu_srcA) < $signed(i_alu_srcB);
      |                           ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_alu.v:30:27: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's LT generates 1 bits.
                                                                                                                                   : ... note: In instance 'riscv_core_top.u_riscv_core_alu'
   30 |     4'b1000: o_alu_result = $unsigned(i_alu_srcA) < $unsigned(i_alu_srcB);
      |                           ^
%Warning-WIDTHXZEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_alu.v:31:29: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                                     : ... note: In instance 'riscv_core_top.u_riscv_core_alu'
   31 |     default: o_alu_result = 'hx;
      |                             ^~~
%Warning-WIDTHTRUNC: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_alu.v:35:31: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's ADD generates 64 bits.
                                                                                                                                  : ... note: In instance 'riscv_core_top.u_riscv_core_alu'
   35 |     4'b0000: o_alu_resultword = i_alu_srcA + i_alu_srcB;
      |                               ^
%Warning-WIDTHTRUNC: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_alu.v:36:31: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's SUB generates 64 bits.
                                                                                                                                  : ... note: In instance 'riscv_core_top.u_riscv_core_alu'
   36 |     4'b0001: o_alu_resultword = i_alu_srcA - i_alu_srcB;
      |                               ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_compressed_decoder.v:72:42: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS's REPLICATE generates 24 bits.
                                                                                                                                                  : ... note: In instance 'riscv_core_top.u_riscv_core_compressed_decoder'
   72 |        2'b10: o_compressed_decoder_instr = {{6 {i_compressed_decoder_instr[12]}}, i_compressed_decoder_instr[12], i_compressed_decoder_instr[6:2], 2'b01, i_compressed_decoder_instr[9:7], 7'b0010011};
      |                                          ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_compressed_decoder.v:114:49: Operator NEQ expects 10 bits on the RHS, but RHS's CONST '5'h0' generates 5 bits.
                                                                                                                                                   : ... note: In instance 'riscv_core_top.u_riscv_core_compressed_decoder'
  114 |       else if (i_compressed_decoder_instr[11:2] != 5'b00000)
      |                                                 ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_compressed_decoder.v:110:49: Operator EQ expects 10 bits on the RHS, but RHS's CONST '5'h0' generates 5 bits.
                                                                                                                                                   : ... note: In instance 'riscv_core_top.u_riscv_core_compressed_decoder'
  110 |       else if (i_compressed_decoder_instr[11:2] == 5'b00000)
      |                                                 ^~
%Warning-WIDTHXZEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mux4x1.v:25:28: Unsized constant being X/Z extended to 64 bits: ?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
                                                                                                                                        : ... note: In instance 'riscv_core_top.u_riscv_core_mux4x1'
   25 |    default: o_mux4x1_out = 'bx;
      |                            ^~~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:150:35: Operator ASSIGN expects 64 bits on the Assign RHS, but Assign RHS's CONST '32'h0' generates 32 bits.
                                                                                                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  150 |     12'hf11: o_csr_unit_csr_rdata = 32'b00000000000000000000000000000000;
      |                                   ^
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:309:16: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                                                                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  309 |         mtinst <= i_csr_unit_instr;
      |                ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:326:17: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                                                                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  326 |          mtinst <= i_csr_unit_instr;
      |                 ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:339:16: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                                                                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  339 |         mtinst <= i_csr_unit_instr;
      |                ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:356:17: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                                                                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  356 |          mtinst <= i_csr_unit_instr;
      |                 ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:367:14: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                                                                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  367 |       mtinst <= i_csr_unit_instr;
      |              ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:378:16: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                                                                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  378 |         mtinst <= i_csr_unit_instr;
      |                ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:395:17: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                                                                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  395 |          mtinst <= i_csr_unit_instr;
      |                 ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:408:16: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                                                                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  408 |         mtinst <= i_csr_unit_instr;
      |                ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:425:17: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                                                                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  425 |          mtinst <= i_csr_unit_instr;
      |                 ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:438:16: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                                                                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  438 |         mtinst <= i_csr_unit_instr;
      |                ^~
%Warning-WIDTHEXPAND: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:455:17: Operator ASSIGNDLY expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'i_csr_unit_instr' generates 32 bits.
                                                                                                                                         : ... note: In instance 'riscv_core_top.u_riscv_core_csr_unit'
  455 |          mtinst <= i_csr_unit_instr;
      |                 ^~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_top.v:121:7: Signal is not used: 'm_ext_divby0'
                                                                                                                                    : ... note: In instance 'riscv_core_top'
  121 |  wire m_ext_divby0;
      |       ^~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_top.v:122:7: Signal is not used: 'm_ext_of'
                                                                                                                                    : ... note: In instance 'riscv_core_top'
  122 |  wire m_ext_of;
      |       ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_top.v:146:7: Signal is not driven, nor used: 'mem_stall'
                                                                                                                                    : ... note: In instance 'riscv_core_top'
  146 |  wire mem_stall;
      |       ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_top.v:184:14: Signal is not used: 'pc_mem'
                                                                                                                                     : ... note: In instance 'riscv_core_top'
  184 |  wire [63:0] pc_mem;
      |              ^~~~~~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_top.v:187:14: Bits of signal are not used: 'instr_wb'[19:0]
                                                                                                                                     : ... note: In instance 'riscv_core_top'
  187 |  wire [31:0] instr_wb;
      |              ^~~~~~~~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_hazard_unit.v:46:13: Signal is not used: 'i_hazard_unit_illegal_instr'
                                                                                                                                            : ... note: In instance 'riscv_core_top.u_riscv_core_hazard_unit'
   46 |  input wire i_hazard_unit_illegal_instr;
      |             ^~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_branch_unit.v:15:19: Bits of signal are not used: 'i_branch_unit_targetPC'[1]
                                                                                                                                            : ... note: In instance 'riscv_core_top.u_riscv_core_branch_unit'
   15 |  input wire [1:0] i_branch_unit_targetPC;
      |                   ^~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_top.v:12:12: Parameter is not used: 'BLOCK_OFFSET_WIDTH'
                                                                                                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top'
   12 |  parameter BLOCK_OFFSET_WIDTH = 2;
      |            ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_top.v:13:12: Parameter is not used: 'INDEX_WIDTH'
                                                                                                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top'
   13 |  parameter INDEX_WIDTH = 7;
      |            ^~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_top.v:28:12: Parameter is not used: 'BLOCK_OFFSET'
                                                                                                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top'
   28 |  parameter BLOCK_OFFSET = 2;
      |            ^~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_top.v:29:12: Parameter is not used: 'INDEX_WIDTH'
                                                                                                                                          : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top'
   29 |  parameter INDEX_WIDTH = 7;
      |            ^~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_memory.v:15:12: Parameter is not used: 'TAG_WIDTH'
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
   15 |  parameter TAG_WIDTH = 52;
      |            ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_memory.v:30:26: Bits of signal are not used: 'i_addr_from_core_1'[63:12]
                                                                                                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
   30 |  wire [ADDR_WIDTH - 1:0] i_addr_from_core_1;
      |                          ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_memory.v:31:26: Bits of signal are not used: 'i_addr_from_core_2'[63:12]
                                                                                                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
   31 |  wire [ADDR_WIDTH - 1:0] i_addr_from_core_2;
      |                          ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_memory.v:32:26: Bits of signal are not used: 'i_addr_from_core_3'[63:12]
                                                                                                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_memory'
   32 |  wire [ADDR_WIDTH - 1:0] i_addr_from_core_3;
      |                          ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_controller.v:32:12: Parameter is not used: 'BLOCK_OFFSET'
                                                                                                                                                 : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_controller'
   32 |  parameter BLOCK_OFFSET = 2;
      |            ^~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_controller.v:37:12: Parameter is not used: 'AXI_DATA_WIDTH'
                                                                                                                                                 : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_controller'
   37 |  parameter AXI_DATA_WIDTH = 256;
      |            ^~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_controller.v:15:12: Parameter is not used: 'BLOCK_OFFSET_WIDTH'
                                                                                                                                                 : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_controller'
   15 |  parameter BLOCK_OFFSET_WIDTH = 2;
      |            ^~~~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_controller.v:18:12: Parameter is not used: 'CORE_DATA_WIDTH'
                                                                                                                                                 : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_controller'
   18 |  parameter CORE_DATA_WIDTH = 32;
      |            ^~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_controller.v:20:12: Parameter is not used: 'AXI_DATA_WIDTH'
                                                                                                                                                 : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_controller'
   20 |  parameter AXI_DATA_WIDTH = 256;
      |            ^~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_controller.v:44:26: Bits of signal are not used: 'i_addr_from_core_next_block'[4:0]
                                                                                                                                                  : ... note: In instance 'riscv_core_top.u_riscv_core_i_cache_top.icache_controller'
   44 |  wire [ADDR_WIDTH - 1:0] i_addr_from_core_next_block;
      |                          ^~~~~~~~~~~~~~~~~~~~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_memory.v:25:32: Bits of signal are not used: 'i_addr_from_core'[63:12]
                                                                                                                                              : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_memory'
   25 |  input wire [ADDR_WIDTH - 1:0] i_addr_from_core;
      |                                ^~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_memory.v:18:12: Parameter is not used: 'TAG_WIDTH'
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_memory'
   18 |  parameter TAG_WIDTH = 52;
      |            ^~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_memory.v:22:12: Parameter is not used: 'FIFO_ENTRY_WIDTH'
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_dcache_top.dcache_memory'
   22 |  parameter FIFO_ENTRY_WIDTH = 128;
      |            ^~~~~~~~~~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div_ctrl.v:43:19: Parameter is not used: 'OVERFLOW'
                                                                                                                                            : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   43 |  localparam [6:0] OVERFLOW = 7'b0000001;
      |                   ^~~~~~~~
%Warning-UNUSEDPARAM: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div_ctrl.v:44:19: Parameter is not used: 'DIVBYZERO'
                                                                                                                                            : ... note: In instance 'riscv_core_top.u_riscv_core_mul_div.u_riscv_core_mul_div_ctrl'
   44 |  localparam [6:0] DIVBYZERO = 7'b0100000;
      |                   ^~~~~~~~~
%Warning-UNUSEDSIGNAL: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_main_decoder.v:32:19: Bits of signal are not used: 'i_main_decoder_funct7'[1]
                                                                                                                                             : ... note: In instance 'riscv_core_top.u_riscv_core_main_decoder.u1'
   32 |  input wire [6:0] i_main_decoder_funct7;
      |                   ^~~~~~~~~~~~~~~~~~~~~
%Warning-CASEX: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div_ctrl.v:219:4: Suggest casez (with ?'s) in place of casex (with X's)
  219 |    casex (fastw_reg)
      |    ^~~~~
%Warning-CASEX: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_div_ctrl.v:61:4: Suggest casez (with ?'s) in place of casex (with X's)
   61 |    casex (fast_reg)
      |    ^~~~~
%Warning-CASEX: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_in.v:86:6: Suggest casez (with ?'s) in place of casex (with X's)
   86 |      casex (srcA_srcB_sign)
      |      ^~~~~
%Warning-CASEX: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_mul_out.v:50:6: Suggest casez (with ?'s) in place of casex (with X's)
   50 |      casex (srcA_srcB_sign)
      |      ^~~~~
%Warning-CASEINCOMPLETE: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_memory.v:48:5: Case values incompletely covered (example pattern 0x0)
   48 |     case (i_size)
      |     ^~~~
%Warning-CASEINCOMPLETE: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:242:7: Case values incompletely covered (example pattern 0x0)
  242 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:275:7: Case values incompletely covered (example pattern 0x0)
  275 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:305:7: Case values incompletely covered (example pattern 0x0)
  305 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:335:7: Case values incompletely covered (example pattern 0x0)
  335 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:374:7: Case values incompletely covered (example pattern 0x0)
  374 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:404:7: Case values incompletely covered (example pattern 0x0)
  404 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:434:7: Case values incompletely covered (example pattern 0x0)
  434 |       case (current_mode)
      |       ^~~~
%Warning-CASEINCOMPLETE: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:504:5: Case values incompletely covered (example pattern 0x0)
  504 |     case (i_csr_unit_csr_addr)
      |     ^~~~
%Warning-CASEINCOMPLETE: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:538:4: Case values incompletely covered (example pattern 0x0)
  538 |    case (current_state)
      |    ^~~~
%Error-LATCH: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_alu.v:16:2: Latch inferred for signal 'riscv_core_top.u_riscv_core_alu.o_alu_resultword' (not all control paths of combinational always assign a value)
                                                                                                                          : ... Suggest use of always_latch for intentional latches
   16 |  always @(*) begin : result_proc
      |  ^~~~~~
%Error-LATCH: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_alu.v:16:2: Latch inferred for signal 'riscv_core_top.alu_result_ex' (not all control paths of combinational always assign a value)
                                                                                                                          : ... Suggest use of always_latch for intentional latches
   16 |  always @(*) begin : result_proc
      |  ^~~~~~
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:222:12: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  222 |       mepc = i_csr_unit_pc;
      |            ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:232:12: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  232 |       mepc = i_csr_unit_pc;
      |            ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:244:14: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  244 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:254:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  254 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:263:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  263 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:277:14: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  277 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:286:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  286 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:294:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  294 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:307:14: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  307 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:316:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  316 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:324:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  324 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:337:14: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  337 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:346:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  346 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:354:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  354 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:365:12: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  365 |       mepc = i_csr_unit_pc;
      |            ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:376:14: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  376 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:385:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  385 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:393:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  393 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:406:14: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  406 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:415:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  415 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:423:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  423 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:436:14: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  436 |         mepc = i_csr_unit_pc;
      |              ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:445:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  445 |          sepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:453:15: Blocking assignment '=' in sequential logic process
                                                                                                                                    : ... Suggest using delayed assignment '<='
  453 |          mepc = i_csr_unit_pc;
      |               ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:192:9: Blocking assignment '=' in sequential logic process
                                                                                                                                   : ... Suggest using delayed assignment '<='
  192 |    mepc = 64'b0000000000000000000000000000000000000000000000000000000000000000;
      |         ^
%Warning-BLKSEQ: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_csr_unit.v:193:9: Blocking assignment '=' in sequential logic process
                                                                                                                                   : ... Suggest using delayed assignment '<='
  193 |    sepc = 64'b0000000000000000000000000000000000000000000000000000000000000000;
      |         ^
%Error-BLKLOOPINIT: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_controller.v:50:19: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
   50 |      VALID_MEM[i] <= 0;
      |                   ^~
%Error-BLKLOOPINIT: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_icache_memory.v:41:18: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
   41 |     INSTR_MEM[i] <= 'b0;
      |                  ^~
%Error-BLKLOOPINIT: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_controller.v:86:19: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
   86 |      VALID_MEM[i] <= 0;
      |                   ^~
%Error-BLKLOOPINIT: /home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-RV64I-Synthesis/src/riscv_core_dcache_memory.v:42:17: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
   42 |     DATA_MEM[i] <= 'b0;
      |                 ^~
%Error: Exiting due to 6 error(s)
