digraph "0_qemu_f153b563f8cf121aebf5a2fff5f0110faf58ccb3@pointer" {
"1000101" [label="(MethodParameterIn,CirrusVGAState * s)"];
"1000177" [label="(Call,blit_is_unsafe(s, false))"];
"1000182" [label="(Call,(*s->cirrus_rop) (s, dst, src,\n                      s->cirrus_blt_dstpitch, 0,\n                      s->cirrus_blt_width, s->cirrus_blt_height))"];
"1000196" [label="(Call,cirrus_invalidate_region(s, s->cirrus_blt_dstaddr,\n                             s->cirrus_blt_dstpitch, s->cirrus_blt_width,\n                             s->cirrus_blt_height))"];
"1000183" [label="(Identifier,s)"];
"1000198" [label="(Call,s->cirrus_blt_dstaddr)"];
"1000169" [label="(Call,s->cirrus_blt_dstaddr & s->cirrus_addr_mask)"];
"1000185" [label="(Identifier,src)"];
"1000212" [label="(MethodReturn,static void)"];
"1000106" [label="(Block,)"];
"1000190" [label="(Call,s->cirrus_blt_width)"];
"1000178" [label="(Identifier,s)"];
"1000211" [label="(Literal,1)"];
"1000193" [label="(Call,s->cirrus_blt_height)"];
"1000197" [label="(Identifier,s)"];
"1000177" [label="(Call,blit_is_unsafe(s, false))"];
"1000182" [label="(Call,(*s->cirrus_rop) (s, dst, src,\n                      s->cirrus_blt_dstpitch, 0,\n                      s->cirrus_blt_width, s->cirrus_blt_height))"];
"1000179" [label="(Identifier,false)"];
"1000181" [label="(Literal,0)"];
"1000201" [label="(Call,s->cirrus_blt_dstpitch)"];
"1000189" [label="(Literal,0)"];
"1000161" [label="(Call,dst = s->vga.vram_ptr + (s->cirrus_blt_dstaddr & s->cirrus_addr_mask))"];
"1000186" [label="(Call,s->cirrus_blt_dstpitch)"];
"1000176" [label="(ControlStructure,if (blit_is_unsafe(s, false)))"];
"1000207" [label="(Call,s->cirrus_blt_height)"];
"1000101" [label="(MethodParameterIn,CirrusVGAState * s)"];
"1000196" [label="(Call,cirrus_invalidate_region(s, s->cirrus_blt_dstaddr,\n                             s->cirrus_blt_dstpitch, s->cirrus_blt_width,\n                             s->cirrus_blt_height))"];
"1000204" [label="(Call,s->cirrus_blt_width)"];
"1000184" [label="(Identifier,dst)"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000212"  [label="DDG: s"];
"1000101" -> "1000177"  [label="DDG: s"];
"1000101" -> "1000182"  [label="DDG: s"];
"1000101" -> "1000196"  [label="DDG: s"];
"1000177" -> "1000176"  [label="AST: "];
"1000177" -> "1000179"  [label="CFG: "];
"1000178" -> "1000177"  [label="AST: "];
"1000179" -> "1000177"  [label="AST: "];
"1000181" -> "1000177"  [label="CFG: "];
"1000183" -> "1000177"  [label="CFG: "];
"1000177" -> "1000212"  [label="DDG: s"];
"1000177" -> "1000212"  [label="DDG: false"];
"1000177" -> "1000212"  [label="DDG: blit_is_unsafe(s, false)"];
"1000177" -> "1000182"  [label="DDG: s"];
"1000182" -> "1000106"  [label="AST: "];
"1000182" -> "1000193"  [label="CFG: "];
"1000183" -> "1000182"  [label="AST: "];
"1000184" -> "1000182"  [label="AST: "];
"1000185" -> "1000182"  [label="AST: "];
"1000186" -> "1000182"  [label="AST: "];
"1000189" -> "1000182"  [label="AST: "];
"1000190" -> "1000182"  [label="AST: "];
"1000193" -> "1000182"  [label="AST: "];
"1000197" -> "1000182"  [label="CFG: "];
"1000182" -> "1000212"  [label="DDG: src"];
"1000182" -> "1000212"  [label="DDG: dst"];
"1000182" -> "1000212"  [label="DDG: (*s->cirrus_rop) (s, dst, src,\n                      s->cirrus_blt_dstpitch, 0,\n                      s->cirrus_blt_width, s->cirrus_blt_height)"];
"1000161" -> "1000182"  [label="DDG: dst"];
"1000182" -> "1000196"  [label="DDG: s"];
"1000182" -> "1000196"  [label="DDG: s->cirrus_blt_dstpitch"];
"1000182" -> "1000196"  [label="DDG: s->cirrus_blt_width"];
"1000182" -> "1000196"  [label="DDG: s->cirrus_blt_height"];
"1000196" -> "1000106"  [label="AST: "];
"1000196" -> "1000207"  [label="CFG: "];
"1000197" -> "1000196"  [label="AST: "];
"1000198" -> "1000196"  [label="AST: "];
"1000201" -> "1000196"  [label="AST: "];
"1000204" -> "1000196"  [label="AST: "];
"1000207" -> "1000196"  [label="AST: "];
"1000211" -> "1000196"  [label="CFG: "];
"1000196" -> "1000212"  [label="DDG: s"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_dstpitch"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_height"];
"1000196" -> "1000212"  [label="DDG: cirrus_invalidate_region(s, s->cirrus_blt_dstaddr,\n                             s->cirrus_blt_dstpitch, s->cirrus_blt_width,\n                             s->cirrus_blt_height)"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_width"];
"1000196" -> "1000212"  [label="DDG: s->cirrus_blt_dstaddr"];
"1000169" -> "1000196"  [label="DDG: s->cirrus_blt_dstaddr"];
}
