
aula51_temperatura.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072dc  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002e60  080074dc  080074dc  000174dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a33c  0800a33c  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800a33c  0800a33c  0001a33c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a344  0800a344  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a344  0800a344  0001a344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a348  0800a348  0001a348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800a34c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004c0  20000094  0800a3e0  00020094  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000554  0800a3e0  00020554  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016888  00000000  00000000  000200c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002cdc  00000000  00000000  0003694a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001020  00000000  00000000  00039628  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ea8  00000000  00000000  0003a648  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002daeb  00000000  00000000  0003b4f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ecd3  00000000  00000000  00068fdb  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001188d4  00000000  00000000  00077cae  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00190582  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004534  00000000  00000000  00190600  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000094 	.word	0x20000094
 800021c:	00000000 	.word	0x00000000
 8000220:	080074c4 	.word	0x080074c4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000098 	.word	0x20000098
 800023c:	080074c4 	.word	0x080074c4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b972 	b.w	80005dc <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9e08      	ldr	r6, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	4688      	mov	r8, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14b      	bne.n	80003b6 <__udivmoddi4+0xa6>
 800031e:	428a      	cmp	r2, r1
 8000320:	4615      	mov	r5, r2
 8000322:	d967      	bls.n	80003f4 <__udivmoddi4+0xe4>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b14a      	cbz	r2, 800033e <__udivmoddi4+0x2e>
 800032a:	f1c2 0720 	rsb	r7, r2, #32
 800032e:	fa01 f302 	lsl.w	r3, r1, r2
 8000332:	fa20 f707 	lsr.w	r7, r0, r7
 8000336:	4095      	lsls	r5, r2
 8000338:	ea47 0803 	orr.w	r8, r7, r3
 800033c:	4094      	lsls	r4, r2
 800033e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000342:	0c23      	lsrs	r3, r4, #16
 8000344:	fbb8 f7fe 	udiv	r7, r8, lr
 8000348:	fa1f fc85 	uxth.w	ip, r5
 800034c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000350:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000354:	fb07 f10c 	mul.w	r1, r7, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d909      	bls.n	8000370 <__udivmoddi4+0x60>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000362:	f080 811b 	bcs.w	800059c <__udivmoddi4+0x28c>
 8000366:	4299      	cmp	r1, r3
 8000368:	f240 8118 	bls.w	800059c <__udivmoddi4+0x28c>
 800036c:	3f02      	subs	r7, #2
 800036e:	442b      	add	r3, r5
 8000370:	1a5b      	subs	r3, r3, r1
 8000372:	b2a4      	uxth	r4, r4
 8000374:	fbb3 f0fe 	udiv	r0, r3, lr
 8000378:	fb0e 3310 	mls	r3, lr, r0, r3
 800037c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000380:	fb00 fc0c 	mul.w	ip, r0, ip
 8000384:	45a4      	cmp	ip, r4
 8000386:	d909      	bls.n	800039c <__udivmoddi4+0x8c>
 8000388:	192c      	adds	r4, r5, r4
 800038a:	f100 33ff 	add.w	r3, r0, #4294967295
 800038e:	f080 8107 	bcs.w	80005a0 <__udivmoddi4+0x290>
 8000392:	45a4      	cmp	ip, r4
 8000394:	f240 8104 	bls.w	80005a0 <__udivmoddi4+0x290>
 8000398:	3802      	subs	r0, #2
 800039a:	442c      	add	r4, r5
 800039c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80003a0:	eba4 040c 	sub.w	r4, r4, ip
 80003a4:	2700      	movs	r7, #0
 80003a6:	b11e      	cbz	r6, 80003b0 <__udivmoddi4+0xa0>
 80003a8:	40d4      	lsrs	r4, r2
 80003aa:	2300      	movs	r3, #0
 80003ac:	e9c6 4300 	strd	r4, r3, [r6]
 80003b0:	4639      	mov	r1, r7
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0xbe>
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f000 80eb 	beq.w	8000596 <__udivmoddi4+0x286>
 80003c0:	2700      	movs	r7, #0
 80003c2:	e9c6 0100 	strd	r0, r1, [r6]
 80003c6:	4638      	mov	r0, r7
 80003c8:	4639      	mov	r1, r7
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f783 	clz	r7, r3
 80003d2:	2f00      	cmp	r7, #0
 80003d4:	d147      	bne.n	8000466 <__udivmoddi4+0x156>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0xd0>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80fa 	bhi.w	80005d4 <__udivmoddi4+0x2c4>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0303 	sbc.w	r3, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	4698      	mov	r8, r3
 80003ea:	2e00      	cmp	r6, #0
 80003ec:	d0e0      	beq.n	80003b0 <__udivmoddi4+0xa0>
 80003ee:	e9c6 4800 	strd	r4, r8, [r6]
 80003f2:	e7dd      	b.n	80003b0 <__udivmoddi4+0xa0>
 80003f4:	b902      	cbnz	r2, 80003f8 <__udivmoddi4+0xe8>
 80003f6:	deff      	udf	#255	; 0xff
 80003f8:	fab2 f282 	clz	r2, r2
 80003fc:	2a00      	cmp	r2, #0
 80003fe:	f040 808f 	bne.w	8000520 <__udivmoddi4+0x210>
 8000402:	1b49      	subs	r1, r1, r5
 8000404:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000408:	fa1f f885 	uxth.w	r8, r5
 800040c:	2701      	movs	r7, #1
 800040e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000412:	0c23      	lsrs	r3, r4, #16
 8000414:	fb0e 111c 	mls	r1, lr, ip, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb08 f10c 	mul.w	r1, r8, ip
 8000420:	4299      	cmp	r1, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x124>
 8000424:	18eb      	adds	r3, r5, r3
 8000426:	f10c 30ff 	add.w	r0, ip, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x122>
 800042c:	4299      	cmp	r1, r3
 800042e:	f200 80cd 	bhi.w	80005cc <__udivmoddi4+0x2bc>
 8000432:	4684      	mov	ip, r0
 8000434:	1a59      	subs	r1, r3, r1
 8000436:	b2a3      	uxth	r3, r4
 8000438:	fbb1 f0fe 	udiv	r0, r1, lr
 800043c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000440:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000444:	fb08 f800 	mul.w	r8, r8, r0
 8000448:	45a0      	cmp	r8, r4
 800044a:	d907      	bls.n	800045c <__udivmoddi4+0x14c>
 800044c:	192c      	adds	r4, r5, r4
 800044e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000452:	d202      	bcs.n	800045a <__udivmoddi4+0x14a>
 8000454:	45a0      	cmp	r8, r4
 8000456:	f200 80b6 	bhi.w	80005c6 <__udivmoddi4+0x2b6>
 800045a:	4618      	mov	r0, r3
 800045c:	eba4 0408 	sub.w	r4, r4, r8
 8000460:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000464:	e79f      	b.n	80003a6 <__udivmoddi4+0x96>
 8000466:	f1c7 0c20 	rsb	ip, r7, #32
 800046a:	40bb      	lsls	r3, r7
 800046c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000470:	ea4e 0e03 	orr.w	lr, lr, r3
 8000474:	fa01 f407 	lsl.w	r4, r1, r7
 8000478:	fa20 f50c 	lsr.w	r5, r0, ip
 800047c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000480:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000484:	4325      	orrs	r5, r4
 8000486:	fbb3 f9f8 	udiv	r9, r3, r8
 800048a:	0c2c      	lsrs	r4, r5, #16
 800048c:	fb08 3319 	mls	r3, r8, r9, r3
 8000490:	fa1f fa8e 	uxth.w	sl, lr
 8000494:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000498:	fb09 f40a 	mul.w	r4, r9, sl
 800049c:	429c      	cmp	r4, r3
 800049e:	fa02 f207 	lsl.w	r2, r2, r7
 80004a2:	fa00 f107 	lsl.w	r1, r0, r7
 80004a6:	d90b      	bls.n	80004c0 <__udivmoddi4+0x1b0>
 80004a8:	eb1e 0303 	adds.w	r3, lr, r3
 80004ac:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b0:	f080 8087 	bcs.w	80005c2 <__udivmoddi4+0x2b2>
 80004b4:	429c      	cmp	r4, r3
 80004b6:	f240 8084 	bls.w	80005c2 <__udivmoddi4+0x2b2>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4473      	add	r3, lr
 80004c0:	1b1b      	subs	r3, r3, r4
 80004c2:	b2ad      	uxth	r5, r5
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3310 	mls	r3, r8, r0, r3
 80004cc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004d0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004d4:	45a2      	cmp	sl, r4
 80004d6:	d908      	bls.n	80004ea <__udivmoddi4+0x1da>
 80004d8:	eb1e 0404 	adds.w	r4, lr, r4
 80004dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004e0:	d26b      	bcs.n	80005ba <__udivmoddi4+0x2aa>
 80004e2:	45a2      	cmp	sl, r4
 80004e4:	d969      	bls.n	80005ba <__udivmoddi4+0x2aa>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4474      	add	r4, lr
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	fba0 8902 	umull	r8, r9, r0, r2
 80004f2:	eba4 040a 	sub.w	r4, r4, sl
 80004f6:	454c      	cmp	r4, r9
 80004f8:	46c2      	mov	sl, r8
 80004fa:	464b      	mov	r3, r9
 80004fc:	d354      	bcc.n	80005a8 <__udivmoddi4+0x298>
 80004fe:	d051      	beq.n	80005a4 <__udivmoddi4+0x294>
 8000500:	2e00      	cmp	r6, #0
 8000502:	d069      	beq.n	80005d8 <__udivmoddi4+0x2c8>
 8000504:	ebb1 050a 	subs.w	r5, r1, sl
 8000508:	eb64 0403 	sbc.w	r4, r4, r3
 800050c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000510:	40fd      	lsrs	r5, r7
 8000512:	40fc      	lsrs	r4, r7
 8000514:	ea4c 0505 	orr.w	r5, ip, r5
 8000518:	e9c6 5400 	strd	r5, r4, [r6]
 800051c:	2700      	movs	r7, #0
 800051e:	e747      	b.n	80003b0 <__udivmoddi4+0xa0>
 8000520:	f1c2 0320 	rsb	r3, r2, #32
 8000524:	fa20 f703 	lsr.w	r7, r0, r3
 8000528:	4095      	lsls	r5, r2
 800052a:	fa01 f002 	lsl.w	r0, r1, r2
 800052e:	fa21 f303 	lsr.w	r3, r1, r3
 8000532:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000536:	4338      	orrs	r0, r7
 8000538:	0c01      	lsrs	r1, r0, #16
 800053a:	fbb3 f7fe 	udiv	r7, r3, lr
 800053e:	fa1f f885 	uxth.w	r8, r5
 8000542:	fb0e 3317 	mls	r3, lr, r7, r3
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb07 f308 	mul.w	r3, r7, r8
 800054e:	428b      	cmp	r3, r1
 8000550:	fa04 f402 	lsl.w	r4, r4, r2
 8000554:	d907      	bls.n	8000566 <__udivmoddi4+0x256>
 8000556:	1869      	adds	r1, r5, r1
 8000558:	f107 3cff 	add.w	ip, r7, #4294967295
 800055c:	d22f      	bcs.n	80005be <__udivmoddi4+0x2ae>
 800055e:	428b      	cmp	r3, r1
 8000560:	d92d      	bls.n	80005be <__udivmoddi4+0x2ae>
 8000562:	3f02      	subs	r7, #2
 8000564:	4429      	add	r1, r5
 8000566:	1acb      	subs	r3, r1, r3
 8000568:	b281      	uxth	r1, r0
 800056a:	fbb3 f0fe 	udiv	r0, r3, lr
 800056e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000572:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000576:	fb00 f308 	mul.w	r3, r0, r8
 800057a:	428b      	cmp	r3, r1
 800057c:	d907      	bls.n	800058e <__udivmoddi4+0x27e>
 800057e:	1869      	adds	r1, r5, r1
 8000580:	f100 3cff 	add.w	ip, r0, #4294967295
 8000584:	d217      	bcs.n	80005b6 <__udivmoddi4+0x2a6>
 8000586:	428b      	cmp	r3, r1
 8000588:	d915      	bls.n	80005b6 <__udivmoddi4+0x2a6>
 800058a:	3802      	subs	r0, #2
 800058c:	4429      	add	r1, r5
 800058e:	1ac9      	subs	r1, r1, r3
 8000590:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000594:	e73b      	b.n	800040e <__udivmoddi4+0xfe>
 8000596:	4637      	mov	r7, r6
 8000598:	4630      	mov	r0, r6
 800059a:	e709      	b.n	80003b0 <__udivmoddi4+0xa0>
 800059c:	4607      	mov	r7, r0
 800059e:	e6e7      	b.n	8000370 <__udivmoddi4+0x60>
 80005a0:	4618      	mov	r0, r3
 80005a2:	e6fb      	b.n	800039c <__udivmoddi4+0x8c>
 80005a4:	4541      	cmp	r1, r8
 80005a6:	d2ab      	bcs.n	8000500 <__udivmoddi4+0x1f0>
 80005a8:	ebb8 0a02 	subs.w	sl, r8, r2
 80005ac:	eb69 020e 	sbc.w	r2, r9, lr
 80005b0:	3801      	subs	r0, #1
 80005b2:	4613      	mov	r3, r2
 80005b4:	e7a4      	b.n	8000500 <__udivmoddi4+0x1f0>
 80005b6:	4660      	mov	r0, ip
 80005b8:	e7e9      	b.n	800058e <__udivmoddi4+0x27e>
 80005ba:	4618      	mov	r0, r3
 80005bc:	e795      	b.n	80004ea <__udivmoddi4+0x1da>
 80005be:	4667      	mov	r7, ip
 80005c0:	e7d1      	b.n	8000566 <__udivmoddi4+0x256>
 80005c2:	4681      	mov	r9, r0
 80005c4:	e77c      	b.n	80004c0 <__udivmoddi4+0x1b0>
 80005c6:	3802      	subs	r0, #2
 80005c8:	442c      	add	r4, r5
 80005ca:	e747      	b.n	800045c <__udivmoddi4+0x14c>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	442b      	add	r3, r5
 80005d2:	e72f      	b.n	8000434 <__udivmoddi4+0x124>
 80005d4:	4638      	mov	r0, r7
 80005d6:	e708      	b.n	80003ea <__udivmoddi4+0xda>
 80005d8:	4637      	mov	r7, r6
 80005da:	e6e9      	b.n	80003b0 <__udivmoddi4+0xa0>

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	b082      	sub	sp, #8
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	6078      	str	r0, [r7, #4]
 80005e8:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80005ea:	49be      	ldr	r1, [pc, #760]	; (80008e4 <OTM8009A_Init+0x304>)
 80005ec:	2000      	movs	r0, #0
 80005ee:	f000 fe8f 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 80005f2:	49bd      	ldr	r1, [pc, #756]	; (80008e8 <OTM8009A_Init+0x308>)
 80005f4:	2003      	movs	r0, #3
 80005f6:	f000 fe8b 	bl	8001310 <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 80005fa:	49bc      	ldr	r1, [pc, #752]	; (80008ec <OTM8009A_Init+0x30c>)
 80005fc:	2000      	movs	r0, #0
 80005fe:	f000 fe87 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 8000602:	49bb      	ldr	r1, [pc, #748]	; (80008f0 <OTM8009A_Init+0x310>)
 8000604:	2002      	movs	r0, #2
 8000606:	f000 fe83 	bl	8001310 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800060a:	49b8      	ldr	r1, [pc, #736]	; (80008ec <OTM8009A_Init+0x30c>)
 800060c:	2000      	movs	r0, #0
 800060e:	f000 fe7f 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 8000612:	49b8      	ldr	r1, [pc, #736]	; (80008f4 <OTM8009A_Init+0x314>)
 8000614:	2000      	movs	r0, #0
 8000616:	f000 fe7b 	bl	8001310 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 800061a:	200a      	movs	r0, #10
 800061c:	f000 fa36 	bl	8000a8c <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 8000620:	49b5      	ldr	r1, [pc, #724]	; (80008f8 <OTM8009A_Init+0x318>)
 8000622:	2000      	movs	r0, #0
 8000624:	f000 fe74 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 8000628:	49b4      	ldr	r1, [pc, #720]	; (80008fc <OTM8009A_Init+0x31c>)
 800062a:	2000      	movs	r0, #0
 800062c:	f000 fe70 	bl	8001310 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 8000630:	200a      	movs	r0, #10
 8000632:	f000 fa2b 	bl	8000a8c <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 8000636:	49b2      	ldr	r1, [pc, #712]	; (8000900 <OTM8009A_Init+0x320>)
 8000638:	2000      	movs	r0, #0
 800063a:	f000 fe69 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 800063e:	49b1      	ldr	r1, [pc, #708]	; (8000904 <OTM8009A_Init+0x324>)
 8000640:	2000      	movs	r0, #0
 8000642:	f000 fe65 	bl	8001310 <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 8000646:	49b0      	ldr	r1, [pc, #704]	; (8000908 <OTM8009A_Init+0x328>)
 8000648:	2000      	movs	r0, #0
 800064a:	f000 fe61 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 800064e:	49af      	ldr	r1, [pc, #700]	; (800090c <OTM8009A_Init+0x32c>)
 8000650:	2000      	movs	r0, #0
 8000652:	f000 fe5d 	bl	8001310 <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 8000656:	49ae      	ldr	r1, [pc, #696]	; (8000910 <OTM8009A_Init+0x330>)
 8000658:	2000      	movs	r0, #0
 800065a:	f000 fe59 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 800065e:	49ad      	ldr	r1, [pc, #692]	; (8000914 <OTM8009A_Init+0x334>)
 8000660:	2000      	movs	r0, #0
 8000662:	f000 fe55 	bl	8001310 <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000666:	499f      	ldr	r1, [pc, #636]	; (80008e4 <OTM8009A_Init+0x304>)
 8000668:	2000      	movs	r0, #0
 800066a:	f000 fe51 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 800066e:	49aa      	ldr	r1, [pc, #680]	; (8000918 <OTM8009A_Init+0x338>)
 8000670:	2000      	movs	r0, #0
 8000672:	f000 fe4d 	bl	8001310 <DSI_IO_WriteCmd>

  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8000676:	49a9      	ldr	r1, [pc, #676]	; (800091c <OTM8009A_Init+0x33c>)
 8000678:	2000      	movs	r0, #0
 800067a:	f000 fe49 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);
 800067e:	49a8      	ldr	r1, [pc, #672]	; (8000920 <OTM8009A_Init+0x340>)
 8000680:	2000      	movs	r0, #0
 8000682:	f000 fe45 	bl	8001310 <DSI_IO_WriteCmd>

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8000686:	49a7      	ldr	r1, [pc, #668]	; (8000924 <OTM8009A_Init+0x344>)
 8000688:	2000      	movs	r0, #0
 800068a:	f000 fe41 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 800068e:	49a6      	ldr	r1, [pc, #664]	; (8000928 <OTM8009A_Init+0x348>)
 8000690:	2000      	movs	r0, #0
 8000692:	f000 fe3d 	bl	8001310 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 8000696:	49a5      	ldr	r1, [pc, #660]	; (800092c <OTM8009A_Init+0x34c>)
 8000698:	2000      	movs	r0, #0
 800069a:	f000 fe39 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 800069e:	49a4      	ldr	r1, [pc, #656]	; (8000930 <OTM8009A_Init+0x350>)
 80006a0:	2000      	movs	r0, #0
 80006a2:	f000 fe35 	bl	8001310 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 80006a6:	49a3      	ldr	r1, [pc, #652]	; (8000934 <OTM8009A_Init+0x354>)
 80006a8:	2000      	movs	r0, #0
 80006aa:	f000 fe31 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 80006ae:	4997      	ldr	r1, [pc, #604]	; (800090c <OTM8009A_Init+0x32c>)
 80006b0:	2000      	movs	r0, #0
 80006b2:	f000 fe2d 	bl	8001310 <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80006b6:	498b      	ldr	r1, [pc, #556]	; (80008e4 <OTM8009A_Init+0x304>)
 80006b8:	2000      	movs	r0, #0
 80006ba:	f000 fe29 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 80006be:	499e      	ldr	r1, [pc, #632]	; (8000938 <OTM8009A_Init+0x358>)
 80006c0:	2002      	movs	r0, #2
 80006c2:	f000 fe25 	bl	8001310 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 80006c6:	499d      	ldr	r1, [pc, #628]	; (800093c <OTM8009A_Init+0x35c>)
 80006c8:	2000      	movs	r0, #0
 80006ca:	f000 fe21 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 80006ce:	499c      	ldr	r1, [pc, #624]	; (8000940 <OTM8009A_Init+0x360>)
 80006d0:	2000      	movs	r0, #0
 80006d2:	f000 fe1d 	bl	8001310 <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 80006d6:	499b      	ldr	r1, [pc, #620]	; (8000944 <OTM8009A_Init+0x364>)
 80006d8:	2000      	movs	r0, #0
 80006da:	f000 fe19 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 80006de:	499a      	ldr	r1, [pc, #616]	; (8000948 <OTM8009A_Init+0x368>)
 80006e0:	2000      	movs	r0, #0
 80006e2:	f000 fe15 	bl	8001310 <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 80006e6:	4999      	ldr	r1, [pc, #612]	; (800094c <OTM8009A_Init+0x36c>)
 80006e8:	2000      	movs	r0, #0
 80006ea:	f000 fe11 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 80006ee:	4998      	ldr	r1, [pc, #608]	; (8000950 <OTM8009A_Init+0x370>)
 80006f0:	2000      	movs	r0, #0
 80006f2:	f000 fe0d 	bl	8001310 <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80006f6:	4989      	ldr	r1, [pc, #548]	; (800091c <OTM8009A_Init+0x33c>)
 80006f8:	2000      	movs	r0, #0
 80006fa:	f000 fe09 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 80006fe:	4995      	ldr	r1, [pc, #596]	; (8000954 <OTM8009A_Init+0x374>)
 8000700:	2000      	movs	r0, #0
 8000702:	f000 fe05 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8000706:	4987      	ldr	r1, [pc, #540]	; (8000924 <OTM8009A_Init+0x344>)
 8000708:	2000      	movs	r0, #0
 800070a:	f000 fe01 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 800070e:	4992      	ldr	r1, [pc, #584]	; (8000958 <OTM8009A_Init+0x378>)
 8000710:	2000      	movs	r0, #0
 8000712:	f000 fdfd 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 8000716:	4991      	ldr	r1, [pc, #580]	; (800095c <OTM8009A_Init+0x37c>)
 8000718:	2000      	movs	r0, #0
 800071a:	f000 fdf9 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 800071e:	4990      	ldr	r1, [pc, #576]	; (8000960 <OTM8009A_Init+0x380>)
 8000720:	2002      	movs	r0, #2
 8000722:	f000 fdf5 	bl	8001310 <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8000726:	4971      	ldr	r1, [pc, #452]	; (80008ec <OTM8009A_Init+0x30c>)
 8000728:	2000      	movs	r0, #0
 800072a:	f000 fdf1 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 800072e:	498d      	ldr	r1, [pc, #564]	; (8000964 <OTM8009A_Init+0x384>)
 8000730:	2006      	movs	r0, #6
 8000732:	f000 fded 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8000736:	498c      	ldr	r1, [pc, #560]	; (8000968 <OTM8009A_Init+0x388>)
 8000738:	2000      	movs	r0, #0
 800073a:	f000 fde9 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 800073e:	498b      	ldr	r1, [pc, #556]	; (800096c <OTM8009A_Init+0x38c>)
 8000740:	200e      	movs	r0, #14
 8000742:	f000 fde5 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8000746:	498a      	ldr	r1, [pc, #552]	; (8000970 <OTM8009A_Init+0x390>)
 8000748:	2000      	movs	r0, #0
 800074a:	f000 fde1 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 800074e:	4989      	ldr	r1, [pc, #548]	; (8000974 <OTM8009A_Init+0x394>)
 8000750:	200e      	movs	r0, #14
 8000752:	f000 fddd 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8000756:	4988      	ldr	r1, [pc, #544]	; (8000978 <OTM8009A_Init+0x398>)
 8000758:	2000      	movs	r0, #0
 800075a:	f000 fdd9 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 800075e:	4987      	ldr	r1, [pc, #540]	; (800097c <OTM8009A_Init+0x39c>)
 8000760:	200a      	movs	r0, #10
 8000762:	f000 fdd5 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8000766:	4986      	ldr	r1, [pc, #536]	; (8000980 <OTM8009A_Init+0x3a0>)
 8000768:	2000      	movs	r0, #0
 800076a:	f000 fdd1 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 800076e:	4985      	ldr	r1, [pc, #532]	; (8000984 <OTM8009A_Init+0x3a4>)
 8000770:	2000      	movs	r0, #0
 8000772:	f000 fdcd 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8000776:	495d      	ldr	r1, [pc, #372]	; (80008ec <OTM8009A_Init+0x30c>)
 8000778:	2000      	movs	r0, #0
 800077a:	f000 fdc9 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 800077e:	4982      	ldr	r1, [pc, #520]	; (8000988 <OTM8009A_Init+0x3a8>)
 8000780:	200a      	movs	r0, #10
 8000782:	f000 fdc5 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8000786:	4981      	ldr	r1, [pc, #516]	; (800098c <OTM8009A_Init+0x3ac>)
 8000788:	2000      	movs	r0, #0
 800078a:	f000 fdc1 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 800078e:	4980      	ldr	r1, [pc, #512]	; (8000990 <OTM8009A_Init+0x3b0>)
 8000790:	200f      	movs	r0, #15
 8000792:	f000 fdbd 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8000796:	4974      	ldr	r1, [pc, #464]	; (8000968 <OTM8009A_Init+0x388>)
 8000798:	2000      	movs	r0, #0
 800079a:	f000 fdb9 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 800079e:	497d      	ldr	r1, [pc, #500]	; (8000994 <OTM8009A_Init+0x3b4>)
 80007a0:	200f      	movs	r0, #15
 80007a2:	f000 fdb5 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80007a6:	4972      	ldr	r1, [pc, #456]	; (8000970 <OTM8009A_Init+0x390>)
 80007a8:	2000      	movs	r0, #0
 80007aa:	f000 fdb1 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 80007ae:	497a      	ldr	r1, [pc, #488]	; (8000998 <OTM8009A_Init+0x3b8>)
 80007b0:	200a      	movs	r0, #10
 80007b2:	f000 fdad 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80007b6:	4970      	ldr	r1, [pc, #448]	; (8000978 <OTM8009A_Init+0x398>)
 80007b8:	2000      	movs	r0, #0
 80007ba:	f000 fda9 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 80007be:	4977      	ldr	r1, [pc, #476]	; (800099c <OTM8009A_Init+0x3bc>)
 80007c0:	200f      	movs	r0, #15
 80007c2:	f000 fda5 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80007c6:	496e      	ldr	r1, [pc, #440]	; (8000980 <OTM8009A_Init+0x3a0>)
 80007c8:	2000      	movs	r0, #0
 80007ca:	f000 fda1 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 80007ce:	4974      	ldr	r1, [pc, #464]	; (80009a0 <OTM8009A_Init+0x3c0>)
 80007d0:	200f      	movs	r0, #15
 80007d2:	f000 fd9d 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 80007d6:	4973      	ldr	r1, [pc, #460]	; (80009a4 <OTM8009A_Init+0x3c4>)
 80007d8:	2000      	movs	r0, #0
 80007da:	f000 fd99 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 80007de:	4972      	ldr	r1, [pc, #456]	; (80009a8 <OTM8009A_Init+0x3c8>)
 80007e0:	200a      	movs	r0, #10
 80007e2:	f000 fd95 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 80007e6:	4971      	ldr	r1, [pc, #452]	; (80009ac <OTM8009A_Init+0x3cc>)
 80007e8:	2000      	movs	r0, #0
 80007ea:	f000 fd91 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 80007ee:	4970      	ldr	r1, [pc, #448]	; (80009b0 <OTM8009A_Init+0x3d0>)
 80007f0:	200a      	movs	r0, #10
 80007f2:	f000 fd8d 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80007f6:	493d      	ldr	r1, [pc, #244]	; (80008ec <OTM8009A_Init+0x30c>)
 80007f8:	2000      	movs	r0, #0
 80007fa:	f000 fd89 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 80007fe:	496d      	ldr	r1, [pc, #436]	; (80009b4 <OTM8009A_Init+0x3d4>)
 8000800:	200a      	movs	r0, #10
 8000802:	f000 fd85 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8000806:	4961      	ldr	r1, [pc, #388]	; (800098c <OTM8009A_Init+0x3ac>)
 8000808:	2000      	movs	r0, #0
 800080a:	f000 fd81 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 800080e:	496a      	ldr	r1, [pc, #424]	; (80009b8 <OTM8009A_Init+0x3d8>)
 8000810:	200f      	movs	r0, #15
 8000812:	f000 fd7d 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8000816:	4954      	ldr	r1, [pc, #336]	; (8000968 <OTM8009A_Init+0x388>)
 8000818:	2000      	movs	r0, #0
 800081a:	f000 fd79 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 800081e:	4967      	ldr	r1, [pc, #412]	; (80009bc <OTM8009A_Init+0x3dc>)
 8000820:	200f      	movs	r0, #15
 8000822:	f000 fd75 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8000826:	4952      	ldr	r1, [pc, #328]	; (8000970 <OTM8009A_Init+0x390>)
 8000828:	2000      	movs	r0, #0
 800082a:	f000 fd71 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 800082e:	4964      	ldr	r1, [pc, #400]	; (80009c0 <OTM8009A_Init+0x3e0>)
 8000830:	200a      	movs	r0, #10
 8000832:	f000 fd6d 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8000836:	4950      	ldr	r1, [pc, #320]	; (8000978 <OTM8009A_Init+0x398>)
 8000838:	2000      	movs	r0, #0
 800083a:	f000 fd69 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 800083e:	4961      	ldr	r1, [pc, #388]	; (80009c4 <OTM8009A_Init+0x3e4>)
 8000840:	200f      	movs	r0, #15
 8000842:	f000 fd65 	bl	8001310 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8000846:	494e      	ldr	r1, [pc, #312]	; (8000980 <OTM8009A_Init+0x3a0>)
 8000848:	2000      	movs	r0, #0
 800084a:	f000 fd61 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 800084e:	495e      	ldr	r1, [pc, #376]	; (80009c8 <OTM8009A_Init+0x3e8>)
 8000850:	200f      	movs	r0, #15
 8000852:	f000 fd5d 	bl	8001310 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8000856:	4931      	ldr	r1, [pc, #196]	; (800091c <OTM8009A_Init+0x33c>)
 8000858:	2000      	movs	r0, #0
 800085a:	f000 fd59 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 800085e:	495b      	ldr	r1, [pc, #364]	; (80009cc <OTM8009A_Init+0x3ec>)
 8000860:	2000      	movs	r0, #0
 8000862:	f000 fd55 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 8000866:	495a      	ldr	r1, [pc, #360]	; (80009d0 <OTM8009A_Init+0x3f0>)
 8000868:	2000      	movs	r0, #0
 800086a:	f000 fd51 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 800086e:	4959      	ldr	r1, [pc, #356]	; (80009d4 <OTM8009A_Init+0x3f4>)
 8000870:	2000      	movs	r0, #0
 8000872:	f000 fd4d 	bl	8001310 <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 19,5kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 8000876:	4958      	ldr	r1, [pc, #352]	; (80009d8 <OTM8009A_Init+0x3f8>)
 8000878:	2000      	movs	r0, #0
 800087a:	f000 fd49 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 800087e:	4957      	ldr	r1, [pc, #348]	; (80009dc <OTM8009A_Init+0x3fc>)
 8000880:	2000      	movs	r0, #0
 8000882:	f000 fd45 	bl	8001310 <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000886:	4917      	ldr	r1, [pc, #92]	; (80008e4 <OTM8009A_Init+0x304>)
 8000888:	2000      	movs	r0, #0
 800088a:	f000 fd41 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 800088e:	4954      	ldr	r1, [pc, #336]	; (80009e0 <OTM8009A_Init+0x400>)
 8000890:	2003      	movs	r0, #3
 8000892:	f000 fd3d 	bl	8001310 <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000896:	4913      	ldr	r1, [pc, #76]	; (80008e4 <OTM8009A_Init+0x304>)
 8000898:	2000      	movs	r0, #0
 800089a:	f000 fd39 	bl	8001310 <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800089e:	4911      	ldr	r1, [pc, #68]	; (80008e4 <OTM8009A_Init+0x304>)
 80008a0:	2000      	movs	r0, #0
 80008a2:	f000 fd35 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 80008a6:	494f      	ldr	r1, [pc, #316]	; (80009e4 <OTM8009A_Init+0x404>)
 80008a8:	2010      	movs	r0, #16
 80008aa:	f000 fd31 	bl	8001310 <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80008ae:	490d      	ldr	r1, [pc, #52]	; (80008e4 <OTM8009A_Init+0x304>)
 80008b0:	2000      	movs	r0, #0
 80008b2:	f000 fd2d 	bl	8001310 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 80008b6:	494c      	ldr	r1, [pc, #304]	; (80009e8 <OTM8009A_Init+0x408>)
 80008b8:	2010      	movs	r0, #16
 80008ba:	f000 fd29 	bl	8001310 <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 80008be:	494b      	ldr	r1, [pc, #300]	; (80009ec <OTM8009A_Init+0x40c>)
 80008c0:	2000      	movs	r0, #0
 80008c2:	f000 fd25 	bl	8001310 <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 80008c6:	2078      	movs	r0, #120	; 0x78
 80008c8:	f000 f8e0 	bl	8000a8c <OTM8009A_IO_Delay>

  switch(ColorCoding)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	f000 8090 	beq.w	80009f4 <OTM8009A_Init+0x414>
 80008d4:	2b02      	cmp	r3, #2
 80008d6:	d000      	beq.n	80008da <OTM8009A_Init+0x2fa>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
    break;
  default :
    break;
 80008d8:	e091      	b.n	80009fe <OTM8009A_Init+0x41e>
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 80008da:	4945      	ldr	r1, [pc, #276]	; (80009f0 <OTM8009A_Init+0x410>)
 80008dc:	2000      	movs	r0, #0
 80008de:	f000 fd17 	bl	8001310 <DSI_IO_WriteCmd>
    break;
 80008e2:	e08c      	b.n	80009fe <OTM8009A_Init+0x41e>
 80008e4:	08007718 	.word	0x08007718
 80008e8:	080075d0 	.word	0x080075d0
 80008ec:	0800771c 	.word	0x0800771c
 80008f0:	080075d4 	.word	0x080075d4
 80008f4:	08007720 	.word	0x08007720
 80008f8:	08007724 	.word	0x08007724
 80008fc:	08007728 	.word	0x08007728
 8000900:	0800772c 	.word	0x0800772c
 8000904:	08007730 	.word	0x08007730
 8000908:	08007734 	.word	0x08007734
 800090c:	08007738 	.word	0x08007738
 8000910:	0800773c 	.word	0x0800773c
 8000914:	08007740 	.word	0x08007740
 8000918:	08007744 	.word	0x08007744
 800091c:	08007748 	.word	0x08007748
 8000920:	0800774c 	.word	0x0800774c
 8000924:	08007750 	.word	0x08007750
 8000928:	08007754 	.word	0x08007754
 800092c:	08007758 	.word	0x08007758
 8000930:	0800775c 	.word	0x0800775c
 8000934:	08007760 	.word	0x08007760
 8000938:	08007600 	.word	0x08007600
 800093c:	08007764 	.word	0x08007764
 8000940:	08007768 	.word	0x08007768
 8000944:	0800776c 	.word	0x0800776c
 8000948:	08007770 	.word	0x08007770
 800094c:	08007774 	.word	0x08007774
 8000950:	08007778 	.word	0x08007778
 8000954:	0800777c 	.word	0x0800777c
 8000958:	08007780 	.word	0x08007780
 800095c:	08007784 	.word	0x08007784
 8000960:	08007604 	.word	0x08007604
 8000964:	08007608 	.word	0x08007608
 8000968:	08007788 	.word	0x08007788
 800096c:	08007610 	.word	0x08007610
 8000970:	0800778c 	.word	0x0800778c
 8000974:	08007620 	.word	0x08007620
 8000978:	08007790 	.word	0x08007790
 800097c:	08007630 	.word	0x08007630
 8000980:	08007794 	.word	0x08007794
 8000984:	080077cc 	.word	0x080077cc
 8000988:	0800763c 	.word	0x0800763c
 800098c:	08007798 	.word	0x08007798
 8000990:	08007648 	.word	0x08007648
 8000994:	08007658 	.word	0x08007658
 8000998:	08007668 	.word	0x08007668
 800099c:	08007674 	.word	0x08007674
 80009a0:	08007684 	.word	0x08007684
 80009a4:	0800779c 	.word	0x0800779c
 80009a8:	08007694 	.word	0x08007694
 80009ac:	080077a0 	.word	0x080077a0
 80009b0:	080076a0 	.word	0x080076a0
 80009b4:	080076ac 	.word	0x080076ac
 80009b8:	080076b8 	.word	0x080076b8
 80009bc:	080076c8 	.word	0x080076c8
 80009c0:	080076d8 	.word	0x080076d8
 80009c4:	080076e4 	.word	0x080076e4
 80009c8:	080076f4 	.word	0x080076f4
 80009cc:	080077d0 	.word	0x080077d0
 80009d0:	080077d4 	.word	0x080077d4
 80009d4:	080077d8 	.word	0x080077d8
 80009d8:	080077dc 	.word	0x080077dc
 80009dc:	080077e0 	.word	0x080077e0
 80009e0:	08007704 	.word	0x08007704
 80009e4:	080075d8 	.word	0x080075d8
 80009e8:	080075ec 	.word	0x080075ec
 80009ec:	080077a4 	.word	0x080077a4
 80009f0:	080077a8 	.word	0x080077a8
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 80009f4:	491a      	ldr	r1, [pc, #104]	; (8000a60 <OTM8009A_Init+0x480>)
 80009f6:	2000      	movs	r0, #0
 80009f8:	f000 fc8a 	bl	8001310 <DSI_IO_WriteCmd>
    break;
 80009fc:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 80009fe:	683b      	ldr	r3, [r7, #0]
 8000a00:	2b01      	cmp	r3, #1
 8000a02:	d10b      	bne.n	8000a1c <OTM8009A_Init+0x43c>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 8000a04:	4917      	ldr	r1, [pc, #92]	; (8000a64 <OTM8009A_Init+0x484>)
 8000a06:	2000      	movs	r0, #0
 8000a08:	f000 fc82 	bl	8001310 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 8000a0c:	4916      	ldr	r1, [pc, #88]	; (8000a68 <OTM8009A_Init+0x488>)
 8000a0e:	2004      	movs	r0, #4
 8000a10:	f000 fc7e 	bl	8001310 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 8000a14:	4915      	ldr	r1, [pc, #84]	; (8000a6c <OTM8009A_Init+0x48c>)
 8000a16:	2004      	movs	r0, #4
 8000a18:	f000 fc7a 	bl	8001310 <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 8000a1c:	4914      	ldr	r1, [pc, #80]	; (8000a70 <OTM8009A_Init+0x490>)
 8000a1e:	2000      	movs	r0, #0
 8000a20:	f000 fc76 	bl	8001310 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 8000a24:	4913      	ldr	r1, [pc, #76]	; (8000a74 <OTM8009A_Init+0x494>)
 8000a26:	2000      	movs	r0, #0
 8000a28:	f000 fc72 	bl	8001310 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 8000a2c:	4912      	ldr	r1, [pc, #72]	; (8000a78 <OTM8009A_Init+0x498>)
 8000a2e:	2000      	movs	r0, #0
 8000a30:	f000 fc6e 	bl	8001310 <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 8000a34:	4911      	ldr	r1, [pc, #68]	; (8000a7c <OTM8009A_Init+0x49c>)
 8000a36:	2000      	movs	r0, #0
 8000a38:	f000 fc6a 	bl	8001310 <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 8000a3c:	4910      	ldr	r1, [pc, #64]	; (8000a80 <OTM8009A_Init+0x4a0>)
 8000a3e:	2000      	movs	r0, #0
 8000a40:	f000 fc66 	bl	8001310 <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8000a44:	490f      	ldr	r1, [pc, #60]	; (8000a84 <OTM8009A_Init+0x4a4>)
 8000a46:	2000      	movs	r0, #0
 8000a48:	f000 fc62 	bl	8001310 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 8000a4c:	490e      	ldr	r1, [pc, #56]	; (8000a88 <OTM8009A_Init+0x4a8>)
 8000a4e:	2000      	movs	r0, #0
 8000a50:	f000 fc5e 	bl	8001310 <DSI_IO_WriteCmd>

  return 0;
 8000a54:	2300      	movs	r3, #0
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	080077ac 	.word	0x080077ac
 8000a64:	080077b0 	.word	0x080077b0
 8000a68:	08007708 	.word	0x08007708
 8000a6c:	08007710 	.word	0x08007710
 8000a70:	080077b4 	.word	0x080077b4
 8000a74:	080077b8 	.word	0x080077b8
 8000a78:	080077bc 	.word	0x080077bc
 8000a7c:	080077c0 	.word	0x080077c0
 8000a80:	080077c4 	.word	0x080077c4
 8000a84:	08007718 	.word	0x08007718
 8000a88:	080077c8 	.word	0x080077c8

08000a8c <OTM8009A_IO_Delay>:
/**
  * @brief  OTM8009A delay
  * @param  Delay: Delay in ms
  */
void OTM8009A_IO_Delay(uint32_t Delay)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8000a94:	6878      	ldr	r0, [r7, #4]
 8000a96:	f001 f803 	bl	8001aa0 <HAL_Delay>
}
 8000a9a:	bf00      	nop
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <BSP_LCD_Init>:
/**
  * @brief  Initializes the DSI LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	af00      	add	r7, sp, #0
  return (BSP_LCD_InitEx(LCD_ORIENTATION_LANDSCAPE));
 8000aa6:	2001      	movs	r0, #1
 8000aa8:	f000 f804 	bl	8000ab4 <BSP_LCD_InitEx>
 8000aac:	4603      	mov	r3, r0
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	bd80      	pop	{r7, pc}
	...

08000ab4 <BSP_LCD_InitEx>:
  *     - OTM8009A LCD Display IC Driver ititialization
  * @param  orientation: LCD orientation, can be LCD_ORIENTATION_PORTRAIT or LCD_ORIENTATION_LANDSCAPE
  * @retval LCD state
  */
uint8_t BSP_LCD_InitEx(LCD_OrientationTypeDef orientation)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b090      	sub	sp, #64	; 0x40
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	4603      	mov	r3, r0
 8000abc:	71fb      	strb	r3, [r7, #7]
  DSI_PLLInitTypeDef dsiPllInit;
  static RCC_PeriphCLKInitTypeDef  PeriphClkInitStruct;
  uint32_t LcdClock  = 27429; /*!< LcdClk = 27429 kHz */
 8000abe:	f646 3325 	movw	r3, #27429	; 0x6b25
 8000ac2:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint16_t read_id = 0;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	877b      	strh	r3, [r7, #58]	; 0x3a

  uint32_t laneByteClk_kHz = 0;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t                   HFP; /*!< Horizontal Front Porch time in units of lcdClk */
  uint32_t                   HACT; /*!< Horizontal Active time in units of lcdClk = imageSize X in pixels to display */

  /* Toggle Hardware Reset of the DSI LCD using
  * its XRES signal (active low) */
  BSP_LCD_Reset();
 8000acc:	f000 f936 	bl	8000d3c <BSP_LCD_Reset>

  /* Check the connected monitor */
  read_id = LCD_IO_GetID();
 8000ad0:	f000 fc48 	bl	8001364 <LCD_IO_GetID>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	877b      	strh	r3, [r7, #58]	; 0x3a
  else if(read_id != LCD_DSI_ID)
  {
    return LCD_ERROR;  
  }
#else
  if(read_id != LCD_DSI_ID)
 8000ad8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8000ada:	2b11      	cmp	r3, #17
 8000adc:	d001      	beq.n	8000ae2 <BSP_LCD_InitEx+0x2e>
  {
    return LCD_ERROR;  
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e113      	b.n	8000d0a <BSP_LCD_InitEx+0x256>
  * This will set IP blocks LTDC, DSI and DMA2D
  * - out of reset
  * - clocked
  * - NVIC IRQ related to IP blocks enabled
  */
  BSP_LCD_MspInit();
 8000ae2:	f000 fc47 	bl	8001374 <BSP_LCD_MspInit>

/*************************DSI Initialization***********************************/  

  /* Base address of DSI Host/Wrapper registers to be set before calling De-Init */
  hdsi_discovery.Instance = DSI;
 8000ae6:	4b8b      	ldr	r3, [pc, #556]	; (8000d14 <BSP_LCD_InitEx+0x260>)
 8000ae8:	4a8b      	ldr	r2, [pc, #556]	; (8000d18 <BSP_LCD_InitEx+0x264>)
 8000aea:	601a      	str	r2, [r3, #0]

  HAL_DSI_DeInit(&(hdsi_discovery));
 8000aec:	4889      	ldr	r0, [pc, #548]	; (8000d14 <BSP_LCD_InitEx+0x260>)
 8000aee:	f002 fa95 	bl	800301c <HAL_DSI_DeInit>

  dsiPllInit.PLLNDIV  = 100;
 8000af2:	2364      	movs	r3, #100	; 0x64
 8000af4:	60bb      	str	r3, [r7, #8]
  dsiPllInit.PLLIDF   = DSI_PLL_IN_DIV5;
 8000af6:	2305      	movs	r3, #5
 8000af8:	60fb      	str	r3, [r7, #12]
  dsiPllInit.PLLODF  = DSI_PLL_OUT_DIV1;
 8000afa:	2300      	movs	r3, #0
 8000afc:	613b      	str	r3, [r7, #16]
  laneByteClk_kHz = 62500; /* 500 MHz / 8 = 62.5 MHz = 62500 kHz */
 8000afe:	f24f 4324 	movw	r3, #62500	; 0xf424
 8000b02:	637b      	str	r3, [r7, #52]	; 0x34

  /* Set number of Lanes */
  hdsi_discovery.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 8000b04:	4b83      	ldr	r3, [pc, #524]	; (8000d14 <BSP_LCD_InitEx+0x260>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	60da      	str	r2, [r3, #12]

  /* TXEscapeCkdiv = f(LaneByteClk)/15.62 = 4 */
  hdsi_discovery.Init.TXEscapeCkdiv = laneByteClk_kHz/15620; 
 8000b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b0c:	089b      	lsrs	r3, r3, #2
 8000b0e:	4a83      	ldr	r2, [pc, #524]	; (8000d1c <BSP_LCD_InitEx+0x268>)
 8000b10:	fba2 2303 	umull	r2, r3, r2, r3
 8000b14:	0a9b      	lsrs	r3, r3, #10
 8000b16:	4a7f      	ldr	r2, [pc, #508]	; (8000d14 <BSP_LCD_InitEx+0x260>)
 8000b18:	6093      	str	r3, [r2, #8]

  HAL_DSI_Init(&(hdsi_discovery), &(dsiPllInit));
 8000b1a:	f107 0308 	add.w	r3, r7, #8
 8000b1e:	4619      	mov	r1, r3
 8000b20:	487c      	ldr	r0, [pc, #496]	; (8000d14 <BSP_LCD_InitEx+0x260>)
 8000b22:	f002 f961 	bl	8002de8 <HAL_DSI_Init>

  /* Timing parameters for all Video modes
  * Set Timing parameters of LTDC depending on its chosen orientation
  */
  if(orientation == LCD_ORIENTATION_PORTRAIT)
 8000b26:	79fb      	ldrb	r3, [r7, #7]
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	d108      	bne.n	8000b3e <BSP_LCD_InitEx+0x8a>
  {
    lcd_x_size = OTM8009A_480X800_WIDTH;  /* 480 */
 8000b2c:	4b7c      	ldr	r3, [pc, #496]	; (8000d20 <BSP_LCD_InitEx+0x26c>)
 8000b2e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000b32:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_480X800_HEIGHT; /* 800 */                                
 8000b34:	4b7b      	ldr	r3, [pc, #492]	; (8000d24 <BSP_LCD_InitEx+0x270>)
 8000b36:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000b3a:	601a      	str	r2, [r3, #0]
 8000b3c:	e007      	b.n	8000b4e <BSP_LCD_InitEx+0x9a>
  }
  else
  {
    /* lcd_orientation == LCD_ORIENTATION_LANDSCAPE */
    lcd_x_size = OTM8009A_800X480_WIDTH;  /* 800 */
 8000b3e:	4b78      	ldr	r3, [pc, #480]	; (8000d20 <BSP_LCD_InitEx+0x26c>)
 8000b40:	f44f 7248 	mov.w	r2, #800	; 0x320
 8000b44:	601a      	str	r2, [r3, #0]
    lcd_y_size = OTM8009A_800X480_HEIGHT; /* 480 */                                
 8000b46:	4b77      	ldr	r3, [pc, #476]	; (8000d24 <BSP_LCD_InitEx+0x270>)
 8000b48:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000b4c:	601a      	str	r2, [r3, #0]
  }

  HACT = lcd_x_size;
 8000b4e:	4b74      	ldr	r3, [pc, #464]	; (8000d20 <BSP_LCD_InitEx+0x26c>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	633b      	str	r3, [r7, #48]	; 0x30
  VACT = lcd_y_size;
 8000b54:	4b73      	ldr	r3, [pc, #460]	; (8000d24 <BSP_LCD_InitEx+0x270>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* The following values are same for portrait and landscape orientations */
  VSA  = OTM8009A_480X800_VSYNC;        /* 12  */
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	62bb      	str	r3, [r7, #40]	; 0x28
  VBP  = OTM8009A_480X800_VBP;          /* 12  */
 8000b5e:	230f      	movs	r3, #15
 8000b60:	627b      	str	r3, [r7, #36]	; 0x24
  VFP  = OTM8009A_480X800_VFP;          /* 12  */
 8000b62:	2310      	movs	r3, #16
 8000b64:	623b      	str	r3, [r7, #32]
  HSA  = OTM8009A_480X800_HSYNC;        /* 63  */
 8000b66:	2302      	movs	r3, #2
 8000b68:	61fb      	str	r3, [r7, #28]
  HBP  = OTM8009A_480X800_HBP;          /* 120 */
 8000b6a:	2322      	movs	r3, #34	; 0x22
 8000b6c:	61bb      	str	r3, [r7, #24]
  HFP  = OTM8009A_480X800_HFP;          /* 120 */   
 8000b6e:	2322      	movs	r3, #34	; 0x22
 8000b70:	617b      	str	r3, [r7, #20]

  hdsivideo_handle.VirtualChannelID = LCD_OTM8009A_ID;
 8000b72:	4b6d      	ldr	r3, [pc, #436]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
  hdsivideo_handle.ColorCoding = LCD_DSI_PIXEL_DATA_FMT_RBG888;
 8000b78:	4b6b      	ldr	r3, [pc, #428]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000b7a:	2205      	movs	r2, #5
 8000b7c:	605a      	str	r2, [r3, #4]
  hdsivideo_handle.VSPolarity = DSI_VSYNC_ACTIVE_HIGH;
 8000b7e:	4b6a      	ldr	r3, [pc, #424]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	621a      	str	r2, [r3, #32]
  hdsivideo_handle.HSPolarity = DSI_HSYNC_ACTIVE_HIGH;
 8000b84:	4b68      	ldr	r3, [pc, #416]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	61da      	str	r2, [r3, #28]
  hdsivideo_handle.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;  
 8000b8a:	4b67      	ldr	r3, [pc, #412]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	625a      	str	r2, [r3, #36]	; 0x24
  hdsivideo_handle.Mode = DSI_VID_MODE_BURST; /* Mode Video burst ie : one LgP per line */
 8000b90:	4b65      	ldr	r3, [pc, #404]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000b92:	2202      	movs	r2, #2
 8000b94:	60da      	str	r2, [r3, #12]
  hdsivideo_handle.NullPacketSize = 0xFFF;
 8000b96:	4b64      	ldr	r3, [pc, #400]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000b98:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000b9c:	619a      	str	r2, [r3, #24]
  hdsivideo_handle.NumberOfChunks = 0;
 8000b9e:	4b62      	ldr	r3, [pc, #392]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	615a      	str	r2, [r3, #20]
  hdsivideo_handle.PacketSize                = HACT; /* Value depending on display orientation choice portrait/landscape */ 
 8000ba4:	4a60      	ldr	r2, [pc, #384]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ba8:	6113      	str	r3, [r2, #16]
  hdsivideo_handle.HorizontalSyncActive      = (HSA * laneByteClk_kHz)/LcdClock;
 8000baa:	69fb      	ldr	r3, [r7, #28]
 8000bac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000bae:	fb02 f203 	mul.w	r2, r2, r3
 8000bb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000bb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bb8:	4a5b      	ldr	r2, [pc, #364]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000bba:	6293      	str	r3, [r2, #40]	; 0x28
  hdsivideo_handle.HorizontalBackPorch       = (HBP * laneByteClk_kHz)/LcdClock;
 8000bbc:	69bb      	ldr	r3, [r7, #24]
 8000bbe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000bc0:	fb02 f203 	mul.w	r2, r2, r3
 8000bc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bca:	4a57      	ldr	r2, [pc, #348]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000bcc:	62d3      	str	r3, [r2, #44]	; 0x2c
  hdsivideo_handle.HorizontalLine            = ((HACT + HSA + HBP + HFP) * laneByteClk_kHz)/LcdClock; /* Value depending on display orientation choice portrait/landscape */
 8000bce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000bd0:	69fb      	ldr	r3, [r7, #28]
 8000bd2:	441a      	add	r2, r3
 8000bd4:	69bb      	ldr	r3, [r7, #24]
 8000bd6:	441a      	add	r2, r3
 8000bd8:	697b      	ldr	r3, [r7, #20]
 8000bda:	4413      	add	r3, r2
 8000bdc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000bde:	fb02 f203 	mul.w	r2, r2, r3
 8000be2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000be4:	fbb2 f3f3 	udiv	r3, r2, r3
 8000be8:	4a4f      	ldr	r2, [pc, #316]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000bea:	6313      	str	r3, [r2, #48]	; 0x30
  hdsivideo_handle.VerticalSyncActive        = VSA;
 8000bec:	4a4e      	ldr	r2, [pc, #312]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bf0:	6353      	str	r3, [r2, #52]	; 0x34
  hdsivideo_handle.VerticalBackPorch         = VBP;
 8000bf2:	4a4d      	ldr	r2, [pc, #308]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bf6:	6393      	str	r3, [r2, #56]	; 0x38
  hdsivideo_handle.VerticalFrontPorch        = VFP;
 8000bf8:	4a4b      	ldr	r2, [pc, #300]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000bfa:	6a3b      	ldr	r3, [r7, #32]
 8000bfc:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsivideo_handle.VerticalActive            = VACT; /* Value depending on display orientation choice portrait/landscape */
 8000bfe:	4a4a      	ldr	r2, [pc, #296]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000c02:	6413      	str	r3, [r2, #64]	; 0x40

  /* Enable or disable sending LP command while streaming is active in video mode */
  hdsivideo_handle.LPCommandEnable = DSI_LP_COMMAND_ENABLE; /* Enable sending commands in mode LP (Low Power) */
 8000c04:	4b48      	ldr	r3, [pc, #288]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000c06:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000c0a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Largest packet size possible to transmit in LP mode in VSA, VBP, VFP regions */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPLargestPacketSize = 16;
 8000c0c:	4b46      	ldr	r3, [pc, #280]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000c0e:	2210      	movs	r2, #16
 8000c10:	649a      	str	r2, [r3, #72]	; 0x48

  /* Largest packet size possible to transmit in LP mode in HFP region during VACT period */
  /* Only useful when sending LP packets is allowed while streaming is active in video mode */
  hdsivideo_handle.LPVACTLargestPacketSize = 0;
 8000c12:	4b45      	ldr	r3, [pc, #276]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Specify for each region of the video frame, if the transmission of command in LP mode is allowed in this region */
  /* while streaming is active in video mode                                                                         */
  hdsivideo_handle.LPHorizontalFrontPorchEnable = DSI_LP_HFP_ENABLE;   /* Allow sending LP commands during HFP period */
 8000c18:	4b43      	ldr	r3, [pc, #268]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000c1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c1e:	651a      	str	r2, [r3, #80]	; 0x50
  hdsivideo_handle.LPHorizontalBackPorchEnable  = DSI_LP_HBP_ENABLE;   /* Allow sending LP commands during HBP period */
 8000c20:	4b41      	ldr	r3, [pc, #260]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000c22:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c26:	655a      	str	r2, [r3, #84]	; 0x54
  hdsivideo_handle.LPVerticalActiveEnable = DSI_LP_VACT_ENABLE;  /* Allow sending LP commands during VACT period */
 8000c28:	4b3f      	ldr	r3, [pc, #252]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000c2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c2e:	659a      	str	r2, [r3, #88]	; 0x58
  hdsivideo_handle.LPVerticalFrontPorchEnable = DSI_LP_VFP_ENABLE;   /* Allow sending LP commands during VFP period */
 8000c30:	4b3d      	ldr	r3, [pc, #244]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000c32:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c36:	65da      	str	r2, [r3, #92]	; 0x5c
  hdsivideo_handle.LPVerticalBackPorchEnable = DSI_LP_VBP_ENABLE;   /* Allow sending LP commands during VBP period */
 8000c38:	4b3b      	ldr	r3, [pc, #236]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000c3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000c3e:	661a      	str	r2, [r3, #96]	; 0x60
  hdsivideo_handle.LPVerticalSyncActiveEnable = DSI_LP_VSYNC_ENABLE; /* Allow sending LP commands during VSync = VSA period */
 8000c40:	4b39      	ldr	r3, [pc, #228]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000c42:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000c46:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure DSI Video mode timings with settings set above */
  HAL_DSI_ConfigVideoMode(&(hdsi_discovery), &(hdsivideo_handle));
 8000c48:	4937      	ldr	r1, [pc, #220]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000c4a:	4832      	ldr	r0, [pc, #200]	; (8000d14 <BSP_LCD_InitEx+0x260>)
 8000c4c:	f002 fb3e 	bl	80032cc <HAL_DSI_ConfigVideoMode>
  
  
/************************LTDC Initialization***********************************/  

  /* Timing Configuration */    
  hltdc_discovery.Init.HorizontalSync = (HSA - 1);
 8000c50:	69fb      	ldr	r3, [r7, #28]
 8000c52:	3b01      	subs	r3, #1
 8000c54:	4a35      	ldr	r2, [pc, #212]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000c56:	6153      	str	r3, [r2, #20]
  hltdc_discovery.Init.AccumulatedHBP = (HSA + HBP - 1);
 8000c58:	69fa      	ldr	r2, [r7, #28]
 8000c5a:	69bb      	ldr	r3, [r7, #24]
 8000c5c:	4413      	add	r3, r2
 8000c5e:	3b01      	subs	r3, #1
 8000c60:	4a32      	ldr	r2, [pc, #200]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000c62:	61d3      	str	r3, [r2, #28]
  hltdc_discovery.Init.AccumulatedActiveW = (lcd_x_size + HSA + HBP - 1);
 8000c64:	4b2e      	ldr	r3, [pc, #184]	; (8000d20 <BSP_LCD_InitEx+0x26c>)
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	69fb      	ldr	r3, [r7, #28]
 8000c6a:	441a      	add	r2, r3
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	4413      	add	r3, r2
 8000c70:	3b01      	subs	r3, #1
 8000c72:	4a2e      	ldr	r2, [pc, #184]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000c74:	6253      	str	r3, [r2, #36]	; 0x24
  hltdc_discovery.Init.TotalWidth = (lcd_x_size + HSA + HBP + HFP - 1);
 8000c76:	4b2a      	ldr	r3, [pc, #168]	; (8000d20 <BSP_LCD_InitEx+0x26c>)
 8000c78:	681a      	ldr	r2, [r3, #0]
 8000c7a:	69fb      	ldr	r3, [r7, #28]
 8000c7c:	441a      	add	r2, r3
 8000c7e:	69bb      	ldr	r3, [r7, #24]
 8000c80:	441a      	add	r2, r3
 8000c82:	697b      	ldr	r3, [r7, #20]
 8000c84:	4413      	add	r3, r2
 8000c86:	3b01      	subs	r3, #1
 8000c88:	4a28      	ldr	r2, [pc, #160]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000c8a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Initialize the LCD pixel width and pixel height */
  hltdc_discovery.LayerCfg->ImageWidth  = lcd_x_size;
 8000c8c:	4b24      	ldr	r3, [pc, #144]	; (8000d20 <BSP_LCD_InitEx+0x26c>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a26      	ldr	r2, [pc, #152]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000c92:	6613      	str	r3, [r2, #96]	; 0x60
  hltdc_discovery.LayerCfg->ImageHeight = lcd_y_size;   
 8000c94:	4b23      	ldr	r3, [pc, #140]	; (8000d24 <BSP_LCD_InitEx+0x270>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a24      	ldr	r2, [pc, #144]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000c9a:	6653      	str	r3, [r2, #100]	; 0x64
    * PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz 
    * PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 384 Mhz 
    * PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 384 MHz / 7 = 54.85 MHz 
    * LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_2 = 54.85 MHz / 2 = 27.429 MHz 
    */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8000c9c:	4b24      	ldr	r3, [pc, #144]	; (8000d30 <BSP_LCD_InitEx+0x27c>)
 8000c9e:	2208      	movs	r2, #8
 8000ca0:	601a      	str	r2, [r3, #0]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8000ca2:	4b23      	ldr	r3, [pc, #140]	; (8000d30 <BSP_LCD_InitEx+0x27c>)
 8000ca4:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000ca8:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 7;
 8000caa:	4b21      	ldr	r3, [pc, #132]	; (8000d30 <BSP_LCD_InitEx+0x27c>)
 8000cac:	2207      	movs	r2, #7
 8000cae:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8000cb0:	4b1f      	ldr	r3, [pc, #124]	; (8000d30 <BSP_LCD_InitEx+0x27c>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000cb6:	481e      	ldr	r0, [pc, #120]	; (8000d30 <BSP_LCD_InitEx+0x27c>)
 8000cb8:	f004 fae0 	bl	800527c <HAL_RCCEx_PeriphCLKConfig>

  /* Background value */
  hltdc_discovery.Init.Backcolor.Blue = 0;
 8000cbc:	4b1b      	ldr	r3, [pc, #108]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc_discovery.Init.Backcolor.Green = 0;
 8000cc4:	4b19      	ldr	r3, [pc, #100]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc_discovery.Init.Backcolor.Red = 0;
 8000ccc:	4b17      	ldr	r3, [pc, #92]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  hltdc_discovery.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000cd4:	4b15      	ldr	r3, [pc, #84]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	611a      	str	r2, [r3, #16]
  hltdc_discovery.Instance = LTDC;
 8000cda:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000cdc:	4a15      	ldr	r2, [pc, #84]	; (8000d34 <BSP_LCD_InitEx+0x280>)
 8000cde:	601a      	str	r2, [r3, #0]

  /* Get LTDC Configuration from DSI Configuration */
  HAL_LTDC_StructInitFromVideoConfig(&(hltdc_discovery), &(hdsivideo_handle));
 8000ce0:	4911      	ldr	r1, [pc, #68]	; (8000d28 <BSP_LCD_InitEx+0x274>)
 8000ce2:	4812      	ldr	r0, [pc, #72]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000ce4:	f003 fe1e 	bl	8004924 <HAL_LTDCEx_StructInitFromVideoConfig>

  /* Initialize the LTDC */  
  HAL_LTDC_Init(&hltdc_discovery);
 8000ce8:	4810      	ldr	r0, [pc, #64]	; (8000d2c <BSP_LCD_InitEx+0x278>)
 8000cea:	f003 fb73 	bl	80043d4 <HAL_LTDC_Init>

  /* Enable the DSI host and wrapper after the LTDC initialization
     To avoid any synchronization issue, the DSI shall be started after enabling the LTDC */
  HAL_DSI_Start(&hdsi_discovery);
 8000cee:	4809      	ldr	r0, [pc, #36]	; (8000d14 <BSP_LCD_InitEx+0x260>)
 8000cf0:	f002 ff7e 	bl	8003bf0 <HAL_DSI_Start>

#if !defined(DATA_IN_ExtSDRAM)
  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8000cf4:	f000 fcbe 	bl	8001674 <BSP_SDRAM_Init>
#endif /* DATA_IN_ExtSDRAM */

  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8000cf8:	480f      	ldr	r0, [pc, #60]	; (8000d38 <BSP_LCD_InitEx+0x284>)
 8000cfa:	f000 f901 	bl	8000f00 <BSP_LCD_SetFont>
/***********************OTM8009A Initialization********************************/ 

  /* Initialize the OTM8009A LCD Display IC Driver (KoD LCD IC Driver)
  *  depending on configuration set in 'hdsivideo_handle'.
  */
  OTM8009A_Init(OTM8009A_FORMAT_RGB888, orientation);
 8000cfe:	79fb      	ldrb	r3, [r7, #7]
 8000d00:	4619      	mov	r1, r3
 8000d02:	2000      	movs	r0, #0
 8000d04:	f7ff fc6c 	bl	80005e0 <OTM8009A_Init>

/***********************End OTM8009A Initialization****************************/ 

  return LCD_OK; 
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3740      	adds	r7, #64	; 0x40
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	20000364 	.word	0x20000364
 8000d18:	40016c00 	.word	0x40016c00
 8000d1c:	43215e57 	.word	0x43215e57
 8000d20:	20000018 	.word	0x20000018
 8000d24:	2000001c 	.word	0x2000001c
 8000d28:	200000b0 	.word	0x200000b0
 8000d2c:	200002bc 	.word	0x200002bc
 8000d30:	20000138 	.word	0x20000138
 8000d34:	40016800 	.word	0x40016800
 8000d38:	20000000 	.word	0x20000000

08000d3c <BSP_LCD_Reset>:
  * @brief  BSP LCD Reset
  *         Hw reset the LCD DSI activating its XRES signal (active low for some time)
  *         and desactivating it later.
  */
void BSP_LCD_Reset(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b086      	sub	sp, #24
 8000d40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure;

  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000d42:	4b18      	ldr	r3, [pc, #96]	; (8000da4 <BSP_LCD_Reset+0x68>)
 8000d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d46:	4a17      	ldr	r2, [pc, #92]	; (8000da4 <BSP_LCD_Reset+0x68>)
 8000d48:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d4e:	4b15      	ldr	r3, [pc, #84]	; (8000da4 <BSP_LCD_Reset+0x68>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000d56:	603b      	str	r3, [r7, #0]
 8000d58:	683b      	ldr	r3, [r7, #0]

    /* Configure the GPIO on PJ15 */
    gpio_init_structure.Pin   = GPIO_PIN_15;
 8000d5a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000d5e:	607b      	str	r3, [r7, #4]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000d60:	2301      	movs	r3, #1
 8000d62:	60bb      	str	r3, [r7, #8]
    gpio_init_structure.Pull  = GPIO_PULLUP;
 8000d64:	2301      	movs	r3, #1
 8000d66:	60fb      	str	r3, [r7, #12]
    gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8000d68:	2303      	movs	r3, #3
 8000d6a:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(GPIOJ, &gpio_init_structure);
 8000d6c:	1d3b      	adds	r3, r7, #4
 8000d6e:	4619      	mov	r1, r3
 8000d70:	480d      	ldr	r0, [pc, #52]	; (8000da8 <BSP_LCD_Reset+0x6c>)
 8000d72:	f003 f861 	bl	8003e38 <HAL_GPIO_Init>

    /* Activate XRES active low */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_RESET);
 8000d76:	2200      	movs	r2, #0
 8000d78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d7c:	480a      	ldr	r0, [pc, #40]	; (8000da8 <BSP_LCD_Reset+0x6c>)
 8000d7e:	f003 fb0f 	bl	80043a0 <HAL_GPIO_WritePin>

    HAL_Delay(20); /* wait 20 ms */
 8000d82:	2014      	movs	r0, #20
 8000d84:	f000 fe8c 	bl	8001aa0 <HAL_Delay>

    /* Desactivate XRES */
    HAL_GPIO_WritePin(GPIOJ, GPIO_PIN_15, GPIO_PIN_SET);
 8000d88:	2201      	movs	r2, #1
 8000d8a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d8e:	4806      	ldr	r0, [pc, #24]	; (8000da8 <BSP_LCD_Reset+0x6c>)
 8000d90:	f003 fb06 	bl	80043a0 <HAL_GPIO_WritePin>
    
    /* Wait for 10ms after releasing XRES before sending commands */
    HAL_Delay(10);
 8000d94:	200a      	movs	r0, #10
 8000d96:	f000 fe83 	bl	8001aa0 <HAL_Delay>
}
 8000d9a:	bf00      	nop
 8000d9c:	3718      	adds	r7, #24
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	40023800 	.word	0x40023800
 8000da8:	40022400 	.word	0x40022400

08000dac <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0
  return (lcd_x_size);
 8000db0:	4b03      	ldr	r3, [pc, #12]	; (8000dc0 <BSP_LCD_GetXSize+0x14>)
 8000db2:	681b      	ldr	r3, [r3, #0]
}
 8000db4:	4618      	mov	r0, r3
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	20000018 	.word	0x20000018

08000dc4 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  return (lcd_y_size);
 8000dc8:	4b03      	ldr	r3, [pc, #12]	; (8000dd8 <BSP_LCD_GetYSize+0x14>)
 8000dca:	681b      	ldr	r3, [r3, #0]
}
 8000dcc:	4618      	mov	r0, r3
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop
 8000dd8:	2000001c 	.word	0x2000001c

08000ddc <BSP_LCD_LayerDefaultInit>:
  * @param  LayerIndex: Layer foreground or background
  * @param  FB_Address: Layer frame buffer
  * @retval None
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b090      	sub	sp, #64	; 0x40
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	4603      	mov	r3, r0
 8000de4:	6039      	str	r1, [r7, #0]
 8000de6:	80fb      	strh	r3, [r7, #6]
    LCD_LayerCfgTypeDef  Layercfg;

  /* Layer Init */
  Layercfg.WindowX0 = 0;
 8000de8:	2300      	movs	r3, #0
 8000dea:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8000dec:	f7ff ffde 	bl	8000dac <BSP_LCD_GetXSize>
 8000df0:	4603      	mov	r3, r0
 8000df2:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8000df8:	f7ff ffe4 	bl	8000dc4 <BSP_LCD_GetYSize>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8000e00:	2300      	movs	r3, #0
 8000e02:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8000e08:	23ff      	movs	r3, #255	; 0xff
 8000e0a:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8000e10:	2300      	movs	r3, #0
 8000e12:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8000e16:	2300      	movs	r3, #0
 8000e18:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000e22:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000e26:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000e28:	2307      	movs	r3, #7
 8000e2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8000e2c:	f7ff ffbe 	bl	8000dac <BSP_LCD_GetXSize>
 8000e30:	4603      	mov	r3, r0
 8000e32:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8000e34:	f7ff ffc6 	bl	8000dc4 <BSP_LCD_GetYSize>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&hltdc_discovery, &Layercfg, LayerIndex); 
 8000e3c:	88fa      	ldrh	r2, [r7, #6]
 8000e3e:	f107 030c 	add.w	r3, r7, #12
 8000e42:	4619      	mov	r1, r3
 8000e44:	4812      	ldr	r0, [pc, #72]	; (8000e90 <BSP_LCD_LayerDefaultInit+0xb4>)
 8000e46:	f003 fb95 	bl	8004574 <HAL_LTDC_ConfigLayer>
  
  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8000e4a:	88fa      	ldrh	r2, [r7, #6]
 8000e4c:	4911      	ldr	r1, [pc, #68]	; (8000e94 <BSP_LCD_LayerDefaultInit+0xb8>)
 8000e4e:	4613      	mov	r3, r2
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	4413      	add	r3, r2
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	440b      	add	r3, r1
 8000e58:	3304      	adds	r3, #4
 8000e5a:	f04f 32ff 	mov.w	r2, #4294967295
 8000e5e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8000e60:	88fa      	ldrh	r2, [r7, #6]
 8000e62:	490c      	ldr	r1, [pc, #48]	; (8000e94 <BSP_LCD_LayerDefaultInit+0xb8>)
 8000e64:	4613      	mov	r3, r2
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	4413      	add	r3, r2
 8000e6a:	009b      	lsls	r3, r3, #2
 8000e6c:	440b      	add	r3, r1
 8000e6e:	3308      	adds	r3, #8
 8000e70:	4a09      	ldr	r2, [pc, #36]	; (8000e98 <BSP_LCD_LayerDefaultInit+0xbc>)
 8000e72:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK;
 8000e74:	88fa      	ldrh	r2, [r7, #6]
 8000e76:	4907      	ldr	r1, [pc, #28]	; (8000e94 <BSP_LCD_LayerDefaultInit+0xb8>)
 8000e78:	4613      	mov	r3, r2
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	4413      	add	r3, r2
 8000e7e:	009b      	lsls	r3, r3, #2
 8000e80:	440b      	add	r3, r1
 8000e82:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8000e86:	601a      	str	r2, [r3, #0]
}
 8000e88:	bf00      	nop
 8000e8a:	3740      	adds	r7, #64	; 0x40
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	200002bc 	.word	0x200002bc
 8000e94:	20000120 	.word	0x20000120
 8000e98:	20000000 	.word	0x20000000

08000e9c <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8000ea4:	4b07      	ldr	r3, [pc, #28]	; (8000ec4 <BSP_LCD_SetTextColor+0x28>)
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	4907      	ldr	r1, [pc, #28]	; (8000ec8 <BSP_LCD_SetTextColor+0x2c>)
 8000eaa:	4613      	mov	r3, r2
 8000eac:	005b      	lsls	r3, r3, #1
 8000eae:	4413      	add	r3, r2
 8000eb0:	009b      	lsls	r3, r3, #2
 8000eb2:	440b      	add	r3, r1
 8000eb4:	687a      	ldr	r2, [r7, #4]
 8000eb6:	601a      	str	r2, [r3, #0]
}
 8000eb8:	bf00      	nop
 8000eba:	370c      	adds	r7, #12
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	2000011c 	.word	0x2000011c
 8000ec8:	20000120 	.word	0x20000120

08000ecc <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8000ed4:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <BSP_LCD_SetBackColor+0x2c>)
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	4908      	ldr	r1, [pc, #32]	; (8000efc <BSP_LCD_SetBackColor+0x30>)
 8000eda:	4613      	mov	r3, r2
 8000edc:	005b      	lsls	r3, r3, #1
 8000ede:	4413      	add	r3, r2
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	440b      	add	r3, r1
 8000ee4:	3304      	adds	r3, #4
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	601a      	str	r2, [r3, #0]
}
 8000eea:	bf00      	nop
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	2000011c 	.word	0x2000011c
 8000efc:	20000120 	.word	0x20000120

08000f00 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8000f08:	4b08      	ldr	r3, [pc, #32]	; (8000f2c <BSP_LCD_SetFont+0x2c>)
 8000f0a:	681a      	ldr	r2, [r3, #0]
 8000f0c:	4908      	ldr	r1, [pc, #32]	; (8000f30 <BSP_LCD_SetFont+0x30>)
 8000f0e:	4613      	mov	r3, r2
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	4413      	add	r3, r2
 8000f14:	009b      	lsls	r3, r3, #2
 8000f16:	440b      	add	r3, r1
 8000f18:	3308      	adds	r3, #8
 8000f1a:	687a      	ldr	r2, [r7, #4]
 8000f1c:	601a      	str	r2, [r3, #0]
}
 8000f1e:	bf00      	nop
 8000f20:	370c      	adds	r7, #12
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	2000011c 	.word	0x2000011c
 8000f30:	20000120 	.word	0x20000120

08000f34 <BSP_LCD_Clear>:
/**
  * @brief  Clears the whole currently active layer of LTDC.
  * @param  Color: Color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{
 8000f34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f36:	b085      	sub	sp, #20
 8000f38:	af02      	add	r7, sp, #8
 8000f3a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8000f3c:	4b0f      	ldr	r3, [pc, #60]	; (8000f7c <BSP_LCD_Clear+0x48>)
 8000f3e:	681c      	ldr	r4, [r3, #0]
 8000f40:	4b0e      	ldr	r3, [pc, #56]	; (8000f7c <BSP_LCD_Clear+0x48>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a0e      	ldr	r2, [pc, #56]	; (8000f80 <BSP_LCD_Clear+0x4c>)
 8000f46:	2134      	movs	r1, #52	; 0x34
 8000f48:	fb01 f303 	mul.w	r3, r1, r3
 8000f4c:	4413      	add	r3, r2
 8000f4e:	335c      	adds	r3, #92	; 0x5c
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	461d      	mov	r5, r3
 8000f54:	f7ff ff2a 	bl	8000dac <BSP_LCD_GetXSize>
 8000f58:	4606      	mov	r6, r0
 8000f5a:	f7ff ff33 	bl	8000dc4 <BSP_LCD_GetYSize>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	9301      	str	r3, [sp, #4]
 8000f64:	2300      	movs	r3, #0
 8000f66:	9300      	str	r3, [sp, #0]
 8000f68:	4613      	mov	r3, r2
 8000f6a:	4632      	mov	r2, r6
 8000f6c:	4629      	mov	r1, r5
 8000f6e:	4620      	mov	r0, r4
 8000f70:	f000 fb48 	bl	8001604 <LL_FillBuffer>
}
 8000f74:	bf00      	nop
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f7c:	2000011c 	.word	0x2000011c
 8000f80:	200002bc 	.word	0x200002bc

08000f84 <BSP_LCD_ClearStringLine>:
/**
  * @brief  Clears the selected line in currently active layer.
  * @param  Line: Line to be cleared
  */
void BSP_LCD_ClearStringLine(uint32_t Line)
{
 8000f84:	b590      	push	{r4, r7, lr}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  uint32_t color_backup = DrawProp[ActiveLayer].TextColor;
 8000f8c:	4b2d      	ldr	r3, [pc, #180]	; (8001044 <BSP_LCD_ClearStringLine+0xc0>)
 8000f8e:	681a      	ldr	r2, [r3, #0]
 8000f90:	492d      	ldr	r1, [pc, #180]	; (8001048 <BSP_LCD_ClearStringLine+0xc4>)
 8000f92:	4613      	mov	r3, r2
 8000f94:	005b      	lsls	r3, r3, #1
 8000f96:	4413      	add	r3, r2
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	440b      	add	r3, r1
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	60fb      	str	r3, [r7, #12]
  DrawProp[ActiveLayer].TextColor = DrawProp[ActiveLayer].BackColor;
 8000fa0:	4b28      	ldr	r3, [pc, #160]	; (8001044 <BSP_LCD_ClearStringLine+0xc0>)
 8000fa2:	6819      	ldr	r1, [r3, #0]
 8000fa4:	4b27      	ldr	r3, [pc, #156]	; (8001044 <BSP_LCD_ClearStringLine+0xc0>)
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	4827      	ldr	r0, [pc, #156]	; (8001048 <BSP_LCD_ClearStringLine+0xc4>)
 8000faa:	460b      	mov	r3, r1
 8000fac:	005b      	lsls	r3, r3, #1
 8000fae:	440b      	add	r3, r1
 8000fb0:	009b      	lsls	r3, r3, #2
 8000fb2:	4403      	add	r3, r0
 8000fb4:	3304      	adds	r3, #4
 8000fb6:	6819      	ldr	r1, [r3, #0]
 8000fb8:	4823      	ldr	r0, [pc, #140]	; (8001048 <BSP_LCD_ClearStringLine+0xc4>)
 8000fba:	4613      	mov	r3, r2
 8000fbc:	005b      	lsls	r3, r3, #1
 8000fbe:	4413      	add	r3, r2
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	4403      	add	r3, r0
 8000fc4:	6019      	str	r1, [r3, #0]

  /* Draw rectangle with background color */
  BSP_LCD_FillRect(0, (Line * DrawProp[ActiveLayer].pFont->Height), BSP_LCD_GetXSize(), DrawProp[ActiveLayer].pFont->Height);
 8000fc6:	4b1f      	ldr	r3, [pc, #124]	; (8001044 <BSP_LCD_ClearStringLine+0xc0>)
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	491f      	ldr	r1, [pc, #124]	; (8001048 <BSP_LCD_ClearStringLine+0xc4>)
 8000fcc:	4613      	mov	r3, r2
 8000fce:	005b      	lsls	r3, r3, #1
 8000fd0:	4413      	add	r3, r2
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	440b      	add	r3, r1
 8000fd6:	3308      	adds	r3, #8
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	88da      	ldrh	r2, [r3, #6]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	fb12 f303 	smulbb	r3, r2, r3
 8000fe4:	b29c      	uxth	r4, r3
 8000fe6:	f7ff fee1 	bl	8000dac <BSP_LCD_GetXSize>
 8000fea:	4603      	mov	r3, r0
 8000fec:	b298      	uxth	r0, r3
 8000fee:	4b15      	ldr	r3, [pc, #84]	; (8001044 <BSP_LCD_ClearStringLine+0xc0>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	4915      	ldr	r1, [pc, #84]	; (8001048 <BSP_LCD_ClearStringLine+0xc4>)
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	005b      	lsls	r3, r3, #1
 8000ff8:	4413      	add	r3, r2
 8000ffa:	009b      	lsls	r3, r3, #2
 8000ffc:	440b      	add	r3, r1
 8000ffe:	3308      	adds	r3, #8
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	88db      	ldrh	r3, [r3, #6]
 8001004:	4602      	mov	r2, r0
 8001006:	4621      	mov	r1, r4
 8001008:	2000      	movs	r0, #0
 800100a:	f000 f927 	bl	800125c <BSP_LCD_FillRect>

  DrawProp[ActiveLayer].TextColor = color_backup;
 800100e:	4b0d      	ldr	r3, [pc, #52]	; (8001044 <BSP_LCD_ClearStringLine+0xc0>)
 8001010:	681a      	ldr	r2, [r3, #0]
 8001012:	490d      	ldr	r1, [pc, #52]	; (8001048 <BSP_LCD_ClearStringLine+0xc4>)
 8001014:	4613      	mov	r3, r2
 8001016:	005b      	lsls	r3, r3, #1
 8001018:	4413      	add	r3, r2
 800101a:	009b      	lsls	r3, r3, #2
 800101c:	440b      	add	r3, r1
 800101e:	68fa      	ldr	r2, [r7, #12]
 8001020:	601a      	str	r2, [r3, #0]
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001022:	4b08      	ldr	r3, [pc, #32]	; (8001044 <BSP_LCD_ClearStringLine+0xc0>)
 8001024:	681a      	ldr	r2, [r3, #0]
 8001026:	4908      	ldr	r1, [pc, #32]	; (8001048 <BSP_LCD_ClearStringLine+0xc4>)
 8001028:	4613      	mov	r3, r2
 800102a:	005b      	lsls	r3, r3, #1
 800102c:	4413      	add	r3, r2
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	440b      	add	r3, r1
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff ff31 	bl	8000e9c <BSP_LCD_SetTextColor>
}
 800103a:	bf00      	nop
 800103c:	3714      	adds	r7, #20
 800103e:	46bd      	mov	sp, r7
 8001040:	bd90      	pop	{r4, r7, pc}
 8001042:	bf00      	nop
 8001044:	2000011c 	.word	0x2000011c
 8001048:	20000120 	.word	0x20000120

0800104c <BSP_LCD_DisplayChar>:
  * @param  Ypos: Line where to display the character shape.
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 800104c:	b590      	push	{r4, r7, lr}
 800104e:	b083      	sub	sp, #12
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	80fb      	strh	r3, [r7, #6]
 8001056:	460b      	mov	r3, r1
 8001058:	80bb      	strh	r3, [r7, #4]
 800105a:	4613      	mov	r3, r2
 800105c:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800105e:	4b1b      	ldr	r3, [pc, #108]	; (80010cc <BSP_LCD_DisplayChar+0x80>)
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	491b      	ldr	r1, [pc, #108]	; (80010d0 <BSP_LCD_DisplayChar+0x84>)
 8001064:	4613      	mov	r3, r2
 8001066:	005b      	lsls	r3, r3, #1
 8001068:	4413      	add	r3, r2
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	440b      	add	r3, r1
 800106e:	3308      	adds	r3, #8
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	6819      	ldr	r1, [r3, #0]
 8001074:	78fb      	ldrb	r3, [r7, #3]
 8001076:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800107a:	4b14      	ldr	r3, [pc, #80]	; (80010cc <BSP_LCD_DisplayChar+0x80>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	4c14      	ldr	r4, [pc, #80]	; (80010d0 <BSP_LCD_DisplayChar+0x84>)
 8001080:	4613      	mov	r3, r2
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	4413      	add	r3, r2
 8001086:	009b      	lsls	r3, r3, #2
 8001088:	4423      	add	r3, r4
 800108a:	3308      	adds	r3, #8
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8001090:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8001094:	4b0d      	ldr	r3, [pc, #52]	; (80010cc <BSP_LCD_DisplayChar+0x80>)
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	4c0d      	ldr	r4, [pc, #52]	; (80010d0 <BSP_LCD_DisplayChar+0x84>)
 800109a:	4613      	mov	r3, r2
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	4413      	add	r3, r2
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	4423      	add	r3, r4
 80010a4:	3308      	adds	r3, #8
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	889b      	ldrh	r3, [r3, #4]
 80010aa:	3307      	adds	r3, #7
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	da00      	bge.n	80010b2 <BSP_LCD_DisplayChar+0x66>
 80010b0:	3307      	adds	r3, #7
 80010b2:	10db      	asrs	r3, r3, #3
 80010b4:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80010b8:	18ca      	adds	r2, r1, r3
 80010ba:	88b9      	ldrh	r1, [r7, #4]
 80010bc:	88fb      	ldrh	r3, [r7, #6]
 80010be:	4618      	mov	r0, r3
 80010c0:	f000 f9e8 	bl	8001494 <DrawChar>
}
 80010c4:	bf00      	nop
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd90      	pop	{r4, r7, pc}
 80010cc:	2000011c 	.word	0x2000011c
 80010d0:	20000120 	.word	0x20000120

080010d4 <BSP_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 80010d4:	b5b0      	push	{r4, r5, r7, lr}
 80010d6:	b088      	sub	sp, #32
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60ba      	str	r2, [r7, #8]
 80010dc:	461a      	mov	r2, r3
 80010de:	4603      	mov	r3, r0
 80010e0:	81fb      	strh	r3, [r7, #14]
 80010e2:	460b      	mov	r3, r1
 80010e4:	81bb      	strh	r3, [r7, #12]
 80010e6:	4613      	mov	r3, r2
 80010e8:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 80010ea:	2301      	movs	r3, #1
 80010ec:	83fb      	strh	r3, [r7, #30]
 80010ee:	2300      	movs	r3, #0
 80010f0:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	61bb      	str	r3, [r7, #24]
 80010f6:	2300      	movs	r3, #0
 80010f8:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	617b      	str	r3, [r7, #20]

  /* Get the text size */
  while (*ptr++) size ++ ;
 80010fe:	e002      	b.n	8001106 <BSP_LCD_DisplayStringAt+0x32>
 8001100:	69bb      	ldr	r3, [r7, #24]
 8001102:	3301      	adds	r3, #1
 8001104:	61bb      	str	r3, [r7, #24]
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	1c5a      	adds	r2, r3, #1
 800110a:	617a      	str	r2, [r7, #20]
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d1f6      	bne.n	8001100 <BSP_LCD_DisplayStringAt+0x2c>

  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8001112:	f7ff fe4b 	bl	8000dac <BSP_LCD_GetXSize>
 8001116:	4b4f      	ldr	r3, [pc, #316]	; (8001254 <BSP_LCD_DisplayStringAt+0x180>)
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	494f      	ldr	r1, [pc, #316]	; (8001258 <BSP_LCD_DisplayStringAt+0x184>)
 800111c:	4613      	mov	r3, r2
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	4413      	add	r3, r2
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	440b      	add	r3, r1
 8001126:	3308      	adds	r3, #8
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	889b      	ldrh	r3, [r3, #4]
 800112c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001130:	613b      	str	r3, [r7, #16]

  switch (Mode)
 8001132:	79fb      	ldrb	r3, [r7, #7]
 8001134:	2b02      	cmp	r3, #2
 8001136:	d01c      	beq.n	8001172 <BSP_LCD_DisplayStringAt+0x9e>
 8001138:	2b03      	cmp	r3, #3
 800113a:	d017      	beq.n	800116c <BSP_LCD_DisplayStringAt+0x98>
 800113c:	2b01      	cmp	r3, #1
 800113e:	d12e      	bne.n	800119e <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8001140:	693a      	ldr	r2, [r7, #16]
 8001142:	69bb      	ldr	r3, [r7, #24]
 8001144:	1ad1      	subs	r1, r2, r3
 8001146:	4b43      	ldr	r3, [pc, #268]	; (8001254 <BSP_LCD_DisplayStringAt+0x180>)
 8001148:	681a      	ldr	r2, [r3, #0]
 800114a:	4843      	ldr	r0, [pc, #268]	; (8001258 <BSP_LCD_DisplayStringAt+0x184>)
 800114c:	4613      	mov	r3, r2
 800114e:	005b      	lsls	r3, r3, #1
 8001150:	4413      	add	r3, r2
 8001152:	009b      	lsls	r3, r3, #2
 8001154:	4403      	add	r3, r0
 8001156:	3308      	adds	r3, #8
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	889b      	ldrh	r3, [r3, #4]
 800115c:	fb03 f301 	mul.w	r3, r3, r1
 8001160:	085b      	lsrs	r3, r3, #1
 8001162:	b29a      	uxth	r2, r3
 8001164:	89fb      	ldrh	r3, [r7, #14]
 8001166:	4413      	add	r3, r2
 8001168:	83fb      	strh	r3, [r7, #30]
      break;
 800116a:	e01b      	b.n	80011a4 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 800116c:	89fb      	ldrh	r3, [r7, #14]
 800116e:	83fb      	strh	r3, [r7, #30]
      break;
 8001170:	e018      	b.n	80011a4 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8001172:	693a      	ldr	r2, [r7, #16]
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	b299      	uxth	r1, r3
 800117a:	4b36      	ldr	r3, [pc, #216]	; (8001254 <BSP_LCD_DisplayStringAt+0x180>)
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	4836      	ldr	r0, [pc, #216]	; (8001258 <BSP_LCD_DisplayStringAt+0x184>)
 8001180:	4613      	mov	r3, r2
 8001182:	005b      	lsls	r3, r3, #1
 8001184:	4413      	add	r3, r2
 8001186:	009b      	lsls	r3, r3, #2
 8001188:	4403      	add	r3, r0
 800118a:	3308      	adds	r3, #8
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	889b      	ldrh	r3, [r3, #4]
 8001190:	fb11 f303 	smulbb	r3, r1, r3
 8001194:	b29a      	uxth	r2, r3
 8001196:	89fb      	ldrh	r3, [r7, #14]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	83fb      	strh	r3, [r7, #30]
      break;
 800119c:	e002      	b.n	80011a4 <BSP_LCD_DisplayStringAt+0xd0>
    }
  default:
    {
      refcolumn = Xpos;
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	83fb      	strh	r3, [r7, #30]
      break;
 80011a2:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 80011a4:	8bfb      	ldrh	r3, [r7, #30]
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d003      	beq.n	80011b2 <BSP_LCD_DisplayStringAt+0xde>
 80011aa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	da1d      	bge.n	80011ee <BSP_LCD_DisplayStringAt+0x11a>
  {
    refcolumn = 1;
 80011b2:	2301      	movs	r3, #1
 80011b4:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80011b6:	e01a      	b.n	80011ee <BSP_LCD_DisplayStringAt+0x11a>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Ypos, *Text);
 80011b8:	68bb      	ldr	r3, [r7, #8]
 80011ba:	781a      	ldrb	r2, [r3, #0]
 80011bc:	89b9      	ldrh	r1, [r7, #12]
 80011be:	8bfb      	ldrh	r3, [r7, #30]
 80011c0:	4618      	mov	r0, r3
 80011c2:	f7ff ff43 	bl	800104c <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 80011c6:	4b23      	ldr	r3, [pc, #140]	; (8001254 <BSP_LCD_DisplayStringAt+0x180>)
 80011c8:	681a      	ldr	r2, [r3, #0]
 80011ca:	4923      	ldr	r1, [pc, #140]	; (8001258 <BSP_LCD_DisplayStringAt+0x184>)
 80011cc:	4613      	mov	r3, r2
 80011ce:	005b      	lsls	r3, r3, #1
 80011d0:	4413      	add	r3, r2
 80011d2:	009b      	lsls	r3, r3, #2
 80011d4:	440b      	add	r3, r1
 80011d6:	3308      	adds	r3, #8
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	889a      	ldrh	r2, [r3, #4]
 80011dc:	8bfb      	ldrh	r3, [r7, #30]
 80011de:	4413      	add	r3, r2
 80011e0:	83fb      	strh	r3, [r7, #30]

    /* Point on the next character */
    Text++;
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	3301      	adds	r3, #1
 80011e6:	60bb      	str	r3, [r7, #8]
    i++;
 80011e8:	8bbb      	ldrh	r3, [r7, #28]
 80011ea:	3301      	adds	r3, #1
 80011ec:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80011ee:	68bb      	ldr	r3, [r7, #8]
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	bf14      	ite	ne
 80011f6:	2301      	movne	r3, #1
 80011f8:	2300      	moveq	r3, #0
 80011fa:	b2dc      	uxtb	r4, r3
 80011fc:	f7ff fdd6 	bl	8000dac <BSP_LCD_GetXSize>
 8001200:	4605      	mov	r5, r0
 8001202:	8bb9      	ldrh	r1, [r7, #28]
 8001204:	4b13      	ldr	r3, [pc, #76]	; (8001254 <BSP_LCD_DisplayStringAt+0x180>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	4813      	ldr	r0, [pc, #76]	; (8001258 <BSP_LCD_DisplayStringAt+0x184>)
 800120a:	4613      	mov	r3, r2
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	4413      	add	r3, r2
 8001210:	009b      	lsls	r3, r3, #2
 8001212:	4403      	add	r3, r0
 8001214:	3308      	adds	r3, #8
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	889b      	ldrh	r3, [r3, #4]
 800121a:	fb03 f301 	mul.w	r3, r3, r1
 800121e:	1aeb      	subs	r3, r5, r3
 8001220:	b299      	uxth	r1, r3
 8001222:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <BSP_LCD_DisplayStringAt+0x180>)
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	480c      	ldr	r0, [pc, #48]	; (8001258 <BSP_LCD_DisplayStringAt+0x184>)
 8001228:	4613      	mov	r3, r2
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	4413      	add	r3, r2
 800122e:	009b      	lsls	r3, r3, #2
 8001230:	4403      	add	r3, r0
 8001232:	3308      	adds	r3, #8
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	889b      	ldrh	r3, [r3, #4]
 8001238:	4299      	cmp	r1, r3
 800123a:	bf2c      	ite	cs
 800123c:	2301      	movcs	r3, #1
 800123e:	2300      	movcc	r3, #0
 8001240:	b2db      	uxtb	r3, r3
 8001242:	4023      	ands	r3, r4
 8001244:	b2db      	uxtb	r3, r3
 8001246:	2b00      	cmp	r3, #0
 8001248:	d1b6      	bne.n	80011b8 <BSP_LCD_DisplayStringAt+0xe4>
  }

}
 800124a:	bf00      	nop
 800124c:	3720      	adds	r7, #32
 800124e:	46bd      	mov	sp, r7
 8001250:	bdb0      	pop	{r4, r5, r7, pc}
 8001252:	bf00      	nop
 8001254:	2000011c 	.word	0x2000011c
 8001258:	20000120 	.word	0x20000120

0800125c <BSP_LCD_FillRect>:
  * @param  Ypos: Y position
  * @param  Width: Rectangle width
  * @param  Height: Rectangle height
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800125c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001260:	b086      	sub	sp, #24
 8001262:	af02      	add	r7, sp, #8
 8001264:	4604      	mov	r4, r0
 8001266:	4608      	mov	r0, r1
 8001268:	4611      	mov	r1, r2
 800126a:	461a      	mov	r2, r3
 800126c:	4623      	mov	r3, r4
 800126e:	80fb      	strh	r3, [r7, #6]
 8001270:	4603      	mov	r3, r0
 8001272:	80bb      	strh	r3, [r7, #4]
 8001274:	460b      	mov	r3, r1
 8001276:	807b      	strh	r3, [r7, #2]
 8001278:	4613      	mov	r3, r2
 800127a:	803b      	strh	r3, [r7, #0]
  uint32_t  Xaddress = 0;
 800127c:	2300      	movs	r3, #0
 800127e:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001280:	4b20      	ldr	r3, [pc, #128]	; (8001304 <BSP_LCD_FillRect+0xa8>)
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	4920      	ldr	r1, [pc, #128]	; (8001308 <BSP_LCD_FillRect+0xac>)
 8001286:	4613      	mov	r3, r2
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	4413      	add	r3, r2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	440b      	add	r3, r1
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff fe02 	bl	8000e9c <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  Xaddress = (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001298:	4b1a      	ldr	r3, [pc, #104]	; (8001304 <BSP_LCD_FillRect+0xa8>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4a1b      	ldr	r2, [pc, #108]	; (800130c <BSP_LCD_FillRect+0xb0>)
 800129e:	2134      	movs	r1, #52	; 0x34
 80012a0:	fb01 f303 	mul.w	r3, r1, r3
 80012a4:	4413      	add	r3, r2
 80012a6:	335c      	adds	r3, #92	; 0x5c
 80012a8:	681c      	ldr	r4, [r3, #0]
 80012aa:	f7ff fd7f 	bl	8000dac <BSP_LCD_GetXSize>
 80012ae:	4602      	mov	r2, r0
 80012b0:	88bb      	ldrh	r3, [r7, #4]
 80012b2:	fb03 f202 	mul.w	r2, r3, r2
 80012b6:	88fb      	ldrh	r3, [r7, #6]
 80012b8:	4413      	add	r3, r2
 80012ba:	009b      	lsls	r3, r3, #2
 80012bc:	4423      	add	r3, r4
 80012be:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 80012c0:	4b10      	ldr	r3, [pc, #64]	; (8001304 <BSP_LCD_FillRect+0xa8>)
 80012c2:	681c      	ldr	r4, [r3, #0]
 80012c4:	68fd      	ldr	r5, [r7, #12]
 80012c6:	887e      	ldrh	r6, [r7, #2]
 80012c8:	f8b7 8000 	ldrh.w	r8, [r7]
 80012cc:	f7ff fd6e 	bl	8000dac <BSP_LCD_GetXSize>
 80012d0:	4602      	mov	r2, r0
 80012d2:	887b      	ldrh	r3, [r7, #2]
 80012d4:	1ad1      	subs	r1, r2, r3
 80012d6:	4b0b      	ldr	r3, [pc, #44]	; (8001304 <BSP_LCD_FillRect+0xa8>)
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	480b      	ldr	r0, [pc, #44]	; (8001308 <BSP_LCD_FillRect+0xac>)
 80012dc:	4613      	mov	r3, r2
 80012de:	005b      	lsls	r3, r3, #1
 80012e0:	4413      	add	r3, r2
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	4403      	add	r3, r0
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	9301      	str	r3, [sp, #4]
 80012ea:	9100      	str	r1, [sp, #0]
 80012ec:	4643      	mov	r3, r8
 80012ee:	4632      	mov	r2, r6
 80012f0:	4629      	mov	r1, r5
 80012f2:	4620      	mov	r0, r4
 80012f4:	f000 f986 	bl	8001604 <LL_FillBuffer>
}
 80012f8:	bf00      	nop
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001302:	bf00      	nop
 8001304:	2000011c 	.word	0x2000011c
 8001308:	20000120 	.word	0x20000120
 800130c:	200002bc 	.word	0x200002bc

08001310 <DSI_IO_WriteCmd>:
  *                 If inferior to 2, a long write command is performed else short.
  * @param  pParams: Pointer to parameter values table.
  * @retval HAL status
  */
void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b084      	sub	sp, #16
 8001314:	af02      	add	r7, sp, #8
 8001316:	6078      	str	r0, [r7, #4]
 8001318:	6039      	str	r1, [r7, #0]
  if(NbrParams <= 1)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2b01      	cmp	r3, #1
 800131e:	d80d      	bhi.n	800133c <DSI_IO_WriteCmd+0x2c>
  {
   HAL_DSI_ShortWrite(&hdsi_discovery, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]); 
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	461a      	mov	r2, r3
 8001326:	683b      	ldr	r3, [r7, #0]
 8001328:	3301      	adds	r3, #1
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	9300      	str	r3, [sp, #0]
 800132e:	4613      	mov	r3, r2
 8001330:	2215      	movs	r2, #21
 8001332:	2100      	movs	r1, #0
 8001334:	480a      	ldr	r0, [pc, #40]	; (8001360 <DSI_IO_WriteCmd+0x50>)
 8001336:	f002 fc97 	bl	8003c68 <HAL_DSI_ShortWrite>
  }
  else
  {
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
  } 
}
 800133a:	e00d      	b.n	8001358 <DSI_IO_WriteCmd+0x48>
   HAL_DSI_LongWrite(&hdsi_discovery,  LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams); 
 800133c:	683a      	ldr	r2, [r7, #0]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4413      	add	r3, r2
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	461a      	mov	r2, r3
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	9301      	str	r3, [sp, #4]
 800134a:	9200      	str	r2, [sp, #0]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	2239      	movs	r2, #57	; 0x39
 8001350:	2100      	movs	r1, #0
 8001352:	4803      	ldr	r0, [pc, #12]	; (8001360 <DSI_IO_WriteCmd+0x50>)
 8001354:	f002 fcaa 	bl	8003cac <HAL_DSI_LongWrite>
}
 8001358:	bf00      	nop
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20000364 	.word	0x20000364

08001364 <LCD_IO_GetID>:
  * @brief  Returns the ID of connected screen by checking the HDMI
  *        (adv7533 component) ID or LCD DSI (via TS ID) ID.
  * @retval LCD ID
  */
static uint16_t LCD_IO_GetID(void)
{ 
 8001364:	b480      	push	{r7}
 8001366:	af00      	add	r7, sp, #0
  else
  {
    return 0;
  }
#else 
  return LCD_DSI_ID; 
 8001368:	2311      	movs	r3, #17
#endif /* USE_LCD_HDMI */
}
 800136a:	4618      	mov	r0, r3
 800136c:	46bd      	mov	sp, r7
 800136e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001372:	4770      	bx	lr

08001374 <BSP_LCD_MspInit>:
/**
  * @brief  Initialize the BSP LCD Msp.
  * Application can surcharge if needed this function implementation
  */
__weak void BSP_LCD_MspInit(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
  /** @brief Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800137a:	4b32      	ldr	r3, [pc, #200]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 800137c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800137e:	4a31      	ldr	r2, [pc, #196]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 8001380:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001384:	6453      	str	r3, [r2, #68]	; 0x44
 8001386:	4b2f      	ldr	r3, [pc, #188]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 8001388:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800138a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]

  /** @brief Toggle Sw reset of LTDC IP */
  __HAL_RCC_LTDC_FORCE_RESET();
 8001392:	4b2c      	ldr	r3, [pc, #176]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 8001394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001396:	4a2b      	ldr	r2, [pc, #172]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 8001398:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800139c:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_LTDC_RELEASE_RESET();
 800139e:	4b29      	ldr	r3, [pc, #164]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a2:	4a28      	ldr	r2, [pc, #160]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013a4:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80013a8:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief Enable the DMA2D clock */
  __HAL_RCC_DMA2D_CLK_ENABLE();
 80013aa:	4b26      	ldr	r3, [pc, #152]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	4a25      	ldr	r2, [pc, #148]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013b0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80013b4:	6313      	str	r3, [r2, #48]	; 0x30
 80013b6:	4b23      	ldr	r3, [pc, #140]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80013be:	60bb      	str	r3, [r7, #8]
 80013c0:	68bb      	ldr	r3, [r7, #8]

  /** @brief Toggle Sw reset of DMA2D IP */
  __HAL_RCC_DMA2D_FORCE_RESET();
 80013c2:	4b20      	ldr	r3, [pc, #128]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013c4:	691b      	ldr	r3, [r3, #16]
 80013c6:	4a1f      	ldr	r2, [pc, #124]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80013cc:	6113      	str	r3, [r2, #16]
  __HAL_RCC_DMA2D_RELEASE_RESET();
 80013ce:	4b1d      	ldr	r3, [pc, #116]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013d0:	691b      	ldr	r3, [r3, #16]
 80013d2:	4a1c      	ldr	r2, [pc, #112]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013d4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80013d8:	6113      	str	r3, [r2, #16]

  /** @brief Enable DSI Host and wrapper clocks */
  __HAL_RCC_DSI_CLK_ENABLE();
 80013da:	4b1a      	ldr	r3, [pc, #104]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013de:	4a19      	ldr	r2, [pc, #100]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013e0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80013e4:	6453      	str	r3, [r2, #68]	; 0x44
 80013e6:	4b17      	ldr	r3, [pc, #92]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80013ee:	607b      	str	r3, [r7, #4]
 80013f0:	687b      	ldr	r3, [r7, #4]

  /** @brief Soft Reset the DSI Host and wrapper */
  __HAL_RCC_DSI_FORCE_RESET();
 80013f2:	4b14      	ldr	r3, [pc, #80]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f6:	4a13      	ldr	r2, [pc, #76]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 80013f8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80013fc:	6253      	str	r3, [r2, #36]	; 0x24
  __HAL_RCC_DSI_RELEASE_RESET();
 80013fe:	4b11      	ldr	r3, [pc, #68]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 8001400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001402:	4a10      	ldr	r2, [pc, #64]	; (8001444 <BSP_LCD_MspInit+0xd0>)
 8001404:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8001408:	6253      	str	r3, [r2, #36]	; 0x24

  /** @brief NVIC configuration for LTDC interrupt that is now enabled */
  HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 800140a:	2200      	movs	r2, #0
 800140c:	2103      	movs	r1, #3
 800140e:	2058      	movs	r0, #88	; 0x58
 8001410:	f001 f807 	bl	8002422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001414:	2058      	movs	r0, #88	; 0x58
 8001416:	f001 f820 	bl	800245a <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DMA2D interrupt that is now enabled */
  HAL_NVIC_SetPriority(DMA2D_IRQn, 3, 0);
 800141a:	2200      	movs	r2, #0
 800141c:	2103      	movs	r1, #3
 800141e:	205a      	movs	r0, #90	; 0x5a
 8001420:	f000 ffff 	bl	8002422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001424:	205a      	movs	r0, #90	; 0x5a
 8001426:	f001 f818 	bl	800245a <HAL_NVIC_EnableIRQ>

  /** @brief NVIC configuration for DSI interrupt that is now enabled */
  HAL_NVIC_SetPriority(DSI_IRQn, 3, 0);
 800142a:	2200      	movs	r2, #0
 800142c:	2103      	movs	r1, #3
 800142e:	2062      	movs	r0, #98	; 0x62
 8001430:	f000 fff7 	bl	8002422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DSI_IRQn);
 8001434:	2062      	movs	r0, #98	; 0x62
 8001436:	f001 f810 	bl	800245a <HAL_NVIC_EnableIRQ>
}
 800143a:	bf00      	nop
 800143c:	3710      	adds	r7, #16
 800143e:	46bd      	mov	sp, r7
 8001440:	bd80      	pop	{r7, pc}
 8001442:	bf00      	nop
 8001444:	40023800 	.word	0x40023800

08001448 <BSP_LCD_DrawPixel>:
  * @param  Xpos: X position
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8001448:	b5b0      	push	{r4, r5, r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	603a      	str	r2, [r7, #0]
 8001452:	80fb      	strh	r3, [r7, #6]
 8001454:	460b      	mov	r3, r1
 8001456:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (hltdc_discovery.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8001458:	4b0c      	ldr	r3, [pc, #48]	; (800148c <BSP_LCD_DrawPixel+0x44>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a0c      	ldr	r2, [pc, #48]	; (8001490 <BSP_LCD_DrawPixel+0x48>)
 800145e:	2134      	movs	r1, #52	; 0x34
 8001460:	fb01 f303 	mul.w	r3, r1, r3
 8001464:	4413      	add	r3, r2
 8001466:	335c      	adds	r3, #92	; 0x5c
 8001468:	681c      	ldr	r4, [r3, #0]
 800146a:	88bd      	ldrh	r5, [r7, #4]
 800146c:	f7ff fc9e 	bl	8000dac <BSP_LCD_GetXSize>
 8001470:	4603      	mov	r3, r0
 8001472:	fb03 f205 	mul.w	r2, r3, r5
 8001476:	88fb      	ldrh	r3, [r7, #6]
 8001478:	4413      	add	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	4423      	add	r3, r4
 800147e:	461a      	mov	r2, r3
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	6013      	str	r3, [r2, #0]
}
 8001484:	bf00      	nop
 8001486:	3708      	adds	r7, #8
 8001488:	46bd      	mov	sp, r7
 800148a:	bdb0      	pop	{r4, r5, r7, pc}
 800148c:	2000011c 	.word	0x2000011c
 8001490:	200002bc 	.word	0x200002bc

08001494 <DrawChar>:
  * @param  Xpos: Line where to display the character shape
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b088      	sub	sp, #32
 8001498:	af00      	add	r7, sp, #0
 800149a:	4603      	mov	r3, r0
 800149c:	603a      	str	r2, [r7, #0]
 800149e:	80fb      	strh	r3, [r7, #6]
 80014a0:	460b      	mov	r3, r1
 80014a2:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80014a4:	2300      	movs	r3, #0
 80014a6:	61fb      	str	r3, [r7, #28]
 80014a8:	2300      	movs	r3, #0
 80014aa:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[ActiveLayer].pFont->Height;
 80014ac:	4b53      	ldr	r3, [pc, #332]	; (80015fc <DrawChar+0x168>)
 80014ae:	681a      	ldr	r2, [r3, #0]
 80014b0:	4953      	ldr	r1, [pc, #332]	; (8001600 <DrawChar+0x16c>)
 80014b2:	4613      	mov	r3, r2
 80014b4:	005b      	lsls	r3, r3, #1
 80014b6:	4413      	add	r3, r2
 80014b8:	009b      	lsls	r3, r3, #2
 80014ba:	440b      	add	r3, r1
 80014bc:	3308      	adds	r3, #8
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	88db      	ldrh	r3, [r3, #6]
 80014c2:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80014c4:	4b4d      	ldr	r3, [pc, #308]	; (80015fc <DrawChar+0x168>)
 80014c6:	681a      	ldr	r2, [r3, #0]
 80014c8:	494d      	ldr	r1, [pc, #308]	; (8001600 <DrawChar+0x16c>)
 80014ca:	4613      	mov	r3, r2
 80014cc:	005b      	lsls	r3, r3, #1
 80014ce:	4413      	add	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	440b      	add	r3, r1
 80014d4:	3308      	adds	r3, #8
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	889b      	ldrh	r3, [r3, #4]
 80014da:	823b      	strh	r3, [r7, #16]

  offset =  8 *((width + 7)/8) -  width ;
 80014dc:	8a3b      	ldrh	r3, [r7, #16]
 80014de:	3307      	adds	r3, #7
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	da00      	bge.n	80014e6 <DrawChar+0x52>
 80014e4:	3307      	adds	r3, #7
 80014e6:	10db      	asrs	r3, r3, #3
 80014e8:	b2db      	uxtb	r3, r3
 80014ea:	00db      	lsls	r3, r3, #3
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	8a3b      	ldrh	r3, [r7, #16]
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 80014f6:	2300      	movs	r3, #0
 80014f8:	61fb      	str	r3, [r7, #28]
 80014fa:	e076      	b.n	80015ea <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80014fc:	8a3b      	ldrh	r3, [r7, #16]
 80014fe:	3307      	adds	r3, #7
 8001500:	2b00      	cmp	r3, #0
 8001502:	da00      	bge.n	8001506 <DrawChar+0x72>
 8001504:	3307      	adds	r3, #7
 8001506:	10db      	asrs	r3, r3, #3
 8001508:	461a      	mov	r2, r3
 800150a:	69fb      	ldr	r3, [r7, #28]
 800150c:	fb03 f302 	mul.w	r3, r3, r2
 8001510:	683a      	ldr	r2, [r7, #0]
 8001512:	4413      	add	r3, r2
 8001514:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8001516:	8a3b      	ldrh	r3, [r7, #16]
 8001518:	3307      	adds	r3, #7
 800151a:	2b00      	cmp	r3, #0
 800151c:	da00      	bge.n	8001520 <DrawChar+0x8c>
 800151e:	3307      	adds	r3, #7
 8001520:	10db      	asrs	r3, r3, #3
 8001522:	2b01      	cmp	r3, #1
 8001524:	d002      	beq.n	800152c <DrawChar+0x98>
 8001526:	2b02      	cmp	r3, #2
 8001528:	d004      	beq.n	8001534 <DrawChar+0xa0>
 800152a:	e00c      	b.n	8001546 <DrawChar+0xb2>
    {

    case 1:
      line =  pchar[0];
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	617b      	str	r3, [r7, #20]
      break;
 8001532:	e016      	b.n	8001562 <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	021b      	lsls	r3, r3, #8
 800153a:	68ba      	ldr	r2, [r7, #8]
 800153c:	3201      	adds	r2, #1
 800153e:	7812      	ldrb	r2, [r2, #0]
 8001540:	4313      	orrs	r3, r2
 8001542:	617b      	str	r3, [r7, #20]
      break;
 8001544:	e00d      	b.n	8001562 <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	041a      	lsls	r2, r3, #16
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	3301      	adds	r3, #1
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	021b      	lsls	r3, r3, #8
 8001554:	4313      	orrs	r3, r2
 8001556:	68ba      	ldr	r2, [r7, #8]
 8001558:	3202      	adds	r2, #2
 800155a:	7812      	ldrb	r2, [r2, #0]
 800155c:	4313      	orrs	r3, r2
 800155e:	617b      	str	r3, [r7, #20]
      break;
 8001560:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8001562:	2300      	movs	r3, #0
 8001564:	61bb      	str	r3, [r7, #24]
 8001566:	e036      	b.n	80015d6 <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1)))
 8001568:	8a3a      	ldrh	r2, [r7, #16]
 800156a:	69bb      	ldr	r3, [r7, #24]
 800156c:	1ad2      	subs	r2, r2, r3
 800156e:	7bfb      	ldrb	r3, [r7, #15]
 8001570:	4413      	add	r3, r2
 8001572:	3b01      	subs	r3, #1
 8001574:	2201      	movs	r2, #1
 8001576:	fa02 f303 	lsl.w	r3, r2, r3
 800157a:	461a      	mov	r2, r3
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	4013      	ands	r3, r2
 8001580:	2b00      	cmp	r3, #0
 8001582:	d012      	beq.n	80015aa <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8001584:	69bb      	ldr	r3, [r7, #24]
 8001586:	b29a      	uxth	r2, r3
 8001588:	88fb      	ldrh	r3, [r7, #6]
 800158a:	4413      	add	r3, r2
 800158c:	b298      	uxth	r0, r3
 800158e:	4b1b      	ldr	r3, [pc, #108]	; (80015fc <DrawChar+0x168>)
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	491b      	ldr	r1, [pc, #108]	; (8001600 <DrawChar+0x16c>)
 8001594:	4613      	mov	r3, r2
 8001596:	005b      	lsls	r3, r3, #1
 8001598:	4413      	add	r3, r2
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	440b      	add	r3, r1
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	88bb      	ldrh	r3, [r7, #4]
 80015a2:	4619      	mov	r1, r3
 80015a4:	f7ff ff50 	bl	8001448 <BSP_LCD_DrawPixel>
 80015a8:	e012      	b.n	80015d0 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80015aa:	69bb      	ldr	r3, [r7, #24]
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	88fb      	ldrh	r3, [r7, #6]
 80015b0:	4413      	add	r3, r2
 80015b2:	b298      	uxth	r0, r3
 80015b4:	4b11      	ldr	r3, [pc, #68]	; (80015fc <DrawChar+0x168>)
 80015b6:	681a      	ldr	r2, [r3, #0]
 80015b8:	4911      	ldr	r1, [pc, #68]	; (8001600 <DrawChar+0x16c>)
 80015ba:	4613      	mov	r3, r2
 80015bc:	005b      	lsls	r3, r3, #1
 80015be:	4413      	add	r3, r2
 80015c0:	009b      	lsls	r3, r3, #2
 80015c2:	440b      	add	r3, r1
 80015c4:	3304      	adds	r3, #4
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	88bb      	ldrh	r3, [r7, #4]
 80015ca:	4619      	mov	r1, r3
 80015cc:	f7ff ff3c 	bl	8001448 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	3301      	adds	r3, #1
 80015d4:	61bb      	str	r3, [r7, #24]
 80015d6:	8a3b      	ldrh	r3, [r7, #16]
 80015d8:	69ba      	ldr	r2, [r7, #24]
 80015da:	429a      	cmp	r2, r3
 80015dc:	d3c4      	bcc.n	8001568 <DrawChar+0xd4>
      }
    }
    Ypos++;
 80015de:	88bb      	ldrh	r3, [r7, #4]
 80015e0:	3301      	adds	r3, #1
 80015e2:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80015e4:	69fb      	ldr	r3, [r7, #28]
 80015e6:	3301      	adds	r3, #1
 80015e8:	61fb      	str	r3, [r7, #28]
 80015ea:	8a7b      	ldrh	r3, [r7, #18]
 80015ec:	69fa      	ldr	r2, [r7, #28]
 80015ee:	429a      	cmp	r2, r3
 80015f0:	d384      	bcc.n	80014fc <DrawChar+0x68>
  }
}
 80015f2:	bf00      	nop
 80015f4:	3720      	adds	r7, #32
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	2000011c 	.word	0x2000011c
 8001600:	20000120 	.word	0x20000120

08001604 <LL_FillBuffer>:
  * @param  ySize: Buffer height
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	b086      	sub	sp, #24
 8001608:	af02      	add	r7, sp, #8
 800160a:	60f8      	str	r0, [r7, #12]
 800160c:	60b9      	str	r1, [r7, #8]
 800160e:	607a      	str	r2, [r7, #4]
 8001610:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */
  hdma2d_discovery.Init.Mode         = DMA2D_R2M;
 8001612:	4b16      	ldr	r3, [pc, #88]	; (800166c <LL_FillBuffer+0x68>)
 8001614:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001618:	605a      	str	r2, [r3, #4]
  hdma2d_discovery.Init.ColorMode    = DMA2D_OUTPUT_ARGB8888;
 800161a:	4b14      	ldr	r3, [pc, #80]	; (800166c <LL_FillBuffer+0x68>)
 800161c:	2200      	movs	r2, #0
 800161e:	609a      	str	r2, [r3, #8]
  hdma2d_discovery.Init.OutputOffset = OffLine;
 8001620:	4a12      	ldr	r2, [pc, #72]	; (800166c <LL_FillBuffer+0x68>)
 8001622:	69bb      	ldr	r3, [r7, #24]
 8001624:	60d3      	str	r3, [r2, #12]

  hdma2d_discovery.Instance = DMA2D;
 8001626:	4b11      	ldr	r3, [pc, #68]	; (800166c <LL_FillBuffer+0x68>)
 8001628:	4a11      	ldr	r2, [pc, #68]	; (8001670 <LL_FillBuffer+0x6c>)
 800162a:	601a      	str	r2, [r3, #0]

  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hdma2d_discovery) == HAL_OK)
 800162c:	480f      	ldr	r0, [pc, #60]	; (800166c <LL_FillBuffer+0x68>)
 800162e:	f001 f8eb 	bl	8002808 <HAL_DMA2D_Init>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d115      	bne.n	8001664 <LL_FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&hdma2d_discovery, LayerIndex) == HAL_OK)
 8001638:	68f9      	ldr	r1, [r7, #12]
 800163a:	480c      	ldr	r0, [pc, #48]	; (800166c <LL_FillBuffer+0x68>)
 800163c:	f001 fa52 	bl	8002ae4 <HAL_DMA2D_ConfigLayer>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d10e      	bne.n	8001664 <LL_FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&hdma2d_discovery, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8001646:	68ba      	ldr	r2, [r7, #8]
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	9300      	str	r3, [sp, #0]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69f9      	ldr	r1, [r7, #28]
 8001650:	4806      	ldr	r0, [pc, #24]	; (800166c <LL_FillBuffer+0x68>)
 8001652:	f001 f933 	bl	80028bc <HAL_DMA2D_Start>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d103      	bne.n	8001664 <LL_FillBuffer+0x60>
      {
        /* Polling For DMA transfer */
        HAL_DMA2D_PollForTransfer(&hdma2d_discovery, 10);
 800165c:	210a      	movs	r1, #10
 800165e:	4803      	ldr	r0, [pc, #12]	; (800166c <LL_FillBuffer+0x68>)
 8001660:	f001 f957 	bl	8002912 <HAL_DMA2D_PollForTransfer>
      }
    }
  }
}
 8001664:	bf00      	nop
 8001666:	3710      	adds	r7, #16
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000264 	.word	0x20000264
 8001670:	4002b000 	.word	0x4002b000

08001674 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8001678:	4b29      	ldr	r3, [pc, #164]	; (8001720 <BSP_SDRAM_Init+0xac>)
 800167a:	4a2a      	ldr	r2, [pc, #168]	; (8001724 <BSP_SDRAM_Init+0xb0>)
 800167c:	601a      	str	r2, [r3, #0]
    
  /* Timing configuration for 100Mhz as SDRAM clock frequency (System clock is up to 200Mhz) */
  Timing.LoadToActiveDelay    = 2;
 800167e:	4b2a      	ldr	r3, [pc, #168]	; (8001728 <BSP_SDRAM_Init+0xb4>)
 8001680:	2202      	movs	r2, #2
 8001682:	601a      	str	r2, [r3, #0]
  Timing.ExitSelfRefreshDelay = 7;
 8001684:	4b28      	ldr	r3, [pc, #160]	; (8001728 <BSP_SDRAM_Init+0xb4>)
 8001686:	2207      	movs	r2, #7
 8001688:	605a      	str	r2, [r3, #4]
  Timing.SelfRefreshTime      = 4;
 800168a:	4b27      	ldr	r3, [pc, #156]	; (8001728 <BSP_SDRAM_Init+0xb4>)
 800168c:	2204      	movs	r2, #4
 800168e:	609a      	str	r2, [r3, #8]
  Timing.RowCycleDelay        = 7;
 8001690:	4b25      	ldr	r3, [pc, #148]	; (8001728 <BSP_SDRAM_Init+0xb4>)
 8001692:	2207      	movs	r2, #7
 8001694:	60da      	str	r2, [r3, #12]
  Timing.WriteRecoveryTime    = 2;
 8001696:	4b24      	ldr	r3, [pc, #144]	; (8001728 <BSP_SDRAM_Init+0xb4>)
 8001698:	2202      	movs	r2, #2
 800169a:	611a      	str	r2, [r3, #16]
  Timing.RPDelay              = 2;
 800169c:	4b22      	ldr	r3, [pc, #136]	; (8001728 <BSP_SDRAM_Init+0xb4>)
 800169e:	2202      	movs	r2, #2
 80016a0:	615a      	str	r2, [r3, #20]
  Timing.RCDDelay             = 2;
 80016a2:	4b21      	ldr	r3, [pc, #132]	; (8001728 <BSP_SDRAM_Init+0xb4>)
 80016a4:	2202      	movs	r2, #2
 80016a6:	619a      	str	r2, [r3, #24]
  
  sdramHandle.Init.SDBank             = FMC_SDRAM_BANK1;
 80016a8:	4b1d      	ldr	r3, [pc, #116]	; (8001720 <BSP_SDRAM_Init+0xac>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	605a      	str	r2, [r3, #4]
  sdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80016ae:	4b1c      	ldr	r3, [pc, #112]	; (8001720 <BSP_SDRAM_Init+0xac>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	609a      	str	r2, [r3, #8]
  sdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80016b4:	4b1a      	ldr	r3, [pc, #104]	; (8001720 <BSP_SDRAM_Init+0xac>)
 80016b6:	2204      	movs	r2, #4
 80016b8:	60da      	str	r2, [r3, #12]
  sdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80016ba:	4b19      	ldr	r3, [pc, #100]	; (8001720 <BSP_SDRAM_Init+0xac>)
 80016bc:	2220      	movs	r2, #32
 80016be:	611a      	str	r2, [r3, #16]
  sdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80016c0:	4b17      	ldr	r3, [pc, #92]	; (8001720 <BSP_SDRAM_Init+0xac>)
 80016c2:	2240      	movs	r2, #64	; 0x40
 80016c4:	615a      	str	r2, [r3, #20]
  sdramHandle.Init.CASLatency         = FMC_SDRAM_CAS_LATENCY_3;
 80016c6:	4b16      	ldr	r3, [pc, #88]	; (8001720 <BSP_SDRAM_Init+0xac>)
 80016c8:	f44f 72c0 	mov.w	r2, #384	; 0x180
 80016cc:	619a      	str	r2, [r3, #24]
  sdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80016ce:	4b14      	ldr	r3, [pc, #80]	; (8001720 <BSP_SDRAM_Init+0xac>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	61da      	str	r2, [r3, #28]
  sdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80016d4:	4b12      	ldr	r3, [pc, #72]	; (8001720 <BSP_SDRAM_Init+0xac>)
 80016d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80016da:	621a      	str	r2, [r3, #32]
  sdramHandle.Init.ReadBurst          = FMC_SDRAM_RBURST_ENABLE;
 80016dc:	4b10      	ldr	r3, [pc, #64]	; (8001720 <BSP_SDRAM_Init+0xac>)
 80016de:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80016e2:	625a      	str	r2, [r3, #36]	; 0x24
  sdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_0;
 80016e4:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <BSP_SDRAM_Init+0xac>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* SDRAM controller initialization */

  BSP_SDRAM_MspInit(&sdramHandle, NULL); /* __weak function can be rewritten by the application */
 80016ea:	2100      	movs	r1, #0
 80016ec:	480c      	ldr	r0, [pc, #48]	; (8001720 <BSP_SDRAM_Init+0xac>)
 80016ee:	f000 f87f 	bl	80017f0 <BSP_SDRAM_MspInit>

  if(HAL_SDRAM_Init(&sdramHandle, &Timing) != HAL_OK)
 80016f2:	490d      	ldr	r1, [pc, #52]	; (8001728 <BSP_SDRAM_Init+0xb4>)
 80016f4:	480a      	ldr	r0, [pc, #40]	; (8001720 <BSP_SDRAM_Init+0xac>)
 80016f6:	f004 f9e7 	bl	8005ac8 <HAL_SDRAM_Init>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d003      	beq.n	8001708 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8001700:	4b0a      	ldr	r3, [pc, #40]	; (800172c <BSP_SDRAM_Init+0xb8>)
 8001702:	2201      	movs	r2, #1
 8001704:	701a      	strb	r2, [r3, #0]
 8001706:	e002      	b.n	800170e <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8001708:	4b08      	ldr	r3, [pc, #32]	; (800172c <BSP_SDRAM_Init+0xb8>)
 800170a:	2200      	movs	r2, #0
 800170c:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800170e:	f240 6003 	movw	r0, #1539	; 0x603
 8001712:	f000 f80d 	bl	8001730 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8001716:	4b05      	ldr	r3, [pc, #20]	; (800172c <BSP_SDRAM_Init+0xb8>)
 8001718:	781b      	ldrb	r3, [r3, #0]
}
 800171a:	4618      	mov	r0, r3
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	20000380 	.word	0x20000380
 8001724:	a0000140 	.word	0xa0000140
 8001728:	200001c8 	.word	0x200001c8
 800172c:	20000020 	.word	0x20000020

08001730 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 800173c:	4b2a      	ldr	r3, [pc, #168]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800173e:	2201      	movs	r2, #1
 8001740:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001742:	4b29      	ldr	r3, [pc, #164]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001744:	2210      	movs	r2, #16
 8001746:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8001748:	4b27      	ldr	r3, [pc, #156]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800174a:	2201      	movs	r2, #1
 800174c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800174e:	4b26      	ldr	r3, [pc, #152]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001750:	2200      	movs	r2, #0
 8001752:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8001754:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001758:	4923      	ldr	r1, [pc, #140]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800175a:	4824      	ldr	r0, [pc, #144]	; (80017ec <BSP_SDRAM_Initialization_sequence+0xbc>)
 800175c:	f004 f9e8 	bl	8005b30 <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8001760:	2001      	movs	r0, #1
 8001762:	f000 f99d 	bl	8001aa0 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 8001766:	4b20      	ldr	r3, [pc, #128]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001768:	2202      	movs	r2, #2
 800176a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800176c:	4b1e      	ldr	r3, [pc, #120]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800176e:	2210      	movs	r2, #16
 8001770:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8001772:	4b1d      	ldr	r3, [pc, #116]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001774:	2201      	movs	r2, #1
 8001776:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8001778:	4b1b      	ldr	r3, [pc, #108]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800177a:	2200      	movs	r2, #0
 800177c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 800177e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001782:	4919      	ldr	r1, [pc, #100]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001784:	4819      	ldr	r0, [pc, #100]	; (80017ec <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001786:	f004 f9d3 	bl	8005b30 <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800178a:	4b17      	ldr	r3, [pc, #92]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800178c:	2203      	movs	r2, #3
 800178e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001790:	4b15      	ldr	r3, [pc, #84]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001792:	2210      	movs	r2, #16
 8001794:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 8001796:	4b14      	ldr	r3, [pc, #80]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001798:	2208      	movs	r2, #8
 800179a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 800179c:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800179e:	2200      	movs	r2, #0
 80017a0:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80017a2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017a6:	4910      	ldr	r1, [pc, #64]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80017a8:	4810      	ldr	r0, [pc, #64]	; (80017ec <BSP_SDRAM_Initialization_sequence+0xbc>)
 80017aa:	f004 f9c1 	bl	8005b30 <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 80017ae:	f44f 730c 	mov.w	r3, #560	; 0x230
 80017b2:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_3           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 80017b4:	4b0c      	ldr	r3, [pc, #48]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80017b6:	2204      	movs	r2, #4
 80017b8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 80017ba:	4b0b      	ldr	r3, [pc, #44]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80017bc:	2210      	movs	r2, #16
 80017be:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80017c0:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	4a07      	ldr	r2, [pc, #28]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80017ca:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80017cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017d0:	4905      	ldr	r1, [pc, #20]	; (80017e8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80017d2:	4806      	ldr	r0, [pc, #24]	; (80017ec <BSP_SDRAM_Initialization_sequence+0xbc>)
 80017d4:	f004 f9ac 	bl	8005b30 <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 80017d8:	6879      	ldr	r1, [r7, #4]
 80017da:	4804      	ldr	r0, [pc, #16]	; (80017ec <BSP_SDRAM_Initialization_sequence+0xbc>)
 80017dc:	f004 f9d3 	bl	8005b86 <HAL_SDRAM_ProgramRefreshRate>
}
 80017e0:	bf00      	nop
 80017e2:	3710      	adds	r7, #16
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	200001e4 	.word	0x200001e4
 80017ec:	20000380 	.word	0x20000380

080017f0 <BSP_SDRAM_MspInit>:
  * @param  hsdram: SDRAM handle
  * @param  Params  
  * @retval None
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{  
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b090      	sub	sp, #64	; 0x40
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dma_handle;
  GPIO_InitTypeDef gpio_init_structure;
  
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 80017fa:	4b71      	ldr	r3, [pc, #452]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 80017fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017fe:	4a70      	ldr	r2, [pc, #448]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6393      	str	r3, [r2, #56]	; 0x38
 8001806:	4b6e      	ldr	r3, [pc, #440]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001808:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001810:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8001812:	4b6b      	ldr	r3, [pc, #428]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	4a6a      	ldr	r2, [pc, #424]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001818:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800181c:	6313      	str	r3, [r2, #48]	; 0x30
 800181e:	4b68      	ldr	r3, [pc, #416]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001826:	627b      	str	r3, [r7, #36]	; 0x24
 8001828:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800182a:	4b65      	ldr	r3, [pc, #404]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	4a64      	ldr	r2, [pc, #400]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001830:	f043 0308 	orr.w	r3, r3, #8
 8001834:	6313      	str	r3, [r2, #48]	; 0x30
 8001836:	4b62      	ldr	r3, [pc, #392]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	f003 0308 	and.w	r3, r3, #8
 800183e:	623b      	str	r3, [r7, #32]
 8001840:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001842:	4b5f      	ldr	r3, [pc, #380]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	4a5e      	ldr	r2, [pc, #376]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001848:	f043 0310 	orr.w	r3, r3, #16
 800184c:	6313      	str	r3, [r2, #48]	; 0x30
 800184e:	4b5c      	ldr	r3, [pc, #368]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	f003 0310 	and.w	r3, r3, #16
 8001856:	61fb      	str	r3, [r7, #28]
 8001858:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800185a:	4b59      	ldr	r3, [pc, #356]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185e:	4a58      	ldr	r2, [pc, #352]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001860:	f043 0320 	orr.w	r3, r3, #32
 8001864:	6313      	str	r3, [r2, #48]	; 0x30
 8001866:	4b56      	ldr	r3, [pc, #344]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186a:	f003 0320 	and.w	r3, r3, #32
 800186e:	61bb      	str	r3, [r7, #24]
 8001870:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001872:	4b53      	ldr	r3, [pc, #332]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001876:	4a52      	ldr	r2, [pc, #328]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001878:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800187c:	6313      	str	r3, [r2, #48]	; 0x30
 800187e:	4b50      	ldr	r3, [pc, #320]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001886:	617b      	str	r3, [r7, #20]
 8001888:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800188a:	4b4d      	ldr	r3, [pc, #308]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	4a4c      	ldr	r2, [pc, #304]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001890:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001894:	6313      	str	r3, [r2, #48]	; 0x30
 8001896:	4b4a      	ldr	r3, [pc, #296]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800189e:	613b      	str	r3, [r7, #16]
 80018a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80018a2:	4b47      	ldr	r3, [pc, #284]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	4a46      	ldr	r2, [pc, #280]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 80018a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018ac:	6313      	str	r3, [r2, #48]	; 0x30
 80018ae:	4b44      	ldr	r3, [pc, #272]	; (80019c0 <BSP_SDRAM_MspInit+0x1d0>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018b6:	60fb      	str	r3, [r7, #12]
 80018b8:	68fb      	ldr	r3, [r7, #12]
  
  /* Common GPIO configuration */
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80018ba:	2302      	movs	r3, #2
 80018bc:	633b      	str	r3, [r7, #48]	; 0x30
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80018be:	2301      	movs	r3, #1
 80018c0:	637b      	str	r3, [r7, #52]	; 0x34
  gpio_init_structure.Speed     = GPIO_SPEED_HIGH;
 80018c2:	2303      	movs	r3, #3
 80018c4:	63bb      	str	r3, [r7, #56]	; 0x38
  gpio_init_structure.Alternate = GPIO_AF12_FMC;
 80018c6:	230c      	movs	r3, #12
 80018c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  
  /* GPIOD configuration */
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_8| GPIO_PIN_9 | GPIO_PIN_10 |\
 80018ca:	f24c 7303 	movw	r3, #50947	; 0xc703
 80018ce:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_14 | GPIO_PIN_15;
 
   
  HAL_GPIO_Init(GPIOD, &gpio_init_structure);
 80018d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018d4:	4619      	mov	r1, r3
 80018d6:	483b      	ldr	r0, [pc, #236]	; (80019c4 <BSP_SDRAM_MspInit+0x1d4>)
 80018d8:	f002 faae 	bl	8003e38 <HAL_GPIO_Init>

  /* GPIOE configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_7| GPIO_PIN_8 | GPIO_PIN_9 |\
 80018dc:	f64f 7383 	movw	r3, #65411	; 0xff83
 80018e0:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
      
  HAL_GPIO_Init(GPIOE, &gpio_init_structure);
 80018e2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018e6:	4619      	mov	r1, r3
 80018e8:	4837      	ldr	r0, [pc, #220]	; (80019c8 <BSP_SDRAM_MspInit+0x1d8>)
 80018ea:	f002 faa5 	bl	8003e38 <HAL_GPIO_Init>
  
  /* GPIOF configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2| GPIO_PIN_3 | GPIO_PIN_4 |\
 80018ee:	f64f 033f 	movw	r3, #63551	; 0xf83f
 80018f2:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
    
  HAL_GPIO_Init(GPIOF, &gpio_init_structure);
 80018f4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80018f8:	4619      	mov	r1, r3
 80018fa:	4834      	ldr	r0, [pc, #208]	; (80019cc <BSP_SDRAM_MspInit+0x1dc>)
 80018fc:	f002 fa9c 	bl	8003e38 <HAL_GPIO_Init>
  
  /* GPIOG configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_4|\
 8001900:	f248 1337 	movw	r3, #33079	; 0x8137
 8001904:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &gpio_init_structure);
 8001906:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800190a:	4619      	mov	r1, r3
 800190c:	4830      	ldr	r0, [pc, #192]	; (80019d0 <BSP_SDRAM_MspInit+0x1e0>)
 800190e:	f002 fa93 	bl	8003e38 <HAL_GPIO_Init>

  /* GPIOH configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_9 |\
 8001912:	f64f 732c 	movw	r3, #65324	; 0xff2c
 8001916:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14 |\
                              GPIO_PIN_15;
  HAL_GPIO_Init(GPIOH, &gpio_init_structure); 
 8001918:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800191c:	4619      	mov	r1, r3
 800191e:	482d      	ldr	r0, [pc, #180]	; (80019d4 <BSP_SDRAM_MspInit+0x1e4>)
 8001920:	f002 fa8a 	bl	8003e38 <HAL_GPIO_Init>
  
  /* GPIOI configuration */  
  gpio_init_structure.Pin   = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 |\
 8001924:	f240 63ff 	movw	r3, #1791	; 0x6ff
 8001928:	62fb      	str	r3, [r7, #44]	; 0x2c
                              GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_9 | GPIO_PIN_10;
  HAL_GPIO_Init(GPIOI, &gpio_init_structure);  
 800192a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800192e:	4619      	mov	r1, r3
 8001930:	4829      	ldr	r0, [pc, #164]	; (80019d8 <BSP_SDRAM_MspInit+0x1e8>)
 8001932:	f002 fa81 	bl	8003e38 <HAL_GPIO_Init>
  
  /* Configure common DMA parameters */
  dma_handle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8001936:	4b29      	ldr	r3, [pc, #164]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 8001938:	2200      	movs	r2, #0
 800193a:	605a      	str	r2, [r3, #4]
  dma_handle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 800193c:	4b27      	ldr	r3, [pc, #156]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 800193e:	2280      	movs	r2, #128	; 0x80
 8001940:	609a      	str	r2, [r3, #8]
  dma_handle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8001942:	4b26      	ldr	r3, [pc, #152]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 8001944:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001948:	60da      	str	r2, [r3, #12]
  dma_handle.Init.MemInc              = DMA_MINC_ENABLE;
 800194a:	4b24      	ldr	r3, [pc, #144]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 800194c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001950:	611a      	str	r2, [r3, #16]
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001952:	4b22      	ldr	r3, [pc, #136]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 8001954:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001958:	615a      	str	r2, [r3, #20]
  dma_handle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800195a:	4b20      	ldr	r3, [pc, #128]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 800195c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001960:	619a      	str	r2, [r3, #24]
  dma_handle.Init.Mode                = DMA_NORMAL;
 8001962:	4b1e      	ldr	r3, [pc, #120]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 8001964:	2200      	movs	r2, #0
 8001966:	61da      	str	r2, [r3, #28]
  dma_handle.Init.Priority            = DMA_PRIORITY_HIGH;
 8001968:	4b1c      	ldr	r3, [pc, #112]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 800196a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800196e:	621a      	str	r2, [r3, #32]
  dma_handle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;         
 8001970:	4b1a      	ldr	r3, [pc, #104]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 8001972:	2200      	movs	r2, #0
 8001974:	625a      	str	r2, [r3, #36]	; 0x24
  dma_handle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8001976:	4b19      	ldr	r3, [pc, #100]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 8001978:	2203      	movs	r2, #3
 800197a:	629a      	str	r2, [r3, #40]	; 0x28
  dma_handle.Init.MemBurst            = DMA_MBURST_SINGLE;
 800197c:	4b17      	ldr	r3, [pc, #92]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 800197e:	2200      	movs	r2, #0
 8001980:	62da      	str	r2, [r3, #44]	; 0x2c
  dma_handle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8001982:	4b16      	ldr	r3, [pc, #88]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 8001984:	2200      	movs	r2, #0
 8001986:	631a      	str	r2, [r3, #48]	; 0x30
  
  dma_handle.Instance = SDRAM_DMAx_STREAM;
 8001988:	4b14      	ldr	r3, [pc, #80]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 800198a:	4a15      	ldr	r2, [pc, #84]	; (80019e0 <BSP_SDRAM_MspInit+0x1f0>)
 800198c:	601a      	str	r2, [r3, #0]
  
   /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dma_handle);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	4a12      	ldr	r2, [pc, #72]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 8001992:	631a      	str	r2, [r3, #48]	; 0x30
 8001994:	4a11      	ldr	r2, [pc, #68]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dma_handle);
 800199a:	4810      	ldr	r0, [pc, #64]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 800199c:	f000 fe26 	bl	80025ec <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dma_handle); 
 80019a0:	480e      	ldr	r0, [pc, #56]	; (80019dc <BSP_SDRAM_MspInit+0x1ec>)
 80019a2:	f000 fd75 	bl	8002490 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	210f      	movs	r1, #15
 80019aa:	2038      	movs	r0, #56	; 0x38
 80019ac:	f000 fd39 	bl	8002422 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80019b0:	2038      	movs	r0, #56	; 0x38
 80019b2:	f000 fd52 	bl	800245a <HAL_NVIC_EnableIRQ>
}
 80019b6:	bf00      	nop
 80019b8:	3740      	adds	r7, #64	; 0x40
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	40023800 	.word	0x40023800
 80019c4:	40020c00 	.word	0x40020c00
 80019c8:	40021000 	.word	0x40021000
 80019cc:	40021400 	.word	0x40021400
 80019d0:	40021800 	.word	0x40021800
 80019d4:	40021c00 	.word	0x40021c00
 80019d8:	40022000 	.word	0x40022000
 80019dc:	200001f4 	.word	0x200001f4
 80019e0:	40026410 	.word	0x40026410

080019e4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019e8:	2003      	movs	r0, #3
 80019ea:	f000 fd0f 	bl	800240c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019ee:	2000      	movs	r0, #0
 80019f0:	f000 f806 	bl	8001a00 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80019f4:	f004 fee0 	bl	80067b8 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	bd80      	pop	{r7, pc}
	...

08001a00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b082      	sub	sp, #8
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a08:	4b12      	ldr	r3, [pc, #72]	; (8001a54 <HAL_InitTick+0x54>)
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	4b12      	ldr	r3, [pc, #72]	; (8001a58 <HAL_InitTick+0x58>)
 8001a0e:	781b      	ldrb	r3, [r3, #0]
 8001a10:	4619      	mov	r1, r3
 8001a12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f000 fd29 	bl	8002476 <HAL_SYSTICK_Config>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e00e      	b.n	8001a4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2b0f      	cmp	r3, #15
 8001a32:	d80a      	bhi.n	8001a4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a34:	2200      	movs	r2, #0
 8001a36:	6879      	ldr	r1, [r7, #4]
 8001a38:	f04f 30ff 	mov.w	r0, #4294967295
 8001a3c:	f000 fcf1 	bl	8002422 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a40:	4a06      	ldr	r2, [pc, #24]	; (8001a5c <HAL_InitTick+0x5c>)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a46:	2300      	movs	r3, #0
 8001a48:	e000      	b.n	8001a4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
}
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	3708      	adds	r7, #8
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	2000002c 	.word	0x2000002c
 8001a58:	20000028 	.word	0x20000028
 8001a5c:	20000024 	.word	0x20000024

08001a60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a64:	4b06      	ldr	r3, [pc, #24]	; (8001a80 <HAL_IncTick+0x20>)
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	461a      	mov	r2, r3
 8001a6a:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <HAL_IncTick+0x24>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4413      	add	r3, r2
 8001a70:	4a04      	ldr	r2, [pc, #16]	; (8001a84 <HAL_IncTick+0x24>)
 8001a72:	6013      	str	r3, [r2, #0]
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7c:	4770      	bx	lr
 8001a7e:	bf00      	nop
 8001a80:	20000028 	.word	0x20000028
 8001a84:	200003b4 	.word	0x200003b4

08001a88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a8c:	4b03      	ldr	r3, [pc, #12]	; (8001a9c <HAL_GetTick+0x14>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	200003b4 	.word	0x200003b4

08001aa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001aa8:	f7ff ffee 	bl	8001a88 <HAL_GetTick>
 8001aac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab8:	d005      	beq.n	8001ac6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001aba:	4b09      	ldr	r3, [pc, #36]	; (8001ae0 <HAL_Delay+0x40>)
 8001abc:	781b      	ldrb	r3, [r3, #0]
 8001abe:	461a      	mov	r2, r3
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ac6:	bf00      	nop
 8001ac8:	f7ff ffde 	bl	8001a88 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	68fa      	ldr	r2, [r7, #12]
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d8f7      	bhi.n	8001ac8 <HAL_Delay+0x28>
  {
  }
}
 8001ad8:	bf00      	nop
 8001ada:	3710      	adds	r7, #16
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	20000028 	.word	0x20000028

08001ae4 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001aec:	2300      	movs	r3, #0
 8001aee:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d101      	bne.n	8001afa <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e031      	b.n	8001b5e <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d109      	bne.n	8001b16 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f004 fe7c 	bl	8006800 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2200      	movs	r2, #0
 8001b12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	f003 0310 	and.w	r3, r3, #16
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d116      	bne.n	8001b50 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b26:	4b10      	ldr	r3, [pc, #64]	; (8001b68 <HAL_ADC_Init+0x84>)
 8001b28:	4013      	ands	r3, r2
 8001b2a:	f043 0202 	orr.w	r2, r3, #2
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f000 faa0 	bl	8002078 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b42:	f023 0303 	bic.w	r3, r3, #3
 8001b46:	f043 0201 	orr.w	r2, r3, #1
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	641a      	str	r2, [r3, #64]	; 0x40
 8001b4e:	e001      	b.n	8001b54 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001b50:	2301      	movs	r3, #1
 8001b52:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2200      	movs	r2, #0
 8001b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001b5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3710      	adds	r7, #16
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	ffffeefd 	.word	0xffffeefd

08001b6c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	b085      	sub	sp, #20
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 8001b74:	2300      	movs	r3, #0
 8001b76:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d101      	bne.n	8001b86 <HAL_ADC_Start+0x1a>
 8001b82:	2302      	movs	r3, #2
 8001b84:	e0a0      	b.n	8001cc8 <HAL_ADC_Start+0x15c>
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2201      	movs	r2, #1
 8001b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	689b      	ldr	r3, [r3, #8]
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d018      	beq.n	8001bce <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	689a      	ldr	r2, [r3, #8]
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f042 0201 	orr.w	r2, r2, #1
 8001baa:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001bac:	4b49      	ldr	r3, [pc, #292]	; (8001cd4 <HAL_ADC_Start+0x168>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a49      	ldr	r2, [pc, #292]	; (8001cd8 <HAL_ADC_Start+0x16c>)
 8001bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8001bb6:	0c9a      	lsrs	r2, r3, #18
 8001bb8:	4613      	mov	r3, r2
 8001bba:	005b      	lsls	r3, r3, #1
 8001bbc:	4413      	add	r3, r2
 8001bbe:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001bc0:	e002      	b.n	8001bc8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	3b01      	subs	r3, #1
 8001bc6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d1f9      	bne.n	8001bc2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	689b      	ldr	r3, [r3, #8]
 8001bd4:	f003 0301 	and.w	r3, r3, #1
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d174      	bne.n	8001cc6 <HAL_ADC_Start+0x15a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001be0:	4b3e      	ldr	r3, [pc, #248]	; (8001cdc <HAL_ADC_Start+0x170>)
 8001be2:	4013      	ands	r3, r2
 8001be4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d007      	beq.n	8001c0a <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001c02:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c16:	d106      	bne.n	8001c26 <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c1c:	f023 0206 	bic.w	r2, r3, #6
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	645a      	str	r2, [r3, #68]	; 0x44
 8001c24:	e002      	b.n	8001c2c <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001c3c:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001c3e:	4b28      	ldr	r3, [pc, #160]	; (8001ce0 <HAL_ADC_Start+0x174>)
 8001c40:	685b      	ldr	r3, [r3, #4]
 8001c42:	f003 031f 	and.w	r3, r3, #31
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d10f      	bne.n	8001c6a <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d136      	bne.n	8001cc6 <HAL_ADC_Start+0x15a>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	689a      	ldr	r2, [r3, #8]
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	e02d      	b.n	8001cc6 <HAL_ADC_Start+0x15a>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a1d      	ldr	r2, [pc, #116]	; (8001ce4 <HAL_ADC_Start+0x178>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d10e      	bne.n	8001c92 <HAL_ADC_Start+0x126>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d107      	bne.n	8001c92 <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	689a      	ldr	r2, [r3, #8]
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001c90:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 8001c92:	4b13      	ldr	r3, [pc, #76]	; (8001ce0 <HAL_ADC_Start+0x174>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f003 0310 	and.w	r3, r3, #16
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d113      	bne.n	8001cc6 <HAL_ADC_Start+0x15a>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a11      	ldr	r2, [pc, #68]	; (8001ce8 <HAL_ADC_Start+0x17c>)
 8001ca4:	4293      	cmp	r3, r2
 8001ca6:	d10e      	bne.n	8001cc6 <HAL_ADC_Start+0x15a>
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	689b      	ldr	r3, [r3, #8]
 8001cae:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d107      	bne.n	8001cc6 <HAL_ADC_Start+0x15a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	689a      	ldr	r2, [r3, #8]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001cc4:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8001cc6:	2300      	movs	r3, #0
}
 8001cc8:	4618      	mov	r0, r3
 8001cca:	3714      	adds	r7, #20
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr
 8001cd4:	2000002c 	.word	0x2000002c
 8001cd8:	431bde83 	.word	0x431bde83
 8001cdc:	fffff8fe 	.word	0xfffff8fe
 8001ce0:	40012300 	.word	0x40012300
 8001ce4:	40012000 	.word	0x40012000
 8001ce8:	40012200 	.word	0x40012200

08001cec <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d08:	d113      	bne.n	8001d32 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001d14:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d18:	d10b      	bne.n	8001d32 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d1e:	f043 0220 	orr.w	r2, r3, #32
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2200      	movs	r2, #0
 8001d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	e05c      	b.n	8001dec <HAL_ADC_PollForConversion+0x100>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001d32:	f7ff fea9 	bl	8001a88 <HAL_GetTick>
 8001d36:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d38:	e01a      	b.n	8001d70 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001d3a:	683b      	ldr	r3, [r7, #0]
 8001d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d40:	d016      	beq.n	8001d70 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d007      	beq.n	8001d58 <HAL_ADC_PollForConversion+0x6c>
 8001d48:	f7ff fe9e 	bl	8001a88 <HAL_GetTick>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	1ad3      	subs	r3, r2, r3
 8001d52:	683a      	ldr	r2, [r7, #0]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d20b      	bcs.n	8001d70 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d5c:	f043 0204 	orr.w	r2, r3, #4
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2200      	movs	r2, #0
 8001d68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 8001d6c:	2303      	movs	r3, #3
 8001d6e:	e03d      	b.n	8001dec <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	d1dd      	bne.n	8001d3a <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f06f 0212 	mvn.w	r2, #18
 8001d86:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d8c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d123      	bne.n	8001dea <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d11f      	bne.n	8001dea <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001db0:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d006      	beq.n	8001dc6 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	689b      	ldr	r3, [r3, #8]
 8001dbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d111      	bne.n	8001dea <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d105      	bne.n	8001dea <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001de2:	f043 0201 	orr.w	r2, r3, #1
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3710      	adds	r7, #16
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}

08001df4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
	...

08001e10 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b085      	sub	sp, #20
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001e24:	2b01      	cmp	r3, #1
 8001e26:	d101      	bne.n	8001e2c <HAL_ADC_ConfigChannel+0x1c>
 8001e28:	2302      	movs	r3, #2
 8001e2a:	e115      	b.n	8002058 <HAL_ADC_ConfigChannel+0x248>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2201      	movs	r2, #1
 8001e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
			
	/* if ADC_Channel_10 ... ADC_Channel_18 is selected */
	if (sConfig->Channel > ADC_CHANNEL_9)
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2b09      	cmp	r3, #9
 8001e3a:	d935      	bls.n	8001ea8 <HAL_ADC_ConfigChannel+0x98>
	{
		/* Clear the old sample time */
		hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68d9      	ldr	r1, [r3, #12]
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	b29b      	uxth	r3, r3
 8001e48:	461a      	mov	r2, r3
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	4413      	add	r3, r2
 8001e50:	3b1e      	subs	r3, #30
 8001e52:	2207      	movs	r2, #7
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	43da      	mvns	r2, r3
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	400a      	ands	r2, r1
 8001e60:	60da      	str	r2, [r3, #12]

		if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	4a7f      	ldr	r2, [pc, #508]	; (8002064 <HAL_ADC_ConfigChannel+0x254>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d10a      	bne.n	8001e82 <HAL_ADC_ConfigChannel+0x72>
		{
			/* Set the new sample time */
			hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	68d9      	ldr	r1, [r3, #12]
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	061a      	lsls	r2, r3, #24
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	60da      	str	r2, [r3, #12]
 8001e80:	e035      	b.n	8001eee <HAL_ADC_ConfigChannel+0xde>
		}
	  else
	  {	
		  /* Set the new sample time */
		  hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68d9      	ldr	r1, [r3, #12]
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	689a      	ldr	r2, [r3, #8]
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	b29b      	uxth	r3, r3
 8001e92:	4618      	mov	r0, r3
 8001e94:	4603      	mov	r3, r0
 8001e96:	005b      	lsls	r3, r3, #1
 8001e98:	4403      	add	r3, r0
 8001e9a:	3b1e      	subs	r3, #30
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	60da      	str	r2, [r3, #12]
 8001ea6:	e022      	b.n	8001eee <HAL_ADC_ConfigChannel+0xde>
	  }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	6919      	ldr	r1, [r3, #16]
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	461a      	mov	r2, r3
 8001eb6:	4613      	mov	r3, r2
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	4413      	add	r3, r2
 8001ebc:	2207      	movs	r2, #7
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43da      	mvns	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	400a      	ands	r2, r1
 8001eca:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	6919      	ldr	r1, [r3, #16]
 8001ed2:	683b      	ldr	r3, [r7, #0]
 8001ed4:	689a      	ldr	r2, [r3, #8]
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	4618      	mov	r0, r3
 8001ede:	4603      	mov	r3, r0
 8001ee0:	005b      	lsls	r3, r3, #1
 8001ee2:	4403      	add	r3, r0
 8001ee4:	409a      	lsls	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	430a      	orrs	r2, r1
 8001eec:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	2b06      	cmp	r3, #6
 8001ef4:	d824      	bhi.n	8001f40 <HAL_ADC_ConfigChannel+0x130>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685a      	ldr	r2, [r3, #4]
 8001f00:	4613      	mov	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	3b05      	subs	r3, #5
 8001f08:	221f      	movs	r2, #31
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	43da      	mvns	r2, r3
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	400a      	ands	r2, r1
 8001f16:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	4618      	mov	r0, r3
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685a      	ldr	r2, [r3, #4]
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4413      	add	r3, r2
 8001f30:	3b05      	subs	r3, #5
 8001f32:	fa00 f203 	lsl.w	r2, r0, r3
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	635a      	str	r2, [r3, #52]	; 0x34
 8001f3e:	e04c      	b.n	8001fda <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	2b0c      	cmp	r3, #12
 8001f46:	d824      	bhi.n	8001f92 <HAL_ADC_ConfigChannel+0x182>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685a      	ldr	r2, [r3, #4]
 8001f52:	4613      	mov	r3, r2
 8001f54:	009b      	lsls	r3, r3, #2
 8001f56:	4413      	add	r3, r2
 8001f58:	3b23      	subs	r3, #35	; 0x23
 8001f5a:	221f      	movs	r2, #31
 8001f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f60:	43da      	mvns	r2, r3
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	400a      	ands	r2, r1
 8001f68:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	b29b      	uxth	r3, r3
 8001f76:	4618      	mov	r0, r3
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	685a      	ldr	r2, [r3, #4]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	4413      	add	r3, r2
 8001f82:	3b23      	subs	r3, #35	; 0x23
 8001f84:	fa00 f203 	lsl.w	r2, r0, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	631a      	str	r2, [r3, #48]	; 0x30
 8001f90:	e023      	b.n	8001fda <HAL_ADC_ConfigChannel+0x1ca>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3b41      	subs	r3, #65	; 0x41
 8001fa4:	221f      	movs	r2, #31
 8001fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001faa:	43da      	mvns	r2, r3
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	400a      	ands	r2, r1
 8001fb2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	685a      	ldr	r2, [r3, #4]
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	4413      	add	r3, r2
 8001fcc:	3b41      	subs	r3, #65	; 0x41
 8001fce:	fa00 f203 	lsl.w	r2, r0, r3
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a22      	ldr	r2, [pc, #136]	; (8002068 <HAL_ADC_ConfigChannel+0x258>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d109      	bne.n	8001ff8 <HAL_ADC_ConfigChannel+0x1e8>
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2b12      	cmp	r3, #18
 8001fea:	d105      	bne.n	8001ff8 <HAL_ADC_ConfigChannel+0x1e8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001fec:	4b1f      	ldr	r3, [pc, #124]	; (800206c <HAL_ADC_ConfigChannel+0x25c>)
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	4a1e      	ldr	r2, [pc, #120]	; (800206c <HAL_ADC_ConfigChannel+0x25c>)
 8001ff2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001ff6:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a1a      	ldr	r2, [pc, #104]	; (8002068 <HAL_ADC_ConfigChannel+0x258>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d125      	bne.n	800204e <HAL_ADC_ConfigChannel+0x23e>
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a17      	ldr	r2, [pc, #92]	; (8002064 <HAL_ADC_ConfigChannel+0x254>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d003      	beq.n	8002014 <HAL_ADC_ConfigChannel+0x204>
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2b11      	cmp	r3, #17
 8002012:	d11c      	bne.n	800204e <HAL_ADC_ConfigChannel+0x23e>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8002014:	4b15      	ldr	r3, [pc, #84]	; (800206c <HAL_ADC_ConfigChannel+0x25c>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	4a14      	ldr	r2, [pc, #80]	; (800206c <HAL_ADC_ConfigChannel+0x25c>)
 800201a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800201e:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a0f      	ldr	r2, [pc, #60]	; (8002064 <HAL_ADC_ConfigChannel+0x254>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d111      	bne.n	800204e <HAL_ADC_ConfigChannel+0x23e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 800202a:	4b11      	ldr	r3, [pc, #68]	; (8002070 <HAL_ADC_ConfigChannel+0x260>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a11      	ldr	r2, [pc, #68]	; (8002074 <HAL_ADC_ConfigChannel+0x264>)
 8002030:	fba2 2303 	umull	r2, r3, r2, r3
 8002034:	0c9a      	lsrs	r2, r3, #18
 8002036:	4613      	mov	r3, r2
 8002038:	009b      	lsls	r3, r3, #2
 800203a:	4413      	add	r3, r2
 800203c:	005b      	lsls	r3, r3, #1
 800203e:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002040:	e002      	b.n	8002048 <HAL_ADC_ConfigChannel+0x238>
      {
        counter--;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	3b01      	subs	r3, #1
 8002046:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d1f9      	bne.n	8002042 <HAL_ADC_ConfigChannel+0x232>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3714      	adds	r7, #20
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	10000012 	.word	0x10000012
 8002068:	40012000 	.word	0x40012000
 800206c:	40012300 	.word	0x40012300
 8002070:	2000002c 	.word	0x2000002c
 8002074:	431bde83 	.word	0x431bde83

08002078 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8002080:	4b78      	ldr	r3, [pc, #480]	; (8002264 <ADC_Init+0x1ec>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	4a77      	ldr	r2, [pc, #476]	; (8002264 <ADC_Init+0x1ec>)
 8002086:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800208a:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 800208c:	4b75      	ldr	r3, [pc, #468]	; (8002264 <ADC_Init+0x1ec>)
 800208e:	685a      	ldr	r2, [r3, #4]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	4973      	ldr	r1, [pc, #460]	; (8002264 <ADC_Init+0x1ec>)
 8002096:	4313      	orrs	r3, r2
 8002098:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	685a      	ldr	r2, [r3, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80020a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	6859      	ldr	r1, [r3, #4]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	691b      	ldr	r3, [r3, #16]
 80020b4:	021a      	lsls	r2, r3, #8
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	430a      	orrs	r2, r1
 80020bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	685a      	ldr	r2, [r3, #4]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80020cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	6859      	ldr	r1, [r3, #4]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689a      	ldr	r2, [r3, #8]
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	430a      	orrs	r2, r1
 80020de:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80020ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	6899      	ldr	r1, [r3, #8]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	68da      	ldr	r2, [r3, #12]
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002106:	4a58      	ldr	r2, [pc, #352]	; (8002268 <ADC_Init+0x1f0>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d022      	beq.n	8002152 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	689a      	ldr	r2, [r3, #8]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800211a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	6899      	ldr	r1, [r3, #8]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	430a      	orrs	r2, r1
 800212c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	689a      	ldr	r2, [r3, #8]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800213c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	6899      	ldr	r1, [r3, #8]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	430a      	orrs	r2, r1
 800214e:	609a      	str	r2, [r3, #8]
 8002150:	e00f      	b.n	8002172 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002160:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	689a      	ldr	r2, [r3, #8]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002170:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	689a      	ldr	r2, [r3, #8]
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f022 0202 	bic.w	r2, r2, #2
 8002180:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	6899      	ldr	r1, [r3, #8]
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	005a      	lsls	r2, r3, #1
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	430a      	orrs	r2, r1
 8002194:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f893 3020 	ldrb.w	r3, [r3, #32]
 800219c:	2b00      	cmp	r3, #0
 800219e:	d01b      	beq.n	80021d8 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	685a      	ldr	r2, [r3, #4]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80021ae:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	685a      	ldr	r2, [r3, #4]
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80021be:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6859      	ldr	r1, [r3, #4]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021ca:	3b01      	subs	r3, #1
 80021cc:	035a      	lsls	r2, r3, #13
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	430a      	orrs	r2, r1
 80021d4:	605a      	str	r2, [r3, #4]
 80021d6:	e007      	b.n	80021e8 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	685a      	ldr	r2, [r3, #4]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021e6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80021f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	69db      	ldr	r3, [r3, #28]
 8002202:	3b01      	subs	r3, #1
 8002204:	051a      	lsls	r2, r3, #20
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	430a      	orrs	r2, r1
 800220c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800221c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	6899      	ldr	r1, [r3, #8]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800222a:	025a      	lsls	r2, r3, #9
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	430a      	orrs	r2, r1
 8002232:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689a      	ldr	r2, [r3, #8]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002242:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	6899      	ldr	r1, [r3, #8]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	695b      	ldr	r3, [r3, #20]
 800224e:	029a      	lsls	r2, r3, #10
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	430a      	orrs	r2, r1
 8002256:	609a      	str	r2, [r3, #8]
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr
 8002264:	40012300 	.word	0x40012300
 8002268:	0f000001 	.word	0x0f000001

0800226c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800226c:	b480      	push	{r7}
 800226e:	b085      	sub	sp, #20
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	f003 0307 	and.w	r3, r3, #7
 800227a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800227c:	4b0b      	ldr	r3, [pc, #44]	; (80022ac <__NVIC_SetPriorityGrouping+0x40>)
 800227e:	68db      	ldr	r3, [r3, #12]
 8002280:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002282:	68ba      	ldr	r2, [r7, #8]
 8002284:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002288:	4013      	ands	r3, r2
 800228a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002290:	68bb      	ldr	r3, [r7, #8]
 8002292:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002294:	4b06      	ldr	r3, [pc, #24]	; (80022b0 <__NVIC_SetPriorityGrouping+0x44>)
 8002296:	4313      	orrs	r3, r2
 8002298:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800229a:	4a04      	ldr	r2, [pc, #16]	; (80022ac <__NVIC_SetPriorityGrouping+0x40>)
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	60d3      	str	r3, [r2, #12]
}
 80022a0:	bf00      	nop
 80022a2:	3714      	adds	r7, #20
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	e000ed00 	.word	0xe000ed00
 80022b0:	05fa0000 	.word	0x05fa0000

080022b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022b4:	b480      	push	{r7}
 80022b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022b8:	4b04      	ldr	r3, [pc, #16]	; (80022cc <__NVIC_GetPriorityGrouping+0x18>)
 80022ba:	68db      	ldr	r3, [r3, #12]
 80022bc:	0a1b      	lsrs	r3, r3, #8
 80022be:	f003 0307 	and.w	r3, r3, #7
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr
 80022cc:	e000ed00 	.word	0xe000ed00

080022d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	4603      	mov	r3, r0
 80022d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	db0b      	blt.n	80022fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022e2:	79fb      	ldrb	r3, [r7, #7]
 80022e4:	f003 021f 	and.w	r2, r3, #31
 80022e8:	4907      	ldr	r1, [pc, #28]	; (8002308 <__NVIC_EnableIRQ+0x38>)
 80022ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ee:	095b      	lsrs	r3, r3, #5
 80022f0:	2001      	movs	r0, #1
 80022f2:	fa00 f202 	lsl.w	r2, r0, r2
 80022f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022fa:	bf00      	nop
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	e000e100 	.word	0xe000e100

0800230c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	4603      	mov	r3, r0
 8002314:	6039      	str	r1, [r7, #0]
 8002316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800231c:	2b00      	cmp	r3, #0
 800231e:	db0a      	blt.n	8002336 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	b2da      	uxtb	r2, r3
 8002324:	490c      	ldr	r1, [pc, #48]	; (8002358 <__NVIC_SetPriority+0x4c>)
 8002326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800232a:	0112      	lsls	r2, r2, #4
 800232c:	b2d2      	uxtb	r2, r2
 800232e:	440b      	add	r3, r1
 8002330:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002334:	e00a      	b.n	800234c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	b2da      	uxtb	r2, r3
 800233a:	4908      	ldr	r1, [pc, #32]	; (800235c <__NVIC_SetPriority+0x50>)
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	f003 030f 	and.w	r3, r3, #15
 8002342:	3b04      	subs	r3, #4
 8002344:	0112      	lsls	r2, r2, #4
 8002346:	b2d2      	uxtb	r2, r2
 8002348:	440b      	add	r3, r1
 800234a:	761a      	strb	r2, [r3, #24]
}
 800234c:	bf00      	nop
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr
 8002358:	e000e100 	.word	0xe000e100
 800235c:	e000ed00 	.word	0xe000ed00

08002360 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002360:	b480      	push	{r7}
 8002362:	b089      	sub	sp, #36	; 0x24
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f003 0307 	and.w	r3, r3, #7
 8002372:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	f1c3 0307 	rsb	r3, r3, #7
 800237a:	2b04      	cmp	r3, #4
 800237c:	bf28      	it	cs
 800237e:	2304      	movcs	r3, #4
 8002380:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	3304      	adds	r3, #4
 8002386:	2b06      	cmp	r3, #6
 8002388:	d902      	bls.n	8002390 <NVIC_EncodePriority+0x30>
 800238a:	69fb      	ldr	r3, [r7, #28]
 800238c:	3b03      	subs	r3, #3
 800238e:	e000      	b.n	8002392 <NVIC_EncodePriority+0x32>
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002394:	f04f 32ff 	mov.w	r2, #4294967295
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	fa02 f303 	lsl.w	r3, r2, r3
 800239e:	43da      	mvns	r2, r3
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	401a      	ands	r2, r3
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023a8:	f04f 31ff 	mov.w	r1, #4294967295
 80023ac:	697b      	ldr	r3, [r7, #20]
 80023ae:	fa01 f303 	lsl.w	r3, r1, r3
 80023b2:	43d9      	mvns	r1, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b8:	4313      	orrs	r3, r2
         );
}
 80023ba:	4618      	mov	r0, r3
 80023bc:	3724      	adds	r7, #36	; 0x24
 80023be:	46bd      	mov	sp, r7
 80023c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c4:	4770      	bx	lr
	...

080023c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3b01      	subs	r3, #1
 80023d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023d8:	d301      	bcc.n	80023de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023da:	2301      	movs	r3, #1
 80023dc:	e00f      	b.n	80023fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023de:	4a0a      	ldr	r2, [pc, #40]	; (8002408 <SysTick_Config+0x40>)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	3b01      	subs	r3, #1
 80023e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023e6:	210f      	movs	r1, #15
 80023e8:	f04f 30ff 	mov.w	r0, #4294967295
 80023ec:	f7ff ff8e 	bl	800230c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023f0:	4b05      	ldr	r3, [pc, #20]	; (8002408 <SysTick_Config+0x40>)
 80023f2:	2200      	movs	r2, #0
 80023f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023f6:	4b04      	ldr	r3, [pc, #16]	; (8002408 <SysTick_Config+0x40>)
 80023f8:	2207      	movs	r2, #7
 80023fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	3708      	adds	r7, #8
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	e000e010 	.word	0xe000e010

0800240c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002414:	6878      	ldr	r0, [r7, #4]
 8002416:	f7ff ff29 	bl	800226c <__NVIC_SetPriorityGrouping>
}
 800241a:	bf00      	nop
 800241c:	3708      	adds	r7, #8
 800241e:	46bd      	mov	sp, r7
 8002420:	bd80      	pop	{r7, pc}

08002422 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002422:	b580      	push	{r7, lr}
 8002424:	b086      	sub	sp, #24
 8002426:	af00      	add	r7, sp, #0
 8002428:	4603      	mov	r3, r0
 800242a:	60b9      	str	r1, [r7, #8]
 800242c:	607a      	str	r2, [r7, #4]
 800242e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002430:	2300      	movs	r3, #0
 8002432:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002434:	f7ff ff3e 	bl	80022b4 <__NVIC_GetPriorityGrouping>
 8002438:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	68b9      	ldr	r1, [r7, #8]
 800243e:	6978      	ldr	r0, [r7, #20]
 8002440:	f7ff ff8e 	bl	8002360 <NVIC_EncodePriority>
 8002444:	4602      	mov	r2, r0
 8002446:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800244a:	4611      	mov	r1, r2
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff ff5d 	bl	800230c <__NVIC_SetPriority>
}
 8002452:	bf00      	nop
 8002454:	3718      	adds	r7, #24
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}

0800245a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800245a:	b580      	push	{r7, lr}
 800245c:	b082      	sub	sp, #8
 800245e:	af00      	add	r7, sp, #0
 8002460:	4603      	mov	r3, r0
 8002462:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002464:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff ff31 	bl	80022d0 <__NVIC_EnableIRQ>
}
 800246e:	bf00      	nop
 8002470:	3708      	adds	r7, #8
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b082      	sub	sp, #8
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f7ff ffa2 	bl	80023c8 <SysTick_Config>
 8002484:	4603      	mov	r3, r0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
	...

08002490 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b086      	sub	sp, #24
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002498:	2300      	movs	r3, #0
 800249a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800249c:	f7ff faf4 	bl	8001a88 <HAL_GetTick>
 80024a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d101      	bne.n	80024ac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e099      	b.n	80025e0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2202      	movs	r2, #2
 80024b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681a      	ldr	r2, [r3, #0]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f022 0201 	bic.w	r2, r2, #1
 80024ca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024cc:	e00f      	b.n	80024ee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80024ce:	f7ff fadb 	bl	8001a88 <HAL_GetTick>
 80024d2:	4602      	mov	r2, r0
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	1ad3      	subs	r3, r2, r3
 80024d8:	2b05      	cmp	r3, #5
 80024da:	d908      	bls.n	80024ee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2220      	movs	r2, #32
 80024e0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2203      	movs	r2, #3
 80024e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80024ea:	2303      	movs	r3, #3
 80024ec:	e078      	b.n	80025e0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d1e8      	bne.n	80024ce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002504:	697a      	ldr	r2, [r7, #20]
 8002506:	4b38      	ldr	r3, [pc, #224]	; (80025e8 <HAL_DMA_Init+0x158>)
 8002508:	4013      	ands	r3, r2
 800250a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	685a      	ldr	r2, [r3, #4]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800251a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	691b      	ldr	r3, [r3, #16]
 8002520:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002526:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	699b      	ldr	r3, [r3, #24]
 800252c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002532:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6a1b      	ldr	r3, [r3, #32]
 8002538:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800253a:	697a      	ldr	r2, [r7, #20]
 800253c:	4313      	orrs	r3, r2
 800253e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002544:	2b04      	cmp	r3, #4
 8002546:	d107      	bne.n	8002558 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002550:	4313      	orrs	r3, r2
 8002552:	697a      	ldr	r2, [r7, #20]
 8002554:	4313      	orrs	r3, r2
 8002556:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	697a      	ldr	r2, [r7, #20]
 800255e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002568:	697b      	ldr	r3, [r7, #20]
 800256a:	f023 0307 	bic.w	r3, r3, #7
 800256e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002574:	697a      	ldr	r2, [r7, #20]
 8002576:	4313      	orrs	r3, r2
 8002578:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257e:	2b04      	cmp	r3, #4
 8002580:	d117      	bne.n	80025b2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	4313      	orrs	r3, r2
 800258a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002590:	2b00      	cmp	r3, #0
 8002592:	d00e      	beq.n	80025b2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f000 f8bd 	bl	8002714 <DMA_CheckFifoParam>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d008      	beq.n	80025b2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2240      	movs	r2, #64	; 0x40
 80025a4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2201      	movs	r2, #1
 80025aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80025ae:	2301      	movs	r3, #1
 80025b0:	e016      	b.n	80025e0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f000 f874 	bl	80026a8 <DMA_CalcBaseAndBitshift>
 80025c0:	4603      	mov	r3, r0
 80025c2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025c8:	223f      	movs	r2, #63	; 0x3f
 80025ca:	409a      	lsls	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2201      	movs	r2, #1
 80025da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80025de:	2300      	movs	r3, #0
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	3718      	adds	r7, #24
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	e010803f 	.word	0xe010803f

080025ec <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e050      	b.n	80026a0 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002604:	b2db      	uxtb	r3, r3
 8002606:	2b02      	cmp	r3, #2
 8002608:	d101      	bne.n	800260e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800260a:	2302      	movs	r3, #2
 800260c:	e048      	b.n	80026a0 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f022 0201 	bic.w	r2, r2, #1
 800261c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	2200      	movs	r2, #0
 8002624:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	2200      	movs	r2, #0
 800262c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	2200      	movs	r2, #0
 8002634:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	2200      	movs	r2, #0
 800263c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2200      	movs	r2, #0
 8002644:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	2221      	movs	r2, #33	; 0x21
 800264c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800264e:	6878      	ldr	r0, [r7, #4]
 8002650:	f000 f82a 	bl	80026a8 <DMA_CalcBaseAndBitshift>
 8002654:	4603      	mov	r3, r0
 8002656:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800265c:	223f      	movs	r2, #63	; 0x3f
 800265e:	409a      	lsls	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2200      	movs	r2, #0
 800267a:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;  
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2200      	movs	r2, #0
 800268c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800269e:	2300      	movs	r3, #0
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3710      	adds	r7, #16
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}

080026a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b085      	sub	sp, #20
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	3b10      	subs	r3, #16
 80026b8:	4a13      	ldr	r2, [pc, #76]	; (8002708 <DMA_CalcBaseAndBitshift+0x60>)
 80026ba:	fba2 2303 	umull	r2, r3, r2, r3
 80026be:	091b      	lsrs	r3, r3, #4
 80026c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80026c2:	4a12      	ldr	r2, [pc, #72]	; (800270c <DMA_CalcBaseAndBitshift+0x64>)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	4413      	add	r3, r2
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	461a      	mov	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2b03      	cmp	r3, #3
 80026d4:	d908      	bls.n	80026e8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	461a      	mov	r2, r3
 80026dc:	4b0c      	ldr	r3, [pc, #48]	; (8002710 <DMA_CalcBaseAndBitshift+0x68>)
 80026de:	4013      	ands	r3, r2
 80026e0:	1d1a      	adds	r2, r3, #4
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	659a      	str	r2, [r3, #88]	; 0x58
 80026e6:	e006      	b.n	80026f6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	461a      	mov	r2, r3
 80026ee:	4b08      	ldr	r3, [pc, #32]	; (8002710 <DMA_CalcBaseAndBitshift+0x68>)
 80026f0:	4013      	ands	r3, r2
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3714      	adds	r7, #20
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	aaaaaaab 	.word	0xaaaaaaab
 800270c:	0800a2f0 	.word	0x0800a2f0
 8002710:	fffffc00 	.word	0xfffffc00

08002714 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800271c:	2300      	movs	r3, #0
 800271e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002724:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	699b      	ldr	r3, [r3, #24]
 800272a:	2b00      	cmp	r3, #0
 800272c:	d11f      	bne.n	800276e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800272e:	68bb      	ldr	r3, [r7, #8]
 8002730:	2b03      	cmp	r3, #3
 8002732:	d855      	bhi.n	80027e0 <DMA_CheckFifoParam+0xcc>
 8002734:	a201      	add	r2, pc, #4	; (adr r2, 800273c <DMA_CheckFifoParam+0x28>)
 8002736:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800273a:	bf00      	nop
 800273c:	0800274d 	.word	0x0800274d
 8002740:	0800275f 	.word	0x0800275f
 8002744:	0800274d 	.word	0x0800274d
 8002748:	080027e1 	.word	0x080027e1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002750:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d045      	beq.n	80027e4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800275c:	e042      	b.n	80027e4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002762:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002766:	d13f      	bne.n	80027e8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800276c:	e03c      	b.n	80027e8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002776:	d121      	bne.n	80027bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	2b03      	cmp	r3, #3
 800277c:	d836      	bhi.n	80027ec <DMA_CheckFifoParam+0xd8>
 800277e:	a201      	add	r2, pc, #4	; (adr r2, 8002784 <DMA_CheckFifoParam+0x70>)
 8002780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002784:	08002795 	.word	0x08002795
 8002788:	0800279b 	.word	0x0800279b
 800278c:	08002795 	.word	0x08002795
 8002790:	080027ad 	.word	0x080027ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002794:	2301      	movs	r3, #1
 8002796:	73fb      	strb	r3, [r7, #15]
      break;
 8002798:	e02f      	b.n	80027fa <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d024      	beq.n	80027f0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80027aa:	e021      	b.n	80027f0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80027b4:	d11e      	bne.n	80027f4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80027b6:	2301      	movs	r3, #1
 80027b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80027ba:	e01b      	b.n	80027f4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d902      	bls.n	80027c8 <DMA_CheckFifoParam+0xb4>
 80027c2:	2b03      	cmp	r3, #3
 80027c4:	d003      	beq.n	80027ce <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80027c6:	e018      	b.n	80027fa <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	73fb      	strb	r3, [r7, #15]
      break;
 80027cc:	e015      	b.n	80027fa <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00e      	beq.n	80027f8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	73fb      	strb	r3, [r7, #15]
      break;
 80027de:	e00b      	b.n	80027f8 <DMA_CheckFifoParam+0xe4>
      break;
 80027e0:	bf00      	nop
 80027e2:	e00a      	b.n	80027fa <DMA_CheckFifoParam+0xe6>
      break;
 80027e4:	bf00      	nop
 80027e6:	e008      	b.n	80027fa <DMA_CheckFifoParam+0xe6>
      break;
 80027e8:	bf00      	nop
 80027ea:	e006      	b.n	80027fa <DMA_CheckFifoParam+0xe6>
      break;
 80027ec:	bf00      	nop
 80027ee:	e004      	b.n	80027fa <DMA_CheckFifoParam+0xe6>
      break;
 80027f0:	bf00      	nop
 80027f2:	e002      	b.n	80027fa <DMA_CheckFifoParam+0xe6>
      break;   
 80027f4:	bf00      	nop
 80027f6:	e000      	b.n	80027fa <DMA_CheckFifoParam+0xe6>
      break;
 80027f8:	bf00      	nop
    }
  } 
  
  return status; 
 80027fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2b00      	cmp	r3, #0
 8002814:	d101      	bne.n	800281a <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e049      	b.n	80028ae <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002820:	b2db      	uxtb	r3, r3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d106      	bne.n	8002834 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2200      	movs	r2, #0
 800282a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f004 f806 	bl	8006840 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	2202      	movs	r2, #2
 8002838:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	430a      	orrs	r2, r1
 8002850:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002858:	f023 0107 	bic.w	r1, r3, #7
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689a      	ldr	r2, [r3, #8]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	430a      	orrs	r2, r1
 8002866:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800286e:	4b12      	ldr	r3, [pc, #72]	; (80028b8 <HAL_DMA2D_Init+0xb0>)
 8002870:	4013      	ands	r3, r2
 8002872:	687a      	ldr	r2, [r7, #4]
 8002874:	68d1      	ldr	r1, [r2, #12]
 8002876:	687a      	ldr	r2, [r7, #4]
 8002878:	6812      	ldr	r2, [r2, #0]
 800287a:	430b      	orrs	r3, r1
 800287c:	6413      	str	r3, [r2, #64]	; 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002884:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	691b      	ldr	r3, [r3, #16]
 800288c:	051a      	lsls	r2, r3, #20
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	055b      	lsls	r3, r3, #21
 8002894:	431a      	orrs	r2, r3
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	430a      	orrs	r2, r1
 800289c:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2201      	movs	r2, #1
 80028a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	3708      	adds	r7, #8
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	ffffc000 	.word	0xffffc000

080028bc <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af02      	add	r7, sp, #8
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	607a      	str	r2, [r7, #4]
 80028c8:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80028d0:	2b01      	cmp	r3, #1
 80028d2:	d101      	bne.n	80028d8 <HAL_DMA2D_Start+0x1c>
 80028d4:	2302      	movs	r3, #2
 80028d6:	e018      	b.n	800290a <HAL_DMA2D_Start+0x4e>
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2201      	movs	r2, #1
 80028dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2202      	movs	r2, #2
 80028e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80028e8:	69bb      	ldr	r3, [r7, #24]
 80028ea:	9300      	str	r3, [sp, #0]
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	68b9      	ldr	r1, [r7, #8]
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f000 f994 	bl	8002c20 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f042 0201 	orr.w	r2, r2, #1
 8002906:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3710      	adds	r7, #16
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b086      	sub	sp, #24
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
 800291a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800291c:	2300      	movs	r3, #0
 800291e:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	2b00      	cmp	r3, #0
 800292c:	d056      	beq.n	80029dc <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 800292e:	f7ff f8ab 	bl	8001a88 <HAL_GetTick>
 8002932:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8002934:	e04b      	b.n	80029ce <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8002944:	2b00      	cmp	r3, #0
 8002946:	d023      	beq.n	8002990 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f003 0320 	and.w	r3, r3, #32
 800294e:	2b00      	cmp	r3, #0
 8002950:	d005      	beq.n	800295e <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002956:	f043 0202 	orr.w	r2, r3, #2
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	f003 0301 	and.w	r3, r3, #1
 8002964:	2b00      	cmp	r3, #0
 8002966:	d005      	beq.n	8002974 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800296c:	f043 0201 	orr.w	r2, r3, #1
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2221      	movs	r2, #33	; 0x21
 800297a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2204      	movs	r2, #4
 8002980:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2200      	movs	r2, #0
 8002988:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e0a5      	b.n	8002adc <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002990:	683b      	ldr	r3, [r7, #0]
 8002992:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002996:	d01a      	beq.n	80029ce <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8002998:	f7ff f876 	bl	8001a88 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	683a      	ldr	r2, [r7, #0]
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d302      	bcc.n	80029ae <HAL_DMA2D_PollForTransfer+0x9c>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d10f      	bne.n	80029ce <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029b2:	f043 0220 	orr.w	r2, r3, #32
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2203      	movs	r2, #3
 80029be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	2200      	movs	r2, #0
 80029c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 80029ca:	2303      	movs	r3, #3
 80029cc:	e086      	b.n	8002adc <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 0302 	and.w	r3, r3, #2
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d0ac      	beq.n	8002936 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	69db      	ldr	r3, [r3, #28]
 80029e2:	f003 0320 	and.w	r3, r3, #32
 80029e6:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ee:	f003 0320 	and.w	r3, r3, #32
 80029f2:	693a      	ldr	r2, [r7, #16]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d061      	beq.n	8002ac2 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80029fe:	f7ff f843 	bl	8001a88 <HAL_GetTick>
 8002a02:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002a04:	e056      	b.n	8002ab4 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	f003 0329 	and.w	r3, r3, #41	; 0x29
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d02e      	beq.n	8002a76 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f003 0308 	and.w	r3, r3, #8
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d005      	beq.n	8002a2e <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a26:	f043 0204 	orr.w	r2, r3, #4
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	f003 0320 	and.w	r3, r3, #32
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d005      	beq.n	8002a44 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a3c:	f043 0202 	orr.w	r2, r3, #2
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	655a      	str	r2, [r3, #84]	; 0x54
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d005      	beq.n	8002a5a <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a52:	f043 0201 	orr.w	r2, r3, #1
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	655a      	str	r2, [r3, #84]	; 0x54
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2229      	movs	r2, #41	; 0x29
 8002a60:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2204      	movs	r2, #4
 8002a66:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	e032      	b.n	8002adc <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a7c:	d01a      	beq.n	8002ab4 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8002a7e:	f7ff f803 	bl	8001a88 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	683a      	ldr	r2, [r7, #0]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d302      	bcc.n	8002a94 <HAL_DMA2D_PollForTransfer+0x182>
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d10f      	bne.n	8002ab4 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a98:	f043 0220 	orr.w	r2, r3, #32
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2203      	movs	r2, #3
 8002aa4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

          return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e013      	b.n	8002adc <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	f003 0310 	and.w	r3, r3, #16
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d0a1      	beq.n	8002a06 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	2212      	movs	r2, #18
 8002ac8:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2201      	movs	r2, #1
 8002ace:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3718      	adds	r7, #24
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b087      	sub	sp, #28
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d101      	bne.n	8002b04 <HAL_DMA2D_ConfigLayer+0x20>
 8002b00:	2302      	movs	r3, #2
 8002b02:	e084      	b.n	8002c0e <HAL_DMA2D_ConfigLayer+0x12a>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2201      	movs	r2, #1
 8002b08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2202      	movs	r2, #2
 8002b10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002b14:	683a      	ldr	r2, [r7, #0]
 8002b16:	4613      	mov	r3, r2
 8002b18:	005b      	lsls	r3, r3, #1
 8002b1a:	4413      	add	r3, r2
 8002b1c:	00db      	lsls	r3, r3, #3
 8002b1e:	3320      	adds	r3, #32
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	4413      	add	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	689b      	ldr	r3, [r3, #8]
 8002b2e:	041b      	lsls	r3, r3, #16
 8002b30:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	691b      	ldr	r3, [r3, #16]
 8002b36:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8002b38:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	695b      	ldr	r3, [r3, #20]
 8002b3e:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
 8002b40:	4313      	orrs	r3, r2
 8002b42:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8002b44:	4b35      	ldr	r3, [pc, #212]	; (8002c1c <HAL_DMA2D_ConfigLayer+0x138>)
 8002b46:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	2b0a      	cmp	r3, #10
 8002b4e:	d003      	beq.n	8002b58 <HAL_DMA2D_ConfigLayer+0x74>
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	2b09      	cmp	r3, #9
 8002b56:	d107      	bne.n	8002b68 <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	68db      	ldr	r3, [r3, #12]
 8002b5c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002b60:	697a      	ldr	r2, [r7, #20]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	617b      	str	r3, [r7, #20]
 8002b66:	e005      	b.n	8002b74 <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002b68:	693b      	ldr	r3, [r7, #16]
 8002b6a:	68db      	ldr	r3, [r3, #12]
 8002b6c:	061b      	lsls	r3, r3, #24
 8002b6e:	697a      	ldr	r2, [r7, #20]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d120      	bne.n	8002bbc <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	43db      	mvns	r3, r3
 8002b84:	ea02 0103 	and.w	r1, r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	693a      	ldr	r2, [r7, #16]
 8002b98:	6812      	ldr	r2, [r2, #0]
 8002b9a:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002b9c:	693b      	ldr	r3, [r7, #16]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	2b0a      	cmp	r3, #10
 8002ba2:	d003      	beq.n	8002bac <HAL_DMA2D_ConfigLayer+0xc8>
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	2b09      	cmp	r3, #9
 8002baa:	d127      	bne.n	8002bfc <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	68da      	ldr	r2, [r3, #12]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002bb8:	629a      	str	r2, [r3, #40]	; 0x28
 8002bba:	e01f      	b.n	8002bfc <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	69da      	ldr	r2, [r3, #28]
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	ea02 0103 	and.w	r1, r2, r3
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	697a      	ldr	r2, [r7, #20]
 8002bd0:	430a      	orrs	r2, r1
 8002bd2:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	693a      	ldr	r2, [r7, #16]
 8002bda:	6812      	ldr	r2, [r2, #0]
 8002bdc:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	2b0a      	cmp	r3, #10
 8002be4:	d003      	beq.n	8002bee <HAL_DMA2D_ConfigLayer+0x10a>
 8002be6:	693b      	ldr	r3, [r7, #16]
 8002be8:	685b      	ldr	r3, [r3, #4]
 8002bea:	2b09      	cmp	r3, #9
 8002bec:	d106      	bne.n	8002bfc <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	68da      	ldr	r2, [r3, #12]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8002bfa:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2201      	movs	r2, #1
 8002c00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2200      	movs	r2, #0
 8002c08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	371c      	adds	r7, #28
 8002c12:	46bd      	mov	sp, r7
 8002c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c18:	4770      	bx	lr
 8002c1a:	bf00      	nop
 8002c1c:	ff33000f 	.word	0xff33000f

08002c20 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b08b      	sub	sp, #44	; 0x2c
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
 8002c2c:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c34:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	041a      	lsls	r2, r3, #16
 8002c3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c3e:	431a      	orrs	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	430a      	orrs	r2, r1
 8002c46:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8002c58:	d174      	bne.n	8002d44 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002c60:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002c68:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8002c6a:	68bb      	ldr	r3, [r7, #8]
 8002c6c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8002c70:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	b2db      	uxtb	r3, r3
 8002c76:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d108      	bne.n	8002c92 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8002c80:	69ba      	ldr	r2, [r7, #24]
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	431a      	orrs	r2, r3
 8002c86:	6a3b      	ldr	r3, [r7, #32]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	627b      	str	r3, [r7, #36]	; 0x24
 8002c90:	e053      	b.n	8002d3a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d106      	bne.n	8002ca8 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8002c9a:	69ba      	ldr	r2, [r7, #24]
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	697a      	ldr	r2, [r7, #20]
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ca6:	e048      	b.n	8002d3a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d111      	bne.n	8002cd4 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	0cdb      	lsrs	r3, r3, #19
 8002cb4:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8002cb6:	69bb      	ldr	r3, [r7, #24]
 8002cb8:	0a9b      	lsrs	r3, r3, #10
 8002cba:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	08db      	lsrs	r3, r3, #3
 8002cc0:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	015a      	lsls	r2, r3, #5
 8002cc6:	69fb      	ldr	r3, [r7, #28]
 8002cc8:	02db      	lsls	r3, r3, #11
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	697a      	ldr	r2, [r7, #20]
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	627b      	str	r3, [r7, #36]	; 0x24
 8002cd2:	e032      	b.n	8002d3a <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	2b03      	cmp	r3, #3
 8002cda:	d117      	bne.n	8002d0c <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8002cdc:	6a3b      	ldr	r3, [r7, #32]
 8002cde:	0fdb      	lsrs	r3, r3, #31
 8002ce0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	0cdb      	lsrs	r3, r3, #19
 8002ce6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8002ce8:	69bb      	ldr	r3, [r7, #24]
 8002cea:	0adb      	lsrs	r3, r3, #11
 8002cec:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	08db      	lsrs	r3, r3, #3
 8002cf2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8002cf4:	69bb      	ldr	r3, [r7, #24]
 8002cf6:	015a      	lsls	r2, r3, #5
 8002cf8:	69fb      	ldr	r3, [r7, #28]
 8002cfa:	029b      	lsls	r3, r3, #10
 8002cfc:	431a      	orrs	r2, r3
 8002cfe:	6a3b      	ldr	r3, [r7, #32]
 8002d00:	03db      	lsls	r3, r3, #15
 8002d02:	4313      	orrs	r3, r2
 8002d04:	697a      	ldr	r2, [r7, #20]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	627b      	str	r3, [r7, #36]	; 0x24
 8002d0a:	e016      	b.n	8002d3a <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8002d0c:	6a3b      	ldr	r3, [r7, #32]
 8002d0e:	0f1b      	lsrs	r3, r3, #28
 8002d10:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	0d1b      	lsrs	r3, r3, #20
 8002d16:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8002d18:	69bb      	ldr	r3, [r7, #24]
 8002d1a:	0b1b      	lsrs	r3, r3, #12
 8002d1c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	091b      	lsrs	r3, r3, #4
 8002d22:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8002d24:	69bb      	ldr	r3, [r7, #24]
 8002d26:	011a      	lsls	r2, r3, #4
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	021b      	lsls	r3, r3, #8
 8002d2c:	431a      	orrs	r2, r3
 8002d2e:	6a3b      	ldr	r3, [r7, #32]
 8002d30:	031b      	lsls	r3, r3, #12
 8002d32:	4313      	orrs	r3, r2
 8002d34:	697a      	ldr	r2, [r7, #20]
 8002d36:	4313      	orrs	r3, r2
 8002d38:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d40:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8002d42:	e003      	b.n	8002d4c <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	68ba      	ldr	r2, [r7, #8]
 8002d4a:	60da      	str	r2, [r3, #12]
}
 8002d4c:	bf00      	nop
 8002d4e:	372c      	adds	r7, #44	; 0x2c
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr

08002d58 <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b085      	sub	sp, #20
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
 8002d64:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	019a      	lsls	r2, r3, #6
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	431a      	orrs	r2, r3
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	021b      	lsls	r3, r3, #8
 8002d72:	431a      	orrs	r2, r3
 8002d74:	69bb      	ldr	r3, [r7, #24]
 8002d76:	041b      	lsls	r3, r3, #16
 8002d78:	431a      	orrs	r2, r3
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	66da      	str	r2, [r3, #108]	; 0x6c
}
 8002d7e:	bf00      	nop
 8002d80:	3714      	adds	r7, #20
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr

08002d8a <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b086      	sub	sp, #24
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	60f8      	str	r0, [r7, #12]
 8002d92:	60b9      	str	r1, [r7, #8]
 8002d94:	607a      	str	r2, [r7, #4]
 8002d96:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d98:	f7fe fe76 	bl	8001a88 <HAL_GetTick>
 8002d9c:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8002d9e:	e009      	b.n	8002db4 <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > DSI_TIMEOUT_VALUE)
 8002da0:	f7fe fe72 	bl	8001a88 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002dae:	d901      	bls.n	8002db4 <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 8002db0:	2303      	movs	r3, #3
 8002db2:	e015      	b.n	8002de0 <DSI_ShortWrite+0x56>
  while((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d0ee      	beq.n	8002da0 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	019a      	lsls	r2, r3, #6
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	431a      	orrs	r2, r3
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	021b      	lsls	r3, r3, #8
 8002dce:	ea42 0103 	orr.w	r1, r2, r3
 8002dd2:	6a3b      	ldr	r3, [r7, #32]
 8002dd4:	041a      	lsls	r2, r3, #16
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	66da      	str	r2, [r3, #108]	; 0x6c

  return HAL_OK;
 8002dde:	2300      	movs	r3, #0
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	3718      	adds	r7, #24
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bd80      	pop	{r7, pc}

08002de8 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b088      	sub	sp, #32
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
 8002df0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d101      	bne.n	8002dfc <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e106      	b.n	800300a <HAL_DSI_Init+0x222>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	7c5b      	ldrb	r3, [r3, #17]
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d102      	bne.n	8002e0c <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f003 fd3a 	bl	8006880 <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2203      	movs	r2, #3
 8002e10:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8002e12:	2300      	movs	r3, #0
 8002e14:	613b      	str	r3, [r7, #16]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8002e26:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8002e32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e36:	613b      	str	r3, [r7, #16]
 8002e38:	693b      	ldr	r3, [r7, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e3a:	f7fe fe25 	bl	8001a88 <HAL_GetTick>
 8002e3e:	61f8      	str	r0, [r7, #28]

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8002e40:	e009      	b.n	8002e56 <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002e42:	f7fe fe21 	bl	8001a88 <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e50:	d901      	bls.n	8002e56 <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e0d9      	b.n	800300a <HAL_DSI_Init+0x222>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002e5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d0ed      	beq.n	8002e42 <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	4b68      	ldr	r3, [pc, #416]	; (8003014 <HAL_DSI_Init+0x22c>)
 8002e74:	400b      	ands	r3, r1
 8002e76:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << 2U) | ((PLLInit->PLLIDF) << 11U) | ((PLLInit->PLLODF) << 16U));
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f8d3 1430 	ldr.w	r1, [r3, #1072]	; 0x430
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	009a      	lsls	r2, r3, #2
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	02db      	lsls	r3, r3, #11
 8002e8e:	431a      	orrs	r2, r3
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	041b      	lsls	r3, r3, #16
 8002e96:	431a      	orrs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	430a      	orrs	r2, r1
 8002e9e:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	60fb      	str	r3, [r7, #12]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f042 0201 	orr.w	r2, r2, #1
 8002eb6:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 8002ec2:	f003 0301 	and.w	r3, r3, #1
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	68fb      	ldr	r3, [r7, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002eca:	f7fe fddd 	bl	8001a88 <HAL_GetTick>
 8002ece:	61f8      	str	r0, [r7, #28]

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8002ed0:	e009      	b.n	8002ee6 <HAL_DSI_Init+0xfe>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002ed2:	f7fe fdd9 	bl	8001a88 <HAL_GetTick>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	1ad3      	subs	r3, r2, r3
 8002edc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002ee0:	d901      	bls.n	8002ee6 <HAL_DSI_Init+0xfe>
    {
      return HAL_TIMEOUT;
 8002ee2:	2303      	movs	r3, #3
 8002ee4:	e091      	b.n	800300a <HAL_DSI_Init+0x222>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d0ed      	beq.n	8002ed2 <HAL_DSI_Init+0xea>
  }

  /*************************** Set the PHY parameters ***************************/

  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= (DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f042 0206 	orr.w	r2, r2, #6
 8002f06:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f022 0203 	bic.w	r2, r2, #3
 8002f1a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	431a      	orrs	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f042 0201 	orr.w	r2, r2, #1
 8002f34:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f022 0203 	bic.w	r2, r2, #3
 8002f48:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	68da      	ldr	r2, [r3, #12]
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /************************ Set the DSI clock parameters ************************/

  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	689a      	ldr	r2, [r3, #8]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f70:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	6899      	ldr	r1, [r3, #8]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	689a      	ldr	r2, [r3, #8]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	430a      	orrs	r2, r1
 8002f82:	609a      	str	r2, [r3, #8]

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d002      	beq.n	8002f92 <HAL_DSI_Init+0x1aa>
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	e000      	b.n	8002f94 <HAL_DSI_Init+0x1ac>
 8002f92:	2301      	movs	r3, #1
 8002f94:	61bb      	str	r3, [r7, #24]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8002f96:	69bb      	ldr	r3, [r7, #24]
 8002f98:	4a1f      	ldr	r2, [pc, #124]	; (8003018 <HAL_DSI_Init+0x230>)
 8002f9a:	fb02 f203 	mul.w	r2, r2, r3
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f003 0303 	and.w	r3, r3, #3
 8002fa6:	409a      	lsls	r2, r3
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f246 11a8 	movw	r1, #25000	; 0x61a8
 8002fb0:	fb01 f303 	mul.w	r3, r1, r3
 8002fb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002fb8:	617b      	str	r3, [r7, #20]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f8d3 2418 	ldr.w	r2, [r3, #1048]	; 0x418
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8002fca:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	697a      	ldr	r2, [r7, #20]
 8002fdc:	430a      	orrs	r2, r1
 8002fde:	f8c3 2418 	str.w	r2, [r3, #1048]	; 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hdsi->ErrorMsk = 0U;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	619a      	str	r2, [r3, #24]

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2201      	movs	r2, #1
 8003006:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3720      	adds	r7, #32
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	fffc8603 	.word	0xfffc8603
 8003018:	003d0900 	.word	0x003d0900

0800301c <HAL_DSI_DeInit>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_DeInit(DSI_HandleTypeDef *hdsi)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	b086      	sub	sp, #24
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <HAL_DSI_DeInit+0x12>
  {
    return HAL_ERROR;
 800302a:	2301      	movs	r3, #1
 800302c:	e066      	b.n	80030fc <HAL_DSI_DeInit+0xe0>
  }

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2203      	movs	r2, #3
 8003032:	745a      	strb	r2, [r3, #17]

  /* Disable the DSI wrapper */
  __HAL_DSI_WRAPPER_DISABLE(hdsi);
 8003034:	2300      	movs	r3, #0
 8003036:	617b      	str	r3, [r7, #20]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f022 0208 	bic.w	r2, r2, #8
 8003048:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003054:	f003 0308 	and.w	r3, r3, #8
 8003058:	617b      	str	r3, [r7, #20]
 800305a:	697b      	ldr	r3, [r7, #20]

  /* Disable the DSI host */
  __HAL_DSI_DISABLE(hdsi);
 800305c:	2300      	movs	r3, #0
 800305e:	613b      	str	r3, [r7, #16]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	685a      	ldr	r2, [r3, #4]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f022 0201 	bic.w	r2, r2, #1
 800306e:	605a      	str	r2, [r3, #4]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	f003 0301 	and.w	r3, r3, #1
 800307a:	613b      	str	r3, [r7, #16]
 800307c:	693b      	ldr	r3, [r7, #16]

  /* D-PHY clock and digital disable */
  hdsi->Instance->PCTLR &= ~(DSI_PCTLR_CKE | DSI_PCTLR_DEN);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 0206 	bic.w	r2, r2, #6
 800308e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Turn off the DSI PLL */
  __HAL_DSI_PLL_DISABLE(hdsi);
 8003092:	2300      	movs	r3, #0
 8003094:	60fb      	str	r3, [r7, #12]
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f022 0201 	bic.w	r2, r2, #1
 80030a6:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80030b2:	f003 0301 	and.w	r3, r3, #1
 80030b6:	60fb      	str	r3, [r7, #12]
 80030b8:	68fb      	ldr	r3, [r7, #12]

  /* Disable the regulator */
  __HAL_DSI_REG_DISABLE(hdsi);
 80030ba:	2300      	movs	r3, #0
 80030bc:	60bb      	str	r3, [r7, #8]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 80030ce:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f8d3 3430 	ldr.w	r3, [r3, #1072]	; 0x430
 80030da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80030de:	60bb      	str	r3, [r7, #8]
 80030e0:	68bb      	ldr	r3, [r7, #8]
  }
  /* DeInit the low level hardware */
  hdsi->MspDeInitCallback(hdsi);
#else
  /* DeInit the low level hardware */
  HAL_DSI_MspDeInit(hdsi);
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f003 fc10 	bl	8006908 <HAL_DSI_MspDeInit>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Initialise the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2200      	movs	r2, #0
 80030ec:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_RESET;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2200      	movs	r2, #0
 80030f2:	745a      	strb	r2, [r3, #17]

  /* Release Lock */
  __HAL_UNLOCK(hdsi);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2200      	movs	r2, #0
 80030f8:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3718      	adds	r7, #24
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <HAL_DSI_ConfigErrorMonitor>:
  * @param  ActiveErrors  indicates which error interrupts will be enabled.
  *                      This parameter can be any combination of @ref DSI_Error_Data_Type.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
{
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	7c1b      	ldrb	r3, [r3, #16]
 8003112:	2b01      	cmp	r3, #1
 8003114:	d101      	bne.n	800311a <HAL_DSI_ConfigErrorMonitor+0x16>
 8003116:	2302      	movs	r3, #2
 8003118:	e0aa      	b.n	8003270 <HAL_DSI_ConfigErrorMonitor+0x16c>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	741a      	strb	r2, [r3, #16]

  hdsi->Instance->IER[0U] = 0U;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2200      	movs	r2, #0
 8003126:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hdsi->Instance->IER[1U] = 0U;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	2200      	movs	r2, #0
 8003130:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8

  /* Store active errors to the handle */
  hdsi->ErrorMsk = ActiveErrors;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	683a      	ldr	r2, [r7, #0]
 8003138:	619a      	str	r2, [r3, #24]

  if ((ActiveErrors & HAL_DSI_ERROR_ACK) != 0U)
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d00a      	beq.n	800315a <HAL_DSI_ConfigErrorMonitor+0x56>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003154:	430b      	orrs	r3, r1
 8003156:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PHY) != 0U)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	f003 0302 	and.w	r3, r3, #2
 8003160:	2b00      	cmp	r3, #0
 8003162:	d009      	beq.n	8003178 <HAL_DSI_ConfigErrorMonitor+0x74>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f442 12f8 	orr.w	r2, r2, #2031616	; 0x1f0000
 8003174:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_TX) != 0U)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	f003 0304 	and.w	r3, r3, #4
 800317e:	2b00      	cmp	r3, #0
 8003180:	d009      	beq.n	8003196 <HAL_DSI_ConfigErrorMonitor+0x92>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f042 0201 	orr.w	r2, r2, #1
 8003192:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_RX) != 0U)
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	f003 0308 	and.w	r3, r3, #8
 800319c:	2b00      	cmp	r3, #0
 800319e:	d009      	beq.n	80031b4 <HAL_DSI_ConfigErrorMonitor+0xb0>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f042 0202 	orr.w	r2, r2, #2
 80031b0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_ECC) != 0U)
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	f003 0310 	and.w	r3, r3, #16
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d009      	beq.n	80031d2 <HAL_DSI_ConfigErrorMonitor+0xce>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f042 020c 	orr.w	r2, r2, #12
 80031ce:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_CRC) != 0U)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	f003 0320 	and.w	r3, r3, #32
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d009      	beq.n	80031f0 <HAL_DSI_ConfigErrorMonitor+0xec>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f042 0210 	orr.w	r2, r2, #16
 80031ec:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PSE) != 0U)
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d009      	beq.n	800320e <HAL_DSI_ConfigErrorMonitor+0x10a>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f042 0220 	orr.w	r2, r2, #32
 800320a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_EOT) != 0U)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003214:	2b00      	cmp	r3, #0
 8003216:	d009      	beq.n	800322c <HAL_DSI_ConfigErrorMonitor+0x128>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003228:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_OVF) != 0U)
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003232:	2b00      	cmp	r3, #0
 8003234:	d009      	beq.n	800324a <HAL_DSI_ConfigErrorMonitor+0x146>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003246:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_GEN) != 0U)
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003250:	2b00      	cmp	r3, #0
 8003252:	d009      	beq.n	8003268 <HAL_DSI_ConfigErrorMonitor+0x164>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f442 52f8 	orr.w	r2, r2, #7936	; 0x1f00
 8003264:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdsi);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr

0800327c <HAL_DSI_SetGenericVCID>:
  *               the configuration information for the DSI.
  * @param  VirtualChannelID  Virtual channel ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
 8003284:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	7c1b      	ldrb	r3, [r3, #16]
 800328a:	2b01      	cmp	r3, #1
 800328c:	d101      	bne.n	8003292 <HAL_DSI_SetGenericVCID+0x16>
 800328e:	2302      	movs	r3, #2
 8003290:	e016      	b.n	80032c0 <HAL_DSI_SetGenericVCID+0x44>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	2201      	movs	r2, #1
 8003296:	741a      	strb	r2, [r3, #16]

  /* Update the GVCID register */
  hdsi->Instance->GVCIDR &= ~DSI_GVCIDR_VCID;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f022 0203 	bic.w	r2, r2, #3
 80032a6:	631a      	str	r2, [r3, #48]	; 0x30
  hdsi->Instance->GVCIDR |= VirtualChannelID;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	430a      	orrs	r2, r1
 80032b6:	631a      	str	r2, [r3, #48]	; 0x30

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2200      	movs	r2, #0
 80032bc:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr

080032cc <HAL_DSI_ConfigVideoMode>:
  * @param  VidCfg pointer to a DSI_VidCfgTypeDef structure that contains
  *                the DSI video mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigVideoMode(DSI_HandleTypeDef *hdsi, DSI_VidCfgTypeDef *VidCfg)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	7c1b      	ldrb	r3, [r3, #16]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d101      	bne.n	80032e2 <HAL_DSI_ConfigVideoMode+0x16>
 80032de:	2302      	movs	r3, #2
 80032e0:	e1ee      	b.n	80036c0 <HAL_DSI_ConfigVideoMode+0x3f4>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2201      	movs	r2, #1
 80032e6:	741a      	strb	r2, [r3, #16]
  {
    assert_param(IS_DSI_LOOSELY_PACKED(VidCfg->LooselyPacked));
  }

  /* Select video mode by resetting CMDM and DSIM bits */
  hdsi->Instance->MCR &= ~DSI_MCR_CMDM;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f022 0201 	bic.w	r2, r2, #1
 80032f6:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	f022 0201 	bic.w	r2, r2, #1
 8003308:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the video mode transmission type */
  hdsi->Instance->VMCR &= ~DSI_VMCR_VMT;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f022 0203 	bic.w	r2, r2, #3
 800331a:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->Mode;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	68da      	ldr	r2, [r3, #12]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	430a      	orrs	r2, r1
 800332c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Configure the video packet size */
  hdsi->Instance->VPCR &= ~DSI_VPCR_VPSIZE;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	4b8b      	ldr	r3, [pc, #556]	; (8003568 <HAL_DSI_ConfigVideoMode+0x29c>)
 800333a:	400b      	ands	r3, r1
 800333c:	63d3      	str	r3, [r2, #60]	; 0x3c
  hdsi->Instance->VPCR |= VidCfg->PacketSize;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	691a      	ldr	r2, [r3, #16]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	430a      	orrs	r2, r1
 800334e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the chunks number to be transmitted through the DSI link */
  hdsi->Instance->VCCR &= ~DSI_VCCR_NUMC;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	4b84      	ldr	r3, [pc, #528]	; (800356c <HAL_DSI_ConfigVideoMode+0x2a0>)
 800335c:	400b      	ands	r3, r1
 800335e:	6413      	str	r3, [r2, #64]	; 0x40
  hdsi->Instance->VCCR |= VidCfg->NumberOfChunks;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	695a      	ldr	r2, [r3, #20]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	430a      	orrs	r2, r1
 8003370:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the size of the null packet */
  hdsi->Instance->VNPCR &= ~DSI_VNPCR_NPSIZE;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	4b7b      	ldr	r3, [pc, #492]	; (800356c <HAL_DSI_ConfigVideoMode+0x2a0>)
 800337e:	400b      	ands	r3, r1
 8003380:	6453      	str	r3, [r2, #68]	; 0x44
  hdsi->Instance->VNPCR |= VidCfg->NullPacketSize;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	699a      	ldr	r2, [r3, #24]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	430a      	orrs	r2, r1
 8003392:	645a      	str	r2, [r3, #68]	; 0x44

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68da      	ldr	r2, [r3, #12]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f022 0203 	bic.w	r2, r2, #3
 80033a2:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= VidCfg->VirtualChannelID;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	68d9      	ldr	r1, [r3, #12]
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	430a      	orrs	r2, r1
 80033b4:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695a      	ldr	r2, [r3, #20]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0207 	bic.w	r2, r2, #7
 80033c4:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (VidCfg->DEPolarity | VidCfg->VSPolarity | VidCfg->HSPolarity);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	6959      	ldr	r1, [r3, #20]
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	6a1b      	ldr	r3, [r3, #32]
 80033d4:	431a      	orrs	r2, r3
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	69db      	ldr	r3, [r3, #28]
 80033da:	431a      	orrs	r2, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	691a      	ldr	r2, [r3, #16]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f022 020f 	bic.w	r2, r2, #15
 80033f2:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= VidCfg->ColorCoding;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	6919      	ldr	r1, [r3, #16]
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685a      	ldr	r2, [r3, #4]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f022 020e 	bic.w	r2, r2, #14
 8003416:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((VidCfg->ColorCoding) << 1U);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	005a      	lsls	r2, r3, #1
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	430a      	orrs	r2, r1
 800342e:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Enable/disable the loosely packed variant to 18-bit configuration */
  if (VidCfg->ColorCoding == DSI_RGB666)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	2b03      	cmp	r3, #3
 8003438:	d110      	bne.n	800345c <HAL_DSI_ConfigVideoMode+0x190>
  {
    hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_LPE;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	691a      	ldr	r2, [r3, #16]
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003448:	611a      	str	r2, [r3, #16]
    hdsi->Instance->LCOLCR |= VidCfg->LooselyPacked;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	6919      	ldr	r1, [r3, #16]
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	689a      	ldr	r2, [r3, #8]
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	430a      	orrs	r2, r1
 800345a:	611a      	str	r2, [r3, #16]
  }

  /* Set the Horizontal Synchronization Active (HSA) in lane byte clock cycles */
  hdsi->Instance->VHSACR &= ~DSI_VHSACR_HSA;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681a      	ldr	r2, [r3, #0]
 8003466:	4b42      	ldr	r3, [pc, #264]	; (8003570 <HAL_DSI_ConfigVideoMode+0x2a4>)
 8003468:	400b      	ands	r3, r1
 800346a:	6493      	str	r3, [r2, #72]	; 0x48
  hdsi->Instance->VHSACR |= VidCfg->HorizontalSyncActive;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	430a      	orrs	r2, r1
 800347c:	649a      	str	r2, [r3, #72]	; 0x48

  /* Set the Horizontal Back Porch (HBP) in lane byte clock cycles */
  hdsi->Instance->VHBPCR &= ~DSI_VHBPCR_HBP;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	4b39      	ldr	r3, [pc, #228]	; (8003570 <HAL_DSI_ConfigVideoMode+0x2a4>)
 800348a:	400b      	ands	r3, r1
 800348c:	64d3      	str	r3, [r2, #76]	; 0x4c
  hdsi->Instance->VHBPCR |= VidCfg->HorizontalBackPorch;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	430a      	orrs	r2, r1
 800349e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the total line time (HLINE=HSA+HBP+HACT+HFP) in lane byte clock cycles */
  hdsi->Instance->VLCR &= ~DSI_VLCR_HLINE;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	4b32      	ldr	r3, [pc, #200]	; (8003574 <HAL_DSI_ConfigVideoMode+0x2a8>)
 80034ac:	400b      	ands	r3, r1
 80034ae:	6513      	str	r3, [r2, #80]	; 0x50
  hdsi->Instance->VLCR |= VidCfg->HorizontalLine;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	430a      	orrs	r2, r1
 80034c0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Vertical Synchronization Active (VSA) */
  hdsi->Instance->VVSACR &= ~DSI_VVSACR_VSA;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	4b2a      	ldr	r3, [pc, #168]	; (8003578 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80034ce:	400b      	ands	r3, r1
 80034d0:	6553      	str	r3, [r2, #84]	; 0x54
  hdsi->Instance->VVSACR |= VidCfg->VerticalSyncActive;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	430a      	orrs	r2, r1
 80034e2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Vertical Back Porch (VBP)*/
  hdsi->Instance->VVBPCR &= ~DSI_VVBPCR_VBP;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	4b22      	ldr	r3, [pc, #136]	; (8003578 <HAL_DSI_ConfigVideoMode+0x2ac>)
 80034f0:	400b      	ands	r3, r1
 80034f2:	6593      	str	r3, [r2, #88]	; 0x58
  hdsi->Instance->VVBPCR |= VidCfg->VerticalBackPorch;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80034fa:	683b      	ldr	r3, [r7, #0]
 80034fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the Vertical Front Porch (VFP)*/
  hdsi->Instance->VVFPCR &= ~DSI_VVFPCR_VFP;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	4b19      	ldr	r3, [pc, #100]	; (8003578 <HAL_DSI_ConfigVideoMode+0x2ac>)
 8003512:	400b      	ands	r3, r1
 8003514:	65d3      	str	r3, [r2, #92]	; 0x5c
  hdsi->Instance->VVFPCR |= VidCfg->VerticalFrontPorch;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 800351c:	683b      	ldr	r3, [r7, #0]
 800351e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	430a      	orrs	r2, r1
 8003526:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set the Vertical Active period*/
  hdsi->Instance->VVACR &= ~DSI_VVACR_VA;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	6e19      	ldr	r1, [r3, #96]	; 0x60
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	4b0d      	ldr	r3, [pc, #52]	; (8003568 <HAL_DSI_ConfigVideoMode+0x29c>)
 8003534:	400b      	ands	r3, r1
 8003536:	6613      	str	r3, [r2, #96]	; 0x60
  hdsi->Instance->VVACR |= VidCfg->VerticalActive;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6e19      	ldr	r1, [r3, #96]	; 0x60
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	430a      	orrs	r2, r1
 8003548:	661a      	str	r2, [r3, #96]	; 0x60

  /* Configure the command transmission mode */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPCE;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003558:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPCommandEnable;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003564:	e00a      	b.n	800357c <HAL_DSI_ConfigVideoMode+0x2b0>
 8003566:	bf00      	nop
 8003568:	ffffc000 	.word	0xffffc000
 800356c:	ffffe000 	.word	0xffffe000
 8003570:	fffff000 	.word	0xfffff000
 8003574:	ffff8000 	.word	0xffff8000
 8003578:	fffffc00 	.word	0xfffffc00
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	430a      	orrs	r2, r1
 8003582:	639a      	str	r2, [r3, #56]	; 0x38

  /* Low power largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_LPSIZE;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	699a      	ldr	r2, [r3, #24]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 8003592:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= ((VidCfg->LPLargestPacketSize) << 16U);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6999      	ldr	r1, [r3, #24]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800359e:	041a      	lsls	r2, r3, #16
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	430a      	orrs	r2, r1
 80035a6:	619a      	str	r2, [r3, #24]

  /* Low power VACT largest packet size */
  hdsi->Instance->LPMCR &= ~DSI_LPMCR_VLPSIZE;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	699a      	ldr	r2, [r3, #24]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80035b6:	619a      	str	r2, [r3, #24]
  hdsi->Instance->LPMCR |= VidCfg->LPVACTLargestPacketSize;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	6999      	ldr	r1, [r3, #24]
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	430a      	orrs	r2, r1
 80035c8:	619a      	str	r2, [r3, #24]

  /* Enable LP transition in HFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHFPE;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035d8:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalFrontPorchEnable;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	430a      	orrs	r2, r1
 80035ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in HBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPHBPE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80035fa:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPHorizontalBackPorchEnable;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	430a      	orrs	r2, r1
 800360c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VACT period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVAE;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800361c:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalActiveEnable;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	430a      	orrs	r2, r1
 800362e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VFP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVFPE;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800363e:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalFrontPorchEnable;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	430a      	orrs	r2, r1
 8003650:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in VBP period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVBPE;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003660:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalBackPorchEnable;
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003668:	683b      	ldr	r3, [r7, #0]
 800366a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	430a      	orrs	r2, r1
 8003672:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable LP transition in vertical sync period */
  hdsi->Instance->VMCR &= ~DSI_VMCR_LPVSAE;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003682:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->LPVerticalSyncActiveEnable;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	430a      	orrs	r2, r1
 8003694:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the request for an acknowledge response at the end of a frame */
  hdsi->Instance->VMCR &= ~DSI_VMCR_FBTAAE;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80036a4:	639a      	str	r2, [r3, #56]	; 0x38
  hdsi->Instance->VMCR |= VidCfg->FrameBTAAcknowledgeEnable;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80036ac:	683b      	ldr	r3, [r7, #0]
 80036ae:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2200      	movs	r2, #0
 80036bc:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80036be:	2300      	movs	r3, #0
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <HAL_DSI_ConfigAdaptedCommandMode>:
  * @param  CmdCfg  pointer to a DSI_CmdCfgTypeDef structure that contains
  *                 the DSI command mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigAdaptedCommandMode(DSI_HandleTypeDef *hdsi, DSI_CmdCfgTypeDef *CmdCfg)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
 80036d4:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	7c1b      	ldrb	r3, [r3, #16]
 80036da:	2b01      	cmp	r3, #1
 80036dc:	d101      	bne.n	80036e2 <HAL_DSI_ConfigAdaptedCommandMode+0x16>
 80036de:	2302      	movs	r3, #2
 80036e0:	e0c5      	b.n	800386e <HAL_DSI_ConfigAdaptedCommandMode+0x1a2>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2201      	movs	r2, #1
 80036e6:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_DE_POLARITY(CmdCfg->DEPolarity));
  assert_param(IS_DSI_VSYNC_POLARITY(CmdCfg->VSPolarity));
  assert_param(IS_DSI_HSYNC_POLARITY(CmdCfg->HSPolarity));

  /* Select command mode by setting CMDM and DSIM bits */
  hdsi->Instance->MCR |= DSI_MCR_CMDM;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0201 	orr.w	r2, r2, #1
 80036f6:	635a      	str	r2, [r3, #52]	; 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0201 	bic.w	r2, r2, #1
 8003708:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= DSI_WCFGR_DSIM;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f042 0201 	orr.w	r2, r2, #1
 800371c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	68da      	ldr	r2, [r3, #12]
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f022 0203 	bic.w	r2, r2, #3
 800372e:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= CmdCfg->VirtualChannelID;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	68d9      	ldr	r1, [r3, #12]
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	430a      	orrs	r2, r1
 8003740:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	695a      	ldr	r2, [r3, #20]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f022 0207 	bic.w	r2, r2, #7
 8003750:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (CmdCfg->DEPolarity | CmdCfg->VSPolarity | CmdCfg->HSPolarity);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	6959      	ldr	r1, [r3, #20]
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	69da      	ldr	r2, [r3, #28]
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	431a      	orrs	r2, r3
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	431a      	orrs	r2, r3
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	430a      	orrs	r2, r1
 800376e:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	691a      	ldr	r2, [r3, #16]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f022 020f 	bic.w	r2, r2, #15
 800377e:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= CmdCfg->ColorCoding;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	6919      	ldr	r1, [r3, #16]
 8003786:	683b      	ldr	r3, [r7, #0]
 8003788:	685a      	ldr	r2, [r3, #4]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	430a      	orrs	r2, r1
 8003790:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f022 020e 	bic.w	r2, r2, #14
 80037a2:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= ((CmdCfg->ColorCoding) << 1U);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	685b      	ldr	r3, [r3, #4]
 80037b2:	005a      	lsls	r2, r3, #1
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	430a      	orrs	r2, r1
 80037ba:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the maximum allowed size for write memory command */
  hdsi->Instance->LCCR &= ~DSI_LCCR_CMDSIZE;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	6e59      	ldr	r1, [r3, #100]	; 0x64
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	4b2c      	ldr	r3, [pc, #176]	; (800387c <HAL_DSI_ConfigAdaptedCommandMode+0x1b0>)
 80037ca:	400b      	ands	r3, r1
 80037cc:	6653      	str	r3, [r2, #100]	; 0x64
  hdsi->Instance->LCCR |= CmdCfg->CommandSize;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	6e59      	ldr	r1, [r3, #100]	; 0x64
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	689a      	ldr	r2, [r3, #8]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	430a      	orrs	r2, r1
 80037de:	665a      	str	r2, [r3, #100]	; 0x64

  /* Configure the tearing effect source and polarity and select the refresh mode */
  hdsi->Instance->WCFGR &= ~(DSI_WCFGR_TESRC | DSI_WCFGR_TEPOL | DSI_WCFGR_AR | DSI_WCFGR_VSPOL);
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80037f0:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f8d3 1400 	ldr.w	r1, [r3, #1024]	; 0x400
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	68da      	ldr	r2, [r3, #12]
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	691b      	ldr	r3, [r3, #16]
 8003804:	431a      	orrs	r2, r3
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800380a:	431a      	orrs	r2, r3
                            CmdCfg->VSyncPol);
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	6a1b      	ldr	r3, [r3, #32]
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 8003810:	431a      	orrs	r2, r3
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400

  /* Configure the tearing effect acknowledge request */
  hdsi->Instance->CMCR &= ~DSI_CMCR_TEARE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f022 0201 	bic.w	r2, r2, #1
 800382a:	669a      	str	r2, [r3, #104]	; 0x68
  hdsi->Instance->CMCR |= CmdCfg->TEAcknowledgeRequest;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	430a      	orrs	r2, r1
 800383c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Enable the Tearing Effect interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_TE);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f042 0201 	orr.w	r2, r2, #1
 800384e:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

  /* Enable the End of Refresh interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_ER);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f042 0202 	orr.w	r2, r2, #2
 8003862:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	370c      	adds	r7, #12
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	ffff0000 	.word	0xffff0000

08003880 <HAL_DSI_ConfigCommand>:
  * @param  LPCmd  pointer to a DSI_LPCmdTypeDef structure that contains
  *                the DSI command transmission mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigCommand(DSI_HandleTypeDef *hdsi, DSI_LPCmdTypeDef *LPCmd)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	7c1b      	ldrb	r3, [r3, #16]
 800388e:	2b01      	cmp	r3, #1
 8003890:	d101      	bne.n	8003896 <HAL_DSI_ConfigCommand+0x16>
 8003892:	2302      	movs	r3, #2
 8003894:	e049      	b.n	800392a <HAL_DSI_ConfigCommand+0xaa>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2201      	movs	r2, #1
 800389a:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_LP_DLW(LPCmd->LPDcsLongWrite));
  assert_param(IS_DSI_LP_MRDP(LPCmd->LPMaxReadPacket));
  assert_param(IS_DSI_ACK_REQUEST(LPCmd->AcknowledgeRequest));

  /* Select High-speed or Low-power for command transmission */
  hdsi->Instance->CMCR &= ~(DSI_CMCR_GSW0TX | \
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	6e99      	ldr	r1, [r3, #104]	; 0x68
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	4b24      	ldr	r3, [pc, #144]	; (8003938 <HAL_DSI_ConfigCommand+0xb8>)
 80038a8:	400b      	ands	r3, r1
 80038aa:	6693      	str	r3, [r2, #104]	; 0x68
                            DSI_CMCR_DSW0TX | \
                            DSI_CMCR_DSW1TX | \
                            DSI_CMCR_DSR0TX | \
                            DSI_CMCR_DLWTX  | \
                            DSI_CMCR_MRDPS);
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6e99      	ldr	r1, [r3, #104]	; 0x68
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
                           LPCmd->LPGenShortWriteOneP | \
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 80038ba:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortWriteTwoP | \
 80038bc:	683b      	ldr	r3, [r7, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
                           LPCmd->LPGenShortWriteOneP | \
 80038c0:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadNoP   | \
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	68db      	ldr	r3, [r3, #12]
                           LPCmd->LPGenShortWriteTwoP | \
 80038c6:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadOneP  | \
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	691b      	ldr	r3, [r3, #16]
                           LPCmd->LPGenShortReadNoP   | \
 80038cc:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadTwoP  | \
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	695b      	ldr	r3, [r3, #20]
                           LPCmd->LPGenShortReadOneP  | \
 80038d2:	431a      	orrs	r2, r3
                           LPCmd->LPGenLongWrite      | \
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	699b      	ldr	r3, [r3, #24]
                           LPCmd->LPGenShortReadTwoP  | \
 80038d8:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteNoP  | \
 80038da:	683b      	ldr	r3, [r7, #0]
 80038dc:	69db      	ldr	r3, [r3, #28]
                           LPCmd->LPGenLongWrite      | \
 80038de:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteOneP | \
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	6a1b      	ldr	r3, [r3, #32]
                           LPCmd->LPDcsShortWriteNoP  | \
 80038e4:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortReadNoP   | \
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                           LPCmd->LPDcsShortWriteOneP | \
 80038ea:	431a      	orrs	r2, r3
                           LPCmd->LPDcsLongWrite      | \
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                           LPCmd->LPDcsShortReadNoP   | \
 80038f0:	431a      	orrs	r2, r3
                           LPCmd->LPMaxReadPacket);
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                           LPCmd->LPDcsLongWrite      | \
 80038f6:	431a      	orrs	r2, r3
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	430a      	orrs	r2, r1
 80038fe:	669a      	str	r2, [r3, #104]	; 0x68

  /* Configure the acknowledge request after each packet transmission */
  hdsi->Instance->CMCR &= ~DSI_CMCR_ARE;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 0202 	bic.w	r2, r2, #2
 800390e:	669a      	str	r2, [r3, #104]	; 0x68
  hdsi->Instance->CMCR |= LPCmd->AcknowledgeRequest;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	6e99      	ldr	r1, [r3, #104]	; 0x68
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	430a      	orrs	r2, r1
 8003920:	669a      	str	r2, [r3, #104]	; 0x68

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	370c      	adds	r7, #12
 800392e:	46bd      	mov	sp, r7
 8003930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	fef080ff 	.word	0xfef080ff

0800393c <HAL_DSI_ConfigFlowControl>:
  * @param  FlowControl  flow control feature(s) to be enabled.
  *                      This parameter can be any combination of @ref DSI_FlowControl.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
 8003944:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	7c1b      	ldrb	r3, [r3, #16]
 800394a:	2b01      	cmp	r3, #1
 800394c:	d101      	bne.n	8003952 <HAL_DSI_ConfigFlowControl+0x16>
 800394e:	2302      	movs	r3, #2
 8003950:	e016      	b.n	8003980 <HAL_DSI_ConfigFlowControl+0x44>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2201      	movs	r2, #1
 8003956:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f022 021f 	bic.w	r2, r2, #31
 8003966:	62da      	str	r2, [r3, #44]	; 0x2c
  hdsi->Instance->PCR |= FlowControl;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	683a      	ldr	r2, [r7, #0]
 8003974:	430a      	orrs	r2, r1
 8003976:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2200      	movs	r2, #0
 800397c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800397e:	2300      	movs	r3, #0
}
 8003980:	4618      	mov	r0, r3
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398a:	4770      	bx	lr

0800398c <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	7c1b      	ldrb	r3, [r3, #16]
 800399a:	2b01      	cmp	r3, #1
 800399c:	d101      	bne.n	80039a2 <HAL_DSI_ConfigPhyTimer+0x16>
 800399e:	2302      	movs	r3, #2
 80039a0:	e058      	b.n	8003a54 <HAL_DSI_ConfigPhyTimer+0xc8>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	2201      	movs	r2, #1
 80039a6:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	681a      	ldr	r2, [r3, #0]
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	4293      	cmp	r3, r2
 80039b2:	bf38      	it	cc
 80039b4:	4613      	movcc	r3, r2
 80039b6:	60fb      	str	r3, [r7, #12]
     This timings are configured by the HS2LP_TIME and LP2HS_TIME in the DSI Host Clock Lane Timer Configuration Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f002 22fc 	and.w	r2, r2, #4227922944	; 0xfc00fc00
 80039c8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	041a      	lsls	r2, r3, #16
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	431a      	orrs	r2, r3
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	430a      	orrs	r2, r1
 80039e2:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80039f6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f8d3 109c 	ldr.w	r1, [r3, #156]	; 0x9c
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	691a      	ldr	r2, [r3, #16]
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	041b      	lsls	r3, r3, #16
 8003a0c:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 8003a14:	431a      	orrs	r2, r3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	430a      	orrs	r2, r1
 8003a1c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003a30:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f8d3 10a4 	ldr.w	r1, [r3, #164]	; 0xa4
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	695b      	ldr	r3, [r3, #20]
 8003a40:	021a      	lsls	r2, r3, #8
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3714      	adds	r7, #20
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <HAL_DSI_ConfigHostTimeouts>:
  * @param  HostTimeouts  DSI_HOST_TimeoutTypeDef structure that contains
  *                       the DSI host timeout parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	7c1b      	ldrb	r3, [r3, #16]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d101      	bne.n	8003a76 <HAL_DSI_ConfigHostTimeouts+0x16>
 8003a72:	2302      	movs	r3, #2
 8003a74:	e0b4      	b.n	8003be0 <HAL_DSI_ConfigHostTimeouts+0x180>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2201      	movs	r2, #1
 8003a7a:	741a      	strb	r2, [r3, #16]

  /* Set the timeout clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689a      	ldr	r2, [r3, #8]
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8003a8a:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv) << 8U);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	6899      	ldr	r1, [r3, #8]
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	021a      	lsls	r2, r3, #8
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	609a      	str	r2, [r3, #8]

  /* High-speed transmission timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	b292      	uxth	r2, r2
 8003aac:	679a      	str	r2, [r3, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout) << 16U);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685b      	ldr	r3, [r3, #4]
 8003ab8:	041a      	lsls	r2, r3, #16
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	430a      	orrs	r2, r1
 8003ac0:	679a      	str	r2, [r3, #120]	; 0x78

  /* Low-power reception timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	4b47      	ldr	r3, [pc, #284]	; (8003bec <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003ace:	400b      	ands	r3, r1
 8003ad0:	6793      	str	r3, [r2, #120]	; 0x78
  hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	6f99      	ldr	r1, [r3, #120]	; 0x78
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	689a      	ldr	r2, [r3, #8]
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	430a      	orrs	r2, r1
 8003ae2:	679a      	str	r2, [r3, #120]	; 0x78

  /* High-speed read timeout */
  hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	4b3f      	ldr	r3, [pc, #252]	; (8003bec <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003af0:	400b      	ands	r3, r1
 8003af2:	67d3      	str	r3, [r2, #124]	; 0x7c
  hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	6fd9      	ldr	r1, [r3, #124]	; 0x7c
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	430a      	orrs	r2, r1
 8003b04:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Low-power read timeout */
  hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	4b36      	ldr	r3, [pc, #216]	; (8003bec <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003b14:	400b      	ands	r3, r1
 8003b16:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	691a      	ldr	r2, [r3, #16]
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* High-speed write timeout */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	4b2b      	ldr	r3, [pc, #172]	; (8003bec <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003b3e:	400b      	ands	r3, r1
 8003b40:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	695a      	ldr	r2, [r3, #20]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	430a      	orrs	r2, r1
 8003b56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* High-speed write presp mode */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8003b6a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f8d3 1084 	ldr.w	r1, [r3, #132]	; 0x84
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	699a      	ldr	r2, [r3, #24]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	430a      	orrs	r2, r1
 8003b80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Low-speed write timeout */
  hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681a      	ldr	r2, [r3, #0]
 8003b90:	4b16      	ldr	r3, [pc, #88]	; (8003bec <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003b92:	400b      	ands	r3, r1
 8003b94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	69da      	ldr	r2, [r3, #28]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	430a      	orrs	r2, r1
 8003baa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* BTA timeout */
  hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	4b0c      	ldr	r3, [pc, #48]	; (8003bec <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003bbc:	400b      	ands	r3, r1
 8003bbe:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
  hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f8d3 108c 	ldr.w	r1, [r3, #140]	; 0x8c
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	6a1a      	ldr	r2, [r3, #32]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	430a      	orrs	r2, r1
 8003bd4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003bde:	2300      	movs	r3, #0
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	370c      	adds	r7, #12
 8003be4:	46bd      	mov	sp, r7
 8003be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bea:	4770      	bx	lr
 8003bec:	ffff0000 	.word	0xffff0000

08003bf0 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b085      	sub	sp, #20
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	7c1b      	ldrb	r3, [r3, #16]
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d101      	bne.n	8003c04 <HAL_DSI_Start+0x14>
 8003c00:	2302      	movs	r3, #2
 8003c02:	e02b      	b.n	8003c5c <HAL_DSI_Start+0x6c>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	60fb      	str	r3, [r7, #12]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f042 0201 	orr.w	r2, r2, #1
 8003c1c:	605a      	str	r2, [r3, #4]
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	60fb      	str	r3, [r7, #12]
 8003c2a:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	60bb      	str	r3, [r7, #8]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f042 0208 	orr.w	r2, r2, #8
 8003c40:	f8c3 2404 	str.w	r2, [r3, #1028]	; 0x404
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8003c4c:	f003 0308 	and.w	r3, r3, #8
 8003c50:	60bb      	str	r3, [r7, #8]
 8003c52:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3714      	adds	r7, #20
 8003c60:	46bd      	mov	sp, r7
 8003c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c66:	4770      	bx	lr

08003c68 <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b088      	sub	sp, #32
 8003c6c:	af02      	add	r7, sp, #8
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
 8003c74:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	7c1b      	ldrb	r3, [r3, #16]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d101      	bne.n	8003c82 <HAL_DSI_ShortWrite+0x1a>
 8003c7e:	2302      	movs	r3, #2
 8003c80:	e010      	b.n	8003ca4 <HAL_DSI_ShortWrite+0x3c>
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2201      	movs	r2, #1
 8003c86:	741a      	strb	r2, [r3, #16]

   status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8003c88:	6a3b      	ldr	r3, [r7, #32]
 8003c8a:	9300      	str	r3, [sp, #0]
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	687a      	ldr	r2, [r7, #4]
 8003c90:	68b9      	ldr	r1, [r7, #8]
 8003c92:	68f8      	ldr	r0, [r7, #12]
 8003c94:	f7ff f879 	bl	8002d8a <DSI_ShortWrite>
 8003c98:	4603      	mov	r3, r0
 8003c9a:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	741a      	strb	r2, [r3, #16]

  return status;
 8003ca2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	3718      	adds	r7, #24
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	bd80      	pop	{r7, pc}

08003cac <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    uint8_t *ParametersTable)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b08c      	sub	sp, #48	; 0x30
 8003cb0:	af02      	add	r7, sp, #8
 8003cb2:	60f8      	str	r0, [r7, #12]
 8003cb4:	60b9      	str	r1, [r7, #8]
 8003cb6:	607a      	str	r2, [r7, #4]
 8003cb8:	603b      	str	r3, [r7, #0]
  uint32_t uicounter, nbBytes, count;
  uint32_t tickstart;
  uint32_t fifoword;
  uint8_t *pparams = ParametersTable;
 8003cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cbc:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	7c1b      	ldrb	r3, [r3, #16]
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d101      	bne.n	8003cca <HAL_DSI_LongWrite+0x1e>
 8003cc6:	2302      	movs	r3, #2
 8003cc8:	e084      	b.n	8003dd4 <HAL_DSI_LongWrite+0x128>
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8003cd0:	f7fd feda 	bl	8001a88 <HAL_GetTick>
 8003cd4:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003cd6:	e00c      	b.n	8003cf2 <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003cd8:	f7fd fed6 	bl	8001a88 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ce6:	d904      	bls.n	8003cf2 <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	2200      	movs	r2, #0
 8003cec:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 8003cee:	2303      	movs	r3, #3
 8003cf0:	e070      	b.n	8003dd4 <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cf8:	f003 0301 	and.w	r3, r3, #1
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d0eb      	beq.n	8003cd8 <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8003d00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d02:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	2b03      	cmp	r3, #3
 8003d08:	bf28      	it	cs
 8003d0a:	2303      	movcs	r3, #3
 8003d0c:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 8003d0e:	2300      	movs	r3, #0
 8003d10:	623b      	str	r3, [r7, #32]
 8003d12:	e00f      	b.n	8003d34 <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8003d14:	69ba      	ldr	r2, [r7, #24]
 8003d16:	6a3b      	ldr	r3, [r7, #32]
 8003d18:	4413      	add	r3, r2
 8003d1a:	781b      	ldrb	r3, [r3, #0]
 8003d1c:	461a      	mov	r2, r3
 8003d1e:	6a3b      	ldr	r3, [r7, #32]
 8003d20:	3301      	adds	r3, #1
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	fa02 f303 	lsl.w	r3, r2, r3
 8003d28:	69fa      	ldr	r2, [r7, #28]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 8003d2e:	6a3b      	ldr	r3, [r7, #32]
 8003d30:	3301      	adds	r3, #1
 8003d32:	623b      	str	r3, [r7, #32]
 8003d34:	6a3a      	ldr	r2, [r7, #32]
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	429a      	cmp	r2, r3
 8003d3a:	d3eb      	bcc.n	8003d14 <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	69fa      	ldr	r2, [r7, #28]
 8003d42:	671a      	str	r2, [r3, #112]	; 0x70

  uicounter = NbParams - nbBytes;
 8003d44:	683a      	ldr	r2, [r7, #0]
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	627b      	str	r3, [r7, #36]	; 0x24
  pparams += nbBytes;
 8003d4c:	69ba      	ldr	r2, [r7, #24]
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	4413      	add	r3, r2
 8003d52:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8003d54:	e028      	b.n	8003da8 <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8003d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d58:	2b04      	cmp	r3, #4
 8003d5a:	bf28      	it	cs
 8003d5c:	2304      	movcs	r3, #4
 8003d5e:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8003d60:	2300      	movs	r3, #0
 8003d62:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8003d64:	2300      	movs	r3, #0
 8003d66:	623b      	str	r3, [r7, #32]
 8003d68:	e00e      	b.n	8003d88 <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8003d6a:	69ba      	ldr	r2, [r7, #24]
 8003d6c:	6a3b      	ldr	r3, [r7, #32]
 8003d6e:	4413      	add	r3, r2
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	461a      	mov	r2, r3
 8003d74:	6a3b      	ldr	r3, [r7, #32]
 8003d76:	00db      	lsls	r3, r3, #3
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	69fa      	ldr	r2, [r7, #28]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8003d82:	6a3b      	ldr	r3, [r7, #32]
 8003d84:	3301      	adds	r3, #1
 8003d86:	623b      	str	r3, [r7, #32]
 8003d88:	6a3a      	ldr	r2, [r7, #32]
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d3ec      	bcc.n	8003d6a <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	69fa      	ldr	r2, [r7, #28]
 8003d96:	671a      	str	r2, [r3, #112]	; 0x70

    uicounter -= nbBytes;
 8003d98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	1ad3      	subs	r3, r2, r3
 8003d9e:	627b      	str	r3, [r7, #36]	; 0x24
    pparams += nbBytes;
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	4413      	add	r3, r2
 8003da6:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8003da8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1d3      	bne.n	8003d56 <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003db6:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	3301      	adds	r3, #1
 8003dbc:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	9300      	str	r3, [sp, #0]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	687a      	ldr	r2, [r7, #4]
 8003dc6:	68b9      	ldr	r1, [r7, #8]
 8003dc8:	f7fe ffc6 	bl	8002d58 <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3728      	adds	r7, #40	; 0x28
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <HAL_DSI_SetLowPowerRXFilter>:
  *               the configuration information for the DSI.
  * @param  Frequency  cutoff frequency of low-pass filter at the input of LPRX
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	7c1b      	ldrb	r3, [r3, #16]
 8003dea:	2b01      	cmp	r3, #1
 8003dec:	d101      	bne.n	8003df2 <HAL_DSI_SetLowPowerRXFilter+0x16>
 8003dee:	2302      	movs	r3, #2
 8003df0:	e01b      	b.n	8003e2a <HAL_DSI_SetLowPowerRXFilter+0x4e>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2201      	movs	r2, #1
 8003df6:	741a      	strb	r2, [r3, #16]

  /* Low-Power RX low-pass Filtering Tuning */
  hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPRXFT;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f022 62c0 	bic.w	r2, r2, #100663296	; 0x6000000
 8003e08:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c
  hdsi->Instance->WPCR[1U] |= Frequency << 25U;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f8d3 141c 	ldr.w	r1, [r3, #1052]	; 0x41c
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	065a      	lsls	r2, r3, #25
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	430a      	orrs	r2, r1
 8003e1e:	f8c3 241c 	str.w	r2, [r3, #1052]	; 0x41c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2200      	movs	r2, #0
 8003e26:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
	...

08003e38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b089      	sub	sp, #36	; 0x24
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003e42:	2300      	movs	r3, #0
 8003e44:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003e46:	2300      	movs	r3, #0
 8003e48:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003e4e:	2300      	movs	r3, #0
 8003e50:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003e52:	2300      	movs	r3, #0
 8003e54:	61fb      	str	r3, [r7, #28]
 8003e56:	e175      	b.n	8004144 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003e58:	2201      	movs	r2, #1
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e60:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	697a      	ldr	r2, [r7, #20]
 8003e68:	4013      	ands	r3, r2
 8003e6a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	429a      	cmp	r2, r3
 8003e72:	f040 8164 	bne.w	800413e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	685b      	ldr	r3, [r3, #4]
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d003      	beq.n	8003e86 <HAL_GPIO_Init+0x4e>
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	2b12      	cmp	r3, #18
 8003e84:	d123      	bne.n	8003ece <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	08da      	lsrs	r2, r3, #3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	3208      	adds	r2, #8
 8003e8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	f003 0307 	and.w	r3, r3, #7
 8003e9a:	009b      	lsls	r3, r3, #2
 8003e9c:	220f      	movs	r2, #15
 8003e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea2:	43db      	mvns	r3, r3
 8003ea4:	69ba      	ldr	r2, [r7, #24]
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	691a      	ldr	r2, [r3, #16]
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	f003 0307 	and.w	r3, r3, #7
 8003eb4:	009b      	lsls	r3, r3, #2
 8003eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	4313      	orrs	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003ec0:	69fb      	ldr	r3, [r7, #28]
 8003ec2:	08da      	lsrs	r2, r3, #3
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	3208      	adds	r2, #8
 8003ec8:	69b9      	ldr	r1, [r7, #24]
 8003eca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003ed4:	69fb      	ldr	r3, [r7, #28]
 8003ed6:	005b      	lsls	r3, r3, #1
 8003ed8:	2203      	movs	r2, #3
 8003eda:	fa02 f303 	lsl.w	r3, r2, r3
 8003ede:	43db      	mvns	r3, r3
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	4013      	ands	r3, r2
 8003ee4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003ee6:	683b      	ldr	r3, [r7, #0]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	f003 0203 	and.w	r2, r3, #3
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	005b      	lsls	r3, r3, #1
 8003ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	69ba      	ldr	r2, [r7, #24]
 8003f00:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d00b      	beq.n	8003f22 <HAL_GPIO_Init+0xea>
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d007      	beq.n	8003f22 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f16:	2b11      	cmp	r3, #17
 8003f18:	d003      	beq.n	8003f22 <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685b      	ldr	r3, [r3, #4]
 8003f1e:	2b12      	cmp	r3, #18
 8003f20:	d130      	bne.n	8003f84 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	689b      	ldr	r3, [r3, #8]
 8003f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	005b      	lsls	r3, r3, #1
 8003f2c:	2203      	movs	r2, #3
 8003f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f32:	43db      	mvns	r3, r3
 8003f34:	69ba      	ldr	r2, [r7, #24]
 8003f36:	4013      	ands	r3, r2
 8003f38:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	68da      	ldr	r2, [r3, #12]
 8003f3e:	69fb      	ldr	r3, [r7, #28]
 8003f40:	005b      	lsls	r3, r3, #1
 8003f42:	fa02 f303 	lsl.w	r3, r2, r3
 8003f46:	69ba      	ldr	r2, [r7, #24]
 8003f48:	4313      	orrs	r3, r2
 8003f4a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	69ba      	ldr	r2, [r7, #24]
 8003f50:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f58:	2201      	movs	r2, #1
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f60:	43db      	mvns	r3, r3
 8003f62:	69ba      	ldr	r2, [r7, #24]
 8003f64:	4013      	ands	r3, r2
 8003f66:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	091b      	lsrs	r3, r3, #4
 8003f6e:	f003 0201 	and.w	r2, r3, #1
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	fa02 f303 	lsl.w	r3, r2, r3
 8003f78:	69ba      	ldr	r2, [r7, #24]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	69ba      	ldr	r2, [r7, #24]
 8003f82:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	2203      	movs	r2, #3
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	43db      	mvns	r3, r3
 8003f96:	69ba      	ldr	r2, [r7, #24]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	689a      	ldr	r2, [r3, #8]
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	005b      	lsls	r3, r3, #1
 8003fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fa8:	69ba      	ldr	r2, [r7, #24]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	69ba      	ldr	r2, [r7, #24]
 8003fb2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	f000 80be 	beq.w	800413e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fc2:	4b65      	ldr	r3, [pc, #404]	; (8004158 <HAL_GPIO_Init+0x320>)
 8003fc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc6:	4a64      	ldr	r2, [pc, #400]	; (8004158 <HAL_GPIO_Init+0x320>)
 8003fc8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fcc:	6453      	str	r3, [r2, #68]	; 0x44
 8003fce:	4b62      	ldr	r3, [pc, #392]	; (8004158 <HAL_GPIO_Init+0x320>)
 8003fd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fd6:	60fb      	str	r3, [r7, #12]
 8003fd8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003fda:	4a60      	ldr	r2, [pc, #384]	; (800415c <HAL_GPIO_Init+0x324>)
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	089b      	lsrs	r3, r3, #2
 8003fe0:	3302      	adds	r3, #2
 8003fe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	f003 0303 	and.w	r3, r3, #3
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	220f      	movs	r2, #15
 8003ff2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff6:	43db      	mvns	r3, r3
 8003ff8:	69ba      	ldr	r2, [r7, #24]
 8003ffa:	4013      	ands	r3, r2
 8003ffc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a57      	ldr	r2, [pc, #348]	; (8004160 <HAL_GPIO_Init+0x328>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d037      	beq.n	8004076 <HAL_GPIO_Init+0x23e>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a56      	ldr	r2, [pc, #344]	; (8004164 <HAL_GPIO_Init+0x32c>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d031      	beq.n	8004072 <HAL_GPIO_Init+0x23a>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a55      	ldr	r2, [pc, #340]	; (8004168 <HAL_GPIO_Init+0x330>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d02b      	beq.n	800406e <HAL_GPIO_Init+0x236>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a54      	ldr	r2, [pc, #336]	; (800416c <HAL_GPIO_Init+0x334>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d025      	beq.n	800406a <HAL_GPIO_Init+0x232>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a53      	ldr	r2, [pc, #332]	; (8004170 <HAL_GPIO_Init+0x338>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d01f      	beq.n	8004066 <HAL_GPIO_Init+0x22e>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a52      	ldr	r2, [pc, #328]	; (8004174 <HAL_GPIO_Init+0x33c>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d019      	beq.n	8004062 <HAL_GPIO_Init+0x22a>
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	4a51      	ldr	r2, [pc, #324]	; (8004178 <HAL_GPIO_Init+0x340>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d013      	beq.n	800405e <HAL_GPIO_Init+0x226>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4a50      	ldr	r2, [pc, #320]	; (800417c <HAL_GPIO_Init+0x344>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d00d      	beq.n	800405a <HAL_GPIO_Init+0x222>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a4f      	ldr	r2, [pc, #316]	; (8004180 <HAL_GPIO_Init+0x348>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d007      	beq.n	8004056 <HAL_GPIO_Init+0x21e>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a4e      	ldr	r2, [pc, #312]	; (8004184 <HAL_GPIO_Init+0x34c>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d101      	bne.n	8004052 <HAL_GPIO_Init+0x21a>
 800404e:	2309      	movs	r3, #9
 8004050:	e012      	b.n	8004078 <HAL_GPIO_Init+0x240>
 8004052:	230a      	movs	r3, #10
 8004054:	e010      	b.n	8004078 <HAL_GPIO_Init+0x240>
 8004056:	2308      	movs	r3, #8
 8004058:	e00e      	b.n	8004078 <HAL_GPIO_Init+0x240>
 800405a:	2307      	movs	r3, #7
 800405c:	e00c      	b.n	8004078 <HAL_GPIO_Init+0x240>
 800405e:	2306      	movs	r3, #6
 8004060:	e00a      	b.n	8004078 <HAL_GPIO_Init+0x240>
 8004062:	2305      	movs	r3, #5
 8004064:	e008      	b.n	8004078 <HAL_GPIO_Init+0x240>
 8004066:	2304      	movs	r3, #4
 8004068:	e006      	b.n	8004078 <HAL_GPIO_Init+0x240>
 800406a:	2303      	movs	r3, #3
 800406c:	e004      	b.n	8004078 <HAL_GPIO_Init+0x240>
 800406e:	2302      	movs	r3, #2
 8004070:	e002      	b.n	8004078 <HAL_GPIO_Init+0x240>
 8004072:	2301      	movs	r3, #1
 8004074:	e000      	b.n	8004078 <HAL_GPIO_Init+0x240>
 8004076:	2300      	movs	r3, #0
 8004078:	69fa      	ldr	r2, [r7, #28]
 800407a:	f002 0203 	and.w	r2, r2, #3
 800407e:	0092      	lsls	r2, r2, #2
 8004080:	4093      	lsls	r3, r2
 8004082:	69ba      	ldr	r2, [r7, #24]
 8004084:	4313      	orrs	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004088:	4934      	ldr	r1, [pc, #208]	; (800415c <HAL_GPIO_Init+0x324>)
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	089b      	lsrs	r3, r3, #2
 800408e:	3302      	adds	r3, #2
 8004090:	69ba      	ldr	r2, [r7, #24]
 8004092:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004096:	4b3c      	ldr	r3, [pc, #240]	; (8004188 <HAL_GPIO_Init+0x350>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	43db      	mvns	r3, r3
 80040a0:	69ba      	ldr	r2, [r7, #24]
 80040a2:	4013      	ands	r3, r2
 80040a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	685b      	ldr	r3, [r3, #4]
 80040aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d003      	beq.n	80040ba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80040b2:	69ba      	ldr	r2, [r7, #24]
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040ba:	4a33      	ldr	r2, [pc, #204]	; (8004188 <HAL_GPIO_Init+0x350>)
 80040bc:	69bb      	ldr	r3, [r7, #24]
 80040be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80040c0:	4b31      	ldr	r3, [pc, #196]	; (8004188 <HAL_GPIO_Init+0x350>)
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	43db      	mvns	r3, r3
 80040ca:	69ba      	ldr	r2, [r7, #24]
 80040cc:	4013      	ands	r3, r2
 80040ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d003      	beq.n	80040e4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	4313      	orrs	r3, r2
 80040e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040e4:	4a28      	ldr	r2, [pc, #160]	; (8004188 <HAL_GPIO_Init+0x350>)
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040ea:	4b27      	ldr	r3, [pc, #156]	; (8004188 <HAL_GPIO_Init+0x350>)
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	43db      	mvns	r3, r3
 80040f4:	69ba      	ldr	r2, [r7, #24]
 80040f6:	4013      	ands	r3, r2
 80040f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004102:	2b00      	cmp	r3, #0
 8004104:	d003      	beq.n	800410e <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004106:	69ba      	ldr	r2, [r7, #24]
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	4313      	orrs	r3, r2
 800410c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800410e:	4a1e      	ldr	r2, [pc, #120]	; (8004188 <HAL_GPIO_Init+0x350>)
 8004110:	69bb      	ldr	r3, [r7, #24]
 8004112:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004114:	4b1c      	ldr	r3, [pc, #112]	; (8004188 <HAL_GPIO_Init+0x350>)
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	43db      	mvns	r3, r3
 800411e:	69ba      	ldr	r2, [r7, #24]
 8004120:	4013      	ands	r3, r2
 8004122:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800412c:	2b00      	cmp	r3, #0
 800412e:	d003      	beq.n	8004138 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004130:	69ba      	ldr	r2, [r7, #24]
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	4313      	orrs	r3, r2
 8004136:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004138:	4a13      	ldr	r2, [pc, #76]	; (8004188 <HAL_GPIO_Init+0x350>)
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800413e:	69fb      	ldr	r3, [r7, #28]
 8004140:	3301      	adds	r3, #1
 8004142:	61fb      	str	r3, [r7, #28]
 8004144:	69fb      	ldr	r3, [r7, #28]
 8004146:	2b0f      	cmp	r3, #15
 8004148:	f67f ae86 	bls.w	8003e58 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800414c:	bf00      	nop
 800414e:	3724      	adds	r7, #36	; 0x24
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr
 8004158:	40023800 	.word	0x40023800
 800415c:	40013800 	.word	0x40013800
 8004160:	40020000 	.word	0x40020000
 8004164:	40020400 	.word	0x40020400
 8004168:	40020800 	.word	0x40020800
 800416c:	40020c00 	.word	0x40020c00
 8004170:	40021000 	.word	0x40021000
 8004174:	40021400 	.word	0x40021400
 8004178:	40021800 	.word	0x40021800
 800417c:	40021c00 	.word	0x40021c00
 8004180:	40022000 	.word	0x40022000
 8004184:	40022400 	.word	0x40022400
 8004188:	40013c00 	.word	0x40013c00

0800418c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800418c:	b480      	push	{r7}
 800418e:	b087      	sub	sp, #28
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
 8004194:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8004196:	2300      	movs	r3, #0
 8004198:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 800419a:	2300      	movs	r3, #0
 800419c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 800419e:	2300      	movs	r3, #0
 80041a0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80041a2:	2300      	movs	r3, #0
 80041a4:	617b      	str	r3, [r7, #20]
 80041a6:	e0d9      	b.n	800435c <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80041a8:	2201      	movs	r2, #1
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	fa02 f303 	lsl.w	r3, r2, r3
 80041b0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80041b2:	683a      	ldr	r2, [r7, #0]
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	4013      	ands	r3, r2
 80041b8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80041ba:	68fa      	ldr	r2, [r7, #12]
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	429a      	cmp	r2, r3
 80041c0:	f040 80c9 	bne.w	8004356 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 80041c4:	4a6a      	ldr	r2, [pc, #424]	; (8004370 <HAL_GPIO_DeInit+0x1e4>)
 80041c6:	697b      	ldr	r3, [r7, #20]
 80041c8:	089b      	lsrs	r3, r3, #2
 80041ca:	3302      	adds	r3, #2
 80041cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041d0:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f003 0303 	and.w	r3, r3, #3
 80041d8:	009b      	lsls	r3, r3, #2
 80041da:	220f      	movs	r2, #15
 80041dc:	fa02 f303 	lsl.w	r3, r2, r3
 80041e0:	68ba      	ldr	r2, [r7, #8]
 80041e2:	4013      	ands	r3, r2
 80041e4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	4a62      	ldr	r2, [pc, #392]	; (8004374 <HAL_GPIO_DeInit+0x1e8>)
 80041ea:	4293      	cmp	r3, r2
 80041ec:	d037      	beq.n	800425e <HAL_GPIO_DeInit+0xd2>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	4a61      	ldr	r2, [pc, #388]	; (8004378 <HAL_GPIO_DeInit+0x1ec>)
 80041f2:	4293      	cmp	r3, r2
 80041f4:	d031      	beq.n	800425a <HAL_GPIO_DeInit+0xce>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	4a60      	ldr	r2, [pc, #384]	; (800437c <HAL_GPIO_DeInit+0x1f0>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d02b      	beq.n	8004256 <HAL_GPIO_DeInit+0xca>
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	4a5f      	ldr	r2, [pc, #380]	; (8004380 <HAL_GPIO_DeInit+0x1f4>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d025      	beq.n	8004252 <HAL_GPIO_DeInit+0xc6>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	4a5e      	ldr	r2, [pc, #376]	; (8004384 <HAL_GPIO_DeInit+0x1f8>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d01f      	beq.n	800424e <HAL_GPIO_DeInit+0xc2>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a5d      	ldr	r2, [pc, #372]	; (8004388 <HAL_GPIO_DeInit+0x1fc>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d019      	beq.n	800424a <HAL_GPIO_DeInit+0xbe>
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	4a5c      	ldr	r2, [pc, #368]	; (800438c <HAL_GPIO_DeInit+0x200>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d013      	beq.n	8004246 <HAL_GPIO_DeInit+0xba>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	4a5b      	ldr	r2, [pc, #364]	; (8004390 <HAL_GPIO_DeInit+0x204>)
 8004222:	4293      	cmp	r3, r2
 8004224:	d00d      	beq.n	8004242 <HAL_GPIO_DeInit+0xb6>
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	4a5a      	ldr	r2, [pc, #360]	; (8004394 <HAL_GPIO_DeInit+0x208>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d007      	beq.n	800423e <HAL_GPIO_DeInit+0xb2>
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	4a59      	ldr	r2, [pc, #356]	; (8004398 <HAL_GPIO_DeInit+0x20c>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d101      	bne.n	800423a <HAL_GPIO_DeInit+0xae>
 8004236:	2309      	movs	r3, #9
 8004238:	e012      	b.n	8004260 <HAL_GPIO_DeInit+0xd4>
 800423a:	230a      	movs	r3, #10
 800423c:	e010      	b.n	8004260 <HAL_GPIO_DeInit+0xd4>
 800423e:	2308      	movs	r3, #8
 8004240:	e00e      	b.n	8004260 <HAL_GPIO_DeInit+0xd4>
 8004242:	2307      	movs	r3, #7
 8004244:	e00c      	b.n	8004260 <HAL_GPIO_DeInit+0xd4>
 8004246:	2306      	movs	r3, #6
 8004248:	e00a      	b.n	8004260 <HAL_GPIO_DeInit+0xd4>
 800424a:	2305      	movs	r3, #5
 800424c:	e008      	b.n	8004260 <HAL_GPIO_DeInit+0xd4>
 800424e:	2304      	movs	r3, #4
 8004250:	e006      	b.n	8004260 <HAL_GPIO_DeInit+0xd4>
 8004252:	2303      	movs	r3, #3
 8004254:	e004      	b.n	8004260 <HAL_GPIO_DeInit+0xd4>
 8004256:	2302      	movs	r3, #2
 8004258:	e002      	b.n	8004260 <HAL_GPIO_DeInit+0xd4>
 800425a:	2301      	movs	r3, #1
 800425c:	e000      	b.n	8004260 <HAL_GPIO_DeInit+0xd4>
 800425e:	2300      	movs	r3, #0
 8004260:	697a      	ldr	r2, [r7, #20]
 8004262:	f002 0203 	and.w	r2, r2, #3
 8004266:	0092      	lsls	r2, r2, #2
 8004268:	4093      	lsls	r3, r2
 800426a:	68ba      	ldr	r2, [r7, #8]
 800426c:	429a      	cmp	r2, r3
 800426e:	d132      	bne.n	80042d6 <HAL_GPIO_DeInit+0x14a>
      {
        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	f003 0303 	and.w	r3, r3, #3
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	220f      	movs	r2, #15
 800427a:	fa02 f303 	lsl.w	r3, r2, r3
 800427e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8004280:	4a3b      	ldr	r2, [pc, #236]	; (8004370 <HAL_GPIO_DeInit+0x1e4>)
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	089b      	lsrs	r3, r3, #2
 8004286:	3302      	adds	r3, #2
 8004288:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	43da      	mvns	r2, r3
 8004290:	4837      	ldr	r0, [pc, #220]	; (8004370 <HAL_GPIO_DeInit+0x1e4>)
 8004292:	697b      	ldr	r3, [r7, #20]
 8004294:	089b      	lsrs	r3, r3, #2
 8004296:	400a      	ands	r2, r1
 8004298:	3302      	adds	r3, #2
 800429a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800429e:	4b3f      	ldr	r3, [pc, #252]	; (800439c <HAL_GPIO_DeInit+0x210>)
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	43db      	mvns	r3, r3
 80042a6:	493d      	ldr	r1, [pc, #244]	; (800439c <HAL_GPIO_DeInit+0x210>)
 80042a8:	4013      	ands	r3, r2
 80042aa:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80042ac:	4b3b      	ldr	r3, [pc, #236]	; (800439c <HAL_GPIO_DeInit+0x210>)
 80042ae:	685a      	ldr	r2, [r3, #4]
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	43db      	mvns	r3, r3
 80042b4:	4939      	ldr	r1, [pc, #228]	; (800439c <HAL_GPIO_DeInit+0x210>)
 80042b6:	4013      	ands	r3, r2
 80042b8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80042ba:	4b38      	ldr	r3, [pc, #224]	; (800439c <HAL_GPIO_DeInit+0x210>)
 80042bc:	689a      	ldr	r2, [r3, #8]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	43db      	mvns	r3, r3
 80042c2:	4936      	ldr	r1, [pc, #216]	; (800439c <HAL_GPIO_DeInit+0x210>)
 80042c4:	4013      	ands	r3, r2
 80042c6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80042c8:	4b34      	ldr	r3, [pc, #208]	; (800439c <HAL_GPIO_DeInit+0x210>)
 80042ca:	68da      	ldr	r2, [r3, #12]
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	43db      	mvns	r3, r3
 80042d0:	4932      	ldr	r1, [pc, #200]	; (800439c <HAL_GPIO_DeInit+0x210>)
 80042d2:	4013      	ands	r3, r2
 80042d4:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681a      	ldr	r2, [r3, #0]
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	005b      	lsls	r3, r3, #1
 80042de:	2103      	movs	r1, #3
 80042e0:	fa01 f303 	lsl.w	r3, r1, r3
 80042e4:	43db      	mvns	r3, r3
 80042e6:	401a      	ands	r2, r3
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	08da      	lsrs	r2, r3, #3
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	3208      	adds	r2, #8
 80042f4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	f003 0307 	and.w	r3, r3, #7
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	220f      	movs	r2, #15
 8004302:	fa02 f303 	lsl.w	r3, r2, r3
 8004306:	43db      	mvns	r3, r3
 8004308:	697a      	ldr	r2, [r7, #20]
 800430a:	08d2      	lsrs	r2, r2, #3
 800430c:	4019      	ands	r1, r3
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	3208      	adds	r2, #8
 8004312:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	689a      	ldr	r2, [r3, #8]
 800431a:	697b      	ldr	r3, [r7, #20]
 800431c:	005b      	lsls	r3, r3, #1
 800431e:	2103      	movs	r1, #3
 8004320:	fa01 f303 	lsl.w	r3, r1, r3
 8004324:	43db      	mvns	r3, r3
 8004326:	401a      	ands	r2, r3
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685a      	ldr	r2, [r3, #4]
 8004330:	2101      	movs	r1, #1
 8004332:	697b      	ldr	r3, [r7, #20]
 8004334:	fa01 f303 	lsl.w	r3, r1, r3
 8004338:	43db      	mvns	r3, r3
 800433a:	401a      	ands	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	68da      	ldr	r2, [r3, #12]
 8004344:	697b      	ldr	r3, [r7, #20]
 8004346:	005b      	lsls	r3, r3, #1
 8004348:	2103      	movs	r1, #3
 800434a:	fa01 f303 	lsl.w	r3, r1, r3
 800434e:	43db      	mvns	r3, r3
 8004350:	401a      	ands	r2, r3
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	60da      	str	r2, [r3, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004356:	697b      	ldr	r3, [r7, #20]
 8004358:	3301      	adds	r3, #1
 800435a:	617b      	str	r3, [r7, #20]
 800435c:	697b      	ldr	r3, [r7, #20]
 800435e:	2b0f      	cmp	r3, #15
 8004360:	f67f af22 	bls.w	80041a8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004364:	bf00      	nop
 8004366:	371c      	adds	r7, #28
 8004368:	46bd      	mov	sp, r7
 800436a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436e:	4770      	bx	lr
 8004370:	40013800 	.word	0x40013800
 8004374:	40020000 	.word	0x40020000
 8004378:	40020400 	.word	0x40020400
 800437c:	40020800 	.word	0x40020800
 8004380:	40020c00 	.word	0x40020c00
 8004384:	40021000 	.word	0x40021000
 8004388:	40021400 	.word	0x40021400
 800438c:	40021800 	.word	0x40021800
 8004390:	40021c00 	.word	0x40021c00
 8004394:	40022000 	.word	0x40022000
 8004398:	40022400 	.word	0x40022400
 800439c:	40013c00 	.word	0x40013c00

080043a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043a0:	b480      	push	{r7}
 80043a2:	b083      	sub	sp, #12
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
 80043a8:	460b      	mov	r3, r1
 80043aa:	807b      	strh	r3, [r7, #2]
 80043ac:	4613      	mov	r3, r2
 80043ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043b0:	787b      	ldrb	r3, [r7, #1]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d003      	beq.n	80043be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80043b6:	887a      	ldrh	r2, [r7, #2]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80043bc:	e003      	b.n	80043c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80043be:	887b      	ldrh	r3, [r7, #2]
 80043c0:	041a      	lsls	r2, r3, #16
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	619a      	str	r2, [r3, #24]
}
 80043c6:	bf00      	nop
 80043c8:	370c      	adds	r7, #12
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
	...

080043d4 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	b084      	sub	sp, #16
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d101      	bne.n	80043e6 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 80043e2:	2301      	movs	r3, #1
 80043e4:	e0bf      	b.n	8004566 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 80043ec:	b2db      	uxtb	r3, r3
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d106      	bne.n	8004400 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f002 faa2 	bl	8006944 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2202      	movs	r2, #2
 8004404:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	699a      	ldr	r2, [r3, #24]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004416:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	6999      	ldr	r1, [r3, #24]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	685a      	ldr	r2, [r3, #4]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800442c:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	430a      	orrs	r2, r1
 800443a:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	6899      	ldr	r1, [r3, #8]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	4b4a      	ldr	r3, [pc, #296]	; (8004570 <HAL_LTDC_Init+0x19c>)
 8004448:	400b      	ands	r3, r1
 800444a:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	695b      	ldr	r3, [r3, #20]
 8004450:	041b      	lsls	r3, r3, #16
 8004452:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	6899      	ldr	r1, [r3, #8]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	699a      	ldr	r2, [r3, #24]
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	431a      	orrs	r2, r3
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	430a      	orrs	r2, r1
 8004468:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	68d9      	ldr	r1, [r3, #12]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	4b3e      	ldr	r3, [pc, #248]	; (8004570 <HAL_LTDC_Init+0x19c>)
 8004476:	400b      	ands	r3, r1
 8004478:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	69db      	ldr	r3, [r3, #28]
 800447e:	041b      	lsls	r3, r3, #16
 8004480:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	68d9      	ldr	r1, [r3, #12]
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	6a1a      	ldr	r2, [r3, #32]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	431a      	orrs	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	430a      	orrs	r2, r1
 8004496:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	6919      	ldr	r1, [r3, #16]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	4b33      	ldr	r3, [pc, #204]	; (8004570 <HAL_LTDC_Init+0x19c>)
 80044a4:	400b      	ands	r3, r1
 80044a6:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ac:	041b      	lsls	r3, r3, #16
 80044ae:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	6919      	ldr	r1, [r3, #16]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	431a      	orrs	r2, r3
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	430a      	orrs	r2, r1
 80044c4:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	6959      	ldr	r1, [r3, #20]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681a      	ldr	r2, [r3, #0]
 80044d0:	4b27      	ldr	r3, [pc, #156]	; (8004570 <HAL_LTDC_Init+0x19c>)
 80044d2:	400b      	ands	r3, r1
 80044d4:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044da:	041b      	lsls	r3, r3, #16
 80044dc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	6959      	ldr	r1, [r3, #20]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	431a      	orrs	r2, r3
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	430a      	orrs	r2, r1
 80044f2:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044fa:	021b      	lsls	r3, r3, #8
 80044fc:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004504:	041b      	lsls	r3, r3, #16
 8004506:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8004516:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	4313      	orrs	r3, r2
 8004524:	687a      	ldr	r2, [r7, #4]
 8004526:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800452a:	431a      	orrs	r2, r3
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	430a      	orrs	r2, r1
 8004532:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f042 0206 	orr.w	r2, r2, #6
 8004542:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	699a      	ldr	r2, [r3, #24]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f042 0201 	orr.w	r2, r2, #1
 8004552:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8004564:	2300      	movs	r3, #0
}
 8004566:	4618      	mov	r0, r3
 8004568:	3710      	adds	r7, #16
 800456a:	46bd      	mov	sp, r7
 800456c:	bd80      	pop	{r7, pc}
 800456e:	bf00      	nop
 8004570:	f000f800 	.word	0xf000f800

08004574 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8004574:	b5b0      	push	{r4, r5, r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	60f8      	str	r0, [r7, #12]
 800457c:	60b9      	str	r1, [r7, #8]
 800457e:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8004586:	2b01      	cmp	r3, #1
 8004588:	d101      	bne.n	800458e <HAL_LTDC_ConfigLayer+0x1a>
 800458a:	2302      	movs	r3, #2
 800458c:	e02c      	b.n	80045e8 <HAL_LTDC_ConfigLayer+0x74>
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2202      	movs	r2, #2
 800459a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800459e:	68fa      	ldr	r2, [r7, #12]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2134      	movs	r1, #52	; 0x34
 80045a4:	fb01 f303 	mul.w	r3, r1, r3
 80045a8:	4413      	add	r3, r2
 80045aa:	f103 0238 	add.w	r2, r3, #56	; 0x38
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	4614      	mov	r4, r2
 80045b2:	461d      	mov	r5, r3
 80045b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80045b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80045b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80045ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80045bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80045be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80045c0:	682b      	ldr	r3, [r5, #0]
 80045c2:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80045c4:	687a      	ldr	r2, [r7, #4]
 80045c6:	68b9      	ldr	r1, [r7, #8]
 80045c8:	68f8      	ldr	r0, [r7, #12]
 80045ca:	f000 f811 	bl	80045f0 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2201      	movs	r2, #1
 80045d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2201      	movs	r2, #1
 80045da:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 80045e6:	2300      	movs	r3, #0
}
 80045e8:	4618      	mov	r0, r3
 80045ea:	3710      	adds	r7, #16
 80045ec:	46bd      	mov	sp, r7
 80045ee:	bdb0      	pop	{r4, r5, r7, pc}

080045f0 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b089      	sub	sp, #36	; 0x24
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	68db      	ldr	r3, [r3, #12]
 8004606:	0c1b      	lsrs	r3, r3, #16
 8004608:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800460c:	4413      	add	r3, r2
 800460e:	041b      	lsls	r3, r3, #16
 8004610:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	461a      	mov	r2, r3
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	01db      	lsls	r3, r3, #7
 800461c:	4413      	add	r3, r2
 800461e:	3384      	adds	r3, #132	; 0x84
 8004620:	685b      	ldr	r3, [r3, #4]
 8004622:	68fa      	ldr	r2, [r7, #12]
 8004624:	6812      	ldr	r2, [r2, #0]
 8004626:	4611      	mov	r1, r2
 8004628:	687a      	ldr	r2, [r7, #4]
 800462a:	01d2      	lsls	r2, r2, #7
 800462c:	440a      	add	r2, r1
 800462e:	3284      	adds	r2, #132	; 0x84
 8004630:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004634:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	0c1b      	lsrs	r3, r3, #16
 8004642:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004646:	4413      	add	r3, r2
 8004648:	1c5a      	adds	r2, r3, #1
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4619      	mov	r1, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	01db      	lsls	r3, r3, #7
 8004654:	440b      	add	r3, r1
 8004656:	3384      	adds	r3, #132	; 0x84
 8004658:	4619      	mov	r1, r3
 800465a:	69fb      	ldr	r3, [r7, #28]
 800465c:	4313      	orrs	r3, r2
 800465e:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004660:	68bb      	ldr	r3, [r7, #8]
 8004662:	68da      	ldr	r2, [r3, #12]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800466e:	4413      	add	r3, r2
 8004670:	041b      	lsls	r3, r3, #16
 8004672:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	461a      	mov	r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	01db      	lsls	r3, r3, #7
 800467e:	4413      	add	r3, r2
 8004680:	3384      	adds	r3, #132	; 0x84
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	68fa      	ldr	r2, [r7, #12]
 8004686:	6812      	ldr	r2, [r2, #0]
 8004688:	4611      	mov	r1, r2
 800468a:	687a      	ldr	r2, [r7, #4]
 800468c:	01d2      	lsls	r2, r2, #7
 800468e:	440a      	add	r2, r1
 8004690:	3284      	adds	r2, #132	; 0x84
 8004692:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004696:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	689a      	ldr	r2, [r3, #8]
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80046a6:	4413      	add	r3, r2
 80046a8:	1c5a      	adds	r2, r3, #1
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4619      	mov	r1, r3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	01db      	lsls	r3, r3, #7
 80046b4:	440b      	add	r3, r1
 80046b6:	3384      	adds	r3, #132	; 0x84
 80046b8:	4619      	mov	r1, r3
 80046ba:	69fb      	ldr	r3, [r7, #28]
 80046bc:	4313      	orrs	r3, r2
 80046be:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	461a      	mov	r2, r3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	01db      	lsls	r3, r3, #7
 80046ca:	4413      	add	r3, r2
 80046cc:	3384      	adds	r3, #132	; 0x84
 80046ce:	691b      	ldr	r3, [r3, #16]
 80046d0:	68fa      	ldr	r2, [r7, #12]
 80046d2:	6812      	ldr	r2, [r2, #0]
 80046d4:	4611      	mov	r1, r2
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	01d2      	lsls	r2, r2, #7
 80046da:	440a      	add	r2, r1
 80046dc:	3284      	adds	r2, #132	; 0x84
 80046de:	f023 0307 	bic.w	r3, r3, #7
 80046e2:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	461a      	mov	r2, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	01db      	lsls	r3, r3, #7
 80046ee:	4413      	add	r3, r2
 80046f0:	3384      	adds	r3, #132	; 0x84
 80046f2:	461a      	mov	r2, r3
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	691b      	ldr	r3, [r3, #16]
 80046f8:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8004700:	021b      	lsls	r3, r3, #8
 8004702:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004704:	68bb      	ldr	r3, [r7, #8]
 8004706:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800470a:	041b      	lsls	r3, r3, #16
 800470c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800470e:	68bb      	ldr	r3, [r7, #8]
 8004710:	699b      	ldr	r3, [r3, #24]
 8004712:	061b      	lsls	r3, r3, #24
 8004714:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	461a      	mov	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	01db      	lsls	r3, r3, #7
 8004720:	4413      	add	r3, r2
 8004722:	3384      	adds	r3, #132	; 0x84
 8004724:	699b      	ldr	r3, [r3, #24]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	461a      	mov	r2, r3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	01db      	lsls	r3, r3, #7
 8004730:	4413      	add	r3, r2
 8004732:	3384      	adds	r3, #132	; 0x84
 8004734:	461a      	mov	r2, r3
 8004736:	2300      	movs	r3, #0
 8004738:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800473a:	68bb      	ldr	r3, [r7, #8]
 800473c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004740:	461a      	mov	r2, r3
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	431a      	orrs	r2, r3
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	431a      	orrs	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4619      	mov	r1, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	01db      	lsls	r3, r3, #7
 8004754:	440b      	add	r3, r1
 8004756:	3384      	adds	r3, #132	; 0x84
 8004758:	4619      	mov	r1, r3
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	4313      	orrs	r3, r2
 800475e:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	461a      	mov	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	01db      	lsls	r3, r3, #7
 800476a:	4413      	add	r3, r2
 800476c:	3384      	adds	r3, #132	; 0x84
 800476e:	695b      	ldr	r3, [r3, #20]
 8004770:	68fa      	ldr	r2, [r7, #12]
 8004772:	6812      	ldr	r2, [r2, #0]
 8004774:	4611      	mov	r1, r2
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	01d2      	lsls	r2, r2, #7
 800477a:	440a      	add	r2, r1
 800477c:	3284      	adds	r2, #132	; 0x84
 800477e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004782:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	461a      	mov	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	01db      	lsls	r3, r3, #7
 800478e:	4413      	add	r3, r2
 8004790:	3384      	adds	r3, #132	; 0x84
 8004792:	461a      	mov	r2, r3
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	695b      	ldr	r3, [r3, #20]
 8004798:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	461a      	mov	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	01db      	lsls	r3, r3, #7
 80047a4:	4413      	add	r3, r2
 80047a6:	3384      	adds	r3, #132	; 0x84
 80047a8:	69da      	ldr	r2, [r3, #28]
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	4619      	mov	r1, r3
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	01db      	lsls	r3, r3, #7
 80047b4:	440b      	add	r3, r1
 80047b6:	3384      	adds	r3, #132	; 0x84
 80047b8:	4619      	mov	r1, r3
 80047ba:	4b58      	ldr	r3, [pc, #352]	; (800491c <LTDC_SetConfig+0x32c>)
 80047bc:	4013      	ands	r3, r2
 80047be:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	69da      	ldr	r2, [r3, #28]
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	6a1b      	ldr	r3, [r3, #32]
 80047c8:	68f9      	ldr	r1, [r7, #12]
 80047ca:	6809      	ldr	r1, [r1, #0]
 80047cc:	4608      	mov	r0, r1
 80047ce:	6879      	ldr	r1, [r7, #4]
 80047d0:	01c9      	lsls	r1, r1, #7
 80047d2:	4401      	add	r1, r0
 80047d4:	3184      	adds	r1, #132	; 0x84
 80047d6:	4313      	orrs	r3, r2
 80047d8:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	461a      	mov	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	01db      	lsls	r3, r3, #7
 80047e4:	4413      	add	r3, r2
 80047e6:	3384      	adds	r3, #132	; 0x84
 80047e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	461a      	mov	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	01db      	lsls	r3, r3, #7
 80047f4:	4413      	add	r3, r2
 80047f6:	3384      	adds	r3, #132	; 0x84
 80047f8:	461a      	mov	r2, r3
 80047fa:	2300      	movs	r3, #0
 80047fc:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	461a      	mov	r2, r3
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	01db      	lsls	r3, r3, #7
 8004808:	4413      	add	r3, r2
 800480a:	3384      	adds	r3, #132	; 0x84
 800480c:	461a      	mov	r2, r3
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004812:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	691b      	ldr	r3, [r3, #16]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d102      	bne.n	8004822 <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 800481c:	2304      	movs	r3, #4
 800481e:	61fb      	str	r3, [r7, #28]
 8004820:	e01b      	b.n	800485a <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	691b      	ldr	r3, [r3, #16]
 8004826:	2b01      	cmp	r3, #1
 8004828:	d102      	bne.n	8004830 <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800482a:	2303      	movs	r3, #3
 800482c:	61fb      	str	r3, [r7, #28]
 800482e:	e014      	b.n	800485a <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	691b      	ldr	r3, [r3, #16]
 8004834:	2b04      	cmp	r3, #4
 8004836:	d00b      	beq.n	8004850 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800483c:	2b02      	cmp	r3, #2
 800483e:	d007      	beq.n	8004850 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004844:	2b03      	cmp	r3, #3
 8004846:	d003      	beq.n	8004850 <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800484c:	2b07      	cmp	r3, #7
 800484e:	d102      	bne.n	8004856 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 8004850:	2302      	movs	r3, #2
 8004852:	61fb      	str	r3, [r7, #28]
 8004854:	e001      	b.n	800485a <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 8004856:	2301      	movs	r3, #1
 8004858:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	461a      	mov	r2, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	01db      	lsls	r3, r3, #7
 8004864:	4413      	add	r3, r2
 8004866:	3384      	adds	r3, #132	; 0x84
 8004868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800486a:	68fa      	ldr	r2, [r7, #12]
 800486c:	6812      	ldr	r2, [r2, #0]
 800486e:	4611      	mov	r1, r2
 8004870:	687a      	ldr	r2, [r7, #4]
 8004872:	01d2      	lsls	r2, r2, #7
 8004874:	440a      	add	r2, r1
 8004876:	3284      	adds	r2, #132	; 0x84
 8004878:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800487c:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004882:	69fa      	ldr	r2, [r7, #28]
 8004884:	fb02 f303 	mul.w	r3, r2, r3
 8004888:	041a      	lsls	r2, r3, #16
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	6859      	ldr	r1, [r3, #4]
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	1acb      	subs	r3, r1, r3
 8004894:	69f9      	ldr	r1, [r7, #28]
 8004896:	fb01 f303 	mul.w	r3, r1, r3
 800489a:	3303      	adds	r3, #3
 800489c:	68f9      	ldr	r1, [r7, #12]
 800489e:	6809      	ldr	r1, [r1, #0]
 80048a0:	4608      	mov	r0, r1
 80048a2:	6879      	ldr	r1, [r7, #4]
 80048a4:	01c9      	lsls	r1, r1, #7
 80048a6:	4401      	add	r1, r0
 80048a8:	3184      	adds	r1, #132	; 0x84
 80048aa:	4313      	orrs	r3, r2
 80048ac:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	461a      	mov	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	01db      	lsls	r3, r3, #7
 80048b8:	4413      	add	r3, r2
 80048ba:	3384      	adds	r3, #132	; 0x84
 80048bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4619      	mov	r1, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	01db      	lsls	r3, r3, #7
 80048c8:	440b      	add	r3, r1
 80048ca:	3384      	adds	r3, #132	; 0x84
 80048cc:	4619      	mov	r1, r3
 80048ce:	4b14      	ldr	r3, [pc, #80]	; (8004920 <LTDC_SetConfig+0x330>)
 80048d0:	4013      	ands	r3, r2
 80048d2:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	461a      	mov	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	01db      	lsls	r3, r3, #7
 80048de:	4413      	add	r3, r2
 80048e0:	3384      	adds	r3, #132	; 0x84
 80048e2:	461a      	mov	r2, r3
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048e8:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	461a      	mov	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	01db      	lsls	r3, r3, #7
 80048f4:	4413      	add	r3, r2
 80048f6:	3384      	adds	r3, #132	; 0x84
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	68fa      	ldr	r2, [r7, #12]
 80048fc:	6812      	ldr	r2, [r2, #0]
 80048fe:	4611      	mov	r1, r2
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	01d2      	lsls	r2, r2, #7
 8004904:	440a      	add	r2, r1
 8004906:	3284      	adds	r2, #132	; 0x84
 8004908:	f043 0301 	orr.w	r3, r3, #1
 800490c:	6013      	str	r3, [r2, #0]
}
 800490e:	bf00      	nop
 8004910:	3724      	adds	r7, #36	; 0x24
 8004912:	46bd      	mov	sp, r7
 8004914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004918:	4770      	bx	lr
 800491a:	bf00      	nop
 800491c:	fffff8f8 	.word	0xfffff8f8
 8004920:	fffff800 	.word	0xfffff800

08004924 <HAL_LTDCEx_StructInitFromVideoConfig>:
  * @note   The implementation of this function is taking into account the LTDC
  *         polarities inversion as described in the current LTDC specification
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDCEx_StructInitFromVideoConfig(LTDC_HandleTypeDef *hltdc, DSI_VidCfgTypeDef *VidCfg)
{
 8004924:	b480      	push	{r7}
 8004926:	b083      	sub	sp, #12
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]

  /* The following polarity is inverted:
                     LTDC_DEPOLARITY_AL <-> LTDC_DEPOLARITY_AH */

  /* Note 1 : Code in line w/ Current LTDC specification */
  hltdc->Init.DEPolarity = (VidCfg->DEPolarity == DSI_DATA_ENABLE_ACTIVE_HIGH) ? LTDC_DEPOLARITY_AL : LTDC_DEPOLARITY_AH;
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004932:	2b00      	cmp	r3, #0
 8004934:	d101      	bne.n	800493a <HAL_LTDCEx_StructInitFromVideoConfig+0x16>
 8004936:	2200      	movs	r2, #0
 8004938:	e001      	b.n	800493e <HAL_LTDCEx_StructInitFromVideoConfig+0x1a>
 800493a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	60da      	str	r2, [r3, #12]
  hltdc->Init.VSPolarity = (VidCfg->VSPolarity == DSI_VSYNC_ACTIVE_HIGH) ? LTDC_VSPOLARITY_AH : LTDC_VSPOLARITY_AL;
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d102      	bne.n	8004950 <HAL_LTDCEx_StructInitFromVideoConfig+0x2c>
 800494a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800494e:	e000      	b.n	8004952 <HAL_LTDCEx_StructInitFromVideoConfig+0x2e>
 8004950:	2200      	movs	r2, #0
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	609a      	str	r2, [r3, #8]
  hltdc->Init.HSPolarity = (VidCfg->HSPolarity == DSI_HSYNC_ACTIVE_HIGH) ? LTDC_HSPOLARITY_AH : LTDC_HSPOLARITY_AL;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	69db      	ldr	r3, [r3, #28]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d102      	bne.n	8004964 <HAL_LTDCEx_StructInitFromVideoConfig+0x40>
 800495e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004962:	e000      	b.n	8004966 <HAL_LTDCEx_StructInitFromVideoConfig+0x42>
 8004964:	2200      	movs	r2, #0
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	605a      	str	r2, [r3, #4]
  /* hltdc->Init.DEPolarity = VidCfg->DEPolarity << 29;
     hltdc->Init.VSPolarity = VidCfg->VSPolarity << 29;
     hltdc->Init.HSPolarity = VidCfg->HSPolarity << 29; */

  /* Retrieve vertical timing parameters from DSI */
  hltdc->Init.VerticalSync       = VidCfg->VerticalSyncActive - 1U;
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800496e:	1e5a      	subs	r2, r3, #1
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	619a      	str	r2, [r3, #24]
  hltdc->Init.AccumulatedVBP     = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch - 1U;
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800497c:	4413      	add	r3, r2
 800497e:	1e5a      	subs	r2, r3, #1
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	621a      	str	r2, [r3, #32]
  hltdc->Init.AccumulatedActiveH = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive - 1U;
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800498c:	441a      	add	r2, r3
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004992:	4413      	add	r3, r2
 8004994:	1e5a      	subs	r2, r3, #1
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc->Init.TotalHeigh         = VidCfg->VerticalSyncActive + VidCfg->VerticalBackPorch + VidCfg->VerticalActive + VidCfg->VerticalFrontPorch - 1U;
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049a2:	441a      	add	r2, r3
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a8:	441a      	add	r2, r3
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049ae:	4413      	add	r3, r2
 80049b0:	1e5a      	subs	r2, r3, #1
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 80049b6:	2300      	movs	r3, #0
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	370c      	adds	r7, #12
 80049bc:	46bd      	mov	sp, r7
 80049be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c2:	4770      	bx	lr

080049c4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b082      	sub	sp, #8
 80049c8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80049ca:	2300      	movs	r3, #0
 80049cc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80049ce:	4b23      	ldr	r3, [pc, #140]	; (8004a5c <HAL_PWREx_EnableOverDrive+0x98>)
 80049d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d2:	4a22      	ldr	r2, [pc, #136]	; (8004a5c <HAL_PWREx_EnableOverDrive+0x98>)
 80049d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049d8:	6413      	str	r3, [r2, #64]	; 0x40
 80049da:	4b20      	ldr	r3, [pc, #128]	; (8004a5c <HAL_PWREx_EnableOverDrive+0x98>)
 80049dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049e2:	603b      	str	r3, [r7, #0]
 80049e4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80049e6:	4b1e      	ldr	r3, [pc, #120]	; (8004a60 <HAL_PWREx_EnableOverDrive+0x9c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a1d      	ldr	r2, [pc, #116]	; (8004a60 <HAL_PWREx_EnableOverDrive+0x9c>)
 80049ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80049f0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80049f2:	f7fd f849 	bl	8001a88 <HAL_GetTick>
 80049f6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80049f8:	e009      	b.n	8004a0e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80049fa:	f7fd f845 	bl	8001a88 <HAL_GetTick>
 80049fe:	4602      	mov	r2, r0
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	1ad3      	subs	r3, r2, r3
 8004a04:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a08:	d901      	bls.n	8004a0e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004a0a:	2303      	movs	r3, #3
 8004a0c:	e022      	b.n	8004a54 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004a0e:	4b14      	ldr	r3, [pc, #80]	; (8004a60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a1a:	d1ee      	bne.n	80049fa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004a1c:	4b10      	ldr	r3, [pc, #64]	; (8004a60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a0f      	ldr	r2, [pc, #60]	; (8004a60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004a26:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004a28:	f7fd f82e 	bl	8001a88 <HAL_GetTick>
 8004a2c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004a2e:	e009      	b.n	8004a44 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004a30:	f7fd f82a 	bl	8001a88 <HAL_GetTick>
 8004a34:	4602      	mov	r2, r0
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004a3e:	d901      	bls.n	8004a44 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004a40:	2303      	movs	r3, #3
 8004a42:	e007      	b.n	8004a54 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004a44:	4b06      	ldr	r3, [pc, #24]	; (8004a60 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a4c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004a50:	d1ee      	bne.n	8004a30 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3708      	adds	r7, #8
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	40023800 	.word	0x40023800
 8004a60:	40007000 	.word	0x40007000

08004a64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b086      	sub	sp, #24
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e25e      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 0301 	and.w	r3, r3, #1
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f000 8087 	beq.w	8004b96 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004a88:	4b96      	ldr	r3, [pc, #600]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f003 030c 	and.w	r3, r3, #12
 8004a90:	2b04      	cmp	r3, #4
 8004a92:	d00c      	beq.n	8004aae <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a94:	4b93      	ldr	r3, [pc, #588]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004a96:	689b      	ldr	r3, [r3, #8]
 8004a98:	f003 030c 	and.w	r3, r3, #12
 8004a9c:	2b08      	cmp	r3, #8
 8004a9e:	d112      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x62>
 8004aa0:	4b90      	ldr	r3, [pc, #576]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004aa8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004aac:	d10b      	bne.n	8004ac6 <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aae:	4b8d      	ldr	r3, [pc, #564]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d06c      	beq.n	8004b94 <HAL_RCC_OscConfig+0x130>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d168      	bne.n	8004b94 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e238      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ace:	d106      	bne.n	8004ade <HAL_RCC_OscConfig+0x7a>
 8004ad0:	4b84      	ldr	r3, [pc, #528]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a83      	ldr	r2, [pc, #524]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004ad6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ada:	6013      	str	r3, [r2, #0]
 8004adc:	e02e      	b.n	8004b3c <HAL_RCC_OscConfig+0xd8>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10c      	bne.n	8004b00 <HAL_RCC_OscConfig+0x9c>
 8004ae6:	4b7f      	ldr	r3, [pc, #508]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a7e      	ldr	r2, [pc, #504]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004aec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004af0:	6013      	str	r3, [r2, #0]
 8004af2:	4b7c      	ldr	r3, [pc, #496]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a7b      	ldr	r2, [pc, #492]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004af8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004afc:	6013      	str	r3, [r2, #0]
 8004afe:	e01d      	b.n	8004b3c <HAL_RCC_OscConfig+0xd8>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b08:	d10c      	bne.n	8004b24 <HAL_RCC_OscConfig+0xc0>
 8004b0a:	4b76      	ldr	r3, [pc, #472]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a75      	ldr	r2, [pc, #468]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004b10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b14:	6013      	str	r3, [r2, #0]
 8004b16:	4b73      	ldr	r3, [pc, #460]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a72      	ldr	r2, [pc, #456]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004b1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b20:	6013      	str	r3, [r2, #0]
 8004b22:	e00b      	b.n	8004b3c <HAL_RCC_OscConfig+0xd8>
 8004b24:	4b6f      	ldr	r3, [pc, #444]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a6e      	ldr	r2, [pc, #440]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004b2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b2e:	6013      	str	r3, [r2, #0]
 8004b30:	4b6c      	ldr	r3, [pc, #432]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a6b      	ldr	r2, [pc, #428]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004b36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d013      	beq.n	8004b6c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b44:	f7fc ffa0 	bl	8001a88 <HAL_GetTick>
 8004b48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b4a:	e008      	b.n	8004b5e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b4c:	f7fc ff9c 	bl	8001a88 <HAL_GetTick>
 8004b50:	4602      	mov	r2, r0
 8004b52:	693b      	ldr	r3, [r7, #16]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	2b64      	cmp	r3, #100	; 0x64
 8004b58:	d901      	bls.n	8004b5e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004b5a:	2303      	movs	r3, #3
 8004b5c:	e1ec      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b5e:	4b61      	ldr	r3, [pc, #388]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d0f0      	beq.n	8004b4c <HAL_RCC_OscConfig+0xe8>
 8004b6a:	e014      	b.n	8004b96 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b6c:	f7fc ff8c 	bl	8001a88 <HAL_GetTick>
 8004b70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b72:	e008      	b.n	8004b86 <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004b74:	f7fc ff88 	bl	8001a88 <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b64      	cmp	r3, #100	; 0x64
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e1d8      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004b86:	4b57      	ldr	r3, [pc, #348]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1f0      	bne.n	8004b74 <HAL_RCC_OscConfig+0x110>
 8004b92:	e000      	b.n	8004b96 <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b94:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f003 0302 	and.w	r3, r3, #2
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d069      	beq.n	8004c76 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004ba2:	4b50      	ldr	r3, [pc, #320]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004ba4:	689b      	ldr	r3, [r3, #8]
 8004ba6:	f003 030c 	and.w	r3, r3, #12
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d00b      	beq.n	8004bc6 <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004bae:	4b4d      	ldr	r3, [pc, #308]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004bb0:	689b      	ldr	r3, [r3, #8]
 8004bb2:	f003 030c 	and.w	r3, r3, #12
 8004bb6:	2b08      	cmp	r3, #8
 8004bb8:	d11c      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x190>
 8004bba:	4b4a      	ldr	r3, [pc, #296]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d116      	bne.n	8004bf4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bc6:	4b47      	ldr	r3, [pc, #284]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0302 	and.w	r3, r3, #2
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d005      	beq.n	8004bde <HAL_RCC_OscConfig+0x17a>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d001      	beq.n	8004bde <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e1ac      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bde:	4b41      	ldr	r3, [pc, #260]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	691b      	ldr	r3, [r3, #16]
 8004bea:	00db      	lsls	r3, r3, #3
 8004bec:	493d      	ldr	r1, [pc, #244]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004bee:	4313      	orrs	r3, r2
 8004bf0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004bf2:	e040      	b.n	8004c76 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d023      	beq.n	8004c44 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bfc:	4b39      	ldr	r3, [pc, #228]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4a38      	ldr	r2, [pc, #224]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004c02:	f043 0301 	orr.w	r3, r3, #1
 8004c06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c08:	f7fc ff3e 	bl	8001a88 <HAL_GetTick>
 8004c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c0e:	e008      	b.n	8004c22 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c10:	f7fc ff3a 	bl	8001a88 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	1ad3      	subs	r3, r2, r3
 8004c1a:	2b02      	cmp	r3, #2
 8004c1c:	d901      	bls.n	8004c22 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e18a      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c22:	4b30      	ldr	r3, [pc, #192]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d0f0      	beq.n	8004c10 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c2e:	4b2d      	ldr	r3, [pc, #180]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	691b      	ldr	r3, [r3, #16]
 8004c3a:	00db      	lsls	r3, r3, #3
 8004c3c:	4929      	ldr	r1, [pc, #164]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	600b      	str	r3, [r1, #0]
 8004c42:	e018      	b.n	8004c76 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c44:	4b27      	ldr	r3, [pc, #156]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4a26      	ldr	r2, [pc, #152]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004c4a:	f023 0301 	bic.w	r3, r3, #1
 8004c4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c50:	f7fc ff1a 	bl	8001a88 <HAL_GetTick>
 8004c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c56:	e008      	b.n	8004c6a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004c58:	f7fc ff16 	bl	8001a88 <HAL_GetTick>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	693b      	ldr	r3, [r7, #16]
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	2b02      	cmp	r3, #2
 8004c64:	d901      	bls.n	8004c6a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e166      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004c6a:	4b1e      	ldr	r3, [pc, #120]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d1f0      	bne.n	8004c58 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f003 0308 	and.w	r3, r3, #8
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d038      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	695b      	ldr	r3, [r3, #20]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d019      	beq.n	8004cbe <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c8a:	4b16      	ldr	r3, [pc, #88]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004c8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c8e:	4a15      	ldr	r2, [pc, #84]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004c90:	f043 0301 	orr.w	r3, r3, #1
 8004c94:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c96:	f7fc fef7 	bl	8001a88 <HAL_GetTick>
 8004c9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004c9c:	e008      	b.n	8004cb0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c9e:	f7fc fef3 	bl	8001a88 <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d901      	bls.n	8004cb0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e143      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004cb0:	4b0c      	ldr	r3, [pc, #48]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004cb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cb4:	f003 0302 	and.w	r3, r3, #2
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0f0      	beq.n	8004c9e <HAL_RCC_OscConfig+0x23a>
 8004cbc:	e01a      	b.n	8004cf4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cbe:	4b09      	ldr	r3, [pc, #36]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004cc0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cc2:	4a08      	ldr	r2, [pc, #32]	; (8004ce4 <HAL_RCC_OscConfig+0x280>)
 8004cc4:	f023 0301 	bic.w	r3, r3, #1
 8004cc8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cca:	f7fc fedd 	bl	8001a88 <HAL_GetTick>
 8004cce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004cd0:	e00a      	b.n	8004ce8 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cd2:	f7fc fed9 	bl	8001a88 <HAL_GetTick>
 8004cd6:	4602      	mov	r2, r0
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	2b02      	cmp	r3, #2
 8004cde:	d903      	bls.n	8004ce8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004ce0:	2303      	movs	r3, #3
 8004ce2:	e129      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
 8004ce4:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ce8:	4b95      	ldr	r3, [pc, #596]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004cea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004cec:	f003 0302 	and.w	r3, r3, #2
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d1ee      	bne.n	8004cd2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0304 	and.w	r3, r3, #4
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f000 80a4 	beq.w	8004e4a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d02:	4b8f      	ldr	r3, [pc, #572]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004d04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d10d      	bne.n	8004d2a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d0e:	4b8c      	ldr	r3, [pc, #560]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d12:	4a8b      	ldr	r2, [pc, #556]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004d14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d18:	6413      	str	r3, [r2, #64]	; 0x40
 8004d1a:	4b89      	ldr	r3, [pc, #548]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d22:	60fb      	str	r3, [r7, #12]
 8004d24:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004d26:	2301      	movs	r3, #1
 8004d28:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d2a:	4b86      	ldr	r3, [pc, #536]	; (8004f44 <HAL_RCC_OscConfig+0x4e0>)
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d118      	bne.n	8004d68 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004d36:	4b83      	ldr	r3, [pc, #524]	; (8004f44 <HAL_RCC_OscConfig+0x4e0>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a82      	ldr	r2, [pc, #520]	; (8004f44 <HAL_RCC_OscConfig+0x4e0>)
 8004d3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d42:	f7fc fea1 	bl	8001a88 <HAL_GetTick>
 8004d46:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d48:	e008      	b.n	8004d5c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004d4a:	f7fc fe9d 	bl	8001a88 <HAL_GetTick>
 8004d4e:	4602      	mov	r2, r0
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	1ad3      	subs	r3, r2, r3
 8004d54:	2b64      	cmp	r3, #100	; 0x64
 8004d56:	d901      	bls.n	8004d5c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004d58:	2303      	movs	r3, #3
 8004d5a:	e0ed      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d5c:	4b79      	ldr	r3, [pc, #484]	; (8004f44 <HAL_RCC_OscConfig+0x4e0>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0f0      	beq.n	8004d4a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d106      	bne.n	8004d7e <HAL_RCC_OscConfig+0x31a>
 8004d70:	4b73      	ldr	r3, [pc, #460]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004d72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d74:	4a72      	ldr	r2, [pc, #456]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004d76:	f043 0301 	orr.w	r3, r3, #1
 8004d7a:	6713      	str	r3, [r2, #112]	; 0x70
 8004d7c:	e02d      	b.n	8004dda <HAL_RCC_OscConfig+0x376>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	689b      	ldr	r3, [r3, #8]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d10c      	bne.n	8004da0 <HAL_RCC_OscConfig+0x33c>
 8004d86:	4b6e      	ldr	r3, [pc, #440]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d8a:	4a6d      	ldr	r2, [pc, #436]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004d8c:	f023 0301 	bic.w	r3, r3, #1
 8004d90:	6713      	str	r3, [r2, #112]	; 0x70
 8004d92:	4b6b      	ldr	r3, [pc, #428]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004d94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d96:	4a6a      	ldr	r2, [pc, #424]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004d98:	f023 0304 	bic.w	r3, r3, #4
 8004d9c:	6713      	str	r3, [r2, #112]	; 0x70
 8004d9e:	e01c      	b.n	8004dda <HAL_RCC_OscConfig+0x376>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	2b05      	cmp	r3, #5
 8004da6:	d10c      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x35e>
 8004da8:	4b65      	ldr	r3, [pc, #404]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004daa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dac:	4a64      	ldr	r2, [pc, #400]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004dae:	f043 0304 	orr.w	r3, r3, #4
 8004db2:	6713      	str	r3, [r2, #112]	; 0x70
 8004db4:	4b62      	ldr	r3, [pc, #392]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004db6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004db8:	4a61      	ldr	r2, [pc, #388]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004dba:	f043 0301 	orr.w	r3, r3, #1
 8004dbe:	6713      	str	r3, [r2, #112]	; 0x70
 8004dc0:	e00b      	b.n	8004dda <HAL_RCC_OscConfig+0x376>
 8004dc2:	4b5f      	ldr	r3, [pc, #380]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dc6:	4a5e      	ldr	r2, [pc, #376]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004dc8:	f023 0301 	bic.w	r3, r3, #1
 8004dcc:	6713      	str	r3, [r2, #112]	; 0x70
 8004dce:	4b5c      	ldr	r3, [pc, #368]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004dd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dd2:	4a5b      	ldr	r2, [pc, #364]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004dd4:	f023 0304 	bic.w	r3, r3, #4
 8004dd8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d015      	beq.n	8004e0e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de2:	f7fc fe51 	bl	8001a88 <HAL_GetTick>
 8004de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004de8:	e00a      	b.n	8004e00 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004dea:	f7fc fe4d 	bl	8001a88 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d901      	bls.n	8004e00 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e09b      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e00:	4b4f      	ldr	r3, [pc, #316]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004e02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e04:	f003 0302 	and.w	r3, r3, #2
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d0ee      	beq.n	8004dea <HAL_RCC_OscConfig+0x386>
 8004e0c:	e014      	b.n	8004e38 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e0e:	f7fc fe3b 	bl	8001a88 <HAL_GetTick>
 8004e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e14:	e00a      	b.n	8004e2c <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e16:	f7fc fe37 	bl	8001a88 <HAL_GetTick>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e24:	4293      	cmp	r3, r2
 8004e26:	d901      	bls.n	8004e2c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004e28:	2303      	movs	r3, #3
 8004e2a:	e085      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004e2c:	4b44      	ldr	r3, [pc, #272]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004e2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e30:	f003 0302 	and.w	r3, r3, #2
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d1ee      	bne.n	8004e16 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e38:	7dfb      	ldrb	r3, [r7, #23]
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d105      	bne.n	8004e4a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e3e:	4b40      	ldr	r3, [pc, #256]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e42:	4a3f      	ldr	r2, [pc, #252]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004e44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e48:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	699b      	ldr	r3, [r3, #24]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d071      	beq.n	8004f36 <HAL_RCC_OscConfig+0x4d2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e52:	4b3b      	ldr	r3, [pc, #236]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f003 030c 	and.w	r3, r3, #12
 8004e5a:	2b08      	cmp	r3, #8
 8004e5c:	d069      	beq.n	8004f32 <HAL_RCC_OscConfig+0x4ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	2b02      	cmp	r3, #2
 8004e64:	d14b      	bne.n	8004efe <HAL_RCC_OscConfig+0x49a>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e66:	4b36      	ldr	r3, [pc, #216]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a35      	ldr	r2, [pc, #212]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004e6c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004e70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e72:	f7fc fe09 	bl	8001a88 <HAL_GetTick>
 8004e76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e78:	e008      	b.n	8004e8c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e7a:	f7fc fe05 	bl	8001a88 <HAL_GetTick>
 8004e7e:	4602      	mov	r2, r0
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	2b02      	cmp	r3, #2
 8004e86:	d901      	bls.n	8004e8c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004e88:	2303      	movs	r3, #3
 8004e8a:	e055      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e8c:	4b2c      	ldr	r3, [pc, #176]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d1f0      	bne.n	8004e7a <HAL_RCC_OscConfig+0x416>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	69da      	ldr	r2, [r3, #28]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6a1b      	ldr	r3, [r3, #32]
 8004ea0:	431a      	orrs	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea6:	019b      	lsls	r3, r3, #6
 8004ea8:	431a      	orrs	r2, r3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eae:	085b      	lsrs	r3, r3, #1
 8004eb0:	3b01      	subs	r3, #1
 8004eb2:	041b      	lsls	r3, r3, #16
 8004eb4:	431a      	orrs	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eba:	061b      	lsls	r3, r3, #24
 8004ebc:	431a      	orrs	r2, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec2:	071b      	lsls	r3, r3, #28
 8004ec4:	491e      	ldr	r1, [pc, #120]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004eca:	4b1d      	ldr	r3, [pc, #116]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	4a1c      	ldr	r2, [pc, #112]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004ed0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ed4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ed6:	f7fc fdd7 	bl	8001a88 <HAL_GetTick>
 8004eda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004edc:	e008      	b.n	8004ef0 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ede:	f7fc fdd3 	bl	8001a88 <HAL_GetTick>
 8004ee2:	4602      	mov	r2, r0
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	1ad3      	subs	r3, r2, r3
 8004ee8:	2b02      	cmp	r3, #2
 8004eea:	d901      	bls.n	8004ef0 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8004eec:	2303      	movs	r3, #3
 8004eee:	e023      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004ef0:	4b13      	ldr	r3, [pc, #76]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d0f0      	beq.n	8004ede <HAL_RCC_OscConfig+0x47a>
 8004efc:	e01b      	b.n	8004f36 <HAL_RCC_OscConfig+0x4d2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004efe:	4b10      	ldr	r3, [pc, #64]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4a0f      	ldr	r2, [pc, #60]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004f04:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f0a:	f7fc fdbd 	bl	8001a88 <HAL_GetTick>
 8004f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f10:	e008      	b.n	8004f24 <HAL_RCC_OscConfig+0x4c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f12:	f7fc fdb9 	bl	8001a88 <HAL_GetTick>
 8004f16:	4602      	mov	r2, r0
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	1ad3      	subs	r3, r2, r3
 8004f1c:	2b02      	cmp	r3, #2
 8004f1e:	d901      	bls.n	8004f24 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8004f20:	2303      	movs	r3, #3
 8004f22:	e009      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004f24:	4b06      	ldr	r3, [pc, #24]	; (8004f40 <HAL_RCC_OscConfig+0x4dc>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d1f0      	bne.n	8004f12 <HAL_RCC_OscConfig+0x4ae>
 8004f30:	e001      	b.n	8004f36 <HAL_RCC_OscConfig+0x4d2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e000      	b.n	8004f38 <HAL_RCC_OscConfig+0x4d4>
    }
  }
  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3718      	adds	r7, #24
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	40023800 	.word	0x40023800
 8004f44:	40007000 	.word	0x40007000

08004f48 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004f52:	2300      	movs	r3, #0
 8004f54:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d101      	bne.n	8004f60 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e0ce      	b.n	80050fe <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004f60:	4b69      	ldr	r3, [pc, #420]	; (8005108 <HAL_RCC_ClockConfig+0x1c0>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 030f 	and.w	r3, r3, #15
 8004f68:	683a      	ldr	r2, [r7, #0]
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d910      	bls.n	8004f90 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004f6e:	4b66      	ldr	r3, [pc, #408]	; (8005108 <HAL_RCC_ClockConfig+0x1c0>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f023 020f 	bic.w	r2, r3, #15
 8004f76:	4964      	ldr	r1, [pc, #400]	; (8005108 <HAL_RCC_ClockConfig+0x1c0>)
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004f7e:	4b62      	ldr	r3, [pc, #392]	; (8005108 <HAL_RCC_ClockConfig+0x1c0>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 030f 	and.w	r3, r3, #15
 8004f86:	683a      	ldr	r2, [r7, #0]
 8004f88:	429a      	cmp	r2, r3
 8004f8a:	d001      	beq.n	8004f90 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	e0b6      	b.n	80050fe <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f003 0302 	and.w	r3, r3, #2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d020      	beq.n	8004fde <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f003 0304 	and.w	r3, r3, #4
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d005      	beq.n	8004fb4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004fa8:	4b58      	ldr	r3, [pc, #352]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	4a57      	ldr	r2, [pc, #348]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 8004fae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004fb2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0308 	and.w	r3, r3, #8
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d005      	beq.n	8004fcc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004fc0:	4b52      	ldr	r3, [pc, #328]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 8004fc2:	689b      	ldr	r3, [r3, #8]
 8004fc4:	4a51      	ldr	r2, [pc, #324]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 8004fc6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004fca:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004fcc:	4b4f      	ldr	r3, [pc, #316]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 8004fce:	689b      	ldr	r3, [r3, #8]
 8004fd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	494c      	ldr	r1, [pc, #304]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d040      	beq.n	800506c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	685b      	ldr	r3, [r3, #4]
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d107      	bne.n	8005002 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ff2:	4b46      	ldr	r3, [pc, #280]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d115      	bne.n	800502a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	e07d      	b.n	80050fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	2b02      	cmp	r3, #2
 8005008:	d107      	bne.n	800501a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800500a:	4b40      	ldr	r3, [pc, #256]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d109      	bne.n	800502a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005016:	2301      	movs	r3, #1
 8005018:	e071      	b.n	80050fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800501a:	4b3c      	ldr	r3, [pc, #240]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0302 	and.w	r3, r3, #2
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e069      	b.n	80050fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800502a:	4b38      	ldr	r3, [pc, #224]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	f023 0203 	bic.w	r2, r3, #3
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	685b      	ldr	r3, [r3, #4]
 8005036:	4935      	ldr	r1, [pc, #212]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 8005038:	4313      	orrs	r3, r2
 800503a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800503c:	f7fc fd24 	bl	8001a88 <HAL_GetTick>
 8005040:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005042:	e00a      	b.n	800505a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005044:	f7fc fd20 	bl	8001a88 <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005052:	4293      	cmp	r3, r2
 8005054:	d901      	bls.n	800505a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e051      	b.n	80050fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800505a:	4b2c      	ldr	r3, [pc, #176]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 800505c:	689b      	ldr	r3, [r3, #8]
 800505e:	f003 020c 	and.w	r2, r3, #12
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	429a      	cmp	r2, r3
 800506a:	d1eb      	bne.n	8005044 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800506c:	4b26      	ldr	r3, [pc, #152]	; (8005108 <HAL_RCC_ClockConfig+0x1c0>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 030f 	and.w	r3, r3, #15
 8005074:	683a      	ldr	r2, [r7, #0]
 8005076:	429a      	cmp	r2, r3
 8005078:	d210      	bcs.n	800509c <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800507a:	4b23      	ldr	r3, [pc, #140]	; (8005108 <HAL_RCC_ClockConfig+0x1c0>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f023 020f 	bic.w	r2, r3, #15
 8005082:	4921      	ldr	r1, [pc, #132]	; (8005108 <HAL_RCC_ClockConfig+0x1c0>)
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	4313      	orrs	r3, r2
 8005088:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800508a:	4b1f      	ldr	r3, [pc, #124]	; (8005108 <HAL_RCC_ClockConfig+0x1c0>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 030f 	and.w	r3, r3, #15
 8005092:	683a      	ldr	r2, [r7, #0]
 8005094:	429a      	cmp	r2, r3
 8005096:	d001      	beq.n	800509c <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	e030      	b.n	80050fe <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0304 	and.w	r3, r3, #4
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d008      	beq.n	80050ba <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80050a8:	4b18      	ldr	r3, [pc, #96]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	68db      	ldr	r3, [r3, #12]
 80050b4:	4915      	ldr	r1, [pc, #84]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f003 0308 	and.w	r3, r3, #8
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d009      	beq.n	80050da <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80050c6:	4b11      	ldr	r3, [pc, #68]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	00db      	lsls	r3, r3, #3
 80050d4:	490d      	ldr	r1, [pc, #52]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80050da:	f000 f81d 	bl	8005118 <HAL_RCC_GetSysClockFreq>
 80050de:	4601      	mov	r1, r0
 80050e0:	4b0a      	ldr	r3, [pc, #40]	; (800510c <HAL_RCC_ClockConfig+0x1c4>)
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	091b      	lsrs	r3, r3, #4
 80050e6:	f003 030f 	and.w	r3, r3, #15
 80050ea:	4a09      	ldr	r2, [pc, #36]	; (8005110 <HAL_RCC_ClockConfig+0x1c8>)
 80050ec:	5cd3      	ldrb	r3, [r2, r3]
 80050ee:	fa21 f303 	lsr.w	r3, r1, r3
 80050f2:	4a08      	ldr	r2, [pc, #32]	; (8005114 <HAL_RCC_ClockConfig+0x1cc>)
 80050f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80050f6:	2000      	movs	r0, #0
 80050f8:	f7fc fc82 	bl	8001a00 <HAL_InitTick>

  return HAL_OK;
 80050fc:	2300      	movs	r3, #0
}
 80050fe:	4618      	mov	r0, r3
 8005100:	3710      	adds	r7, #16
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}
 8005106:	bf00      	nop
 8005108:	40023c00 	.word	0x40023c00
 800510c:	40023800 	.word	0x40023800
 8005110:	0800a2f8 	.word	0x0800a2f8
 8005114:	2000002c 	.word	0x2000002c

08005118 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800511a:	b085      	sub	sp, #20
 800511c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800511e:	2300      	movs	r3, #0
 8005120:	607b      	str	r3, [r7, #4]
 8005122:	2300      	movs	r3, #0
 8005124:	60fb      	str	r3, [r7, #12]
 8005126:	2300      	movs	r3, #0
 8005128:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800512a:	2300      	movs	r3, #0
 800512c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800512e:	4b50      	ldr	r3, [pc, #320]	; (8005270 <HAL_RCC_GetSysClockFreq+0x158>)
 8005130:	689b      	ldr	r3, [r3, #8]
 8005132:	f003 030c 	and.w	r3, r3, #12
 8005136:	2b04      	cmp	r3, #4
 8005138:	d007      	beq.n	800514a <HAL_RCC_GetSysClockFreq+0x32>
 800513a:	2b08      	cmp	r3, #8
 800513c:	d008      	beq.n	8005150 <HAL_RCC_GetSysClockFreq+0x38>
 800513e:	2b00      	cmp	r3, #0
 8005140:	f040 808d 	bne.w	800525e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005144:	4b4b      	ldr	r3, [pc, #300]	; (8005274 <HAL_RCC_GetSysClockFreq+0x15c>)
 8005146:	60bb      	str	r3, [r7, #8]
       break;
 8005148:	e08c      	b.n	8005264 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800514a:	4b4b      	ldr	r3, [pc, #300]	; (8005278 <HAL_RCC_GetSysClockFreq+0x160>)
 800514c:	60bb      	str	r3, [r7, #8]
      break;
 800514e:	e089      	b.n	8005264 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005150:	4b47      	ldr	r3, [pc, #284]	; (8005270 <HAL_RCC_GetSysClockFreq+0x158>)
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005158:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800515a:	4b45      	ldr	r3, [pc, #276]	; (8005270 <HAL_RCC_GetSysClockFreq+0x158>)
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005162:	2b00      	cmp	r3, #0
 8005164:	d023      	beq.n	80051ae <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005166:	4b42      	ldr	r3, [pc, #264]	; (8005270 <HAL_RCC_GetSysClockFreq+0x158>)
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	099b      	lsrs	r3, r3, #6
 800516c:	f04f 0400 	mov.w	r4, #0
 8005170:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005174:	f04f 0200 	mov.w	r2, #0
 8005178:	ea03 0501 	and.w	r5, r3, r1
 800517c:	ea04 0602 	and.w	r6, r4, r2
 8005180:	4a3d      	ldr	r2, [pc, #244]	; (8005278 <HAL_RCC_GetSysClockFreq+0x160>)
 8005182:	fb02 f106 	mul.w	r1, r2, r6
 8005186:	2200      	movs	r2, #0
 8005188:	fb02 f205 	mul.w	r2, r2, r5
 800518c:	440a      	add	r2, r1
 800518e:	493a      	ldr	r1, [pc, #232]	; (8005278 <HAL_RCC_GetSysClockFreq+0x160>)
 8005190:	fba5 0101 	umull	r0, r1, r5, r1
 8005194:	1853      	adds	r3, r2, r1
 8005196:	4619      	mov	r1, r3
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f04f 0400 	mov.w	r4, #0
 800519e:	461a      	mov	r2, r3
 80051a0:	4623      	mov	r3, r4
 80051a2:	f7fb f89d 	bl	80002e0 <__aeabi_uldivmod>
 80051a6:	4603      	mov	r3, r0
 80051a8:	460c      	mov	r4, r1
 80051aa:	60fb      	str	r3, [r7, #12]
 80051ac:	e049      	b.n	8005242 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80051ae:	4b30      	ldr	r3, [pc, #192]	; (8005270 <HAL_RCC_GetSysClockFreq+0x158>)
 80051b0:	685b      	ldr	r3, [r3, #4]
 80051b2:	099b      	lsrs	r3, r3, #6
 80051b4:	f04f 0400 	mov.w	r4, #0
 80051b8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80051bc:	f04f 0200 	mov.w	r2, #0
 80051c0:	ea03 0501 	and.w	r5, r3, r1
 80051c4:	ea04 0602 	and.w	r6, r4, r2
 80051c8:	4629      	mov	r1, r5
 80051ca:	4632      	mov	r2, r6
 80051cc:	f04f 0300 	mov.w	r3, #0
 80051d0:	f04f 0400 	mov.w	r4, #0
 80051d4:	0154      	lsls	r4, r2, #5
 80051d6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80051da:	014b      	lsls	r3, r1, #5
 80051dc:	4619      	mov	r1, r3
 80051de:	4622      	mov	r2, r4
 80051e0:	1b49      	subs	r1, r1, r5
 80051e2:	eb62 0206 	sbc.w	r2, r2, r6
 80051e6:	f04f 0300 	mov.w	r3, #0
 80051ea:	f04f 0400 	mov.w	r4, #0
 80051ee:	0194      	lsls	r4, r2, #6
 80051f0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80051f4:	018b      	lsls	r3, r1, #6
 80051f6:	1a5b      	subs	r3, r3, r1
 80051f8:	eb64 0402 	sbc.w	r4, r4, r2
 80051fc:	f04f 0100 	mov.w	r1, #0
 8005200:	f04f 0200 	mov.w	r2, #0
 8005204:	00e2      	lsls	r2, r4, #3
 8005206:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800520a:	00d9      	lsls	r1, r3, #3
 800520c:	460b      	mov	r3, r1
 800520e:	4614      	mov	r4, r2
 8005210:	195b      	adds	r3, r3, r5
 8005212:	eb44 0406 	adc.w	r4, r4, r6
 8005216:	f04f 0100 	mov.w	r1, #0
 800521a:	f04f 0200 	mov.w	r2, #0
 800521e:	02a2      	lsls	r2, r4, #10
 8005220:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005224:	0299      	lsls	r1, r3, #10
 8005226:	460b      	mov	r3, r1
 8005228:	4614      	mov	r4, r2
 800522a:	4618      	mov	r0, r3
 800522c:	4621      	mov	r1, r4
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f04f 0400 	mov.w	r4, #0
 8005234:	461a      	mov	r2, r3
 8005236:	4623      	mov	r3, r4
 8005238:	f7fb f852 	bl	80002e0 <__aeabi_uldivmod>
 800523c:	4603      	mov	r3, r0
 800523e:	460c      	mov	r4, r1
 8005240:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8005242:	4b0b      	ldr	r3, [pc, #44]	; (8005270 <HAL_RCC_GetSysClockFreq+0x158>)
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	0c1b      	lsrs	r3, r3, #16
 8005248:	f003 0303 	and.w	r3, r3, #3
 800524c:	3301      	adds	r3, #1
 800524e:	005b      	lsls	r3, r3, #1
 8005250:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005252:	68fa      	ldr	r2, [r7, #12]
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	fbb2 f3f3 	udiv	r3, r2, r3
 800525a:	60bb      	str	r3, [r7, #8]
      break;
 800525c:	e002      	b.n	8005264 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800525e:	4b05      	ldr	r3, [pc, #20]	; (8005274 <HAL_RCC_GetSysClockFreq+0x15c>)
 8005260:	60bb      	str	r3, [r7, #8]
      break;
 8005262:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005264:	68bb      	ldr	r3, [r7, #8]
}
 8005266:	4618      	mov	r0, r3
 8005268:	3714      	adds	r7, #20
 800526a:	46bd      	mov	sp, r7
 800526c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800526e:	bf00      	nop
 8005270:	40023800 	.word	0x40023800
 8005274:	00f42400 	.word	0x00f42400
 8005278:	017d7840 	.word	0x017d7840

0800527c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	b088      	sub	sp, #32
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005284:	2300      	movs	r3, #0
 8005286:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005288:	2300      	movs	r3, #0
 800528a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800528c:	2300      	movs	r3, #0
 800528e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005290:	2300      	movs	r3, #0
 8005292:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005294:	2300      	movs	r3, #0
 8005296:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f003 0301 	and.w	r3, r3, #1
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d012      	beq.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80052a4:	4b69      	ldr	r3, [pc, #420]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	4a68      	ldr	r2, [pc, #416]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052aa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80052ae:	6093      	str	r3, [r2, #8]
 80052b0:	4b66      	ldr	r3, [pc, #408]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052b2:	689a      	ldr	r2, [r3, #8]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052b8:	4964      	ldr	r1, [pc, #400]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052ba:	4313      	orrs	r3, r2
 80052bc:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d101      	bne.n	80052ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80052c6:	2301      	movs	r3, #1
 80052c8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d017      	beq.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80052d6:	4b5d      	ldr	r3, [pc, #372]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80052dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e4:	4959      	ldr	r1, [pc, #356]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052e6:	4313      	orrs	r3, r2
 80052e8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80052f4:	d101      	bne.n	80052fa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80052f6:	2301      	movs	r3, #1
 80052f8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d101      	bne.n	8005306 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005302:	2301      	movs	r3, #1
 8005304:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d017      	beq.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005312:	4b4e      	ldr	r3, [pc, #312]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005314:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005318:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005320:	494a      	ldr	r1, [pc, #296]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005322:	4313      	orrs	r3, r2
 8005324:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005330:	d101      	bne.n	8005336 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005332:	2301      	movs	r3, #1
 8005334:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533a:	2b00      	cmp	r3, #0
 800533c:	d101      	bne.n	8005342 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800533e:	2301      	movs	r3, #1
 8005340:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800534a:	2b00      	cmp	r3, #0
 800534c:	d001      	beq.n	8005352 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800534e:	2301      	movs	r3, #1
 8005350:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0320 	and.w	r3, r3, #32
 800535a:	2b00      	cmp	r3, #0
 800535c:	f000 808b 	beq.w	8005476 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005360:	4b3a      	ldr	r3, [pc, #232]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005364:	4a39      	ldr	r2, [pc, #228]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005366:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800536a:	6413      	str	r3, [r2, #64]	; 0x40
 800536c:	4b37      	ldr	r3, [pc, #220]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800536e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005370:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005374:	60bb      	str	r3, [r7, #8]
 8005376:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005378:	4b35      	ldr	r3, [pc, #212]	; (8005450 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a34      	ldr	r2, [pc, #208]	; (8005450 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800537e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005382:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005384:	f7fc fb80 	bl	8001a88 <HAL_GetTick>
 8005388:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800538a:	e008      	b.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800538c:	f7fc fb7c 	bl	8001a88 <HAL_GetTick>
 8005390:	4602      	mov	r2, r0
 8005392:	697b      	ldr	r3, [r7, #20]
 8005394:	1ad3      	subs	r3, r2, r3
 8005396:	2b64      	cmp	r3, #100	; 0x64
 8005398:	d901      	bls.n	800539e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800539a:	2303      	movs	r3, #3
 800539c:	e38d      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800539e:	4b2c      	ldr	r3, [pc, #176]	; (8005450 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d0f0      	beq.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80053aa:	4b28      	ldr	r3, [pc, #160]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053b2:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80053b4:	693b      	ldr	r3, [r7, #16]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d035      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80053c2:	693a      	ldr	r2, [r7, #16]
 80053c4:	429a      	cmp	r2, r3
 80053c6:	d02e      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80053c8:	4b20      	ldr	r3, [pc, #128]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053d0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80053d2:	4b1e      	ldr	r3, [pc, #120]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053d6:	4a1d      	ldr	r2, [pc, #116]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053dc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80053de:	4b1b      	ldr	r3, [pc, #108]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053e2:	4a1a      	ldr	r2, [pc, #104]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80053e8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80053ea:	4a18      	ldr	r2, [pc, #96]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80053f0:	4b16      	ldr	r3, [pc, #88]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80053f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80053f4:	f003 0301 	and.w	r3, r3, #1
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d114      	bne.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053fc:	f7fc fb44 	bl	8001a88 <HAL_GetTick>
 8005400:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005402:	e00a      	b.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005404:	f7fc fb40 	bl	8001a88 <HAL_GetTick>
 8005408:	4602      	mov	r2, r0
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005412:	4293      	cmp	r3, r2
 8005414:	d901      	bls.n	800541a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005416:	2303      	movs	r3, #3
 8005418:	e34f      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800541a:	4b0c      	ldr	r3, [pc, #48]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800541c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b00      	cmp	r3, #0
 8005424:	d0ee      	beq.n	8005404 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800542a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800542e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005432:	d111      	bne.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005434:	4b05      	ldr	r3, [pc, #20]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005440:	4b04      	ldr	r3, [pc, #16]	; (8005454 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005442:	400b      	ands	r3, r1
 8005444:	4901      	ldr	r1, [pc, #4]	; (800544c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005446:	4313      	orrs	r3, r2
 8005448:	608b      	str	r3, [r1, #8]
 800544a:	e00b      	b.n	8005464 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800544c:	40023800 	.word	0x40023800
 8005450:	40007000 	.word	0x40007000
 8005454:	0ffffcff 	.word	0x0ffffcff
 8005458:	4bb3      	ldr	r3, [pc, #716]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	4ab2      	ldr	r2, [pc, #712]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800545e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005462:	6093      	str	r3, [r2, #8]
 8005464:	4bb0      	ldr	r3, [pc, #704]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005466:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800546c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005470:	49ad      	ldr	r1, [pc, #692]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005472:	4313      	orrs	r3, r2
 8005474:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0310 	and.w	r3, r3, #16
 800547e:	2b00      	cmp	r3, #0
 8005480:	d010      	beq.n	80054a4 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005482:	4ba9      	ldr	r3, [pc, #676]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005484:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005488:	4aa7      	ldr	r2, [pc, #668]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800548a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800548e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8005492:	4ba5      	ldr	r3, [pc, #660]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005494:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800549c:	49a2      	ldr	r1, [pc, #648]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800549e:	4313      	orrs	r3, r2
 80054a0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d00a      	beq.n	80054c6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80054b0:	4b9d      	ldr	r3, [pc, #628]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054b6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80054be:	499a      	ldr	r1, [pc, #616]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054c0:	4313      	orrs	r3, r2
 80054c2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00a      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80054d2:	4b95      	ldr	r3, [pc, #596]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054d8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80054e0:	4991      	ldr	r1, [pc, #580]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054e2:	4313      	orrs	r3, r2
 80054e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d00a      	beq.n	800550a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054f4:	4b8c      	ldr	r3, [pc, #560]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80054f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005502:	4989      	ldr	r1, [pc, #548]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005504:	4313      	orrs	r3, r2
 8005506:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00a      	beq.n	800552c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005516:	4b84      	ldr	r3, [pc, #528]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005518:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800551c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005524:	4980      	ldr	r1, [pc, #512]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005526:	4313      	orrs	r3, r2
 8005528:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005534:	2b00      	cmp	r3, #0
 8005536:	d00a      	beq.n	800554e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005538:	4b7b      	ldr	r3, [pc, #492]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800553a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800553e:	f023 0203 	bic.w	r2, r3, #3
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005546:	4978      	ldr	r1, [pc, #480]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005548:	4313      	orrs	r3, r2
 800554a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005556:	2b00      	cmp	r3, #0
 8005558:	d00a      	beq.n	8005570 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800555a:	4b73      	ldr	r3, [pc, #460]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800555c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005560:	f023 020c 	bic.w	r2, r3, #12
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005568:	496f      	ldr	r1, [pc, #444]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800556a:	4313      	orrs	r3, r2
 800556c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00a      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800557c:	4b6a      	ldr	r3, [pc, #424]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800557e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005582:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800558a:	4967      	ldr	r1, [pc, #412]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800558c:	4313      	orrs	r3, r2
 800558e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00a      	beq.n	80055b4 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800559e:	4b62      	ldr	r3, [pc, #392]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055a4:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ac:	495e      	ldr	r1, [pc, #376]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055ae:	4313      	orrs	r3, r2
 80055b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d00a      	beq.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80055c0:	4b59      	ldr	r3, [pc, #356]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055c6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055ce:	4956      	ldr	r1, [pc, #344]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055d0:	4313      	orrs	r3, r2
 80055d2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d00a      	beq.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80055e2:	4b51      	ldr	r3, [pc, #324]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055e8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055f0:	494d      	ldr	r1, [pc, #308]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80055f2:	4313      	orrs	r3, r2
 80055f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005600:	2b00      	cmp	r3, #0
 8005602:	d00a      	beq.n	800561a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8005604:	4b48      	ldr	r3, [pc, #288]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800560a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005612:	4945      	ldr	r1, [pc, #276]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005614:	4313      	orrs	r3, r2
 8005616:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d00a      	beq.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005626:	4b40      	ldr	r3, [pc, #256]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005628:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800562c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005634:	493c      	ldr	r1, [pc, #240]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005636:	4313      	orrs	r3, r2
 8005638:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005644:	2b00      	cmp	r3, #0
 8005646:	d00a      	beq.n	800565e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005648:	4b37      	ldr	r3, [pc, #220]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800564a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800564e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005656:	4934      	ldr	r1, [pc, #208]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005658:	4313      	orrs	r3, r2
 800565a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d011      	beq.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800566a:	4b2f      	ldr	r3, [pc, #188]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800566c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005670:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005678:	492b      	ldr	r1, [pc, #172]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800567a:	4313      	orrs	r3, r2
 800567c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005684:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005688:	d101      	bne.n	800568e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800568a:	2301      	movs	r3, #1
 800568c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 0308 	and.w	r3, r3, #8
 8005696:	2b00      	cmp	r3, #0
 8005698:	d001      	beq.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800569a:	2301      	movs	r3, #1
 800569c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00a      	beq.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80056aa:	4b1f      	ldr	r3, [pc, #124]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056b0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80056b8:	491b      	ldr	r1, [pc, #108]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d00b      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80056cc:	4b16      	ldr	r3, [pc, #88]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056d2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80056dc:	4912      	ldr	r1, [pc, #72]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056de:	4313      	orrs	r3, r2
 80056e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d00b      	beq.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80056f0:	4b0d      	ldr	r3, [pc, #52]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 80056f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056f6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005700:	4909      	ldr	r1, [pc, #36]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005702:	4313      	orrs	r3, r2
 8005704:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005710:	2b00      	cmp	r3, #0
 8005712:	d00f      	beq.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005714:	4b04      	ldr	r3, [pc, #16]	; (8005728 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 8005716:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800571a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005724:	e002      	b.n	800572c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8005726:	bf00      	nop
 8005728:	40023800 	.word	0x40023800
 800572c:	4985      	ldr	r1, [pc, #532]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800572e:	4313      	orrs	r3, r2
 8005730:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00b      	beq.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005740:	4b80      	ldr	r3, [pc, #512]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005742:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005746:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005750:	497c      	ldr	r1, [pc, #496]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005752:	4313      	orrs	r3, r2
 8005754:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	2b01      	cmp	r3, #1
 800575c:	d005      	beq.n	800576a <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005766:	f040 80d6 	bne.w	8005916 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800576a:	4b76      	ldr	r3, [pc, #472]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a75      	ldr	r2, [pc, #468]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005770:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005774:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005776:	f7fc f987 	bl	8001a88 <HAL_GetTick>
 800577a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800577c:	e008      	b.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800577e:	f7fc f983 	bl	8001a88 <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	697b      	ldr	r3, [r7, #20]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	2b64      	cmp	r3, #100	; 0x64
 800578a:	d901      	bls.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e194      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005790:	4b6c      	ldr	r3, [pc, #432]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005798:	2b00      	cmp	r3, #0
 800579a:	d1f0      	bne.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f003 0301 	and.w	r3, r3, #1
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d021      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x570>
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d11d      	bne.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80057b0:	4b64      	ldr	r3, [pc, #400]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80057b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057b6:	0c1b      	lsrs	r3, r3, #16
 80057b8:	f003 0303 	and.w	r3, r3, #3
 80057bc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80057be:	4b61      	ldr	r3, [pc, #388]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80057c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057c4:	0e1b      	lsrs	r3, r3, #24
 80057c6:	f003 030f 	and.w	r3, r3, #15
 80057ca:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	019a      	lsls	r2, r3, #6
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	041b      	lsls	r3, r3, #16
 80057d6:	431a      	orrs	r2, r3
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	061b      	lsls	r3, r3, #24
 80057dc:	431a      	orrs	r2, r3
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	071b      	lsls	r3, r3, #28
 80057e4:	4957      	ldr	r1, [pc, #348]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80057e6:	4313      	orrs	r3, r2
 80057e8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d004      	beq.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0x586>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005800:	d00a      	beq.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800580a:	2b00      	cmp	r3, #0
 800580c:	d02e      	beq.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005812:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005816:	d129      	bne.n	800586c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005818:	4b4a      	ldr	r3, [pc, #296]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800581a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800581e:	0c1b      	lsrs	r3, r3, #16
 8005820:	f003 0303 	and.w	r3, r3, #3
 8005824:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005826:	4b47      	ldr	r3, [pc, #284]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005828:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800582c:	0f1b      	lsrs	r3, r3, #28
 800582e:	f003 0307 	and.w	r3, r3, #7
 8005832:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	019a      	lsls	r2, r3, #6
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	041b      	lsls	r3, r3, #16
 800583e:	431a      	orrs	r2, r3
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	061b      	lsls	r3, r3, #24
 8005846:	431a      	orrs	r2, r3
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	071b      	lsls	r3, r3, #28
 800584c:	493d      	ldr	r1, [pc, #244]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800584e:	4313      	orrs	r3, r2
 8005850:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005854:	4b3b      	ldr	r3, [pc, #236]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005856:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800585a:	f023 021f 	bic.w	r2, r3, #31
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005862:	3b01      	subs	r3, #1
 8005864:	4937      	ldr	r1, [pc, #220]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005866:	4313      	orrs	r3, r2
 8005868:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d01d      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005878:	4b32      	ldr	r3, [pc, #200]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800587a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800587e:	0e1b      	lsrs	r3, r3, #24
 8005880:	f003 030f 	and.w	r3, r3, #15
 8005884:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005886:	4b2f      	ldr	r3, [pc, #188]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005888:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800588c:	0f1b      	lsrs	r3, r3, #28
 800588e:	f003 0307 	and.w	r3, r3, #7
 8005892:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	019a      	lsls	r2, r3, #6
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	041b      	lsls	r3, r3, #16
 80058a0:	431a      	orrs	r2, r3
 80058a2:	693b      	ldr	r3, [r7, #16]
 80058a4:	061b      	lsls	r3, r3, #24
 80058a6:	431a      	orrs	r2, r3
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	071b      	lsls	r3, r3, #28
 80058ac:	4925      	ldr	r1, [pc, #148]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80058ae:	4313      	orrs	r3, r2
 80058b0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d011      	beq.n	80058e4 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	019a      	lsls	r2, r3, #6
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	691b      	ldr	r3, [r3, #16]
 80058ca:	041b      	lsls	r3, r3, #16
 80058cc:	431a      	orrs	r2, r3
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	68db      	ldr	r3, [r3, #12]
 80058d2:	061b      	lsls	r3, r3, #24
 80058d4:	431a      	orrs	r2, r3
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	071b      	lsls	r3, r3, #28
 80058dc:	4919      	ldr	r1, [pc, #100]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80058de:	4313      	orrs	r3, r2
 80058e0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80058e4:	4b17      	ldr	r3, [pc, #92]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a16      	ldr	r2, [pc, #88]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 80058ea:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80058ee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058f0:	f7fc f8ca 	bl	8001a88 <HAL_GetTick>
 80058f4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80058f6:	e008      	b.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80058f8:	f7fc f8c6 	bl	8001a88 <HAL_GetTick>
 80058fc:	4602      	mov	r2, r0
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	2b64      	cmp	r3, #100	; 0x64
 8005904:	d901      	bls.n	800590a <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e0d7      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800590a:	4b0e      	ldr	r3, [pc, #56]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0f0      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	2b01      	cmp	r3, #1
 800591a:	f040 80cd 	bne.w	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800591e:	4b09      	ldr	r3, [pc, #36]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a08      	ldr	r2, [pc, #32]	; (8005944 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 8005924:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005928:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800592a:	f7fc f8ad 	bl	8001a88 <HAL_GetTick>
 800592e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005930:	e00a      	b.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005932:	f7fc f8a9 	bl	8001a88 <HAL_GetTick>
 8005936:	4602      	mov	r2, r0
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	1ad3      	subs	r3, r2, r3
 800593c:	2b64      	cmp	r3, #100	; 0x64
 800593e:	d903      	bls.n	8005948 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005940:	2303      	movs	r3, #3
 8005942:	e0ba      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x83e>
 8005944:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005948:	4b5e      	ldr	r3, [pc, #376]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005950:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005954:	d0ed      	beq.n	8005932 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800595e:	2b00      	cmp	r3, #0
 8005960:	d003      	beq.n	800596a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005966:	2b00      	cmp	r3, #0
 8005968:	d009      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8005972:	2b00      	cmp	r3, #0
 8005974:	d02e      	beq.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800597a:	2b00      	cmp	r3, #0
 800597c:	d12a      	bne.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800597e:	4b51      	ldr	r3, [pc, #324]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005980:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005984:	0c1b      	lsrs	r3, r3, #16
 8005986:	f003 0303 	and.w	r3, r3, #3
 800598a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800598c:	4b4d      	ldr	r3, [pc, #308]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800598e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005992:	0f1b      	lsrs	r3, r3, #28
 8005994:	f003 0307 	and.w	r3, r3, #7
 8005998:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	019a      	lsls	r2, r3, #6
 80059a0:	693b      	ldr	r3, [r7, #16]
 80059a2:	041b      	lsls	r3, r3, #16
 80059a4:	431a      	orrs	r2, r3
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	699b      	ldr	r3, [r3, #24]
 80059aa:	061b      	lsls	r3, r3, #24
 80059ac:	431a      	orrs	r2, r3
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	071b      	lsls	r3, r3, #28
 80059b2:	4944      	ldr	r1, [pc, #272]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80059b4:	4313      	orrs	r3, r2
 80059b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80059ba:	4b42      	ldr	r3, [pc, #264]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80059bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80059c0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059c8:	3b01      	subs	r3, #1
 80059ca:	021b      	lsls	r3, r3, #8
 80059cc:	493d      	ldr	r1, [pc, #244]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80059ce:	4313      	orrs	r3, r2
 80059d0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d022      	beq.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80059e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80059e8:	d11d      	bne.n	8005a26 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80059ea:	4b36      	ldr	r3, [pc, #216]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80059ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059f0:	0e1b      	lsrs	r3, r3, #24
 80059f2:	f003 030f 	and.w	r3, r3, #15
 80059f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80059f8:	4b32      	ldr	r3, [pc, #200]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 80059fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059fe:	0f1b      	lsrs	r3, r3, #28
 8005a00:	f003 0307 	and.w	r3, r3, #7
 8005a04:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	695b      	ldr	r3, [r3, #20]
 8005a0a:	019a      	lsls	r2, r3, #6
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6a1b      	ldr	r3, [r3, #32]
 8005a10:	041b      	lsls	r3, r3, #16
 8005a12:	431a      	orrs	r2, r3
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	061b      	lsls	r3, r3, #24
 8005a18:	431a      	orrs	r2, r3
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	071b      	lsls	r3, r3, #28
 8005a1e:	4929      	ldr	r1, [pc, #164]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a20:	4313      	orrs	r3, r2
 8005a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f003 0308 	and.w	r3, r3, #8
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d028      	beq.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005a32:	4b24      	ldr	r3, [pc, #144]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a38:	0e1b      	lsrs	r3, r3, #24
 8005a3a:	f003 030f 	and.w	r3, r3, #15
 8005a3e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8005a40:	4b20      	ldr	r3, [pc, #128]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a42:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a46:	0c1b      	lsrs	r3, r3, #16
 8005a48:	f003 0303 	and.w	r3, r3, #3
 8005a4c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	695b      	ldr	r3, [r3, #20]
 8005a52:	019a      	lsls	r2, r3, #6
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	041b      	lsls	r3, r3, #16
 8005a58:	431a      	orrs	r2, r3
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	061b      	lsls	r3, r3, #24
 8005a5e:	431a      	orrs	r2, r3
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	69db      	ldr	r3, [r3, #28]
 8005a64:	071b      	lsls	r3, r3, #28
 8005a66:	4917      	ldr	r1, [pc, #92]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005a6e:	4b15      	ldr	r3, [pc, #84]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005a74:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a7c:	4911      	ldr	r1, [pc, #68]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005a84:	4b0f      	ldr	r3, [pc, #60]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a0e      	ldr	r2, [pc, #56]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005a8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a8e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a90:	f7fb fffa 	bl	8001a88 <HAL_GetTick>
 8005a94:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005a96:	e008      	b.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005a98:	f7fb fff6 	bl	8001a88 <HAL_GetTick>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	1ad3      	subs	r3, r2, r3
 8005aa2:	2b64      	cmp	r3, #100	; 0x64
 8005aa4:	d901      	bls.n	8005aaa <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005aa6:	2303      	movs	r3, #3
 8005aa8:	e007      	b.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005aaa:	4b06      	ldr	r3, [pc, #24]	; (8005ac4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ab2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ab6:	d1ef      	bne.n	8005a98 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 8005ab8:	2300      	movs	r3, #0
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3720      	adds	r7, #32
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	40023800 	.word	0x40023800

08005ac8 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
 8005ad0:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d101      	bne.n	8005adc <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e025      	b.n	8005b28 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d106      	bne.n	8005af6 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 ffeb 	bl	8006acc <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2202      	movs	r2, #2
 8005afa:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681a      	ldr	r2, [r3, #0]
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	3304      	adds	r3, #4
 8005b06:	4619      	mov	r1, r3
 8005b08:	4610      	mov	r0, r2
 8005b0a:	f000 f85d 	bl	8005bc8 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6818      	ldr	r0, [r3, #0]
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	461a      	mov	r2, r3
 8005b18:	6839      	ldr	r1, [r7, #0]
 8005b1a:	f000 f8c7 	bl	8005cac <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2201      	movs	r2, #1
 8005b22:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8005b26:	2300      	movs	r3, #0
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3708      	adds	r7, #8
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	60f8      	str	r0, [r7, #12]
 8005b38:	60b9      	str	r1, [r7, #8]
 8005b3a:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	2b02      	cmp	r3, #2
 8005b46:	d101      	bne.n	8005b4c <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8005b48:	2302      	movs	r3, #2
 8005b4a:	e018      	b.n	8005b7e <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	2202      	movs	r2, #2
 8005b50:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	68b9      	ldr	r1, [r7, #8]
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f000 f925 	bl	8005dac <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	2b02      	cmp	r3, #2
 8005b68:	d104      	bne.n	8005b74 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2205      	movs	r2, #5
 8005b6e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8005b72:	e003      	b.n	8005b7c <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2201      	movs	r2, #1
 8005b78:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8005b7c:	2300      	movs	r3, #0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3710      	adds	r7, #16
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}

08005b86 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8005b86:	b580      	push	{r7, lr}
 8005b88:	b082      	sub	sp, #8
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
 8005b8e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	2b02      	cmp	r3, #2
 8005b9a:	d101      	bne.n	8005ba0 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8005b9c:	2302      	movs	r3, #2
 8005b9e:	e00e      	b.n	8005bbe <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	6839      	ldr	r1, [r7, #0]
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f000 f91d 	bl	8005dee <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8005bbc:	2300      	movs	r3, #0
}
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	3708      	adds	r7, #8
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	bd80      	pop	{r7, pc}
	...

08005bc8 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b085      	sub	sp, #20
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8005bda:	683b      	ldr	r3, [r7, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d027      	beq.n	8005c32 <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	4b2f      	ldr	r3, [pc, #188]	; (8005ca8 <FMC_SDRAM_Init+0xe0>)
 8005bec:	4013      	ands	r3, r2
 8005bee:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005bf8:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 8005bfe:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 8005c04:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 8005c0a:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 8005c10:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 8005c12:	683b      	ldr	r3, [r7, #0]
 8005c14:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 8005c16:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 8005c18:	683b      	ldr	r3, [r7, #0]
 8005c1a:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 8005c1c:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8005c22:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	68fa      	ldr	r2, [r7, #12]
 8005c2e:	601a      	str	r2, [r3, #0]
 8005c30:	e032      	b.n	8005c98 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005c3e:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8005c48:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8005c4e:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	4313      	orrs	r3, r2
 8005c54:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	4b12      	ldr	r3, [pc, #72]	; (8005ca8 <FMC_SDRAM_Init+0xe0>)
 8005c60:	4013      	ands	r3, r2
 8005c62:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005c6c:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 8005c72:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 8005c78:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 8005c7a:	683b      	ldr	r3, [r7, #0]
 8005c7c:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 8005c7e:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 8005c84:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	68fa      	ldr	r2, [r7, #12]
 8005c90:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	68ba      	ldr	r2, [r7, #8]
 8005c96:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 8005c98:	2300      	movs	r3, #0
}
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	3714      	adds	r7, #20
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca4:	4770      	bx	lr
 8005ca6:	bf00      	nop
 8005ca8:	ffff8000 	.word	0xffff8000

08005cac <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005cac:	b480      	push	{r7}
 8005cae:	b087      	sub	sp, #28
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2b01      	cmp	r3, #1
 8005cc4:	d02e      	beq.n	8005d24 <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	689b      	ldr	r3, [r3, #8]
 8005cca:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005cd2:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	685b      	ldr	r3, [r3, #4]
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8005ce2:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	3b01      	subs	r3, #1
 8005cea:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8005cec:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	3b01      	subs	r3, #1
 8005cf4:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 8005cf6:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	691b      	ldr	r3, [r3, #16]
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8005d00:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	695b      	ldr	r3, [r3, #20]
 8005d06:	3b01      	subs	r3, #1
 8005d08:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8005d0a:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	699b      	ldr	r3, [r3, #24]
 8005d10:	3b01      	subs	r3, #1
 8005d12:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8005d14:	4313      	orrs	r3, r2
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	697a      	ldr	r2, [r7, #20]
 8005d20:	609a      	str	r2, [r3, #8]
 8005d22:	e039      	b.n	8005d98 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	689b      	ldr	r3, [r3, #8]
 8005d28:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8005d2a:	697a      	ldr	r2, [r7, #20]
 8005d2c:	4b1e      	ldr	r3, [pc, #120]	; (8005da8 <FMC_SDRAM_Timing_Init+0xfc>)
 8005d2e:	4013      	ands	r3, r2
 8005d30:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	3b01      	subs	r3, #1
 8005d38:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	3b01      	subs	r3, #1
 8005d40:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 8005d42:	4313      	orrs	r3, r2
 8005d44:	697a      	ldr	r2, [r7, #20]
 8005d46:	4313      	orrs	r3, r2
 8005d48:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8005d56:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	3b01      	subs	r3, #1
 8005d64:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8005d66:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8005d68:	68bb      	ldr	r3, [r7, #8]
 8005d6a:	689b      	ldr	r3, [r3, #8]
 8005d6c:	3b01      	subs	r3, #1
 8005d6e:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8005d70:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 8005d72:	68bb      	ldr	r3, [r7, #8]
 8005d74:	691b      	ldr	r3, [r3, #16]
 8005d76:	3b01      	subs	r3, #1
 8005d78:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 8005d7a:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	699b      	ldr	r3, [r3, #24]
 8005d80:	3b01      	subs	r3, #1
 8005d82:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8005d84:	4313      	orrs	r3, r2
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	4313      	orrs	r3, r2
 8005d8a:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	697a      	ldr	r2, [r7, #20]
 8005d90:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	693a      	ldr	r2, [r7, #16]
 8005d96:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 8005d98:	2300      	movs	r3, #0
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	371c      	adds	r7, #28
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	ff0f0fff 	.word	0xff0f0fff

08005dac <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b087      	sub	sp, #28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	60b9      	str	r1, [r7, #8]
 8005db6:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 8005db8:	2300      	movs	r3, #0
 8005dba:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8005dbc:	68bb      	ldr	r3, [r7, #8]
 8005dbe:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8005dc4:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8005dce:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 8005dd0:	68bb      	ldr	r3, [r7, #8]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 8005de0:	2300      	movs	r3, #0
}
 8005de2:	4618      	mov	r0, r3
 8005de4:	371c      	adds	r7, #28
 8005de6:	46bd      	mov	sp, r7
 8005de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dec:	4770      	bx	lr

08005dee <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8005dee:	b480      	push	{r7}
 8005df0:	b083      	sub	sp, #12
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	6078      	str	r0, [r7, #4]
 8005df6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	695a      	ldr	r2, [r3, #20]
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	005b      	lsls	r3, r3, #1
 8005e00:	431a      	orrs	r2, r3
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <SCB_EnableICache>:
{
 8005e14:	b480      	push	{r7}
 8005e16:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8005e18:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005e1c:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8005e20:	4b0b      	ldr	r3, [pc, #44]	; (8005e50 <SCB_EnableICache+0x3c>)
 8005e22:	2200      	movs	r2, #0
 8005e24:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8005e28:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005e2c:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8005e30:	4b07      	ldr	r3, [pc, #28]	; (8005e50 <SCB_EnableICache+0x3c>)
 8005e32:	695b      	ldr	r3, [r3, #20]
 8005e34:	4a06      	ldr	r2, [pc, #24]	; (8005e50 <SCB_EnableICache+0x3c>)
 8005e36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e3a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8005e3c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005e40:	f3bf 8f6f 	isb	sy
}
 8005e44:	bf00      	nop
 8005e46:	46bd      	mov	sp, r7
 8005e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e4c:	4770      	bx	lr
 8005e4e:	bf00      	nop
 8005e50:	e000ed00 	.word	0xe000ed00

08005e54 <SCB_EnableDCache>:
{
 8005e54:	b480      	push	{r7}
 8005e56:	b085      	sub	sp, #20
 8005e58:	af00      	add	r7, sp, #0
    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8005e5a:	4b1d      	ldr	r3, [pc, #116]	; (8005ed0 <SCB_EnableDCache+0x7c>)
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8005e62:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8005e66:	4b1a      	ldr	r3, [pc, #104]	; (8005ed0 <SCB_EnableDCache+0x7c>)
 8005e68:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005e6c:	607b      	str	r3, [r7, #4]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	0b5b      	lsrs	r3, r3, #13
 8005e72:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005e76:	60fb      	str	r3, [r7, #12]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	08db      	lsrs	r3, r3, #3
 8005e7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005e80:	60bb      	str	r3, [r7, #8]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	015a      	lsls	r2, r3, #5
 8005e86:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8005e8a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8005e8c:	68ba      	ldr	r2, [r7, #8]
 8005e8e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8005e90:	490f      	ldr	r1, [pc, #60]	; (8005ed0 <SCB_EnableDCache+0x7c>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
      } while (ways-- != 0U);
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	1e5a      	subs	r2, r3, #1
 8005e9c:	60ba      	str	r2, [r7, #8]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d1ef      	bne.n	8005e82 <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	1e5a      	subs	r2, r3, #1
 8005ea6:	60fa      	str	r2, [r7, #12]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d1e5      	bne.n	8005e78 <SCB_EnableDCache+0x24>
 8005eac:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8005eb0:	4b07      	ldr	r3, [pc, #28]	; (8005ed0 <SCB_EnableDCache+0x7c>)
 8005eb2:	695b      	ldr	r3, [r3, #20]
 8005eb4:	4a06      	ldr	r2, [pc, #24]	; (8005ed0 <SCB_EnableDCache+0x7c>)
 8005eb6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005eba:	6153      	str	r3, [r2, #20]
 8005ebc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8005ec0:	f3bf 8f6f 	isb	sy
}
 8005ec4:	bf00      	nop
 8005ec6:	3714      	adds	r7, #20
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr
 8005ed0:	e000ed00 	.word	0xe000ed00

08005ed4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b09c      	sub	sp, #112	; 0x70
 8005ed8:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */
  

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8005eda:	f7ff ff9b 	bl	8005e14 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8005ede:	f7ff ffb9 	bl	8005e54 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005ee2:	f7fb fd7f 	bl	80019e4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005ee6:	f000 f85f 	bl	8005fa8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005eea:	f000 fb77 	bl	80065dc <MX_GPIO_Init>
  MX_ADC1_Init();
 8005eee:	f000 f8f5 	bl	80060dc <MX_ADC1_Init>
  MX_DMA2D_Init();
 8005ef2:	f000 f947 	bl	8006184 <MX_DMA2D_Init>
  MX_DSIHOST_DSI_Init();
 8005ef6:	f000 f97d 	bl	80061f4 <MX_DSIHOST_DSI_Init>
  MX_FMC_Init();
 8005efa:	f000 fb21 	bl	8006540 <MX_FMC_Init>
  MX_LTDC_Init();
 8005efe:	f000 fa6d 	bl	80063dc <MX_LTDC_Init>
  /* USER CODE BEGIN 2 */
  LCD_Config();
 8005f02:	f000 fbd7 	bl	80066b4 <LCD_Config>
//start do adc
  HAL_ADC_Start(&hadc1);
 8005f06:	4823      	ldr	r0, [pc, #140]	; (8005f94 <main+0xc0>)
 8005f08:	f7fb fe30 	bl	8001b6c <HAL_ADC_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //esperar algum tempo
	  HAL_Delay(TEMP_REFRESH_PERIOD);
 8005f0c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8005f10:	f7fb fdc6 	bl	8001aa0 <HAL_Delay>
	  //espera pelo fim da conversão
	  HAL_StatusTypeDef status=HAL_ADC_PollForConversion(&hadc1,TEMP_REFRESH_PERIOD); //se o valor aqui obtido estiver ok -> HAL_OK
 8005f14:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005f18:	481e      	ldr	r0, [pc, #120]	; (8005f94 <main+0xc0>)
 8005f1a:	f7fb fee7 	bl	8001cec <HAL_ADC_PollForConversion>
 8005f1e:	4603      	mov	r3, r0
 8005f20:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	  if(status==HAL_OK)//so corre quando o valor foi bem recebido e nao por excesso de tempo
 8005f24:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d1ef      	bne.n	8005f0c <main+0x38>
	  {
		  ConvertedValue=HAL_ADC_GetValue(&hadc1); //get value
 8005f2c:	4819      	ldr	r0, [pc, #100]	; (8005f94 <main+0xc0>)
 8005f2e:	f7fb ff61 	bl	8001df4 <HAL_ADC_GetValue>
 8005f32:	66b8      	str	r0, [r7, #104]	; 0x68
		  JTemp = ((((ConvertedValue * VREF)/MAX_CONVERTED_VALUE) - VSENS_AT_AMBIENT_TEMP) * 10 / AVG_SLOPE) + AMBIENT_TEMP;
 8005f34:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005f36:	f640 42e4 	movw	r2, #3300	; 0xce4
 8005f3a:	fb02 f203 	mul.w	r2, r2, r3
 8005f3e:	4b16      	ldr	r3, [pc, #88]	; (8005f98 <main+0xc4>)
 8005f40:	fba3 1302 	umull	r1, r3, r3, r2
 8005f44:	1ad2      	subs	r2, r2, r3
 8005f46:	0852      	lsrs	r2, r2, #1
 8005f48:	4413      	add	r3, r2
 8005f4a:	0ada      	lsrs	r2, r3, #11
 8005f4c:	4613      	mov	r3, r2
 8005f4e:	009b      	lsls	r3, r3, #2
 8005f50:	4413      	add	r3, r2
 8005f52:	005b      	lsls	r3, r3, #1
 8005f54:	461a      	mov	r2, r3
 8005f56:	4b11      	ldr	r3, [pc, #68]	; (8005f9c <main+0xc8>)
 8005f58:	4413      	add	r3, r2
 8005f5a:	4a11      	ldr	r2, [pc, #68]	; (8005fa0 <main+0xcc>)
 8005f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8005f60:	08db      	lsrs	r3, r3, #3
 8005f62:	3319      	adds	r3, #25
 8005f64:	667b      	str	r3, [r7, #100]	; 0x64
		  /* Display the Temperature Value on the LCD */
		  sprintf(desc, "Polling - Internal Temperature is %ld degree C", JTemp);
 8005f66:	463b      	mov	r3, r7
 8005f68:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005f6a:	490e      	ldr	r1, [pc, #56]	; (8005fa4 <main+0xd0>)
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	f000 fea3 	bl	8006cb8 <siprintf>
		  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 + 45, (uint8_t *)desc, CENTER_MODE);
 8005f72:	f7fa ff27 	bl	8000dc4 <BSP_LCD_GetYSize>
 8005f76:	4603      	mov	r3, r0
 8005f78:	085b      	lsrs	r3, r3, #1
 8005f7a:	b29b      	uxth	r3, r3
 8005f7c:	332d      	adds	r3, #45	; 0x2d
 8005f7e:	b299      	uxth	r1, r3
 8005f80:	463a      	mov	r2, r7
 8005f82:	2301      	movs	r3, #1
 8005f84:	2000      	movs	r0, #0
 8005f86:	f7fb f8a5 	bl	80010d4 <BSP_LCD_DisplayStringAt>
		  BSP_LCD_ClearStringLine(30);
 8005f8a:	201e      	movs	r0, #30
 8005f8c:	f7fa fffa 	bl	8000f84 <BSP_LCD_ClearStringLine>
  {
 8005f90:	e7bc      	b.n	8005f0c <main+0x38>
 8005f92:	bf00      	nop
 8005f94:	2000047c 	.word	0x2000047c
 8005f98:	00100101 	.word	0x00100101
 8005f9c:	ffffe250 	.word	0xffffe250
 8005fa0:	51eb851f 	.word	0x51eb851f
 8005fa4:	080074dc 	.word	0x080074dc

08005fa8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b0b8      	sub	sp, #224	; 0xe0
 8005fac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005fae:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005fb2:	2234      	movs	r2, #52	; 0x34
 8005fb4:	2100      	movs	r1, #0
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f000 fe76 	bl	8006ca8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005fbc:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005fc0:	2200      	movs	r2, #0
 8005fc2:	601a      	str	r2, [r3, #0]
 8005fc4:	605a      	str	r2, [r3, #4]
 8005fc6:	609a      	str	r2, [r3, #8]
 8005fc8:	60da      	str	r2, [r3, #12]
 8005fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005fcc:	f107 0308 	add.w	r3, r7, #8
 8005fd0:	2290      	movs	r2, #144	; 0x90
 8005fd2:	2100      	movs	r1, #0
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	f000 fe67 	bl	8006ca8 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005fda:	4b3e      	ldr	r3, [pc, #248]	; (80060d4 <SystemClock_Config+0x12c>)
 8005fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fde:	4a3d      	ldr	r2, [pc, #244]	; (80060d4 <SystemClock_Config+0x12c>)
 8005fe0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fe4:	6413      	str	r3, [r2, #64]	; 0x40
 8005fe6:	4b3b      	ldr	r3, [pc, #236]	; (80060d4 <SystemClock_Config+0x12c>)
 8005fe8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fee:	607b      	str	r3, [r7, #4]
 8005ff0:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ff2:	4b39      	ldr	r3, [pc, #228]	; (80060d8 <SystemClock_Config+0x130>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a38      	ldr	r2, [pc, #224]	; (80060d8 <SystemClock_Config+0x130>)
 8005ff8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005ffc:	6013      	str	r3, [r2, #0]
 8005ffe:	4b36      	ldr	r3, [pc, #216]	; (80060d8 <SystemClock_Config+0x130>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006006:	603b      	str	r3, [r7, #0]
 8006008:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800600a:	2301      	movs	r3, #1
 800600c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8006010:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006014:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006018:	2302      	movs	r3, #2
 800601a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800601e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006022:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 25;
 8006026:	2319      	movs	r3, #25
 8006028:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 400;
 800602c:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8006030:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8006034:	2302      	movs	r3, #2
 8006036:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800603a:	2302      	movs	r3, #2
 800603c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8006040:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8006044:	4618      	mov	r0, r3
 8006046:	f7fe fd0d 	bl	8004a64 <HAL_RCC_OscConfig>
 800604a:	4603      	mov	r3, r0
 800604c:	2b00      	cmp	r3, #0
 800604e:	d001      	beq.n	8006054 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8006050:	f000 fbaa 	bl	80067a8 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8006054:	f7fe fcb6 	bl	80049c4 <HAL_PWREx_EnableOverDrive>
 8006058:	4603      	mov	r3, r0
 800605a:	2b00      	cmp	r3, #0
 800605c:	d001      	beq.n	8006062 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800605e:	f000 fba3 	bl	80067a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006062:	230f      	movs	r3, #15
 8006064:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006068:	2302      	movs	r3, #2
 800606a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800606e:	2300      	movs	r3, #0
 8006070:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8006074:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8006078:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800607c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006080:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8006084:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8006088:	2106      	movs	r1, #6
 800608a:	4618      	mov	r0, r3
 800608c:	f7fe ff5c 	bl	8004f48 <HAL_RCC_ClockConfig>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d001      	beq.n	800609a <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8006096:	f000 fb87 	bl	80067a8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800609a:	2308      	movs	r3, #8
 800609c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 800609e:	23c0      	movs	r3, #192	; 0xc0
 80060a0:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80060a2:	2302      	movs	r3, #2
 80060a4:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80060a6:	2302      	movs	r3, #2
 80060a8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80060aa:	2300      	movs	r3, #0
 80060ac:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80060ae:	2301      	movs	r3, #1
 80060b0:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80060b2:	2300      	movs	r3, #0
 80060b4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80060b6:	f107 0308 	add.w	r3, r7, #8
 80060ba:	4618      	mov	r0, r3
 80060bc:	f7ff f8de 	bl	800527c <HAL_RCCEx_PeriphCLKConfig>
 80060c0:	4603      	mov	r3, r0
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d001      	beq.n	80060ca <SystemClock_Config+0x122>
  {
    Error_Handler();
 80060c6:	f000 fb6f 	bl	80067a8 <Error_Handler>
  }
}
 80060ca:	bf00      	nop
 80060cc:	37e0      	adds	r7, #224	; 0xe0
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	40023800 	.word	0x40023800
 80060d8:	40007000 	.word	0x40007000

080060dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80060dc:	b580      	push	{r7, lr}
 80060de:	b084      	sub	sp, #16
 80060e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80060e2:	463b      	mov	r3, r7
 80060e4:	2200      	movs	r2, #0
 80060e6:	601a      	str	r2, [r3, #0]
 80060e8:	605a      	str	r2, [r3, #4]
 80060ea:	609a      	str	r2, [r3, #8]
 80060ec:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 80060ee:	4b21      	ldr	r3, [pc, #132]	; (8006174 <MX_ADC1_Init+0x98>)
 80060f0:	4a21      	ldr	r2, [pc, #132]	; (8006178 <MX_ADC1_Init+0x9c>)
 80060f2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80060f4:	4b1f      	ldr	r3, [pc, #124]	; (8006174 <MX_ADC1_Init+0x98>)
 80060f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80060fa:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80060fc:	4b1d      	ldr	r3, [pc, #116]	; (8006174 <MX_ADC1_Init+0x98>)
 80060fe:	2200      	movs	r2, #0
 8006100:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8006102:	4b1c      	ldr	r3, [pc, #112]	; (8006174 <MX_ADC1_Init+0x98>)
 8006104:	2200      	movs	r2, #0
 8006106:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8006108:	4b1a      	ldr	r3, [pc, #104]	; (8006174 <MX_ADC1_Init+0x98>)
 800610a:	2201      	movs	r2, #1
 800610c:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800610e:	4b19      	ldr	r3, [pc, #100]	; (8006174 <MX_ADC1_Init+0x98>)
 8006110:	2200      	movs	r2, #0
 8006112:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006116:	4b17      	ldr	r3, [pc, #92]	; (8006174 <MX_ADC1_Init+0x98>)
 8006118:	2200      	movs	r2, #0
 800611a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800611c:	4b15      	ldr	r3, [pc, #84]	; (8006174 <MX_ADC1_Init+0x98>)
 800611e:	4a17      	ldr	r2, [pc, #92]	; (800617c <MX_ADC1_Init+0xa0>)
 8006120:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8006122:	4b14      	ldr	r3, [pc, #80]	; (8006174 <MX_ADC1_Init+0x98>)
 8006124:	2200      	movs	r2, #0
 8006126:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8006128:	4b12      	ldr	r3, [pc, #72]	; (8006174 <MX_ADC1_Init+0x98>)
 800612a:	2201      	movs	r2, #1
 800612c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800612e:	4b11      	ldr	r3, [pc, #68]	; (8006174 <MX_ADC1_Init+0x98>)
 8006130:	2200      	movs	r2, #0
 8006132:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8006136:	4b0f      	ldr	r3, [pc, #60]	; (8006174 <MX_ADC1_Init+0x98>)
 8006138:	2200      	movs	r2, #0
 800613a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800613c:	480d      	ldr	r0, [pc, #52]	; (8006174 <MX_ADC1_Init+0x98>)
 800613e:	f7fb fcd1 	bl	8001ae4 <HAL_ADC_Init>
 8006142:	4603      	mov	r3, r0
 8006144:	2b00      	cmp	r3, #0
 8006146:	d001      	beq.n	800614c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8006148:	f000 fb2e 	bl	80067a8 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 800614c:	4b0c      	ldr	r3, [pc, #48]	; (8006180 <MX_ADC1_Init+0xa4>)
 800614e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006150:	2301      	movs	r3, #1
 8006152:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_56CYCLES;
 8006154:	2303      	movs	r3, #3
 8006156:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006158:	463b      	mov	r3, r7
 800615a:	4619      	mov	r1, r3
 800615c:	4805      	ldr	r0, [pc, #20]	; (8006174 <MX_ADC1_Init+0x98>)
 800615e:	f7fb fe57 	bl	8001e10 <HAL_ADC_ConfigChannel>
 8006162:	4603      	mov	r3, r0
 8006164:	2b00      	cmp	r3, #0
 8006166:	d001      	beq.n	800616c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8006168:	f000 fb1e 	bl	80067a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800616c:	bf00      	nop
 800616e:	3710      	adds	r7, #16
 8006170:	46bd      	mov	sp, r7
 8006172:	bd80      	pop	{r7, pc}
 8006174:	2000047c 	.word	0x2000047c
 8006178:	40012000 	.word	0x40012000
 800617c:	0f000001 	.word	0x0f000001
 8006180:	10000012 	.word	0x10000012

08006184 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8006188:	4b18      	ldr	r3, [pc, #96]	; (80061ec <MX_DMA2D_Init+0x68>)
 800618a:	4a19      	ldr	r2, [pc, #100]	; (80061f0 <MX_DMA2D_Init+0x6c>)
 800618c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 800618e:	4b17      	ldr	r3, [pc, #92]	; (80061ec <MX_DMA2D_Init+0x68>)
 8006190:	2200      	movs	r2, #0
 8006192:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8006194:	4b15      	ldr	r3, [pc, #84]	; (80061ec <MX_DMA2D_Init+0x68>)
 8006196:	2200      	movs	r2, #0
 8006198:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800619a:	4b14      	ldr	r3, [pc, #80]	; (80061ec <MX_DMA2D_Init+0x68>)
 800619c:	2200      	movs	r2, #0
 800619e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80061a0:	4b12      	ldr	r3, [pc, #72]	; (80061ec <MX_DMA2D_Init+0x68>)
 80061a2:	2200      	movs	r2, #0
 80061a4:	639a      	str	r2, [r3, #56]	; 0x38
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80061a6:	4b11      	ldr	r3, [pc, #68]	; (80061ec <MX_DMA2D_Init+0x68>)
 80061a8:	2200      	movs	r2, #0
 80061aa:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80061ac:	4b0f      	ldr	r3, [pc, #60]	; (80061ec <MX_DMA2D_Init+0x68>)
 80061ae:	2200      	movs	r2, #0
 80061b0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80061b2:	4b0e      	ldr	r3, [pc, #56]	; (80061ec <MX_DMA2D_Init+0x68>)
 80061b4:	2200      	movs	r2, #0
 80061b6:	645a      	str	r2, [r3, #68]	; 0x44
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 80061b8:	4b0c      	ldr	r3, [pc, #48]	; (80061ec <MX_DMA2D_Init+0x68>)
 80061ba:	2200      	movs	r2, #0
 80061bc:	649a      	str	r2, [r3, #72]	; 0x48
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 80061be:	4b0b      	ldr	r3, [pc, #44]	; (80061ec <MX_DMA2D_Init+0x68>)
 80061c0:	2200      	movs	r2, #0
 80061c2:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80061c4:	4809      	ldr	r0, [pc, #36]	; (80061ec <MX_DMA2D_Init+0x68>)
 80061c6:	f7fc fb1f 	bl	8002808 <HAL_DMA2D_Init>
 80061ca:	4603      	mov	r3, r0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	d001      	beq.n	80061d4 <MX_DMA2D_Init+0x50>
  {
    Error_Handler();
 80061d0:	f000 faea 	bl	80067a8 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 80061d4:	2101      	movs	r1, #1
 80061d6:	4805      	ldr	r0, [pc, #20]	; (80061ec <MX_DMA2D_Init+0x68>)
 80061d8:	f7fc fc84 	bl	8002ae4 <HAL_DMA2D_ConfigLayer>
 80061dc:	4603      	mov	r3, r0
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d001      	beq.n	80061e6 <MX_DMA2D_Init+0x62>
  {
    Error_Handler();
 80061e2:	f000 fae1 	bl	80067a8 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 80061e6:	bf00      	nop
 80061e8:	bd80      	pop	{r7, pc}
 80061ea:	bf00      	nop
 80061ec:	200004c4 	.word	0x200004c4
 80061f0:	4002b000 	.word	0x4002b000

080061f4 <MX_DSIHOST_DSI_Init>:
  * @brief DSIHOST Initialization Function
  * @param None
  * @retval None
  */
static void MX_DSIHOST_DSI_Init(void)
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	b0aa      	sub	sp, #168	; 0xa8
 80061f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DSIHOST_Init 0 */

  /* USER CODE END DSIHOST_Init 0 */

  DSI_PLLInitTypeDef PLLInit = {0};
 80061fa:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80061fe:	2200      	movs	r2, #0
 8006200:	601a      	str	r2, [r3, #0]
 8006202:	605a      	str	r2, [r3, #4]
 8006204:	609a      	str	r2, [r3, #8]
  DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 8006206:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800620a:	2224      	movs	r2, #36	; 0x24
 800620c:	2100      	movs	r1, #0
 800620e:	4618      	mov	r0, r3
 8006210:	f000 fd4a 	bl	8006ca8 <memset>
  DSI_PHY_TimerTypeDef PhyTimings = {0};
 8006214:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8006218:	2200      	movs	r2, #0
 800621a:	601a      	str	r2, [r3, #0]
 800621c:	605a      	str	r2, [r3, #4]
 800621e:	609a      	str	r2, [r3, #8]
 8006220:	60da      	str	r2, [r3, #12]
 8006222:	611a      	str	r2, [r3, #16]
 8006224:	615a      	str	r2, [r3, #20]
  DSI_LPCmdTypeDef LPCmd = {0};
 8006226:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800622a:	2234      	movs	r2, #52	; 0x34
 800622c:	2100      	movs	r1, #0
 800622e:	4618      	mov	r0, r3
 8006230:	f000 fd3a 	bl	8006ca8 <memset>
  DSI_CmdCfgTypeDef CmdCfg = {0};
 8006234:	463b      	mov	r3, r7
 8006236:	222c      	movs	r2, #44	; 0x2c
 8006238:	2100      	movs	r1, #0
 800623a:	4618      	mov	r0, r3
 800623c:	f000 fd34 	bl	8006ca8 <memset>

  /* USER CODE BEGIN DSIHOST_Init 1 */

  /* USER CODE END DSIHOST_Init 1 */
  hdsi.Instance = DSI;
 8006240:	4b64      	ldr	r3, [pc, #400]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8006242:	4a65      	ldr	r2, [pc, #404]	; (80063d8 <MX_DSIHOST_DSI_Init+0x1e4>)
 8006244:	601a      	str	r2, [r3, #0]
  hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 8006246:	4b63      	ldr	r3, [pc, #396]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8006248:	2200      	movs	r2, #0
 800624a:	605a      	str	r2, [r3, #4]
  hdsi.Init.TXEscapeCkdiv = 4;
 800624c:	4b61      	ldr	r3, [pc, #388]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 800624e:	2204      	movs	r2, #4
 8006250:	609a      	str	r2, [r3, #8]
  hdsi.Init.NumberOfLanes = DSI_ONE_DATA_LANE;
 8006252:	4b60      	ldr	r3, [pc, #384]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8006254:	2200      	movs	r2, #0
 8006256:	60da      	str	r2, [r3, #12]
  PLLInit.PLLNDIV = 20;
 8006258:	2314      	movs	r3, #20
 800625a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  PLLInit.PLLIDF = DSI_PLL_IN_DIV1;
 800625e:	2301      	movs	r3, #1
 8006260:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 8006264:	2300      	movs	r3, #0
 8006266:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 800626a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800626e:	4619      	mov	r1, r3
 8006270:	4858      	ldr	r0, [pc, #352]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8006272:	f7fc fdb9 	bl	8002de8 <HAL_DSI_Init>
 8006276:	4603      	mov	r3, r0
 8006278:	2b00      	cmp	r3, #0
 800627a:	d001      	beq.n	8006280 <MX_DSIHOST_DSI_Init+0x8c>
  {
    Error_Handler();
 800627c:	f000 fa94 	bl	80067a8 <Error_Handler>
  }
  HostTimeouts.TimeoutCkdiv = 1;
 8006280:	2301      	movs	r3, #1
 8006282:	67bb      	str	r3, [r7, #120]	; 0x78
  HostTimeouts.HighSpeedTransmissionTimeout = 0;
 8006284:	2300      	movs	r3, #0
 8006286:	67fb      	str	r3, [r7, #124]	; 0x7c
  HostTimeouts.LowPowerReceptionTimeout = 0;
 8006288:	2300      	movs	r3, #0
 800628a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  HostTimeouts.HighSpeedReadTimeout = 0;
 800628e:	2300      	movs	r3, #0
 8006290:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  HostTimeouts.LowPowerReadTimeout = 0;
 8006294:	2300      	movs	r3, #0
 8006296:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  HostTimeouts.HighSpeedWriteTimeout = 0;
 800629a:	2300      	movs	r3, #0
 800629c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 80062a0:	2300      	movs	r3, #0
 80062a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  HostTimeouts.LowPowerWriteTimeout = 0;
 80062a6:	2300      	movs	r3, #0
 80062a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  HostTimeouts.BTATimeout = 0;
 80062ac:	2300      	movs	r3, #0
 80062ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 80062b2:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80062b6:	4619      	mov	r1, r3
 80062b8:	4846      	ldr	r0, [pc, #280]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80062ba:	f7fd fbd1 	bl	8003a60 <HAL_DSI_ConfigHostTimeouts>
 80062be:	4603      	mov	r3, r0
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <MX_DSIHOST_DSI_Init+0xd4>
  {
    Error_Handler();
 80062c4:	f000 fa70 	bl	80067a8 <Error_Handler>
  }
  PhyTimings.ClockLaneHS2LPTime = 28;
 80062c8:	231c      	movs	r3, #28
 80062ca:	663b      	str	r3, [r7, #96]	; 0x60
  PhyTimings.ClockLaneLP2HSTime = 33;
 80062cc:	2321      	movs	r3, #33	; 0x21
 80062ce:	667b      	str	r3, [r7, #100]	; 0x64
  PhyTimings.DataLaneHS2LPTime = 15;
 80062d0:	230f      	movs	r3, #15
 80062d2:	66bb      	str	r3, [r7, #104]	; 0x68
  PhyTimings.DataLaneLP2HSTime = 25;
 80062d4:	2319      	movs	r3, #25
 80062d6:	66fb      	str	r3, [r7, #108]	; 0x6c
  PhyTimings.DataLaneMaxReadTime = 0;
 80062d8:	2300      	movs	r3, #0
 80062da:	673b      	str	r3, [r7, #112]	; 0x70
  PhyTimings.StopWaitTime = 0;
 80062dc:	2300      	movs	r3, #0
 80062de:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 80062e0:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80062e4:	4619      	mov	r1, r3
 80062e6:	483b      	ldr	r0, [pc, #236]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80062e8:	f7fd fb50 	bl	800398c <HAL_DSI_ConfigPhyTimer>
 80062ec:	4603      	mov	r3, r0
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d001      	beq.n	80062f6 <MX_DSIHOST_DSI_Init+0x102>
  {
    Error_Handler();
 80062f2:	f000 fa59 	bl	80067a8 <Error_Handler>
  }
  if (HAL_DSI_ConfigFlowControl(&hdsi, DSI_FLOW_CONTROL_BTA) != HAL_OK)
 80062f6:	2104      	movs	r1, #4
 80062f8:	4836      	ldr	r0, [pc, #216]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80062fa:	f7fd fb1f 	bl	800393c <HAL_DSI_ConfigFlowControl>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d001      	beq.n	8006308 <MX_DSIHOST_DSI_Init+0x114>
  {
    Error_Handler();
 8006304:	f000 fa50 	bl	80067a8 <Error_Handler>
  }
  if (HAL_DSI_SetLowPowerRXFilter(&hdsi, 10000) != HAL_OK)
 8006308:	f242 7110 	movw	r1, #10000	; 0x2710
 800630c:	4831      	ldr	r0, [pc, #196]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 800630e:	f7fd fd65 	bl	8003ddc <HAL_DSI_SetLowPowerRXFilter>
 8006312:	4603      	mov	r3, r0
 8006314:	2b00      	cmp	r3, #0
 8006316:	d001      	beq.n	800631c <MX_DSIHOST_DSI_Init+0x128>
  {
    Error_Handler();
 8006318:	f000 fa46 	bl	80067a8 <Error_Handler>
  }
  if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_NONE) != HAL_OK)
 800631c:	2100      	movs	r1, #0
 800631e:	482d      	ldr	r0, [pc, #180]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 8006320:	f7fc fef0 	bl	8003104 <HAL_DSI_ConfigErrorMonitor>
 8006324:	4603      	mov	r3, r0
 8006326:	2b00      	cmp	r3, #0
 8006328:	d001      	beq.n	800632e <MX_DSIHOST_DSI_Init+0x13a>
  {
    Error_Handler();
 800632a:	f000 fa3d 	bl	80067a8 <Error_Handler>
  }
  LPCmd.LPGenShortWriteNoP = DSI_LP_GSW0P_DISABLE;
 800632e:	2300      	movs	r3, #0
 8006330:	62fb      	str	r3, [r7, #44]	; 0x2c
  LPCmd.LPGenShortWriteOneP = DSI_LP_GSW1P_DISABLE;
 8006332:	2300      	movs	r3, #0
 8006334:	633b      	str	r3, [r7, #48]	; 0x30
  LPCmd.LPGenShortWriteTwoP = DSI_LP_GSW2P_DISABLE;
 8006336:	2300      	movs	r3, #0
 8006338:	637b      	str	r3, [r7, #52]	; 0x34
  LPCmd.LPGenShortReadNoP = DSI_LP_GSR0P_DISABLE;
 800633a:	2300      	movs	r3, #0
 800633c:	63bb      	str	r3, [r7, #56]	; 0x38
  LPCmd.LPGenShortReadOneP = DSI_LP_GSR1P_DISABLE;
 800633e:	2300      	movs	r3, #0
 8006340:	63fb      	str	r3, [r7, #60]	; 0x3c
  LPCmd.LPGenShortReadTwoP = DSI_LP_GSR2P_DISABLE;
 8006342:	2300      	movs	r3, #0
 8006344:	643b      	str	r3, [r7, #64]	; 0x40
  LPCmd.LPGenLongWrite = DSI_LP_GLW_DISABLE;
 8006346:	2300      	movs	r3, #0
 8006348:	647b      	str	r3, [r7, #68]	; 0x44
  LPCmd.LPDcsShortWriteNoP = DSI_LP_DSW0P_DISABLE;
 800634a:	2300      	movs	r3, #0
 800634c:	64bb      	str	r3, [r7, #72]	; 0x48
  LPCmd.LPDcsShortWriteOneP = DSI_LP_DSW1P_DISABLE;
 800634e:	2300      	movs	r3, #0
 8006350:	64fb      	str	r3, [r7, #76]	; 0x4c
  LPCmd.LPDcsShortReadNoP = DSI_LP_DSR0P_DISABLE;
 8006352:	2300      	movs	r3, #0
 8006354:	653b      	str	r3, [r7, #80]	; 0x50
  LPCmd.LPDcsLongWrite = DSI_LP_DLW_DISABLE;
 8006356:	2300      	movs	r3, #0
 8006358:	657b      	str	r3, [r7, #84]	; 0x54
  LPCmd.LPMaxReadPacket = DSI_LP_MRDP_DISABLE;
 800635a:	2300      	movs	r3, #0
 800635c:	65bb      	str	r3, [r7, #88]	; 0x58
  LPCmd.AcknowledgeRequest = DSI_ACKNOWLEDGE_DISABLE;
 800635e:	2300      	movs	r3, #0
 8006360:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_DSI_ConfigCommand(&hdsi, &LPCmd) != HAL_OK)
 8006362:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8006366:	4619      	mov	r1, r3
 8006368:	481a      	ldr	r0, [pc, #104]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 800636a:	f7fd fa89 	bl	8003880 <HAL_DSI_ConfigCommand>
 800636e:	4603      	mov	r3, r0
 8006370:	2b00      	cmp	r3, #0
 8006372:	d001      	beq.n	8006378 <MX_DSIHOST_DSI_Init+0x184>
  {
    Error_Handler();
 8006374:	f000 fa18 	bl	80067a8 <Error_Handler>
  }
  CmdCfg.VirtualChannelID = 0;
 8006378:	2300      	movs	r3, #0
 800637a:	603b      	str	r3, [r7, #0]
  CmdCfg.ColorCoding = DSI_RGB888;
 800637c:	2305      	movs	r3, #5
 800637e:	607b      	str	r3, [r7, #4]
  CmdCfg.CommandSize = 640;
 8006380:	f44f 7320 	mov.w	r3, #640	; 0x280
 8006384:	60bb      	str	r3, [r7, #8]
  CmdCfg.TearingEffectSource = DSI_TE_EXTERNAL;
 8006386:	2310      	movs	r3, #16
 8006388:	60fb      	str	r3, [r7, #12]
  CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 800638a:	2300      	movs	r3, #0
 800638c:	613b      	str	r3, [r7, #16]
  CmdCfg.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 800638e:	2304      	movs	r3, #4
 8006390:	617b      	str	r3, [r7, #20]
  CmdCfg.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 8006392:	2302      	movs	r3, #2
 8006394:	61bb      	str	r3, [r7, #24]
  CmdCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 8006396:	2300      	movs	r3, #0
 8006398:	61fb      	str	r3, [r7, #28]
  CmdCfg.VSyncPol = DSI_VSYNC_FALLING;
 800639a:	2300      	movs	r3, #0
 800639c:	623b      	str	r3, [r7, #32]
  CmdCfg.AutomaticRefresh = DSI_AR_ENABLE;
 800639e:	2340      	movs	r3, #64	; 0x40
 80063a0:	627b      	str	r3, [r7, #36]	; 0x24
  CmdCfg.TEAcknowledgeRequest = DSI_TE_ACKNOWLEDGE_DISABLE;
 80063a2:	2300      	movs	r3, #0
 80063a4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_DSI_ConfigAdaptedCommandMode(&hdsi, &CmdCfg) != HAL_OK)
 80063a6:	463b      	mov	r3, r7
 80063a8:	4619      	mov	r1, r3
 80063aa:	480a      	ldr	r0, [pc, #40]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80063ac:	f7fd f98e 	bl	80036cc <HAL_DSI_ConfigAdaptedCommandMode>
 80063b0:	4603      	mov	r3, r0
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d001      	beq.n	80063ba <MX_DSIHOST_DSI_Init+0x1c6>
  {
    Error_Handler();
 80063b6:	f000 f9f7 	bl	80067a8 <Error_Handler>
  }
  if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 80063ba:	2100      	movs	r1, #0
 80063bc:	4805      	ldr	r0, [pc, #20]	; (80063d4 <MX_DSIHOST_DSI_Init+0x1e0>)
 80063be:	f7fc ff5d 	bl	800327c <HAL_DSI_SetGenericVCID>
 80063c2:	4603      	mov	r3, r0
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d001      	beq.n	80063cc <MX_DSIHOST_DSI_Init+0x1d8>
  {
    Error_Handler();
 80063c8:	f000 f9ee 	bl	80067a8 <Error_Handler>
  }
  /* USER CODE BEGIN DSIHOST_Init 2 */

  /* USER CODE END DSIHOST_Init 2 */

}
 80063cc:	bf00      	nop
 80063ce:	37a8      	adds	r7, #168	; 0xa8
 80063d0:	46bd      	mov	sp, r7
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	200003b8 	.word	0x200003b8
 80063d8:	40016c00 	.word	0x40016c00

080063dc <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b09a      	sub	sp, #104	; 0x68
 80063e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80063e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80063e6:	2234      	movs	r2, #52	; 0x34
 80063e8:	2100      	movs	r1, #0
 80063ea:	4618      	mov	r0, r3
 80063ec:	f000 fc5c 	bl	8006ca8 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80063f0:	463b      	mov	r3, r7
 80063f2:	2234      	movs	r2, #52	; 0x34
 80063f4:	2100      	movs	r1, #0
 80063f6:	4618      	mov	r0, r3
 80063f8:	f000 fc56 	bl	8006ca8 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80063fc:	4b4e      	ldr	r3, [pc, #312]	; (8006538 <MX_LTDC_Init+0x15c>)
 80063fe:	4a4f      	ldr	r2, [pc, #316]	; (800653c <MX_LTDC_Init+0x160>)
 8006400:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8006402:	4b4d      	ldr	r3, [pc, #308]	; (8006538 <MX_LTDC_Init+0x15c>)
 8006404:	2200      	movs	r2, #0
 8006406:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8006408:	4b4b      	ldr	r3, [pc, #300]	; (8006538 <MX_LTDC_Init+0x15c>)
 800640a:	2200      	movs	r2, #0
 800640c:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 800640e:	4b4a      	ldr	r3, [pc, #296]	; (8006538 <MX_LTDC_Init+0x15c>)
 8006410:	2200      	movs	r2, #0
 8006412:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8006414:	4b48      	ldr	r3, [pc, #288]	; (8006538 <MX_LTDC_Init+0x15c>)
 8006416:	2200      	movs	r2, #0
 8006418:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 800641a:	4b47      	ldr	r3, [pc, #284]	; (8006538 <MX_LTDC_Init+0x15c>)
 800641c:	2207      	movs	r2, #7
 800641e:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 8006420:	4b45      	ldr	r3, [pc, #276]	; (8006538 <MX_LTDC_Init+0x15c>)
 8006422:	2203      	movs	r2, #3
 8006424:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8006426:	4b44      	ldr	r3, [pc, #272]	; (8006538 <MX_LTDC_Init+0x15c>)
 8006428:	220e      	movs	r2, #14
 800642a:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 800642c:	4b42      	ldr	r3, [pc, #264]	; (8006538 <MX_LTDC_Init+0x15c>)
 800642e:	2205      	movs	r2, #5
 8006430:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 8006432:	4b41      	ldr	r3, [pc, #260]	; (8006538 <MX_LTDC_Init+0x15c>)
 8006434:	f240 228e 	movw	r2, #654	; 0x28e
 8006438:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 800643a:	4b3f      	ldr	r3, [pc, #252]	; (8006538 <MX_LTDC_Init+0x15c>)
 800643c:	f240 12e5 	movw	r2, #485	; 0x1e5
 8006440:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 8006442:	4b3d      	ldr	r3, [pc, #244]	; (8006538 <MX_LTDC_Init+0x15c>)
 8006444:	f44f 7225 	mov.w	r2, #660	; 0x294
 8006448:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 800644a:	4b3b      	ldr	r3, [pc, #236]	; (8006538 <MX_LTDC_Init+0x15c>)
 800644c:	f240 12e7 	movw	r2, #487	; 0x1e7
 8006450:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8006452:	4b39      	ldr	r3, [pc, #228]	; (8006538 <MX_LTDC_Init+0x15c>)
 8006454:	2200      	movs	r2, #0
 8006456:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800645a:	4b37      	ldr	r3, [pc, #220]	; (8006538 <MX_LTDC_Init+0x15c>)
 800645c:	2200      	movs	r2, #0
 800645e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8006462:	4b35      	ldr	r3, [pc, #212]	; (8006538 <MX_LTDC_Init+0x15c>)
 8006464:	2200      	movs	r2, #0
 8006466:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800646a:	4833      	ldr	r0, [pc, #204]	; (8006538 <MX_LTDC_Init+0x15c>)
 800646c:	f7fd ffb2 	bl	80043d4 <HAL_LTDC_Init>
 8006470:	4603      	mov	r3, r0
 8006472:	2b00      	cmp	r3, #0
 8006474:	d001      	beq.n	800647a <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8006476:	f000 f997 	bl	80067a8 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800647a:	2300      	movs	r3, #0
 800647c:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 800647e:	2300      	movs	r3, #0
 8006480:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8006482:	2300      	movs	r3, #0
 8006484:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 8006486:	2300      	movs	r3, #0
 8006488:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800648a:	2300      	movs	r3, #0
 800648c:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 800648e:	2300      	movs	r3, #0
 8006490:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8006492:	2300      	movs	r3, #0
 8006494:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8006496:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800649a:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800649c:	2305      	movs	r3, #5
 800649e:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 80064a0:	2300      	movs	r3, #0
 80064a2:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 80064a4:	2300      	movs	r3, #0
 80064a6:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 80064a8:	2300      	movs	r3, #0
 80064aa:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 80064ac:	2300      	movs	r3, #0
 80064ae:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 80064b2:	2300      	movs	r3, #0
 80064b4:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 80064b8:	2300      	movs	r3, #0
 80064ba:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80064be:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80064c2:	2200      	movs	r2, #0
 80064c4:	4619      	mov	r1, r3
 80064c6:	481c      	ldr	r0, [pc, #112]	; (8006538 <MX_LTDC_Init+0x15c>)
 80064c8:	f7fe f854 	bl	8004574 <HAL_LTDC_ConfigLayer>
 80064cc:	4603      	mov	r3, r0
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d001      	beq.n	80064d6 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 80064d2:	f000 f969 	bl	80067a8 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 80064d6:	2300      	movs	r3, #0
 80064d8:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 80064da:	2300      	movs	r3, #0
 80064dc:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 80064de:	2300      	movs	r3, #0
 80064e0:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 80064e2:	2300      	movs	r3, #0
 80064e4:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80064e6:	2300      	movs	r3, #0
 80064e8:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 80064ea:	2300      	movs	r3, #0
 80064ec:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 80064ee:	2300      	movs	r3, #0
 80064f0:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80064f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064f6:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80064f8:	2305      	movs	r3, #5
 80064fa:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80064fc:	2300      	movs	r3, #0
 80064fe:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 8006500:	2300      	movs	r3, #0
 8006502:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 8006504:	2300      	movs	r3, #0
 8006506:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 8006508:	2300      	movs	r3, #0
 800650a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 800650e:	2300      	movs	r3, #0
 8006510:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 8006514:	2300      	movs	r3, #0
 8006516:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 800651a:	463b      	mov	r3, r7
 800651c:	2201      	movs	r2, #1
 800651e:	4619      	mov	r1, r3
 8006520:	4805      	ldr	r0, [pc, #20]	; (8006538 <MX_LTDC_Init+0x15c>)
 8006522:	f7fe f827 	bl	8004574 <HAL_LTDC_ConfigLayer>
 8006526:	4603      	mov	r3, r0
 8006528:	2b00      	cmp	r3, #0
 800652a:	d001      	beq.n	8006530 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 800652c:	f000 f93c 	bl	80067a8 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8006530:	bf00      	nop
 8006532:	3768      	adds	r7, #104	; 0x68
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}
 8006538:	200003d4 	.word	0x200003d4
 800653c:	40016800 	.word	0x40016800

08006540 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b088      	sub	sp, #32
 8006544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8006546:	1d3b      	adds	r3, r7, #4
 8006548:	2200      	movs	r2, #0
 800654a:	601a      	str	r2, [r3, #0]
 800654c:	605a      	str	r2, [r3, #4]
 800654e:	609a      	str	r2, [r3, #8]
 8006550:	60da      	str	r2, [r3, #12]
 8006552:	611a      	str	r2, [r3, #16]
 8006554:	615a      	str	r2, [r3, #20]
 8006556:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8006558:	4b1e      	ldr	r3, [pc, #120]	; (80065d4 <MX_FMC_Init+0x94>)
 800655a:	4a1f      	ldr	r2, [pc, #124]	; (80065d8 <MX_FMC_Init+0x98>)
 800655c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800655e:	4b1d      	ldr	r3, [pc, #116]	; (80065d4 <MX_FMC_Init+0x94>)
 8006560:	2201      	movs	r2, #1
 8006562:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8006564:	4b1b      	ldr	r3, [pc, #108]	; (80065d4 <MX_FMC_Init+0x94>)
 8006566:	2200      	movs	r2, #0
 8006568:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_13;
 800656a:	4b1a      	ldr	r3, [pc, #104]	; (80065d4 <MX_FMC_Init+0x94>)
 800656c:	2208      	movs	r2, #8
 800656e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8006570:	4b18      	ldr	r3, [pc, #96]	; (80065d4 <MX_FMC_Init+0x94>)
 8006572:	2220      	movs	r2, #32
 8006574:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8006576:	4b17      	ldr	r3, [pc, #92]	; (80065d4 <MX_FMC_Init+0x94>)
 8006578:	2240      	movs	r2, #64	; 0x40
 800657a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 800657c:	4b15      	ldr	r3, [pc, #84]	; (80065d4 <MX_FMC_Init+0x94>)
 800657e:	2280      	movs	r2, #128	; 0x80
 8006580:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8006582:	4b14      	ldr	r3, [pc, #80]	; (80065d4 <MX_FMC_Init+0x94>)
 8006584:	2200      	movs	r2, #0
 8006586:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8006588:	4b12      	ldr	r3, [pc, #72]	; (80065d4 <MX_FMC_Init+0x94>)
 800658a:	2200      	movs	r2, #0
 800658c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800658e:	4b11      	ldr	r3, [pc, #68]	; (80065d4 <MX_FMC_Init+0x94>)
 8006590:	2200      	movs	r2, #0
 8006592:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8006594:	4b0f      	ldr	r3, [pc, #60]	; (80065d4 <MX_FMC_Init+0x94>)
 8006596:	2200      	movs	r2, #0
 8006598:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 800659a:	2310      	movs	r3, #16
 800659c:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 800659e:	2310      	movs	r3, #16
 80065a0:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 80065a2:	2310      	movs	r3, #16
 80065a4:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 80065a6:	2310      	movs	r3, #16
 80065a8:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 80065aa:	2310      	movs	r3, #16
 80065ac:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 80065ae:	2310      	movs	r3, #16
 80065b0:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 80065b2:	2310      	movs	r3, #16
 80065b4:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80065b6:	1d3b      	adds	r3, r7, #4
 80065b8:	4619      	mov	r1, r3
 80065ba:	4806      	ldr	r0, [pc, #24]	; (80065d4 <MX_FMC_Init+0x94>)
 80065bc:	f7ff fa84 	bl	8005ac8 <HAL_SDRAM_Init>
 80065c0:	4603      	mov	r3, r0
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d001      	beq.n	80065ca <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 80065c6:	f000 f8ef 	bl	80067a8 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80065ca:	bf00      	nop
 80065cc:	3720      	adds	r7, #32
 80065ce:	46bd      	mov	sp, r7
 80065d0:	bd80      	pop	{r7, pc}
 80065d2:	bf00      	nop
 80065d4:	2000051c 	.word	0x2000051c
 80065d8:	a0000140 	.word	0xa0000140

080065dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80065dc:	b480      	push	{r7}
 80065de:	b089      	sub	sp, #36	; 0x24
 80065e0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80065e2:	4b33      	ldr	r3, [pc, #204]	; (80066b0 <MX_GPIO_Init+0xd4>)
 80065e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065e6:	4a32      	ldr	r2, [pc, #200]	; (80066b0 <MX_GPIO_Init+0xd4>)
 80065e8:	f043 0310 	orr.w	r3, r3, #16
 80065ec:	6313      	str	r3, [r2, #48]	; 0x30
 80065ee:	4b30      	ldr	r3, [pc, #192]	; (80066b0 <MX_GPIO_Init+0xd4>)
 80065f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065f2:	f003 0310 	and.w	r3, r3, #16
 80065f6:	61fb      	str	r3, [r7, #28]
 80065f8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80065fa:	4b2d      	ldr	r3, [pc, #180]	; (80066b0 <MX_GPIO_Init+0xd4>)
 80065fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065fe:	4a2c      	ldr	r2, [pc, #176]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006600:	f043 0302 	orr.w	r3, r3, #2
 8006604:	6313      	str	r3, [r2, #48]	; 0x30
 8006606:	4b2a      	ldr	r3, [pc, #168]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800660a:	f003 0302 	and.w	r3, r3, #2
 800660e:	61bb      	str	r3, [r7, #24]
 8006610:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8006612:	4b27      	ldr	r3, [pc, #156]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006616:	4a26      	ldr	r2, [pc, #152]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006618:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800661c:	6313      	str	r3, [r2, #48]	; 0x30
 800661e:	4b24      	ldr	r3, [pc, #144]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006622:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006626:	617b      	str	r3, [r7, #20]
 8006628:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800662a:	4b21      	ldr	r3, [pc, #132]	; (80066b0 <MX_GPIO_Init+0xd4>)
 800662c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800662e:	4a20      	ldr	r2, [pc, #128]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006630:	f043 0308 	orr.w	r3, r3, #8
 8006634:	6313      	str	r3, [r2, #48]	; 0x30
 8006636:	4b1e      	ldr	r3, [pc, #120]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800663a:	f003 0308 	and.w	r3, r3, #8
 800663e:	613b      	str	r3, [r7, #16]
 8006640:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8006642:	4b1b      	ldr	r3, [pc, #108]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006646:	4a1a      	ldr	r2, [pc, #104]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800664c:	6313      	str	r3, [r2, #48]	; 0x30
 800664e:	4b18      	ldr	r3, [pc, #96]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006652:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006656:	60fb      	str	r3, [r7, #12]
 8006658:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800665a:	4b15      	ldr	r3, [pc, #84]	; (80066b0 <MX_GPIO_Init+0xd4>)
 800665c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800665e:	4a14      	ldr	r2, [pc, #80]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006660:	f043 0320 	orr.w	r3, r3, #32
 8006664:	6313      	str	r3, [r2, #48]	; 0x30
 8006666:	4b12      	ldr	r3, [pc, #72]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800666a:	f003 0320 	and.w	r3, r3, #32
 800666e:	60bb      	str	r3, [r7, #8]
 8006670:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8006672:	4b0f      	ldr	r3, [pc, #60]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006676:	4a0e      	ldr	r2, [pc, #56]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006678:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800667c:	6313      	str	r3, [r2, #48]	; 0x30
 800667e:	4b0c      	ldr	r3, [pc, #48]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006682:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006686:	607b      	str	r3, [r7, #4]
 8006688:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 800668a:	4b09      	ldr	r3, [pc, #36]	; (80066b0 <MX_GPIO_Init+0xd4>)
 800668c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800668e:	4a08      	ldr	r2, [pc, #32]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006690:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006694:	6313      	str	r3, [r2, #48]	; 0x30
 8006696:	4b06      	ldr	r3, [pc, #24]	; (80066b0 <MX_GPIO_Init+0xd4>)
 8006698:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800669a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800669e:	603b      	str	r3, [r7, #0]
 80066a0:	683b      	ldr	r3, [r7, #0]

}
 80066a2:	bf00      	nop
 80066a4:	3724      	adds	r7, #36	; 0x24
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop
 80066b0:	40023800 	.word	0x40023800

080066b4 <LCD_Config>:

/* USER CODE BEGIN 4 */
static void LCD_Config(void)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b082      	sub	sp, #8
 80066b8:	af00      	add	r7, sp, #0
  uint32_t  lcd_status = LCD_OK;
 80066ba:	2300      	movs	r3, #0
 80066bc:	607b      	str	r3, [r7, #4]

  /* Initialize the LCD */
  lcd_status = BSP_LCD_Init();
 80066be:	f7fa f9f0 	bl	8000aa2 <BSP_LCD_Init>
 80066c2:	4603      	mov	r3, r0
 80066c4:	607b      	str	r3, [r7, #4]
  while(lcd_status != LCD_OK);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1fc      	bne.n	80066c6 <LCD_Config+0x12>

  BSP_LCD_LayerDefaultInit(0, LCD_FB_START_ADDRESS);
 80066cc:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 80066d0:	2000      	movs	r0, #0
 80066d2:	f7fa fb83 	bl	8000ddc <BSP_LCD_LayerDefaultInit>

  /* Clear the LCD */
  BSP_LCD_Clear(LCD_COLOR_WHITE);
 80066d6:	f04f 30ff 	mov.w	r0, #4294967295
 80066da:	f7fa fc2b 	bl	8000f34 <BSP_LCD_Clear>

  /* Set LCD Example description */
  BSP_LCD_SetTextColor(LCD_COLOR_DARKBLUE);
 80066de:	4828      	ldr	r0, [pc, #160]	; (8006780 <LCD_Config+0xcc>)
 80066e0:	f7fa fbdc 	bl	8000e9c <BSP_LCD_SetTextColor>
  BSP_LCD_SetFont(&Font12);
 80066e4:	4827      	ldr	r0, [pc, #156]	; (8006784 <LCD_Config+0xd0>)
 80066e6:	f7fa fc0b 	bl	8000f00 <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()- 20, (uint8_t *)"Copyright (c) STMicroelectronics 2016", CENTER_MODE);
 80066ea:	f7fa fb6b 	bl	8000dc4 <BSP_LCD_GetYSize>
 80066ee:	4603      	mov	r3, r0
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	3b14      	subs	r3, #20
 80066f4:	b299      	uxth	r1, r3
 80066f6:	2301      	movs	r3, #1
 80066f8:	4a23      	ldr	r2, [pc, #140]	; (8006788 <LCD_Config+0xd4>)
 80066fa:	2000      	movs	r0, #0
 80066fc:	f7fa fcea 	bl	80010d4 <BSP_LCD_DisplayStringAt>
  BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8006700:	4822      	ldr	r0, [pc, #136]	; (800678c <LCD_Config+0xd8>)
 8006702:	f7fa fbcb 	bl	8000e9c <BSP_LCD_SetTextColor>
  BSP_LCD_FillRect(0, 0, BSP_LCD_GetXSize(), 120);
 8006706:	f7fa fb51 	bl	8000dac <BSP_LCD_GetXSize>
 800670a:	4603      	mov	r3, r0
 800670c:	b29a      	uxth	r2, r3
 800670e:	2378      	movs	r3, #120	; 0x78
 8006710:	2100      	movs	r1, #0
 8006712:	2000      	movs	r0, #0
 8006714:	f7fa fda2 	bl	800125c <BSP_LCD_FillRect>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8006718:	f04f 30ff 	mov.w	r0, #4294967295
 800671c:	f7fa fbbe 	bl	8000e9c <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 8006720:	481a      	ldr	r0, [pc, #104]	; (800678c <LCD_Config+0xd8>)
 8006722:	f7fa fbd3 	bl	8000ecc <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font24);
 8006726:	481a      	ldr	r0, [pc, #104]	; (8006790 <LCD_Config+0xdc>)
 8006728:	f7fa fbea 	bl	8000f00 <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 10, (uint8_t *)"ADC_TemperatureSensor", CENTER_MODE);
 800672c:	2301      	movs	r3, #1
 800672e:	4a19      	ldr	r2, [pc, #100]	; (8006794 <LCD_Config+0xe0>)
 8006730:	210a      	movs	r1, #10
 8006732:	2000      	movs	r0, #0
 8006734:	f7fa fcce 	bl	80010d4 <BSP_LCD_DisplayStringAt>
  BSP_LCD_SetFont(&Font16);
 8006738:	4817      	ldr	r0, [pc, #92]	; (8006798 <LCD_Config+0xe4>)
 800673a:	f7fa fbe1 	bl	8000f00 <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 60, (uint8_t *)"This example shows how to measure the Junction", CENTER_MODE);
 800673e:	2301      	movs	r3, #1
 8006740:	4a16      	ldr	r2, [pc, #88]	; (800679c <LCD_Config+0xe8>)
 8006742:	213c      	movs	r1, #60	; 0x3c
 8006744:	2000      	movs	r0, #0
 8006746:	f7fa fcc5 	bl	80010d4 <BSP_LCD_DisplayStringAt>
  BSP_LCD_DisplayStringAt(0, 75, (uint8_t *)"Temperature of the device via an Internal", CENTER_MODE);
 800674a:	2301      	movs	r3, #1
 800674c:	4a14      	ldr	r2, [pc, #80]	; (80067a0 <LCD_Config+0xec>)
 800674e:	214b      	movs	r1, #75	; 0x4b
 8006750:	2000      	movs	r0, #0
 8006752:	f7fa fcbf 	bl	80010d4 <BSP_LCD_DisplayStringAt>
  BSP_LCD_DisplayStringAt(0, 90, (uint8_t *)"Sensor and display the Value on the LCD", CENTER_MODE);
 8006756:	2301      	movs	r3, #1
 8006758:	4a12      	ldr	r2, [pc, #72]	; (80067a4 <LCD_Config+0xf0>)
 800675a:	215a      	movs	r1, #90	; 0x5a
 800675c:	2000      	movs	r0, #0
 800675e:	f7fa fcb9 	bl	80010d4 <BSP_LCD_DisplayStringAt>

  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8006762:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8006766:	f7fa fb99 	bl	8000e9c <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800676a:	f04f 30ff 	mov.w	r0, #4294967295
 800676e:	f7fa fbad 	bl	8000ecc <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font24);
 8006772:	4807      	ldr	r0, [pc, #28]	; (8006790 <LCD_Config+0xdc>)
 8006774:	f7fa fbc4 	bl	8000f00 <BSP_LCD_SetFont>
}
 8006778:	bf00      	nop
 800677a:	3708      	adds	r7, #8
 800677c:	46bd      	mov	sp, r7
 800677e:	bd80      	pop	{r7, pc}
 8006780:	ff000080 	.word	0xff000080
 8006784:	20000010 	.word	0x20000010
 8006788:	0800750c 	.word	0x0800750c
 800678c:	ff0000ff 	.word	0xff0000ff
 8006790:	20000000 	.word	0x20000000
 8006794:	08007534 	.word	0x08007534
 8006798:	20000008 	.word	0x20000008
 800679c:	0800754c 	.word	0x0800754c
 80067a0:	0800757c 	.word	0x0800757c
 80067a4:	080075a8 	.word	0x080075a8

080067a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80067a8:	b480      	push	{r7}
 80067aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80067ac:	bf00      	nop
 80067ae:	46bd      	mov	sp, r7
 80067b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b4:	4770      	bx	lr
	...

080067b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80067b8:	b480      	push	{r7}
 80067ba:	b083      	sub	sp, #12
 80067bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80067be:	4b0f      	ldr	r3, [pc, #60]	; (80067fc <HAL_MspInit+0x44>)
 80067c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067c2:	4a0e      	ldr	r2, [pc, #56]	; (80067fc <HAL_MspInit+0x44>)
 80067c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067c8:	6413      	str	r3, [r2, #64]	; 0x40
 80067ca:	4b0c      	ldr	r3, [pc, #48]	; (80067fc <HAL_MspInit+0x44>)
 80067cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067d2:	607b      	str	r3, [r7, #4]
 80067d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067d6:	4b09      	ldr	r3, [pc, #36]	; (80067fc <HAL_MspInit+0x44>)
 80067d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067da:	4a08      	ldr	r2, [pc, #32]	; (80067fc <HAL_MspInit+0x44>)
 80067dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80067e0:	6453      	str	r3, [r2, #68]	; 0x44
 80067e2:	4b06      	ldr	r3, [pc, #24]	; (80067fc <HAL_MspInit+0x44>)
 80067e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067ea:	603b      	str	r3, [r7, #0]
 80067ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80067ee:	bf00      	nop
 80067f0:	370c      	adds	r7, #12
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr
 80067fa:	bf00      	nop
 80067fc:	40023800 	.word	0x40023800

08006800 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006800:	b480      	push	{r7}
 8006802:	b085      	sub	sp, #20
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  if(hadc->Instance==ADC1)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a0a      	ldr	r2, [pc, #40]	; (8006838 <HAL_ADC_MspInit+0x38>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d10b      	bne.n	800682a <HAL_ADC_MspInit+0x2a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006812:	4b0a      	ldr	r3, [pc, #40]	; (800683c <HAL_ADC_MspInit+0x3c>)
 8006814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006816:	4a09      	ldr	r2, [pc, #36]	; (800683c <HAL_ADC_MspInit+0x3c>)
 8006818:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800681c:	6453      	str	r3, [r2, #68]	; 0x44
 800681e:	4b07      	ldr	r3, [pc, #28]	; (800683c <HAL_ADC_MspInit+0x3c>)
 8006820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006826:	60fb      	str	r3, [r7, #12]
 8006828:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800682a:	bf00      	nop
 800682c:	3714      	adds	r7, #20
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	40012000 	.word	0x40012000
 800683c:	40023800 	.word	0x40023800

08006840 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8006840:	b480      	push	{r7}
 8006842:	b085      	sub	sp, #20
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a0a      	ldr	r2, [pc, #40]	; (8006878 <HAL_DMA2D_MspInit+0x38>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d10b      	bne.n	800686a <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8006852:	4b0a      	ldr	r3, [pc, #40]	; (800687c <HAL_DMA2D_MspInit+0x3c>)
 8006854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006856:	4a09      	ldr	r2, [pc, #36]	; (800687c <HAL_DMA2D_MspInit+0x3c>)
 8006858:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800685c:	6313      	str	r3, [r2, #48]	; 0x30
 800685e:	4b07      	ldr	r3, [pc, #28]	; (800687c <HAL_DMA2D_MspInit+0x3c>)
 8006860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006862:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006866:	60fb      	str	r3, [r7, #12]
 8006868:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 800686a:	bf00      	nop
 800686c:	3714      	adds	r7, #20
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop
 8006878:	4002b000 	.word	0x4002b000
 800687c:	40023800 	.word	0x40023800

08006880 <HAL_DSI_MspInit>:
* This function configures the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
{
 8006880:	b580      	push	{r7, lr}
 8006882:	b08a      	sub	sp, #40	; 0x28
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006888:	f107 0314 	add.w	r3, r7, #20
 800688c:	2200      	movs	r2, #0
 800688e:	601a      	str	r2, [r3, #0]
 8006890:	605a      	str	r2, [r3, #4]
 8006892:	609a      	str	r2, [r3, #8]
 8006894:	60da      	str	r2, [r3, #12]
 8006896:	611a      	str	r2, [r3, #16]
  if(hdsi->Instance==DSI)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a17      	ldr	r2, [pc, #92]	; (80068fc <HAL_DSI_MspInit+0x7c>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d127      	bne.n	80068f2 <HAL_DSI_MspInit+0x72>
  {
  /* USER CODE BEGIN DSI_MspInit 0 */

  /* USER CODE END DSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 80068a2:	4b17      	ldr	r3, [pc, #92]	; (8006900 <HAL_DSI_MspInit+0x80>)
 80068a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068a6:	4a16      	ldr	r2, [pc, #88]	; (8006900 <HAL_DSI_MspInit+0x80>)
 80068a8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80068ac:	6453      	str	r3, [r2, #68]	; 0x44
 80068ae:	4b14      	ldr	r3, [pc, #80]	; (8006900 <HAL_DSI_MspInit+0x80>)
 80068b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068b2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80068b6:	613b      	str	r3, [r7, #16]
 80068b8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 80068ba:	4b11      	ldr	r3, [pc, #68]	; (8006900 <HAL_DSI_MspInit+0x80>)
 80068bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068be:	4a10      	ldr	r2, [pc, #64]	; (8006900 <HAL_DSI_MspInit+0x80>)
 80068c0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80068c4:	6313      	str	r3, [r2, #48]	; 0x30
 80068c6:	4b0e      	ldr	r3, [pc, #56]	; (8006900 <HAL_DSI_MspInit+0x80>)
 80068c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068ca:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80068ce:	60fb      	str	r3, [r7, #12]
 80068d0:	68fb      	ldr	r3, [r7, #12]
    /**DSIHOST GPIO Configuration    
    PJ2     ------> DSIHOST_TE 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80068d2:	2304      	movs	r3, #4
 80068d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80068d6:	2302      	movs	r3, #2
 80068d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80068da:	2300      	movs	r3, #0
 80068dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80068de:	2300      	movs	r3, #0
 80068e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_DSI;
 80068e2:	230d      	movs	r3, #13
 80068e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80068e6:	f107 0314 	add.w	r3, r7, #20
 80068ea:	4619      	mov	r1, r3
 80068ec:	4805      	ldr	r0, [pc, #20]	; (8006904 <HAL_DSI_MspInit+0x84>)
 80068ee:	f7fd faa3 	bl	8003e38 <HAL_GPIO_Init>
  /* USER CODE BEGIN DSI_MspInit 1 */

  /* USER CODE END DSI_MspInit 1 */
  }

}
 80068f2:	bf00      	nop
 80068f4:	3728      	adds	r7, #40	; 0x28
 80068f6:	46bd      	mov	sp, r7
 80068f8:	bd80      	pop	{r7, pc}
 80068fa:	bf00      	nop
 80068fc:	40016c00 	.word	0x40016c00
 8006900:	40023800 	.word	0x40023800
 8006904:	40022400 	.word	0x40022400

08006908 <HAL_DSI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hdsi: DSI handle pointer
* @retval None
*/
void HAL_DSI_MspDeInit(DSI_HandleTypeDef* hdsi)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b082      	sub	sp, #8
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  if(hdsi->Instance==DSI)
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	4a08      	ldr	r2, [pc, #32]	; (8006938 <HAL_DSI_MspDeInit+0x30>)
 8006916:	4293      	cmp	r3, r2
 8006918:	d109      	bne.n	800692e <HAL_DSI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN DSI_MspDeInit 0 */

  /* USER CODE END DSI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_DSI_CLK_DISABLE();
 800691a:	4b08      	ldr	r3, [pc, #32]	; (800693c <HAL_DSI_MspDeInit+0x34>)
 800691c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800691e:	4a07      	ldr	r2, [pc, #28]	; (800693c <HAL_DSI_MspDeInit+0x34>)
 8006920:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8006924:	6453      	str	r3, [r2, #68]	; 0x44
  
    /**DSIHOST GPIO Configuration    
    PJ2     ------> DSIHOST_TE 
    */
    HAL_GPIO_DeInit(GPIOJ, GPIO_PIN_2);
 8006926:	2104      	movs	r1, #4
 8006928:	4805      	ldr	r0, [pc, #20]	; (8006940 <HAL_DSI_MspDeInit+0x38>)
 800692a:	f7fd fc2f 	bl	800418c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN DSI_MspDeInit 1 */

  /* USER CODE END DSI_MspDeInit 1 */
  }

}
 800692e:	bf00      	nop
 8006930:	3708      	adds	r7, #8
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	40016c00 	.word	0x40016c00
 800693c:	40023800 	.word	0x40023800
 8006940:	40022400 	.word	0x40022400

08006944 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8006944:	b480      	push	{r7}
 8006946:	b085      	sub	sp, #20
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
  if(hltdc->Instance==LTDC)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a0a      	ldr	r2, [pc, #40]	; (800697c <HAL_LTDC_MspInit+0x38>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d10b      	bne.n	800696e <HAL_LTDC_MspInit+0x2a>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8006956:	4b0a      	ldr	r3, [pc, #40]	; (8006980 <HAL_LTDC_MspInit+0x3c>)
 8006958:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800695a:	4a09      	ldr	r2, [pc, #36]	; (8006980 <HAL_LTDC_MspInit+0x3c>)
 800695c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006960:	6453      	str	r3, [r2, #68]	; 0x44
 8006962:	4b07      	ldr	r3, [pc, #28]	; (8006980 <HAL_LTDC_MspInit+0x3c>)
 8006964:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006966:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800696a:	60fb      	str	r3, [r7, #12]
 800696c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 800696e:	bf00      	nop
 8006970:	3714      	adds	r7, #20
 8006972:	46bd      	mov	sp, r7
 8006974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006978:	4770      	bx	lr
 800697a:	bf00      	nop
 800697c:	40016800 	.word	0x40016800
 8006980:	40023800 	.word	0x40023800

08006984 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8006984:	b580      	push	{r7, lr}
 8006986:	b086      	sub	sp, #24
 8006988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800698a:	1d3b      	adds	r3, r7, #4
 800698c:	2200      	movs	r2, #0
 800698e:	601a      	str	r2, [r3, #0]
 8006990:	605a      	str	r2, [r3, #4]
 8006992:	609a      	str	r2, [r3, #8]
 8006994:	60da      	str	r2, [r3, #12]
 8006996:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8006998:	4b43      	ldr	r3, [pc, #268]	; (8006aa8 <HAL_FMC_MspInit+0x124>)
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d17e      	bne.n	8006a9e <HAL_FMC_MspInit+0x11a>
    return;
  }
  FMC_Initialized = 1;
 80069a0:	4b41      	ldr	r3, [pc, #260]	; (8006aa8 <HAL_FMC_MspInit+0x124>)
 80069a2:	2201      	movs	r2, #1
 80069a4:	601a      	str	r2, [r3, #0]
  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 80069a6:	4b41      	ldr	r3, [pc, #260]	; (8006aac <HAL_FMC_MspInit+0x128>)
 80069a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069aa:	4a40      	ldr	r2, [pc, #256]	; (8006aac <HAL_FMC_MspInit+0x128>)
 80069ac:	f043 0301 	orr.w	r3, r3, #1
 80069b0:	6393      	str	r3, [r2, #56]	; 0x38
 80069b2:	4b3e      	ldr	r3, [pc, #248]	; (8006aac <HAL_FMC_MspInit+0x128>)
 80069b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b6:	f003 0301 	and.w	r3, r3, #1
 80069ba:	603b      	str	r3, [r7, #0]
 80069bc:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80069be:	2360      	movs	r3, #96	; 0x60
 80069c0:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069c2:	2302      	movs	r3, #2
 80069c4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069c6:	2300      	movs	r3, #0
 80069c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80069ca:	2303      	movs	r3, #3
 80069cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80069ce:	230c      	movs	r3, #12
 80069d0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80069d2:	1d3b      	adds	r3, r7, #4
 80069d4:	4619      	mov	r1, r3
 80069d6:	4836      	ldr	r0, [pc, #216]	; (8006ab0 <HAL_FMC_MspInit+0x12c>)
 80069d8:	f7fd fa2e 	bl	8003e38 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_2 
 80069dc:	f248 1337 	movw	r3, #33079	; 0x8137
 80069e0:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_0|GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069e2:	2302      	movs	r3, #2
 80069e4:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069e6:	2300      	movs	r3, #0
 80069e8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80069ea:	2303      	movs	r3, #3
 80069ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80069ee:	230c      	movs	r3, #12
 80069f0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80069f2:	1d3b      	adds	r3, r7, #4
 80069f4:	4619      	mov	r1, r3
 80069f6:	482f      	ldr	r0, [pc, #188]	; (8006ab4 <HAL_FMC_MspInit+0x130>)
 80069f8:	f7fd fa1e 	bl	8003e38 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10 
 80069fc:	f24c 7303 	movw	r3, #50947	; 0xc703
 8006a00:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a02:	2302      	movs	r3, #2
 8006a04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a06:	2300      	movs	r3, #0
 8006a08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006a0e:	230c      	movs	r3, #12
 8006a10:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006a12:	1d3b      	adds	r3, r7, #4
 8006a14:	4619      	mov	r1, r3
 8006a16:	4828      	ldr	r0, [pc, #160]	; (8006ab8 <HAL_FMC_MspInit+0x134>)
 8006a18:	f7fd fa0e 	bl	8003e38 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_10 
 8006a1c:	f240 63cf 	movw	r3, #1743	; 0x6cf
 8006a20:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_6|GPIO_PIN_1|GPIO_PIN_9|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a22:	2302      	movs	r3, #2
 8006a24:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a26:	2300      	movs	r3, #0
 8006a28:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a2a:	2303      	movs	r3, #3
 8006a2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006a2e:	230c      	movs	r3, #12
 8006a30:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006a32:	1d3b      	adds	r3, r7, #4
 8006a34:	4619      	mov	r1, r3
 8006a36:	4821      	ldr	r0, [pc, #132]	; (8006abc <HAL_FMC_MspInit+0x138>)
 8006a38:	f7fd f9fe 	bl	8003e38 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8006a3c:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8006a40:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a42:	2302      	movs	r3, #2
 8006a44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a46:	2300      	movs	r3, #0
 8006a48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a4a:	2303      	movs	r3, #3
 8006a4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006a4e:	230c      	movs	r3, #12
 8006a50:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006a52:	1d3b      	adds	r3, r7, #4
 8006a54:	4619      	mov	r1, r3
 8006a56:	481a      	ldr	r0, [pc, #104]	; (8006ac0 <HAL_FMC_MspInit+0x13c>)
 8006a58:	f7fd f9ee 	bl	8003e38 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_5 
 8006a5c:	f64f 7320 	movw	r3, #65312	; 0xff20
 8006a60:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_8 
                          |GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a62:	2302      	movs	r3, #2
 8006a64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a66:	2300      	movs	r3, #0
 8006a68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a6a:	2303      	movs	r3, #3
 8006a6c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006a6e:	230c      	movs	r3, #12
 8006a70:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8006a72:	1d3b      	adds	r3, r7, #4
 8006a74:	4619      	mov	r1, r3
 8006a76:	4813      	ldr	r0, [pc, #76]	; (8006ac4 <HAL_FMC_MspInit+0x140>)
 8006a78:	f7fd f9de 	bl	8003e38 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_14 
 8006a7c:	f64f 7380 	movw	r3, #65408	; 0xff80
 8006a80:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_15 
                          |GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a82:	2302      	movs	r3, #2
 8006a84:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a86:	2300      	movs	r3, #0
 8006a88:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a8a:	2303      	movs	r3, #3
 8006a8c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8006a8e:	230c      	movs	r3, #12
 8006a90:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006a92:	1d3b      	adds	r3, r7, #4
 8006a94:	4619      	mov	r1, r3
 8006a96:	480c      	ldr	r0, [pc, #48]	; (8006ac8 <HAL_FMC_MspInit+0x144>)
 8006a98:	f7fd f9ce 	bl	8003e38 <HAL_GPIO_Init>
 8006a9c:	e000      	b.n	8006aa0 <HAL_FMC_MspInit+0x11c>
    return;
 8006a9e:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8006aa0:	3718      	adds	r7, #24
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	20000254 	.word	0x20000254
 8006aac:	40023800 	.word	0x40023800
 8006ab0:	40020400 	.word	0x40020400
 8006ab4:	40021800 	.word	0x40021800
 8006ab8:	40020c00 	.word	0x40020c00
 8006abc:	40022000 	.word	0x40022000
 8006ac0:	40021400 	.word	0x40021400
 8006ac4:	40021c00 	.word	0x40021c00
 8006ac8:	40021000 	.word	0x40021000

08006acc <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8006acc:	b580      	push	{r7, lr}
 8006ace:	b082      	sub	sp, #8
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8006ad4:	f7ff ff56 	bl	8006984 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8006ad8:	bf00      	nop
 8006ada:	3708      	adds	r7, #8
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}

08006ae0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006ae4:	bf00      	nop
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr

08006aee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006aee:	b480      	push	{r7}
 8006af0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006af2:	e7fe      	b.n	8006af2 <HardFault_Handler+0x4>

08006af4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006af4:	b480      	push	{r7}
 8006af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006af8:	e7fe      	b.n	8006af8 <MemManage_Handler+0x4>

08006afa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006afa:	b480      	push	{r7}
 8006afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006afe:	e7fe      	b.n	8006afe <BusFault_Handler+0x4>

08006b00 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006b00:	b480      	push	{r7}
 8006b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006b04:	e7fe      	b.n	8006b04 <UsageFault_Handler+0x4>

08006b06 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006b06:	b480      	push	{r7}
 8006b08:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006b0a:	bf00      	nop
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006b14:	b480      	push	{r7}
 8006b16:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006b18:	bf00      	nop
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr

08006b22 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006b22:	b480      	push	{r7}
 8006b24:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006b26:	bf00      	nop
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr

08006b30 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006b34:	f7fa ff94 	bl	8001a60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006b38:	bf00      	nop
 8006b3a:	bd80      	pop	{r7, pc}

08006b3c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8006b3c:	b580      	push	{r7, lr}
 8006b3e:	b084      	sub	sp, #16
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8006b44:	4b11      	ldr	r3, [pc, #68]	; (8006b8c <_sbrk+0x50>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d102      	bne.n	8006b52 <_sbrk+0x16>
		heap_end = &end;
 8006b4c:	4b0f      	ldr	r3, [pc, #60]	; (8006b8c <_sbrk+0x50>)
 8006b4e:	4a10      	ldr	r2, [pc, #64]	; (8006b90 <_sbrk+0x54>)
 8006b50:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8006b52:	4b0e      	ldr	r3, [pc, #56]	; (8006b8c <_sbrk+0x50>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8006b58:	4b0c      	ldr	r3, [pc, #48]	; (8006b8c <_sbrk+0x50>)
 8006b5a:	681a      	ldr	r2, [r3, #0]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	4413      	add	r3, r2
 8006b60:	466a      	mov	r2, sp
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d907      	bls.n	8006b76 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8006b66:	f000 f875 	bl	8006c54 <__errno>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	230c      	movs	r3, #12
 8006b6e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8006b70:	f04f 33ff 	mov.w	r3, #4294967295
 8006b74:	e006      	b.n	8006b84 <_sbrk+0x48>
	}

	heap_end += incr;
 8006b76:	4b05      	ldr	r3, [pc, #20]	; (8006b8c <_sbrk+0x50>)
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4413      	add	r3, r2
 8006b7e:	4a03      	ldr	r2, [pc, #12]	; (8006b8c <_sbrk+0x50>)
 8006b80:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006b82:	68fb      	ldr	r3, [r7, #12]
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3710      	adds	r7, #16
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}
 8006b8c:	20000258 	.word	0x20000258
 8006b90:	20000558 	.word	0x20000558

08006b94 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006b94:	b480      	push	{r7}
 8006b96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006b98:	4b15      	ldr	r3, [pc, #84]	; (8006bf0 <SystemInit+0x5c>)
 8006b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b9e:	4a14      	ldr	r2, [pc, #80]	; (8006bf0 <SystemInit+0x5c>)
 8006ba0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006ba4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006ba8:	4b12      	ldr	r3, [pc, #72]	; (8006bf4 <SystemInit+0x60>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a11      	ldr	r2, [pc, #68]	; (8006bf4 <SystemInit+0x60>)
 8006bae:	f043 0301 	orr.w	r3, r3, #1
 8006bb2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006bb4:	4b0f      	ldr	r3, [pc, #60]	; (8006bf4 <SystemInit+0x60>)
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006bba:	4b0e      	ldr	r3, [pc, #56]	; (8006bf4 <SystemInit+0x60>)
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	490d      	ldr	r1, [pc, #52]	; (8006bf4 <SystemInit+0x60>)
 8006bc0:	4b0d      	ldr	r3, [pc, #52]	; (8006bf8 <SystemInit+0x64>)
 8006bc2:	4013      	ands	r3, r2
 8006bc4:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006bc6:	4b0b      	ldr	r3, [pc, #44]	; (8006bf4 <SystemInit+0x60>)
 8006bc8:	4a0c      	ldr	r2, [pc, #48]	; (8006bfc <SystemInit+0x68>)
 8006bca:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006bcc:	4b09      	ldr	r3, [pc, #36]	; (8006bf4 <SystemInit+0x60>)
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a08      	ldr	r2, [pc, #32]	; (8006bf4 <SystemInit+0x60>)
 8006bd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006bd6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006bd8:	4b06      	ldr	r3, [pc, #24]	; (8006bf4 <SystemInit+0x60>)
 8006bda:	2200      	movs	r2, #0
 8006bdc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006bde:	4b04      	ldr	r3, [pc, #16]	; (8006bf0 <SystemInit+0x5c>)
 8006be0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006be4:	609a      	str	r2, [r3, #8]
#endif
}
 8006be6:	bf00      	nop
 8006be8:	46bd      	mov	sp, r7
 8006bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bee:	4770      	bx	lr
 8006bf0:	e000ed00 	.word	0xe000ed00
 8006bf4:	40023800 	.word	0x40023800
 8006bf8:	fef6ffff 	.word	0xfef6ffff
 8006bfc:	24003010 	.word	0x24003010

08006c00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006c00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006c38 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006c04:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006c06:	e003      	b.n	8006c10 <LoopCopyDataInit>

08006c08 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006c08:	4b0c      	ldr	r3, [pc, #48]	; (8006c3c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006c0a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006c0c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006c0e:	3104      	adds	r1, #4

08006c10 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006c10:	480b      	ldr	r0, [pc, #44]	; (8006c40 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006c12:	4b0c      	ldr	r3, [pc, #48]	; (8006c44 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006c14:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006c16:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006c18:	d3f6      	bcc.n	8006c08 <CopyDataInit>
  ldr  r2, =_sbss
 8006c1a:	4a0b      	ldr	r2, [pc, #44]	; (8006c48 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006c1c:	e002      	b.n	8006c24 <LoopFillZerobss>

08006c1e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006c1e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006c20:	f842 3b04 	str.w	r3, [r2], #4

08006c24 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006c24:	4b09      	ldr	r3, [pc, #36]	; (8006c4c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006c26:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006c28:	d3f9      	bcc.n	8006c1e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006c2a:	f7ff ffb3 	bl	8006b94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006c2e:	f000 f817 	bl	8006c60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006c32:	f7ff f94f 	bl	8005ed4 <main>
  bx  lr    
 8006c36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006c38:	2007ffff 	.word	0x2007ffff
  ldr  r3, =_sidata
 8006c3c:	0800a34c 	.word	0x0800a34c
  ldr  r0, =_sdata
 8006c40:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006c44:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 8006c48:	20000094 	.word	0x20000094
  ldr  r3, = _ebss
 8006c4c:	20000554 	.word	0x20000554

08006c50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006c50:	e7fe      	b.n	8006c50 <ADC_IRQHandler>
	...

08006c54 <__errno>:
 8006c54:	4b01      	ldr	r3, [pc, #4]	; (8006c5c <__errno+0x8>)
 8006c56:	6818      	ldr	r0, [r3, #0]
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	20000030 	.word	0x20000030

08006c60 <__libc_init_array>:
 8006c60:	b570      	push	{r4, r5, r6, lr}
 8006c62:	4e0d      	ldr	r6, [pc, #52]	; (8006c98 <__libc_init_array+0x38>)
 8006c64:	4c0d      	ldr	r4, [pc, #52]	; (8006c9c <__libc_init_array+0x3c>)
 8006c66:	1ba4      	subs	r4, r4, r6
 8006c68:	10a4      	asrs	r4, r4, #2
 8006c6a:	2500      	movs	r5, #0
 8006c6c:	42a5      	cmp	r5, r4
 8006c6e:	d109      	bne.n	8006c84 <__libc_init_array+0x24>
 8006c70:	4e0b      	ldr	r6, [pc, #44]	; (8006ca0 <__libc_init_array+0x40>)
 8006c72:	4c0c      	ldr	r4, [pc, #48]	; (8006ca4 <__libc_init_array+0x44>)
 8006c74:	f000 fc26 	bl	80074c4 <_init>
 8006c78:	1ba4      	subs	r4, r4, r6
 8006c7a:	10a4      	asrs	r4, r4, #2
 8006c7c:	2500      	movs	r5, #0
 8006c7e:	42a5      	cmp	r5, r4
 8006c80:	d105      	bne.n	8006c8e <__libc_init_array+0x2e>
 8006c82:	bd70      	pop	{r4, r5, r6, pc}
 8006c84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c88:	4798      	blx	r3
 8006c8a:	3501      	adds	r5, #1
 8006c8c:	e7ee      	b.n	8006c6c <__libc_init_array+0xc>
 8006c8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c92:	4798      	blx	r3
 8006c94:	3501      	adds	r5, #1
 8006c96:	e7f2      	b.n	8006c7e <__libc_init_array+0x1e>
 8006c98:	0800a344 	.word	0x0800a344
 8006c9c:	0800a344 	.word	0x0800a344
 8006ca0:	0800a344 	.word	0x0800a344
 8006ca4:	0800a348 	.word	0x0800a348

08006ca8 <memset>:
 8006ca8:	4402      	add	r2, r0
 8006caa:	4603      	mov	r3, r0
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d100      	bne.n	8006cb2 <memset+0xa>
 8006cb0:	4770      	bx	lr
 8006cb2:	f803 1b01 	strb.w	r1, [r3], #1
 8006cb6:	e7f9      	b.n	8006cac <memset+0x4>

08006cb8 <siprintf>:
 8006cb8:	b40e      	push	{r1, r2, r3}
 8006cba:	b500      	push	{lr}
 8006cbc:	b09c      	sub	sp, #112	; 0x70
 8006cbe:	ab1d      	add	r3, sp, #116	; 0x74
 8006cc0:	9002      	str	r0, [sp, #8]
 8006cc2:	9006      	str	r0, [sp, #24]
 8006cc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006cc8:	4809      	ldr	r0, [pc, #36]	; (8006cf0 <siprintf+0x38>)
 8006cca:	9107      	str	r1, [sp, #28]
 8006ccc:	9104      	str	r1, [sp, #16]
 8006cce:	4909      	ldr	r1, [pc, #36]	; (8006cf4 <siprintf+0x3c>)
 8006cd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cd4:	9105      	str	r1, [sp, #20]
 8006cd6:	6800      	ldr	r0, [r0, #0]
 8006cd8:	9301      	str	r3, [sp, #4]
 8006cda:	a902      	add	r1, sp, #8
 8006cdc:	f000 f866 	bl	8006dac <_svfiprintf_r>
 8006ce0:	9b02      	ldr	r3, [sp, #8]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	701a      	strb	r2, [r3, #0]
 8006ce6:	b01c      	add	sp, #112	; 0x70
 8006ce8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006cec:	b003      	add	sp, #12
 8006cee:	4770      	bx	lr
 8006cf0:	20000030 	.word	0x20000030
 8006cf4:	ffff0208 	.word	0xffff0208

08006cf8 <__ssputs_r>:
 8006cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cfc:	688e      	ldr	r6, [r1, #8]
 8006cfe:	429e      	cmp	r6, r3
 8006d00:	4682      	mov	sl, r0
 8006d02:	460c      	mov	r4, r1
 8006d04:	4690      	mov	r8, r2
 8006d06:	4699      	mov	r9, r3
 8006d08:	d837      	bhi.n	8006d7a <__ssputs_r+0x82>
 8006d0a:	898a      	ldrh	r2, [r1, #12]
 8006d0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006d10:	d031      	beq.n	8006d76 <__ssputs_r+0x7e>
 8006d12:	6825      	ldr	r5, [r4, #0]
 8006d14:	6909      	ldr	r1, [r1, #16]
 8006d16:	1a6f      	subs	r7, r5, r1
 8006d18:	6965      	ldr	r5, [r4, #20]
 8006d1a:	2302      	movs	r3, #2
 8006d1c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006d20:	fb95 f5f3 	sdiv	r5, r5, r3
 8006d24:	f109 0301 	add.w	r3, r9, #1
 8006d28:	443b      	add	r3, r7
 8006d2a:	429d      	cmp	r5, r3
 8006d2c:	bf38      	it	cc
 8006d2e:	461d      	movcc	r5, r3
 8006d30:	0553      	lsls	r3, r2, #21
 8006d32:	d530      	bpl.n	8006d96 <__ssputs_r+0x9e>
 8006d34:	4629      	mov	r1, r5
 8006d36:	f000 fb2b 	bl	8007390 <_malloc_r>
 8006d3a:	4606      	mov	r6, r0
 8006d3c:	b950      	cbnz	r0, 8006d54 <__ssputs_r+0x5c>
 8006d3e:	230c      	movs	r3, #12
 8006d40:	f8ca 3000 	str.w	r3, [sl]
 8006d44:	89a3      	ldrh	r3, [r4, #12]
 8006d46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d4a:	81a3      	strh	r3, [r4, #12]
 8006d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d54:	463a      	mov	r2, r7
 8006d56:	6921      	ldr	r1, [r4, #16]
 8006d58:	f000 faa8 	bl	80072ac <memcpy>
 8006d5c:	89a3      	ldrh	r3, [r4, #12]
 8006d5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006d62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d66:	81a3      	strh	r3, [r4, #12]
 8006d68:	6126      	str	r6, [r4, #16]
 8006d6a:	6165      	str	r5, [r4, #20]
 8006d6c:	443e      	add	r6, r7
 8006d6e:	1bed      	subs	r5, r5, r7
 8006d70:	6026      	str	r6, [r4, #0]
 8006d72:	60a5      	str	r5, [r4, #8]
 8006d74:	464e      	mov	r6, r9
 8006d76:	454e      	cmp	r6, r9
 8006d78:	d900      	bls.n	8006d7c <__ssputs_r+0x84>
 8006d7a:	464e      	mov	r6, r9
 8006d7c:	4632      	mov	r2, r6
 8006d7e:	4641      	mov	r1, r8
 8006d80:	6820      	ldr	r0, [r4, #0]
 8006d82:	f000 fa9e 	bl	80072c2 <memmove>
 8006d86:	68a3      	ldr	r3, [r4, #8]
 8006d88:	1b9b      	subs	r3, r3, r6
 8006d8a:	60a3      	str	r3, [r4, #8]
 8006d8c:	6823      	ldr	r3, [r4, #0]
 8006d8e:	441e      	add	r6, r3
 8006d90:	6026      	str	r6, [r4, #0]
 8006d92:	2000      	movs	r0, #0
 8006d94:	e7dc      	b.n	8006d50 <__ssputs_r+0x58>
 8006d96:	462a      	mov	r2, r5
 8006d98:	f000 fb54 	bl	8007444 <_realloc_r>
 8006d9c:	4606      	mov	r6, r0
 8006d9e:	2800      	cmp	r0, #0
 8006da0:	d1e2      	bne.n	8006d68 <__ssputs_r+0x70>
 8006da2:	6921      	ldr	r1, [r4, #16]
 8006da4:	4650      	mov	r0, sl
 8006da6:	f000 faa5 	bl	80072f4 <_free_r>
 8006daa:	e7c8      	b.n	8006d3e <__ssputs_r+0x46>

08006dac <_svfiprintf_r>:
 8006dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006db0:	461d      	mov	r5, r3
 8006db2:	898b      	ldrh	r3, [r1, #12]
 8006db4:	061f      	lsls	r7, r3, #24
 8006db6:	b09d      	sub	sp, #116	; 0x74
 8006db8:	4680      	mov	r8, r0
 8006dba:	460c      	mov	r4, r1
 8006dbc:	4616      	mov	r6, r2
 8006dbe:	d50f      	bpl.n	8006de0 <_svfiprintf_r+0x34>
 8006dc0:	690b      	ldr	r3, [r1, #16]
 8006dc2:	b96b      	cbnz	r3, 8006de0 <_svfiprintf_r+0x34>
 8006dc4:	2140      	movs	r1, #64	; 0x40
 8006dc6:	f000 fae3 	bl	8007390 <_malloc_r>
 8006dca:	6020      	str	r0, [r4, #0]
 8006dcc:	6120      	str	r0, [r4, #16]
 8006dce:	b928      	cbnz	r0, 8006ddc <_svfiprintf_r+0x30>
 8006dd0:	230c      	movs	r3, #12
 8006dd2:	f8c8 3000 	str.w	r3, [r8]
 8006dd6:	f04f 30ff 	mov.w	r0, #4294967295
 8006dda:	e0c8      	b.n	8006f6e <_svfiprintf_r+0x1c2>
 8006ddc:	2340      	movs	r3, #64	; 0x40
 8006dde:	6163      	str	r3, [r4, #20]
 8006de0:	2300      	movs	r3, #0
 8006de2:	9309      	str	r3, [sp, #36]	; 0x24
 8006de4:	2320      	movs	r3, #32
 8006de6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006dea:	2330      	movs	r3, #48	; 0x30
 8006dec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006df0:	9503      	str	r5, [sp, #12]
 8006df2:	f04f 0b01 	mov.w	fp, #1
 8006df6:	4637      	mov	r7, r6
 8006df8:	463d      	mov	r5, r7
 8006dfa:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006dfe:	b10b      	cbz	r3, 8006e04 <_svfiprintf_r+0x58>
 8006e00:	2b25      	cmp	r3, #37	; 0x25
 8006e02:	d13e      	bne.n	8006e82 <_svfiprintf_r+0xd6>
 8006e04:	ebb7 0a06 	subs.w	sl, r7, r6
 8006e08:	d00b      	beq.n	8006e22 <_svfiprintf_r+0x76>
 8006e0a:	4653      	mov	r3, sl
 8006e0c:	4632      	mov	r2, r6
 8006e0e:	4621      	mov	r1, r4
 8006e10:	4640      	mov	r0, r8
 8006e12:	f7ff ff71 	bl	8006cf8 <__ssputs_r>
 8006e16:	3001      	adds	r0, #1
 8006e18:	f000 80a4 	beq.w	8006f64 <_svfiprintf_r+0x1b8>
 8006e1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e1e:	4453      	add	r3, sl
 8006e20:	9309      	str	r3, [sp, #36]	; 0x24
 8006e22:	783b      	ldrb	r3, [r7, #0]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	f000 809d 	beq.w	8006f64 <_svfiprintf_r+0x1b8>
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	f04f 32ff 	mov.w	r2, #4294967295
 8006e30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e34:	9304      	str	r3, [sp, #16]
 8006e36:	9307      	str	r3, [sp, #28]
 8006e38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e3c:	931a      	str	r3, [sp, #104]	; 0x68
 8006e3e:	462f      	mov	r7, r5
 8006e40:	2205      	movs	r2, #5
 8006e42:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006e46:	4850      	ldr	r0, [pc, #320]	; (8006f88 <_svfiprintf_r+0x1dc>)
 8006e48:	f7f9 f9fa 	bl	8000240 <memchr>
 8006e4c:	9b04      	ldr	r3, [sp, #16]
 8006e4e:	b9d0      	cbnz	r0, 8006e86 <_svfiprintf_r+0xda>
 8006e50:	06d9      	lsls	r1, r3, #27
 8006e52:	bf44      	itt	mi
 8006e54:	2220      	movmi	r2, #32
 8006e56:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006e5a:	071a      	lsls	r2, r3, #28
 8006e5c:	bf44      	itt	mi
 8006e5e:	222b      	movmi	r2, #43	; 0x2b
 8006e60:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006e64:	782a      	ldrb	r2, [r5, #0]
 8006e66:	2a2a      	cmp	r2, #42	; 0x2a
 8006e68:	d015      	beq.n	8006e96 <_svfiprintf_r+0xea>
 8006e6a:	9a07      	ldr	r2, [sp, #28]
 8006e6c:	462f      	mov	r7, r5
 8006e6e:	2000      	movs	r0, #0
 8006e70:	250a      	movs	r5, #10
 8006e72:	4639      	mov	r1, r7
 8006e74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e78:	3b30      	subs	r3, #48	; 0x30
 8006e7a:	2b09      	cmp	r3, #9
 8006e7c:	d94d      	bls.n	8006f1a <_svfiprintf_r+0x16e>
 8006e7e:	b1b8      	cbz	r0, 8006eb0 <_svfiprintf_r+0x104>
 8006e80:	e00f      	b.n	8006ea2 <_svfiprintf_r+0xf6>
 8006e82:	462f      	mov	r7, r5
 8006e84:	e7b8      	b.n	8006df8 <_svfiprintf_r+0x4c>
 8006e86:	4a40      	ldr	r2, [pc, #256]	; (8006f88 <_svfiprintf_r+0x1dc>)
 8006e88:	1a80      	subs	r0, r0, r2
 8006e8a:	fa0b f000 	lsl.w	r0, fp, r0
 8006e8e:	4318      	orrs	r0, r3
 8006e90:	9004      	str	r0, [sp, #16]
 8006e92:	463d      	mov	r5, r7
 8006e94:	e7d3      	b.n	8006e3e <_svfiprintf_r+0x92>
 8006e96:	9a03      	ldr	r2, [sp, #12]
 8006e98:	1d11      	adds	r1, r2, #4
 8006e9a:	6812      	ldr	r2, [r2, #0]
 8006e9c:	9103      	str	r1, [sp, #12]
 8006e9e:	2a00      	cmp	r2, #0
 8006ea0:	db01      	blt.n	8006ea6 <_svfiprintf_r+0xfa>
 8006ea2:	9207      	str	r2, [sp, #28]
 8006ea4:	e004      	b.n	8006eb0 <_svfiprintf_r+0x104>
 8006ea6:	4252      	negs	r2, r2
 8006ea8:	f043 0302 	orr.w	r3, r3, #2
 8006eac:	9207      	str	r2, [sp, #28]
 8006eae:	9304      	str	r3, [sp, #16]
 8006eb0:	783b      	ldrb	r3, [r7, #0]
 8006eb2:	2b2e      	cmp	r3, #46	; 0x2e
 8006eb4:	d10c      	bne.n	8006ed0 <_svfiprintf_r+0x124>
 8006eb6:	787b      	ldrb	r3, [r7, #1]
 8006eb8:	2b2a      	cmp	r3, #42	; 0x2a
 8006eba:	d133      	bne.n	8006f24 <_svfiprintf_r+0x178>
 8006ebc:	9b03      	ldr	r3, [sp, #12]
 8006ebe:	1d1a      	adds	r2, r3, #4
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	9203      	str	r2, [sp, #12]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	bfb8      	it	lt
 8006ec8:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ecc:	3702      	adds	r7, #2
 8006ece:	9305      	str	r3, [sp, #20]
 8006ed0:	4d2e      	ldr	r5, [pc, #184]	; (8006f8c <_svfiprintf_r+0x1e0>)
 8006ed2:	7839      	ldrb	r1, [r7, #0]
 8006ed4:	2203      	movs	r2, #3
 8006ed6:	4628      	mov	r0, r5
 8006ed8:	f7f9 f9b2 	bl	8000240 <memchr>
 8006edc:	b138      	cbz	r0, 8006eee <_svfiprintf_r+0x142>
 8006ede:	2340      	movs	r3, #64	; 0x40
 8006ee0:	1b40      	subs	r0, r0, r5
 8006ee2:	fa03 f000 	lsl.w	r0, r3, r0
 8006ee6:	9b04      	ldr	r3, [sp, #16]
 8006ee8:	4303      	orrs	r3, r0
 8006eea:	3701      	adds	r7, #1
 8006eec:	9304      	str	r3, [sp, #16]
 8006eee:	7839      	ldrb	r1, [r7, #0]
 8006ef0:	4827      	ldr	r0, [pc, #156]	; (8006f90 <_svfiprintf_r+0x1e4>)
 8006ef2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006ef6:	2206      	movs	r2, #6
 8006ef8:	1c7e      	adds	r6, r7, #1
 8006efa:	f7f9 f9a1 	bl	8000240 <memchr>
 8006efe:	2800      	cmp	r0, #0
 8006f00:	d038      	beq.n	8006f74 <_svfiprintf_r+0x1c8>
 8006f02:	4b24      	ldr	r3, [pc, #144]	; (8006f94 <_svfiprintf_r+0x1e8>)
 8006f04:	bb13      	cbnz	r3, 8006f4c <_svfiprintf_r+0x1a0>
 8006f06:	9b03      	ldr	r3, [sp, #12]
 8006f08:	3307      	adds	r3, #7
 8006f0a:	f023 0307 	bic.w	r3, r3, #7
 8006f0e:	3308      	adds	r3, #8
 8006f10:	9303      	str	r3, [sp, #12]
 8006f12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f14:	444b      	add	r3, r9
 8006f16:	9309      	str	r3, [sp, #36]	; 0x24
 8006f18:	e76d      	b.n	8006df6 <_svfiprintf_r+0x4a>
 8006f1a:	fb05 3202 	mla	r2, r5, r2, r3
 8006f1e:	2001      	movs	r0, #1
 8006f20:	460f      	mov	r7, r1
 8006f22:	e7a6      	b.n	8006e72 <_svfiprintf_r+0xc6>
 8006f24:	2300      	movs	r3, #0
 8006f26:	3701      	adds	r7, #1
 8006f28:	9305      	str	r3, [sp, #20]
 8006f2a:	4619      	mov	r1, r3
 8006f2c:	250a      	movs	r5, #10
 8006f2e:	4638      	mov	r0, r7
 8006f30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f34:	3a30      	subs	r2, #48	; 0x30
 8006f36:	2a09      	cmp	r2, #9
 8006f38:	d903      	bls.n	8006f42 <_svfiprintf_r+0x196>
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d0c8      	beq.n	8006ed0 <_svfiprintf_r+0x124>
 8006f3e:	9105      	str	r1, [sp, #20]
 8006f40:	e7c6      	b.n	8006ed0 <_svfiprintf_r+0x124>
 8006f42:	fb05 2101 	mla	r1, r5, r1, r2
 8006f46:	2301      	movs	r3, #1
 8006f48:	4607      	mov	r7, r0
 8006f4a:	e7f0      	b.n	8006f2e <_svfiprintf_r+0x182>
 8006f4c:	ab03      	add	r3, sp, #12
 8006f4e:	9300      	str	r3, [sp, #0]
 8006f50:	4622      	mov	r2, r4
 8006f52:	4b11      	ldr	r3, [pc, #68]	; (8006f98 <_svfiprintf_r+0x1ec>)
 8006f54:	a904      	add	r1, sp, #16
 8006f56:	4640      	mov	r0, r8
 8006f58:	f3af 8000 	nop.w
 8006f5c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006f60:	4681      	mov	r9, r0
 8006f62:	d1d6      	bne.n	8006f12 <_svfiprintf_r+0x166>
 8006f64:	89a3      	ldrh	r3, [r4, #12]
 8006f66:	065b      	lsls	r3, r3, #25
 8006f68:	f53f af35 	bmi.w	8006dd6 <_svfiprintf_r+0x2a>
 8006f6c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f6e:	b01d      	add	sp, #116	; 0x74
 8006f70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f74:	ab03      	add	r3, sp, #12
 8006f76:	9300      	str	r3, [sp, #0]
 8006f78:	4622      	mov	r2, r4
 8006f7a:	4b07      	ldr	r3, [pc, #28]	; (8006f98 <_svfiprintf_r+0x1ec>)
 8006f7c:	a904      	add	r1, sp, #16
 8006f7e:	4640      	mov	r0, r8
 8006f80:	f000 f882 	bl	8007088 <_printf_i>
 8006f84:	e7ea      	b.n	8006f5c <_svfiprintf_r+0x1b0>
 8006f86:	bf00      	nop
 8006f88:	0800a308 	.word	0x0800a308
 8006f8c:	0800a30e 	.word	0x0800a30e
 8006f90:	0800a312 	.word	0x0800a312
 8006f94:	00000000 	.word	0x00000000
 8006f98:	08006cf9 	.word	0x08006cf9

08006f9c <_printf_common>:
 8006f9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fa0:	4691      	mov	r9, r2
 8006fa2:	461f      	mov	r7, r3
 8006fa4:	688a      	ldr	r2, [r1, #8]
 8006fa6:	690b      	ldr	r3, [r1, #16]
 8006fa8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fac:	4293      	cmp	r3, r2
 8006fae:	bfb8      	it	lt
 8006fb0:	4613      	movlt	r3, r2
 8006fb2:	f8c9 3000 	str.w	r3, [r9]
 8006fb6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006fba:	4606      	mov	r6, r0
 8006fbc:	460c      	mov	r4, r1
 8006fbe:	b112      	cbz	r2, 8006fc6 <_printf_common+0x2a>
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	f8c9 3000 	str.w	r3, [r9]
 8006fc6:	6823      	ldr	r3, [r4, #0]
 8006fc8:	0699      	lsls	r1, r3, #26
 8006fca:	bf42      	ittt	mi
 8006fcc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006fd0:	3302      	addmi	r3, #2
 8006fd2:	f8c9 3000 	strmi.w	r3, [r9]
 8006fd6:	6825      	ldr	r5, [r4, #0]
 8006fd8:	f015 0506 	ands.w	r5, r5, #6
 8006fdc:	d107      	bne.n	8006fee <_printf_common+0x52>
 8006fde:	f104 0a19 	add.w	sl, r4, #25
 8006fe2:	68e3      	ldr	r3, [r4, #12]
 8006fe4:	f8d9 2000 	ldr.w	r2, [r9]
 8006fe8:	1a9b      	subs	r3, r3, r2
 8006fea:	42ab      	cmp	r3, r5
 8006fec:	dc28      	bgt.n	8007040 <_printf_common+0xa4>
 8006fee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006ff2:	6822      	ldr	r2, [r4, #0]
 8006ff4:	3300      	adds	r3, #0
 8006ff6:	bf18      	it	ne
 8006ff8:	2301      	movne	r3, #1
 8006ffa:	0692      	lsls	r2, r2, #26
 8006ffc:	d42d      	bmi.n	800705a <_printf_common+0xbe>
 8006ffe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007002:	4639      	mov	r1, r7
 8007004:	4630      	mov	r0, r6
 8007006:	47c0      	blx	r8
 8007008:	3001      	adds	r0, #1
 800700a:	d020      	beq.n	800704e <_printf_common+0xb2>
 800700c:	6823      	ldr	r3, [r4, #0]
 800700e:	68e5      	ldr	r5, [r4, #12]
 8007010:	f8d9 2000 	ldr.w	r2, [r9]
 8007014:	f003 0306 	and.w	r3, r3, #6
 8007018:	2b04      	cmp	r3, #4
 800701a:	bf08      	it	eq
 800701c:	1aad      	subeq	r5, r5, r2
 800701e:	68a3      	ldr	r3, [r4, #8]
 8007020:	6922      	ldr	r2, [r4, #16]
 8007022:	bf0c      	ite	eq
 8007024:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007028:	2500      	movne	r5, #0
 800702a:	4293      	cmp	r3, r2
 800702c:	bfc4      	itt	gt
 800702e:	1a9b      	subgt	r3, r3, r2
 8007030:	18ed      	addgt	r5, r5, r3
 8007032:	f04f 0900 	mov.w	r9, #0
 8007036:	341a      	adds	r4, #26
 8007038:	454d      	cmp	r5, r9
 800703a:	d11a      	bne.n	8007072 <_printf_common+0xd6>
 800703c:	2000      	movs	r0, #0
 800703e:	e008      	b.n	8007052 <_printf_common+0xb6>
 8007040:	2301      	movs	r3, #1
 8007042:	4652      	mov	r2, sl
 8007044:	4639      	mov	r1, r7
 8007046:	4630      	mov	r0, r6
 8007048:	47c0      	blx	r8
 800704a:	3001      	adds	r0, #1
 800704c:	d103      	bne.n	8007056 <_printf_common+0xba>
 800704e:	f04f 30ff 	mov.w	r0, #4294967295
 8007052:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007056:	3501      	adds	r5, #1
 8007058:	e7c3      	b.n	8006fe2 <_printf_common+0x46>
 800705a:	18e1      	adds	r1, r4, r3
 800705c:	1c5a      	adds	r2, r3, #1
 800705e:	2030      	movs	r0, #48	; 0x30
 8007060:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007064:	4422      	add	r2, r4
 8007066:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800706a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800706e:	3302      	adds	r3, #2
 8007070:	e7c5      	b.n	8006ffe <_printf_common+0x62>
 8007072:	2301      	movs	r3, #1
 8007074:	4622      	mov	r2, r4
 8007076:	4639      	mov	r1, r7
 8007078:	4630      	mov	r0, r6
 800707a:	47c0      	blx	r8
 800707c:	3001      	adds	r0, #1
 800707e:	d0e6      	beq.n	800704e <_printf_common+0xb2>
 8007080:	f109 0901 	add.w	r9, r9, #1
 8007084:	e7d8      	b.n	8007038 <_printf_common+0x9c>
	...

08007088 <_printf_i>:
 8007088:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800708c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007090:	460c      	mov	r4, r1
 8007092:	7e09      	ldrb	r1, [r1, #24]
 8007094:	b085      	sub	sp, #20
 8007096:	296e      	cmp	r1, #110	; 0x6e
 8007098:	4617      	mov	r7, r2
 800709a:	4606      	mov	r6, r0
 800709c:	4698      	mov	r8, r3
 800709e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80070a0:	f000 80b3 	beq.w	800720a <_printf_i+0x182>
 80070a4:	d822      	bhi.n	80070ec <_printf_i+0x64>
 80070a6:	2963      	cmp	r1, #99	; 0x63
 80070a8:	d036      	beq.n	8007118 <_printf_i+0x90>
 80070aa:	d80a      	bhi.n	80070c2 <_printf_i+0x3a>
 80070ac:	2900      	cmp	r1, #0
 80070ae:	f000 80b9 	beq.w	8007224 <_printf_i+0x19c>
 80070b2:	2958      	cmp	r1, #88	; 0x58
 80070b4:	f000 8083 	beq.w	80071be <_printf_i+0x136>
 80070b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070bc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80070c0:	e032      	b.n	8007128 <_printf_i+0xa0>
 80070c2:	2964      	cmp	r1, #100	; 0x64
 80070c4:	d001      	beq.n	80070ca <_printf_i+0x42>
 80070c6:	2969      	cmp	r1, #105	; 0x69
 80070c8:	d1f6      	bne.n	80070b8 <_printf_i+0x30>
 80070ca:	6820      	ldr	r0, [r4, #0]
 80070cc:	6813      	ldr	r3, [r2, #0]
 80070ce:	0605      	lsls	r5, r0, #24
 80070d0:	f103 0104 	add.w	r1, r3, #4
 80070d4:	d52a      	bpl.n	800712c <_printf_i+0xa4>
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	6011      	str	r1, [r2, #0]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	da03      	bge.n	80070e6 <_printf_i+0x5e>
 80070de:	222d      	movs	r2, #45	; 0x2d
 80070e0:	425b      	negs	r3, r3
 80070e2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80070e6:	486f      	ldr	r0, [pc, #444]	; (80072a4 <_printf_i+0x21c>)
 80070e8:	220a      	movs	r2, #10
 80070ea:	e039      	b.n	8007160 <_printf_i+0xd8>
 80070ec:	2973      	cmp	r1, #115	; 0x73
 80070ee:	f000 809d 	beq.w	800722c <_printf_i+0x1a4>
 80070f2:	d808      	bhi.n	8007106 <_printf_i+0x7e>
 80070f4:	296f      	cmp	r1, #111	; 0x6f
 80070f6:	d020      	beq.n	800713a <_printf_i+0xb2>
 80070f8:	2970      	cmp	r1, #112	; 0x70
 80070fa:	d1dd      	bne.n	80070b8 <_printf_i+0x30>
 80070fc:	6823      	ldr	r3, [r4, #0]
 80070fe:	f043 0320 	orr.w	r3, r3, #32
 8007102:	6023      	str	r3, [r4, #0]
 8007104:	e003      	b.n	800710e <_printf_i+0x86>
 8007106:	2975      	cmp	r1, #117	; 0x75
 8007108:	d017      	beq.n	800713a <_printf_i+0xb2>
 800710a:	2978      	cmp	r1, #120	; 0x78
 800710c:	d1d4      	bne.n	80070b8 <_printf_i+0x30>
 800710e:	2378      	movs	r3, #120	; 0x78
 8007110:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007114:	4864      	ldr	r0, [pc, #400]	; (80072a8 <_printf_i+0x220>)
 8007116:	e055      	b.n	80071c4 <_printf_i+0x13c>
 8007118:	6813      	ldr	r3, [r2, #0]
 800711a:	1d19      	adds	r1, r3, #4
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	6011      	str	r1, [r2, #0]
 8007120:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007124:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007128:	2301      	movs	r3, #1
 800712a:	e08c      	b.n	8007246 <_printf_i+0x1be>
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	6011      	str	r1, [r2, #0]
 8007130:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007134:	bf18      	it	ne
 8007136:	b21b      	sxthne	r3, r3
 8007138:	e7cf      	b.n	80070da <_printf_i+0x52>
 800713a:	6813      	ldr	r3, [r2, #0]
 800713c:	6825      	ldr	r5, [r4, #0]
 800713e:	1d18      	adds	r0, r3, #4
 8007140:	6010      	str	r0, [r2, #0]
 8007142:	0628      	lsls	r0, r5, #24
 8007144:	d501      	bpl.n	800714a <_printf_i+0xc2>
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	e002      	b.n	8007150 <_printf_i+0xc8>
 800714a:	0668      	lsls	r0, r5, #25
 800714c:	d5fb      	bpl.n	8007146 <_printf_i+0xbe>
 800714e:	881b      	ldrh	r3, [r3, #0]
 8007150:	4854      	ldr	r0, [pc, #336]	; (80072a4 <_printf_i+0x21c>)
 8007152:	296f      	cmp	r1, #111	; 0x6f
 8007154:	bf14      	ite	ne
 8007156:	220a      	movne	r2, #10
 8007158:	2208      	moveq	r2, #8
 800715a:	2100      	movs	r1, #0
 800715c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007160:	6865      	ldr	r5, [r4, #4]
 8007162:	60a5      	str	r5, [r4, #8]
 8007164:	2d00      	cmp	r5, #0
 8007166:	f2c0 8095 	blt.w	8007294 <_printf_i+0x20c>
 800716a:	6821      	ldr	r1, [r4, #0]
 800716c:	f021 0104 	bic.w	r1, r1, #4
 8007170:	6021      	str	r1, [r4, #0]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d13d      	bne.n	80071f2 <_printf_i+0x16a>
 8007176:	2d00      	cmp	r5, #0
 8007178:	f040 808e 	bne.w	8007298 <_printf_i+0x210>
 800717c:	4665      	mov	r5, ip
 800717e:	2a08      	cmp	r2, #8
 8007180:	d10b      	bne.n	800719a <_printf_i+0x112>
 8007182:	6823      	ldr	r3, [r4, #0]
 8007184:	07db      	lsls	r3, r3, #31
 8007186:	d508      	bpl.n	800719a <_printf_i+0x112>
 8007188:	6923      	ldr	r3, [r4, #16]
 800718a:	6862      	ldr	r2, [r4, #4]
 800718c:	429a      	cmp	r2, r3
 800718e:	bfde      	ittt	le
 8007190:	2330      	movle	r3, #48	; 0x30
 8007192:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007196:	f105 35ff 	addle.w	r5, r5, #4294967295
 800719a:	ebac 0305 	sub.w	r3, ip, r5
 800719e:	6123      	str	r3, [r4, #16]
 80071a0:	f8cd 8000 	str.w	r8, [sp]
 80071a4:	463b      	mov	r3, r7
 80071a6:	aa03      	add	r2, sp, #12
 80071a8:	4621      	mov	r1, r4
 80071aa:	4630      	mov	r0, r6
 80071ac:	f7ff fef6 	bl	8006f9c <_printf_common>
 80071b0:	3001      	adds	r0, #1
 80071b2:	d14d      	bne.n	8007250 <_printf_i+0x1c8>
 80071b4:	f04f 30ff 	mov.w	r0, #4294967295
 80071b8:	b005      	add	sp, #20
 80071ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80071be:	4839      	ldr	r0, [pc, #228]	; (80072a4 <_printf_i+0x21c>)
 80071c0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80071c4:	6813      	ldr	r3, [r2, #0]
 80071c6:	6821      	ldr	r1, [r4, #0]
 80071c8:	1d1d      	adds	r5, r3, #4
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	6015      	str	r5, [r2, #0]
 80071ce:	060a      	lsls	r2, r1, #24
 80071d0:	d50b      	bpl.n	80071ea <_printf_i+0x162>
 80071d2:	07ca      	lsls	r2, r1, #31
 80071d4:	bf44      	itt	mi
 80071d6:	f041 0120 	orrmi.w	r1, r1, #32
 80071da:	6021      	strmi	r1, [r4, #0]
 80071dc:	b91b      	cbnz	r3, 80071e6 <_printf_i+0x15e>
 80071de:	6822      	ldr	r2, [r4, #0]
 80071e0:	f022 0220 	bic.w	r2, r2, #32
 80071e4:	6022      	str	r2, [r4, #0]
 80071e6:	2210      	movs	r2, #16
 80071e8:	e7b7      	b.n	800715a <_printf_i+0xd2>
 80071ea:	064d      	lsls	r5, r1, #25
 80071ec:	bf48      	it	mi
 80071ee:	b29b      	uxthmi	r3, r3
 80071f0:	e7ef      	b.n	80071d2 <_printf_i+0x14a>
 80071f2:	4665      	mov	r5, ip
 80071f4:	fbb3 f1f2 	udiv	r1, r3, r2
 80071f8:	fb02 3311 	mls	r3, r2, r1, r3
 80071fc:	5cc3      	ldrb	r3, [r0, r3]
 80071fe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007202:	460b      	mov	r3, r1
 8007204:	2900      	cmp	r1, #0
 8007206:	d1f5      	bne.n	80071f4 <_printf_i+0x16c>
 8007208:	e7b9      	b.n	800717e <_printf_i+0xf6>
 800720a:	6813      	ldr	r3, [r2, #0]
 800720c:	6825      	ldr	r5, [r4, #0]
 800720e:	6961      	ldr	r1, [r4, #20]
 8007210:	1d18      	adds	r0, r3, #4
 8007212:	6010      	str	r0, [r2, #0]
 8007214:	0628      	lsls	r0, r5, #24
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	d501      	bpl.n	800721e <_printf_i+0x196>
 800721a:	6019      	str	r1, [r3, #0]
 800721c:	e002      	b.n	8007224 <_printf_i+0x19c>
 800721e:	066a      	lsls	r2, r5, #25
 8007220:	d5fb      	bpl.n	800721a <_printf_i+0x192>
 8007222:	8019      	strh	r1, [r3, #0]
 8007224:	2300      	movs	r3, #0
 8007226:	6123      	str	r3, [r4, #16]
 8007228:	4665      	mov	r5, ip
 800722a:	e7b9      	b.n	80071a0 <_printf_i+0x118>
 800722c:	6813      	ldr	r3, [r2, #0]
 800722e:	1d19      	adds	r1, r3, #4
 8007230:	6011      	str	r1, [r2, #0]
 8007232:	681d      	ldr	r5, [r3, #0]
 8007234:	6862      	ldr	r2, [r4, #4]
 8007236:	2100      	movs	r1, #0
 8007238:	4628      	mov	r0, r5
 800723a:	f7f9 f801 	bl	8000240 <memchr>
 800723e:	b108      	cbz	r0, 8007244 <_printf_i+0x1bc>
 8007240:	1b40      	subs	r0, r0, r5
 8007242:	6060      	str	r0, [r4, #4]
 8007244:	6863      	ldr	r3, [r4, #4]
 8007246:	6123      	str	r3, [r4, #16]
 8007248:	2300      	movs	r3, #0
 800724a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800724e:	e7a7      	b.n	80071a0 <_printf_i+0x118>
 8007250:	6923      	ldr	r3, [r4, #16]
 8007252:	462a      	mov	r2, r5
 8007254:	4639      	mov	r1, r7
 8007256:	4630      	mov	r0, r6
 8007258:	47c0      	blx	r8
 800725a:	3001      	adds	r0, #1
 800725c:	d0aa      	beq.n	80071b4 <_printf_i+0x12c>
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	079b      	lsls	r3, r3, #30
 8007262:	d413      	bmi.n	800728c <_printf_i+0x204>
 8007264:	68e0      	ldr	r0, [r4, #12]
 8007266:	9b03      	ldr	r3, [sp, #12]
 8007268:	4298      	cmp	r0, r3
 800726a:	bfb8      	it	lt
 800726c:	4618      	movlt	r0, r3
 800726e:	e7a3      	b.n	80071b8 <_printf_i+0x130>
 8007270:	2301      	movs	r3, #1
 8007272:	464a      	mov	r2, r9
 8007274:	4639      	mov	r1, r7
 8007276:	4630      	mov	r0, r6
 8007278:	47c0      	blx	r8
 800727a:	3001      	adds	r0, #1
 800727c:	d09a      	beq.n	80071b4 <_printf_i+0x12c>
 800727e:	3501      	adds	r5, #1
 8007280:	68e3      	ldr	r3, [r4, #12]
 8007282:	9a03      	ldr	r2, [sp, #12]
 8007284:	1a9b      	subs	r3, r3, r2
 8007286:	42ab      	cmp	r3, r5
 8007288:	dcf2      	bgt.n	8007270 <_printf_i+0x1e8>
 800728a:	e7eb      	b.n	8007264 <_printf_i+0x1dc>
 800728c:	2500      	movs	r5, #0
 800728e:	f104 0919 	add.w	r9, r4, #25
 8007292:	e7f5      	b.n	8007280 <_printf_i+0x1f8>
 8007294:	2b00      	cmp	r3, #0
 8007296:	d1ac      	bne.n	80071f2 <_printf_i+0x16a>
 8007298:	7803      	ldrb	r3, [r0, #0]
 800729a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800729e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80072a2:	e76c      	b.n	800717e <_printf_i+0xf6>
 80072a4:	0800a319 	.word	0x0800a319
 80072a8:	0800a32a 	.word	0x0800a32a

080072ac <memcpy>:
 80072ac:	b510      	push	{r4, lr}
 80072ae:	1e43      	subs	r3, r0, #1
 80072b0:	440a      	add	r2, r1
 80072b2:	4291      	cmp	r1, r2
 80072b4:	d100      	bne.n	80072b8 <memcpy+0xc>
 80072b6:	bd10      	pop	{r4, pc}
 80072b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072bc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072c0:	e7f7      	b.n	80072b2 <memcpy+0x6>

080072c2 <memmove>:
 80072c2:	4288      	cmp	r0, r1
 80072c4:	b510      	push	{r4, lr}
 80072c6:	eb01 0302 	add.w	r3, r1, r2
 80072ca:	d807      	bhi.n	80072dc <memmove+0x1a>
 80072cc:	1e42      	subs	r2, r0, #1
 80072ce:	4299      	cmp	r1, r3
 80072d0:	d00a      	beq.n	80072e8 <memmove+0x26>
 80072d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072d6:	f802 4f01 	strb.w	r4, [r2, #1]!
 80072da:	e7f8      	b.n	80072ce <memmove+0xc>
 80072dc:	4283      	cmp	r3, r0
 80072de:	d9f5      	bls.n	80072cc <memmove+0xa>
 80072e0:	1881      	adds	r1, r0, r2
 80072e2:	1ad2      	subs	r2, r2, r3
 80072e4:	42d3      	cmn	r3, r2
 80072e6:	d100      	bne.n	80072ea <memmove+0x28>
 80072e8:	bd10      	pop	{r4, pc}
 80072ea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80072ee:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80072f2:	e7f7      	b.n	80072e4 <memmove+0x22>

080072f4 <_free_r>:
 80072f4:	b538      	push	{r3, r4, r5, lr}
 80072f6:	4605      	mov	r5, r0
 80072f8:	2900      	cmp	r1, #0
 80072fa:	d045      	beq.n	8007388 <_free_r+0x94>
 80072fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007300:	1f0c      	subs	r4, r1, #4
 8007302:	2b00      	cmp	r3, #0
 8007304:	bfb8      	it	lt
 8007306:	18e4      	addlt	r4, r4, r3
 8007308:	f000 f8d2 	bl	80074b0 <__malloc_lock>
 800730c:	4a1f      	ldr	r2, [pc, #124]	; (800738c <_free_r+0x98>)
 800730e:	6813      	ldr	r3, [r2, #0]
 8007310:	4610      	mov	r0, r2
 8007312:	b933      	cbnz	r3, 8007322 <_free_r+0x2e>
 8007314:	6063      	str	r3, [r4, #4]
 8007316:	6014      	str	r4, [r2, #0]
 8007318:	4628      	mov	r0, r5
 800731a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800731e:	f000 b8c8 	b.w	80074b2 <__malloc_unlock>
 8007322:	42a3      	cmp	r3, r4
 8007324:	d90c      	bls.n	8007340 <_free_r+0x4c>
 8007326:	6821      	ldr	r1, [r4, #0]
 8007328:	1862      	adds	r2, r4, r1
 800732a:	4293      	cmp	r3, r2
 800732c:	bf04      	itt	eq
 800732e:	681a      	ldreq	r2, [r3, #0]
 8007330:	685b      	ldreq	r3, [r3, #4]
 8007332:	6063      	str	r3, [r4, #4]
 8007334:	bf04      	itt	eq
 8007336:	1852      	addeq	r2, r2, r1
 8007338:	6022      	streq	r2, [r4, #0]
 800733a:	6004      	str	r4, [r0, #0]
 800733c:	e7ec      	b.n	8007318 <_free_r+0x24>
 800733e:	4613      	mov	r3, r2
 8007340:	685a      	ldr	r2, [r3, #4]
 8007342:	b10a      	cbz	r2, 8007348 <_free_r+0x54>
 8007344:	42a2      	cmp	r2, r4
 8007346:	d9fa      	bls.n	800733e <_free_r+0x4a>
 8007348:	6819      	ldr	r1, [r3, #0]
 800734a:	1858      	adds	r0, r3, r1
 800734c:	42a0      	cmp	r0, r4
 800734e:	d10b      	bne.n	8007368 <_free_r+0x74>
 8007350:	6820      	ldr	r0, [r4, #0]
 8007352:	4401      	add	r1, r0
 8007354:	1858      	adds	r0, r3, r1
 8007356:	4282      	cmp	r2, r0
 8007358:	6019      	str	r1, [r3, #0]
 800735a:	d1dd      	bne.n	8007318 <_free_r+0x24>
 800735c:	6810      	ldr	r0, [r2, #0]
 800735e:	6852      	ldr	r2, [r2, #4]
 8007360:	605a      	str	r2, [r3, #4]
 8007362:	4401      	add	r1, r0
 8007364:	6019      	str	r1, [r3, #0]
 8007366:	e7d7      	b.n	8007318 <_free_r+0x24>
 8007368:	d902      	bls.n	8007370 <_free_r+0x7c>
 800736a:	230c      	movs	r3, #12
 800736c:	602b      	str	r3, [r5, #0]
 800736e:	e7d3      	b.n	8007318 <_free_r+0x24>
 8007370:	6820      	ldr	r0, [r4, #0]
 8007372:	1821      	adds	r1, r4, r0
 8007374:	428a      	cmp	r2, r1
 8007376:	bf04      	itt	eq
 8007378:	6811      	ldreq	r1, [r2, #0]
 800737a:	6852      	ldreq	r2, [r2, #4]
 800737c:	6062      	str	r2, [r4, #4]
 800737e:	bf04      	itt	eq
 8007380:	1809      	addeq	r1, r1, r0
 8007382:	6021      	streq	r1, [r4, #0]
 8007384:	605c      	str	r4, [r3, #4]
 8007386:	e7c7      	b.n	8007318 <_free_r+0x24>
 8007388:	bd38      	pop	{r3, r4, r5, pc}
 800738a:	bf00      	nop
 800738c:	2000025c 	.word	0x2000025c

08007390 <_malloc_r>:
 8007390:	b570      	push	{r4, r5, r6, lr}
 8007392:	1ccd      	adds	r5, r1, #3
 8007394:	f025 0503 	bic.w	r5, r5, #3
 8007398:	3508      	adds	r5, #8
 800739a:	2d0c      	cmp	r5, #12
 800739c:	bf38      	it	cc
 800739e:	250c      	movcc	r5, #12
 80073a0:	2d00      	cmp	r5, #0
 80073a2:	4606      	mov	r6, r0
 80073a4:	db01      	blt.n	80073aa <_malloc_r+0x1a>
 80073a6:	42a9      	cmp	r1, r5
 80073a8:	d903      	bls.n	80073b2 <_malloc_r+0x22>
 80073aa:	230c      	movs	r3, #12
 80073ac:	6033      	str	r3, [r6, #0]
 80073ae:	2000      	movs	r0, #0
 80073b0:	bd70      	pop	{r4, r5, r6, pc}
 80073b2:	f000 f87d 	bl	80074b0 <__malloc_lock>
 80073b6:	4a21      	ldr	r2, [pc, #132]	; (800743c <_malloc_r+0xac>)
 80073b8:	6814      	ldr	r4, [r2, #0]
 80073ba:	4621      	mov	r1, r4
 80073bc:	b991      	cbnz	r1, 80073e4 <_malloc_r+0x54>
 80073be:	4c20      	ldr	r4, [pc, #128]	; (8007440 <_malloc_r+0xb0>)
 80073c0:	6823      	ldr	r3, [r4, #0]
 80073c2:	b91b      	cbnz	r3, 80073cc <_malloc_r+0x3c>
 80073c4:	4630      	mov	r0, r6
 80073c6:	f000 f863 	bl	8007490 <_sbrk_r>
 80073ca:	6020      	str	r0, [r4, #0]
 80073cc:	4629      	mov	r1, r5
 80073ce:	4630      	mov	r0, r6
 80073d0:	f000 f85e 	bl	8007490 <_sbrk_r>
 80073d4:	1c43      	adds	r3, r0, #1
 80073d6:	d124      	bne.n	8007422 <_malloc_r+0x92>
 80073d8:	230c      	movs	r3, #12
 80073da:	6033      	str	r3, [r6, #0]
 80073dc:	4630      	mov	r0, r6
 80073de:	f000 f868 	bl	80074b2 <__malloc_unlock>
 80073e2:	e7e4      	b.n	80073ae <_malloc_r+0x1e>
 80073e4:	680b      	ldr	r3, [r1, #0]
 80073e6:	1b5b      	subs	r3, r3, r5
 80073e8:	d418      	bmi.n	800741c <_malloc_r+0x8c>
 80073ea:	2b0b      	cmp	r3, #11
 80073ec:	d90f      	bls.n	800740e <_malloc_r+0x7e>
 80073ee:	600b      	str	r3, [r1, #0]
 80073f0:	50cd      	str	r5, [r1, r3]
 80073f2:	18cc      	adds	r4, r1, r3
 80073f4:	4630      	mov	r0, r6
 80073f6:	f000 f85c 	bl	80074b2 <__malloc_unlock>
 80073fa:	f104 000b 	add.w	r0, r4, #11
 80073fe:	1d23      	adds	r3, r4, #4
 8007400:	f020 0007 	bic.w	r0, r0, #7
 8007404:	1ac3      	subs	r3, r0, r3
 8007406:	d0d3      	beq.n	80073b0 <_malloc_r+0x20>
 8007408:	425a      	negs	r2, r3
 800740a:	50e2      	str	r2, [r4, r3]
 800740c:	e7d0      	b.n	80073b0 <_malloc_r+0x20>
 800740e:	428c      	cmp	r4, r1
 8007410:	684b      	ldr	r3, [r1, #4]
 8007412:	bf16      	itet	ne
 8007414:	6063      	strne	r3, [r4, #4]
 8007416:	6013      	streq	r3, [r2, #0]
 8007418:	460c      	movne	r4, r1
 800741a:	e7eb      	b.n	80073f4 <_malloc_r+0x64>
 800741c:	460c      	mov	r4, r1
 800741e:	6849      	ldr	r1, [r1, #4]
 8007420:	e7cc      	b.n	80073bc <_malloc_r+0x2c>
 8007422:	1cc4      	adds	r4, r0, #3
 8007424:	f024 0403 	bic.w	r4, r4, #3
 8007428:	42a0      	cmp	r0, r4
 800742a:	d005      	beq.n	8007438 <_malloc_r+0xa8>
 800742c:	1a21      	subs	r1, r4, r0
 800742e:	4630      	mov	r0, r6
 8007430:	f000 f82e 	bl	8007490 <_sbrk_r>
 8007434:	3001      	adds	r0, #1
 8007436:	d0cf      	beq.n	80073d8 <_malloc_r+0x48>
 8007438:	6025      	str	r5, [r4, #0]
 800743a:	e7db      	b.n	80073f4 <_malloc_r+0x64>
 800743c:	2000025c 	.word	0x2000025c
 8007440:	20000260 	.word	0x20000260

08007444 <_realloc_r>:
 8007444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007446:	4607      	mov	r7, r0
 8007448:	4614      	mov	r4, r2
 800744a:	460e      	mov	r6, r1
 800744c:	b921      	cbnz	r1, 8007458 <_realloc_r+0x14>
 800744e:	4611      	mov	r1, r2
 8007450:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007454:	f7ff bf9c 	b.w	8007390 <_malloc_r>
 8007458:	b922      	cbnz	r2, 8007464 <_realloc_r+0x20>
 800745a:	f7ff ff4b 	bl	80072f4 <_free_r>
 800745e:	4625      	mov	r5, r4
 8007460:	4628      	mov	r0, r5
 8007462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007464:	f000 f826 	bl	80074b4 <_malloc_usable_size_r>
 8007468:	42a0      	cmp	r0, r4
 800746a:	d20f      	bcs.n	800748c <_realloc_r+0x48>
 800746c:	4621      	mov	r1, r4
 800746e:	4638      	mov	r0, r7
 8007470:	f7ff ff8e 	bl	8007390 <_malloc_r>
 8007474:	4605      	mov	r5, r0
 8007476:	2800      	cmp	r0, #0
 8007478:	d0f2      	beq.n	8007460 <_realloc_r+0x1c>
 800747a:	4631      	mov	r1, r6
 800747c:	4622      	mov	r2, r4
 800747e:	f7ff ff15 	bl	80072ac <memcpy>
 8007482:	4631      	mov	r1, r6
 8007484:	4638      	mov	r0, r7
 8007486:	f7ff ff35 	bl	80072f4 <_free_r>
 800748a:	e7e9      	b.n	8007460 <_realloc_r+0x1c>
 800748c:	4635      	mov	r5, r6
 800748e:	e7e7      	b.n	8007460 <_realloc_r+0x1c>

08007490 <_sbrk_r>:
 8007490:	b538      	push	{r3, r4, r5, lr}
 8007492:	4c06      	ldr	r4, [pc, #24]	; (80074ac <_sbrk_r+0x1c>)
 8007494:	2300      	movs	r3, #0
 8007496:	4605      	mov	r5, r0
 8007498:	4608      	mov	r0, r1
 800749a:	6023      	str	r3, [r4, #0]
 800749c:	f7ff fb4e 	bl	8006b3c <_sbrk>
 80074a0:	1c43      	adds	r3, r0, #1
 80074a2:	d102      	bne.n	80074aa <_sbrk_r+0x1a>
 80074a4:	6823      	ldr	r3, [r4, #0]
 80074a6:	b103      	cbz	r3, 80074aa <_sbrk_r+0x1a>
 80074a8:	602b      	str	r3, [r5, #0]
 80074aa:	bd38      	pop	{r3, r4, r5, pc}
 80074ac:	20000550 	.word	0x20000550

080074b0 <__malloc_lock>:
 80074b0:	4770      	bx	lr

080074b2 <__malloc_unlock>:
 80074b2:	4770      	bx	lr

080074b4 <_malloc_usable_size_r>:
 80074b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074b8:	1f18      	subs	r0, r3, #4
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	bfbc      	itt	lt
 80074be:	580b      	ldrlt	r3, [r1, r0]
 80074c0:	18c0      	addlt	r0, r0, r3
 80074c2:	4770      	bx	lr

080074c4 <_init>:
 80074c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074c6:	bf00      	nop
 80074c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ca:	bc08      	pop	{r3}
 80074cc:	469e      	mov	lr, r3
 80074ce:	4770      	bx	lr

080074d0 <_fini>:
 80074d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074d2:	bf00      	nop
 80074d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074d6:	bc08      	pop	{r3}
 80074d8:	469e      	mov	lr, r3
 80074da:	4770      	bx	lr
