Classic Timing Analyzer report for sradd
Sat Dec 01 22:11:35 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'shift'
  7. Clock Setup: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From             ; To               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.901 ns                                       ; SI               ; srg4:g0|shift[3] ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.882 ns                                       ; srg4:g0|shift[0] ; S2               ; shift      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.196 ns                                      ; SI               ; srg4:g0|shift[3] ; --         ; shift    ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g1|shift[0] ; srg4:g1|shift[3] ; clk        ; clk      ; 0            ;
; Clock Setup: 'shift'         ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g1|shift[0] ; srg4:g1|shift[3] ; shift      ; shift    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                  ;                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------+------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; shift           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'shift'                                                                                                                                                                                     ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g1|shift[0] ; srg4:g1|shift[3] ; shift      ; shift    ; None                        ; None                      ; 0.728 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g0|shift[0] ; Dff1:g3|q        ; shift      ; shift    ; None                        ; None                      ; 0.638 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g0|shift[0] ; srg4:g1|shift[3] ; shift      ; shift    ; None                        ; None                      ; 0.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g0|shift[1] ; srg4:g0|shift[0] ; shift      ; shift    ; None                        ; None                      ; 0.522 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g1|shift[3] ; srg4:g1|shift[2] ; shift      ; shift    ; None                        ; None                      ; 0.520 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g1|shift[2] ; srg4:g1|shift[1] ; shift      ; shift    ; None                        ; None                      ; 0.518 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Dff1:g3|q        ; Dff1:g3|q        ; shift      ; shift    ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g1|shift[0] ; Dff1:g3|q        ; shift      ; shift    ; None                        ; None                      ; 0.418 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g1|shift[1] ; srg4:g1|shift[0] ; shift      ; shift    ; None                        ; None                      ; 0.412 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Dff1:g3|q        ; srg4:g1|shift[3] ; shift      ; shift    ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g0|shift[2] ; srg4:g0|shift[1] ; shift      ; shift    ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g0|shift[3] ; srg4:g0|shift[2] ; shift      ; shift    ; None                        ; None                      ; 0.410 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g1|shift[0] ; srg4:g1|shift[3] ; clk        ; clk      ; None                        ; None                      ; 0.728 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g0|shift[0] ; Dff1:g3|q        ; clk        ; clk      ; None                        ; None                      ; 0.638 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g0|shift[0] ; srg4:g1|shift[3] ; clk        ; clk      ; None                        ; None                      ; 0.605 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g0|shift[1] ; srg4:g0|shift[0] ; clk        ; clk      ; None                        ; None                      ; 0.522 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g1|shift[3] ; srg4:g1|shift[2] ; clk        ; clk      ; None                        ; None                      ; 0.520 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g1|shift[2] ; srg4:g1|shift[1] ; clk        ; clk      ; None                        ; None                      ; 0.518 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Dff1:g3|q        ; Dff1:g3|q        ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g1|shift[0] ; Dff1:g3|q        ; clk        ; clk      ; None                        ; None                      ; 0.418 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g1|shift[1] ; srg4:g1|shift[0] ; clk        ; clk      ; None                        ; None                      ; 0.412 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Dff1:g3|q        ; srg4:g1|shift[3] ; clk        ; clk      ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g0|shift[2] ; srg4:g0|shift[1] ; clk        ; clk      ; None                        ; None                      ; 0.410 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; srg4:g0|shift[3] ; srg4:g0|shift[2] ; clk        ; clk      ; None                        ; None                      ; 0.410 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To               ; To Clock ;
+-------+--------------+------------+------+------------------+----------+
; N/A   ; None         ; 0.901 ns   ; SI   ; srg4:g0|shift[3] ; clk      ;
; N/A   ; None         ; 0.435 ns   ; SI   ; srg4:g0|shift[3] ; shift    ;
+-------+--------------+------------+------+------------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From             ; To ; From Clock ;
+-------+--------------+------------+------------------+----+------------+
; N/A   ; None         ; 8.882 ns   ; srg4:g0|shift[0] ; S2 ; shift      ;
; N/A   ; None         ; 8.416 ns   ; srg4:g0|shift[0] ; S2 ; clk        ;
; N/A   ; None         ; 7.477 ns   ; srg4:g1|shift[0] ; SO ; shift      ;
; N/A   ; None         ; 7.011 ns   ; srg4:g1|shift[0] ; SO ; clk        ;
+-------+--------------+------------+------------------+----+------------+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To               ; To Clock ;
+---------------+-------------+-----------+------+------------------+----------+
; N/A           ; None        ; -0.196 ns ; SI   ; srg4:g0|shift[3] ; shift    ;
; N/A           ; None        ; -0.662 ns ; SI   ; srg4:g0|shift[3] ; clk      ;
+---------------+-------------+-----------+------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 01 22:11:34 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sradd -c sradd --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "shift" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "SC" as buffer
Info: Clock "shift" Internal fmax is restricted to 500.0 MHz between source register "srg4:g1|shift[0]" and destination register "srg4:g1|shift[3]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.728 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y3_N1; Fanout = 3; REG Node = 'srg4:g1|shift[0]'
            Info: 2: + IC(0.345 ns) + CELL(0.228 ns) = 0.573 ns; Loc. = LCCOMB_X26_Y3_N12; Fanout = 1; COMB Node = 'fulladd:g2|s'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.728 ns; Loc. = LCFF_X26_Y3_N13; Fanout = 1; REG Node = 'srg4:g1|shift[3]'
            Info: Total cell delay = 0.383 ns ( 52.61 % )
            Info: Total interconnect delay = 0.345 ns ( 47.39 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "shift" to destination register is 4.577 ns
                Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E18; Fanout = 1; CLK Node = 'shift'
                Info: 2: + IC(1.107 ns) + CELL(0.053 ns) = 1.997 ns; Loc. = LCCOMB_X1_Y19_N8; Fanout = 1; COMB Node = 'SC'
                Info: 3: + IC(1.286 ns) + CELL(0.000 ns) = 3.283 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'SC~clkctrl'
                Info: 4: + IC(0.676 ns) + CELL(0.618 ns) = 4.577 ns; Loc. = LCFF_X26_Y3_N13; Fanout = 1; REG Node = 'srg4:g1|shift[3]'
                Info: Total cell delay = 1.508 ns ( 32.95 % )
                Info: Total interconnect delay = 3.069 ns ( 67.05 % )
            Info: - Longest clock path from clock "shift" to source register is 4.577 ns
                Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E18; Fanout = 1; CLK Node = 'shift'
                Info: 2: + IC(1.107 ns) + CELL(0.053 ns) = 1.997 ns; Loc. = LCCOMB_X1_Y19_N8; Fanout = 1; COMB Node = 'SC'
                Info: 3: + IC(1.286 ns) + CELL(0.000 ns) = 3.283 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'SC~clkctrl'
                Info: 4: + IC(0.676 ns) + CELL(0.618 ns) = 4.577 ns; Loc. = LCFF_X26_Y3_N1; Fanout = 3; REG Node = 'srg4:g1|shift[0]'
                Info: Total cell delay = 1.508 ns ( 32.95 % )
                Info: Total interconnect delay = 3.069 ns ( 67.05 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "srg4:g1|shift[0]" and destination register "srg4:g1|shift[3]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.728 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y3_N1; Fanout = 3; REG Node = 'srg4:g1|shift[0]'
            Info: 2: + IC(0.345 ns) + CELL(0.228 ns) = 0.573 ns; Loc. = LCCOMB_X26_Y3_N12; Fanout = 1; COMB Node = 'fulladd:g2|s'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.728 ns; Loc. = LCFF_X26_Y3_N13; Fanout = 1; REG Node = 'srg4:g1|shift[3]'
            Info: Total cell delay = 0.383 ns ( 52.61 % )
            Info: Total interconnect delay = 0.345 ns ( 47.39 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 4.111 ns
                Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K18; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.577 ns) + CELL(0.154 ns) = 1.531 ns; Loc. = LCCOMB_X1_Y19_N8; Fanout = 1; COMB Node = 'SC'
                Info: 3: + IC(1.286 ns) + CELL(0.000 ns) = 2.817 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'SC~clkctrl'
                Info: 4: + IC(0.676 ns) + CELL(0.618 ns) = 4.111 ns; Loc. = LCFF_X26_Y3_N13; Fanout = 1; REG Node = 'srg4:g1|shift[3]'
                Info: Total cell delay = 1.572 ns ( 38.24 % )
                Info: Total interconnect delay = 2.539 ns ( 61.76 % )
            Info: - Longest clock path from clock "clk" to source register is 4.111 ns
                Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K18; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.577 ns) + CELL(0.154 ns) = 1.531 ns; Loc. = LCCOMB_X1_Y19_N8; Fanout = 1; COMB Node = 'SC'
                Info: 3: + IC(1.286 ns) + CELL(0.000 ns) = 2.817 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'SC~clkctrl'
                Info: 4: + IC(0.676 ns) + CELL(0.618 ns) = 4.111 ns; Loc. = LCFF_X26_Y3_N1; Fanout = 3; REG Node = 'srg4:g1|shift[0]'
                Info: Total cell delay = 1.572 ns ( 38.24 % )
                Info: Total interconnect delay = 2.539 ns ( 61.76 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "srg4:g0|shift[3]" (data pin = "SI", clock pin = "clk") is 0.901 ns
    Info: + Longest pin to register delay is 4.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 1; PIN Node = 'SI'
        Info: 2: + IC(3.756 ns) + CELL(0.309 ns) = 4.922 ns; Loc. = LCFF_X26_Y3_N17; Fanout = 1; REG Node = 'srg4:g0|shift[3]'
        Info: Total cell delay = 1.166 ns ( 23.69 % )
        Info: Total interconnect delay = 3.756 ns ( 76.31 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 4.111 ns
        Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_K18; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.577 ns) + CELL(0.154 ns) = 1.531 ns; Loc. = LCCOMB_X1_Y19_N8; Fanout = 1; COMB Node = 'SC'
        Info: 3: + IC(1.286 ns) + CELL(0.000 ns) = 2.817 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'SC~clkctrl'
        Info: 4: + IC(0.676 ns) + CELL(0.618 ns) = 4.111 ns; Loc. = LCFF_X26_Y3_N17; Fanout = 1; REG Node = 'srg4:g0|shift[3]'
        Info: Total cell delay = 1.572 ns ( 38.24 % )
        Info: Total interconnect delay = 2.539 ns ( 61.76 % )
Info: tco from clock "shift" to destination pin "S2" through register "srg4:g0|shift[0]" is 8.882 ns
    Info: + Longest clock path from clock "shift" to source register is 4.577 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E18; Fanout = 1; CLK Node = 'shift'
        Info: 2: + IC(1.107 ns) + CELL(0.053 ns) = 1.997 ns; Loc. = LCCOMB_X1_Y19_N8; Fanout = 1; COMB Node = 'SC'
        Info: 3: + IC(1.286 ns) + CELL(0.000 ns) = 3.283 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'SC~clkctrl'
        Info: 4: + IC(0.676 ns) + CELL(0.618 ns) = 4.577 ns; Loc. = LCFF_X26_Y3_N23; Fanout = 3; REG Node = 'srg4:g0|shift[0]'
        Info: Total cell delay = 1.508 ns ( 32.95 % )
        Info: Total interconnect delay = 3.069 ns ( 67.05 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.211 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y3_N23; Fanout = 3; REG Node = 'srg4:g0|shift[0]'
        Info: 2: + IC(2.165 ns) + CELL(2.046 ns) = 4.211 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'S2'
        Info: Total cell delay = 2.046 ns ( 48.59 % )
        Info: Total interconnect delay = 2.165 ns ( 51.41 % )
Info: th for register "srg4:g0|shift[3]" (data pin = "SI", clock pin = "shift") is -0.196 ns
    Info: + Longest clock path from clock "shift" to destination register is 4.577 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_E18; Fanout = 1; CLK Node = 'shift'
        Info: 2: + IC(1.107 ns) + CELL(0.053 ns) = 1.997 ns; Loc. = LCCOMB_X1_Y19_N8; Fanout = 1; COMB Node = 'SC'
        Info: 3: + IC(1.286 ns) + CELL(0.000 ns) = 3.283 ns; Loc. = CLKCTRL_G2; Fanout = 9; COMB Node = 'SC~clkctrl'
        Info: 4: + IC(0.676 ns) + CELL(0.618 ns) = 4.577 ns; Loc. = LCFF_X26_Y3_N17; Fanout = 1; REG Node = 'srg4:g0|shift[3]'
        Info: Total cell delay = 1.508 ns ( 32.95 % )
        Info: Total interconnect delay = 3.069 ns ( 67.05 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.922 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 1; PIN Node = 'SI'
        Info: 2: + IC(3.756 ns) + CELL(0.309 ns) = 4.922 ns; Loc. = LCFF_X26_Y3_N17; Fanout = 1; REG Node = 'srg4:g0|shift[3]'
        Info: Total cell delay = 1.166 ns ( 23.69 % )
        Info: Total interconnect delay = 3.756 ns ( 76.31 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 216 megabytes
    Info: Processing ended: Sat Dec 01 22:11:35 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


