// Seed: 189387064
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input id_9
    , id_11,
    input id_10
);
  type_16(
      id_2, 1, id_6
  );
  always @("" or posedge 1) begin
    if (1) begin
      id_1 <= id_6 - id_8;
    end
  end
endmodule
