T_1 F_1 ( T_2 V_1 ,\r\nT_3 V_2\r\n) {\r\nswitch ( V_2 ) {\r\ncase V_3 :\r\nreturn ( V_1 <=\r\n1 ) ? V_4 :\r\nV_5 ;\r\ncase V_6 :\r\nreturn 32 ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic void F_2 ( T_2 V_1\r\n) {\r\nV_7 [ V_1 ] . V_8 = 0 ;\r\nV_7 [ V_1 ] . V_9 = 0xFFFFFFFF ;\r\nV_7 [ V_1 ] . V_10 = 0 ;\r\nV_7 [ V_1 ] . V_11 = 0 ;\r\nV_7 [ V_1 ] . V_10 |= V_12 ;\r\nif ( V_7 [ V_1 ] . V_13 ) {\r\nV_7 [ V_1 ] . V_14 = 0xFFFFFFFF ;\r\n}\r\n}\r\nstatic T_4 F_3 ( T_2 V_1 ,\r\nT_4 V_15\r\n) {\r\nT_1 V_16 = 0 ;\r\nT_1 V_17 = 0 ;\r\nif ( V_1 == 0 || V_1 == 1 ) {\r\nif ( V_15 <= V_18 ) {\r\nV_7 [ V_1 ] . V_10 |= V_19 ;\r\nV_16 = V_20 ;\r\n} else if ( V_15 <= V_21 ) {\r\nV_7 [ V_1 ] . V_10 |= V_22 ;\r\nV_16 = V_23 ;\r\n} else if ( V_15 <= V_24 ) {\r\nV_7 [ V_1 ] . V_10 |= V_25 ;\r\nV_16 = V_26 ;\r\n} else {\r\nreturn 0 ;\r\n}\r\nV_17 = V_15 * V_16 ;\r\nV_7 [ V_1 ] . V_8 = V_17 ;\r\nV_7 [ V_1 ] . V_11 = V_17 ;\r\n} else if ( V_1 == 2 || V_1 == 3 ) {\r\nif ( V_15 <= V_27 ) {\r\nV_7 [ V_1 ] . V_10 |= V_19 ;\r\nV_16 = V_28 ;\r\n} else if ( V_15 <= V_29 ) {\r\nV_7 [ V_1 ] . V_10 |= V_22 ;\r\nV_16 = V_30 ;\r\n} else if ( V_15 <= V_31 ) {\r\nV_7 [ V_1 ] . V_10 |= V_25 ;\r\nV_16 = V_32 ;\r\n} else {\r\nreturn 0 ;\r\n}\r\nV_17 = V_15 * V_16 ;\r\nV_7 [ V_1 ] . V_8 = V_17 ;\r\nV_7 [ V_1 ] . V_11 = V_17 ;\r\n}\r\nreturn V_17 / V_16 ;\r\n}\r\nT_5 F_4 ( T_2 V_1 ,\r\nT_5 V_33\r\n) {\r\nT_1 V_34 = 0 ;\r\nT_1 V_17 = 0 ;\r\nF_2 ( V_1 ) ;\r\nV_7 [ V_1 ] . V_10 |= V_35 ;\r\nV_7 [ V_1 ] . V_10 &= ~ V_36 ;\r\nV_7 [ V_1 ] . V_10 |= V_19 ;\r\nif ( V_33 && ( V_1 == 0 || V_1 == 1 ) ) {\r\nif ( V_33 > V_4 ) {\r\nreturn 0 ;\r\n}\r\nV_34 = V_4 ;\r\n} else if ( V_33 && ( V_1 == 2 || V_1 == 3 ) ) {\r\nif ( V_33 > V_5 ) {\r\nreturn 0 ;\r\n} else {\r\nV_34 = V_5 ;\r\n}\r\n} else {\r\nreturn 0 ;\r\n}\r\nV_17 = V_34 / V_33 ;\r\nV_7 [ V_1 ] . V_8 = V_17 ;\r\nV_7 [ V_1 ] . V_11 = V_17 ;\r\nreturn V_34 / V_17 ;\r\n}\r\nT_4 F_5 ( T_2 V_1 ,\r\nT_4 V_15\r\n) {\r\nF_2 ( V_1 ) ;\r\nV_7 [ V_1 ] . V_10 |= V_35 ;\r\nV_7 [ V_1 ] . V_10 &= ~ V_36 ;\r\nreturn F_3 ( V_1 , V_15 ) ;\r\n}\r\nT_4 F_6 ( T_2 V_1 ,\r\nT_4 V_15\r\n) {\r\nF_2 ( V_1 ) ;\r\nV_7 [ V_1 ] . V_10 |= V_35 ;\r\nV_7 [ V_1 ] . V_10 |= V_36 ;\r\nreturn F_3 ( V_1 , V_15 ) ;\r\n}\r\nT_5 F_7 ( T_2 V_1 ,\r\nT_1 V_37\r\n) {\r\nT_1 V_16 = 0 ;\r\nF_2 ( V_1 ) ;\r\nV_7 [ V_1 ] . V_10 &= ~ V_35 ;\r\nV_7 [ V_1 ] . V_10 &= ~ V_36 ;\r\nif ( V_37 >= 64 ) {\r\nV_7 [ V_1 ] . V_10 |= V_25 ;\r\nV_16 = 256 ;\r\n} else if ( V_37 >= 8 ) {\r\nV_7 [ V_1 ] . V_10 |= V_22 ;\r\nV_16 = 16 ;\r\n} else {\r\nV_7 [ V_1 ] . V_10 |= V_19 ;\r\nV_16 = 1 ;\r\n}\r\nif ( V_1 == 0 || V_1 == 1 ) {\r\nreturn F_8 ( V_4 , V_16 ) ;\r\n} else if ( V_1 == 2 || V_1 == 3 ) {\r\nreturn F_8 ( V_5 , V_16 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_9 ( T_2 V_1\r\n) {\r\nV_7 [ V_1 ] . V_10 |= V_38 ;\r\nreturn 0 ;\r\n}\r\nint F_10 ( T_2 V_1\r\n) {\r\nV_7 [ V_1 ] . V_10 &= ~ V_38 ;\r\nreturn 0 ;\r\n}\r\nT_1 F_11 ( T_2 V_1\r\n) {\r\nswitch ( V_7 [ V_1 ] . V_10 & V_39 ) {\r\ncase V_40 :\r\nif ( V_7 [ V_1 ] . V_9 ) {\r\nreturn V_41 - V_7 [ V_1 ] . V_9 ;\r\n}\r\nbreak;\r\ncase V_35 :\r\ncase V_36 :\r\nreturn V_7 [ V_1 ] . V_11 -\r\nV_7 [ V_1 ] . V_9 ;\r\n}\r\nreturn 0 ;\r\n}\r\nT_5 F_12 ( T_2 V_1\r\n) {\r\nT_1 V_37 = 0 ;\r\nswitch ( V_7 [ V_1 ] . V_10 & V_42 ) {\r\ncase V_19 :\r\nV_37 = 1 ;\r\nbreak;\r\ncase V_22 :\r\nV_37 = 16 ;\r\nbreak;\r\ncase V_25 :\r\nV_37 = 256 ;\r\nbreak;\r\ndefault:\r\nF_13 ( 0 ) ;\r\n}\r\nif ( V_1 == 0 || V_1 == 1 ) {\r\nreturn F_8 ( V_4 , V_37 ) ;\r\n} else {\r\nreturn F_8 ( V_5 , V_37 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_14 ( T_2 V_1\r\n) {\r\nV_7 [ V_1 ] . V_10 |= V_43 ;\r\n}\r\nvoid F_15 ( T_2 V_1\r\n) {\r\nV_7 [ V_1 ] . V_10 &= ~ V_43 ;\r\n}\r\nvoid F_16 ( T_2 V_1\r\n) {\r\nV_7 [ V_1 ] . V_14 = 0x1 ;\r\n}\r\nT_6 F_17 ( T_2 V_1\r\n) {\r\nif ( V_7 [ V_1 ] . V_44 ) {\r\nreturn V_45 ;\r\n} else {\r\nreturn V_46 ;\r\n}\r\n}\r\nT_2 F_18 ( void\r\n) {\r\nint V_47 ;\r\nfor ( V_47 = 0 ; V_47 < V_48 ; V_47 ++ ) {\r\nif ( V_7 [ V_47 ] . V_44 ) {\r\nreturn V_47 ;\r\n}\r\n}\r\nreturn 0xFFFFFFFF ;\r\n}\r\nvoid F_19 ( T_2 V_1 ,\r\nint (* F_20) ( const char * , ... )\r\n) {\r\n(* F_20) ( L_1 ) ;\r\n(* F_20) ( L_2 , V_1 ,\r\nV_7 [ V_1 ] . V_8 ) ;\r\n(* F_20) ( L_3 , V_1 ,\r\nV_7 [ V_1 ] . V_11 ) ;\r\n(* F_20) ( L_4 , V_1 ,\r\nV_7 [ V_1 ] . V_10 ) ;\r\n(* F_20) ( L_5 , V_1 ,\r\nV_7 [ V_1 ] . V_14 ) ;\r\n(* F_20) ( L_6 , V_1 ,\r\nV_7 [ V_1 ] . V_13 ) ;\r\n(* F_20) ( L_7 , V_1 ,\r\nV_7 [ V_1 ] . V_44 ) ;\r\n}\r\nvoid F_21 ( T_2 V_1 ,\r\nunsigned long V_49\r\n) {\r\nT_5 V_50 ;\r\nT_7 V_51 ;\r\nT_7 V_52 ;\r\nV_51 = F_11 ( V_1 ) ;\r\nV_50 = F_8 ( F_12 ( V_1 ) , 1000000 ) ;\r\nV_52 = V_49 * V_50 ;\r\nwhile ( V_52 > ( F_11 ( V_1 ) - V_51 ) )\r\n;\r\n}\r\nstatic int F_8 ( int V_53 , int V_54 )\r\n{\r\nint V_55 ;\r\nint V_56 = 1 ;\r\nwhile ( ( V_54 & 0x40000000 ) == 0 ) {\r\nV_54 = V_54 << 1 ;\r\nV_56 = V_56 << 1 ;\r\n}\r\nV_55 = 0 ;\r\ndo {\r\nif ( ( V_53 - V_54 ) >= 0 ) {\r\nV_53 = V_53 - V_54 ;\r\nV_55 = V_55 + V_56 ;\r\n}\r\nV_54 = V_54 >> 1 ;\r\nV_56 = V_56 >> 1 ;\r\n} while ( V_56 != 0 );\r\nreturn V_55 ;\r\n}
