digraph "CFG for '_Z28HydroComputedUx_CUDA3_kernelPfS_S_S_S_S_S_S_S_S_fi' function" {
	label="CFG for '_Z28HydroComputedUx_CUDA3_kernelPfS_S_S_S_S_S_S_S_S_fi' function";

	Node0x4fb9f80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%12:\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = shl i32 %14, 6\l  %17 = add i32 %16, %13\l  %18 = mul i32 %15, 40960\l  %19 = add i32 %17, %18\l  %20 = icmp slt i32 %19, 2\l  %21 = add nsw i32 %11, -3\l  %22 = icmp sgt i32 %19, %21\l  %23 = select i1 %20, i1 true, i1 %22\l  br i1 %23, label %63, label %24\l|{<s0>T|<s1>F}}"];
	Node0x4fb9f80:s0 -> Node0x4fbc920;
	Node0x4fb9f80:s1 -> Node0x4fbc9b0;
	Node0x4fbc9b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%24:\l24:                                               \l  %25 = add nuw nsw i32 %19, 1\l  %26 = zext i32 %19 to i64\l  %27 = getelementptr inbounds float, float addrspace(1)* %0, i64 %26\l  %28 = load float, float addrspace(1)* %27, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %29 = zext i32 %25 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %0, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %32 = fsub contract float %28, %31\l  %33 = fmul contract float %32, %10\l  %34 = getelementptr inbounds float, float addrspace(1)* %5, i64 %26\l  store float %33, float addrspace(1)* %34, align 4, !tbaa !5\l  %35 = getelementptr inbounds float, float addrspace(1)* %1, i64 %26\l  %36 = load float, float addrspace(1)* %35, align 4, !tbaa !5\l  %37 = getelementptr inbounds float, float addrspace(1)* %1, i64 %29\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !5\l  %39 = fsub contract float %36, %38\l  %40 = fmul contract float %39, %10\l  %41 = getelementptr inbounds float, float addrspace(1)* %6, i64 %26\l  store float %40, float addrspace(1)* %41, align 4, !tbaa !5\l  %42 = getelementptr inbounds float, float addrspace(1)* %2, i64 %26\l  %43 = load float, float addrspace(1)* %42, align 4, !tbaa !5\l  %44 = getelementptr inbounds float, float addrspace(1)* %2, i64 %29\l  %45 = load float, float addrspace(1)* %44, align 4, !tbaa !5\l  %46 = fsub contract float %43, %45\l  %47 = fmul contract float %46, %10\l  %48 = getelementptr inbounds float, float addrspace(1)* %7, i64 %26\l  store float %47, float addrspace(1)* %48, align 4, !tbaa !5\l  %49 = getelementptr inbounds float, float addrspace(1)* %3, i64 %26\l  %50 = load float, float addrspace(1)* %49, align 4, !tbaa !5\l  %51 = getelementptr inbounds float, float addrspace(1)* %3, i64 %29\l  %52 = load float, float addrspace(1)* %51, align 4, !tbaa !5\l  %53 = fsub contract float %50, %52\l  %54 = fmul contract float %53, %10\l  %55 = getelementptr inbounds float, float addrspace(1)* %8, i64 %26\l  store float %54, float addrspace(1)* %55, align 4, !tbaa !5\l  %56 = getelementptr inbounds float, float addrspace(1)* %4, i64 %26\l  %57 = load float, float addrspace(1)* %56, align 4, !tbaa !5\l  %58 = getelementptr inbounds float, float addrspace(1)* %4, i64 %29\l  %59 = load float, float addrspace(1)* %58, align 4, !tbaa !5\l  %60 = fsub contract float %57, %59\l  %61 = fmul contract float %60, %10\l  %62 = getelementptr inbounds float, float addrspace(1)* %9, i64 %26\l  store float %61, float addrspace(1)* %62, align 4, !tbaa !5\l  br label %63\l}"];
	Node0x4fbc9b0 -> Node0x4fbc920;
	Node0x4fbc920 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%63:\l63:                                               \l  ret void\l}"];
}
