timestamp=1380548135826

[AND2]
A/AND2=*22|./src/AND2.v|25|
NSymbols/and2=NSymbols/AND2 40|0|2*0

[AND3]
A/AND3=*22|./src/AND3.v|25|
NSymbols/and3=NSymbols/AND3 40|0|2*1608

[AND4]
A/AND4=*22|./src/AND4.v|25|
NSymbols/and4=NSymbols/AND4 40|0|2*3564

[c2or]
A/c2or=*21|./src/c2or.vhd|40|
NSymbols/c2or=40|0|2*5870

[crv]
A/crv=*24|.\src\crv.bde|10000|
NSymbols/crv=NSymbols/CRV 40|0|2*8122

[oscil_c_pli]
A/oscil_c_pli=*22|./src/oscil_c_pli.v|25|
NSymbols/oscil_c_pli=40|0|2*10133

[pfdiv]
A/pfdiv=*21|./src/PFDIV.vhd|39|
NSymbols/pfdiv=NSymbols/PFDIV 40|0|2*12111

[~A]
ModifyID=104
Version=73

[~MFT]
0=0|0VHDL_Verilog_EDIF_C_PLI.mgf|1176|0
2=0|2VHDL_Verilog_EDIF_C_PLI.mgf|12111|0

[~U]
AND2=12|0*0||0x13
AND3=12|0*169||0x13
AND4=12|0*365||0x13
c2or=11|0*588||0x3
crv=CRV 13|0*777||0x7
oscil_c_pli=12|0*952||0x13
pfdiv=PFDIV 11|0*1176||0x3

