
Motoransteuerung.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  00000af6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000aa2  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  00000af6  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000b28  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000090  00000000  00000000  00000b68  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001058  00000000  00000000  00000bf8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000cb3  00000000  00000000  00001c50  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000938  00000000  00000000  00002903  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000000f8  00000000  00000000  0000323c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000058e  00000000  00000000  00003334  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000002d3  00000000  00000000  000038c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000060  00000000  00000000  00003b95  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 d3 00 	jmp	0x1a6	; 0x1a6 <__ctors_end>
   4:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
   8:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
   c:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  10:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  14:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  18:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  1c:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  20:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  24:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  28:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  2c:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  30:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  34:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  38:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  3c:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  40:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  44:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  48:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  4c:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  50:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  54:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  58:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  5c:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  60:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  64:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  68:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  6c:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  70:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  74:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  78:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  7c:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  80:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  84:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  88:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  8c:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  90:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  94:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  98:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  9c:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  a0:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  a4:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>
  a8:	0c 94 dd 00 	jmp	0x1ba	; 0x1ba <__bad_interrupt>

000000ac <__trampolines_end>:
  ac:	00 40       	sbci	r16, 0x00	; 0
  ae:	7a 10       	cpse	r7, r10
  b0:	f3 5a       	subi	r31, 0xA3	; 163
  b2:	00 a0       	ldd	r0, Z+32	; 0x20
  b4:	72 4e       	sbci	r23, 0xE2	; 226
  b6:	18 09       	sbc	r17, r8
  b8:	00 10       	cpse	r0, r0
  ba:	a5 d4       	rcall	.+2378   	; 0xa06 <__ftoa_engine+0x186>
  bc:	e8 00       	.word	0x00e8	; ????
  be:	00 e8       	ldi	r16, 0x80	; 128
  c0:	76 48       	sbci	r23, 0x86	; 134
  c2:	17 00       	.word	0x0017	; ????
  c4:	00 e4       	ldi	r16, 0x40	; 64
  c6:	0b 54       	subi	r16, 0x4B	; 75
  c8:	02 00       	.word	0x0002	; ????
  ca:	00 ca       	rjmp	.-3072   	; 0xfffff4cc <__eeprom_end+0xff7ef4cc>
  cc:	9a 3b       	cpi	r25, 0xBA	; 186
  ce:	00 00       	nop
  d0:	00 e1       	ldi	r16, 0x10	; 16
  d2:	f5 05       	cpc	r31, r5
  d4:	00 00       	nop
  d6:	80 96       	adiw	r24, 0x20	; 32
  d8:	98 00       	.word	0x0098	; ????
  da:	00 00       	nop
  dc:	40 42       	sbci	r20, 0x20	; 32
  de:	0f 00       	.word	0x000f	; ????
  e0:	00 00       	nop
  e2:	a0 86       	std	Z+8, r10	; 0x08
  e4:	01 00       	.word	0x0001	; ????
  e6:	00 00       	nop
  e8:	10 27       	eor	r17, r16
  ea:	00 00       	nop
  ec:	00 00       	nop
  ee:	e8 03       	fmulsu	r22, r16
  f0:	00 00       	nop
  f2:	00 00       	nop
  f4:	64 00       	.word	0x0064	; ????
  f6:	00 00       	nop
  f8:	00 00       	nop
  fa:	0a 00       	.word	0x000a	; ????
  fc:	00 00       	nop
  fe:	00 00       	nop
 100:	01 00       	.word	0x0001	; ????
 102:	00 00       	nop
 104:	00 00       	nop
 106:	2c 76       	andi	r18, 0x6C	; 108
 108:	d8 88       	ldd	r13, Y+16	; 0x10
 10a:	dc 67       	ori	r29, 0x7C	; 124
 10c:	4f 08       	sbc	r4, r15
 10e:	23 df       	rcall	.-442    	; 0xffffff56 <__eeprom_end+0xff7eff56>
 110:	c1 df       	rcall	.-126    	; 0x94 <__SREG__+0x55>
 112:	ae 59       	subi	r26, 0x9E	; 158
 114:	e1 b1       	in	r30, 0x01	; 1
 116:	b7 96       	adiw	r30, 0x27	; 39
 118:	e5 e3       	ldi	r30, 0x35	; 53
 11a:	e4 53       	subi	r30, 0x34	; 52
 11c:	c6 3a       	cpi	r28, 0xA6	; 166
 11e:	e6 51       	subi	r30, 0x16	; 22
 120:	99 76       	andi	r25, 0x69	; 105
 122:	96 e8       	ldi	r25, 0x86	; 134
 124:	e6 c2       	rjmp	.+1484   	; 0x6f2 <dtoa_prf+0x126>
 126:	84 26       	eor	r8, r20
 128:	eb 89       	ldd	r30, Y+19	; 0x13
 12a:	8c 9b       	sbis	0x11, 4	; 17
 12c:	62 ed       	ldi	r22, 0xD2	; 210
 12e:	40 7c       	andi	r20, 0xC0	; 192
 130:	6f fc       	.word	0xfc6f	; ????
 132:	ef bc       	out	0x2f, r14	; 47
 134:	9c 9f       	mul	r25, r28
 136:	40 f2       	brcs	.-112    	; 0xc8 <__trampolines_end+0x1c>
 138:	ba a5       	ldd	r27, Y+42	; 0x2a
 13a:	6f a5       	ldd	r22, Y+47	; 0x2f
 13c:	f4 90       	lpm	r15, Z
 13e:	05 5a       	subi	r16, 0xA5	; 165
 140:	2a f7       	brpl	.-54     	; 0x10c <__trampolines_end+0x60>
 142:	5c 93       	st	X, r21
 144:	6b 6c       	ori	r22, 0xCB	; 203
 146:	f9 67       	ori	r31, 0x79	; 121
 148:	6d c1       	rjmp	.+730    	; 0x424 <__LOCK_REGION_LENGTH__+0x24>
 14a:	1b fc       	.word	0xfc1b	; ????
 14c:	e0 e4       	ldi	r30, 0x40	; 64
 14e:	0d 47       	sbci	r16, 0x7D	; 125
 150:	fe f5       	brtc	.+126    	; 0x1d0 <allinit+0x12>
 152:	20 e6       	ldi	r18, 0x60	; 96
 154:	b5 00       	.word	0x00b5	; ????
 156:	d0 ed       	ldi	r29, 0xD0	; 208
 158:	90 2e       	mov	r9, r16
 15a:	03 00       	.word	0x0003	; ????
 15c:	94 35       	cpi	r25, 0x54	; 84
 15e:	77 05       	cpc	r23, r7
 160:	00 80       	ld	r0, Z
 162:	84 1e       	adc	r8, r20
 164:	08 00       	.word	0x0008	; ????
 166:	00 20       	and	r0, r0
 168:	4e 0a       	sbc	r4, r30
 16a:	00 00       	nop
 16c:	00 c8       	rjmp	.-4096   	; 0xfffff16e <__eeprom_end+0xff7ef16e>
 16e:	0c 33       	cpi	r16, 0x3C	; 60
 170:	33 33       	cpi	r19, 0x33	; 51
 172:	33 0f       	add	r19, r19
 174:	98 6e       	ori	r25, 0xE8	; 232
 176:	12 83       	std	Z+2, r17	; 0x02
 178:	11 41       	sbci	r17, 0x11	; 17
 17a:	ef 8d       	ldd	r30, Y+31	; 0x1f
 17c:	21 14       	cp	r2, r1
 17e:	89 3b       	cpi	r24, 0xB9	; 185
 180:	e6 55       	subi	r30, 0x56	; 86
 182:	16 cf       	rjmp	.-468    	; 0xffffffb0 <__eeprom_end+0xff7effb0>
 184:	fe e6       	ldi	r31, 0x6E	; 110
 186:	db 18       	sub	r13, r11
 188:	d1 84       	ldd	r13, Z+9	; 0x09
 18a:	4b 38       	cpi	r20, 0x8B	; 139
 18c:	1b f7       	brvc	.-58     	; 0x154 <__trampolines_end+0xa8>
 18e:	7c 1d       	adc	r23, r12
 190:	90 1d       	adc	r25, r0
 192:	a4 bb       	out	0x14, r26	; 20
 194:	e4 24       	eor	r14, r4
 196:	20 32       	cpi	r18, 0x20	; 32
 198:	84 72       	andi	r24, 0x24	; 36
 19a:	5e 22       	and	r5, r30
 19c:	81 00       	.word	0x0081	; ????
 19e:	c9 f1       	breq	.+114    	; 0x212 <allinit+0x54>
 1a0:	24 ec       	ldi	r18, 0xC4	; 196
 1a2:	a1 e5       	ldi	r26, 0x51	; 81
 1a4:	3d 27       	eor	r19, r29

000001a6 <__ctors_end>:
 1a6:	11 24       	eor	r1, r1
 1a8:	1f be       	out	0x3f, r1	; 63
 1aa:	cf ef       	ldi	r28, 0xFF	; 255
 1ac:	da e0       	ldi	r29, 0x0A	; 10
 1ae:	de bf       	out	0x3e, r29	; 62
 1b0:	cd bf       	out	0x3d, r28	; 61
 1b2:	0e 94 26 02 	call	0x44c	; 0x44c <main>
 1b6:	0c 94 4f 05 	jmp	0xa9e	; 0xa9e <_exit>

000001ba <__bad_interrupt>:
 1ba:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001be <allinit>:
#include "Motoransteuerung.h"


void allinit(void)
{
	CLKPR = 0x80;
 1be:	e1 e6       	ldi	r30, 0x61	; 97
 1c0:	f0 e0       	ldi	r31, 0x00	; 0
 1c2:	80 e8       	ldi	r24, 0x80	; 128
 1c4:	80 83       	st	Z, r24
	CLKPR = 0x01; //16MHz / 2 = 8MHz CLK_IO
 1c6:	81 e0       	ldi	r24, 0x01	; 1
 1c8:	80 83       	st	Z, r24
	
	MCUCR = MCUCR|(1<<JTD); //JTAG disable
 1ca:	85 b7       	in	r24, 0x35	; 53
 1cc:	80 68       	ori	r24, 0x80	; 128
 1ce:	85 bf       	out	0x35, r24	; 53
	MCUCR = MCUCR|(1<<JTD);
 1d0:	85 b7       	in	r24, 0x35	; 53
 1d2:	80 68       	ori	r24, 0x80	; 128
 1d4:	85 bf       	out	0x35, r24	; 53
	
	 LCD_init();
 1d6:	0e 94 40 01 	call	0x280	; 0x280 <LCD_init>
	 LCD_cmd(0x0C);
 1da:	8c e0       	ldi	r24, 0x0C	; 12
 1dc:	0e 94 de 01 	call	0x3bc	; 0x3bc <LCD_cmd>
	 
	 DDRB = DDRB | (1<<DDB7); //PB7 als Ausgang
 1e0:	27 9a       	sbi	0x04, 7	; 4
	 DDRF = DDRF &~(1<<DDF0); //PF0 INPUT (ADC0)
 1e2:	80 98       	cbi	0x10, 0	; 16
	 
	 ADMUX = ADMUX &~(1<<REFS1);
 1e4:	ec e7       	ldi	r30, 0x7C	; 124
 1e6:	f0 e0       	ldi	r31, 0x00	; 0
 1e8:	80 81       	ld	r24, Z
 1ea:	8f 77       	andi	r24, 0x7F	; 127
 1ec:	80 83       	st	Z, r24
	 ADMUX = ADMUX | (1<<REFS0); //Vref=AVCC
 1ee:	80 81       	ld	r24, Z
 1f0:	80 64       	ori	r24, 0x40	; 64
 1f2:	80 83       	st	Z, r24
	 
	 ADMUX = ADMUX | (1<<ADLAR); //linksbündig
 1f4:	80 81       	ld	r24, Z
 1f6:	80 62       	ori	r24, 0x20	; 32
 1f8:	80 83       	st	Z, r24
	 
	 ADMUX = ADMUX & 0b11100000; //MUX4:0 = 0
 1fa:	80 81       	ld	r24, Z
 1fc:	80 7e       	andi	r24, 0xE0	; 224
 1fe:	80 83       	st	Z, r24
	 
	 ADCSRB = ADCSRB &~ (1<<MUX5); //MUX5 = 0 => MUX5:0=0 => //ADC0 (PF0) Single Ended
 200:	eb e7       	ldi	r30, 0x7B	; 123
 202:	f0 e0       	ldi	r31, 0x00	; 0
 204:	80 81       	ld	r24, Z
 206:	8f 7d       	andi	r24, 0xDF	; 223
 208:	80 83       	st	Z, r24
	 
	 ADCSRA = ADCSRA|(1<<ADEN)|(1<<ADSC)|(1<<ADPS2)|(1<<ADPS1); //Wandler ein, //Start Wandler,:64 Teiler
 20a:	ea e7       	ldi	r30, 0x7A	; 122
 20c:	f0 e0       	ldi	r31, 0x00	; 0
 20e:	80 81       	ld	r24, Z
 210:	86 6c       	ori	r24, 0xC6	; 198
 212:	80 83       	st	Z, r24
	 
	 
	 TCCR0A = TCCR0A | (1<<WGM00);
 214:	84 b5       	in	r24, 0x24	; 36
 216:	81 60       	ori	r24, 0x01	; 1
 218:	84 bd       	out	0x24, r24	; 36
	 TCCR0A = TCCR0A | (1<<WGM01);
 21a:	84 b5       	in	r24, 0x24	; 36
 21c:	82 60       	ori	r24, 0x02	; 2
 21e:	84 bd       	out	0x24, r24	; 36
	 TCCR0B = TCCR0B &~(1<<WGM02); //WGM2:0=3 Fast PWM
 220:	85 b5       	in	r24, 0x25	; 37
 222:	87 7f       	andi	r24, 0xF7	; 247
 224:	85 bd       	out	0x25, r24	; 37
	 
	 TCCR0A = TCCR0A | (1<<COM0A0);
 226:	84 b5       	in	r24, 0x24	; 36
 228:	80 64       	ori	r24, 0x40	; 64
 22a:	84 bd       	out	0x24, r24	; 36
	 TCCR0A = TCCR0A | (1<<COM0A1); //COM1:0=3 Inverting
 22c:	84 b5       	in	r24, 0x24	; 36
 22e:	80 68       	ori	r24, 0x80	; 128
 230:	84 bd       	out	0x24, r24	; 36
	 
	 TCCR0B = TCCR0B | (1<<CS00);
 232:	85 b5       	in	r24, 0x25	; 37
 234:	81 60       	ori	r24, 0x01	; 1
 236:	85 bd       	out	0x25, r24	; 37
	 TCCR0B = TCCR0B | (1<<CS01);
 238:	85 b5       	in	r24, 0x25	; 37
 23a:	82 60       	ori	r24, 0x02	; 2
 23c:	85 bd       	out	0x25, r24	; 37
	 TCCR0B = TCCR0B &~(1<<CS02); //:64 Teiler, startet die PWM
 23e:	85 b5       	in	r24, 0x25	; 37
 240:	8b 7f       	andi	r24, 0xFB	; 251
 242:	85 bd       	out	0x25, r24	; 37
	 
	 OCR0A = 100;
 244:	84 e6       	ldi	r24, 0x64	; 100
 246:	87 bd       	out	0x27, r24	; 39
 248:	08 95       	ret

0000024a <delay_ms>:
#include <util/delay.h>		// _delay_ms() geht nur bis max. 262.14 ms / F_CPU !!!

void delay_ms (unsigned int ms)   //Hilfsfunktion: Zeitvernichtung
{
unsigned int i;
	for (i=0; i<ms; i++)
 24a:	00 97       	sbiw	r24, 0x00	; 0
 24c:	69 f0       	breq	.+26     	; 0x268 <delay_ms+0x1e>
 24e:	20 e0       	ldi	r18, 0x00	; 0
 250:	30 e0       	ldi	r19, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 252:	ef ec       	ldi	r30, 0xCF	; 207
 254:	f7 e0       	ldi	r31, 0x07	; 7
 256:	31 97       	sbiw	r30, 0x01	; 1
 258:	f1 f7       	brne	.-4      	; 0x256 <delay_ms+0xc>
 25a:	00 c0       	rjmp	.+0      	; 0x25c <delay_ms+0x12>
 25c:	00 00       	nop
 25e:	2f 5f       	subi	r18, 0xFF	; 255
 260:	3f 4f       	sbci	r19, 0xFF	; 255
 262:	82 17       	cp	r24, r18
 264:	93 07       	cpc	r25, r19
 266:	a9 f7       	brne	.-22     	; 0x252 <delay_ms+0x8>
 268:	08 95       	ret

0000026a <Enable>:

}

void Enable(void)		//Hilfsfunktion: H=>L Flanke der Enable Leitung (E)
{
	PORTLCD = PORTLCD | (1<<E);	//E = 1
 26a:	5d 9a       	sbi	0x0b, 5	; 11
	delay_ms(5);
 26c:	85 e0       	ldi	r24, 0x05	; 5
 26e:	90 e0       	ldi	r25, 0x00	; 0
 270:	0e 94 25 01 	call	0x24a	; 0x24a <delay_ms>
	PORTLCD = PORTLCD &~(1<<E);	//E = 0
 274:	5d 98       	cbi	0x0b, 5	; 11
	delay_ms(5);
 276:	85 e0       	ldi	r24, 0x05	; 5
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	0e 94 25 01 	call	0x24a	; 0x24a <delay_ms>
 27e:	08 95       	ret

00000280 <LCD_init>:
// LCD_init(..) Initialisierung: Port D, 4-Bit Mode, 2 Zeilen, 5x7 Dots
//
////////////////////////////////////////////////////////////////////////////
void LCD_init(void)
{
	DDRLCD = DDRLCD |(1<<E) |(1<<RS);               			//E,RS als Ausgang
 280:	8a b1       	in	r24, 0x0a	; 10
 282:	80 63       	ori	r24, 0x30	; 48
 284:	8a b9       	out	0x0a, r24	; 10
	DDRLCD = DDRLCD |(1<<DB7)|(1<<DB6)|(1<<DB5)|(1<<DB4);		//DB7..DB4 als Ausgang
 286:	8a b1       	in	r24, 0x0a	; 10
 288:	8f 60       	ori	r24, 0x0F	; 15
 28a:	8a b9       	out	0x0a, r24	; 10

	delay_ms(50);	//lt. Datenblatt min. 15ms nach Power ON warten
 28c:	82 e3       	ldi	r24, 0x32	; 50
 28e:	90 e0       	ldi	r25, 0x00	; 0
 290:	0e 94 25 01 	call	0x24a	; 0x24a <delay_ms>
	PORTLCD = PORTLCD & (~(1<<RS) &  ~(1<<E)); //RS=0,E=0 (RW=0 per HW)
 294:	8b b1       	in	r24, 0x0b	; 11
 296:	8f 7c       	andi	r24, 0xCF	; 207
 298:	8b b9       	out	0x0b, r24	; 11

// Function Set
	//DB7..DB4 = 0011
	PORTLCD = PORTLCD & (~(1<<DB7) & ~(1<<DB6));	//Interface auf 8 Bit
 29a:	8b b1       	in	r24, 0x0b	; 11
 29c:	83 7f       	andi	r24, 0xF3	; 243
 29e:	8b b9       	out	0x0b, r24	; 11
	PORTLCD = PORTLCD | (1<<DB5) | (1<<DB4);
 2a0:	8b b1       	in	r24, 0x0b	; 11
 2a2:	83 60       	ori	r24, 0x03	; 3
 2a4:	8b b9       	out	0x0b, r24	; 11
	Enable();
 2a6:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

	//DB7..DB4 = 0011
	PORTLCD = PORTLCD & (~(1<<DB7) & ~(1<<DB6));	//Interface auf 8 Bit
 2aa:	8b b1       	in	r24, 0x0b	; 11
 2ac:	83 7f       	andi	r24, 0xF3	; 243
 2ae:	8b b9       	out	0x0b, r24	; 11
	PORTLCD = PORTLCD | (1<<DB5) | (1<<DB4);
 2b0:	8b b1       	in	r24, 0x0b	; 11
 2b2:	83 60       	ori	r24, 0x03	; 3
 2b4:	8b b9       	out	0x0b, r24	; 11
	Enable();
 2b6:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

	//DB7..DB4 = 0011
	PORTLCD = PORTLCD & (~(1<<DB7) & ~(1<<DB6));	//Interface auf 8 Bit
 2ba:	8b b1       	in	r24, 0x0b	; 11
 2bc:	83 7f       	andi	r24, 0xF3	; 243
 2be:	8b b9       	out	0x0b, r24	; 11
	PORTLCD = PORTLCD | (1<<DB5) | (1<<DB4);
 2c0:	8b b1       	in	r24, 0x0b	; 11
 2c2:	83 60       	ori	r24, 0x03	; 3
 2c4:	8b b9       	out	0x0b, r24	; 11
	Enable();
 2c6:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

	//DB7..DB4 = 0010
	PORTLCD = PORTLCD & (~(1<<DB7) & ~(1<<DB6) &~(1<<DB4));
 2ca:	8b b1       	in	r24, 0x0b	; 11
 2cc:	82 7f       	andi	r24, 0xF2	; 242
 2ce:	8b b9       	out	0x0b, r24	; 11
	PORTLCD = PORTLCD | (1<<DB5);					//Interface auf 4 Bit
 2d0:	59 9a       	sbi	0x0b, 1	; 11
	Enable();
 2d2:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

// 2-zeilig, 5x8 Matrix
	//DB7..DB4 = 0010
	PORTLCD = PORTLCD & (~(1<<DB7) & ~(1<<DB6) &~(1<<DB4));
 2d6:	8b b1       	in	r24, 0x0b	; 11
 2d8:	82 7f       	andi	r24, 0xF2	; 242
 2da:	8b b9       	out	0x0b, r24	; 11
	PORTLCD = PORTLCD | (1<<DB5);					//Upper Nibble
 2dc:	59 9a       	sbi	0x0b, 1	; 11
	Enable();
 2de:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

	//DB7..DB4 = 0000
	PORTLCD = PORTLCD | (1<<DB7);			//Lower Nibble
 2e2:	5b 9a       	sbi	0x0b, 3	; 11
	PORTLCD = PORTLCD & (~(1<<DB6) & ~(1<<DB5) & ~(1<<DB4));
 2e4:	8b b1       	in	r24, 0x0b	; 11
 2e6:	88 7f       	andi	r24, 0xF8	; 248
 2e8:	8b b9       	out	0x0b, r24	; 11
	Enable();
 2ea:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

//Display Off //
	//DB7..DB4 = 0000
	PORTLCD = PORTLCD & (~(1<<DB7) & ~(1<<DB6) & ~(1<<DB5) & ~(1<<DB4)); //Upper Nibble
 2ee:	8b b1       	in	r24, 0x0b	; 11
 2f0:	80 7f       	andi	r24, 0xF0	; 240
 2f2:	8b b9       	out	0x0b, r24	; 11
	Enable();
 2f4:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

	//DB7..DB4 = 1000
	PORTLCD = PORTLCD | (1<<DB7);					//Lower Nibble
 2f8:	5b 9a       	sbi	0x0b, 3	; 11
	PORTLCD = PORTLCD & (~(1<<DB6) & ~(1<<DB5) & ~(1<<DB4));
 2fa:	8b b1       	in	r24, 0x0b	; 11
 2fc:	88 7f       	andi	r24, 0xF8	; 248
 2fe:	8b b9       	out	0x0b, r24	; 11
	Enable();
 300:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

//Clear Display //
	//DB7..DB4 = 0000
	PORTLCD = PORTLCD & (~(1<<DB7) & ~(1<<DB6) & ~(1<<DB5) & ~(1<<DB4)); //Upper Nibble
 304:	8b b1       	in	r24, 0x0b	; 11
 306:	80 7f       	andi	r24, 0xF0	; 240
 308:	8b b9       	out	0x0b, r24	; 11
	Enable();
 30a:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

	//DB7..DB4 = 0001
	PORTLCD = PORTLCD & (~(1<<DB7) & ~(1<<DB6) & ~(1<<DB5)); //Lower Nibble
 30e:	8b b1       	in	r24, 0x0b	; 11
 310:	81 7f       	andi	r24, 0xF1	; 241
 312:	8b b9       	out	0x0b, r24	; 11
	PORTLCD = PORTLCD | (1<<DB4);
 314:	58 9a       	sbi	0x0b, 0	; 11
	Enable();
 316:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

//No Display Shift //
	//DB7..DB4 = 0000
	PORTLCD = PORTLCD & (~(1<<DB7) & ~(1<<DB6) & ~(1<<DB5) & ~(1<<DB4)); //Upper Nibble
 31a:	8b b1       	in	r24, 0x0b	; 11
 31c:	80 7f       	andi	r24, 0xF0	; 240
 31e:	8b b9       	out	0x0b, r24	; 11
	Enable();
 320:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

	//DB7..DB4 = 0011
	PORTLCD = PORTLCD & (~(1<<DB7) & ~(1<<DB6));	//Lower Nibble
 324:	8b b1       	in	r24, 0x0b	; 11
 326:	83 7f       	andi	r24, 0xF3	; 243
 328:	8b b9       	out	0x0b, r24	; 11
	PORTLCD = PORTLCD | (1<<DB5) | (1<<DB4);
 32a:	8b b1       	in	r24, 0x0b	; 11
 32c:	83 60       	ori	r24, 0x03	; 3
 32e:	8b b9       	out	0x0b, r24	; 11
	Enable();
 330:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

// Display ON , Cursor ON, Blinken ON //
	//DB7..DB4 = 0000
	PORTLCD = PORTLCD & (~(1<<DB7) & ~(1<<DB6) & ~(1<<DB5) & ~(1<<DB4)); //Upper Nibble
 334:	8b b1       	in	r24, 0x0b	; 11
 336:	80 7f       	andi	r24, 0xF0	; 240
 338:	8b b9       	out	0x0b, r24	; 11
	Enable();
 33a:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>

	//DB7..DB4 = 1111
	PORTLCD = PORTLCD | (1<<DB7) | (1<<DB6) | (1<<DB5) | (1<<DB4);	//Lower Nibble
 33e:	8b b1       	in	r24, 0x0b	; 11
 340:	8f 60       	ori	r24, 0x0F	; 15
 342:	8b b9       	out	0x0b, r24	; 11
	Enable();
 344:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>
 348:	08 95       	ret

0000034a <LCD_send>:
//
// LCD_send(..) sendet 1 Byte im 4-Bit Mode
//
////////////////////////////////////////////////////////////////////////////
void LCD_send(char data)
{
 34a:	cf 93       	push	r28
 34c:	c8 2f       	mov	r28, r24
	char temp = data;

		PORTLCD = PORTLCD | (1<<RS);	//SFR vom LCD mit RS auf Daten umschlten
 34e:	5c 9a       	sbi	0x0b, 4	; 11

		//Upper Nibble senden
		if (temp & 0b10000000) {PORTLCD = PORTLCD | (1<<DB7);}
 350:	88 23       	and	r24, r24
 352:	14 f4       	brge	.+4      	; 0x358 <LCD_send+0xe>
 354:	5b 9a       	sbi	0x0b, 3	; 11
 356:	01 c0       	rjmp	.+2      	; 0x35a <LCD_send+0x10>
		else {PORTLCD = PORTLCD & ~(1<<DB7);}
 358:	5b 98       	cbi	0x0b, 3	; 11

		if (temp & 0b01000000) {PORTLCD = PORTLCD | (1<<DB6);}
 35a:	c6 ff       	sbrs	r28, 6
 35c:	02 c0       	rjmp	.+4      	; 0x362 <LCD_send+0x18>
 35e:	5a 9a       	sbi	0x0b, 2	; 11
 360:	01 c0       	rjmp	.+2      	; 0x364 <LCD_send+0x1a>
		else {PORTLCD = PORTLCD & ~(1<<DB6);}
 362:	5a 98       	cbi	0x0b, 2	; 11

		if (temp & 0b00100000) {PORTLCD = PORTLCD | (1<<DB5);}
 364:	c5 ff       	sbrs	r28, 5
 366:	02 c0       	rjmp	.+4      	; 0x36c <LCD_send+0x22>
 368:	59 9a       	sbi	0x0b, 1	; 11
 36a:	01 c0       	rjmp	.+2      	; 0x36e <LCD_send+0x24>
		else {PORTLCD = PORTLCD & ~(1<<DB5);}
 36c:	59 98       	cbi	0x0b, 1	; 11

		if (temp & 0b00010000) {PORTLCD = PORTLCD | (1<<DB4);}
 36e:	c4 ff       	sbrs	r28, 4
 370:	02 c0       	rjmp	.+4      	; 0x376 <LCD_send+0x2c>
 372:	58 9a       	sbi	0x0b, 0	; 11
 374:	01 c0       	rjmp	.+2      	; 0x378 <LCD_send+0x2e>
		else {PORTLCD = PORTLCD & ~(1<<DB4);}
 376:	58 98       	cbi	0x0b, 0	; 11

		Enable();
 378:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>
		delay_ms(1);
 37c:	81 e0       	ldi	r24, 0x01	; 1
 37e:	90 e0       	ldi	r25, 0x00	; 0
 380:	0e 94 25 01 	call	0x24a	; 0x24a <delay_ms>

		//Lower Nibble senden
		if (temp & 0b00001000) {PORTLCD = PORTLCD | (1<<DB7);}
 384:	c3 ff       	sbrs	r28, 3
 386:	02 c0       	rjmp	.+4      	; 0x38c <LCD_send+0x42>
 388:	5b 9a       	sbi	0x0b, 3	; 11
 38a:	01 c0       	rjmp	.+2      	; 0x38e <LCD_send+0x44>
		else {PORTLCD = PORTLCD & ~(1<<DB7);}
 38c:	5b 98       	cbi	0x0b, 3	; 11

		if (temp & 0b00000100) {PORTLCD = PORTLCD | (1<<DB6);}
 38e:	c2 ff       	sbrs	r28, 2
 390:	02 c0       	rjmp	.+4      	; 0x396 <LCD_send+0x4c>
 392:	5a 9a       	sbi	0x0b, 2	; 11
 394:	01 c0       	rjmp	.+2      	; 0x398 <LCD_send+0x4e>
		else {PORTLCD = PORTLCD & ~(1<<DB6);}
 396:	5a 98       	cbi	0x0b, 2	; 11

		if (temp & 0b00000010) {PORTLCD = PORTLCD | (1<<DB5);}
 398:	c1 ff       	sbrs	r28, 1
 39a:	02 c0       	rjmp	.+4      	; 0x3a0 <LCD_send+0x56>
 39c:	59 9a       	sbi	0x0b, 1	; 11
 39e:	01 c0       	rjmp	.+2      	; 0x3a2 <LCD_send+0x58>
		else {PORTLCD = PORTLCD & ~(1<<DB5);}
 3a0:	59 98       	cbi	0x0b, 1	; 11

		if (temp & 0b00000001) {PORTLCD = PORTLCD | (1<<DB4);}
 3a2:	c0 ff       	sbrs	r28, 0
 3a4:	02 c0       	rjmp	.+4      	; 0x3aa <LCD_send+0x60>
 3a6:	58 9a       	sbi	0x0b, 0	; 11
 3a8:	01 c0       	rjmp	.+2      	; 0x3ac <LCD_send+0x62>
		else {PORTLCD = PORTLCD & ~(1<<DB4);}
 3aa:	58 98       	cbi	0x0b, 0	; 11

		Enable();
 3ac:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>
		delay_ms(1);
 3b0:	81 e0       	ldi	r24, 0x01	; 1
 3b2:	90 e0       	ldi	r25, 0x00	; 0
 3b4:	0e 94 25 01 	call	0x24a	; 0x24a <delay_ms>

}
 3b8:	cf 91       	pop	r28
 3ba:	08 95       	ret

000003bc <LCD_cmd>:
//
// LCD_cmd(..) Befehl senden im 4-Bit Mode
//
////////////////////////////////////////////////////////////////////////////
void LCD_cmd(char data)
{
 3bc:	cf 93       	push	r28
 3be:	c8 2f       	mov	r28, r24
	char temp = data;

		PORTLCD = PORTLCD & ~(1<<RS);	//SFR vom LCD mit RS auf Befehle umschalten
 3c0:	5c 98       	cbi	0x0b, 4	; 11

		//Upper Nibble senden
		if (temp & 0b10000000) {PORTLCD = PORTLCD | (1<<DB7);}
 3c2:	88 23       	and	r24, r24
 3c4:	14 f4       	brge	.+4      	; 0x3ca <LCD_cmd+0xe>
 3c6:	5b 9a       	sbi	0x0b, 3	; 11
 3c8:	01 c0       	rjmp	.+2      	; 0x3cc <LCD_cmd+0x10>
		else {PORTLCD = PORTLCD & ~(1<<DB7);}
 3ca:	5b 98       	cbi	0x0b, 3	; 11

		if (temp & 0b01000000) {PORTLCD = PORTLCD | (1<<DB6);}
 3cc:	c6 ff       	sbrs	r28, 6
 3ce:	02 c0       	rjmp	.+4      	; 0x3d4 <LCD_cmd+0x18>
 3d0:	5a 9a       	sbi	0x0b, 2	; 11
 3d2:	01 c0       	rjmp	.+2      	; 0x3d6 <LCD_cmd+0x1a>
		else {PORTLCD = PORTLCD & ~(1<<DB6);}
 3d4:	5a 98       	cbi	0x0b, 2	; 11

		if (temp & 0b00100000) {PORTLCD = PORTLCD | (1<<DB5);}
 3d6:	c5 ff       	sbrs	r28, 5
 3d8:	02 c0       	rjmp	.+4      	; 0x3de <LCD_cmd+0x22>
 3da:	59 9a       	sbi	0x0b, 1	; 11
 3dc:	01 c0       	rjmp	.+2      	; 0x3e0 <LCD_cmd+0x24>
		else {PORTLCD = PORTLCD & ~(1<<DB5);}
 3de:	59 98       	cbi	0x0b, 1	; 11

		if (temp & 0b00010000) {PORTLCD = PORTLCD | (1<<DB4);}
 3e0:	c4 ff       	sbrs	r28, 4
 3e2:	02 c0       	rjmp	.+4      	; 0x3e8 <LCD_cmd+0x2c>
 3e4:	58 9a       	sbi	0x0b, 0	; 11
 3e6:	01 c0       	rjmp	.+2      	; 0x3ea <LCD_cmd+0x2e>
		else {PORTLCD = PORTLCD & ~(1<<DB4);}
 3e8:	58 98       	cbi	0x0b, 0	; 11

		Enable();
 3ea:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>
		delay_ms(1);
 3ee:	81 e0       	ldi	r24, 0x01	; 1
 3f0:	90 e0       	ldi	r25, 0x00	; 0
 3f2:	0e 94 25 01 	call	0x24a	; 0x24a <delay_ms>

		//Lower Nibble senden
		if (temp & 0b00001000) {PORTLCD = PORTLCD | (1<<DB7);}
 3f6:	c3 ff       	sbrs	r28, 3
 3f8:	02 c0       	rjmp	.+4      	; 0x3fe <LCD_cmd+0x42>
 3fa:	5b 9a       	sbi	0x0b, 3	; 11
 3fc:	01 c0       	rjmp	.+2      	; 0x400 <__LOCK_REGION_LENGTH__>
		else {PORTLCD = PORTLCD & ~(1<<DB7);}
 3fe:	5b 98       	cbi	0x0b, 3	; 11

		if (temp & 0b00000100) {PORTLCD = PORTLCD | (1<<DB6);}
 400:	c2 ff       	sbrs	r28, 2
 402:	02 c0       	rjmp	.+4      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
 404:	5a 9a       	sbi	0x0b, 2	; 11
 406:	01 c0       	rjmp	.+2      	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
		else {PORTLCD = PORTLCD & ~(1<<DB6);}
 408:	5a 98       	cbi	0x0b, 2	; 11

		if (temp & 0b00000010) {PORTLCD = PORTLCD | (1<<DB5);}
 40a:	c1 ff       	sbrs	r28, 1
 40c:	02 c0       	rjmp	.+4      	; 0x412 <__LOCK_REGION_LENGTH__+0x12>
 40e:	59 9a       	sbi	0x0b, 1	; 11
 410:	01 c0       	rjmp	.+2      	; 0x414 <__LOCK_REGION_LENGTH__+0x14>
		else {PORTLCD = PORTLCD & ~(1<<DB5);}
 412:	59 98       	cbi	0x0b, 1	; 11

		if (temp & 0b00000001) {PORTLCD = PORTLCD | (1<<DB4);}
 414:	c0 ff       	sbrs	r28, 0
 416:	02 c0       	rjmp	.+4      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
 418:	58 9a       	sbi	0x0b, 0	; 11
 41a:	01 c0       	rjmp	.+2      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
		else {PORTLCD = PORTLCD & ~(1<<DB4);}
 41c:	58 98       	cbi	0x0b, 0	; 11

		Enable();
 41e:	0e 94 35 01 	call	0x26a	; 0x26a <Enable>
		delay_ms(1);
 422:	81 e0       	ldi	r24, 0x01	; 1
 424:	90 e0       	ldi	r25, 0x00	; 0
 426:	0e 94 25 01 	call	0x24a	; 0x24a <delay_ms>

}
 42a:	cf 91       	pop	r28
 42c:	08 95       	ret

0000042e <LCD_string>:
//
// LCD_string(..) sendet ganzen String im 4-Bit Mode
//
////////////////////////////////////////////////////////////////////////////
void LCD_string(char *data)
{
 42e:	cf 93       	push	r28
 430:	df 93       	push	r29
 432:	ec 01       	movw	r28, r24
	    while (*data != '\0')	//bis zum letzten Zeichen
 434:	88 81       	ld	r24, Y
 436:	88 23       	and	r24, r24
 438:	31 f0       	breq	.+12     	; 0x446 <LCD_string+0x18>
 43a:	21 96       	adiw	r28, 0x01	; 1
        	{LCD_send(*data++);}
 43c:	0e 94 a5 01 	call	0x34a	; 0x34a <LCD_send>
// LCD_string(..) sendet ganzen String im 4-Bit Mode
//
////////////////////////////////////////////////////////////////////////////
void LCD_string(char *data)
{
	    while (*data != '\0')	//bis zum letzten Zeichen
 440:	89 91       	ld	r24, Y+
 442:	81 11       	cpse	r24, r1
 444:	fb cf       	rjmp	.-10     	; 0x43c <LCD_string+0xe>
        	{LCD_send(*data++);}
}
 446:	df 91       	pop	r29
 448:	cf 91       	pop	r28
 44a:	08 95       	ret

0000044c <main>:
#include "LCD1zeil.h"
#include <util/delay.h>
#include "Motoransteuerung.h"

int main (void)
{
 44c:	cf 93       	push	r28
 44e:	df 93       	push	r29
 450:	cd b7       	in	r28, 0x3d	; 61
 452:	de b7       	in	r29, 0x3e	; 62
 454:	64 97       	sbiw	r28, 0x14	; 20
 456:	0f b6       	in	r0, 0x3f	; 63
 458:	f8 94       	cli
 45a:	de bf       	out	0x3e, r29	; 62
 45c:	0f be       	out	0x3f, r0	; 63
 45e:	cd bf       	out	0x3d, r28	; 61
	CLKPR = 0x80;
 460:	e1 e6       	ldi	r30, 0x61	; 97
 462:	f0 e0       	ldi	r31, 0x00	; 0
 464:	80 e8       	ldi	r24, 0x80	; 128
 466:	80 83       	st	Z, r24
	CLKPR = 0x01; //16MHz / 2 = 8MHz CLK_IO
 468:	81 e0       	ldi	r24, 0x01	; 1
 46a:	80 83       	st	Z, r24
	
	MCUCR = MCUCR|(1<<JTD); //JTAG disable
 46c:	85 b7       	in	r24, 0x35	; 53
 46e:	80 68       	ori	r24, 0x80	; 128
 470:	85 bf       	out	0x35, r24	; 53
	MCUCR = MCUCR|(1<<JTD);
 472:	85 b7       	in	r24, 0x35	; 53
 474:	80 68       	ori	r24, 0x80	; 128
 476:	85 bf       	out	0x35, r24	; 53
	 char buffer[20];    //Wird benötigt um am LCD Ziffern auszugeben
	 int adc_h;
	 float Vin;
	 int h = 0;
	 
	allinit();
 478:	0e 94 df 00 	call	0x1be	; 0x1be <allinit>
	MCUCR = MCUCR|(1<<JTD);
	
	 char buffer[20];    //Wird benötigt um am LCD Ziffern auszugeben
	 int adc_h;
	 float Vin;
	 int h = 0;
 47c:	20 e0       	ldi	r18, 0x00	; 0
 47e:	30 e0       	ldi	r19, 0x00	; 0
	allinit();
	
	
	while(1)
	{
		while(ADCSRA & (1<<ADSC)); //warten auf Wandlungsende
 480:	0f 2e       	mov	r0, r31
 482:	fa e7       	ldi	r31, 0x7A	; 122
 484:	ef 2e       	mov	r14, r31
 486:	f1 2c       	mov	r15, r1
 488:	f0 2d       	mov	r31, r0
		adc_h = ADCL;
 48a:	0f 2e       	mov	r0, r31
 48c:	f8 e7       	ldi	r31, 0x78	; 120
 48e:	8f 2e       	mov	r8, r31
 490:	91 2c       	mov	r9, r1
 492:	f0 2d       	mov	r31, r0
		adc_h = ADCH;
 494:	0f 2e       	mov	r0, r31
 496:	f9 e7       	ldi	r31, 0x79	; 121
 498:	af 2e       	mov	r10, r31
 49a:	b1 2c       	mov	r11, r1
 49c:	f0 2d       	mov	r31, r0
	allinit();
	
	
	while(1)
	{
		while(ADCSRA & (1<<ADSC)); //warten auf Wandlungsende
 49e:	f7 01       	movw	r30, r14
 4a0:	80 81       	ld	r24, Z
 4a2:	86 fd       	sbrc	r24, 6
 4a4:	fc cf       	rjmp	.-8      	; 0x49e <main+0x52>
		adc_h = ADCL;
 4a6:	f4 01       	movw	r30, r8
 4a8:	80 81       	ld	r24, Z
		adc_h = ADCH;
 4aa:	f5 01       	movw	r30, r10
 4ac:	c0 80       	ld	r12, Z
 4ae:	d1 2c       	mov	r13, r1
		if(adc_h != h)
 4b0:	2c 15       	cp	r18, r12
 4b2:	3d 05       	cpc	r19, r13
 4b4:	41 f1       	breq	.+80     	; 0x506 <main+0xba>
		{
			Vin = (adc_h*5)/256;
			dtostrf(Vin, 3, 2, buffer);
 4b6:	b6 01       	movw	r22, r12
 4b8:	66 0f       	add	r22, r22
 4ba:	77 1f       	adc	r23, r23
 4bc:	66 0f       	add	r22, r22
 4be:	77 1f       	adc	r23, r23
 4c0:	6c 0d       	add	r22, r12
 4c2:	7d 1d       	adc	r23, r13
 4c4:	67 2f       	mov	r22, r23
 4c6:	77 0f       	add	r23, r23
 4c8:	77 0b       	sbc	r23, r23
 4ca:	07 2e       	mov	r0, r23
 4cc:	00 0c       	add	r0, r0
 4ce:	88 0b       	sbc	r24, r24
 4d0:	99 0b       	sbc	r25, r25
 4d2:	0e 94 8b 02 	call	0x516	; 0x516 <__floatsisf>
 4d6:	8e 01       	movw	r16, r28
 4d8:	0f 5f       	subi	r16, 0xFF	; 255
 4da:	1f 4f       	sbci	r17, 0xFF	; 255
 4dc:	22 e0       	ldi	r18, 0x02	; 2
 4de:	30 e0       	ldi	r19, 0x00	; 0
 4e0:	43 e0       	ldi	r20, 0x03	; 3
 4e2:	50 e0       	ldi	r21, 0x00	; 0
 4e4:	0e 94 c6 02 	call	0x58c	; 0x58c <dtostrf>
			LCD_cmd(0x01);
 4e8:	81 e0       	ldi	r24, 0x01	; 1
 4ea:	0e 94 de 01 	call	0x3bc	; 0x3bc <LCD_cmd>
			LCD_string(buffer);
 4ee:	c8 01       	movw	r24, r16
 4f0:	0e 94 17 02 	call	0x42e	; 0x42e <LCD_string>
 4f4:	ff ef       	ldi	r31, 0xFF	; 255
 4f6:	24 e3       	ldi	r18, 0x34	; 52
 4f8:	8c e0       	ldi	r24, 0x0C	; 12
 4fa:	f1 50       	subi	r31, 0x01	; 1
 4fc:	20 40       	sbci	r18, 0x00	; 0
 4fe:	80 40       	sbci	r24, 0x00	; 0
 500:	e1 f7       	brne	.-8      	; 0x4fa <main+0xae>
 502:	00 c0       	rjmp	.+0      	; 0x504 <main+0xb8>
 504:	00 00       	nop
			h = adc_h;
			_delay_ms(500);
		}
		ADCSRA = ADCSRA|(1<<ADSC);  //Wandler neu starten
 506:	f7 01       	movw	r30, r14
 508:	80 81       	ld	r24, Z
 50a:	80 64       	ori	r24, 0x40	; 64
 50c:	80 83       	st	Z, r24
		{
			OCR0A = 0;
		}
		_delay_ms(50);*/
		
	}
 50e:	96 01       	movw	r18, r12
 510:	c6 cf       	rjmp	.-116    	; 0x49e <main+0x52>

00000512 <__floatunsisf>:
 512:	e8 94       	clt
 514:	09 c0       	rjmp	.+18     	; 0x528 <__floatsisf+0x12>

00000516 <__floatsisf>:
 516:	97 fb       	bst	r25, 7
 518:	3e f4       	brtc	.+14     	; 0x528 <__floatsisf+0x12>
 51a:	90 95       	com	r25
 51c:	80 95       	com	r24
 51e:	70 95       	com	r23
 520:	61 95       	neg	r22
 522:	7f 4f       	sbci	r23, 0xFF	; 255
 524:	8f 4f       	sbci	r24, 0xFF	; 255
 526:	9f 4f       	sbci	r25, 0xFF	; 255
 528:	99 23       	and	r25, r25
 52a:	a9 f0       	breq	.+42     	; 0x556 <__floatsisf+0x40>
 52c:	f9 2f       	mov	r31, r25
 52e:	96 e9       	ldi	r25, 0x96	; 150
 530:	bb 27       	eor	r27, r27
 532:	93 95       	inc	r25
 534:	f6 95       	lsr	r31
 536:	87 95       	ror	r24
 538:	77 95       	ror	r23
 53a:	67 95       	ror	r22
 53c:	b7 95       	ror	r27
 53e:	f1 11       	cpse	r31, r1
 540:	f8 cf       	rjmp	.-16     	; 0x532 <__floatsisf+0x1c>
 542:	fa f4       	brpl	.+62     	; 0x582 <__floatsisf+0x6c>
 544:	bb 0f       	add	r27, r27
 546:	11 f4       	brne	.+4      	; 0x54c <__floatsisf+0x36>
 548:	60 ff       	sbrs	r22, 0
 54a:	1b c0       	rjmp	.+54     	; 0x582 <__floatsisf+0x6c>
 54c:	6f 5f       	subi	r22, 0xFF	; 255
 54e:	7f 4f       	sbci	r23, 0xFF	; 255
 550:	8f 4f       	sbci	r24, 0xFF	; 255
 552:	9f 4f       	sbci	r25, 0xFF	; 255
 554:	16 c0       	rjmp	.+44     	; 0x582 <__floatsisf+0x6c>
 556:	88 23       	and	r24, r24
 558:	11 f0       	breq	.+4      	; 0x55e <__floatsisf+0x48>
 55a:	96 e9       	ldi	r25, 0x96	; 150
 55c:	11 c0       	rjmp	.+34     	; 0x580 <__floatsisf+0x6a>
 55e:	77 23       	and	r23, r23
 560:	21 f0       	breq	.+8      	; 0x56a <__floatsisf+0x54>
 562:	9e e8       	ldi	r25, 0x8E	; 142
 564:	87 2f       	mov	r24, r23
 566:	76 2f       	mov	r23, r22
 568:	05 c0       	rjmp	.+10     	; 0x574 <__floatsisf+0x5e>
 56a:	66 23       	and	r22, r22
 56c:	71 f0       	breq	.+28     	; 0x58a <__floatsisf+0x74>
 56e:	96 e8       	ldi	r25, 0x86	; 134
 570:	86 2f       	mov	r24, r22
 572:	70 e0       	ldi	r23, 0x00	; 0
 574:	60 e0       	ldi	r22, 0x00	; 0
 576:	2a f0       	brmi	.+10     	; 0x582 <__floatsisf+0x6c>
 578:	9a 95       	dec	r25
 57a:	66 0f       	add	r22, r22
 57c:	77 1f       	adc	r23, r23
 57e:	88 1f       	adc	r24, r24
 580:	da f7       	brpl	.-10     	; 0x578 <__floatsisf+0x62>
 582:	88 0f       	add	r24, r24
 584:	96 95       	lsr	r25
 586:	87 95       	ror	r24
 588:	97 f9       	bld	r25, 7
 58a:	08 95       	ret

0000058c <dtostrf>:
 58c:	ef 92       	push	r14
 58e:	0f 93       	push	r16
 590:	1f 93       	push	r17
 592:	cf 93       	push	r28
 594:	df 93       	push	r29
 596:	e8 01       	movw	r28, r16
 598:	47 fd       	sbrc	r20, 7
 59a:	02 c0       	rjmp	.+4      	; 0x5a0 <dtostrf+0x14>
 59c:	34 e0       	ldi	r19, 0x04	; 4
 59e:	01 c0       	rjmp	.+2      	; 0x5a2 <dtostrf+0x16>
 5a0:	34 e1       	ldi	r19, 0x14	; 20
 5a2:	04 2e       	mov	r0, r20
 5a4:	00 0c       	add	r0, r0
 5a6:	55 0b       	sbc	r21, r21
 5a8:	57 ff       	sbrs	r21, 7
 5aa:	03 c0       	rjmp	.+6      	; 0x5b2 <dtostrf+0x26>
 5ac:	51 95       	neg	r21
 5ae:	41 95       	neg	r20
 5b0:	51 09       	sbc	r21, r1
 5b2:	e3 2e       	mov	r14, r19
 5b4:	02 2f       	mov	r16, r18
 5b6:	24 2f       	mov	r18, r20
 5b8:	ae 01       	movw	r20, r28
 5ba:	0e 94 e6 02 	call	0x5cc	; 0x5cc <dtoa_prf>
 5be:	ce 01       	movw	r24, r28
 5c0:	df 91       	pop	r29
 5c2:	cf 91       	pop	r28
 5c4:	1f 91       	pop	r17
 5c6:	0f 91       	pop	r16
 5c8:	ef 90       	pop	r14
 5ca:	08 95       	ret

000005cc <dtoa_prf>:
 5cc:	a9 e0       	ldi	r26, 0x09	; 9
 5ce:	b0 e0       	ldi	r27, 0x00	; 0
 5d0:	ec ee       	ldi	r30, 0xEC	; 236
 5d2:	f2 e0       	ldi	r31, 0x02	; 2
 5d4:	0c 94 1e 05 	jmp	0xa3c	; 0xa3c <__prologue_saves__+0xc>
 5d8:	6a 01       	movw	r12, r20
 5da:	12 2f       	mov	r17, r18
 5dc:	b0 2e       	mov	r11, r16
 5de:	2b e3       	ldi	r18, 0x3B	; 59
 5e0:	20 17       	cp	r18, r16
 5e2:	20 f0       	brcs	.+8      	; 0x5ec <dtoa_prf+0x20>
 5e4:	ff 24       	eor	r15, r15
 5e6:	f3 94       	inc	r15
 5e8:	f0 0e       	add	r15, r16
 5ea:	02 c0       	rjmp	.+4      	; 0x5f0 <dtoa_prf+0x24>
 5ec:	2c e3       	ldi	r18, 0x3C	; 60
 5ee:	f2 2e       	mov	r15, r18
 5f0:	0f 2d       	mov	r16, r15
 5f2:	27 e0       	ldi	r18, 0x07	; 7
 5f4:	ae 01       	movw	r20, r28
 5f6:	4f 5f       	subi	r20, 0xFF	; 255
 5f8:	5f 4f       	sbci	r21, 0xFF	; 255
 5fa:	0e 94 40 04 	call	0x880	; 0x880 <__ftoa_engine>
 5fe:	bc 01       	movw	r22, r24
 600:	49 81       	ldd	r20, Y+1	; 0x01
 602:	84 2f       	mov	r24, r20
 604:	89 70       	andi	r24, 0x09	; 9
 606:	81 30       	cpi	r24, 0x01	; 1
 608:	31 f0       	breq	.+12     	; 0x616 <dtoa_prf+0x4a>
 60a:	e1 fc       	sbrc	r14, 1
 60c:	06 c0       	rjmp	.+12     	; 0x61a <dtoa_prf+0x4e>
 60e:	e0 fe       	sbrs	r14, 0
 610:	06 c0       	rjmp	.+12     	; 0x61e <dtoa_prf+0x52>
 612:	90 e2       	ldi	r25, 0x20	; 32
 614:	05 c0       	rjmp	.+10     	; 0x620 <dtoa_prf+0x54>
 616:	9d e2       	ldi	r25, 0x2D	; 45
 618:	03 c0       	rjmp	.+6      	; 0x620 <dtoa_prf+0x54>
 61a:	9b e2       	ldi	r25, 0x2B	; 43
 61c:	01 c0       	rjmp	.+2      	; 0x620 <dtoa_prf+0x54>
 61e:	90 e0       	ldi	r25, 0x00	; 0
 620:	5e 2d       	mov	r21, r14
 622:	50 71       	andi	r21, 0x10	; 16
 624:	43 ff       	sbrs	r20, 3
 626:	3c c0       	rjmp	.+120    	; 0x6a0 <dtoa_prf+0xd4>
 628:	91 11       	cpse	r25, r1
 62a:	02 c0       	rjmp	.+4      	; 0x630 <dtoa_prf+0x64>
 62c:	83 e0       	ldi	r24, 0x03	; 3
 62e:	01 c0       	rjmp	.+2      	; 0x632 <dtoa_prf+0x66>
 630:	84 e0       	ldi	r24, 0x04	; 4
 632:	81 17       	cp	r24, r17
 634:	18 f4       	brcc	.+6      	; 0x63c <dtoa_prf+0x70>
 636:	21 2f       	mov	r18, r17
 638:	28 1b       	sub	r18, r24
 63a:	01 c0       	rjmp	.+2      	; 0x63e <dtoa_prf+0x72>
 63c:	20 e0       	ldi	r18, 0x00	; 0
 63e:	51 11       	cpse	r21, r1
 640:	0b c0       	rjmp	.+22     	; 0x658 <dtoa_prf+0x8c>
 642:	f6 01       	movw	r30, r12
 644:	82 2f       	mov	r24, r18
 646:	30 e2       	ldi	r19, 0x20	; 32
 648:	88 23       	and	r24, r24
 64a:	19 f0       	breq	.+6      	; 0x652 <dtoa_prf+0x86>
 64c:	31 93       	st	Z+, r19
 64e:	81 50       	subi	r24, 0x01	; 1
 650:	fb cf       	rjmp	.-10     	; 0x648 <dtoa_prf+0x7c>
 652:	c2 0e       	add	r12, r18
 654:	d1 1c       	adc	r13, r1
 656:	20 e0       	ldi	r18, 0x00	; 0
 658:	99 23       	and	r25, r25
 65a:	29 f0       	breq	.+10     	; 0x666 <dtoa_prf+0x9a>
 65c:	d6 01       	movw	r26, r12
 65e:	9c 93       	st	X, r25
 660:	f6 01       	movw	r30, r12
 662:	31 96       	adiw	r30, 0x01	; 1
 664:	6f 01       	movw	r12, r30
 666:	c6 01       	movw	r24, r12
 668:	03 96       	adiw	r24, 0x03	; 3
 66a:	e2 fe       	sbrs	r14, 2
 66c:	0a c0       	rjmp	.+20     	; 0x682 <dtoa_prf+0xb6>
 66e:	3e e4       	ldi	r19, 0x4E	; 78
 670:	d6 01       	movw	r26, r12
 672:	3c 93       	st	X, r19
 674:	41 e4       	ldi	r20, 0x41	; 65
 676:	11 96       	adiw	r26, 0x01	; 1
 678:	4c 93       	st	X, r20
 67a:	11 97       	sbiw	r26, 0x01	; 1
 67c:	12 96       	adiw	r26, 0x02	; 2
 67e:	3c 93       	st	X, r19
 680:	06 c0       	rjmp	.+12     	; 0x68e <dtoa_prf+0xc2>
 682:	3e e6       	ldi	r19, 0x6E	; 110
 684:	f6 01       	movw	r30, r12
 686:	30 83       	st	Z, r19
 688:	41 e6       	ldi	r20, 0x61	; 97
 68a:	41 83       	std	Z+1, r20	; 0x01
 68c:	32 83       	std	Z+2, r19	; 0x02
 68e:	fc 01       	movw	r30, r24
 690:	32 2f       	mov	r19, r18
 692:	40 e2       	ldi	r20, 0x20	; 32
 694:	33 23       	and	r19, r19
 696:	09 f4       	brne	.+2      	; 0x69a <dtoa_prf+0xce>
 698:	42 c0       	rjmp	.+132    	; 0x71e <dtoa_prf+0x152>
 69a:	41 93       	st	Z+, r20
 69c:	31 50       	subi	r19, 0x01	; 1
 69e:	fa cf       	rjmp	.-12     	; 0x694 <dtoa_prf+0xc8>
 6a0:	42 ff       	sbrs	r20, 2
 6a2:	44 c0       	rjmp	.+136    	; 0x72c <dtoa_prf+0x160>
 6a4:	91 11       	cpse	r25, r1
 6a6:	02 c0       	rjmp	.+4      	; 0x6ac <dtoa_prf+0xe0>
 6a8:	83 e0       	ldi	r24, 0x03	; 3
 6aa:	01 c0       	rjmp	.+2      	; 0x6ae <dtoa_prf+0xe2>
 6ac:	84 e0       	ldi	r24, 0x04	; 4
 6ae:	81 17       	cp	r24, r17
 6b0:	18 f4       	brcc	.+6      	; 0x6b8 <dtoa_prf+0xec>
 6b2:	21 2f       	mov	r18, r17
 6b4:	28 1b       	sub	r18, r24
 6b6:	01 c0       	rjmp	.+2      	; 0x6ba <dtoa_prf+0xee>
 6b8:	20 e0       	ldi	r18, 0x00	; 0
 6ba:	51 11       	cpse	r21, r1
 6bc:	0b c0       	rjmp	.+22     	; 0x6d4 <dtoa_prf+0x108>
 6be:	f6 01       	movw	r30, r12
 6c0:	82 2f       	mov	r24, r18
 6c2:	30 e2       	ldi	r19, 0x20	; 32
 6c4:	88 23       	and	r24, r24
 6c6:	19 f0       	breq	.+6      	; 0x6ce <dtoa_prf+0x102>
 6c8:	31 93       	st	Z+, r19
 6ca:	81 50       	subi	r24, 0x01	; 1
 6cc:	fb cf       	rjmp	.-10     	; 0x6c4 <dtoa_prf+0xf8>
 6ce:	c2 0e       	add	r12, r18
 6d0:	d1 1c       	adc	r13, r1
 6d2:	20 e0       	ldi	r18, 0x00	; 0
 6d4:	99 23       	and	r25, r25
 6d6:	29 f0       	breq	.+10     	; 0x6e2 <dtoa_prf+0x116>
 6d8:	d6 01       	movw	r26, r12
 6da:	9c 93       	st	X, r25
 6dc:	f6 01       	movw	r30, r12
 6de:	31 96       	adiw	r30, 0x01	; 1
 6e0:	6f 01       	movw	r12, r30
 6e2:	c6 01       	movw	r24, r12
 6e4:	03 96       	adiw	r24, 0x03	; 3
 6e6:	e2 fe       	sbrs	r14, 2
 6e8:	0b c0       	rjmp	.+22     	; 0x700 <dtoa_prf+0x134>
 6ea:	39 e4       	ldi	r19, 0x49	; 73
 6ec:	d6 01       	movw	r26, r12
 6ee:	3c 93       	st	X, r19
 6f0:	3e e4       	ldi	r19, 0x4E	; 78
 6f2:	11 96       	adiw	r26, 0x01	; 1
 6f4:	3c 93       	st	X, r19
 6f6:	11 97       	sbiw	r26, 0x01	; 1
 6f8:	36 e4       	ldi	r19, 0x46	; 70
 6fa:	12 96       	adiw	r26, 0x02	; 2
 6fc:	3c 93       	st	X, r19
 6fe:	07 c0       	rjmp	.+14     	; 0x70e <dtoa_prf+0x142>
 700:	39 e6       	ldi	r19, 0x69	; 105
 702:	f6 01       	movw	r30, r12
 704:	30 83       	st	Z, r19
 706:	3e e6       	ldi	r19, 0x6E	; 110
 708:	31 83       	std	Z+1, r19	; 0x01
 70a:	36 e6       	ldi	r19, 0x66	; 102
 70c:	32 83       	std	Z+2, r19	; 0x02
 70e:	fc 01       	movw	r30, r24
 710:	32 2f       	mov	r19, r18
 712:	40 e2       	ldi	r20, 0x20	; 32
 714:	33 23       	and	r19, r19
 716:	19 f0       	breq	.+6      	; 0x71e <dtoa_prf+0x152>
 718:	41 93       	st	Z+, r20
 71a:	31 50       	subi	r19, 0x01	; 1
 71c:	fb cf       	rjmp	.-10     	; 0x714 <dtoa_prf+0x148>
 71e:	fc 01       	movw	r30, r24
 720:	e2 0f       	add	r30, r18
 722:	f1 1d       	adc	r31, r1
 724:	10 82       	st	Z, r1
 726:	8e ef       	ldi	r24, 0xFE	; 254
 728:	9f ef       	ldi	r25, 0xFF	; 255
 72a:	a6 c0       	rjmp	.+332    	; 0x878 <dtoa_prf+0x2ac>
 72c:	21 e0       	ldi	r18, 0x01	; 1
 72e:	30 e0       	ldi	r19, 0x00	; 0
 730:	91 11       	cpse	r25, r1
 732:	02 c0       	rjmp	.+4      	; 0x738 <dtoa_prf+0x16c>
 734:	20 e0       	ldi	r18, 0x00	; 0
 736:	30 e0       	ldi	r19, 0x00	; 0
 738:	16 16       	cp	r1, r22
 73a:	17 06       	cpc	r1, r23
 73c:	1c f4       	brge	.+6      	; 0x744 <dtoa_prf+0x178>
 73e:	fb 01       	movw	r30, r22
 740:	31 96       	adiw	r30, 0x01	; 1
 742:	02 c0       	rjmp	.+4      	; 0x748 <dtoa_prf+0x17c>
 744:	e1 e0       	ldi	r30, 0x01	; 1
 746:	f0 e0       	ldi	r31, 0x00	; 0
 748:	2e 0f       	add	r18, r30
 74a:	3f 1f       	adc	r19, r31
 74c:	bb 20       	and	r11, r11
 74e:	21 f0       	breq	.+8      	; 0x758 <dtoa_prf+0x18c>
 750:	eb 2d       	mov	r30, r11
 752:	f0 e0       	ldi	r31, 0x00	; 0
 754:	31 96       	adiw	r30, 0x01	; 1
 756:	02 c0       	rjmp	.+4      	; 0x75c <dtoa_prf+0x190>
 758:	e0 e0       	ldi	r30, 0x00	; 0
 75a:	f0 e0       	ldi	r31, 0x00	; 0
 75c:	2e 0f       	add	r18, r30
 75e:	3f 1f       	adc	r19, r31
 760:	e1 2f       	mov	r30, r17
 762:	f0 e0       	ldi	r31, 0x00	; 0
 764:	2e 17       	cp	r18, r30
 766:	3f 07       	cpc	r19, r31
 768:	1c f4       	brge	.+6      	; 0x770 <dtoa_prf+0x1a4>
 76a:	12 1b       	sub	r17, r18
 76c:	21 2f       	mov	r18, r17
 76e:	01 c0       	rjmp	.+2      	; 0x772 <dtoa_prf+0x1a6>
 770:	20 e0       	ldi	r18, 0x00	; 0
 772:	8e 2d       	mov	r24, r14
 774:	88 71       	andi	r24, 0x18	; 24
 776:	59 f4       	brne	.+22     	; 0x78e <dtoa_prf+0x1c2>
 778:	f6 01       	movw	r30, r12
 77a:	82 2f       	mov	r24, r18
 77c:	30 e2       	ldi	r19, 0x20	; 32
 77e:	88 23       	and	r24, r24
 780:	19 f0       	breq	.+6      	; 0x788 <dtoa_prf+0x1bc>
 782:	31 93       	st	Z+, r19
 784:	81 50       	subi	r24, 0x01	; 1
 786:	fb cf       	rjmp	.-10     	; 0x77e <dtoa_prf+0x1b2>
 788:	c2 0e       	add	r12, r18
 78a:	d1 1c       	adc	r13, r1
 78c:	20 e0       	ldi	r18, 0x00	; 0
 78e:	99 23       	and	r25, r25
 790:	29 f0       	breq	.+10     	; 0x79c <dtoa_prf+0x1d0>
 792:	d6 01       	movw	r26, r12
 794:	9c 93       	st	X, r25
 796:	f6 01       	movw	r30, r12
 798:	31 96       	adiw	r30, 0x01	; 1
 79a:	6f 01       	movw	r12, r30
 79c:	51 11       	cpse	r21, r1
 79e:	0b c0       	rjmp	.+22     	; 0x7b6 <dtoa_prf+0x1ea>
 7a0:	f6 01       	movw	r30, r12
 7a2:	82 2f       	mov	r24, r18
 7a4:	90 e3       	ldi	r25, 0x30	; 48
 7a6:	88 23       	and	r24, r24
 7a8:	19 f0       	breq	.+6      	; 0x7b0 <dtoa_prf+0x1e4>
 7aa:	91 93       	st	Z+, r25
 7ac:	81 50       	subi	r24, 0x01	; 1
 7ae:	fb cf       	rjmp	.-10     	; 0x7a6 <dtoa_prf+0x1da>
 7b0:	c2 0e       	add	r12, r18
 7b2:	d1 1c       	adc	r13, r1
 7b4:	20 e0       	ldi	r18, 0x00	; 0
 7b6:	0f 2d       	mov	r16, r15
 7b8:	06 0f       	add	r16, r22
 7ba:	9a 81       	ldd	r25, Y+2	; 0x02
 7bc:	34 2f       	mov	r19, r20
 7be:	30 71       	andi	r19, 0x10	; 16
 7c0:	44 ff       	sbrs	r20, 4
 7c2:	03 c0       	rjmp	.+6      	; 0x7ca <dtoa_prf+0x1fe>
 7c4:	91 33       	cpi	r25, 0x31	; 49
 7c6:	09 f4       	brne	.+2      	; 0x7ca <dtoa_prf+0x1fe>
 7c8:	01 50       	subi	r16, 0x01	; 1
 7ca:	10 16       	cp	r1, r16
 7cc:	24 f4       	brge	.+8      	; 0x7d6 <dtoa_prf+0x20a>
 7ce:	09 30       	cpi	r16, 0x09	; 9
 7d0:	18 f0       	brcs	.+6      	; 0x7d8 <dtoa_prf+0x20c>
 7d2:	08 e0       	ldi	r16, 0x08	; 8
 7d4:	01 c0       	rjmp	.+2      	; 0x7d8 <dtoa_prf+0x20c>
 7d6:	01 e0       	ldi	r16, 0x01	; 1
 7d8:	ab 01       	movw	r20, r22
 7da:	77 ff       	sbrs	r23, 7
 7dc:	02 c0       	rjmp	.+4      	; 0x7e2 <dtoa_prf+0x216>
 7de:	40 e0       	ldi	r20, 0x00	; 0
 7e0:	50 e0       	ldi	r21, 0x00	; 0
 7e2:	fb 01       	movw	r30, r22
 7e4:	e4 1b       	sub	r30, r20
 7e6:	f5 0b       	sbc	r31, r21
 7e8:	a1 e0       	ldi	r26, 0x01	; 1
 7ea:	b0 e0       	ldi	r27, 0x00	; 0
 7ec:	ac 0f       	add	r26, r28
 7ee:	bd 1f       	adc	r27, r29
 7f0:	ea 0f       	add	r30, r26
 7f2:	fb 1f       	adc	r31, r27
 7f4:	8e e2       	ldi	r24, 0x2E	; 46
 7f6:	a8 2e       	mov	r10, r24
 7f8:	4b 01       	movw	r8, r22
 7fa:	80 1a       	sub	r8, r16
 7fc:	91 08       	sbc	r9, r1
 7fe:	0b 2d       	mov	r16, r11
 800:	10 e0       	ldi	r17, 0x00	; 0
 802:	11 95       	neg	r17
 804:	01 95       	neg	r16
 806:	11 09       	sbc	r17, r1
 808:	4f 3f       	cpi	r20, 0xFF	; 255
 80a:	bf ef       	ldi	r27, 0xFF	; 255
 80c:	5b 07       	cpc	r21, r27
 80e:	21 f4       	brne	.+8      	; 0x818 <dtoa_prf+0x24c>
 810:	d6 01       	movw	r26, r12
 812:	ac 92       	st	X, r10
 814:	11 96       	adiw	r26, 0x01	; 1
 816:	6d 01       	movw	r12, r26
 818:	64 17       	cp	r22, r20
 81a:	75 07       	cpc	r23, r21
 81c:	2c f0       	brlt	.+10     	; 0x828 <dtoa_prf+0x25c>
 81e:	84 16       	cp	r8, r20
 820:	95 06       	cpc	r9, r21
 822:	14 f4       	brge	.+4      	; 0x828 <dtoa_prf+0x25c>
 824:	81 81       	ldd	r24, Z+1	; 0x01
 826:	01 c0       	rjmp	.+2      	; 0x82a <dtoa_prf+0x25e>
 828:	80 e3       	ldi	r24, 0x30	; 48
 82a:	41 50       	subi	r20, 0x01	; 1
 82c:	51 09       	sbc	r21, r1
 82e:	31 96       	adiw	r30, 0x01	; 1
 830:	d6 01       	movw	r26, r12
 832:	11 96       	adiw	r26, 0x01	; 1
 834:	7d 01       	movw	r14, r26
 836:	40 17       	cp	r20, r16
 838:	51 07       	cpc	r21, r17
 83a:	24 f0       	brlt	.+8      	; 0x844 <dtoa_prf+0x278>
 83c:	d6 01       	movw	r26, r12
 83e:	8c 93       	st	X, r24
 840:	67 01       	movw	r12, r14
 842:	e2 cf       	rjmp	.-60     	; 0x808 <dtoa_prf+0x23c>
 844:	64 17       	cp	r22, r20
 846:	75 07       	cpc	r23, r21
 848:	39 f4       	brne	.+14     	; 0x858 <dtoa_prf+0x28c>
 84a:	96 33       	cpi	r25, 0x36	; 54
 84c:	20 f4       	brcc	.+8      	; 0x856 <dtoa_prf+0x28a>
 84e:	95 33       	cpi	r25, 0x35	; 53
 850:	19 f4       	brne	.+6      	; 0x858 <dtoa_prf+0x28c>
 852:	31 11       	cpse	r19, r1
 854:	01 c0       	rjmp	.+2      	; 0x858 <dtoa_prf+0x28c>
 856:	81 e3       	ldi	r24, 0x31	; 49
 858:	f6 01       	movw	r30, r12
 85a:	80 83       	st	Z, r24
 85c:	f7 01       	movw	r30, r14
 85e:	82 2f       	mov	r24, r18
 860:	90 e2       	ldi	r25, 0x20	; 32
 862:	88 23       	and	r24, r24
 864:	19 f0       	breq	.+6      	; 0x86c <dtoa_prf+0x2a0>
 866:	91 93       	st	Z+, r25
 868:	81 50       	subi	r24, 0x01	; 1
 86a:	fb cf       	rjmp	.-10     	; 0x862 <dtoa_prf+0x296>
 86c:	f7 01       	movw	r30, r14
 86e:	e2 0f       	add	r30, r18
 870:	f1 1d       	adc	r31, r1
 872:	10 82       	st	Z, r1
 874:	80 e0       	ldi	r24, 0x00	; 0
 876:	90 e0       	ldi	r25, 0x00	; 0
 878:	29 96       	adiw	r28, 0x09	; 9
 87a:	ec e0       	ldi	r30, 0x0C	; 12
 87c:	0c 94 3a 05 	jmp	0xa74	; 0xa74 <__epilogue_restores__+0xc>

00000880 <__ftoa_engine>:
 880:	28 30       	cpi	r18, 0x08	; 8
 882:	08 f0       	brcs	.+2      	; 0x886 <__ftoa_engine+0x6>
 884:	27 e0       	ldi	r18, 0x07	; 7
 886:	33 27       	eor	r19, r19
 888:	da 01       	movw	r26, r20
 88a:	99 0f       	add	r25, r25
 88c:	31 1d       	adc	r19, r1
 88e:	87 fd       	sbrc	r24, 7
 890:	91 60       	ori	r25, 0x01	; 1
 892:	00 96       	adiw	r24, 0x00	; 0
 894:	61 05       	cpc	r22, r1
 896:	71 05       	cpc	r23, r1
 898:	39 f4       	brne	.+14     	; 0x8a8 <__ftoa_engine+0x28>
 89a:	32 60       	ori	r19, 0x02	; 2
 89c:	2e 5f       	subi	r18, 0xFE	; 254
 89e:	3d 93       	st	X+, r19
 8a0:	30 e3       	ldi	r19, 0x30	; 48
 8a2:	2a 95       	dec	r18
 8a4:	e1 f7       	brne	.-8      	; 0x89e <__ftoa_engine+0x1e>
 8a6:	08 95       	ret
 8a8:	9f 3f       	cpi	r25, 0xFF	; 255
 8aa:	30 f0       	brcs	.+12     	; 0x8b8 <__ftoa_engine+0x38>
 8ac:	80 38       	cpi	r24, 0x80	; 128
 8ae:	71 05       	cpc	r23, r1
 8b0:	61 05       	cpc	r22, r1
 8b2:	09 f0       	breq	.+2      	; 0x8b6 <__ftoa_engine+0x36>
 8b4:	3c 5f       	subi	r19, 0xFC	; 252
 8b6:	3c 5f       	subi	r19, 0xFC	; 252
 8b8:	3d 93       	st	X+, r19
 8ba:	91 30       	cpi	r25, 0x01	; 1
 8bc:	08 f0       	brcs	.+2      	; 0x8c0 <__ftoa_engine+0x40>
 8be:	80 68       	ori	r24, 0x80	; 128
 8c0:	91 1d       	adc	r25, r1
 8c2:	df 93       	push	r29
 8c4:	cf 93       	push	r28
 8c6:	1f 93       	push	r17
 8c8:	0f 93       	push	r16
 8ca:	ff 92       	push	r15
 8cc:	ef 92       	push	r14
 8ce:	19 2f       	mov	r17, r25
 8d0:	98 7f       	andi	r25, 0xF8	; 248
 8d2:	96 95       	lsr	r25
 8d4:	e9 2f       	mov	r30, r25
 8d6:	96 95       	lsr	r25
 8d8:	96 95       	lsr	r25
 8da:	e9 0f       	add	r30, r25
 8dc:	ff 27       	eor	r31, r31
 8de:	ea 5f       	subi	r30, 0xFA	; 250
 8e0:	fe 4f       	sbci	r31, 0xFE	; 254
 8e2:	99 27       	eor	r25, r25
 8e4:	33 27       	eor	r19, r19
 8e6:	ee 24       	eor	r14, r14
 8e8:	ff 24       	eor	r15, r15
 8ea:	a7 01       	movw	r20, r14
 8ec:	e7 01       	movw	r28, r14
 8ee:	05 90       	lpm	r0, Z+
 8f0:	08 94       	sec
 8f2:	07 94       	ror	r0
 8f4:	28 f4       	brcc	.+10     	; 0x900 <__ftoa_engine+0x80>
 8f6:	36 0f       	add	r19, r22
 8f8:	e7 1e       	adc	r14, r23
 8fa:	f8 1e       	adc	r15, r24
 8fc:	49 1f       	adc	r20, r25
 8fe:	51 1d       	adc	r21, r1
 900:	66 0f       	add	r22, r22
 902:	77 1f       	adc	r23, r23
 904:	88 1f       	adc	r24, r24
 906:	99 1f       	adc	r25, r25
 908:	06 94       	lsr	r0
 90a:	a1 f7       	brne	.-24     	; 0x8f4 <__ftoa_engine+0x74>
 90c:	05 90       	lpm	r0, Z+
 90e:	07 94       	ror	r0
 910:	28 f4       	brcc	.+10     	; 0x91c <__ftoa_engine+0x9c>
 912:	e7 0e       	add	r14, r23
 914:	f8 1e       	adc	r15, r24
 916:	49 1f       	adc	r20, r25
 918:	56 1f       	adc	r21, r22
 91a:	c1 1d       	adc	r28, r1
 91c:	77 0f       	add	r23, r23
 91e:	88 1f       	adc	r24, r24
 920:	99 1f       	adc	r25, r25
 922:	66 1f       	adc	r22, r22
 924:	06 94       	lsr	r0
 926:	a1 f7       	brne	.-24     	; 0x910 <__ftoa_engine+0x90>
 928:	05 90       	lpm	r0, Z+
 92a:	07 94       	ror	r0
 92c:	28 f4       	brcc	.+10     	; 0x938 <__ftoa_engine+0xb8>
 92e:	f8 0e       	add	r15, r24
 930:	49 1f       	adc	r20, r25
 932:	56 1f       	adc	r21, r22
 934:	c7 1f       	adc	r28, r23
 936:	d1 1d       	adc	r29, r1
 938:	88 0f       	add	r24, r24
 93a:	99 1f       	adc	r25, r25
 93c:	66 1f       	adc	r22, r22
 93e:	77 1f       	adc	r23, r23
 940:	06 94       	lsr	r0
 942:	a1 f7       	brne	.-24     	; 0x92c <__ftoa_engine+0xac>
 944:	05 90       	lpm	r0, Z+
 946:	07 94       	ror	r0
 948:	20 f4       	brcc	.+8      	; 0x952 <__ftoa_engine+0xd2>
 94a:	49 0f       	add	r20, r25
 94c:	56 1f       	adc	r21, r22
 94e:	c7 1f       	adc	r28, r23
 950:	d8 1f       	adc	r29, r24
 952:	99 0f       	add	r25, r25
 954:	66 1f       	adc	r22, r22
 956:	77 1f       	adc	r23, r23
 958:	88 1f       	adc	r24, r24
 95a:	06 94       	lsr	r0
 95c:	a9 f7       	brne	.-22     	; 0x948 <__ftoa_engine+0xc8>
 95e:	84 91       	lpm	r24, Z
 960:	10 95       	com	r17
 962:	17 70       	andi	r17, 0x07	; 7
 964:	41 f0       	breq	.+16     	; 0x976 <__ftoa_engine+0xf6>
 966:	d6 95       	lsr	r29
 968:	c7 95       	ror	r28
 96a:	57 95       	ror	r21
 96c:	47 95       	ror	r20
 96e:	f7 94       	ror	r15
 970:	e7 94       	ror	r14
 972:	1a 95       	dec	r17
 974:	c1 f7       	brne	.-16     	; 0x966 <__ftoa_engine+0xe6>
 976:	ec ea       	ldi	r30, 0xAC	; 172
 978:	f0 e0       	ldi	r31, 0x00	; 0
 97a:	68 94       	set
 97c:	15 90       	lpm	r1, Z+
 97e:	15 91       	lpm	r17, Z+
 980:	35 91       	lpm	r19, Z+
 982:	65 91       	lpm	r22, Z+
 984:	95 91       	lpm	r25, Z+
 986:	05 90       	lpm	r0, Z+
 988:	7f e2       	ldi	r23, 0x2F	; 47
 98a:	73 95       	inc	r23
 98c:	e1 18       	sub	r14, r1
 98e:	f1 0a       	sbc	r15, r17
 990:	43 0b       	sbc	r20, r19
 992:	56 0b       	sbc	r21, r22
 994:	c9 0b       	sbc	r28, r25
 996:	d0 09       	sbc	r29, r0
 998:	c0 f7       	brcc	.-16     	; 0x98a <__ftoa_engine+0x10a>
 99a:	e1 0c       	add	r14, r1
 99c:	f1 1e       	adc	r15, r17
 99e:	43 1f       	adc	r20, r19
 9a0:	56 1f       	adc	r21, r22
 9a2:	c9 1f       	adc	r28, r25
 9a4:	d0 1d       	adc	r29, r0
 9a6:	7e f4       	brtc	.+30     	; 0x9c6 <__ftoa_engine+0x146>
 9a8:	70 33       	cpi	r23, 0x30	; 48
 9aa:	11 f4       	brne	.+4      	; 0x9b0 <__ftoa_engine+0x130>
 9ac:	8a 95       	dec	r24
 9ae:	e6 cf       	rjmp	.-52     	; 0x97c <__ftoa_engine+0xfc>
 9b0:	e8 94       	clt
 9b2:	01 50       	subi	r16, 0x01	; 1
 9b4:	30 f0       	brcs	.+12     	; 0x9c2 <__ftoa_engine+0x142>
 9b6:	08 0f       	add	r16, r24
 9b8:	0a f4       	brpl	.+2      	; 0x9bc <__ftoa_engine+0x13c>
 9ba:	00 27       	eor	r16, r16
 9bc:	02 17       	cp	r16, r18
 9be:	08 f4       	brcc	.+2      	; 0x9c2 <__ftoa_engine+0x142>
 9c0:	20 2f       	mov	r18, r16
 9c2:	23 95       	inc	r18
 9c4:	02 2f       	mov	r16, r18
 9c6:	7a 33       	cpi	r23, 0x3A	; 58
 9c8:	28 f0       	brcs	.+10     	; 0x9d4 <__ftoa_engine+0x154>
 9ca:	79 e3       	ldi	r23, 0x39	; 57
 9cc:	7d 93       	st	X+, r23
 9ce:	2a 95       	dec	r18
 9d0:	e9 f7       	brne	.-6      	; 0x9cc <__ftoa_engine+0x14c>
 9d2:	10 c0       	rjmp	.+32     	; 0x9f4 <__ftoa_engine+0x174>
 9d4:	7d 93       	st	X+, r23
 9d6:	2a 95       	dec	r18
 9d8:	89 f6       	brne	.-94     	; 0x97c <__ftoa_engine+0xfc>
 9da:	06 94       	lsr	r0
 9dc:	97 95       	ror	r25
 9de:	67 95       	ror	r22
 9e0:	37 95       	ror	r19
 9e2:	17 95       	ror	r17
 9e4:	17 94       	ror	r1
 9e6:	e1 18       	sub	r14, r1
 9e8:	f1 0a       	sbc	r15, r17
 9ea:	43 0b       	sbc	r20, r19
 9ec:	56 0b       	sbc	r21, r22
 9ee:	c9 0b       	sbc	r28, r25
 9f0:	d0 09       	sbc	r29, r0
 9f2:	98 f0       	brcs	.+38     	; 0xa1a <__ftoa_engine+0x19a>
 9f4:	23 95       	inc	r18
 9f6:	7e 91       	ld	r23, -X
 9f8:	73 95       	inc	r23
 9fa:	7a 33       	cpi	r23, 0x3A	; 58
 9fc:	08 f0       	brcs	.+2      	; 0xa00 <__ftoa_engine+0x180>
 9fe:	70 e3       	ldi	r23, 0x30	; 48
 a00:	7c 93       	st	X, r23
 a02:	20 13       	cpse	r18, r16
 a04:	b8 f7       	brcc	.-18     	; 0x9f4 <__ftoa_engine+0x174>
 a06:	7e 91       	ld	r23, -X
 a08:	70 61       	ori	r23, 0x10	; 16
 a0a:	7d 93       	st	X+, r23
 a0c:	30 f0       	brcs	.+12     	; 0xa1a <__ftoa_engine+0x19a>
 a0e:	83 95       	inc	r24
 a10:	71 e3       	ldi	r23, 0x31	; 49
 a12:	7d 93       	st	X+, r23
 a14:	70 e3       	ldi	r23, 0x30	; 48
 a16:	2a 95       	dec	r18
 a18:	e1 f7       	brne	.-8      	; 0xa12 <__ftoa_engine+0x192>
 a1a:	11 24       	eor	r1, r1
 a1c:	ef 90       	pop	r14
 a1e:	ff 90       	pop	r15
 a20:	0f 91       	pop	r16
 a22:	1f 91       	pop	r17
 a24:	cf 91       	pop	r28
 a26:	df 91       	pop	r29
 a28:	99 27       	eor	r25, r25
 a2a:	87 fd       	sbrc	r24, 7
 a2c:	90 95       	com	r25
 a2e:	08 95       	ret

00000a30 <__prologue_saves__>:
 a30:	2f 92       	push	r2
 a32:	3f 92       	push	r3
 a34:	4f 92       	push	r4
 a36:	5f 92       	push	r5
 a38:	6f 92       	push	r6
 a3a:	7f 92       	push	r7
 a3c:	8f 92       	push	r8
 a3e:	9f 92       	push	r9
 a40:	af 92       	push	r10
 a42:	bf 92       	push	r11
 a44:	cf 92       	push	r12
 a46:	df 92       	push	r13
 a48:	ef 92       	push	r14
 a4a:	ff 92       	push	r15
 a4c:	0f 93       	push	r16
 a4e:	1f 93       	push	r17
 a50:	cf 93       	push	r28
 a52:	df 93       	push	r29
 a54:	cd b7       	in	r28, 0x3d	; 61
 a56:	de b7       	in	r29, 0x3e	; 62
 a58:	ca 1b       	sub	r28, r26
 a5a:	db 0b       	sbc	r29, r27
 a5c:	0f b6       	in	r0, 0x3f	; 63
 a5e:	f8 94       	cli
 a60:	de bf       	out	0x3e, r29	; 62
 a62:	0f be       	out	0x3f, r0	; 63
 a64:	cd bf       	out	0x3d, r28	; 61
 a66:	09 94       	ijmp

00000a68 <__epilogue_restores__>:
 a68:	2a 88       	ldd	r2, Y+18	; 0x12
 a6a:	39 88       	ldd	r3, Y+17	; 0x11
 a6c:	48 88       	ldd	r4, Y+16	; 0x10
 a6e:	5f 84       	ldd	r5, Y+15	; 0x0f
 a70:	6e 84       	ldd	r6, Y+14	; 0x0e
 a72:	7d 84       	ldd	r7, Y+13	; 0x0d
 a74:	8c 84       	ldd	r8, Y+12	; 0x0c
 a76:	9b 84       	ldd	r9, Y+11	; 0x0b
 a78:	aa 84       	ldd	r10, Y+10	; 0x0a
 a7a:	b9 84       	ldd	r11, Y+9	; 0x09
 a7c:	c8 84       	ldd	r12, Y+8	; 0x08
 a7e:	df 80       	ldd	r13, Y+7	; 0x07
 a80:	ee 80       	ldd	r14, Y+6	; 0x06
 a82:	fd 80       	ldd	r15, Y+5	; 0x05
 a84:	0c 81       	ldd	r16, Y+4	; 0x04
 a86:	1b 81       	ldd	r17, Y+3	; 0x03
 a88:	aa 81       	ldd	r26, Y+2	; 0x02
 a8a:	b9 81       	ldd	r27, Y+1	; 0x01
 a8c:	ce 0f       	add	r28, r30
 a8e:	d1 1d       	adc	r29, r1
 a90:	0f b6       	in	r0, 0x3f	; 63
 a92:	f8 94       	cli
 a94:	de bf       	out	0x3e, r29	; 62
 a96:	0f be       	out	0x3f, r0	; 63
 a98:	cd bf       	out	0x3d, r28	; 61
 a9a:	ed 01       	movw	r28, r26
 a9c:	08 95       	ret

00000a9e <_exit>:
 a9e:	f8 94       	cli

00000aa0 <__stop_program>:
 aa0:	ff cf       	rjmp	.-2      	; 0xaa0 <__stop_program>
