

================================================================
== Vivado HLS Report for 'dense_large_rf_gt_ni_3'
================================================================
* Date:           Tue Mar  2 23:01:13 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.231|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  176739|  458979|  176739|  458979|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_product_fu_263  |product  |    4|    4|    4|    4|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+-------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- InitAccum  |      84|      84|         1|          -|          -|     84|    no    |
        |- ReuseLoop  |  176400|  458640|  35 ~ 91 |          -|          -|   5040|    no    |
        | + MultLoop  |      30|      85|        30|          -|          -| 1 ~ 2 |    no    |
        |- Result     |     252|     252|         3|          -|          -|     84|    no    |
        +-------------+--------+--------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 35
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond7)
	3  / (exitcond7)
3 --> 
	4  / (!exitcond)
	33  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!tmp_45)
	31  / (tmp_45)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / (tmp_59) | (tmp_45)
	6  / (!tmp_45 & !tmp_59)
32 --> 
	3  / true
33 --> 
	34  / (!tmp_55)
34 --> 
	35  / true
35 --> 
	33  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%acc_V = alloca [84 x i14], align 2" [firmware/nnet_utils/nnet_dense_large.h:126]   --->   Operation 36 'alloca' 'acc_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%iacc = phi i7 [ %iacc_2, %0 ], [ 0, %.preheader76.preheader ]"   --->   Operation 38 'phi' 'iacc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.48ns)   --->   "%exitcond7 = icmp eq i7 %iacc, -44" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 39 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.87ns)   --->   "%iacc_2 = add i7 %iacc, 1" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 41 'add' 'iacc_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.preheader74.preheader, label %0" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 43 'specloopname' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = zext i7 %iacc to i64" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 44 'zext' 'tmp' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%acc_V_addr = getelementptr [84 x i14]* %acc_V, i64 0, i64 %tmp" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 45 'getelementptr' 'acc_V_addr' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.25ns)   --->   "store i14 0, i14* %acc_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:132]   --->   Operation 46 'store' <Predicate = (!exitcond7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br label %.preheader76" [firmware/nnet_utils/nnet_dense_large.h:130]   --->   Operation 47 'br' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 48 'br' <Predicate = (exitcond7)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%w_index = phi i13 [ %ir, %.loopexit ], [ 0, %.preheader74.preheader ]"   --->   Operation 49 'phi' 'w_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%in_index = phi i32 [ %p_s, %.loopexit ], [ 0, %.preheader74.preheader ]" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 50 'phi' 'in_index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%w_index_cast = zext i13 %w_index to i14" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 51 'zext' 'w_index_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.09ns)   --->   "%exitcond = icmp eq i13 %w_index, -3152" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 52 'icmp' 'exitcond' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5040, i64 5040, i64 5040)"   --->   Operation 53 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.67ns)   --->   "%ir = add i13 %w_index, 1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 54 'add' 'ir' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %1" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = zext i13 %w_index to i64" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 56 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%outidx4_addr = getelementptr [5040 x i6]* @outidx4, i64 0, i64 %tmp_s" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 57 'getelementptr' 'outidx4_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%out_index = load i6* %outidx4_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 58 'load' 'out_index' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5040> <ROM>
ST_3 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 59 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 60 [1/2] (3.25ns)   --->   "%out_index = load i6* %outidx4_addr, align 1" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 60 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5040> <ROM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_54 = sext i32 %in_index to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 61 'sext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr [120 x i13]* %data_V, i64 0, i64 %tmp_54" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 62 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%data_V_load = load i13* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 63 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 64 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 65 'specregionbegin' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%out_index_cast = zext i6 %out_index to i7" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 66 'zext' 'out_index_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (3.25ns)   --->   "%data_V_load = load i13* %data_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 67 'load' 'data_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%extLd = zext i13 %data_V_load to i14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 68 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.76ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.58>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%im = phi i2 [ 0, %1 ], [ %im_2, %7 ]"   --->   Operation 70 'phi' 'im' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%out_index7 = phi i7 [ %out_index_cast, %1 ], [ %out_index_4, %7 ]" [firmware/nnet_utils/nnet_dense_large.h:155]   --->   Operation 71 'phi' 'out_index7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%w_index7 = phi i14 [ %w_index_cast, %1 ], [ %w_index_4_cast, %7 ]" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 72 'phi' 'w_index7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %im, i32 1)" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 73 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)"   --->   Operation 74 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.56ns)   --->   "%im_2 = add i2 %im, 1" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 75 'add' 'im_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %.loopexit, label %_ZN13ap_fixed_baseILi15ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [18/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 77 'urem' 'tmp_30' <Predicate = (!tmp_45)> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.58>
ST_7 : Operation 78 [17/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 78 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.58>
ST_8 : Operation 79 [16/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 79 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.58>
ST_9 : Operation 80 [15/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 80 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.58>
ST_10 : Operation 81 [14/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 81 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.58>
ST_11 : Operation 82 [13/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 82 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.58>
ST_12 : Operation 83 [12/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 83 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.58>
ST_13 : Operation 84 [11/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 84 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.58>
ST_14 : Operation 85 [10/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 85 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.58>
ST_15 : Operation 86 [9/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 86 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.58>
ST_16 : Operation 87 [8/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 87 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.58>
ST_17 : Operation 88 [7/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 88 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.58>
ST_18 : Operation 89 [6/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 89 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.58>
ST_19 : Operation 90 [5/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 90 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.58>
ST_20 : Operation 91 [4/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 91 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.58>
ST_21 : Operation 92 [3/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 92 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.89>
ST_22 : Operation 93 [2/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 93 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%zext_cast = zext i14 %w_index7 to i30" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 94 'zext' 'zext_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 95 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul = mul i30 %zext_cast, 26631" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 95 'mul' 'mul' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 3.89>
ST_23 : Operation 96 [1/18] (3.58ns)   --->   "%tmp_30 = urem i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 96 'urem' 'tmp_30' <Predicate = true> <Delay = 3.58> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 17> <II = 14> <Delay = 3.58> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 97 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul = mul i30 %zext_cast, 26631" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 97 'mul' 'mul' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 23> <Delay = 3.25>
ST_24 : Operation 98 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul = mul i30 %zext_cast, 26631" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 98 'mul' 'mul' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_32 = zext i14 %tmp_30 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 99 'zext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 100 [1/1] (0.00ns)   --->   "%w14_V_addr = getelementptr [5040 x i25]* @w14_V, i64 0, i64 %tmp_32" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 100 'getelementptr' 'w14_V_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 101 [2/2] (3.25ns)   --->   "%w14_V_load = load i25* %w14_V_addr, align 4" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 101 'load' 'w14_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5040> <ROM>
ST_24 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i30.i32(i30 %mul, i32 27)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 102 'bitselect' 'tmp_46' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 3.25>
ST_25 : Operation 103 [1/2] (3.25ns)   --->   "%w14_V_load = load i25* %w14_V_addr, align 4" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 103 'load' 'w14_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 5040> <ROM>
ST_25 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_6 = call i2 @_ssdm_op_PartSelect.i2.i30.i32.i32(i30 %mul, i32 27, i32 28)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 104 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl8 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_6, i1 false)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 105 'bitconcatenate' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_47 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_46, i4 0)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 106 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_48 = zext i3 %p_shl8 to i5" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 107 'zext' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 108 [1/1] (1.78ns)   --->   "%tmp_49 = sub i5 %tmp_47, %tmp_48" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 108 'sub' 'tmp_49' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.23>
ST_26 : Operation 109 [1/1] (0.00ns)   --->   "%w14_V_load_cast = sext i25 %w14_V_load to i28" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 109 'sext' 'w14_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_50 = zext i5 %tmp_49 to i28" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 110 'zext' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 111 [1/1] (4.23ns)   --->   "%tmp_51 = lshr i28 %w14_V_load_cast, %tmp_50" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 111 'lshr' 'tmp_51' <Predicate = true> <Delay = 4.23> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i28 %tmp_51 to i14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 112 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 3.89>
ST_27 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_57 = zext i7 %out_index7 to i64" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 113 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 114 [2/2] (3.89ns)   --->   "%p_Val2_14 = call fastcc i14 @product(i14 %extLd, i14 %tmp_52)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 114 'call' 'p_Val2_14' <Predicate = true> <Delay = 3.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 115 [1/1] (0.00ns)   --->   "%acc_V_addr_4 = getelementptr [84 x i14]* %acc_V, i64 0, i64 %tmp_57" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 115 'getelementptr' 'acc_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 116 [2/2] (3.25ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 116 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>

State 28 <SV = 27> <Delay = 3.65>
ST_28 : Operation 117 [1/2] (3.65ns)   --->   "%p_Val2_14 = call fastcc i14 @product(i14 %extLd, i14 %tmp_52)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 117 'call' 'p_Val2_14' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 118 [1/2] (3.25ns)   --->   "%p_Val2_s = load i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 118 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>

State 29 <SV = 28> <Delay = 1.81>
ST_29 : Operation 119 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 119 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_V = sext i14 %p_Val2_14 to i15" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 120 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 121 [1/1] (1.81ns)   --->   "%ret_V = add nsw i15 %lhs_V, %rhs_V" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 121 'add' 'ret_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 122 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 123 [1/1] (1.81ns)   --->   "%p_Val2_16 = add i14 %p_Val2_s, %p_Val2_14" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 123 'add' 'p_Val2_16' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_16, i32 13)" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 124 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 125 'specloopname' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 126 [1/1] (3.25ns)   --->   "store i14 %p_Val2_16, i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 126 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_30 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node overflow)   --->   "%tmp_21 = xor i1 %p_Result_s, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 127 'xor' 'tmp_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow = and i1 %p_Result_10, %tmp_21" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 128 'and' 'overflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%tmp_58 = xor i1 %p_Result_10, true" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 129 'xor' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 130 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %tmp_58" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 130 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 131 [1/1] (0.97ns)   --->   "%brmerge9 = xor i1 %p_Result_s, %p_Result_10" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 131 'xor' 'brmerge9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %brmerge9, label %3, label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %overflow, label %4, label %5" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 133 'br' <Predicate = (brmerge9)> <Delay = 0.00>
ST_30 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %underflow, label %6, label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 134 'br' <Predicate = (brmerge9 & !overflow)> <Delay = 0.00>

State 31 <SV = 30> <Delay = 4.13>
ST_31 : Operation 135 [1/1] (3.25ns)   --->   "store i14 -8192, i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 135 'store' <Predicate = (!tmp_45 & brmerge9 & !overflow & underflow)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_31 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge77" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 136 'br' <Predicate = (!tmp_45 & brmerge9 & !overflow & underflow)> <Delay = 0.00>
ST_31 : Operation 137 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit"   --->   Operation 137 'br' <Predicate = (!tmp_45 & brmerge9 & !overflow)> <Delay = 0.00>
ST_31 : Operation 138 [1/1] (3.25ns)   --->   "store i14 8191, i14* %acc_V_addr_4, align 2" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 138 'store' <Predicate = (!tmp_45 & brmerge9 & overflow)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_31 : Operation 139 [1/1] (0.00ns)   --->   "br label %_ZN13ap_fixed_baseILi14ELi2ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi2ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit" [firmware/nnet_utils/nnet_dense_large.h:160]   --->   Operation 139 'br' <Predicate = (!tmp_45 & brmerge9 & overflow)> <Delay = 0.00>
ST_31 : Operation 140 [1/1] (0.00ns)   --->   "%w_index7_cast = zext i14 %w_index7 to i15" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 140 'zext' 'w_index7_cast' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_31 : Operation 141 [1/1] (1.81ns)   --->   "%w_index_2 = add i15 %w_index7_cast, 5040" [firmware/nnet_utils/nnet_dense_large.h:162]   --->   Operation 141 'add' 'w_index_2' <Predicate = (!tmp_45)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 142 [1/1] (1.81ns)   --->   "%w_index_4_cast = add i14 %w_index7, 5040" [firmware/nnet_utils/nnet_dense_large.h:162]   --->   Operation 142 'add' 'w_index_4_cast' <Predicate = (!tmp_45)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 143 [1/1] (2.31ns)   --->   "%tmp_59 = icmp ugt i15 %w_index_2, 10079" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 143 'icmp' 'tmp_59' <Predicate = (!tmp_45)> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 144 [1/1] (0.00ns)   --->   "br i1 %tmp_59, label %.loopexit, label %7" [firmware/nnet_utils/nnet_dense_large.h:163]   --->   Operation 144 'br' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_31 : Operation 145 [1/1] (1.87ns)   --->   "%out_index_4 = add i7 %out_index7, 42" [firmware/nnet_utils/nnet_dense_large.h:164]   --->   Operation 145 'add' 'out_index_4' <Predicate = (!tmp_45 & !tmp_59)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 146 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_dense_large.h:158]   --->   Operation 146 'br' <Predicate = (!tmp_45 & !tmp_59)> <Delay = 0.00>
ST_31 : Operation 147 [1/1] (2.55ns)   --->   "%in_index_2 = add nsw i32 %in_index, 1" [firmware/nnet_utils/nnet_dense_large.h:167]   --->   Operation 147 'add' 'in_index_2' <Predicate = (tmp_59) | (tmp_45)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.17>
ST_32 : Operation 148 [1/1] (2.47ns)   --->   "%tmp_60 = icmp sgt i32 %in_index_2, 119" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 148 'icmp' 'tmp_60' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 149 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_60, i32 0, i32 %in_index_2" [firmware/nnet_utils/nnet_dense_large.h:168]   --->   Operation 149 'select' 'p_s' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 150 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp_28)" [firmware/nnet_utils/nnet_dense_large.h:172]   --->   Operation 150 'specregionend' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader74" [firmware/nnet_utils/nnet_dense_large.h:151]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 3> <Delay = 3.25>
ST_33 : Operation 152 [1/1] (0.00ns)   --->   "%ires = phi i7 [ %ires_2, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 152 'phi' 'ires' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 153 [1/1] (1.48ns)   --->   "%tmp_55 = icmp eq i7 %ires, -44" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 153 'icmp' 'tmp_55' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 154 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 84, i64 84, i64 84)"   --->   Operation 154 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 155 [1/1] (1.87ns)   --->   "%ires_2 = add i7 %ires, 1" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 155 'add' 'ires_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %tmp_55, label %9, label %8" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_56 = zext i7 %ires to i64" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 157 'zext' 'tmp_56' <Predicate = (!tmp_55)> <Delay = 0.00>
ST_33 : Operation 158 [1/1] (0.00ns)   --->   "%acc_V_addr_3 = getelementptr [84 x i14]* %acc_V, i64 0, i64 %tmp_56" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 158 'getelementptr' 'acc_V_addr_3' <Predicate = (!tmp_55)> <Delay = 0.00>
ST_33 : Operation 159 [2/2] (3.25ns)   --->   "%acc_V_load = load i14* %acc_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 159 'load' 'acc_V_load' <Predicate = (!tmp_55)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_33 : Operation 160 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_dense_large.h:180]   --->   Operation 160 'ret' <Predicate = (tmp_55)> <Delay = 0.00>

State 34 <SV = 4> <Delay = 3.25>
ST_34 : Operation 161 [1/2] (3.25ns)   --->   "%acc_V_load = load i14* %acc_V_addr_3, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 161 'load' 'acc_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>

State 35 <SV = 5> <Delay = 3.25>
ST_35 : Operation 162 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 162 'specloopname' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 163 [1/1] (0.00ns)   --->   "%res_V_addr = getelementptr [84 x i14]* %res_V, i64 0, i64 %tmp_56" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 163 'getelementptr' 'res_V_addr' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 164 [1/1] (3.25ns)   --->   "store i14 %acc_V_load, i14* %res_V_addr, align 2" [firmware/nnet_utils/nnet_dense_large.h:178]   --->   Operation 164 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 84> <RAM>
ST_35 : Operation 165 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_dense_large.h:176]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ outidx4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w14_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc_V           (alloca           ) [ 001111111111111111111111111111111111]
StgValue_37     (br               ) [ 011000000000000000000000000000000000]
iacc            (phi              ) [ 001000000000000000000000000000000000]
exitcond7       (icmp             ) [ 001000000000000000000000000000000000]
empty           (speclooptripcount) [ 000000000000000000000000000000000000]
iacc_2          (add              ) [ 011000000000000000000000000000000000]
StgValue_42     (br               ) [ 000000000000000000000000000000000000]
StgValue_43     (specloopname     ) [ 000000000000000000000000000000000000]
tmp             (zext             ) [ 000000000000000000000000000000000000]
acc_V_addr      (getelementptr    ) [ 000000000000000000000000000000000000]
StgValue_46     (store            ) [ 000000000000000000000000000000000000]
StgValue_47     (br               ) [ 011000000000000000000000000000000000]
StgValue_48     (br               ) [ 001111111111111111111111111111111000]
w_index         (phi              ) [ 000100000000000000000000000000000000]
in_index        (phi              ) [ 000111111111111111111111111111110000]
w_index_cast    (zext             ) [ 000011111111111111111111111111110000]
exitcond        (icmp             ) [ 000111111111111111111111111111111000]
empty_51        (speclooptripcount) [ 000000000000000000000000000000000000]
ir              (add              ) [ 001111111111111111111111111111111000]
StgValue_55     (br               ) [ 000000000000000000000000000000000000]
tmp_s           (zext             ) [ 000000000000000000000000000000000000]
outidx4_addr    (getelementptr    ) [ 000010000000000000000000000000000000]
StgValue_59     (br               ) [ 000111111111111111111111111111111111]
out_index       (load             ) [ 000001000000000000000000000000000000]
tmp_54          (sext             ) [ 000000000000000000000000000000000000]
data_V_addr     (getelementptr    ) [ 000001000000000000000000000000000000]
StgValue_64     (specloopname     ) [ 000000000000000000000000000000000000]
tmp_28          (specregionbegin  ) [ 000000111111111111111111111111111000]
out_index_cast  (zext             ) [ 000111111111111111111111111111111000]
data_V_load     (load             ) [ 000000000000000000000000000000000000]
extLd           (zext             ) [ 000000111111111111111111111111110000]
StgValue_69     (br               ) [ 000111111111111111111111111111111000]
im              (phi              ) [ 000000100000000000000000000000000000]
out_index7      (phi              ) [ 000000111111111111111111111111110000]
w_index7        (phi              ) [ 000000111111111111111111111111110000]
tmp_45          (bitselect        ) [ 000111111111111111111111111111111000]
empty_52        (speclooptripcount) [ 000000000000000000000000000000000000]
im_2            (add              ) [ 000111111111111111111111111111111000]
StgValue_76     (br               ) [ 000000000000000000000000000000000000]
zext_cast       (zext             ) [ 000000000000000000000001100000000000]
tmp_30          (urem             ) [ 000000000000000000000000100000000000]
mul             (mul              ) [ 000000000000000000000000010000000000]
tmp_32          (zext             ) [ 000000000000000000000000000000000000]
w14_V_addr      (getelementptr    ) [ 000000000000000000000000010000000000]
tmp_46          (bitselect        ) [ 000000000000000000000000010000000000]
w14_V_load      (load             ) [ 000000000000000000000000001000000000]
tmp_6           (partselect       ) [ 000000000000000000000000000000000000]
p_shl8          (bitconcatenate   ) [ 000000000000000000000000000000000000]
tmp_47          (bitconcatenate   ) [ 000000000000000000000000000000000000]
tmp_48          (zext             ) [ 000000000000000000000000000000000000]
tmp_49          (sub              ) [ 000000000000000000000000001000000000]
w14_V_load_cast (sext             ) [ 000000000000000000000000000000000000]
tmp_50          (zext             ) [ 000000000000000000000000000000000000]
tmp_51          (lshr             ) [ 000000000000000000000000000000000000]
tmp_52          (trunc            ) [ 000000000000000000000000000110000000]
tmp_57          (zext             ) [ 000000000000000000000000000000000000]
acc_V_addr_4    (getelementptr    ) [ 000111100000000000000000000011111000]
p_Val2_14       (call             ) [ 000000000000000000000000000001000000]
p_Val2_s        (load             ) [ 000000000000000000000000000001000000]
lhs_V           (sext             ) [ 000000000000000000000000000000000000]
rhs_V           (sext             ) [ 000000000000000000000000000000000000]
ret_V           (add              ) [ 000000000000000000000000000000000000]
p_Result_s      (bitselect        ) [ 000000000000000000000000000000100000]
p_Val2_16       (add              ) [ 000000000000000000000000000000100000]
p_Result_10     (bitselect        ) [ 000000000000000000000000000000100000]
StgValue_125    (specloopname     ) [ 000000000000000000000000000000000000]
StgValue_126    (store            ) [ 000000000000000000000000000000000000]
tmp_21          (xor              ) [ 000000000000000000000000000000000000]
overflow        (and              ) [ 000111111111111111111111111111111000]
tmp_58          (xor              ) [ 000000000000000000000000000000000000]
underflow       (and              ) [ 000111100000000000000000000000011000]
brmerge9        (xor              ) [ 000111111111111111111111111111111000]
StgValue_132    (br               ) [ 000000000000000000000000000000000000]
StgValue_133    (br               ) [ 000000000000000000000000000000000000]
StgValue_134    (br               ) [ 000000000000000000000000000000000000]
StgValue_135    (store            ) [ 000000000000000000000000000000000000]
StgValue_136    (br               ) [ 000000000000000000000000000000000000]
StgValue_137    (br               ) [ 000000000000000000000000000000000000]
StgValue_138    (store            ) [ 000000000000000000000000000000000000]
StgValue_139    (br               ) [ 000000000000000000000000000000000000]
w_index7_cast   (zext             ) [ 000000000000000000000000000000000000]
w_index_2       (add              ) [ 000000000000000000000000000000000000]
w_index_4_cast  (add              ) [ 000111111111111111111111111111111000]
tmp_59          (icmp             ) [ 000111111111111111111111111111111000]
StgValue_144    (br               ) [ 000000000000000000000000000000000000]
out_index_4     (add              ) [ 000111111111111111111111111111111000]
StgValue_146    (br               ) [ 000111111111111111111111111111111000]
in_index_2      (add              ) [ 000000000000000000000000000000001000]
tmp_60          (icmp             ) [ 000000000000000000000000000000000000]
p_s             (select           ) [ 001111111111111111111111111111111000]
empty_53        (specregionend    ) [ 000000000000000000000000000000000000]
StgValue_151    (br               ) [ 001111111111111111111111111111111000]
ires            (phi              ) [ 000000000000000000000000000000000100]
tmp_55          (icmp             ) [ 000000000000000000000000000000000111]
empty_54        (speclooptripcount) [ 000000000000000000000000000000000000]
ires_2          (add              ) [ 000100000000000000000000000000000111]
StgValue_156    (br               ) [ 000000000000000000000000000000000000]
tmp_56          (zext             ) [ 000000000000000000000000000000000011]
acc_V_addr_3    (getelementptr    ) [ 000000000000000000000000000000000010]
StgValue_160    (ret              ) [ 000000000000000000000000000000000000]
acc_V_load      (load             ) [ 000000000000000000000000000000000001]
StgValue_162    (specloopname     ) [ 000000000000000000000000000000000000]
res_V_addr      (getelementptr    ) [ 000000000000000000000000000000000000]
StgValue_164    (store            ) [ 000000000000000000000000000000000000]
StgValue_165    (br               ) [ 000100000000000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="outidx4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w14_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w14_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i30.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="product"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i15.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="acc_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="acc_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="7" slack="0"/>
<pin id="110" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="14" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_46/2 p_Val2_s/27 StgValue_126/30 StgValue_135/31 StgValue_138/31 acc_V_load/33 "/>
</bind>
</comp>

<comp id="119" class="1004" name="outidx4_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="13" slack="0"/>
<pin id="123" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx4_addr/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="13" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_V_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="13" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="7" slack="0"/>
<pin id="141" dir="0" index="1" bw="13" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_V_load/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="w14_V_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="25" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="14" slack="0"/>
<pin id="149" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w14_V_addr/24 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="13" slack="0"/>
<pin id="154" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w14_V_load/24 "/>
</bind>
</comp>

<comp id="158" class="1004" name="acc_V_addr_4_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_4/27 "/>
</bind>
</comp>

<comp id="167" class="1004" name="acc_V_addr_3_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="7" slack="0"/>
<pin id="171" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_V_addr_3/33 "/>
</bind>
</comp>

<comp id="174" class="1004" name="res_V_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="14" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="7" slack="2"/>
<pin id="178" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_V_addr/35 "/>
</bind>
</comp>

<comp id="181" class="1004" name="StgValue_164_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="14" slack="1"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_164/35 "/>
</bind>
</comp>

<comp id="187" class="1005" name="iacc_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="1"/>
<pin id="189" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="iacc (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="iacc_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="iacc/2 "/>
</bind>
</comp>

<comp id="198" class="1005" name="w_index_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="13" slack="1"/>
<pin id="200" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="w_index (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="w_index_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="13" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index/3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="in_index_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="in_index_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="im_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="2" slack="1"/>
<pin id="223" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="im (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="im_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="2" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="im/6 "/>
</bind>
</comp>

<comp id="232" class="1005" name="out_index7_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="21"/>
<pin id="234" dir="1" index="1" bw="7" slack="21"/>
</pin_list>
<bind>
<opset="out_index7 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="out_index7_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="6" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="7" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="7" slack="21"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_index7/6 "/>
</bind>
</comp>

<comp id="242" class="1005" name="w_index7_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="14" slack="1"/>
<pin id="244" dir="1" index="1" bw="14" slack="16"/>
</pin_list>
<bind>
<opset="w_index7 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="w_index7_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="3"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="14" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index7/6 "/>
</bind>
</comp>

<comp id="252" class="1005" name="ires_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="1"/>
<pin id="254" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ires (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="ires_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ires/33 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_product_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="14" slack="0"/>
<pin id="265" dir="0" index="1" bw="13" slack="22"/>
<pin id="266" dir="0" index="2" bw="14" slack="1"/>
<pin id="267" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_14/27 "/>
</bind>
</comp>

<comp id="269" class="1005" name="reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="1"/>
<pin id="271" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s acc_V_load "/>
</bind>
</comp>

<comp id="274" class="1004" name="exitcond7_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="0" index="1" bw="7" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="iacc_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="7" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="iacc_2/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="7" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="w_index_cast_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="13" slack="0"/>
<pin id="293" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_index_cast/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="exitcond_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="13" slack="0"/>
<pin id="297" dir="0" index="1" bw="13" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="ir_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_s_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="13" slack="0"/>
<pin id="309" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_54_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_54/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="out_index_cast_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="1"/>
<pin id="319" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_index_cast/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="extLd_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="13" slack="0"/>
<pin id="322" dir="1" index="1" bw="14" slack="22"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="extLd/5 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_45_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="2" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_45/6 "/>
</bind>
</comp>

<comp id="332" class="1004" name="im_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="im_2/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="0"/>
<pin id="340" dir="0" index="1" bw="14" slack="0"/>
<pin id="341" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="tmp_30/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_cast_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="14" slack="16"/>
<pin id="346" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/22 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_32_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="14" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_32/24 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_46_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="30" slack="0"/>
<pin id="355" dir="0" index="2" bw="6" slack="0"/>
<pin id="356" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_46/24 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_6_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="0" index="1" bw="30" slack="1"/>
<pin id="362" dir="0" index="2" bw="6" slack="0"/>
<pin id="363" dir="0" index="3" bw="6" slack="0"/>
<pin id="364" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/25 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_shl8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="0"/>
<pin id="370" dir="0" index="1" bw="2" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8/25 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_47_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="5" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="1"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_47/25 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_48_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="3" slack="0"/>
<pin id="385" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48/25 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_49_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="5" slack="0"/>
<pin id="389" dir="0" index="1" bw="3" slack="0"/>
<pin id="390" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_49/25 "/>
</bind>
</comp>

<comp id="393" class="1004" name="w14_V_load_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="25" slack="1"/>
<pin id="395" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="w14_V_load_cast/26 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_50_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="1"/>
<pin id="398" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_50/26 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_51_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="25" slack="0"/>
<pin id="401" dir="0" index="1" bw="5" slack="0"/>
<pin id="402" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_51/26 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_52_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="28" slack="0"/>
<pin id="407" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/26 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_57_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="21"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/27 "/>
</bind>
</comp>

<comp id="414" class="1004" name="lhs_V_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="14" slack="1"/>
<pin id="416" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/29 "/>
</bind>
</comp>

<comp id="418" class="1004" name="rhs_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="14" slack="1"/>
<pin id="420" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/29 "/>
</bind>
</comp>

<comp id="421" class="1004" name="ret_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="14" slack="0"/>
<pin id="423" dir="0" index="1" bw="14" slack="0"/>
<pin id="424" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/29 "/>
</bind>
</comp>

<comp id="427" class="1004" name="p_Result_s_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="15" slack="0"/>
<pin id="430" dir="0" index="2" bw="5" slack="0"/>
<pin id="431" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/29 "/>
</bind>
</comp>

<comp id="435" class="1004" name="p_Val2_16_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="14" slack="1"/>
<pin id="437" dir="0" index="1" bw="14" slack="1"/>
<pin id="438" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_16/29 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_10_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="14" slack="0"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_10/29 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_21_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_21/30 "/>
</bind>
</comp>

<comp id="453" class="1004" name="overflow_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="overflow/30 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_58_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_58/30 "/>
</bind>
</comp>

<comp id="463" class="1004" name="underflow_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="underflow/30 "/>
</bind>
</comp>

<comp id="468" class="1004" name="brmerge9_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="1" slack="1"/>
<pin id="471" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="brmerge9/30 "/>
</bind>
</comp>

<comp id="472" class="1004" name="w_index7_cast_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="14" slack="25"/>
<pin id="474" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="w_index7_cast/31 "/>
</bind>
</comp>

<comp id="476" class="1004" name="w_index_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="14" slack="0"/>
<pin id="478" dir="0" index="1" bw="14" slack="0"/>
<pin id="479" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index_2/31 "/>
</bind>
</comp>

<comp id="482" class="1004" name="w_index_4_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="14" slack="25"/>
<pin id="484" dir="0" index="1" bw="14" slack="0"/>
<pin id="485" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index_4_cast/31 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_59_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="15" slack="0"/>
<pin id="490" dir="0" index="1" bw="15" slack="0"/>
<pin id="491" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_59/31 "/>
</bind>
</comp>

<comp id="494" class="1004" name="out_index_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="7" slack="25"/>
<pin id="496" dir="0" index="1" bw="7" slack="0"/>
<pin id="497" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_index_4/31 "/>
</bind>
</comp>

<comp id="500" class="1004" name="in_index_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="28"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index_2/31 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_60_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_60/32 "/>
</bind>
</comp>

<comp id="511" class="1004" name="p_s_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="32" slack="1"/>
<pin id="515" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/32 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_55_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="0" index="1" bw="7" slack="0"/>
<pin id="521" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_55/33 "/>
</bind>
</comp>

<comp id="524" class="1004" name="ires_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="7" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ires_2/33 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_56_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="7" slack="0"/>
<pin id="532" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_56/33 "/>
</bind>
</comp>

<comp id="535" class="1007" name="grp_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="14" slack="0"/>
<pin id="537" dir="0" index="1" bw="30" slack="0"/>
<pin id="538" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/22 "/>
</bind>
</comp>

<comp id="545" class="1005" name="iacc_2_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="0"/>
<pin id="547" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="iacc_2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="w_index_cast_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="14" slack="3"/>
<pin id="552" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="w_index_cast "/>
</bind>
</comp>

<comp id="558" class="1005" name="ir_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="0"/>
<pin id="560" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="ir "/>
</bind>
</comp>

<comp id="563" class="1005" name="outidx4_addr_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="1"/>
<pin id="565" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="outidx4_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="out_index_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="6" slack="1"/>
<pin id="570" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="573" class="1005" name="data_V_addr_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="7" slack="1"/>
<pin id="575" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="578" class="1005" name="out_index_cast_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="1"/>
<pin id="580" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_index_cast "/>
</bind>
</comp>

<comp id="583" class="1005" name="extLd_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="14" slack="22"/>
<pin id="585" dir="1" index="1" bw="14" slack="22"/>
</pin_list>
<bind>
<opset="extLd "/>
</bind>
</comp>

<comp id="588" class="1005" name="tmp_45_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="25"/>
<pin id="590" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="592" class="1005" name="im_2_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="0"/>
<pin id="594" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="im_2 "/>
</bind>
</comp>

<comp id="597" class="1005" name="zext_cast_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="30" slack="1"/>
<pin id="599" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="zext_cast "/>
</bind>
</comp>

<comp id="602" class="1005" name="tmp_30_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="14" slack="1"/>
<pin id="604" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="607" class="1005" name="mul_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="30" slack="1"/>
<pin id="609" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="612" class="1005" name="w14_V_addr_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="13" slack="1"/>
<pin id="614" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="w14_V_addr "/>
</bind>
</comp>

<comp id="617" class="1005" name="tmp_46_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="1" slack="1"/>
<pin id="619" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="622" class="1005" name="w14_V_load_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="25" slack="1"/>
<pin id="624" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="w14_V_load "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_49_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="1"/>
<pin id="629" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="632" class="1005" name="tmp_52_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="14" slack="1"/>
<pin id="634" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="637" class="1005" name="acc_V_addr_4_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="1"/>
<pin id="639" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_4 "/>
</bind>
</comp>

<comp id="642" class="1005" name="p_Val2_14_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="14" slack="1"/>
<pin id="644" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 "/>
</bind>
</comp>

<comp id="648" class="1005" name="p_Result_s_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="1"/>
<pin id="650" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="655" class="1005" name="p_Val2_16_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="14" slack="1"/>
<pin id="657" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_16 "/>
</bind>
</comp>

<comp id="660" class="1005" name="p_Result_10_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_10 "/>
</bind>
</comp>

<comp id="667" class="1005" name="overflow_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="overflow "/>
</bind>
</comp>

<comp id="671" class="1005" name="underflow_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="1"/>
<pin id="673" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="underflow "/>
</bind>
</comp>

<comp id="675" class="1005" name="brmerge9_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="1"/>
<pin id="677" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="brmerge9 "/>
</bind>
</comp>

<comp id="679" class="1005" name="w_index_4_cast_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="14" slack="1"/>
<pin id="681" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_index_4_cast "/>
</bind>
</comp>

<comp id="687" class="1005" name="out_index_4_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="7" slack="1"/>
<pin id="689" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_index_4 "/>
</bind>
</comp>

<comp id="692" class="1005" name="in_index_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_index_2 "/>
</bind>
</comp>

<comp id="698" class="1005" name="p_s_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="706" class="1005" name="ires_2_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="7" slack="0"/>
<pin id="708" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="ires_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp_56_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="64" slack="2"/>
<pin id="713" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="716" class="1005" name="acc_V_addr_3_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="7" slack="1"/>
<pin id="718" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="acc_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="119" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="24" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="164"><net_src comp="158" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="165"><net_src comp="86" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="166"><net_src comp="88" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="172"><net_src comp="24" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="173"><net_src comp="167" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="30" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="241"><net_src comp="235" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="251"><net_src comp="245" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="268"><net_src comp="72" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="112" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="278"><net_src comp="191" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="12" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="191" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="18" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="191" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="294"><net_src comp="202" pin="4"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="202" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="202" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="202" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="315"><net_src comp="209" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="323"><net_src comp="139" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="44" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="225" pin="4"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="225" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="245" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="52" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="242" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="58" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="60" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="367"><net_src comp="62" pin="0"/><net_sink comp="359" pin=3"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="359" pin="4"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="66" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="68" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="70" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="386"><net_src comp="368" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="376" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="383" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="232" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="417"><net_src comp="269" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="414" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="418" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="74" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="421" pin="2"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="76" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="269" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="78" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="80" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="84" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="84" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="475"><net_src comp="242" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="90" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="242" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="52" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="476" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="92" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="232" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="94" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="209" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="46" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="96" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="30" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="256" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="12" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="256" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="18" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="533"><net_src comp="256" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="539"><net_src comp="344" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="54" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="535" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="548"><net_src comp="280" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="553"><net_src comp="291" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="561"><net_src comp="301" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="566"><net_src comp="119" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="571"><net_src comp="126" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="576"><net_src comp="132" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="581"><net_src comp="317" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="586"><net_src comp="320" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="591"><net_src comp="324" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="332" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="600"><net_src comp="344" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="605"><net_src comp="338" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="610"><net_src comp="535" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="615"><net_src comp="145" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="620"><net_src comp="352" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="625"><net_src comp="152" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="630"><net_src comp="387" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="635"><net_src comp="405" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="640"><net_src comp="158" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="645"><net_src comp="263" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="651"><net_src comp="427" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="653"><net_src comp="648" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="654"><net_src comp="648" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="658"><net_src comp="435" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="663"><net_src comp="440" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="666"><net_src comp="660" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="670"><net_src comp="453" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="463" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="678"><net_src comp="468" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="482" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="690"><net_src comp="494" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="695"><net_src comp="500" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="701"><net_src comp="511" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="709"><net_src comp="524" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="714"><net_src comp="530" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="719"><net_src comp="167" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V | {35 }
 - Input state : 
	Port: dense_large_rf_gt_ni.3 : data_V | {4 5 }
	Port: dense_large_rf_gt_ni.3 : outidx4 | {3 4 }
	Port: dense_large_rf_gt_ni.3 : w14_V | {24 25 }
  - Chain level:
	State 1
	State 2
		exitcond7 : 1
		iacc_2 : 1
		StgValue_42 : 2
		tmp : 1
		acc_V_addr : 2
		StgValue_46 : 3
	State 3
		w_index_cast : 1
		exitcond : 1
		ir : 1
		StgValue_55 : 2
		tmp_s : 1
		outidx4_addr : 2
		out_index : 3
	State 4
		data_V_addr : 1
		data_V_load : 2
	State 5
		extLd : 1
	State 6
		tmp_45 : 1
		im_2 : 1
		StgValue_76 : 2
		tmp_30 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		mul : 1
	State 23
	State 24
		w14_V_addr : 1
		w14_V_load : 2
		tmp_46 : 1
	State 25
		p_shl8 : 1
		tmp_48 : 2
		tmp_49 : 3
	State 26
		tmp_51 : 1
		tmp_52 : 2
	State 27
		acc_V_addr_4 : 1
		p_Val2_s : 2
	State 28
	State 29
		ret_V : 1
		p_Result_s : 2
		p_Result_10 : 1
	State 30
	State 31
		w_index_2 : 1
		tmp_59 : 2
		StgValue_144 : 3
	State 32
		p_s : 1
	State 33
		tmp_55 : 1
		ires_2 : 1
		StgValue_156 : 2
		tmp_56 : 1
		acc_V_addr_3 : 2
		acc_V_load : 3
	State 34
	State 35
		StgValue_164 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   urem   |       grp_fu_338       |    0    |    0    |   178   |   105   |
|----------|------------------------|---------|---------|---------|---------|
|   call   |   grp_product_fu_263   |    1    |  3.538  |   106   |   131   |
|----------|------------------------|---------|---------|---------|---------|
|          |      iacc_2_fu_280     |    0    |    0    |    0    |    15   |
|          |        ir_fu_301       |    0    |    0    |    0    |    17   |
|          |       im_2_fu_332      |    0    |    0    |    0    |    10   |
|          |      ret_V_fu_421      |    0    |    0    |    0    |    19   |
|    add   |    p_Val2_16_fu_435    |    0    |    0    |    0    |    19   |
|          |    w_index_2_fu_476    |    0    |    0    |    0    |    19   |
|          |  w_index_4_cast_fu_482 |    0    |    0    |    0    |    19   |
|          |   out_index_4_fu_494   |    0    |    0    |    0    |    15   |
|          |    in_index_2_fu_500   |    0    |    0    |    0    |    39   |
|          |      ires_2_fu_524     |    0    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|---------|
|   lshr   |      tmp_51_fu_399     |    0    |    0    |    0    |    73   |
|----------|------------------------|---------|---------|---------|---------|
|          |    exitcond7_fu_274    |    0    |    0    |    0    |    11   |
|          |     exitcond_fu_295    |    0    |    0    |    0    |    13   |
|   icmp   |      tmp_59_fu_488     |    0    |    0    |    0    |    13   |
|          |      tmp_60_fu_506     |    0    |    0    |    0    |    18   |
|          |      tmp_55_fu_518     |    0    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|---------|
|  select  |       p_s_fu_511       |    0    |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|---------|
|    sub   |      tmp_49_fu_387     |    0    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_21_fu_448     |    0    |    0    |    0    |    2    |
|    xor   |      tmp_58_fu_458     |    0    |    0    |    0    |    2    |
|          |     brmerge9_fu_468    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|    and   |     overflow_fu_453    |    0    |    0    |    0    |    2    |
|          |    underflow_fu_463    |    0    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|---------|
|    mul   |       grp_fu_535       |    1    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |       tmp_fu_286       |    0    |    0    |    0    |    0    |
|          |   w_index_cast_fu_291  |    0    |    0    |    0    |    0    |
|          |      tmp_s_fu_307      |    0    |    0    |    0    |    0    |
|          |  out_index_cast_fu_317 |    0    |    0    |    0    |    0    |
|          |      extLd_fu_320      |    0    |    0    |    0    |    0    |
|   zext   |    zext_cast_fu_344    |    0    |    0    |    0    |    0    |
|          |      tmp_32_fu_348     |    0    |    0    |    0    |    0    |
|          |      tmp_48_fu_383     |    0    |    0    |    0    |    0    |
|          |      tmp_50_fu_396     |    0    |    0    |    0    |    0    |
|          |      tmp_57_fu_409     |    0    |    0    |    0    |    0    |
|          |  w_index7_cast_fu_472  |    0    |    0    |    0    |    0    |
|          |      tmp_56_fu_530     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_54_fu_312     |    0    |    0    |    0    |    0    |
|   sext   | w14_V_load_cast_fu_393 |    0    |    0    |    0    |    0    |
|          |      lhs_V_fu_414      |    0    |    0    |    0    |    0    |
|          |      rhs_V_fu_418      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|          |      tmp_45_fu_324     |    0    |    0    |    0    |    0    |
| bitselect|      tmp_46_fu_352     |    0    |    0    |    0    |    0    |
|          |    p_Result_s_fu_427   |    0    |    0    |    0    |    0    |
|          |   p_Result_10_fu_440   |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|partselect|      tmp_6_fu_359      |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|bitconcatenate|      p_shl8_fu_368     |    0    |    0    |    0    |    0    |
|          |      tmp_47_fu_376     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   trunc  |      tmp_52_fu_405     |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    2    |  3.538  |   284   |   619   |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|acc_V|    1   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    1   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| acc_V_addr_3_reg_716 |    7   |
| acc_V_addr_4_reg_637 |    7   |
|   brmerge9_reg_675   |    1   |
|  data_V_addr_reg_573 |    7   |
|     extLd_reg_583    |   14   |
|    iacc_2_reg_545    |    7   |
|     iacc_reg_187     |    7   |
|     im_2_reg_592     |    2   |
|      im_reg_221      |    2   |
|  in_index_2_reg_692  |   32   |
|   in_index_reg_209   |   32   |
|      ir_reg_558      |   13   |
|    ires_2_reg_706    |    7   |
|     ires_reg_252     |    7   |
|      mul_reg_607     |   30   |
|  out_index7_reg_232  |    7   |
|  out_index_4_reg_687 |    7   |
|out_index_cast_reg_578|    7   |
|   out_index_reg_568  |    6   |
| outidx4_addr_reg_563 |   13   |
|   overflow_reg_667   |    1   |
|  p_Result_10_reg_660 |    1   |
|  p_Result_s_reg_648  |    1   |
|   p_Val2_14_reg_642  |   14   |
|   p_Val2_16_reg_655  |   14   |
|      p_s_reg_698     |   32   |
|        reg_269       |   14   |
|    tmp_30_reg_602    |   14   |
|    tmp_45_reg_588    |    1   |
|    tmp_46_reg_617    |    1   |
|    tmp_49_reg_627    |    5   |
|    tmp_52_reg_632    |   14   |
|    tmp_56_reg_711    |   64   |
|   underflow_reg_671  |    1   |
|  w14_V_addr_reg_612  |   13   |
|  w14_V_load_reg_622  |   25   |
|   w_index7_reg_242   |   14   |
|w_index_4_cast_reg_679|   14   |
| w_index_cast_reg_550 |   14   |
|    w_index_reg_198   |   13   |
|   zext_cast_reg_597  |   30   |
+----------------------+--------+
|         Total        |   515  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_112 |  p0  |   5  |   7  |   35   ||    27   |
| grp_access_fu_112 |  p1  |   4  |  14  |   56   ||    9    |
| grp_access_fu_126 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_139 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_152 |  p0  |   2  |  13  |   26   ||    9    |
|  in_index_reg_209 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_535    |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   249  || 12.6118 ||    81   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    3   |   284  |   619  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   81   |
|  Register |    -   |    -   |    -   |   515  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   16   |   799  |   700  |
+-----------+--------+--------+--------+--------+--------+
