#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\Bhargav\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Bhargav\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Bhargav\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Bhargav\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Bhargav\iverilog\lib\ivl\va_math.vpi";
S_0000026f6c185c40 .scope module, "tb_top" "tb_top" 2 3;
 .timescale -9 -12;
v0000026f6c1e5450_0 .var "clk", 0 0;
v0000026f6c1e47d0_0 .var "reset", 0 0;
S_0000026f6c162b80 .scope module, "DUT" "top" 2 9, 3 2 0, S_0000026f6c185c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0000026f6c1e51d0_0 .net "ALUOp_top", 1 0, v0000026f6c1827a0_0;  1 drivers
v0000026f6c1e5770_0 .net "ALUSrc_top", 0 0, v0000026f6c1823e0_0;  1 drivers
v0000026f6c1e4910_0 .net "Control_top", 3 0, v0000026f6c183420_0;  1 drivers
v0000026f6c1e5bd0_0 .net "ImmExp_top", 31 0, v0000026f6c1e1a30_0;  1 drivers
v0000026f6c1e4af0_0 .net "MemData_top", 31 0, L_0000026f6c1fa2e0;  1 drivers
v0000026f6c1e5f90_0 .net "MemRead_top", 0 0, v0000026f6c182d40_0;  1 drivers
v0000026f6c1e4b90_0 .net "MemWrite_top", 0 0, v0000026f6c181da0_0;  1 drivers
v0000026f6c1e4c30_0 .net "MemtoReg_top", 0 0, v0000026f6c1828e0_0;  1 drivers
v0000026f6c1e5310_0 .net "NextPC_top", 31 0, L_0000026f6c1e5d10;  1 drivers
v0000026f6c1e65d0_0 .net "PC_top", 31 0, v0000026f6c1e2b10_0;  1 drivers
v0000026f6c1e58b0_0 .net "PCin_top", 31 0, L_0000026f6c1e6670;  1 drivers
v0000026f6c1e6030_0 .net "RegWrite_top", 0 0, v0000026f6c181ee0_0;  1 drivers
v0000026f6c1e5b30_0 .net "Sum_outTop", 31 0, L_0000026f6c1e6530;  1 drivers
v0000026f6c1e4d70_0 .net "Writeback_top", 31 0, L_0000026f6c1fa4c0;  1 drivers
v0000026f6c1e5630_0 .net "address_top", 31 0, v0000026f6c182200_0;  1 drivers
v0000026f6c1e5270_0 .net "branch_top", 0 0, v0000026f6c182480_0;  1 drivers
v0000026f6c1e6490_0 .net "clk", 0 0, v0000026f6c1e5450_0;  1 drivers
v0000026f6c1e5950_0 .net "instruction_top", 31 0, L_0000026f6c185930;  1 drivers
v0000026f6c1e5e50_0 .net "mux1_top", 31 0, L_0000026f6c1e63f0;  1 drivers
v0000026f6c1e53b0_0 .net "rd1_top", 31 0, L_0000026f6c1e54f0;  1 drivers
v0000026f6c1e49b0_0 .net "rd2_top", 31 0, L_0000026f6c1e4a50;  1 drivers
v0000026f6c1e56d0_0 .net "reset", 0 0, v0000026f6c1e47d0_0;  1 drivers
v0000026f6c1e59f0_0 .net "sel2_top", 0 0, L_0000026f6c185b60;  1 drivers
v0000026f6c1e4cd0_0 .net "zero_top", 0 0, L_0000026f6c1e5130;  1 drivers
L_0000026f6c1e60d0 .part v0000026f6c1e2b10_0, 2, 6;
L_0000026f6c1e6170 .part L_0000026f6c185930, 15, 5;
L_0000026f6c1e4eb0 .part L_0000026f6c185930, 20, 5;
L_0000026f6c1e6210 .part L_0000026f6c185930, 7, 5;
L_0000026f6c1e4f50 .part L_0000026f6c185930, 0, 7;
L_0000026f6c1e4ff0 .part L_0000026f6c185930, 0, 7;
L_0000026f6c1e62b0 .part L_0000026f6c185930, 30, 1;
L_0000026f6c1e6350 .part L_0000026f6c185930, 12, 3;
L_0000026f6c1f8800 .part v0000026f6c182200_0, 2, 6;
S_0000026f6c162d10 .scope module, "AC" "ALU_Control" 3 41, 4 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 1 "func7";
    .port_info 2 /INPUT 3 "func3";
    .port_info 3 /OUTPUT 4 "Control_out";
v0000026f6c183560_0 .net "ALUOp", 1 0, v0000026f6c1827a0_0;  alias, 1 drivers
v0000026f6c183420_0 .var "Control_out", 3 0;
v0000026f6c182020_0 .net "func3", 2 0, L_0000026f6c1e6350;  1 drivers
v0000026f6c181c60_0 .net "func7", 0 0, L_0000026f6c1e62b0;  1 drivers
E_0000026f6c177ba0 .event anyedge, v0000026f6c183560_0, v0000026f6c181c60_0, v0000026f6c182020_0;
S_0000026f6c15e3f0 .scope module, "ADD" "Adder" 3 55, 5 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /OUTPUT 32 "out";
v0000026f6c182160_0 .net "in1", 31 0, v0000026f6c1e2b10_0;  alias, 1 drivers
v0000026f6c182f20_0 .net "in2", 31 0, v0000026f6c1e1a30_0;  alias, 1 drivers
v0000026f6c182700_0 .net "out", 31 0, L_0000026f6c1e6530;  alias, 1 drivers
L_0000026f6c1e6530 .arith/sum 32, v0000026f6c1e2b10_0, v0000026f6c1e1a30_0;
S_0000026f6c15e580 .scope module, "ALU" "ALU_unit" 3 47, 6 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Control_in";
    .port_info 3 /OUTPUT 32 "ALU_result";
    .port_info 4 /OUTPUT 1 "zero";
v0000026f6c1825c0_0 .net "A", 31 0, L_0000026f6c1e54f0;  alias, 1 drivers
v0000026f6c182200_0 .var "ALU_result", 31 0;
v0000026f6c183380_0 .net "B", 31 0, L_0000026f6c1e63f0;  alias, 1 drivers
v0000026f6c181d00_0 .net "Control_in", 3 0, v0000026f6c183420_0;  alias, 1 drivers
L_0000026f6c2502c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026f6c182840_0 .net/2u *"_ivl_0", 31 0, L_0000026f6c2502c8;  1 drivers
v0000026f6c183880_0 .net "zero", 0 0, L_0000026f6c1e5130;  alias, 1 drivers
E_0000026f6c177ca0 .event anyedge, v0000026f6c183420_0, v0000026f6c1825c0_0, v0000026f6c183380_0;
L_0000026f6c1e5130 .cmp/eq 32, v0000026f6c182200_0, L_0000026f6c2502c8;
S_0000026f6c15d410 .scope module, "ALU_Mux" "Mux" 3 52, 7 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "out";
L_0000026f6c250310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000026f6c185af0 .functor XNOR 1, v0000026f6c1823e0_0, L_0000026f6c250310, C4<0>, C4<0>;
v0000026f6c183100_0 .net "A", 31 0, L_0000026f6c1e4a50;  alias, 1 drivers
v0000026f6c182660_0 .net "B", 31 0, v0000026f6c1e1a30_0;  alias, 1 drivers
v0000026f6c1822a0_0 .net/2u *"_ivl_0", 0 0, L_0000026f6c250310;  1 drivers
v0000026f6c183060_0 .net *"_ivl_2", 0 0, L_0000026f6c185af0;  1 drivers
v0000026f6c182520_0 .net "out", 31 0, L_0000026f6c1e63f0;  alias, 1 drivers
v0000026f6c183240_0 .net "sel", 0 0, v0000026f6c1823e0_0;  alias, 1 drivers
L_0000026f6c1e63f0 .functor MUXZ 32, v0000026f6c1e1a30_0, L_0000026f6c1e4a50, L_0000026f6c185af0, C4<>;
S_0000026f6c15d5a0 .scope module, "ANDb" "AND_Logic" 3 58, 8 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "out";
L_0000026f6c185b60 .functor AND 1, v0000026f6c182480_0, L_0000026f6c1e5130, C4<1>, C4<1>;
v0000026f6c182340_0 .net "branch", 0 0, v0000026f6c182480_0;  alias, 1 drivers
v0000026f6c182ca0_0 .net "out", 0 0, L_0000026f6c185b60;  alias, 1 drivers
v0000026f6c183920_0 .net "zero", 0 0, L_0000026f6c1e5130;  alias, 1 drivers
S_0000026f6c15bed0 .scope module, "CU" "Control_Unit" 3 34, 9 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "instruction";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 2 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegWrite";
v0000026f6c1827a0_0 .var "ALUOp", 1 0;
v0000026f6c1823e0_0 .var "ALUSrc", 0 0;
v0000026f6c182480_0 .var "Branch", 0 0;
v0000026f6c182d40_0 .var "MemRead", 0 0;
v0000026f6c181da0_0 .var "MemWrite", 0 0;
v0000026f6c1828e0_0 .var "MemtoReg", 0 0;
v0000026f6c181ee0_0 .var "RegWrite", 0 0;
v0000026f6c1834c0_0 .net "instruction", 6 0, L_0000026f6c1e4ff0;  1 drivers
E_0000026f6c1771a0 .event anyedge, v0000026f6c1834c0_0;
S_0000026f6c15c060 .scope module, "DMem" "Data_mem" 3 64, 10 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 6 "rd_address";
    .port_info 5 /INPUT 32 "wr_data";
    .port_info 6 /OUTPUT 32 "MemData_out";
v0000026f6c181e40 .array "D_Mem", 0 63, 31 0;
v0000026f6c183740_0 .net "MemData_out", 31 0, L_0000026f6c1fa2e0;  alias, 1 drivers
v0000026f6c182980_0 .net "MemRead", 0 0, v0000026f6c182d40_0;  alias, 1 drivers
v0000026f6c182a20_0 .net "MemWrite", 0 0, v0000026f6c181da0_0;  alias, 1 drivers
v0000026f6c182ac0_0 .net *"_ivl_0", 31 0, L_0000026f6c1e4870;  1 drivers
v0000026f6c1832e0_0 .net *"_ivl_2", 7 0, L_0000026f6c1f8f80;  1 drivers
L_0000026f6c2503a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026f6c183600_0 .net *"_ivl_5", 1 0, L_0000026f6c2503a0;  1 drivers
L_0000026f6c2503e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026f6c1837e0_0 .net/2u *"_ivl_6", 31 0, L_0000026f6c2503e8;  1 drivers
v0000026f6c182b60_0 .net "clk", 0 0, v0000026f6c1e5450_0;  alias, 1 drivers
v0000026f6c1839c0_0 .var/i "i", 31 0;
v0000026f6c183a60_0 .net "rd_address", 5 0, L_0000026f6c1f8800;  1 drivers
v0000026f6c183b00_0 .net "reset", 0 0, v0000026f6c1e47d0_0;  alias, 1 drivers
v0000026f6c181f80_0 .net "wr_data", 31 0, L_0000026f6c1e4a50;  alias, 1 drivers
E_0000026f6c178d20 .event posedge, v0000026f6c183b00_0, v0000026f6c182b60_0;
L_0000026f6c1e4870 .array/port v0000026f6c181e40, L_0000026f6c1f8f80;
L_0000026f6c1f8f80 .concat [ 6 2 0 0], L_0000026f6c1f8800, L_0000026f6c2503a0;
L_0000026f6c1fa2e0 .functor MUXZ 32, L_0000026f6c2503e8, L_0000026f6c1e4870, v0000026f6c182d40_0, C4<>;
S_0000026f6c15a590 .scope module, "I_Mem" "Instruct_mem" 3 20, 11 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Address";
    .port_info 1 /OUTPUT 32 "Instruct";
L_0000026f6c185930 .functor BUFZ 32, L_0000026f6c1e4e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026f6c144130_0 .net "Address", 5 0, L_0000026f6c1e60d0;  1 drivers
v0000026f6c1444f0 .array "I_mem", 63 0, 31 0;
v0000026f6c1e2f70_0 .net "Instruct", 31 0, L_0000026f6c185930;  alias, 1 drivers
v0000026f6c1e1d50_0 .net *"_ivl_0", 31 0, L_0000026f6c1e4e10;  1 drivers
v0000026f6c1e30b0_0 .net *"_ivl_2", 7 0, L_0000026f6c1e5a90;  1 drivers
L_0000026f6c2500d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026f6c1e3650_0 .net *"_ivl_5", 1 0, L_0000026f6c2500d0;  1 drivers
L_0000026f6c1e4e10 .array/port v0000026f6c1444f0, L_0000026f6c1e5a90;
L_0000026f6c1e5a90 .concat [ 6 2 0 0], L_0000026f6c1e60d0, L_0000026f6c2500d0;
S_0000026f6c15a720 .scope module, "Immediate" "ImmGen" 3 31, 12 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0000026f6c1e1a30_0 .var "ImmExt", 31 0;
v0000026f6c1e3510_0 .net "Opcode", 6 0, L_0000026f6c1e4f50;  1 drivers
v0000026f6c1e2a70_0 .net "instruction", 31 0, L_0000026f6c185930;  alias, 1 drivers
E_0000026f6c178ba0 .event anyedge, v0000026f6c1e3510_0, v0000026f6c1e2f70_0;
S_0000026f6c159980 .scope module, "Mux2" "Mux" 3 61, 7 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "out";
L_0000026f6c250358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000026f6c184e40 .functor XNOR 1, L_0000026f6c185b60, L_0000026f6c250358, C4<0>, C4<0>;
v0000026f6c1e18f0_0 .net "A", 31 0, L_0000026f6c1e5d10;  alias, 1 drivers
v0000026f6c1e1850_0 .net "B", 31 0, L_0000026f6c1e6530;  alias, 1 drivers
v0000026f6c1e1b70_0 .net/2u *"_ivl_0", 0 0, L_0000026f6c250358;  1 drivers
v0000026f6c1e1f30_0 .net *"_ivl_2", 0 0, L_0000026f6c184e40;  1 drivers
v0000026f6c1e1cb0_0 .net "out", 31 0, L_0000026f6c1e6670;  alias, 1 drivers
v0000026f6c1e1c10_0 .net "sel", 0 0, L_0000026f6c185b60;  alias, 1 drivers
L_0000026f6c1e6670 .functor MUXZ 32, L_0000026f6c1e6530, L_0000026f6c1e5d10, L_0000026f6c184e40, C4<>;
S_0000026f6c159b10 .scope module, "Mux3" "Mux" 3 70, 7 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 32 "out";
L_0000026f6c250430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0000026f6c185770 .functor XNOR 1, v0000026f6c1828e0_0, L_0000026f6c250430, C4<0>, C4<0>;
v0000026f6c1e3290_0 .net "A", 31 0, v0000026f6c182200_0;  alias, 1 drivers
v0000026f6c1e22f0_0 .net "B", 31 0, L_0000026f6c1fa2e0;  alias, 1 drivers
v0000026f6c1e2ed0_0 .net/2u *"_ivl_0", 0 0, L_0000026f6c250430;  1 drivers
v0000026f6c1e17b0_0 .net *"_ivl_2", 0 0, L_0000026f6c185770;  1 drivers
v0000026f6c1e1fd0_0 .net "out", 31 0, L_0000026f6c1fa4c0;  alias, 1 drivers
v0000026f6c1e1990_0 .net "sel", 0 0, v0000026f6c1828e0_0;  alias, 1 drivers
L_0000026f6c1fa4c0 .functor MUXZ 32, L_0000026f6c1fa2e0, v0000026f6c182200_0, L_0000026f6c185770, C4<>;
S_0000026f6c155960 .scope module, "PC" "Program_Cntr" 3 14, 13 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
P_0000026f6c178ae0 .param/l "Width" 0 13 3, +C4<00000000000000000000000000100000>;
v0000026f6c1e2c50_0 .net "PC_in", 31 0, L_0000026f6c1e6670;  alias, 1 drivers
v0000026f6c1e2b10_0 .var "PC_out", 31 0;
v0000026f6c1e2e30_0 .net "clk", 0 0, v0000026f6c1e5450_0;  alias, 1 drivers
v0000026f6c1e3010_0 .net "reset", 0 0, v0000026f6c1e47d0_0;  alias, 1 drivers
E_0000026f6c178260 .event posedge, v0000026f6c182b60_0;
S_0000026f6c155af0 .scope module, "PC_Adder" "PCplus4" 3 17, 14 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "fromPC";
    .port_info 1 /OUTPUT 32 "NextPC";
v0000026f6c1e1e90_0 .net "NextPC", 31 0, L_0000026f6c1e5d10;  alias, 1 drivers
L_0000026f6c250088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000026f6c1e1df0_0 .net/2u *"_ivl_0", 31 0, L_0000026f6c250088;  1 drivers
v0000026f6c1e2bb0_0 .net "fromPC", 31 0, v0000026f6c1e2b10_0;  alias, 1 drivers
L_0000026f6c1e5d10 .arith/sum 32, v0000026f6c1e2b10_0, L_0000026f6c250088;
S_0000026f6c14fc60 .scope module, "R_File" "regfile" 3 23, 15 2 0, S_0000026f6c162b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "rdReg1";
    .port_info 4 /INPUT 5 "rdReg2";
    .port_info 5 /INPUT 5 "wrReg";
    .port_info 6 /INPUT 32 "wrData";
    .port_info 7 /OUTPUT 32 "rdData1";
    .port_info 8 /OUTPUT 32 "rdData2";
v0000026f6c1e2750_0 .net "RegWrite", 0 0, v0000026f6c181ee0_0;  alias, 1 drivers
v0000026f6c1e2070 .array "Register", 31 0, 31 0;
L_0000026f6c250118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026f6c1e1ad0_0 .net/2u *"_ivl_0", 4 0, L_0000026f6c250118;  1 drivers
L_0000026f6c2501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026f6c1e3150_0 .net *"_ivl_11", 1 0, L_0000026f6c2501a8;  1 drivers
L_0000026f6c2501f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026f6c1e2110_0 .net/2u *"_ivl_14", 4 0, L_0000026f6c2501f0;  1 drivers
v0000026f6c1e2390_0 .net *"_ivl_16", 0 0, L_0000026f6c1e5590;  1 drivers
L_0000026f6c250238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026f6c1e3330_0 .net/2u *"_ivl_18", 31 0, L_0000026f6c250238;  1 drivers
v0000026f6c1e2570_0 .net *"_ivl_2", 0 0, L_0000026f6c1e5c70;  1 drivers
v0000026f6c1e21b0_0 .net *"_ivl_20", 31 0, L_0000026f6c1e5db0;  1 drivers
v0000026f6c1e33d0_0 .net *"_ivl_22", 6 0, L_0000026f6c1e5ef0;  1 drivers
L_0000026f6c250280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026f6c1e3470_0 .net *"_ivl_25", 1 0, L_0000026f6c250280;  1 drivers
L_0000026f6c250160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026f6c1e2250_0 .net/2u *"_ivl_4", 31 0, L_0000026f6c250160;  1 drivers
v0000026f6c1e2430_0 .net *"_ivl_6", 31 0, L_0000026f6c1e5810;  1 drivers
v0000026f6c1e24d0_0 .net *"_ivl_8", 6 0, L_0000026f6c1e5090;  1 drivers
v0000026f6c1e2d90_0 .net "clk", 0 0, v0000026f6c1e5450_0;  alias, 1 drivers
v0000026f6c1e2610_0 .var/i "i", 31 0;
v0000026f6c1e2cf0_0 .net "rdData1", 31 0, L_0000026f6c1e54f0;  alias, 1 drivers
v0000026f6c1e26b0_0 .net "rdData2", 31 0, L_0000026f6c1e4a50;  alias, 1 drivers
v0000026f6c1e27f0_0 .net "rdReg1", 4 0, L_0000026f6c1e6170;  1 drivers
v0000026f6c1e35b0_0 .net "rdReg2", 4 0, L_0000026f6c1e4eb0;  1 drivers
v0000026f6c1e2890_0 .net "reset", 0 0, v0000026f6c1e47d0_0;  alias, 1 drivers
v0000026f6c1e2930_0 .net "wrData", 31 0, L_0000026f6c1fa4c0;  alias, 1 drivers
v0000026f6c1e29d0_0 .net "wrReg", 4 0, L_0000026f6c1e6210;  1 drivers
L_0000026f6c1e5c70 .cmp/eq 5, L_0000026f6c1e6170, L_0000026f6c250118;
L_0000026f6c1e5810 .array/port v0000026f6c1e2070, L_0000026f6c1e5090;
L_0000026f6c1e5090 .concat [ 5 2 0 0], L_0000026f6c1e6170, L_0000026f6c2501a8;
L_0000026f6c1e54f0 .functor MUXZ 32, L_0000026f6c1e5810, L_0000026f6c250160, L_0000026f6c1e5c70, C4<>;
L_0000026f6c1e5590 .cmp/eq 5, L_0000026f6c1e4eb0, L_0000026f6c2501f0;
L_0000026f6c1e5db0 .array/port v0000026f6c1e2070, L_0000026f6c1e5ef0;
L_0000026f6c1e5ef0 .concat [ 5 2 0 0], L_0000026f6c1e4eb0, L_0000026f6c250280;
L_0000026f6c1e4a50 .functor MUXZ 32, L_0000026f6c1e5db0, L_0000026f6c250238, L_0000026f6c1e5590, C4<>;
    .scope S_0000026f6c155960;
T_0 ;
    %wait E_0000026f6c178260;
    %load/vec4 v0000026f6c1e3010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026f6c1e2b10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026f6c1e2c50_0;
    %assign/vec4 v0000026f6c1e2b10_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026f6c15a590;
T_1 ;
    %vpi_call 11 10 "$readmemh", "program.hex", v0000026f6c1444f0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000026f6c14fc60;
T_2 ;
    %wait E_0000026f6c178d20;
    %load/vec4 v0000026f6c1e2890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f6c1e2610_0, 0, 32;
T_2.2 ;
    %load/vec4 v0000026f6c1e2610_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026f6c1e2610_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f6c1e2070, 0, 4;
    %load/vec4 v0000026f6c1e2610_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f6c1e2610_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000026f6c1e2750_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0000026f6c1e29d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000026f6c1e2930_0;
    %load/vec4 v0000026f6c1e29d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f6c1e2070, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000026f6c15a720;
T_3 ;
    %wait E_0000026f6c178ba0;
    %load/vec4 v0000026f6c1e3510_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f6c1e1a30_0, 0, 32;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0000026f6c1e2a70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026f6c1e2a70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026f6c1e1a30_0, 0, 32;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0000026f6c1e2a70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026f6c1e2a70_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026f6c1e1a30_0, 0, 32;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0000026f6c1e2a70_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000026f6c1e2a70_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026f6c1e2a70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000026f6c1e1a30_0, 0, 32;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0000026f6c1e2a70_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0000026f6c1e2a70_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026f6c1e2a70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026f6c1e2a70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000026f6c1e2a70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000026f6c1e1a30_0, 0, 32;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026f6c15bed0;
T_4 ;
    %wait E_0000026f6c1771a0;
    %load/vec4 v0000026f6c1834c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000026f6c1827a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026f6c182480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c181da0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c182d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c181ee0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c1828e0_0, 0, 1;
    %store/vec4 v0000026f6c1823e0_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 34, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000026f6c1827a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026f6c182480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c181da0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c182d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c181ee0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c1828e0_0, 0, 1;
    %store/vec4 v0000026f6c1823e0_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 162, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000026f6c1827a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026f6c182480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c181da0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c182d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c181ee0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c1828e0_0, 0, 1;
    %store/vec4 v0000026f6c1823e0_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 240, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000026f6c1827a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026f6c182480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c181da0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c182d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c181ee0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c1828e0_0, 0, 1;
    %store/vec4 v0000026f6c1823e0_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 136, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000026f6c1827a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026f6c182480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c181da0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c182d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c181ee0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c1828e0_0, 0, 1;
    %store/vec4 v0000026f6c1823e0_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 5, 0, 8;
    %split/vec4 2;
    %store/vec4 v0000026f6c1827a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000026f6c182480_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c181da0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c182d40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c181ee0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026f6c1828e0_0, 0, 1;
    %store/vec4 v0000026f6c1823e0_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000026f6c162d10;
T_5 ;
    %wait E_0000026f6c177ba0;
    %load/vec4 v0000026f6c183560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026f6c183420_0, 0, 4;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026f6c183420_0, 0, 4;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026f6c183420_0, 0, 4;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0000026f6c181c60_0;
    %load/vec4 v0000026f6c182020_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026f6c183420_0, 0, 4;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000026f6c183420_0, 0, 4;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000026f6c183420_0, 0, 4;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000026f6c183420_0, 0, 4;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000026f6c183420_0, 0, 4;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000026f6c15e580;
T_6 ;
    %wait E_0000026f6c177ca0;
    %load/vec4 v0000026f6c181d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f6c182200_0, 0, 32;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0000026f6c1825c0_0;
    %load/vec4 v0000026f6c183380_0;
    %and;
    %store/vec4 v0000026f6c182200_0, 0, 32;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0000026f6c1825c0_0;
    %load/vec4 v0000026f6c183380_0;
    %or;
    %store/vec4 v0000026f6c182200_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0000026f6c1825c0_0;
    %load/vec4 v0000026f6c183380_0;
    %add;
    %store/vec4 v0000026f6c182200_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0000026f6c1825c0_0;
    %load/vec4 v0000026f6c183380_0;
    %sub;
    %store/vec4 v0000026f6c182200_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026f6c15c060;
T_7 ;
    %wait E_0000026f6c178d20;
    %load/vec4 v0000026f6c183b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f6c1839c0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0000026f6c1839c0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026f6c1839c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f6c181e40, 0, 4;
    %load/vec4 v0000026f6c1839c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f6c1839c0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000026f6c182a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0000026f6c181f80_0;
    %load/vec4 v0000026f6c183a60_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026f6c181e40, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026f6c185c40;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0000026f6c1e5450_0;
    %inv;
    %store/vec4 v0000026f6c1e5450_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000026f6c185c40;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f6c1e5450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f6c1e47d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f6c1e47d0_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 25 "$display", "Register x1 = %d", &A<v0000026f6c1e2070, 1> {0 0 0};
    %vpi_call 2 26 "$display", "Register x2 = %d", &A<v0000026f6c1e2070, 2> {0 0 0};
    %vpi_call 2 27 "$display", "Register x3 = %d", &A<v0000026f6c1e2070, 3> {0 0 0};
    %vpi_call 2 28 "$display", "DataMem[0]   = %d", &A<v0000026f6c181e40, 0> {0 0 0};
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_0000026f6c185c40;
T_10 ;
    %vpi_call 2 34 "$dumpfile", "cpu_wave.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000026f6c185c40 {0 0 0};
    %vpi_call 2 37 "$display", "Time\011PC\011Instr\011ALUCtrl\011A\011B\011ALURes\011RegWrite" {0 0 0};
    %vpi_call 2 38 "$monitor", "%0t\011%h\011%h\011%b\011%d\011%d\011%d\011%b", $time, v0000026f6c1e65d0_0, v0000026f6c1e5950_0, v0000026f6c1e4910_0, v0000026f6c1e53b0_0, v0000026f6c1e5e50_0, v0000026f6c1e5630_0, v0000026f6c1e6030_0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "top_tb.v";
    "top.v";
    "ALU_Control.v";
    "Adder.v";
    "ALU.v";
    "Mux.v";
    "And_Logic.v";
    "Control_Unit.v";
    "Data_Mem.v";
    "Instruction_Memory.v";
    "Imm_Gen.v";
    "Program_Cntr.v";
    "PCplus4.v";
    "Register_File.v";
