@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running 'C:/EDA/Xilinx/Vivado_HLS/2013.3/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'Liucheng' on host 'liuchengstudent' (Windows NT_amd64 version 6.1) on Tue Mar 24 15:40:29 +0800 2015
            in directory 'D:/minibench/customization/fir-small'
@I [LIC-101] Checked in feature [VIVADO_HLS]
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [LIC-101] Checked in feature [VIVADO_HLS]
@E [LIC-104] License feature [HLS_BETA] is not available.
command 'license_checkout' returned error code
Starting C synthesis ...
C:/EDA/Xilinx/Vivado_HLS/2013.3/bin/vivado_hls.bat D:/minibench/customization/fir-small@I [LIC-101] Checked in feature [VIVADO_HLS]
out feature [VIVADO_HLS]
@I [HLS-10] Running 'C:/EDA/Xilinx/Vivado_HLS/2013.3/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'Liucheng' on host 'liuchengstudent' (Windows NT_amd64 version 6.1) on Tue Mar 24 15:47:24 +0800 2015
            in directory 'D:/minibench/customization'
@I [HLS-10] Opening project 'D:/minibench/customization/fir-small'.
@I [HLS-10] Adding design file 'fir-small/src/fir_ip.c' to the project.
@I [HLS-10] Adding test bench file 'fir-small/src/main.c' to the project.
@I [HLS-10] Adding test bench file 'fir-small/src/fir_ip.h' to the project.
@I [HLS-10] Opening solution 'D:/minibench/customization/fir-small/unroll-2x50'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Importing test bench file 'fir-small/src/fir_ip.h' ... 
@I [HLS-10] Importing test bench file 'fir-small/src/main.c' ... 
@I [HLS-10] Analyzing design file 'fir-small/src/fir_ip.c' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'RESOURCE' for core 'RAM_1P_BRAM' cannot be applied: Variable 'out' is not declared in 'fir_ip'.
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'fir_ip_label1' (fir-small/src/fir_ip.c:7) in function 'fir_ip' for pipelining.
@I [XFORM-501] Unrolling loop 'fir_ip_label1' (fir-small/src/fir_ip.c:7) in function 'fir_ip' partially with a factor of 2.
@I [XFORM-501] Unrolling loop 'fir_ip_label0' (fir-small/src/fir_ip.c:9) in function 'fir_ip' completely.
@I [XFORM-11] Balancing expressions in function 'fir_ip' (fir-small/src/fir_ip.c:3)...126 expression(s) balanced.
@I [HLS-111] Elapsed time: 14.326 seconds; current memory usage: 42.8 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'fir_ip' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'fir_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'fir_ip_label1'.
@W [SCHED-69] Unable to schedule 'load' operation ('sub_in_load_1', fir-small/src/fir_ip.c:10) on array 'sub_in' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 129, Depth: 137.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 7.786 seconds; current memory usage: 50 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'fir_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.577 seconds; current memory usage: 51.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fir_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'fir_ip/sub_in' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'fir_ip/sub_out' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'fir_ip' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'fir_ip_mul_32s_32s_32_6': 7 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'fir_ip'.
@I [HLS-111] Elapsed time: 0.722 seconds; current memory usage: 55.7 MB.
@I [RTMG-282] Generating pipelined core: 'fir_ip_mul_32s_32s_32_6_MulnS_0'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'fir_ip'.
@I [WVHDL-304] Generating RTL VHDL for 'fir_ip'.
@I [WVLOG-307] Generating RTL Verilog for 'fir_ip'.
@I [HLS-112] Total elapsed time: 24.799 seconds; peak memory usage: 55.7 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
Starting C synthesis ...
C:/EDA/Xilinx/Vivado_HLS/2013.3/bin/vivado_hls.bat D:/minibench/customization/fir-small/unroll-2x50/csynth.tcl
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running 'C:/EDA/Xilinx/Vivado_HLS/2013.3/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'Liucheng' on host 'liuchengstudent' (Windows NT_amd64 version 6.1) on Tue Mar 24 15:49:16 +0800 2015
            in directory 'D:/minibench/customization'
@I [HLS-10] Opening project 'D:/minibench/customization/fir-small'.
@I [HLS-10] Adding design file 'fir-small/src/fir_ip.c' to the project.
@I [HLS-10] Adding test bench file 'fir-small/src/fir_ip.h' to the project.
@I [HLS-10] Adding test bench file 'fir-small/src/main.c' to the project.
@I [HLS-10] Opening solution 'D:/minibench/customization/fir-small/unroll-2x50'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Importing test bench file 'fir-small/src/main.c' ... 
@I [HLS-10] Importing test bench file 'fir-small/src/fir_ip.h' ... 
@I [HLS-10] Analyzing design file 'fir-small/src/fir_ip.c' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'RESOURCE' for core 'RAM_1P_BRAM' cannot be applied: Variable 'out' is not declared in 'fir_ip'.
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'fir_ip_label1' (fir-small/src/fir_ip.c:7) in function 'fir_ip' for pipelining.
@I [XFORM-501] Unrolling loop 'fir_ip_label1' (fir-small/src/fir_ip.c:7) in function 'fir_ip' partially with a factor of 4.
@I [XFORM-501] Unrolling loop 'fir_ip_label0' (fir-small/src/fir_ip.c:9) in function 'fir_ip' completely.
@I [XFORM-11] Balancing expressions in function 'fir_ip' (fir-small/src/fir_ip.c:3)...252 expression(s) balanced.
@I [HLS-111] Elapsed time: 8.99 seconds; current memory usage: 45.5 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'fir_ip' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'fir_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'fir_ip_label1'.
@W [SCHED-69] Unable to schedule 'load' operation ('sub_in_load_1', fir-small/src/fir_ip.c:10) on array 'sub_in' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 131, Depth: 139.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 11.544 seconds; current memory usage: 56.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'fir_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.135 seconds; current memory usage: 59.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fir_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'fir_ip/sub_in' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'fir_ip/sub_out' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'fir_ip' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'fir_ip_mul_32s_32s_32_6': 82 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'fir_ip'.
@I [HLS-111] Elapsed time: 1.36 seconds; current memory usage: 66.2 MB.
@I [RTMG-282] Generating pipelined core: 'fir_ip_mul_32s_32s_32_6_MulnS_0'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'fir_ip'.
@I [WVHDL-304] Generating RTL VHDL for 'fir_ip'.
@I [WVLOG-307] Generating RTL Verilog for 'fir_ip'.
@I [HLS-112] Total elapsed time: 26.59 seconds; peak memory usage: 66.2 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
Starting C synthesis ...
C:/EDA/Xilinx/Vivado_HLS/2013.3/bin/vivado_hls.bat D:/minibench/customization/fir-small/unroll-2x50/csynth.tcl
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running 'C:/EDA/Xilinx/Vivado_HLS/2013.3/bin/unwrapped/win64.o/vivado_hls.exe'
            for user 'Liucheng' on host 'liuchengstudent' (Windows NT_amd64 version 6.1) on Tue Mar 24 15:50:02 +0800 2015
            in directory 'D:/minibench/customization'
@I [HLS-10] Opening project 'D:/minibench/customization/fir-small'.
@I [HLS-10] Adding design file 'fir-small/src/fir_ip.c' to the project.
@I [HLS-10] Adding test bench file 'fir-small/src/main.c' to the project.
@I [HLS-10] Adding test bench file 'fir-small/src/fir_ip.h' to the project.
@I [HLS-10] Opening solution 'D:/minibench/customization/fir-small/unroll-2x50'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Importing test bench file 'fir-small/src/fir_ip.h' ... 
@I [HLS-10] Importing test bench file 'fir-small/src/main.c' ... 
@I [HLS-10] Analyzing design file 'fir-small/src/fir_ip.c' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'RESOURCE' for core 'RAM_1P_BRAM' cannot be applied: Variable 'out' is not declared in 'fir_ip'.
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'fir_ip_label1' (fir-small/src/fir_ip.c:7) in function 'fir_ip' for pipelining.
@I [XFORM-501] Unrolling loop 'fir_ip_label1' (fir-small/src/fir_ip.c:7) in function 'fir_ip' partially with a factor of 2.
@I [XFORM-501] Unrolling loop 'fir_ip_label0' (fir-small/src/fir_ip.c:9) in function 'fir_ip' completely.
@I [XFORM-11] Balancing expressions in function 'fir_ip' (fir-small/src/fir_ip.c:3)...126 expression(s) balanced.
@I [HLS-111] Elapsed time: 8.324 seconds; current memory usage: 42.8 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'fir_ip' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'fir_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'fir_ip_label1'.
@W [SCHED-69] Unable to schedule 'load' operation ('sub_in_load_1', fir-small/src/fir_ip.c:10) on array 'sub_in' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 129, Depth: 137.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 7.306 seconds; current memory usage: 50.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'fir_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.501 seconds; current memory usage: 52 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'fir_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'fir_ip/sub_in' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'fir_ip/sub_out' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'fir_ip' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'fir_ip_mul_32s_32s_32_6': 7 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'fir_ip'.
@I [HLS-111] Elapsed time: 0.663 seconds; current memory usage: 55.7 MB.
@I [RTMG-282] Generating pipelined core: 'fir_ip_mul_32s_32s_32_6_MulnS_0'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'fir_ip'.
@I [WVHDL-304] Generating RTL VHDL for 'fir_ip'.
@I [WVLOG-307] Generating RTL Verilog for 'fir_ip'.
@I [HLS-112] Total elapsed time: 17.941 seconds; peak memory usage: 55.7 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
