uvmf:
  interfaces:
    "execute_out":
      clock: "clock"
      reset: "reset"
      reset_assertion_level: "True"
      hdl_typedefs:
      - name: reg_t
        type: bit [2:0]

      ports: 
      - dir: input
        name: enable_execute_out
        width: '1'
      - dir: input
        name: W_Control_out
        width: '2'
      - dir: input
        name: Mem_Control_out
        width: '1'
      - dir: input
        name: sr1
        width: '3'
      - dir: input
        name: sr2
        width: '3'
      - dir: input
        name: dr
        width: '3'
      - dir: input
        name: NZP
        width: '3'
      - dir: input
        name: aluout
        width: '16'
      - dir: input
        name: pcout
        width: '16'
      - dir: input
        name: M_Data
        width: '16'
      - dir: input
        name: IR_Exec
        width: '16'

      transaction_vars:
      - name: sr1
        type: reg_t
        iscompare: 'True'
        isrand: 'False'
      - name: sr2
        type: reg_t
        iscompare: 'True'
        isrand: 'False'
      - name: dr
        type: reg_t
        iscompare: 'True'
        isrand: 'False'
      - name: W_Control_out
        type: bit [1:0]
        iscompare: 'True'
        isrand: 'False'
      - name: Mem_Control_out
        type: bit
        iscompare: 'True'
        isrand: 'False'
      - name: NZP
        type: bit [2:0]
        iscompare: 'True'
        isrand: 'False'
      - name: aluout
        type: bit [15:0]
        iscompare: 'True'
        isrand: 'False'
      - name: M_Data
        type: bit [15:0]
        iscompare: 'True'
        isrand: 'False'
      - name: IR_Exec
        type: bit [15:0]
        iscompare: 'True'
        isrand: 'False'
      - name: pcout 
        type: bit [15:0]
        iscompare: 'True'
        isrand: 'False'
           