{
  "search_time": "2026-01-28T07:20:00+08:00",
  "repository": "llvm/circt",
  "search_queries": [
    {"query": "inout arcilator", "results": 1, "relevant": false},
    {"query": "llhd.ref StateType", "results": 0, "relevant": false},
    {"query": "arcilator inout", "results": 1, "relevant": false},
    {"query": "LowerState arcilator", "results": 0, "relevant": false},
    {"query": "state type must have a known bit width", "results": 1, "relevant": false},
    {"query": "arcilator crash", "results": 2, "relevant": false},
    {"query": "bidirectional", "results": 7, "relevant": false},
    {"query": "llhd ref", "results": 12, "relevant": false}
  ],
  "potentially_related_issues": [
    {
      "number": 8825,
      "title": "[LLHD] Switch from hw.inout to a custom signal reference type",
      "state": "OPEN",
      "similarity_score": 4.0,
      "reason": "Discusses llhd.ref type design but not arcilator crash",
      "different_because": "Feature request about LLHD type design, not a crash bug"
    },
    {
      "number": 9395,
      "title": "[circt-verilog][arcilator] Arcilator assertion failure",
      "state": "CLOSED",
      "similarity_score": 3.0,
      "reason": "Arcilator assertion failure but different cause",
      "different_because": "Crash in CombinationalOp conversion, not LowerState pass"
    },
    {
      "number": 9052,
      "title": "[circt-verilog] Import difference of results in arcilator failure",
      "state": "CLOSED",
      "similarity_score": 2.0,
      "reason": "Also about LLHD in arcilator",
      "different_because": "About output consistency, not crash on inout ports"
    }
  ],
  "recommendation": "new_issue",
  "confidence": "high",
  "reasoning": "No existing issues report arcilator crash specifically when processing inout ports with llhd.ref type in LowerState pass. The crash signature 'state type must have a known bit width; got !llhd.ref' is unique."
}
