{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_fifo.v@114:130@HdlStmProcess", "reg [1:0] rx_sync_reg_4 = 0;\n\nassign rx_error_bad_frame = rx_sync_reg_3[0] ^ rx_sync_reg_4[0];\nassign rx_error_bad_fcs = rx_sync_reg_3[1] ^ rx_sync_reg_4[1];\n\nalways @(posedge rx_clk or posedge rx_rst) begin\n    if (rx_rst) begin\n        rx_sync_reg_1 <= 0;\n    end else begin\n        rx_sync_reg_1 <= rx_sync_reg_1 ^ {rx_error_bad_frame_int, rx_error_bad_frame_int};\n    end\nend\n\nalways @(posedge logic_clk or posedge logic_rst) begin\n    if (logic_rst) begin\n        rx_sync_reg_2 <= 0;\n        rx_sync_reg_3 <= 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_1g_fifo.v@111:127", "reg [1:0] rx_sync_reg_4 = 0;\n\nassign rx_error_bad_frame = rx_sync_reg_3[0] ^ rx_sync_reg_4[0];\nassign rx_error_bad_fcs = rx_sync_reg_3[1] ^ rx_sync_reg_4[1];\n\nalways @(posedge rx_clk or posedge rx_rst) begin\n    if (rx_rst) begin\n        rx_sync_reg_1 <= 0;\n    end else begin\n        rx_sync_reg_1 <= rx_sync_reg_1 ^ {rx_error_bad_frame_int, rx_error_bad_frame_int};\n    end\nend\n\nalways @(posedge logic_clk or posedge logic_rst) begin\n    if (logic_rst) begin\n        rx_sync_reg_2 <= 0;\n        rx_sync_reg_3 <= 0;\n"]], "Diff Content": {"Delete": [[121, "        rx_sync_reg_1 <= 0;\n"]], "Add": [[121, "        rx_sync_reg_1 <= 2'd0;\n"]]}}