
uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b80  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002d08  08002d08  00003d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d40  08002d40  00004010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002d40  08002d40  00004010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002d40  08002d40  00004010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d40  08002d40  00003d40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002d44  08002d44  00003d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08002d48  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000ac  20000010  08002d58  00004010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000bc  08002d58  000040bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008902  00000000  00000000  00004040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016b2  00000000  00000000  0000c942  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000670  00000000  00000000  0000dff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004e2  00000000  00000000  0000e668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a24e  00000000  00000000  0000eb4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009bf9  00000000  00000000  00028d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000984bf  00000000  00000000  00032991  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cae50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001844  00000000  00000000  000cae94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  000cc6d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002cf0 	.word	0x08002cf0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08002cf0 	.word	0x08002cf0

080001c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b08a      	sub	sp, #40	@ 0x28
 80001cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001ce:	f107 0314 	add.w	r3, r7, #20
 80001d2:	2200      	movs	r2, #0
 80001d4:	601a      	str	r2, [r3, #0]
 80001d6:	605a      	str	r2, [r3, #4]
 80001d8:	609a      	str	r2, [r3, #8]
 80001da:	60da      	str	r2, [r3, #12]
 80001dc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80001de:	4b20      	ldr	r3, [pc, #128]	@ (8000260 <MX_GPIO_Init+0x98>)
 80001e0:	695b      	ldr	r3, [r3, #20]
 80001e2:	4a1f      	ldr	r2, [pc, #124]	@ (8000260 <MX_GPIO_Init+0x98>)
 80001e4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80001e8:	6153      	str	r3, [r2, #20]
 80001ea:	4b1d      	ldr	r3, [pc, #116]	@ (8000260 <MX_GPIO_Init+0x98>)
 80001ec:	695b      	ldr	r3, [r3, #20]
 80001ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80001f2:	613b      	str	r3, [r7, #16]
 80001f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80001f6:	4b1a      	ldr	r3, [pc, #104]	@ (8000260 <MX_GPIO_Init+0x98>)
 80001f8:	695b      	ldr	r3, [r3, #20]
 80001fa:	4a19      	ldr	r2, [pc, #100]	@ (8000260 <MX_GPIO_Init+0x98>)
 80001fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000200:	6153      	str	r3, [r2, #20]
 8000202:	4b17      	ldr	r3, [pc, #92]	@ (8000260 <MX_GPIO_Init+0x98>)
 8000204:	695b      	ldr	r3, [r3, #20]
 8000206:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800020a:	60fb      	str	r3, [r7, #12]
 800020c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800020e:	4b14      	ldr	r3, [pc, #80]	@ (8000260 <MX_GPIO_Init+0x98>)
 8000210:	695b      	ldr	r3, [r3, #20]
 8000212:	4a13      	ldr	r2, [pc, #76]	@ (8000260 <MX_GPIO_Init+0x98>)
 8000214:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000218:	6153      	str	r3, [r2, #20]
 800021a:	4b11      	ldr	r3, [pc, #68]	@ (8000260 <MX_GPIO_Init+0x98>)
 800021c:	695b      	ldr	r3, [r3, #20]
 800021e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000222:	60bb      	str	r3, [r7, #8]
 8000224:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000226:	4b0e      	ldr	r3, [pc, #56]	@ (8000260 <MX_GPIO_Init+0x98>)
 8000228:	695b      	ldr	r3, [r3, #20]
 800022a:	4a0d      	ldr	r2, [pc, #52]	@ (8000260 <MX_GPIO_Init+0x98>)
 800022c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000230:	6153      	str	r3, [r2, #20]
 8000232:	4b0b      	ldr	r3, [pc, #44]	@ (8000260 <MX_GPIO_Init+0x98>)
 8000234:	695b      	ldr	r3, [r3, #20]
 8000236:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800023a:	607b      	str	r3, [r7, #4]
 800023c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800023e:	2308      	movs	r3, #8
 8000240:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000242:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000246:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000248:	2300      	movs	r3, #0
 800024a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800024c:	f107 0314 	add.w	r3, r7, #20
 8000250:	4619      	mov	r1, r3
 8000252:	4804      	ldr	r0, [pc, #16]	@ (8000264 <MX_GPIO_Init+0x9c>)
 8000254:	f000 fb0c 	bl	8000870 <HAL_GPIO_Init>

}
 8000258:	bf00      	nop
 800025a:	3728      	adds	r7, #40	@ 0x28
 800025c:	46bd      	mov	sp, r7
 800025e:	bd80      	pop	{r7, pc}
 8000260:	40021000 	.word	0x40021000
 8000264:	48000400 	.word	0x48000400

08000268 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800026e:	f000 f98f 	bl	8000590 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000272:	f000 f829 	bl	80002c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000276:	f7ff ffa7 	bl	80001c8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800027a:	f000 f8eb 	bl	8000454 <MX_USART1_UART_Init>

	HAL_UART_Transmit(&huart1, &tx_Data[1] ,1, HAL_MAX_DELAY);
	HAL_UART_Receive(&huart1, &rx_Data[1], 1, HAL_MAX_DELAY);
	HAL_Delay(1000);*/

	for(uint8_t i=0;i<2;i++)
 800027e:	2300      	movs	r3, #0
 8000280:	71fb      	strb	r3, [r7, #7]
 8000282:	e017      	b.n	80002b4 <main+0x4c>
	{
		HAL_UART_Transmit(&huart1, &tx_Data[i] ,1, HAL_MAX_DELAY);
 8000284:	79fb      	ldrb	r3, [r7, #7]
 8000286:	4a0d      	ldr	r2, [pc, #52]	@ (80002bc <main+0x54>)
 8000288:	1899      	adds	r1, r3, r2
 800028a:	f04f 33ff 	mov.w	r3, #4294967295
 800028e:	2201      	movs	r2, #1
 8000290:	480b      	ldr	r0, [pc, #44]	@ (80002c0 <main+0x58>)
 8000292:	f002 f85d 	bl	8002350 <HAL_UART_Transmit>
		HAL_UART_Receive(&huart1, &rx_Data[i], 1, HAL_MAX_DELAY);
 8000296:	79fb      	ldrb	r3, [r7, #7]
 8000298:	4a0a      	ldr	r2, [pc, #40]	@ (80002c4 <main+0x5c>)
 800029a:	1899      	adds	r1, r3, r2
 800029c:	f04f 33ff 	mov.w	r3, #4294967295
 80002a0:	2201      	movs	r2, #1
 80002a2:	4807      	ldr	r0, [pc, #28]	@ (80002c0 <main+0x58>)
 80002a4:	f002 f8dd 	bl	8002462 <HAL_UART_Receive>
		HAL_Delay(20);
 80002a8:	2014      	movs	r0, #20
 80002aa:	f000 f9d7 	bl	800065c <HAL_Delay>
	for(uint8_t i=0;i<2;i++)
 80002ae:	79fb      	ldrb	r3, [r7, #7]
 80002b0:	3301      	adds	r3, #1
 80002b2:	71fb      	strb	r3, [r7, #7]
 80002b4:	79fb      	ldrb	r3, [r7, #7]
 80002b6:	2b01      	cmp	r3, #1
 80002b8:	d9e4      	bls.n	8000284 <main+0x1c>
 80002ba:	e7e0      	b.n	800027e <main+0x16>
 80002bc:	20000000 	.word	0x20000000
 80002c0:	20000030 	.word	0x20000030
 80002c4:	2000002c 	.word	0x2000002c

080002c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002c8:	b580      	push	{r7, lr}
 80002ca:	b09c      	sub	sp, #112	@ 0x70
 80002cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ce:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80002d2:	2228      	movs	r2, #40	@ 0x28
 80002d4:	2100      	movs	r1, #0
 80002d6:	4618      	mov	r0, r3
 80002d8:	f002 fcdd 	bl	8002c96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002dc:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80002e0:	2200      	movs	r2, #0
 80002e2:	601a      	str	r2, [r3, #0]
 80002e4:	605a      	str	r2, [r3, #4]
 80002e6:	609a      	str	r2, [r3, #8]
 80002e8:	60da      	str	r2, [r3, #12]
 80002ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002ec:	463b      	mov	r3, r7
 80002ee:	2234      	movs	r2, #52	@ 0x34
 80002f0:	2100      	movs	r1, #0
 80002f2:	4618      	mov	r0, r3
 80002f4:	f002 fccf 	bl	8002c96 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002f8:	2301      	movs	r3, #1
 80002fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000300:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000302:	2300      	movs	r3, #0
 8000304:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000306:	2301      	movs	r3, #1
 8000308:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800030a:	2302      	movs	r3, #2
 800030c:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800030e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000312:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000314:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000318:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800031a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800031e:	4618      	mov	r0, r3
 8000320:	f000 fc18 	bl	8000b54 <HAL_RCC_OscConfig>
 8000324:	4603      	mov	r3, r0
 8000326:	2b00      	cmp	r3, #0
 8000328:	d001      	beq.n	800032e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800032a:	f000 f826 	bl	800037a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800032e:	230f      	movs	r3, #15
 8000330:	637b      	str	r3, [r7, #52]	@ 0x34
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000332:	2302      	movs	r3, #2
 8000334:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8000336:	2380      	movs	r3, #128	@ 0x80
 8000338:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800033a:	2300      	movs	r3, #0
 800033c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800033e:	2300      	movs	r3, #0
 8000340:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000342:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000346:	2101      	movs	r1, #1
 8000348:	4618      	mov	r0, r3
 800034a:	f001 fc11 	bl	8001b70 <HAL_RCC_ClockConfig>
 800034e:	4603      	mov	r3, r0
 8000350:	2b00      	cmp	r3, #0
 8000352:	d001      	beq.n	8000358 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000354:	f000 f811 	bl	800037a <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000358:	2301      	movs	r3, #1
 800035a:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800035c:	2300      	movs	r3, #0
 800035e:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000360:	463b      	mov	r3, r7
 8000362:	4618      	mov	r0, r3
 8000364:	f001 fe16 	bl	8001f94 <HAL_RCCEx_PeriphCLKConfig>
 8000368:	4603      	mov	r3, r0
 800036a:	2b00      	cmp	r3, #0
 800036c:	d001      	beq.n	8000372 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800036e:	f000 f804 	bl	800037a <Error_Handler>
  }
}
 8000372:	bf00      	nop
 8000374:	3770      	adds	r7, #112	@ 0x70
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}

0800037a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800037a:	b480      	push	{r7}
 800037c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800037e:	b672      	cpsid	i
}
 8000380:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000382:	bf00      	nop
 8000384:	e7fd      	b.n	8000382 <Error_Handler+0x8>
	...

08000388 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	b082      	sub	sp, #8
 800038c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800038e:	4b0f      	ldr	r3, [pc, #60]	@ (80003cc <HAL_MspInit+0x44>)
 8000390:	699b      	ldr	r3, [r3, #24]
 8000392:	4a0e      	ldr	r2, [pc, #56]	@ (80003cc <HAL_MspInit+0x44>)
 8000394:	f043 0301 	orr.w	r3, r3, #1
 8000398:	6193      	str	r3, [r2, #24]
 800039a:	4b0c      	ldr	r3, [pc, #48]	@ (80003cc <HAL_MspInit+0x44>)
 800039c:	699b      	ldr	r3, [r3, #24]
 800039e:	f003 0301 	and.w	r3, r3, #1
 80003a2:	607b      	str	r3, [r7, #4]
 80003a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003a6:	4b09      	ldr	r3, [pc, #36]	@ (80003cc <HAL_MspInit+0x44>)
 80003a8:	69db      	ldr	r3, [r3, #28]
 80003aa:	4a08      	ldr	r2, [pc, #32]	@ (80003cc <HAL_MspInit+0x44>)
 80003ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80003b0:	61d3      	str	r3, [r2, #28]
 80003b2:	4b06      	ldr	r3, [pc, #24]	@ (80003cc <HAL_MspInit+0x44>)
 80003b4:	69db      	ldr	r3, [r3, #28]
 80003b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80003ba:	603b      	str	r3, [r7, #0]
 80003bc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80003be:	2007      	movs	r0, #7
 80003c0:	f000 fa22 	bl	8000808 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003c4:	bf00      	nop
 80003c6:	3708      	adds	r7, #8
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bd80      	pop	{r7, pc}
 80003cc:	40021000 	.word	0x40021000

080003d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003d0:	b480      	push	{r7}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003d4:	bf00      	nop
 80003d6:	e7fd      	b.n	80003d4 <NMI_Handler+0x4>

080003d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003dc:	bf00      	nop
 80003de:	e7fd      	b.n	80003dc <HardFault_Handler+0x4>

080003e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003e4:	bf00      	nop
 80003e6:	e7fd      	b.n	80003e4 <MemManage_Handler+0x4>

080003e8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003e8:	b480      	push	{r7}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003ec:	bf00      	nop
 80003ee:	e7fd      	b.n	80003ec <BusFault_Handler+0x4>

080003f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003f4:	bf00      	nop
 80003f6:	e7fd      	b.n	80003f4 <UsageFault_Handler+0x4>

080003f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003fc:	bf00      	nop
 80003fe:	46bd      	mov	sp, r7
 8000400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000404:	4770      	bx	lr

08000406 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000406:	b480      	push	{r7}
 8000408:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800040a:	bf00      	nop
 800040c:	46bd      	mov	sp, r7
 800040e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000412:	4770      	bx	lr

08000414 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000414:	b480      	push	{r7}
 8000416:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000418:	bf00      	nop
 800041a:	46bd      	mov	sp, r7
 800041c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000420:	4770      	bx	lr

08000422 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000422:	b580      	push	{r7, lr}
 8000424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000426:	f000 f8f9 	bl	800061c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}
	...

08000430 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000430:	b480      	push	{r7}
 8000432:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000434:	4b06      	ldr	r3, [pc, #24]	@ (8000450 <SystemInit+0x20>)
 8000436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800043a:	4a05      	ldr	r2, [pc, #20]	@ (8000450 <SystemInit+0x20>)
 800043c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000440:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000444:	bf00      	nop
 8000446:	46bd      	mov	sp, r7
 8000448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800044c:	4770      	bx	lr
 800044e:	bf00      	nop
 8000450:	e000ed00 	.word	0xe000ed00

08000454 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000458:	4b14      	ldr	r3, [pc, #80]	@ (80004ac <MX_USART1_UART_Init+0x58>)
 800045a:	4a15      	ldr	r2, [pc, #84]	@ (80004b0 <MX_USART1_UART_Init+0x5c>)
 800045c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800045e:	4b13      	ldr	r3, [pc, #76]	@ (80004ac <MX_USART1_UART_Init+0x58>)
 8000460:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8000464:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000466:	4b11      	ldr	r3, [pc, #68]	@ (80004ac <MX_USART1_UART_Init+0x58>)
 8000468:	2200      	movs	r2, #0
 800046a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800046c:	4b0f      	ldr	r3, [pc, #60]	@ (80004ac <MX_USART1_UART_Init+0x58>)
 800046e:	2200      	movs	r2, #0
 8000470:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000472:	4b0e      	ldr	r3, [pc, #56]	@ (80004ac <MX_USART1_UART_Init+0x58>)
 8000474:	2200      	movs	r2, #0
 8000476:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000478:	4b0c      	ldr	r3, [pc, #48]	@ (80004ac <MX_USART1_UART_Init+0x58>)
 800047a:	220c      	movs	r2, #12
 800047c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800047e:	4b0b      	ldr	r3, [pc, #44]	@ (80004ac <MX_USART1_UART_Init+0x58>)
 8000480:	2200      	movs	r2, #0
 8000482:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000484:	4b09      	ldr	r3, [pc, #36]	@ (80004ac <MX_USART1_UART_Init+0x58>)
 8000486:	2200      	movs	r2, #0
 8000488:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800048a:	4b08      	ldr	r3, [pc, #32]	@ (80004ac <MX_USART1_UART_Init+0x58>)
 800048c:	2200      	movs	r2, #0
 800048e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000490:	4b06      	ldr	r3, [pc, #24]	@ (80004ac <MX_USART1_UART_Init+0x58>)
 8000492:	2200      	movs	r2, #0
 8000494:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000496:	4805      	ldr	r0, [pc, #20]	@ (80004ac <MX_USART1_UART_Init+0x58>)
 8000498:	f001 ff0c 	bl	80022b4 <HAL_UART_Init>
 800049c:	4603      	mov	r3, r0
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d001      	beq.n	80004a6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80004a2:	f7ff ff6a 	bl	800037a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80004a6:	bf00      	nop
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	20000030 	.word	0x20000030
 80004b0:	40013800 	.word	0x40013800

080004b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b08a      	sub	sp, #40	@ 0x28
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004bc:	f107 0314 	add.w	r3, r7, #20
 80004c0:	2200      	movs	r2, #0
 80004c2:	601a      	str	r2, [r3, #0]
 80004c4:	605a      	str	r2, [r3, #4]
 80004c6:	609a      	str	r2, [r3, #8]
 80004c8:	60da      	str	r2, [r3, #12]
 80004ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	681b      	ldr	r3, [r3, #0]
 80004d0:	4a17      	ldr	r2, [pc, #92]	@ (8000530 <HAL_UART_MspInit+0x7c>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d127      	bne.n	8000526 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80004d6:	4b17      	ldr	r3, [pc, #92]	@ (8000534 <HAL_UART_MspInit+0x80>)
 80004d8:	699b      	ldr	r3, [r3, #24]
 80004da:	4a16      	ldr	r2, [pc, #88]	@ (8000534 <HAL_UART_MspInit+0x80>)
 80004dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80004e0:	6193      	str	r3, [r2, #24]
 80004e2:	4b14      	ldr	r3, [pc, #80]	@ (8000534 <HAL_UART_MspInit+0x80>)
 80004e4:	699b      	ldr	r3, [r3, #24]
 80004e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80004ea:	613b      	str	r3, [r7, #16]
 80004ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80004ee:	4b11      	ldr	r3, [pc, #68]	@ (8000534 <HAL_UART_MspInit+0x80>)
 80004f0:	695b      	ldr	r3, [r3, #20]
 80004f2:	4a10      	ldr	r2, [pc, #64]	@ (8000534 <HAL_UART_MspInit+0x80>)
 80004f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80004f8:	6153      	str	r3, [r2, #20]
 80004fa:	4b0e      	ldr	r3, [pc, #56]	@ (8000534 <HAL_UART_MspInit+0x80>)
 80004fc:	695b      	ldr	r3, [r3, #20]
 80004fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000502:	60fb      	str	r3, [r7, #12]
 8000504:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000506:	2330      	movs	r3, #48	@ 0x30
 8000508:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800050a:	2302      	movs	r3, #2
 800050c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800050e:	2300      	movs	r3, #0
 8000510:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000512:	2303      	movs	r3, #3
 8000514:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000516:	2307      	movs	r3, #7
 8000518:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800051a:	f107 0314 	add.w	r3, r7, #20
 800051e:	4619      	mov	r1, r3
 8000520:	4805      	ldr	r0, [pc, #20]	@ (8000538 <HAL_UART_MspInit+0x84>)
 8000522:	f000 f9a5 	bl	8000870 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000526:	bf00      	nop
 8000528:	3728      	adds	r7, #40	@ 0x28
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	40013800 	.word	0x40013800
 8000534:	40021000 	.word	0x40021000
 8000538:	48000800 	.word	0x48000800

0800053c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800053c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000574 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000540:	f7ff ff76 	bl	8000430 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000544:	480c      	ldr	r0, [pc, #48]	@ (8000578 <LoopForever+0x6>)
  ldr r1, =_edata
 8000546:	490d      	ldr	r1, [pc, #52]	@ (800057c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000548:	4a0d      	ldr	r2, [pc, #52]	@ (8000580 <LoopForever+0xe>)
  movs r3, #0
 800054a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800054c:	e002      	b.n	8000554 <LoopCopyDataInit>

0800054e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800054e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000550:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000552:	3304      	adds	r3, #4

08000554 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000554:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000556:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000558:	d3f9      	bcc.n	800054e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800055a:	4a0a      	ldr	r2, [pc, #40]	@ (8000584 <LoopForever+0x12>)
  ldr r4, =_ebss
 800055c:	4c0a      	ldr	r4, [pc, #40]	@ (8000588 <LoopForever+0x16>)
  movs r3, #0
 800055e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000560:	e001      	b.n	8000566 <LoopFillZerobss>

08000562 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000562:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000564:	3204      	adds	r2, #4

08000566 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000566:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000568:	d3fb      	bcc.n	8000562 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800056a:	f002 fb9d 	bl	8002ca8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800056e:	f7ff fe7b 	bl	8000268 <main>

08000572 <LoopForever>:

LoopForever:
    b LoopForever
 8000572:	e7fe      	b.n	8000572 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000574:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000578:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800057c:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000580:	08002d48 	.word	0x08002d48
  ldr r2, =_sbss
 8000584:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000588:	200000bc 	.word	0x200000bc

0800058c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800058c:	e7fe      	b.n	800058c <ADC1_IRQHandler>
	...

08000590 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000594:	4b08      	ldr	r3, [pc, #32]	@ (80005b8 <HAL_Init+0x28>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a07      	ldr	r2, [pc, #28]	@ (80005b8 <HAL_Init+0x28>)
 800059a:	f043 0310 	orr.w	r3, r3, #16
 800059e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005a0:	2003      	movs	r0, #3
 80005a2:	f000 f931 	bl	8000808 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005a6:	2000      	movs	r0, #0
 80005a8:	f000 f808 	bl	80005bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005ac:	f7ff feec 	bl	8000388 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005b0:	2300      	movs	r3, #0
}
 80005b2:	4618      	mov	r0, r3
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	40022000 	.word	0x40022000

080005bc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80005c4:	4b12      	ldr	r3, [pc, #72]	@ (8000610 <HAL_InitTick+0x54>)
 80005c6:	681a      	ldr	r2, [r3, #0]
 80005c8:	4b12      	ldr	r3, [pc, #72]	@ (8000614 <HAL_InitTick+0x58>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	4619      	mov	r1, r3
 80005ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80005d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80005d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80005da:	4618      	mov	r0, r3
 80005dc:	f000 f93b 	bl	8000856 <HAL_SYSTICK_Config>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80005e6:	2301      	movs	r3, #1
 80005e8:	e00e      	b.n	8000608 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2b0f      	cmp	r3, #15
 80005ee:	d80a      	bhi.n	8000606 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005f0:	2200      	movs	r2, #0
 80005f2:	6879      	ldr	r1, [r7, #4]
 80005f4:	f04f 30ff 	mov.w	r0, #4294967295
 80005f8:	f000 f911 	bl	800081e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005fc:	4a06      	ldr	r2, [pc, #24]	@ (8000618 <HAL_InitTick+0x5c>)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000602:	2300      	movs	r3, #0
 8000604:	e000      	b.n	8000608 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000606:	2301      	movs	r3, #1
}
 8000608:	4618      	mov	r0, r3
 800060a:	3708      	adds	r7, #8
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	20000004 	.word	0x20000004
 8000614:	2000000c 	.word	0x2000000c
 8000618:	20000008 	.word	0x20000008

0800061c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800061c:	b480      	push	{r7}
 800061e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000620:	4b06      	ldr	r3, [pc, #24]	@ (800063c <HAL_IncTick+0x20>)
 8000622:	781b      	ldrb	r3, [r3, #0]
 8000624:	461a      	mov	r2, r3
 8000626:	4b06      	ldr	r3, [pc, #24]	@ (8000640 <HAL_IncTick+0x24>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4413      	add	r3, r2
 800062c:	4a04      	ldr	r2, [pc, #16]	@ (8000640 <HAL_IncTick+0x24>)
 800062e:	6013      	str	r3, [r2, #0]
}
 8000630:	bf00      	nop
 8000632:	46bd      	mov	sp, r7
 8000634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000638:	4770      	bx	lr
 800063a:	bf00      	nop
 800063c:	2000000c 	.word	0x2000000c
 8000640:	200000b8 	.word	0x200000b8

08000644 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000644:	b480      	push	{r7}
 8000646:	af00      	add	r7, sp, #0
  return uwTick;  
 8000648:	4b03      	ldr	r3, [pc, #12]	@ (8000658 <HAL_GetTick+0x14>)
 800064a:	681b      	ldr	r3, [r3, #0]
}
 800064c:	4618      	mov	r0, r3
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop
 8000658:	200000b8 	.word	0x200000b8

0800065c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000664:	f7ff ffee 	bl	8000644 <HAL_GetTick>
 8000668:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800066e:	68fb      	ldr	r3, [r7, #12]
 8000670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000674:	d005      	beq.n	8000682 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000676:	4b0a      	ldr	r3, [pc, #40]	@ (80006a0 <HAL_Delay+0x44>)
 8000678:	781b      	ldrb	r3, [r3, #0]
 800067a:	461a      	mov	r2, r3
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	4413      	add	r3, r2
 8000680:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000682:	bf00      	nop
 8000684:	f7ff ffde 	bl	8000644 <HAL_GetTick>
 8000688:	4602      	mov	r2, r0
 800068a:	68bb      	ldr	r3, [r7, #8]
 800068c:	1ad3      	subs	r3, r2, r3
 800068e:	68fa      	ldr	r2, [r7, #12]
 8000690:	429a      	cmp	r2, r3
 8000692:	d8f7      	bhi.n	8000684 <HAL_Delay+0x28>
  {
  }
}
 8000694:	bf00      	nop
 8000696:	bf00      	nop
 8000698:	3710      	adds	r7, #16
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	2000000c 	.word	0x2000000c

080006a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a4:	b480      	push	{r7}
 80006a6:	b085      	sub	sp, #20
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	f003 0307 	and.w	r3, r3, #7
 80006b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006b4:	4b0c      	ldr	r3, [pc, #48]	@ (80006e8 <__NVIC_SetPriorityGrouping+0x44>)
 80006b6:	68db      	ldr	r3, [r3, #12]
 80006b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ba:	68ba      	ldr	r2, [r7, #8]
 80006bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80006c0:	4013      	ands	r3, r2
 80006c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006c8:	68bb      	ldr	r3, [r7, #8]
 80006ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80006d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006d6:	4a04      	ldr	r2, [pc, #16]	@ (80006e8 <__NVIC_SetPriorityGrouping+0x44>)
 80006d8:	68bb      	ldr	r3, [r7, #8]
 80006da:	60d3      	str	r3, [r2, #12]
}
 80006dc:	bf00      	nop
 80006de:	3714      	adds	r7, #20
 80006e0:	46bd      	mov	sp, r7
 80006e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e6:	4770      	bx	lr
 80006e8:	e000ed00 	.word	0xe000ed00

080006ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006f0:	4b04      	ldr	r3, [pc, #16]	@ (8000704 <__NVIC_GetPriorityGrouping+0x18>)
 80006f2:	68db      	ldr	r3, [r3, #12]
 80006f4:	0a1b      	lsrs	r3, r3, #8
 80006f6:	f003 0307 	and.w	r3, r3, #7
}
 80006fa:	4618      	mov	r0, r3
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	e000ed00 	.word	0xe000ed00

08000708 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000708:	b480      	push	{r7}
 800070a:	b083      	sub	sp, #12
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	6039      	str	r1, [r7, #0]
 8000712:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000714:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000718:	2b00      	cmp	r3, #0
 800071a:	db0a      	blt.n	8000732 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800071c:	683b      	ldr	r3, [r7, #0]
 800071e:	b2da      	uxtb	r2, r3
 8000720:	490c      	ldr	r1, [pc, #48]	@ (8000754 <__NVIC_SetPriority+0x4c>)
 8000722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000726:	0112      	lsls	r2, r2, #4
 8000728:	b2d2      	uxtb	r2, r2
 800072a:	440b      	add	r3, r1
 800072c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000730:	e00a      	b.n	8000748 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000732:	683b      	ldr	r3, [r7, #0]
 8000734:	b2da      	uxtb	r2, r3
 8000736:	4908      	ldr	r1, [pc, #32]	@ (8000758 <__NVIC_SetPriority+0x50>)
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	f003 030f 	and.w	r3, r3, #15
 800073e:	3b04      	subs	r3, #4
 8000740:	0112      	lsls	r2, r2, #4
 8000742:	b2d2      	uxtb	r2, r2
 8000744:	440b      	add	r3, r1
 8000746:	761a      	strb	r2, [r3, #24]
}
 8000748:	bf00      	nop
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	e000e100 	.word	0xe000e100
 8000758:	e000ed00 	.word	0xe000ed00

0800075c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800075c:	b480      	push	{r7}
 800075e:	b089      	sub	sp, #36	@ 0x24
 8000760:	af00      	add	r7, sp, #0
 8000762:	60f8      	str	r0, [r7, #12]
 8000764:	60b9      	str	r1, [r7, #8]
 8000766:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	f003 0307 	and.w	r3, r3, #7
 800076e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000770:	69fb      	ldr	r3, [r7, #28]
 8000772:	f1c3 0307 	rsb	r3, r3, #7
 8000776:	2b04      	cmp	r3, #4
 8000778:	bf28      	it	cs
 800077a:	2304      	movcs	r3, #4
 800077c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800077e:	69fb      	ldr	r3, [r7, #28]
 8000780:	3304      	adds	r3, #4
 8000782:	2b06      	cmp	r3, #6
 8000784:	d902      	bls.n	800078c <NVIC_EncodePriority+0x30>
 8000786:	69fb      	ldr	r3, [r7, #28]
 8000788:	3b03      	subs	r3, #3
 800078a:	e000      	b.n	800078e <NVIC_EncodePriority+0x32>
 800078c:	2300      	movs	r3, #0
 800078e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000790:	f04f 32ff 	mov.w	r2, #4294967295
 8000794:	69bb      	ldr	r3, [r7, #24]
 8000796:	fa02 f303 	lsl.w	r3, r2, r3
 800079a:	43da      	mvns	r2, r3
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	401a      	ands	r2, r3
 80007a0:	697b      	ldr	r3, [r7, #20]
 80007a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007a4:	f04f 31ff 	mov.w	r1, #4294967295
 80007a8:	697b      	ldr	r3, [r7, #20]
 80007aa:	fa01 f303 	lsl.w	r3, r1, r3
 80007ae:	43d9      	mvns	r1, r3
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007b4:	4313      	orrs	r3, r2
         );
}
 80007b6:	4618      	mov	r0, r3
 80007b8:	3724      	adds	r7, #36	@ 0x24
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
	...

080007c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b082      	sub	sp, #8
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	3b01      	subs	r3, #1
 80007d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80007d4:	d301      	bcc.n	80007da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007d6:	2301      	movs	r3, #1
 80007d8:	e00f      	b.n	80007fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007da:	4a0a      	ldr	r2, [pc, #40]	@ (8000804 <SysTick_Config+0x40>)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	3b01      	subs	r3, #1
 80007e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007e2:	210f      	movs	r1, #15
 80007e4:	f04f 30ff 	mov.w	r0, #4294967295
 80007e8:	f7ff ff8e 	bl	8000708 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007ec:	4b05      	ldr	r3, [pc, #20]	@ (8000804 <SysTick_Config+0x40>)
 80007ee:	2200      	movs	r2, #0
 80007f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007f2:	4b04      	ldr	r3, [pc, #16]	@ (8000804 <SysTick_Config+0x40>)
 80007f4:	2207      	movs	r2, #7
 80007f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007f8:	2300      	movs	r3, #0
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	e000e010 	.word	0xe000e010

08000808 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f7ff ff47 	bl	80006a4 <__NVIC_SetPriorityGrouping>
}
 8000816:	bf00      	nop
 8000818:	3708      	adds	r7, #8
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}

0800081e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800081e:	b580      	push	{r7, lr}
 8000820:	b086      	sub	sp, #24
 8000822:	af00      	add	r7, sp, #0
 8000824:	4603      	mov	r3, r0
 8000826:	60b9      	str	r1, [r7, #8]
 8000828:	607a      	str	r2, [r7, #4]
 800082a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800082c:	2300      	movs	r3, #0
 800082e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000830:	f7ff ff5c 	bl	80006ec <__NVIC_GetPriorityGrouping>
 8000834:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000836:	687a      	ldr	r2, [r7, #4]
 8000838:	68b9      	ldr	r1, [r7, #8]
 800083a:	6978      	ldr	r0, [r7, #20]
 800083c:	f7ff ff8e 	bl	800075c <NVIC_EncodePriority>
 8000840:	4602      	mov	r2, r0
 8000842:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000846:	4611      	mov	r1, r2
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff ff5d 	bl	8000708 <__NVIC_SetPriority>
}
 800084e:	bf00      	nop
 8000850:	3718      	adds	r7, #24
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}

08000856 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000856:	b580      	push	{r7, lr}
 8000858:	b082      	sub	sp, #8
 800085a:	af00      	add	r7, sp, #0
 800085c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800085e:	6878      	ldr	r0, [r7, #4]
 8000860:	f7ff ffb0 	bl	80007c4 <SysTick_Config>
 8000864:	4603      	mov	r3, r0
}
 8000866:	4618      	mov	r0, r3
 8000868:	3708      	adds	r7, #8
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000870:	b480      	push	{r7}
 8000872:	b087      	sub	sp, #28
 8000874:	af00      	add	r7, sp, #0
 8000876:	6078      	str	r0, [r7, #4]
 8000878:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800087a:	2300      	movs	r3, #0
 800087c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800087e:	e14e      	b.n	8000b1e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	681a      	ldr	r2, [r3, #0]
 8000884:	2101      	movs	r1, #1
 8000886:	697b      	ldr	r3, [r7, #20]
 8000888:	fa01 f303 	lsl.w	r3, r1, r3
 800088c:	4013      	ands	r3, r2
 800088e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	2b00      	cmp	r3, #0
 8000894:	f000 8140 	beq.w	8000b18 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000898:	683b      	ldr	r3, [r7, #0]
 800089a:	685b      	ldr	r3, [r3, #4]
 800089c:	f003 0303 	and.w	r3, r3, #3
 80008a0:	2b01      	cmp	r3, #1
 80008a2:	d005      	beq.n	80008b0 <HAL_GPIO_Init+0x40>
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	685b      	ldr	r3, [r3, #4]
 80008a8:	f003 0303 	and.w	r3, r3, #3
 80008ac:	2b02      	cmp	r3, #2
 80008ae:	d130      	bne.n	8000912 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	689b      	ldr	r3, [r3, #8]
 80008b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	005b      	lsls	r3, r3, #1
 80008ba:	2203      	movs	r2, #3
 80008bc:	fa02 f303 	lsl.w	r3, r2, r3
 80008c0:	43db      	mvns	r3, r3
 80008c2:	693a      	ldr	r2, [r7, #16]
 80008c4:	4013      	ands	r3, r2
 80008c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	68da      	ldr	r2, [r3, #12]
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	005b      	lsls	r3, r3, #1
 80008d0:	fa02 f303 	lsl.w	r3, r2, r3
 80008d4:	693a      	ldr	r2, [r7, #16]
 80008d6:	4313      	orrs	r3, r2
 80008d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	693a      	ldr	r2, [r7, #16]
 80008de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	685b      	ldr	r3, [r3, #4]
 80008e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008e6:	2201      	movs	r2, #1
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	fa02 f303 	lsl.w	r3, r2, r3
 80008ee:	43db      	mvns	r3, r3
 80008f0:	693a      	ldr	r2, [r7, #16]
 80008f2:	4013      	ands	r3, r2
 80008f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	091b      	lsrs	r3, r3, #4
 80008fc:	f003 0201 	and.w	r2, r3, #1
 8000900:	697b      	ldr	r3, [r7, #20]
 8000902:	fa02 f303 	lsl.w	r3, r2, r3
 8000906:	693a      	ldr	r2, [r7, #16]
 8000908:	4313      	orrs	r3, r2
 800090a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000912:	683b      	ldr	r3, [r7, #0]
 8000914:	685b      	ldr	r3, [r3, #4]
 8000916:	f003 0303 	and.w	r3, r3, #3
 800091a:	2b03      	cmp	r3, #3
 800091c:	d017      	beq.n	800094e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	68db      	ldr	r3, [r3, #12]
 8000922:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000924:	697b      	ldr	r3, [r7, #20]
 8000926:	005b      	lsls	r3, r3, #1
 8000928:	2203      	movs	r2, #3
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	43db      	mvns	r3, r3
 8000930:	693a      	ldr	r2, [r7, #16]
 8000932:	4013      	ands	r3, r2
 8000934:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	689a      	ldr	r2, [r3, #8]
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	fa02 f303 	lsl.w	r3, r2, r3
 8000942:	693a      	ldr	r2, [r7, #16]
 8000944:	4313      	orrs	r3, r2
 8000946:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	685b      	ldr	r3, [r3, #4]
 8000952:	f003 0303 	and.w	r3, r3, #3
 8000956:	2b02      	cmp	r3, #2
 8000958:	d123      	bne.n	80009a2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	08da      	lsrs	r2, r3, #3
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	3208      	adds	r2, #8
 8000962:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000966:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000968:	697b      	ldr	r3, [r7, #20]
 800096a:	f003 0307 	and.w	r3, r3, #7
 800096e:	009b      	lsls	r3, r3, #2
 8000970:	220f      	movs	r2, #15
 8000972:	fa02 f303 	lsl.w	r3, r2, r3
 8000976:	43db      	mvns	r3, r3
 8000978:	693a      	ldr	r2, [r7, #16]
 800097a:	4013      	ands	r3, r2
 800097c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	691a      	ldr	r2, [r3, #16]
 8000982:	697b      	ldr	r3, [r7, #20]
 8000984:	f003 0307 	and.w	r3, r3, #7
 8000988:	009b      	lsls	r3, r3, #2
 800098a:	fa02 f303 	lsl.w	r3, r2, r3
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	4313      	orrs	r3, r2
 8000992:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	08da      	lsrs	r2, r3, #3
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	3208      	adds	r2, #8
 800099c:	6939      	ldr	r1, [r7, #16]
 800099e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009a8:	697b      	ldr	r3, [r7, #20]
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	2203      	movs	r2, #3
 80009ae:	fa02 f303 	lsl.w	r3, r2, r3
 80009b2:	43db      	mvns	r3, r3
 80009b4:	693a      	ldr	r2, [r7, #16]
 80009b6:	4013      	ands	r3, r2
 80009b8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	685b      	ldr	r3, [r3, #4]
 80009be:	f003 0203 	and.w	r2, r3, #3
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	005b      	lsls	r3, r3, #1
 80009c6:	fa02 f303 	lsl.w	r3, r2, r3
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	4313      	orrs	r3, r2
 80009ce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80009de:	2b00      	cmp	r3, #0
 80009e0:	f000 809a 	beq.w	8000b18 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009e4:	4b55      	ldr	r3, [pc, #340]	@ (8000b3c <HAL_GPIO_Init+0x2cc>)
 80009e6:	699b      	ldr	r3, [r3, #24]
 80009e8:	4a54      	ldr	r2, [pc, #336]	@ (8000b3c <HAL_GPIO_Init+0x2cc>)
 80009ea:	f043 0301 	orr.w	r3, r3, #1
 80009ee:	6193      	str	r3, [r2, #24]
 80009f0:	4b52      	ldr	r3, [pc, #328]	@ (8000b3c <HAL_GPIO_Init+0x2cc>)
 80009f2:	699b      	ldr	r3, [r3, #24]
 80009f4:	f003 0301 	and.w	r3, r3, #1
 80009f8:	60bb      	str	r3, [r7, #8]
 80009fa:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80009fc:	4a50      	ldr	r2, [pc, #320]	@ (8000b40 <HAL_GPIO_Init+0x2d0>)
 80009fe:	697b      	ldr	r3, [r7, #20]
 8000a00:	089b      	lsrs	r3, r3, #2
 8000a02:	3302      	adds	r3, #2
 8000a04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a08:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000a0a:	697b      	ldr	r3, [r7, #20]
 8000a0c:	f003 0303 	and.w	r3, r3, #3
 8000a10:	009b      	lsls	r3, r3, #2
 8000a12:	220f      	movs	r2, #15
 8000a14:	fa02 f303 	lsl.w	r3, r2, r3
 8000a18:	43db      	mvns	r3, r3
 8000a1a:	693a      	ldr	r2, [r7, #16]
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000a26:	d013      	beq.n	8000a50 <HAL_GPIO_Init+0x1e0>
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	4a46      	ldr	r2, [pc, #280]	@ (8000b44 <HAL_GPIO_Init+0x2d4>)
 8000a2c:	4293      	cmp	r3, r2
 8000a2e:	d00d      	beq.n	8000a4c <HAL_GPIO_Init+0x1dc>
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	4a45      	ldr	r2, [pc, #276]	@ (8000b48 <HAL_GPIO_Init+0x2d8>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d007      	beq.n	8000a48 <HAL_GPIO_Init+0x1d8>
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	4a44      	ldr	r2, [pc, #272]	@ (8000b4c <HAL_GPIO_Init+0x2dc>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d101      	bne.n	8000a44 <HAL_GPIO_Init+0x1d4>
 8000a40:	2303      	movs	r3, #3
 8000a42:	e006      	b.n	8000a52 <HAL_GPIO_Init+0x1e2>
 8000a44:	2305      	movs	r3, #5
 8000a46:	e004      	b.n	8000a52 <HAL_GPIO_Init+0x1e2>
 8000a48:	2302      	movs	r3, #2
 8000a4a:	e002      	b.n	8000a52 <HAL_GPIO_Init+0x1e2>
 8000a4c:	2301      	movs	r3, #1
 8000a4e:	e000      	b.n	8000a52 <HAL_GPIO_Init+0x1e2>
 8000a50:	2300      	movs	r3, #0
 8000a52:	697a      	ldr	r2, [r7, #20]
 8000a54:	f002 0203 	and.w	r2, r2, #3
 8000a58:	0092      	lsls	r2, r2, #2
 8000a5a:	4093      	lsls	r3, r2
 8000a5c:	693a      	ldr	r2, [r7, #16]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a62:	4937      	ldr	r1, [pc, #220]	@ (8000b40 <HAL_GPIO_Init+0x2d0>)
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	089b      	lsrs	r3, r3, #2
 8000a68:	3302      	adds	r3, #2
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a70:	4b37      	ldr	r3, [pc, #220]	@ (8000b50 <HAL_GPIO_Init+0x2e0>)
 8000a72:	689b      	ldr	r3, [r3, #8]
 8000a74:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	43db      	mvns	r3, r3
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	4013      	ands	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000a80:	683b      	ldr	r3, [r7, #0]
 8000a82:	685b      	ldr	r3, [r3, #4]
 8000a84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d003      	beq.n	8000a94 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8000a8c:	693a      	ldr	r2, [r7, #16]
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000a94:	4a2e      	ldr	r2, [pc, #184]	@ (8000b50 <HAL_GPIO_Init+0x2e0>)
 8000a96:	693b      	ldr	r3, [r7, #16]
 8000a98:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a9a:	4b2d      	ldr	r3, [pc, #180]	@ (8000b50 <HAL_GPIO_Init+0x2e0>)
 8000a9c:	68db      	ldr	r3, [r3, #12]
 8000a9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	43db      	mvns	r3, r3
 8000aa4:	693a      	ldr	r2, [r7, #16]
 8000aa6:	4013      	ands	r3, r2
 8000aa8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000aaa:	683b      	ldr	r3, [r7, #0]
 8000aac:	685b      	ldr	r3, [r3, #4]
 8000aae:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d003      	beq.n	8000abe <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8000ab6:	693a      	ldr	r2, [r7, #16]
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000abe:	4a24      	ldr	r2, [pc, #144]	@ (8000b50 <HAL_GPIO_Init+0x2e0>)
 8000ac0:	693b      	ldr	r3, [r7, #16]
 8000ac2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000ac4:	4b22      	ldr	r3, [pc, #136]	@ (8000b50 <HAL_GPIO_Init+0x2e0>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	43db      	mvns	r3, r3
 8000ace:	693a      	ldr	r2, [r7, #16]
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ad4:	683b      	ldr	r3, [r7, #0]
 8000ad6:	685b      	ldr	r3, [r3, #4]
 8000ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d003      	beq.n	8000ae8 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8000ae0:	693a      	ldr	r2, [r7, #16]
 8000ae2:	68fb      	ldr	r3, [r7, #12]
 8000ae4:	4313      	orrs	r3, r2
 8000ae6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ae8:	4a19      	ldr	r2, [pc, #100]	@ (8000b50 <HAL_GPIO_Init+0x2e0>)
 8000aea:	693b      	ldr	r3, [r7, #16]
 8000aec:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000aee:	4b18      	ldr	r3, [pc, #96]	@ (8000b50 <HAL_GPIO_Init+0x2e0>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	43db      	mvns	r3, r3
 8000af8:	693a      	ldr	r2, [r7, #16]
 8000afa:	4013      	ands	r3, r2
 8000afc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d003      	beq.n	8000b12 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000b0a:	693a      	ldr	r2, [r7, #16]
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b12:	4a0f      	ldr	r2, [pc, #60]	@ (8000b50 <HAL_GPIO_Init+0x2e0>)
 8000b14:	693b      	ldr	r3, [r7, #16]
 8000b16:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	681a      	ldr	r2, [r3, #0]
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	fa22 f303 	lsr.w	r3, r2, r3
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	f47f aea9 	bne.w	8000880 <HAL_GPIO_Init+0x10>
  }
}
 8000b2e:	bf00      	nop
 8000b30:	bf00      	nop
 8000b32:	371c      	adds	r7, #28
 8000b34:	46bd      	mov	sp, r7
 8000b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3a:	4770      	bx	lr
 8000b3c:	40021000 	.word	0x40021000
 8000b40:	40010000 	.word	0x40010000
 8000b44:	48000400 	.word	0x48000400
 8000b48:	48000800 	.word	0x48000800
 8000b4c:	48000c00 	.word	0x48000c00
 8000b50:	40010400 	.word	0x40010400

08000b54 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b54:	b580      	push	{r7, lr}
 8000b56:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8000b5a:	af00      	add	r7, sp, #0
 8000b5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b60:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b64:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b6a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d102      	bne.n	8000b7a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000b74:	2301      	movs	r3, #1
 8000b76:	f000 bff4 	b.w	8001b62 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000b7e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	f003 0301 	and.w	r3, r3, #1
 8000b8a:	2b00      	cmp	r3, #0
 8000b8c:	f000 816d 	beq.w	8000e6a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000b90:	4bb4      	ldr	r3, [pc, #720]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000b92:	685b      	ldr	r3, [r3, #4]
 8000b94:	f003 030c 	and.w	r3, r3, #12
 8000b98:	2b04      	cmp	r3, #4
 8000b9a:	d00c      	beq.n	8000bb6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000b9c:	4bb1      	ldr	r3, [pc, #708]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000b9e:	685b      	ldr	r3, [r3, #4]
 8000ba0:	f003 030c 	and.w	r3, r3, #12
 8000ba4:	2b08      	cmp	r3, #8
 8000ba6:	d157      	bne.n	8000c58 <HAL_RCC_OscConfig+0x104>
 8000ba8:	4bae      	ldr	r3, [pc, #696]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000bb4:	d150      	bne.n	8000c58 <HAL_RCC_OscConfig+0x104>
 8000bb6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000bba:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bbe:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8000bc2:	fa93 f3a3 	rbit	r3, r3
 8000bc6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000bca:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bce:	fab3 f383 	clz	r3, r3
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	2b3f      	cmp	r3, #63	@ 0x3f
 8000bd6:	d802      	bhi.n	8000bde <HAL_RCC_OscConfig+0x8a>
 8000bd8:	4ba2      	ldr	r3, [pc, #648]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	e015      	b.n	8000c0a <HAL_RCC_OscConfig+0xb6>
 8000bde:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000be2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000be6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8000bea:	fa93 f3a3 	rbit	r3, r3
 8000bee:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000bf2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000bf6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000bfa:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8000bfe:	fa93 f3a3 	rbit	r3, r3
 8000c02:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8000c06:	4b97      	ldr	r3, [pc, #604]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c0a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000c0e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8000c12:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000c16:	fa92 f2a2 	rbit	r2, r2
 8000c1a:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8000c1e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8000c22:	fab2 f282 	clz	r2, r2
 8000c26:	b2d2      	uxtb	r2, r2
 8000c28:	f042 0220 	orr.w	r2, r2, #32
 8000c2c:	b2d2      	uxtb	r2, r2
 8000c2e:	f002 021f 	and.w	r2, r2, #31
 8000c32:	2101      	movs	r1, #1
 8000c34:	fa01 f202 	lsl.w	r2, r1, r2
 8000c38:	4013      	ands	r3, r2
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	f000 8114 	beq.w	8000e68 <HAL_RCC_OscConfig+0x314>
 8000c40:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c44:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	685b      	ldr	r3, [r3, #4]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	f040 810b 	bne.w	8000e68 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	f000 bf85 	b.w	8001b62 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c58:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c5c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	685b      	ldr	r3, [r3, #4]
 8000c64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c68:	d106      	bne.n	8000c78 <HAL_RCC_OscConfig+0x124>
 8000c6a:	4b7e      	ldr	r3, [pc, #504]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a7d      	ldr	r2, [pc, #500]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000c70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c74:	6013      	str	r3, [r2, #0]
 8000c76:	e036      	b.n	8000ce6 <HAL_RCC_OscConfig+0x192>
 8000c78:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000c7c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d10c      	bne.n	8000ca2 <HAL_RCC_OscConfig+0x14e>
 8000c88:	4b76      	ldr	r3, [pc, #472]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a75      	ldr	r2, [pc, #468]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000c8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c92:	6013      	str	r3, [r2, #0]
 8000c94:	4b73      	ldr	r3, [pc, #460]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	4a72      	ldr	r2, [pc, #456]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000c9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000c9e:	6013      	str	r3, [r2, #0]
 8000ca0:	e021      	b.n	8000ce6 <HAL_RCC_OscConfig+0x192>
 8000ca2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000ca6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	685b      	ldr	r3, [r3, #4]
 8000cae:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000cb2:	d10c      	bne.n	8000cce <HAL_RCC_OscConfig+0x17a>
 8000cb4:	4b6b      	ldr	r3, [pc, #428]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a6a      	ldr	r2, [pc, #424]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000cba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cbe:	6013      	str	r3, [r2, #0]
 8000cc0:	4b68      	ldr	r3, [pc, #416]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a67      	ldr	r2, [pc, #412]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000cc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cca:	6013      	str	r3, [r2, #0]
 8000ccc:	e00b      	b.n	8000ce6 <HAL_RCC_OscConfig+0x192>
 8000cce:	4b65      	ldr	r3, [pc, #404]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a64      	ldr	r2, [pc, #400]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000cd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000cd8:	6013      	str	r3, [r2, #0]
 8000cda:	4b62      	ldr	r3, [pc, #392]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	4a61      	ldr	r2, [pc, #388]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000ce0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000ce4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ce6:	4b5f      	ldr	r3, [pc, #380]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cea:	f023 020f 	bic.w	r2, r3, #15
 8000cee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000cf2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	689b      	ldr	r3, [r3, #8]
 8000cfa:	495a      	ldr	r1, [pc, #360]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000d00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000d04:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000d08:	681b      	ldr	r3, [r3, #0]
 8000d0a:	685b      	ldr	r3, [r3, #4]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d054      	beq.n	8000dba <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d10:	f7ff fc98 	bl	8000644 <HAL_GetTick>
 8000d14:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d18:	e00a      	b.n	8000d30 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000d1a:	f7ff fc93 	bl	8000644 <HAL_GetTick>
 8000d1e:	4602      	mov	r2, r0
 8000d20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000d24:	1ad3      	subs	r3, r2, r3
 8000d26:	2b64      	cmp	r3, #100	@ 0x64
 8000d28:	d902      	bls.n	8000d30 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8000d2a:	2303      	movs	r3, #3
 8000d2c:	f000 bf19 	b.w	8001b62 <HAL_RCC_OscConfig+0x100e>
 8000d30:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d34:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d38:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8000d3c:	fa93 f3a3 	rbit	r3, r3
 8000d40:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8000d44:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d48:	fab3 f383 	clz	r3, r3
 8000d4c:	b2db      	uxtb	r3, r3
 8000d4e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000d50:	d802      	bhi.n	8000d58 <HAL_RCC_OscConfig+0x204>
 8000d52:	4b44      	ldr	r3, [pc, #272]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	e015      	b.n	8000d84 <HAL_RCC_OscConfig+0x230>
 8000d58:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d5c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d60:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8000d64:	fa93 f3a3 	rbit	r3, r3
 8000d68:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8000d6c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000d70:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8000d74:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8000d78:	fa93 f3a3 	rbit	r3, r3
 8000d7c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8000d80:	4b38      	ldr	r3, [pc, #224]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d84:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000d88:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8000d8c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8000d90:	fa92 f2a2 	rbit	r2, r2
 8000d94:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8000d98:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8000d9c:	fab2 f282 	clz	r2, r2
 8000da0:	b2d2      	uxtb	r2, r2
 8000da2:	f042 0220 	orr.w	r2, r2, #32
 8000da6:	b2d2      	uxtb	r2, r2
 8000da8:	f002 021f 	and.w	r2, r2, #31
 8000dac:	2101      	movs	r1, #1
 8000dae:	fa01 f202 	lsl.w	r2, r1, r2
 8000db2:	4013      	ands	r3, r2
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d0b0      	beq.n	8000d1a <HAL_RCC_OscConfig+0x1c6>
 8000db8:	e057      	b.n	8000e6a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dba:	f7ff fc43 	bl	8000644 <HAL_GetTick>
 8000dbe:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dc2:	e00a      	b.n	8000dda <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dc4:	f7ff fc3e 	bl	8000644 <HAL_GetTick>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000dce:	1ad3      	subs	r3, r2, r3
 8000dd0:	2b64      	cmp	r3, #100	@ 0x64
 8000dd2:	d902      	bls.n	8000dda <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8000dd4:	2303      	movs	r3, #3
 8000dd6:	f000 bec4 	b.w	8001b62 <HAL_RCC_OscConfig+0x100e>
 8000dda:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000dde:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8000de6:	fa93 f3a3 	rbit	r3, r3
 8000dea:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8000dee:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000df2:	fab3 f383 	clz	r3, r3
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000dfa:	d802      	bhi.n	8000e02 <HAL_RCC_OscConfig+0x2ae>
 8000dfc:	4b19      	ldr	r3, [pc, #100]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	e015      	b.n	8000e2e <HAL_RCC_OscConfig+0x2da>
 8000e02:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e06:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e0a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8000e0e:	fa93 f3a3 	rbit	r3, r3
 8000e12:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8000e16:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000e1a:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8000e1e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8000e22:	fa93 f3a3 	rbit	r3, r3
 8000e26:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8000e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e64 <HAL_RCC_OscConfig+0x310>)
 8000e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e2e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000e32:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8000e36:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8000e3a:	fa92 f2a2 	rbit	r2, r2
 8000e3e:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8000e42:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8000e46:	fab2 f282 	clz	r2, r2
 8000e4a:	b2d2      	uxtb	r2, r2
 8000e4c:	f042 0220 	orr.w	r2, r2, #32
 8000e50:	b2d2      	uxtb	r2, r2
 8000e52:	f002 021f 	and.w	r2, r2, #31
 8000e56:	2101      	movs	r1, #1
 8000e58:	fa01 f202 	lsl.w	r2, r1, r2
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d1b0      	bne.n	8000dc4 <HAL_RCC_OscConfig+0x270>
 8000e62:	e002      	b.n	8000e6a <HAL_RCC_OscConfig+0x316>
 8000e64:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000e6e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	f003 0302 	and.w	r3, r3, #2
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	f000 816c 	beq.w	8001158 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e80:	4bcc      	ldr	r3, [pc, #816]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f003 030c 	and.w	r3, r3, #12
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d00b      	beq.n	8000ea4 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e8c:	4bc9      	ldr	r3, [pc, #804]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	f003 030c 	and.w	r3, r3, #12
 8000e94:	2b08      	cmp	r3, #8
 8000e96:	d16d      	bne.n	8000f74 <HAL_RCC_OscConfig+0x420>
 8000e98:	4bc6      	ldr	r3, [pc, #792]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d167      	bne.n	8000f74 <HAL_RCC_OscConfig+0x420>
 8000ea4:	2302      	movs	r3, #2
 8000ea6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eaa:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8000eae:	fa93 f3a3 	rbit	r3, r3
 8000eb2:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8000eb6:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000eba:	fab3 f383 	clz	r3, r3
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ec2:	d802      	bhi.n	8000eca <HAL_RCC_OscConfig+0x376>
 8000ec4:	4bbb      	ldr	r3, [pc, #748]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	e013      	b.n	8000ef2 <HAL_RCC_OscConfig+0x39e>
 8000eca:	2302      	movs	r3, #2
 8000ecc:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ed0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8000ed4:	fa93 f3a3 	rbit	r3, r3
 8000ed8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8000edc:	2302      	movs	r3, #2
 8000ede:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8000ee2:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8000ee6:	fa93 f3a3 	rbit	r3, r3
 8000eea:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8000eee:	4bb1      	ldr	r3, [pc, #708]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 8000ef0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef2:	2202      	movs	r2, #2
 8000ef4:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8000ef8:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8000efc:	fa92 f2a2 	rbit	r2, r2
 8000f00:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8000f04:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8000f08:	fab2 f282 	clz	r2, r2
 8000f0c:	b2d2      	uxtb	r2, r2
 8000f0e:	f042 0220 	orr.w	r2, r2, #32
 8000f12:	b2d2      	uxtb	r2, r2
 8000f14:	f002 021f 	and.w	r2, r2, #31
 8000f18:	2101      	movs	r1, #1
 8000f1a:	fa01 f202 	lsl.w	r2, r1, r2
 8000f1e:	4013      	ands	r3, r2
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d00a      	beq.n	8000f3a <HAL_RCC_OscConfig+0x3e6>
 8000f24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f28:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	691b      	ldr	r3, [r3, #16]
 8000f30:	2b01      	cmp	r3, #1
 8000f32:	d002      	beq.n	8000f3a <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8000f34:	2301      	movs	r3, #1
 8000f36:	f000 be14 	b.w	8001b62 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f3a:	4b9e      	ldr	r3, [pc, #632]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000f42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f46:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	695b      	ldr	r3, [r3, #20]
 8000f4e:	21f8      	movs	r1, #248	@ 0xf8
 8000f50:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f54:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8000f58:	fa91 f1a1 	rbit	r1, r1
 8000f5c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8000f60:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8000f64:	fab1 f181 	clz	r1, r1
 8000f68:	b2c9      	uxtb	r1, r1
 8000f6a:	408b      	lsls	r3, r1
 8000f6c:	4991      	ldr	r1, [pc, #580]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 8000f6e:	4313      	orrs	r3, r2
 8000f70:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f72:	e0f1      	b.n	8001158 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8000f78:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	691b      	ldr	r3, [r3, #16]
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	f000 8083 	beq.w	800108c <HAL_RCC_OscConfig+0x538>
 8000f86:	2301      	movs	r3, #1
 8000f88:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f8c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8000f90:	fa93 f3a3 	rbit	r3, r3
 8000f94:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8000f98:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f9c:	fab3 f383 	clz	r3, r3
 8000fa0:	b2db      	uxtb	r3, r3
 8000fa2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8000fa6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	461a      	mov	r2, r3
 8000fae:	2301      	movs	r3, #1
 8000fb0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb2:	f7ff fb47 	bl	8000644 <HAL_GetTick>
 8000fb6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fba:	e00a      	b.n	8000fd2 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fbc:	f7ff fb42 	bl	8000644 <HAL_GetTick>
 8000fc0:	4602      	mov	r2, r0
 8000fc2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d902      	bls.n	8000fd2 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	f000 bdc8 	b.w	8001b62 <HAL_RCC_OscConfig+0x100e>
 8000fd2:	2302      	movs	r3, #2
 8000fd4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fd8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8000fdc:	fa93 f3a3 	rbit	r3, r3
 8000fe0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8000fe4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000fe8:	fab3 f383 	clz	r3, r3
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ff0:	d802      	bhi.n	8000ff8 <HAL_RCC_OscConfig+0x4a4>
 8000ff2:	4b70      	ldr	r3, [pc, #448]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	e013      	b.n	8001020 <HAL_RCC_OscConfig+0x4cc>
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ffe:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8001002:	fa93 f3a3 	rbit	r3, r3
 8001006:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800100a:	2302      	movs	r3, #2
 800100c:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8001010:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8001014:	fa93 f3a3 	rbit	r3, r3
 8001018:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 800101c:	4b65      	ldr	r3, [pc, #404]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 800101e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001020:	2202      	movs	r2, #2
 8001022:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8001026:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800102a:	fa92 f2a2 	rbit	r2, r2
 800102e:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8001032:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001036:	fab2 f282 	clz	r2, r2
 800103a:	b2d2      	uxtb	r2, r2
 800103c:	f042 0220 	orr.w	r2, r2, #32
 8001040:	b2d2      	uxtb	r2, r2
 8001042:	f002 021f 	and.w	r2, r2, #31
 8001046:	2101      	movs	r1, #1
 8001048:	fa01 f202 	lsl.w	r2, r1, r2
 800104c:	4013      	ands	r3, r2
 800104e:	2b00      	cmp	r3, #0
 8001050:	d0b4      	beq.n	8000fbc <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001052:	4b58      	ldr	r3, [pc, #352]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800105a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800105e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	695b      	ldr	r3, [r3, #20]
 8001066:	21f8      	movs	r1, #248	@ 0xf8
 8001068:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800106c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8001070:	fa91 f1a1 	rbit	r1, r1
 8001074:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8001078:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800107c:	fab1 f181 	clz	r1, r1
 8001080:	b2c9      	uxtb	r1, r1
 8001082:	408b      	lsls	r3, r1
 8001084:	494b      	ldr	r1, [pc, #300]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 8001086:	4313      	orrs	r3, r2
 8001088:	600b      	str	r3, [r1, #0]
 800108a:	e065      	b.n	8001158 <HAL_RCC_OscConfig+0x604>
 800108c:	2301      	movs	r3, #1
 800108e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001092:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8001096:	fa93 f3a3 	rbit	r3, r3
 800109a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800109e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010a2:	fab3 f383 	clz	r3, r3
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80010ac:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80010b0:	009b      	lsls	r3, r3, #2
 80010b2:	461a      	mov	r2, r3
 80010b4:	2300      	movs	r3, #0
 80010b6:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b8:	f7ff fac4 	bl	8000644 <HAL_GetTick>
 80010bc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010c0:	e00a      	b.n	80010d8 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80010c2:	f7ff fabf 	bl	8000644 <HAL_GetTick>
 80010c6:	4602      	mov	r2, r0
 80010c8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80010cc:	1ad3      	subs	r3, r2, r3
 80010ce:	2b02      	cmp	r3, #2
 80010d0:	d902      	bls.n	80010d8 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80010d2:	2303      	movs	r3, #3
 80010d4:	f000 bd45 	b.w	8001b62 <HAL_RCC_OscConfig+0x100e>
 80010d8:	2302      	movs	r3, #2
 80010da:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010de:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80010e2:	fa93 f3a3 	rbit	r3, r3
 80010e6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80010ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010ee:	fab3 f383 	clz	r3, r3
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	2b3f      	cmp	r3, #63	@ 0x3f
 80010f6:	d802      	bhi.n	80010fe <HAL_RCC_OscConfig+0x5aa>
 80010f8:	4b2e      	ldr	r3, [pc, #184]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	e013      	b.n	8001126 <HAL_RCC_OscConfig+0x5d2>
 80010fe:	2302      	movs	r3, #2
 8001100:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001104:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001108:	fa93 f3a3 	rbit	r3, r3
 800110c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001110:	2302      	movs	r3, #2
 8001112:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001116:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800111a:	fa93 f3a3 	rbit	r3, r3
 800111e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8001122:	4b24      	ldr	r3, [pc, #144]	@ (80011b4 <HAL_RCC_OscConfig+0x660>)
 8001124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001126:	2202      	movs	r2, #2
 8001128:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800112c:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8001130:	fa92 f2a2 	rbit	r2, r2
 8001134:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8001138:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800113c:	fab2 f282 	clz	r2, r2
 8001140:	b2d2      	uxtb	r2, r2
 8001142:	f042 0220 	orr.w	r2, r2, #32
 8001146:	b2d2      	uxtb	r2, r2
 8001148:	f002 021f 	and.w	r2, r2, #31
 800114c:	2101      	movs	r1, #1
 800114e:	fa01 f202 	lsl.w	r2, r1, r2
 8001152:	4013      	ands	r3, r2
 8001154:	2b00      	cmp	r3, #0
 8001156:	d1b4      	bne.n	80010c2 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001158:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800115c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f003 0308 	and.w	r3, r3, #8
 8001168:	2b00      	cmp	r3, #0
 800116a:	f000 8115 	beq.w	8001398 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800116e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001172:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	699b      	ldr	r3, [r3, #24]
 800117a:	2b00      	cmp	r3, #0
 800117c:	d07e      	beq.n	800127c <HAL_RCC_OscConfig+0x728>
 800117e:	2301      	movs	r3, #1
 8001180:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001184:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001188:	fa93 f3a3 	rbit	r3, r3
 800118c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8001190:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001194:	fab3 f383 	clz	r3, r3
 8001198:	b2db      	uxtb	r3, r3
 800119a:	461a      	mov	r2, r3
 800119c:	4b06      	ldr	r3, [pc, #24]	@ (80011b8 <HAL_RCC_OscConfig+0x664>)
 800119e:	4413      	add	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	461a      	mov	r2, r3
 80011a4:	2301      	movs	r3, #1
 80011a6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a8:	f7ff fa4c 	bl	8000644 <HAL_GetTick>
 80011ac:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011b0:	e00f      	b.n	80011d2 <HAL_RCC_OscConfig+0x67e>
 80011b2:	bf00      	nop
 80011b4:	40021000 	.word	0x40021000
 80011b8:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011bc:	f7ff fa42 	bl	8000644 <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d902      	bls.n	80011d2 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 80011cc:	2303      	movs	r3, #3
 80011ce:	f000 bcc8 	b.w	8001b62 <HAL_RCC_OscConfig+0x100e>
 80011d2:	2302      	movs	r3, #2
 80011d4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011d8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80011dc:	fa93 f3a3 	rbit	r3, r3
 80011e0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80011e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011e8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80011ec:	2202      	movs	r2, #2
 80011ee:	601a      	str	r2, [r3, #0]
 80011f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80011f4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	fa93 f2a3 	rbit	r2, r3
 80011fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001202:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800120c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001210:	2202      	movs	r2, #2
 8001212:	601a      	str	r2, [r3, #0]
 8001214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001218:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	fa93 f2a3 	rbit	r2, r3
 8001222:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001226:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800122a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800122c:	4bb0      	ldr	r3, [pc, #704]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 800122e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001230:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001234:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001238:	2102      	movs	r1, #2
 800123a:	6019      	str	r1, [r3, #0]
 800123c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001240:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	fa93 f1a3 	rbit	r1, r3
 800124a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800124e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8001252:	6019      	str	r1, [r3, #0]
  return result;
 8001254:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001258:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	fab3 f383 	clz	r3, r3
 8001262:	b2db      	uxtb	r3, r3
 8001264:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001268:	b2db      	uxtb	r3, r3
 800126a:	f003 031f 	and.w	r3, r3, #31
 800126e:	2101      	movs	r1, #1
 8001270:	fa01 f303 	lsl.w	r3, r1, r3
 8001274:	4013      	ands	r3, r2
 8001276:	2b00      	cmp	r3, #0
 8001278:	d0a0      	beq.n	80011bc <HAL_RCC_OscConfig+0x668>
 800127a:	e08d      	b.n	8001398 <HAL_RCC_OscConfig+0x844>
 800127c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001280:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001284:	2201      	movs	r2, #1
 8001286:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001288:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800128c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	fa93 f2a3 	rbit	r2, r3
 8001296:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800129a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800129e:	601a      	str	r2, [r3, #0]
  return result;
 80012a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012a4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80012a8:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012aa:	fab3 f383 	clz	r3, r3
 80012ae:	b2db      	uxtb	r3, r3
 80012b0:	461a      	mov	r2, r3
 80012b2:	4b90      	ldr	r3, [pc, #576]	@ (80014f4 <HAL_RCC_OscConfig+0x9a0>)
 80012b4:	4413      	add	r3, r2
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	461a      	mov	r2, r3
 80012ba:	2300      	movs	r3, #0
 80012bc:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012be:	f7ff f9c1 	bl	8000644 <HAL_GetTick>
 80012c2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012c6:	e00a      	b.n	80012de <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012c8:	f7ff f9bc 	bl	8000644 <HAL_GetTick>
 80012cc:	4602      	mov	r2, r0
 80012ce:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80012d2:	1ad3      	subs	r3, r2, r3
 80012d4:	2b02      	cmp	r3, #2
 80012d6:	d902      	bls.n	80012de <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80012d8:	2303      	movs	r3, #3
 80012da:	f000 bc42 	b.w	8001b62 <HAL_RCC_OscConfig+0x100e>
 80012de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012e2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80012e6:	2202      	movs	r2, #2
 80012e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012ee:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	fa93 f2a3 	rbit	r2, r3
 80012f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80012fc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001306:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800130a:	2202      	movs	r2, #2
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001312:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	fa93 f2a3 	rbit	r2, r3
 800131c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001320:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800132a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800132e:	2202      	movs	r2, #2
 8001330:	601a      	str	r2, [r3, #0]
 8001332:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001336:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	fa93 f2a3 	rbit	r2, r3
 8001340:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001344:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001348:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800134a:	4b69      	ldr	r3, [pc, #420]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 800134c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800134e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001352:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001356:	2102      	movs	r1, #2
 8001358:	6019      	str	r1, [r3, #0]
 800135a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800135e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	fa93 f1a3 	rbit	r1, r3
 8001368:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800136c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8001370:	6019      	str	r1, [r3, #0]
  return result;
 8001372:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001376:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	fab3 f383 	clz	r3, r3
 8001380:	b2db      	uxtb	r3, r3
 8001382:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001386:	b2db      	uxtb	r3, r3
 8001388:	f003 031f 	and.w	r3, r3, #31
 800138c:	2101      	movs	r1, #1
 800138e:	fa01 f303 	lsl.w	r3, r1, r3
 8001392:	4013      	ands	r3, r2
 8001394:	2b00      	cmp	r3, #0
 8001396:	d197      	bne.n	80012c8 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800139c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	f003 0304 	and.w	r3, r3, #4
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	f000 819e 	beq.w	80016ea <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013ae:	2300      	movs	r3, #0
 80013b0:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013b4:	4b4e      	ldr	r3, [pc, #312]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 80013b6:	69db      	ldr	r3, [r3, #28]
 80013b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d116      	bne.n	80013ee <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013c0:	4b4b      	ldr	r3, [pc, #300]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 80013c2:	69db      	ldr	r3, [r3, #28]
 80013c4:	4a4a      	ldr	r2, [pc, #296]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 80013c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ca:	61d3      	str	r3, [r2, #28]
 80013cc:	4b48      	ldr	r3, [pc, #288]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 80013ce:	69db      	ldr	r3, [r3, #28]
 80013d0:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80013d4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013d8:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80013dc:	601a      	str	r2, [r3, #0]
 80013de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80013e2:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80013e6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80013e8:	2301      	movs	r3, #1
 80013ea:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013ee:	4b42      	ldr	r3, [pc, #264]	@ (80014f8 <HAL_RCC_OscConfig+0x9a4>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d11a      	bne.n	8001430 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013fa:	4b3f      	ldr	r3, [pc, #252]	@ (80014f8 <HAL_RCC_OscConfig+0x9a4>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a3e      	ldr	r2, [pc, #248]	@ (80014f8 <HAL_RCC_OscConfig+0x9a4>)
 8001400:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001404:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001406:	f7ff f91d 	bl	8000644 <HAL_GetTick>
 800140a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800140e:	e009      	b.n	8001424 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001410:	f7ff f918 	bl	8000644 <HAL_GetTick>
 8001414:	4602      	mov	r2, r0
 8001416:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	2b64      	cmp	r3, #100	@ 0x64
 800141e:	d901      	bls.n	8001424 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 8001420:	2303      	movs	r3, #3
 8001422:	e39e      	b.n	8001b62 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001424:	4b34      	ldr	r3, [pc, #208]	@ (80014f8 <HAL_RCC_OscConfig+0x9a4>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800142c:	2b00      	cmp	r3, #0
 800142e:	d0ef      	beq.n	8001410 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001430:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001434:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	2b01      	cmp	r3, #1
 800143e:	d106      	bne.n	800144e <HAL_RCC_OscConfig+0x8fa>
 8001440:	4b2b      	ldr	r3, [pc, #172]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 8001442:	6a1b      	ldr	r3, [r3, #32]
 8001444:	4a2a      	ldr	r2, [pc, #168]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 8001446:	f043 0301 	orr.w	r3, r3, #1
 800144a:	6213      	str	r3, [r2, #32]
 800144c:	e035      	b.n	80014ba <HAL_RCC_OscConfig+0x966>
 800144e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001452:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	68db      	ldr	r3, [r3, #12]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d10c      	bne.n	8001478 <HAL_RCC_OscConfig+0x924>
 800145e:	4b24      	ldr	r3, [pc, #144]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 8001460:	6a1b      	ldr	r3, [r3, #32]
 8001462:	4a23      	ldr	r2, [pc, #140]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 8001464:	f023 0301 	bic.w	r3, r3, #1
 8001468:	6213      	str	r3, [r2, #32]
 800146a:	4b21      	ldr	r3, [pc, #132]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 800146c:	6a1b      	ldr	r3, [r3, #32]
 800146e:	4a20      	ldr	r2, [pc, #128]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 8001470:	f023 0304 	bic.w	r3, r3, #4
 8001474:	6213      	str	r3, [r2, #32]
 8001476:	e020      	b.n	80014ba <HAL_RCC_OscConfig+0x966>
 8001478:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800147c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	2b05      	cmp	r3, #5
 8001486:	d10c      	bne.n	80014a2 <HAL_RCC_OscConfig+0x94e>
 8001488:	4b19      	ldr	r3, [pc, #100]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 800148a:	6a1b      	ldr	r3, [r3, #32]
 800148c:	4a18      	ldr	r2, [pc, #96]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 800148e:	f043 0304 	orr.w	r3, r3, #4
 8001492:	6213      	str	r3, [r2, #32]
 8001494:	4b16      	ldr	r3, [pc, #88]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 8001496:	6a1b      	ldr	r3, [r3, #32]
 8001498:	4a15      	ldr	r2, [pc, #84]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 800149a:	f043 0301 	orr.w	r3, r3, #1
 800149e:	6213      	str	r3, [r2, #32]
 80014a0:	e00b      	b.n	80014ba <HAL_RCC_OscConfig+0x966>
 80014a2:	4b13      	ldr	r3, [pc, #76]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 80014a4:	6a1b      	ldr	r3, [r3, #32]
 80014a6:	4a12      	ldr	r2, [pc, #72]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 80014a8:	f023 0301 	bic.w	r3, r3, #1
 80014ac:	6213      	str	r3, [r2, #32]
 80014ae:	4b10      	ldr	r3, [pc, #64]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 80014b0:	6a1b      	ldr	r3, [r3, #32]
 80014b2:	4a0f      	ldr	r2, [pc, #60]	@ (80014f0 <HAL_RCC_OscConfig+0x99c>)
 80014b4:	f023 0304 	bic.w	r3, r3, #4
 80014b8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80014be:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	68db      	ldr	r3, [r3, #12]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f000 8087 	beq.w	80015da <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014cc:	f7ff f8ba 	bl	8000644 <HAL_GetTick>
 80014d0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014d4:	e012      	b.n	80014fc <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014d6:	f7ff f8b5 	bl	8000644 <HAL_GetTick>
 80014da:	4602      	mov	r2, r0
 80014dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d908      	bls.n	80014fc <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e339      	b.n	8001b62 <HAL_RCC_OscConfig+0x100e>
 80014ee:	bf00      	nop
 80014f0:	40021000 	.word	0x40021000
 80014f4:	10908120 	.word	0x10908120
 80014f8:	40007000 	.word	0x40007000
 80014fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001500:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001504:	2202      	movs	r2, #2
 8001506:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001508:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800150c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	fa93 f2a3 	rbit	r2, r3
 8001516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800151a:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001524:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001528:	2202      	movs	r2, #2
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001530:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	fa93 f2a3 	rbit	r2, r3
 800153a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800153e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001542:	601a      	str	r2, [r3, #0]
  return result;
 8001544:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001548:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800154c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800154e:	fab3 f383 	clz	r3, r3
 8001552:	b2db      	uxtb	r3, r3
 8001554:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001558:	b2db      	uxtb	r3, r3
 800155a:	2b00      	cmp	r3, #0
 800155c:	d102      	bne.n	8001564 <HAL_RCC_OscConfig+0xa10>
 800155e:	4b98      	ldr	r3, [pc, #608]	@ (80017c0 <HAL_RCC_OscConfig+0xc6c>)
 8001560:	6a1b      	ldr	r3, [r3, #32]
 8001562:	e013      	b.n	800158c <HAL_RCC_OscConfig+0xa38>
 8001564:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001568:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800156c:	2202      	movs	r2, #2
 800156e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001570:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001574:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	fa93 f2a3 	rbit	r2, r3
 800157e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001582:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8001586:	601a      	str	r2, [r3, #0]
 8001588:	4b8d      	ldr	r3, [pc, #564]	@ (80017c0 <HAL_RCC_OscConfig+0xc6c>)
 800158a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800158c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001590:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8001594:	2102      	movs	r1, #2
 8001596:	6011      	str	r1, [r2, #0]
 8001598:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800159c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 80015a0:	6812      	ldr	r2, [r2, #0]
 80015a2:	fa92 f1a2 	rbit	r1, r2
 80015a6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80015aa:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80015ae:	6011      	str	r1, [r2, #0]
  return result;
 80015b0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80015b4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80015b8:	6812      	ldr	r2, [r2, #0]
 80015ba:	fab2 f282 	clz	r2, r2
 80015be:	b2d2      	uxtb	r2, r2
 80015c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80015c4:	b2d2      	uxtb	r2, r2
 80015c6:	f002 021f 	and.w	r2, r2, #31
 80015ca:	2101      	movs	r1, #1
 80015cc:	fa01 f202 	lsl.w	r2, r1, r2
 80015d0:	4013      	ands	r3, r2
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	f43f af7f 	beq.w	80014d6 <HAL_RCC_OscConfig+0x982>
 80015d8:	e07d      	b.n	80016d6 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015da:	f7ff f833 	bl	8000644 <HAL_GetTick>
 80015de:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015e2:	e00b      	b.n	80015fc <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015e4:	f7ff f82e 	bl	8000644 <HAL_GetTick>
 80015e8:	4602      	mov	r2, r0
 80015ea:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80015ee:	1ad3      	subs	r3, r2, r3
 80015f0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e2b2      	b.n	8001b62 <HAL_RCC_OscConfig+0x100e>
 80015fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001600:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001604:	2202      	movs	r2, #2
 8001606:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001608:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800160c:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	fa93 f2a3 	rbit	r2, r3
 8001616:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800161a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001624:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001628:	2202      	movs	r2, #2
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001630:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	fa93 f2a3 	rbit	r2, r3
 800163a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800163e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001642:	601a      	str	r2, [r3, #0]
  return result;
 8001644:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001648:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800164c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800164e:	fab3 f383 	clz	r3, r3
 8001652:	b2db      	uxtb	r3, r3
 8001654:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b00      	cmp	r3, #0
 800165c:	d102      	bne.n	8001664 <HAL_RCC_OscConfig+0xb10>
 800165e:	4b58      	ldr	r3, [pc, #352]	@ (80017c0 <HAL_RCC_OscConfig+0xc6c>)
 8001660:	6a1b      	ldr	r3, [r3, #32]
 8001662:	e013      	b.n	800168c <HAL_RCC_OscConfig+0xb38>
 8001664:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001668:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800166c:	2202      	movs	r2, #2
 800166e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001670:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001674:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	fa93 f2a3 	rbit	r2, r3
 800167e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001682:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8001686:	601a      	str	r2, [r3, #0]
 8001688:	4b4d      	ldr	r3, [pc, #308]	@ (80017c0 <HAL_RCC_OscConfig+0xc6c>)
 800168a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800168c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001690:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8001694:	2102      	movs	r1, #2
 8001696:	6011      	str	r1, [r2, #0]
 8001698:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800169c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 80016a0:	6812      	ldr	r2, [r2, #0]
 80016a2:	fa92 f1a2 	rbit	r1, r2
 80016a6:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80016aa:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80016ae:	6011      	str	r1, [r2, #0]
  return result;
 80016b0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80016b4:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80016b8:	6812      	ldr	r2, [r2, #0]
 80016ba:	fab2 f282 	clz	r2, r2
 80016be:	b2d2      	uxtb	r2, r2
 80016c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80016c4:	b2d2      	uxtb	r2, r2
 80016c6:	f002 021f 	and.w	r2, r2, #31
 80016ca:	2101      	movs	r1, #1
 80016cc:	fa01 f202 	lsl.w	r2, r1, r2
 80016d0:	4013      	ands	r3, r2
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d186      	bne.n	80015e4 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80016d6:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80016da:	2b01      	cmp	r3, #1
 80016dc:	d105      	bne.n	80016ea <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016de:	4b38      	ldr	r3, [pc, #224]	@ (80017c0 <HAL_RCC_OscConfig+0xc6c>)
 80016e0:	69db      	ldr	r3, [r3, #28]
 80016e2:	4a37      	ldr	r2, [pc, #220]	@ (80017c0 <HAL_RCC_OscConfig+0xc6c>)
 80016e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80016e8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80016ee:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	69db      	ldr	r3, [r3, #28]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	f000 8232 	beq.w	8001b60 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016fc:	4b30      	ldr	r3, [pc, #192]	@ (80017c0 <HAL_RCC_OscConfig+0xc6c>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	f003 030c 	and.w	r3, r3, #12
 8001704:	2b08      	cmp	r3, #8
 8001706:	f000 8201 	beq.w	8001b0c <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800170a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800170e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	2b02      	cmp	r3, #2
 8001718:	f040 8157 	bne.w	80019ca <HAL_RCC_OscConfig+0xe76>
 800171c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001720:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001724:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001728:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800172a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800172e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	fa93 f2a3 	rbit	r2, r3
 8001738:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800173c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001740:	601a      	str	r2, [r3, #0]
  return result;
 8001742:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001746:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800174a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800174c:	fab3 f383 	clz	r3, r3
 8001750:	b2db      	uxtb	r3, r3
 8001752:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001756:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	461a      	mov	r2, r3
 800175e:	2300      	movs	r3, #0
 8001760:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001762:	f7fe ff6f 	bl	8000644 <HAL_GetTick>
 8001766:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800176a:	e009      	b.n	8001780 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800176c:	f7fe ff6a 	bl	8000644 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	2b02      	cmp	r3, #2
 800177a:	d901      	bls.n	8001780 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 800177c:	2303      	movs	r3, #3
 800177e:	e1f0      	b.n	8001b62 <HAL_RCC_OscConfig+0x100e>
 8001780:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001784:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001788:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800178c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800178e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001792:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	fa93 f2a3 	rbit	r2, r3
 800179c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017a0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80017a4:	601a      	str	r2, [r3, #0]
  return result;
 80017a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017aa:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 80017ae:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017b0:	fab3 f383 	clz	r3, r3
 80017b4:	b2db      	uxtb	r3, r3
 80017b6:	2b3f      	cmp	r3, #63	@ 0x3f
 80017b8:	d804      	bhi.n	80017c4 <HAL_RCC_OscConfig+0xc70>
 80017ba:	4b01      	ldr	r3, [pc, #4]	@ (80017c0 <HAL_RCC_OscConfig+0xc6c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	e029      	b.n	8001814 <HAL_RCC_OscConfig+0xcc0>
 80017c0:	40021000 	.word	0x40021000
 80017c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017c8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80017cc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80017d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017d6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	fa93 f2a3 	rbit	r2, r3
 80017e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017e4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80017e8:	601a      	str	r2, [r3, #0]
 80017ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017ee:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80017f2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80017fc:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	fa93 f2a3 	rbit	r2, r3
 8001806:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800180a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 800180e:	601a      	str	r2, [r3, #0]
 8001810:	4bc3      	ldr	r3, [pc, #780]	@ (8001b20 <HAL_RCC_OscConfig+0xfcc>)
 8001812:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001814:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001818:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800181c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001820:	6011      	str	r1, [r2, #0]
 8001822:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001826:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 800182a:	6812      	ldr	r2, [r2, #0]
 800182c:	fa92 f1a2 	rbit	r1, r2
 8001830:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001834:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001838:	6011      	str	r1, [r2, #0]
  return result;
 800183a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800183e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001842:	6812      	ldr	r2, [r2, #0]
 8001844:	fab2 f282 	clz	r2, r2
 8001848:	b2d2      	uxtb	r2, r2
 800184a:	f042 0220 	orr.w	r2, r2, #32
 800184e:	b2d2      	uxtb	r2, r2
 8001850:	f002 021f 	and.w	r2, r2, #31
 8001854:	2101      	movs	r1, #1
 8001856:	fa01 f202 	lsl.w	r2, r1, r2
 800185a:	4013      	ands	r3, r2
 800185c:	2b00      	cmp	r3, #0
 800185e:	d185      	bne.n	800176c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001860:	4baf      	ldr	r3, [pc, #700]	@ (8001b20 <HAL_RCC_OscConfig+0xfcc>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001868:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800186c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001874:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001878:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	6a1b      	ldr	r3, [r3, #32]
 8001880:	430b      	orrs	r3, r1
 8001882:	49a7      	ldr	r1, [pc, #668]	@ (8001b20 <HAL_RCC_OscConfig+0xfcc>)
 8001884:	4313      	orrs	r3, r2
 8001886:	604b      	str	r3, [r1, #4]
 8001888:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800188c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001890:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001894:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001896:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800189a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	fa93 f2a3 	rbit	r2, r3
 80018a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018a8:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80018ac:	601a      	str	r2, [r3, #0]
  return result;
 80018ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018b2:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80018b6:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018b8:	fab3 f383 	clz	r3, r3
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80018c2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	461a      	mov	r2, r3
 80018ca:	2301      	movs	r3, #1
 80018cc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ce:	f7fe feb9 	bl	8000644 <HAL_GetTick>
 80018d2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018d6:	e009      	b.n	80018ec <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018d8:	f7fe feb4 	bl	8000644 <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e13a      	b.n	8001b62 <HAL_RCC_OscConfig+0x100e>
 80018ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018f0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80018f4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80018f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80018fe:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	fa93 f2a3 	rbit	r2, r3
 8001908:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800190c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001910:	601a      	str	r2, [r3, #0]
  return result;
 8001912:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001916:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 800191a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800191c:	fab3 f383 	clz	r3, r3
 8001920:	b2db      	uxtb	r3, r3
 8001922:	2b3f      	cmp	r3, #63	@ 0x3f
 8001924:	d802      	bhi.n	800192c <HAL_RCC_OscConfig+0xdd8>
 8001926:	4b7e      	ldr	r3, [pc, #504]	@ (8001b20 <HAL_RCC_OscConfig+0xfcc>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	e027      	b.n	800197c <HAL_RCC_OscConfig+0xe28>
 800192c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001930:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001934:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001938:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800193a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800193e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	fa93 f2a3 	rbit	r2, r3
 8001948:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800194c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001956:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800195a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001964:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	fa93 f2a3 	rbit	r2, r3
 800196e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001972:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001976:	601a      	str	r2, [r3, #0]
 8001978:	4b69      	ldr	r3, [pc, #420]	@ (8001b20 <HAL_RCC_OscConfig+0xfcc>)
 800197a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800197c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001980:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001984:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001988:	6011      	str	r1, [r2, #0]
 800198a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800198e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8001992:	6812      	ldr	r2, [r2, #0]
 8001994:	fa92 f1a2 	rbit	r1, r2
 8001998:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800199c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80019a0:	6011      	str	r1, [r2, #0]
  return result;
 80019a2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80019a6:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80019aa:	6812      	ldr	r2, [r2, #0]
 80019ac:	fab2 f282 	clz	r2, r2
 80019b0:	b2d2      	uxtb	r2, r2
 80019b2:	f042 0220 	orr.w	r2, r2, #32
 80019b6:	b2d2      	uxtb	r2, r2
 80019b8:	f002 021f 	and.w	r2, r2, #31
 80019bc:	2101      	movs	r1, #1
 80019be:	fa01 f202 	lsl.w	r2, r1, r2
 80019c2:	4013      	ands	r3, r2
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d087      	beq.n	80018d8 <HAL_RCC_OscConfig+0xd84>
 80019c8:	e0ca      	b.n	8001b60 <HAL_RCC_OscConfig+0x100c>
 80019ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ce:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80019d2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80019d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019dc:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	fa93 f2a3 	rbit	r2, r3
 80019e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019ea:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80019ee:	601a      	str	r2, [r3, #0]
  return result;
 80019f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80019f4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80019f8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019fa:	fab3 f383 	clz	r3, r3
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001a04:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a10:	f7fe fe18 	bl	8000644 <HAL_GetTick>
 8001a14:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a18:	e009      	b.n	8001a2e <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a1a:	f7fe fe13 	bl	8000644 <HAL_GetTick>
 8001a1e:	4602      	mov	r2, r0
 8001a20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b02      	cmp	r3, #2
 8001a28:	d901      	bls.n	8001a2e <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e099      	b.n	8001b62 <HAL_RCC_OscConfig+0x100e>
 8001a2e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a32:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001a36:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a3c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a40:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	fa93 f2a3 	rbit	r2, r3
 8001a4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a4e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001a52:	601a      	str	r2, [r3, #0]
  return result;
 8001a54:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a58:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001a5c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a5e:	fab3 f383 	clz	r3, r3
 8001a62:	b2db      	uxtb	r3, r3
 8001a64:	2b3f      	cmp	r3, #63	@ 0x3f
 8001a66:	d802      	bhi.n	8001a6e <HAL_RCC_OscConfig+0xf1a>
 8001a68:	4b2d      	ldr	r3, [pc, #180]	@ (8001b20 <HAL_RCC_OscConfig+0xfcc>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	e027      	b.n	8001abe <HAL_RCC_OscConfig+0xf6a>
 8001a6e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a72:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001a76:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001a7a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a7c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a80:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	fa93 f2a3 	rbit	r2, r3
 8001a8a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a8e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001a98:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001a9c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001aa6:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	fa93 f2a3 	rbit	r2, r3
 8001ab0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001ab4:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001ab8:	601a      	str	r2, [r3, #0]
 8001aba:	4b19      	ldr	r3, [pc, #100]	@ (8001b20 <HAL_RCC_OscConfig+0xfcc>)
 8001abc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001abe:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ac2:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001ac6:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001aca:	6011      	str	r1, [r2, #0]
 8001acc:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ad0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8001ad4:	6812      	ldr	r2, [r2, #0]
 8001ad6:	fa92 f1a2 	rbit	r1, r2
 8001ada:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ade:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001ae2:	6011      	str	r1, [r2, #0]
  return result;
 8001ae4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8001ae8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001aec:	6812      	ldr	r2, [r2, #0]
 8001aee:	fab2 f282 	clz	r2, r2
 8001af2:	b2d2      	uxtb	r2, r2
 8001af4:	f042 0220 	orr.w	r2, r2, #32
 8001af8:	b2d2      	uxtb	r2, r2
 8001afa:	f002 021f 	and.w	r2, r2, #31
 8001afe:	2101      	movs	r1, #1
 8001b00:	fa01 f202 	lsl.w	r2, r1, r2
 8001b04:	4013      	ands	r3, r2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d187      	bne.n	8001a1a <HAL_RCC_OscConfig+0xec6>
 8001b0a:	e029      	b.n	8001b60 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b10:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	69db      	ldr	r3, [r3, #28]
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d103      	bne.n	8001b24 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	e020      	b.n	8001b62 <HAL_RCC_OscConfig+0x100e>
 8001b20:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b24:	4b11      	ldr	r3, [pc, #68]	@ (8001b6c <HAL_RCC_OscConfig+0x1018>)
 8001b26:	685b      	ldr	r3, [r3, #4]
 8001b28:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b2c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001b30:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001b34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b38:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	6a1b      	ldr	r3, [r3, #32]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d10b      	bne.n	8001b5c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001b44:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001b48:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001b4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001b50:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d001      	beq.n	8001b60 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	e000      	b.n	8001b62 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8001b60:	2300      	movs	r3, #0
}
 8001b62:	4618      	mov	r0, r3
 8001b64:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40021000 	.word	0x40021000

08001b70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b09e      	sub	sp, #120	@ 0x78
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d101      	bne.n	8001b88 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e154      	b.n	8001e32 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b88:	4b89      	ldr	r3, [pc, #548]	@ (8001db0 <HAL_RCC_ClockConfig+0x240>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0307 	and.w	r3, r3, #7
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d910      	bls.n	8001bb8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b96:	4b86      	ldr	r3, [pc, #536]	@ (8001db0 <HAL_RCC_ClockConfig+0x240>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	f023 0207 	bic.w	r2, r3, #7
 8001b9e:	4984      	ldr	r1, [pc, #528]	@ (8001db0 <HAL_RCC_ClockConfig+0x240>)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ba6:	4b82      	ldr	r3, [pc, #520]	@ (8001db0 <HAL_RCC_ClockConfig+0x240>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0307 	and.w	r3, r3, #7
 8001bae:	683a      	ldr	r2, [r7, #0]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d001      	beq.n	8001bb8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	e13c      	b.n	8001e32 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d008      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bc4:	4b7b      	ldr	r3, [pc, #492]	@ (8001db4 <HAL_RCC_ClockConfig+0x244>)
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	4978      	ldr	r1, [pc, #480]	@ (8001db4 <HAL_RCC_ClockConfig+0x244>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	f003 0301 	and.w	r3, r3, #1
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	f000 80cd 	beq.w	8001d7e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	2b01      	cmp	r3, #1
 8001bea:	d137      	bne.n	8001c5c <HAL_RCC_ClockConfig+0xec>
 8001bec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001bf0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bf2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001bf4:	fa93 f3a3 	rbit	r3, r3
 8001bf8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001bfa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bfc:	fab3 f383 	clz	r3, r3
 8001c00:	b2db      	uxtb	r3, r3
 8001c02:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c04:	d802      	bhi.n	8001c0c <HAL_RCC_ClockConfig+0x9c>
 8001c06:	4b6b      	ldr	r3, [pc, #428]	@ (8001db4 <HAL_RCC_ClockConfig+0x244>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	e00f      	b.n	8001c2c <HAL_RCC_ClockConfig+0xbc>
 8001c0c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c10:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c12:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001c14:	fa93 f3a3 	rbit	r3, r3
 8001c18:	667b      	str	r3, [r7, #100]	@ 0x64
 8001c1a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001c1e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001c20:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001c22:	fa93 f3a3 	rbit	r3, r3
 8001c26:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001c28:	4b62      	ldr	r3, [pc, #392]	@ (8001db4 <HAL_RCC_ClockConfig+0x244>)
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c2c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001c30:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001c32:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001c34:	fa92 f2a2 	rbit	r2, r2
 8001c38:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001c3a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001c3c:	fab2 f282 	clz	r2, r2
 8001c40:	b2d2      	uxtb	r2, r2
 8001c42:	f042 0220 	orr.w	r2, r2, #32
 8001c46:	b2d2      	uxtb	r2, r2
 8001c48:	f002 021f 	and.w	r2, r2, #31
 8001c4c:	2101      	movs	r1, #1
 8001c4e:	fa01 f202 	lsl.w	r2, r1, r2
 8001c52:	4013      	ands	r3, r2
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d171      	bne.n	8001d3c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e0ea      	b.n	8001e32 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	2b02      	cmp	r3, #2
 8001c62:	d137      	bne.n	8001cd4 <HAL_RCC_ClockConfig+0x164>
 8001c64:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c68:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001c6c:	fa93 f3a3 	rbit	r3, r3
 8001c70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001c72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c74:	fab3 f383 	clz	r3, r3
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c7c:	d802      	bhi.n	8001c84 <HAL_RCC_ClockConfig+0x114>
 8001c7e:	4b4d      	ldr	r3, [pc, #308]	@ (8001db4 <HAL_RCC_ClockConfig+0x244>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	e00f      	b.n	8001ca4 <HAL_RCC_ClockConfig+0x134>
 8001c84:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c88:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001c8c:	fa93 f3a3 	rbit	r3, r3
 8001c90:	647b      	str	r3, [r7, #68]	@ 0x44
 8001c92:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c96:	643b      	str	r3, [r7, #64]	@ 0x40
 8001c98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c9a:	fa93 f3a3 	rbit	r3, r3
 8001c9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001ca0:	4b44      	ldr	r3, [pc, #272]	@ (8001db4 <HAL_RCC_ClockConfig+0x244>)
 8001ca2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ca4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001ca8:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001caa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001cac:	fa92 f2a2 	rbit	r2, r2
 8001cb0:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8001cb2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001cb4:	fab2 f282 	clz	r2, r2
 8001cb8:	b2d2      	uxtb	r2, r2
 8001cba:	f042 0220 	orr.w	r2, r2, #32
 8001cbe:	b2d2      	uxtb	r2, r2
 8001cc0:	f002 021f 	and.w	r2, r2, #31
 8001cc4:	2101      	movs	r1, #1
 8001cc6:	fa01 f202 	lsl.w	r2, r1, r2
 8001cca:	4013      	ands	r3, r2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d135      	bne.n	8001d3c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e0ae      	b.n	8001e32 <HAL_RCC_ClockConfig+0x2c2>
 8001cd4:	2302      	movs	r3, #2
 8001cd6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001cda:	fa93 f3a3 	rbit	r3, r3
 8001cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8001ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce2:	fab3 f383 	clz	r3, r3
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	2b3f      	cmp	r3, #63	@ 0x3f
 8001cea:	d802      	bhi.n	8001cf2 <HAL_RCC_ClockConfig+0x182>
 8001cec:	4b31      	ldr	r3, [pc, #196]	@ (8001db4 <HAL_RCC_ClockConfig+0x244>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	e00d      	b.n	8001d0e <HAL_RCC_ClockConfig+0x19e>
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cf8:	fa93 f3a3 	rbit	r3, r3
 8001cfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001cfe:	2302      	movs	r3, #2
 8001d00:	623b      	str	r3, [r7, #32]
 8001d02:	6a3b      	ldr	r3, [r7, #32]
 8001d04:	fa93 f3a3 	rbit	r3, r3
 8001d08:	61fb      	str	r3, [r7, #28]
 8001d0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001db4 <HAL_RCC_ClockConfig+0x244>)
 8001d0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d0e:	2202      	movs	r2, #2
 8001d10:	61ba      	str	r2, [r7, #24]
 8001d12:	69ba      	ldr	r2, [r7, #24]
 8001d14:	fa92 f2a2 	rbit	r2, r2
 8001d18:	617a      	str	r2, [r7, #20]
  return result;
 8001d1a:	697a      	ldr	r2, [r7, #20]
 8001d1c:	fab2 f282 	clz	r2, r2
 8001d20:	b2d2      	uxtb	r2, r2
 8001d22:	f042 0220 	orr.w	r2, r2, #32
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	f002 021f 	and.w	r2, r2, #31
 8001d2c:	2101      	movs	r1, #1
 8001d2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d32:	4013      	ands	r3, r2
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d101      	bne.n	8001d3c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e07a      	b.n	8001e32 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8001db4 <HAL_RCC_ClockConfig+0x244>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f023 0203 	bic.w	r2, r3, #3
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	491a      	ldr	r1, [pc, #104]	@ (8001db4 <HAL_RCC_ClockConfig+0x244>)
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d4e:	f7fe fc79 	bl	8000644 <HAL_GetTick>
 8001d52:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d54:	e00a      	b.n	8001d6c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d56:	f7fe fc75 	bl	8000644 <HAL_GetTick>
 8001d5a:	4602      	mov	r2, r0
 8001d5c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d901      	bls.n	8001d6c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8001d68:	2303      	movs	r3, #3
 8001d6a:	e062      	b.n	8001e32 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d6c:	4b11      	ldr	r3, [pc, #68]	@ (8001db4 <HAL_RCC_ClockConfig+0x244>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	f003 020c 	and.w	r2, r3, #12
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	009b      	lsls	r3, r3, #2
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d1eb      	bne.n	8001d56 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8001db0 <HAL_RCC_ClockConfig+0x240>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0307 	and.w	r3, r3, #7
 8001d86:	683a      	ldr	r2, [r7, #0]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d215      	bcs.n	8001db8 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d8c:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <HAL_RCC_ClockConfig+0x240>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f023 0207 	bic.w	r2, r3, #7
 8001d94:	4906      	ldr	r1, [pc, #24]	@ (8001db0 <HAL_RCC_ClockConfig+0x240>)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d9c:	4b04      	ldr	r3, [pc, #16]	@ (8001db0 <HAL_RCC_ClockConfig+0x240>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 0307 	and.w	r3, r3, #7
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d006      	beq.n	8001db8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e041      	b.n	8001e32 <HAL_RCC_ClockConfig+0x2c2>
 8001dae:	bf00      	nop
 8001db0:	40022000 	.word	0x40022000
 8001db4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d008      	beq.n	8001dd6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e3c <HAL_RCC_ClockConfig+0x2cc>)
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	491a      	ldr	r1, [pc, #104]	@ (8001e3c <HAL_RCC_ClockConfig+0x2cc>)
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 0308 	and.w	r3, r3, #8
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d009      	beq.n	8001df6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001de2:	4b16      	ldr	r3, [pc, #88]	@ (8001e3c <HAL_RCC_ClockConfig+0x2cc>)
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	691b      	ldr	r3, [r3, #16]
 8001dee:	00db      	lsls	r3, r3, #3
 8001df0:	4912      	ldr	r1, [pc, #72]	@ (8001e3c <HAL_RCC_ClockConfig+0x2cc>)
 8001df2:	4313      	orrs	r3, r2
 8001df4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001df6:	f000 f829 	bl	8001e4c <HAL_RCC_GetSysClockFreq>
 8001dfa:	4601      	mov	r1, r0
 8001dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8001e3c <HAL_RCC_ClockConfig+0x2cc>)
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e04:	22f0      	movs	r2, #240	@ 0xf0
 8001e06:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e08:	693a      	ldr	r2, [r7, #16]
 8001e0a:	fa92 f2a2 	rbit	r2, r2
 8001e0e:	60fa      	str	r2, [r7, #12]
  return result;
 8001e10:	68fa      	ldr	r2, [r7, #12]
 8001e12:	fab2 f282 	clz	r2, r2
 8001e16:	b2d2      	uxtb	r2, r2
 8001e18:	40d3      	lsrs	r3, r2
 8001e1a:	4a09      	ldr	r2, [pc, #36]	@ (8001e40 <HAL_RCC_ClockConfig+0x2d0>)
 8001e1c:	5cd3      	ldrb	r3, [r2, r3]
 8001e1e:	fa21 f303 	lsr.w	r3, r1, r3
 8001e22:	4a08      	ldr	r2, [pc, #32]	@ (8001e44 <HAL_RCC_ClockConfig+0x2d4>)
 8001e24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001e26:	4b08      	ldr	r3, [pc, #32]	@ (8001e48 <HAL_RCC_ClockConfig+0x2d8>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7fe fbc6 	bl	80005bc <HAL_InitTick>
  
  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	3778      	adds	r7, #120	@ 0x78
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	08002d08 	.word	0x08002d08
 8001e44:	20000004 	.word	0x20000004
 8001e48:	20000008 	.word	0x20000008

08001e4c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b087      	sub	sp, #28
 8001e50:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
 8001e56:	2300      	movs	r3, #0
 8001e58:	60bb      	str	r3, [r7, #8]
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
 8001e5e:	2300      	movs	r3, #0
 8001e60:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e62:	2300      	movs	r3, #0
 8001e64:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8001e66:	4b1e      	ldr	r3, [pc, #120]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f003 030c 	and.w	r3, r3, #12
 8001e72:	2b04      	cmp	r3, #4
 8001e74:	d002      	beq.n	8001e7c <HAL_RCC_GetSysClockFreq+0x30>
 8001e76:	2b08      	cmp	r3, #8
 8001e78:	d003      	beq.n	8001e82 <HAL_RCC_GetSysClockFreq+0x36>
 8001e7a:	e026      	b.n	8001eca <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e7c:	4b19      	ldr	r3, [pc, #100]	@ (8001ee4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e7e:	613b      	str	r3, [r7, #16]
      break;
 8001e80:	e026      	b.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	0c9b      	lsrs	r3, r3, #18
 8001e86:	f003 030f 	and.w	r3, r3, #15
 8001e8a:	4a17      	ldr	r2, [pc, #92]	@ (8001ee8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e8c:	5cd3      	ldrb	r3, [r2, r3]
 8001e8e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8001e90:	4b13      	ldr	r3, [pc, #76]	@ (8001ee0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e94:	f003 030f 	and.w	r3, r3, #15
 8001e98:	4a14      	ldr	r2, [pc, #80]	@ (8001eec <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e9a:	5cd3      	ldrb	r3, [r2, r3]
 8001e9c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d008      	beq.n	8001eba <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001ea8:	4a0e      	ldr	r2, [pc, #56]	@ (8001ee4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001eaa:	68bb      	ldr	r3, [r7, #8]
 8001eac:	fbb2 f2f3 	udiv	r2, r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	fb02 f303 	mul.w	r3, r2, r3
 8001eb6:	617b      	str	r3, [r7, #20]
 8001eb8:	e004      	b.n	8001ec4 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a0c      	ldr	r2, [pc, #48]	@ (8001ef0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ebe:	fb02 f303 	mul.w	r3, r2, r3
 8001ec2:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001ec4:	697b      	ldr	r3, [r7, #20]
 8001ec6:	613b      	str	r3, [r7, #16]
      break;
 8001ec8:	e002      	b.n	8001ed0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001eca:	4b06      	ldr	r3, [pc, #24]	@ (8001ee4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ecc:	613b      	str	r3, [r7, #16]
      break;
 8001ece:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ed0:	693b      	ldr	r3, [r7, #16]
}
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	371c      	adds	r7, #28
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
 8001ede:	bf00      	nop
 8001ee0:	40021000 	.word	0x40021000
 8001ee4:	007a1200 	.word	0x007a1200
 8001ee8:	08002d20 	.word	0x08002d20
 8001eec:	08002d30 	.word	0x08002d30
 8001ef0:	003d0900 	.word	0x003d0900

08001ef4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ef8:	4b03      	ldr	r3, [pc, #12]	@ (8001f08 <HAL_RCC_GetHCLKFreq+0x14>)
 8001efa:	681b      	ldr	r3, [r3, #0]
}
 8001efc:	4618      	mov	r0, r3
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	20000004 	.word	0x20000004

08001f0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001f12:	f7ff ffef 	bl	8001ef4 <HAL_RCC_GetHCLKFreq>
 8001f16:	4601      	mov	r1, r0
 8001f18:	4b0b      	ldr	r3, [pc, #44]	@ (8001f48 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001f20:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001f24:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	fa92 f2a2 	rbit	r2, r2
 8001f2c:	603a      	str	r2, [r7, #0]
  return result;
 8001f2e:	683a      	ldr	r2, [r7, #0]
 8001f30:	fab2 f282 	clz	r2, r2
 8001f34:	b2d2      	uxtb	r2, r2
 8001f36:	40d3      	lsrs	r3, r2
 8001f38:	4a04      	ldr	r2, [pc, #16]	@ (8001f4c <HAL_RCC_GetPCLK1Freq+0x40>)
 8001f3a:	5cd3      	ldrb	r3, [r2, r3]
 8001f3c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8001f40:	4618      	mov	r0, r3
 8001f42:	3708      	adds	r7, #8
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bd80      	pop	{r7, pc}
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	08002d18 	.word	0x08002d18

08001f50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001f56:	f7ff ffcd 	bl	8001ef4 <HAL_RCC_GetHCLKFreq>
 8001f5a:	4601      	mov	r1, r0
 8001f5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f8c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8001f5e:	685b      	ldr	r3, [r3, #4]
 8001f60:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8001f64:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8001f68:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	fa92 f2a2 	rbit	r2, r2
 8001f70:	603a      	str	r2, [r7, #0]
  return result;
 8001f72:	683a      	ldr	r2, [r7, #0]
 8001f74:	fab2 f282 	clz	r2, r2
 8001f78:	b2d2      	uxtb	r2, r2
 8001f7a:	40d3      	lsrs	r3, r2
 8001f7c:	4a04      	ldr	r2, [pc, #16]	@ (8001f90 <HAL_RCC_GetPCLK2Freq+0x40>)
 8001f7e:	5cd3      	ldrb	r3, [r2, r3]
 8001f80:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8001f84:	4618      	mov	r0, r3
 8001f86:	3708      	adds	r7, #8
 8001f88:	46bd      	mov	sp, r7
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	40021000 	.word	0x40021000
 8001f90:	08002d18 	.word	0x08002d18

08001f94 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b092      	sub	sp, #72	@ 0x48
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	f000 80d2 	beq.w	800215c <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001fb8:	4b4d      	ldr	r3, [pc, #308]	@ (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001fba:	69db      	ldr	r3, [r3, #28]
 8001fbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d10e      	bne.n	8001fe2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001fc4:	4b4a      	ldr	r3, [pc, #296]	@ (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001fc6:	69db      	ldr	r3, [r3, #28]
 8001fc8:	4a49      	ldr	r2, [pc, #292]	@ (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001fca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fce:	61d3      	str	r3, [r2, #28]
 8001fd0:	4b47      	ldr	r3, [pc, #284]	@ (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8001fd2:	69db      	ldr	r3, [r3, #28]
 8001fd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fd8:	60bb      	str	r3, [r7, #8]
 8001fda:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fe2:	4b44      	ldr	r3, [pc, #272]	@ (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d118      	bne.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fee:	4b41      	ldr	r3, [pc, #260]	@ (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a40      	ldr	r2, [pc, #256]	@ (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ff8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ffa:	f7fe fb23 	bl	8000644 <HAL_GetTick>
 8001ffe:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002000:	e008      	b.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002002:	f7fe fb1f 	bl	8000644 <HAL_GetTick>
 8002006:	4602      	mov	r2, r0
 8002008:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800200a:	1ad3      	subs	r3, r2, r3
 800200c:	2b64      	cmp	r3, #100	@ 0x64
 800200e:	d901      	bls.n	8002014 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002010:	2303      	movs	r3, #3
 8002012:	e149      	b.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x314>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002014:	4b37      	ldr	r3, [pc, #220]	@ (80020f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800201c:	2b00      	cmp	r3, #0
 800201e:	d0f0      	beq.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002020:	4b33      	ldr	r3, [pc, #204]	@ (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002028:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800202a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800202c:	2b00      	cmp	r3, #0
 800202e:	f000 8082 	beq.w	8002136 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800203a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800203c:	429a      	cmp	r2, r3
 800203e:	d07a      	beq.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002040:	4b2b      	ldr	r3, [pc, #172]	@ (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002042:	6a1b      	ldr	r3, [r3, #32]
 8002044:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002048:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800204a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800204e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002050:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002052:	fa93 f3a3 	rbit	r3, r3
 8002056:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800205a:	fab3 f383 	clz	r3, r3
 800205e:	b2db      	uxtb	r3, r3
 8002060:	461a      	mov	r2, r3
 8002062:	4b25      	ldr	r3, [pc, #148]	@ (80020f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002064:	4413      	add	r3, r2
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	461a      	mov	r2, r3
 800206a:	2301      	movs	r3, #1
 800206c:	6013      	str	r3, [r2, #0]
 800206e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002072:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002074:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002076:	fa93 f3a3 	rbit	r3, r3
 800207a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800207c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800207e:	fab3 f383 	clz	r3, r3
 8002082:	b2db      	uxtb	r3, r3
 8002084:	461a      	mov	r2, r3
 8002086:	4b1c      	ldr	r3, [pc, #112]	@ (80020f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002088:	4413      	add	r3, r2
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	461a      	mov	r2, r3
 800208e:	2300      	movs	r3, #0
 8002090:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002092:	4a17      	ldr	r2, [pc, #92]	@ (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002096:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002098:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800209a:	f003 0301 	and.w	r3, r3, #1
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d049      	beq.n	8002136 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020a2:	f7fe facf 	bl	8000644 <HAL_GetTick>
 80020a6:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020a8:	e00a      	b.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020aa:	f7fe facb 	bl	8000644 <HAL_GetTick>
 80020ae:	4602      	mov	r2, r0
 80020b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80020b2:	1ad3      	subs	r3, r2, r3
 80020b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d901      	bls.n	80020c0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80020bc:	2303      	movs	r3, #3
 80020be:	e0f3      	b.n	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x314>
 80020c0:	2302      	movs	r3, #2
 80020c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020c6:	fa93 f3a3 	rbit	r3, r3
 80020ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80020cc:	2302      	movs	r3, #2
 80020ce:	623b      	str	r3, [r7, #32]
 80020d0:	6a3b      	ldr	r3, [r7, #32]
 80020d2:	fa93 f3a3 	rbit	r3, r3
 80020d6:	61fb      	str	r3, [r7, #28]
  return result;
 80020d8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020da:	fab3 f383 	clz	r3, r3
 80020de:	b2db      	uxtb	r3, r3
 80020e0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d108      	bne.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x168>
 80020ea:	4b01      	ldr	r3, [pc, #4]	@ (80020f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80020ec:	6a1b      	ldr	r3, [r3, #32]
 80020ee:	e00d      	b.n	800210c <HAL_RCCEx_PeriphCLKConfig+0x178>
 80020f0:	40021000 	.word	0x40021000
 80020f4:	40007000 	.word	0x40007000
 80020f8:	10908100 	.word	0x10908100
 80020fc:	2302      	movs	r3, #2
 80020fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002100:	69bb      	ldr	r3, [r7, #24]
 8002102:	fa93 f3a3 	rbit	r3, r3
 8002106:	617b      	str	r3, [r7, #20]
 8002108:	4b69      	ldr	r3, [pc, #420]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800210a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800210c:	2202      	movs	r2, #2
 800210e:	613a      	str	r2, [r7, #16]
 8002110:	693a      	ldr	r2, [r7, #16]
 8002112:	fa92 f2a2 	rbit	r2, r2
 8002116:	60fa      	str	r2, [r7, #12]
  return result;
 8002118:	68fa      	ldr	r2, [r7, #12]
 800211a:	fab2 f282 	clz	r2, r2
 800211e:	b2d2      	uxtb	r2, r2
 8002120:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002124:	b2d2      	uxtb	r2, r2
 8002126:	f002 021f 	and.w	r2, r2, #31
 800212a:	2101      	movs	r1, #1
 800212c:	fa01 f202 	lsl.w	r2, r1, r2
 8002130:	4013      	ands	r3, r2
 8002132:	2b00      	cmp	r3, #0
 8002134:	d0b9      	beq.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002136:	4b5e      	ldr	r3, [pc, #376]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002138:	6a1b      	ldr	r3, [r3, #32]
 800213a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	495b      	ldr	r1, [pc, #364]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002144:	4313      	orrs	r3, r2
 8002146:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002148:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800214c:	2b01      	cmp	r3, #1
 800214e:	d105      	bne.n	800215c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002150:	4b57      	ldr	r3, [pc, #348]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002152:	69db      	ldr	r3, [r3, #28]
 8002154:	4a56      	ldr	r2, [pc, #344]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002156:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800215a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f003 0301 	and.w	r3, r3, #1
 8002164:	2b00      	cmp	r3, #0
 8002166:	d008      	beq.n	800217a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002168:	4b51      	ldr	r3, [pc, #324]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800216a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216c:	f023 0203 	bic.w	r2, r3, #3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	494e      	ldr	r1, [pc, #312]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002176:	4313      	orrs	r3, r2
 8002178:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0320 	and.w	r3, r3, #32
 8002182:	2b00      	cmp	r3, #0
 8002184:	d008      	beq.n	8002198 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002186:	4b4a      	ldr	r3, [pc, #296]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800218a:	f023 0210 	bic.w	r2, r3, #16
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	68db      	ldr	r3, [r3, #12]
 8002192:	4947      	ldr	r1, [pc, #284]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002194:	4313      	orrs	r3, r2
 8002196:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d008      	beq.n	80021b6 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80021a4:	4b42      	ldr	r3, [pc, #264]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b0:	493f      	ldr	r1, [pc, #252]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d008      	beq.n	80021d4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80021c2:	4b3b      	ldr	r3, [pc, #236]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80021c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021c6:	f023 0220 	bic.w	r2, r3, #32
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	4938      	ldr	r1, [pc, #224]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80021d0:	4313      	orrs	r3, r2
 80021d2:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d008      	beq.n	80021f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80021e0:	4b33      	ldr	r3, [pc, #204]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80021e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	695b      	ldr	r3, [r3, #20]
 80021ec:	4930      	ldr	r1, [pc, #192]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d008      	beq.n	8002210 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80021fe:	4b2c      	ldr	r3, [pc, #176]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	4929      	ldr	r1, [pc, #164]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800220c:	4313      	orrs	r3, r2
 800220e:	604b      	str	r3, [r1, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002218:	2b00      	cmp	r3, #0
 800221a:	d008      	beq.n	800222e <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 800221c:	4b24      	ldr	r3, [pc, #144]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800221e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002220:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	4921      	ldr	r1, [pc, #132]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800222a:	4313      	orrs	r3, r2
 800222c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002236:	2b00      	cmp	r3, #0
 8002238:	d008      	beq.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800223a:	4b1d      	ldr	r3, [pc, #116]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800223e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	491a      	ldr	r1, [pc, #104]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002248:	4313      	orrs	r3, r2
 800224a:	630b      	str	r3, [r1, #48]	@ 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d008      	beq.n	800226a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002258:	4b15      	ldr	r3, [pc, #84]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 800225a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002264:	4912      	ldr	r1, [pc, #72]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002266:	4313      	orrs	r3, r2
 8002268:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002272:	2b00      	cmp	r3, #0
 8002274:	d008      	beq.n	8002288 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002276:	4b0e      	ldr	r3, [pc, #56]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002282:	490b      	ldr	r1, [pc, #44]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002284:	4313      	orrs	r3, r2
 8002286:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002290:	2b00      	cmp	r3, #0
 8002292:	d008      	beq.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8002294:	4b06      	ldr	r3, [pc, #24]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 8002296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002298:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022a0:	4903      	ldr	r1, [pc, #12]	@ (80022b0 <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80022a2:	4313      	orrs	r3, r2
 80022a4:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3748      	adds	r7, #72	@ 0x48
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	40021000 	.word	0x40021000

080022b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d101      	bne.n	80022c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e040      	b.n	8002348 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d106      	bne.n	80022dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022d6:	6878      	ldr	r0, [r7, #4]
 80022d8:	f7fe f8ec 	bl	80004b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2224      	movs	r2, #36	@ 0x24
 80022e0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f022 0201 	bic.w	r2, r2, #1
 80022f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d002      	beq.n	8002300 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 fab0 	bl	8002860 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f000 f977 	bl	80025f4 <UART_SetConfig>
 8002306:	4603      	mov	r3, r0
 8002308:	2b01      	cmp	r3, #1
 800230a:	d101      	bne.n	8002310 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800230c:	2301      	movs	r3, #1
 800230e:	e01b      	b.n	8002348 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800231e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	689a      	ldr	r2, [r3, #8]
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800232e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	f042 0201 	orr.w	r2, r2, #1
 800233e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f000 fb2f 	bl	80029a4 <UART_CheckIdleState>
 8002346:	4603      	mov	r3, r0
}
 8002348:	4618      	mov	r0, r3
 800234a:	3708      	adds	r7, #8
 800234c:	46bd      	mov	sp, r7
 800234e:	bd80      	pop	{r7, pc}

08002350 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b08a      	sub	sp, #40	@ 0x28
 8002354:	af02      	add	r7, sp, #8
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	60b9      	str	r1, [r7, #8]
 800235a:	603b      	str	r3, [r7, #0]
 800235c:	4613      	mov	r3, r2
 800235e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002364:	2b20      	cmp	r3, #32
 8002366:	d177      	bne.n	8002458 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d002      	beq.n	8002374 <HAL_UART_Transmit+0x24>
 800236e:	88fb      	ldrh	r3, [r7, #6]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d101      	bne.n	8002378 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e070      	b.n	800245a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	2200      	movs	r2, #0
 800237c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2221      	movs	r2, #33	@ 0x21
 8002384:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002386:	f7fe f95d 	bl	8000644 <HAL_GetTick>
 800238a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	88fa      	ldrh	r2, [r7, #6]
 8002390:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	88fa      	ldrh	r2, [r7, #6]
 8002398:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023a4:	d108      	bne.n	80023b8 <HAL_UART_Transmit+0x68>
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	691b      	ldr	r3, [r3, #16]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d104      	bne.n	80023b8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	61bb      	str	r3, [r7, #24]
 80023b6:	e003      	b.n	80023c0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023bc:	2300      	movs	r3, #0
 80023be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80023c0:	e02f      	b.n	8002422 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	9300      	str	r3, [sp, #0]
 80023c6:	697b      	ldr	r3, [r7, #20]
 80023c8:	2200      	movs	r2, #0
 80023ca:	2180      	movs	r1, #128	@ 0x80
 80023cc:	68f8      	ldr	r0, [r7, #12]
 80023ce:	f000 fb91 	bl	8002af4 <UART_WaitOnFlagUntilTimeout>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d004      	beq.n	80023e2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2220      	movs	r2, #32
 80023dc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e03b      	b.n	800245a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d10b      	bne.n	8002400 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	881a      	ldrh	r2, [r3, #0]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023f4:	b292      	uxth	r2, r2
 80023f6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80023f8:	69bb      	ldr	r3, [r7, #24]
 80023fa:	3302      	adds	r3, #2
 80023fc:	61bb      	str	r3, [r7, #24]
 80023fe:	e007      	b.n	8002410 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002400:	69fb      	ldr	r3, [r7, #28]
 8002402:	781a      	ldrb	r2, [r3, #0]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	3301      	adds	r3, #1
 800240e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002416:	b29b      	uxth	r3, r3
 8002418:	3b01      	subs	r3, #1
 800241a:	b29a      	uxth	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8002428:	b29b      	uxth	r3, r3
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1c9      	bne.n	80023c2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	9300      	str	r3, [sp, #0]
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	2200      	movs	r2, #0
 8002436:	2140      	movs	r1, #64	@ 0x40
 8002438:	68f8      	ldr	r0, [r7, #12]
 800243a:	f000 fb5b 	bl	8002af4 <UART_WaitOnFlagUntilTimeout>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d004      	beq.n	800244e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2220      	movs	r2, #32
 8002448:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800244a:	2303      	movs	r3, #3
 800244c:	e005      	b.n	800245a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	2220      	movs	r2, #32
 8002452:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8002454:	2300      	movs	r3, #0
 8002456:	e000      	b.n	800245a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8002458:	2302      	movs	r3, #2
  }
}
 800245a:	4618      	mov	r0, r3
 800245c:	3720      	adds	r7, #32
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b08a      	sub	sp, #40	@ 0x28
 8002466:	af02      	add	r7, sp, #8
 8002468:	60f8      	str	r0, [r7, #12]
 800246a:	60b9      	str	r1, [r7, #8]
 800246c:	603b      	str	r3, [r7, #0]
 800246e:	4613      	mov	r3, r2
 8002470:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002478:	2b20      	cmp	r3, #32
 800247a:	f040 80b6 	bne.w	80025ea <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	2b00      	cmp	r3, #0
 8002482:	d002      	beq.n	800248a <HAL_UART_Receive+0x28>
 8002484:	88fb      	ldrh	r3, [r7, #6]
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e0ae      	b.n	80025ec <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2200      	movs	r2, #0
 8002492:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2222      	movs	r2, #34	@ 0x22
 800249a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2200      	movs	r2, #0
 80024a2:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024a4:	f7fe f8ce 	bl	8000644 <HAL_GetTick>
 80024a8:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	88fa      	ldrh	r2, [r7, #6]
 80024ae:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	88fa      	ldrh	r2, [r7, #6]
 80024b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	689b      	ldr	r3, [r3, #8]
 80024be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024c2:	d10e      	bne.n	80024e2 <HAL_UART_Receive+0x80>
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	691b      	ldr	r3, [r3, #16]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d105      	bne.n	80024d8 <HAL_UART_Receive+0x76>
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80024d2:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80024d6:	e02d      	b.n	8002534 <HAL_UART_Receive+0xd2>
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	22ff      	movs	r2, #255	@ 0xff
 80024dc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80024e0:	e028      	b.n	8002534 <HAL_UART_Receive+0xd2>
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d10d      	bne.n	8002506 <HAL_UART_Receive+0xa4>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	691b      	ldr	r3, [r3, #16]
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d104      	bne.n	80024fc <HAL_UART_Receive+0x9a>
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	22ff      	movs	r2, #255	@ 0xff
 80024f6:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80024fa:	e01b      	b.n	8002534 <HAL_UART_Receive+0xd2>
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	227f      	movs	r2, #127	@ 0x7f
 8002500:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002504:	e016      	b.n	8002534 <HAL_UART_Receive+0xd2>
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800250e:	d10d      	bne.n	800252c <HAL_UART_Receive+0xca>
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	691b      	ldr	r3, [r3, #16]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d104      	bne.n	8002522 <HAL_UART_Receive+0xc0>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	227f      	movs	r2, #127	@ 0x7f
 800251c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8002520:	e008      	b.n	8002534 <HAL_UART_Receive+0xd2>
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	223f      	movs	r2, #63	@ 0x3f
 8002526:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800252a:	e003      	b.n	8002534 <HAL_UART_Receive+0xd2>
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800253a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002544:	d108      	bne.n	8002558 <HAL_UART_Receive+0xf6>
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d104      	bne.n	8002558 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800254e:	2300      	movs	r3, #0
 8002550:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002552:	68bb      	ldr	r3, [r7, #8]
 8002554:	61bb      	str	r3, [r7, #24]
 8002556:	e003      	b.n	8002560 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800255c:	2300      	movs	r3, #0
 800255e:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002560:	e037      	b.n	80025d2 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	9300      	str	r3, [sp, #0]
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	2200      	movs	r2, #0
 800256a:	2120      	movs	r1, #32
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	f000 fac1 	bl	8002af4 <UART_WaitOnFlagUntilTimeout>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d005      	beq.n	8002584 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2220      	movs	r2, #32
 800257c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8002580:	2303      	movs	r3, #3
 8002582:	e033      	b.n	80025ec <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8002584:	69fb      	ldr	r3, [r7, #28]
 8002586:	2b00      	cmp	r3, #0
 8002588:	d10c      	bne.n	80025a4 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002590:	b29a      	uxth	r2, r3
 8002592:	8a7b      	ldrh	r3, [r7, #18]
 8002594:	4013      	ands	r3, r2
 8002596:	b29a      	uxth	r2, r3
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800259c:	69bb      	ldr	r3, [r7, #24]
 800259e:	3302      	adds	r3, #2
 80025a0:	61bb      	str	r3, [r7, #24]
 80025a2:	e00d      	b.n	80025c0 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80025aa:	b29b      	uxth	r3, r3
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	8a7b      	ldrh	r3, [r7, #18]
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	4013      	ands	r3, r2
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	3301      	adds	r3, #1
 80025be:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80025c6:	b29b      	uxth	r3, r3
 80025c8:	3b01      	subs	r3, #1
 80025ca:	b29a      	uxth	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80025d8:	b29b      	uxth	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d1c1      	bne.n	8002562 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2220      	movs	r2, #32
 80025e2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 80025e6:	2300      	movs	r3, #0
 80025e8:	e000      	b.n	80025ec <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 80025ea:	2302      	movs	r3, #2
  }
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	3720      	adds	r7, #32
 80025f0:	46bd      	mov	sp, r7
 80025f2:	bd80      	pop	{r7, pc}

080025f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b088      	sub	sp, #32
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025fc:	2300      	movs	r3, #0
 80025fe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689a      	ldr	r2, [r3, #8]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	691b      	ldr	r3, [r3, #16]
 8002608:	431a      	orrs	r2, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	431a      	orrs	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	69db      	ldr	r3, [r3, #28]
 8002614:	4313      	orrs	r3, r2
 8002616:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	4b8a      	ldr	r3, [pc, #552]	@ (8002848 <UART_SetConfig+0x254>)
 8002620:	4013      	ands	r3, r2
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	6812      	ldr	r2, [r2, #0]
 8002626:	6979      	ldr	r1, [r7, #20]
 8002628:	430b      	orrs	r3, r1
 800262a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	68da      	ldr	r2, [r3, #12]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	430a      	orrs	r2, r1
 8002640:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	699b      	ldr	r3, [r3, #24]
 8002646:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6a1b      	ldr	r3, [r3, #32]
 800264c:	697a      	ldr	r2, [r7, #20]
 800264e:	4313      	orrs	r3, r2
 8002650:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	697a      	ldr	r2, [r7, #20]
 8002662:	430a      	orrs	r2, r1
 8002664:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a78      	ldr	r2, [pc, #480]	@ (800284c <UART_SetConfig+0x258>)
 800266c:	4293      	cmp	r3, r2
 800266e:	d120      	bne.n	80026b2 <UART_SetConfig+0xbe>
 8002670:	4b77      	ldr	r3, [pc, #476]	@ (8002850 <UART_SetConfig+0x25c>)
 8002672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002674:	f003 0303 	and.w	r3, r3, #3
 8002678:	2b03      	cmp	r3, #3
 800267a:	d817      	bhi.n	80026ac <UART_SetConfig+0xb8>
 800267c:	a201      	add	r2, pc, #4	@ (adr r2, 8002684 <UART_SetConfig+0x90>)
 800267e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002682:	bf00      	nop
 8002684:	08002695 	.word	0x08002695
 8002688:	080026a1 	.word	0x080026a1
 800268c:	080026a7 	.word	0x080026a7
 8002690:	0800269b 	.word	0x0800269b
 8002694:	2300      	movs	r3, #0
 8002696:	77fb      	strb	r3, [r7, #31]
 8002698:	e01d      	b.n	80026d6 <UART_SetConfig+0xe2>
 800269a:	2302      	movs	r3, #2
 800269c:	77fb      	strb	r3, [r7, #31]
 800269e:	e01a      	b.n	80026d6 <UART_SetConfig+0xe2>
 80026a0:	2304      	movs	r3, #4
 80026a2:	77fb      	strb	r3, [r7, #31]
 80026a4:	e017      	b.n	80026d6 <UART_SetConfig+0xe2>
 80026a6:	2308      	movs	r3, #8
 80026a8:	77fb      	strb	r3, [r7, #31]
 80026aa:	e014      	b.n	80026d6 <UART_SetConfig+0xe2>
 80026ac:	2310      	movs	r3, #16
 80026ae:	77fb      	strb	r3, [r7, #31]
 80026b0:	e011      	b.n	80026d6 <UART_SetConfig+0xe2>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a67      	ldr	r2, [pc, #412]	@ (8002854 <UART_SetConfig+0x260>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d102      	bne.n	80026c2 <UART_SetConfig+0xce>
 80026bc:	2300      	movs	r3, #0
 80026be:	77fb      	strb	r3, [r7, #31]
 80026c0:	e009      	b.n	80026d6 <UART_SetConfig+0xe2>
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4a64      	ldr	r2, [pc, #400]	@ (8002858 <UART_SetConfig+0x264>)
 80026c8:	4293      	cmp	r3, r2
 80026ca:	d102      	bne.n	80026d2 <UART_SetConfig+0xde>
 80026cc:	2300      	movs	r3, #0
 80026ce:	77fb      	strb	r3, [r7, #31]
 80026d0:	e001      	b.n	80026d6 <UART_SetConfig+0xe2>
 80026d2:	2310      	movs	r3, #16
 80026d4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026de:	d15a      	bne.n	8002796 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80026e0:	7ffb      	ldrb	r3, [r7, #31]
 80026e2:	2b08      	cmp	r3, #8
 80026e4:	d827      	bhi.n	8002736 <UART_SetConfig+0x142>
 80026e6:	a201      	add	r2, pc, #4	@ (adr r2, 80026ec <UART_SetConfig+0xf8>)
 80026e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ec:	08002711 	.word	0x08002711
 80026f0:	08002719 	.word	0x08002719
 80026f4:	08002721 	.word	0x08002721
 80026f8:	08002737 	.word	0x08002737
 80026fc:	08002727 	.word	0x08002727
 8002700:	08002737 	.word	0x08002737
 8002704:	08002737 	.word	0x08002737
 8002708:	08002737 	.word	0x08002737
 800270c:	0800272f 	.word	0x0800272f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002710:	f7ff fbfc 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 8002714:	61b8      	str	r0, [r7, #24]
        break;
 8002716:	e013      	b.n	8002740 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002718:	f7ff fc1a 	bl	8001f50 <HAL_RCC_GetPCLK2Freq>
 800271c:	61b8      	str	r0, [r7, #24]
        break;
 800271e:	e00f      	b.n	8002740 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002720:	4b4e      	ldr	r3, [pc, #312]	@ (800285c <UART_SetConfig+0x268>)
 8002722:	61bb      	str	r3, [r7, #24]
        break;
 8002724:	e00c      	b.n	8002740 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002726:	f7ff fb91 	bl	8001e4c <HAL_RCC_GetSysClockFreq>
 800272a:	61b8      	str	r0, [r7, #24]
        break;
 800272c:	e008      	b.n	8002740 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800272e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002732:	61bb      	str	r3, [r7, #24]
        break;
 8002734:	e004      	b.n	8002740 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8002736:	2300      	movs	r3, #0
 8002738:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800273a:	2301      	movs	r3, #1
 800273c:	77bb      	strb	r3, [r7, #30]
        break;
 800273e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002740:	69bb      	ldr	r3, [r7, #24]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d074      	beq.n	8002830 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002746:	69bb      	ldr	r3, [r7, #24]
 8002748:	005a      	lsls	r2, r3, #1
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	085b      	lsrs	r3, r3, #1
 8002750:	441a      	add	r2, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	fbb2 f3f3 	udiv	r3, r2, r3
 800275a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	2b0f      	cmp	r3, #15
 8002760:	d916      	bls.n	8002790 <UART_SetConfig+0x19c>
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002768:	d212      	bcs.n	8002790 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800276a:	693b      	ldr	r3, [r7, #16]
 800276c:	b29b      	uxth	r3, r3
 800276e:	f023 030f 	bic.w	r3, r3, #15
 8002772:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	085b      	lsrs	r3, r3, #1
 8002778:	b29b      	uxth	r3, r3
 800277a:	f003 0307 	and.w	r3, r3, #7
 800277e:	b29a      	uxth	r2, r3
 8002780:	89fb      	ldrh	r3, [r7, #14]
 8002782:	4313      	orrs	r3, r2
 8002784:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	89fa      	ldrh	r2, [r7, #14]
 800278c:	60da      	str	r2, [r3, #12]
 800278e:	e04f      	b.n	8002830 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	77bb      	strb	r3, [r7, #30]
 8002794:	e04c      	b.n	8002830 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002796:	7ffb      	ldrb	r3, [r7, #31]
 8002798:	2b08      	cmp	r3, #8
 800279a:	d828      	bhi.n	80027ee <UART_SetConfig+0x1fa>
 800279c:	a201      	add	r2, pc, #4	@ (adr r2, 80027a4 <UART_SetConfig+0x1b0>)
 800279e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027a2:	bf00      	nop
 80027a4:	080027c9 	.word	0x080027c9
 80027a8:	080027d1 	.word	0x080027d1
 80027ac:	080027d9 	.word	0x080027d9
 80027b0:	080027ef 	.word	0x080027ef
 80027b4:	080027df 	.word	0x080027df
 80027b8:	080027ef 	.word	0x080027ef
 80027bc:	080027ef 	.word	0x080027ef
 80027c0:	080027ef 	.word	0x080027ef
 80027c4:	080027e7 	.word	0x080027e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80027c8:	f7ff fba0 	bl	8001f0c <HAL_RCC_GetPCLK1Freq>
 80027cc:	61b8      	str	r0, [r7, #24]
        break;
 80027ce:	e013      	b.n	80027f8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80027d0:	f7ff fbbe 	bl	8001f50 <HAL_RCC_GetPCLK2Freq>
 80027d4:	61b8      	str	r0, [r7, #24]
        break;
 80027d6:	e00f      	b.n	80027f8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80027d8:	4b20      	ldr	r3, [pc, #128]	@ (800285c <UART_SetConfig+0x268>)
 80027da:	61bb      	str	r3, [r7, #24]
        break;
 80027dc:	e00c      	b.n	80027f8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027de:	f7ff fb35 	bl	8001e4c <HAL_RCC_GetSysClockFreq>
 80027e2:	61b8      	str	r0, [r7, #24]
        break;
 80027e4:	e008      	b.n	80027f8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80027e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80027ea:	61bb      	str	r3, [r7, #24]
        break;
 80027ec:	e004      	b.n	80027f8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80027ee:	2300      	movs	r3, #0
 80027f0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	77bb      	strb	r3, [r7, #30]
        break;
 80027f6:	bf00      	nop
    }

    if (pclk != 0U)
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d018      	beq.n	8002830 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	085a      	lsrs	r2, r3, #1
 8002804:	69bb      	ldr	r3, [r7, #24]
 8002806:	441a      	add	r2, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002810:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	2b0f      	cmp	r3, #15
 8002816:	d909      	bls.n	800282c <UART_SetConfig+0x238>
 8002818:	693b      	ldr	r3, [r7, #16]
 800281a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800281e:	d205      	bcs.n	800282c <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	b29a      	uxth	r2, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	60da      	str	r2, [r3, #12]
 800282a:	e001      	b.n	8002830 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800282c:	2301      	movs	r3, #1
 800282e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2200      	movs	r2, #0
 800283a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800283c:	7fbb      	ldrb	r3, [r7, #30]
}
 800283e:	4618      	mov	r0, r3
 8002840:	3720      	adds	r7, #32
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	efff69f3 	.word	0xefff69f3
 800284c:	40013800 	.word	0x40013800
 8002850:	40021000 	.word	0x40021000
 8002854:	40004400 	.word	0x40004400
 8002858:	40004800 	.word	0x40004800
 800285c:	007a1200 	.word	0x007a1200

08002860 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800286c:	f003 0308 	and.w	r3, r3, #8
 8002870:	2b00      	cmp	r3, #0
 8002872:	d00a      	beq.n	800288a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	430a      	orrs	r2, r1
 8002888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00a      	beq.n	80028ac <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	430a      	orrs	r2, r1
 80028aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b0:	f003 0302 	and.w	r3, r3, #2
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d00a      	beq.n	80028ce <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	430a      	orrs	r2, r1
 80028cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028d2:	f003 0304 	and.w	r3, r3, #4
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00a      	beq.n	80028f0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	430a      	orrs	r2, r1
 80028ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f4:	f003 0310 	and.w	r3, r3, #16
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d00a      	beq.n	8002912 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	430a      	orrs	r2, r1
 8002910:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002916:	f003 0320 	and.w	r3, r3, #32
 800291a:	2b00      	cmp	r3, #0
 800291c:	d00a      	beq.n	8002934 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	430a      	orrs	r2, r1
 8002932:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002938:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800293c:	2b00      	cmp	r3, #0
 800293e:	d01a      	beq.n	8002976 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	430a      	orrs	r2, r1
 8002954:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800295a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800295e:	d10a      	bne.n	8002976 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	430a      	orrs	r2, r1
 8002974:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800297a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800297e:	2b00      	cmp	r3, #0
 8002980:	d00a      	beq.n	8002998 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	430a      	orrs	r2, r1
 8002996:	605a      	str	r2, [r3, #4]
  }
}
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b098      	sub	sp, #96	@ 0x60
 80029a8:	af02      	add	r7, sp, #8
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80029b4:	f7fd fe46 	bl	8000644 <HAL_GetTick>
 80029b8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f003 0308 	and.w	r3, r3, #8
 80029c4:	2b08      	cmp	r3, #8
 80029c6:	d12e      	bne.n	8002a26 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029c8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80029cc:	9300      	str	r3, [sp, #0]
 80029ce:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80029d0:	2200      	movs	r2, #0
 80029d2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f000 f88c 	bl	8002af4 <UART_WaitOnFlagUntilTimeout>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d021      	beq.n	8002a26 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029ea:	e853 3f00 	ldrex	r3, [r3]
 80029ee:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80029f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	461a      	mov	r2, r3
 80029fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002a00:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a02:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002a06:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a08:	e841 2300 	strex	r3, r2, [r1]
 8002a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002a0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d1e6      	bne.n	80029e2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2220      	movs	r2, #32
 8002a18:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a22:	2303      	movs	r3, #3
 8002a24:	e062      	b.n	8002aec <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0304 	and.w	r3, r3, #4
 8002a30:	2b04      	cmp	r3, #4
 8002a32:	d149      	bne.n	8002ac8 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a34:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002a38:	9300      	str	r3, [sp, #0]
 8002a3a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f000 f856 	bl	8002af4 <UART_WaitOnFlagUntilTimeout>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d03c      	beq.n	8002ac8 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a56:	e853 3f00 	ldrex	r3, [r3]
 8002a5a:	623b      	str	r3, [r7, #32]
   return(result);
 8002a5c:	6a3b      	ldr	r3, [r7, #32]
 8002a5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002a62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	461a      	mov	r2, r3
 8002a6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002a6c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a6e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a70:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002a72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a74:	e841 2300 	strex	r3, r2, [r1]
 8002a78:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002a7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1e6      	bne.n	8002a4e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	3308      	adds	r3, #8
 8002a86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	e853 3f00 	ldrex	r3, [r3]
 8002a8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	f023 0301 	bic.w	r3, r3, #1
 8002a96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	3308      	adds	r3, #8
 8002a9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002aa0:	61fa      	str	r2, [r7, #28]
 8002aa2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002aa4:	69b9      	ldr	r1, [r7, #24]
 8002aa6:	69fa      	ldr	r2, [r7, #28]
 8002aa8:	e841 2300 	strex	r3, r2, [r1]
 8002aac:	617b      	str	r3, [r7, #20]
   return(result);
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1e5      	bne.n	8002a80 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2200      	movs	r2, #0
 8002ac0:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ac4:	2303      	movs	r3, #3
 8002ac6:	e011      	b.n	8002aec <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2220      	movs	r2, #32
 8002acc:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2200      	movs	r2, #0
 8002ae0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3758      	adds	r7, #88	@ 0x58
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	603b      	str	r3, [r7, #0]
 8002b00:	4613      	mov	r3, r2
 8002b02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b04:	e04f      	b.n	8002ba6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b0c:	d04b      	beq.n	8002ba6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b0e:	f7fd fd99 	bl	8000644 <HAL_GetTick>
 8002b12:	4602      	mov	r2, r0
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	1ad3      	subs	r3, r2, r3
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d302      	bcc.n	8002b24 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d101      	bne.n	8002b28 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002b24:	2303      	movs	r3, #3
 8002b26:	e04e      	b.n	8002bc6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0304 	and.w	r3, r3, #4
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d037      	beq.n	8002ba6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002b36:	68bb      	ldr	r3, [r7, #8]
 8002b38:	2b80      	cmp	r3, #128	@ 0x80
 8002b3a:	d034      	beq.n	8002ba6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	2b40      	cmp	r3, #64	@ 0x40
 8002b40:	d031      	beq.n	8002ba6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	69db      	ldr	r3, [r3, #28]
 8002b48:	f003 0308 	and.w	r3, r3, #8
 8002b4c:	2b08      	cmp	r3, #8
 8002b4e:	d110      	bne.n	8002b72 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2208      	movs	r2, #8
 8002b56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b58:	68f8      	ldr	r0, [r7, #12]
 8002b5a:	f000 f838 	bl	8002bce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2208      	movs	r2, #8
 8002b62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e029      	b.n	8002bc6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	69db      	ldr	r3, [r3, #28]
 8002b78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002b80:	d111      	bne.n	8002ba6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002b8a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	f000 f81e 	bl	8002bce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	2220      	movs	r2, #32
 8002b96:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e00f      	b.n	8002bc6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	69da      	ldr	r2, [r3, #28]
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	4013      	ands	r3, r2
 8002bb0:	68ba      	ldr	r2, [r7, #8]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	bf0c      	ite	eq
 8002bb6:	2301      	moveq	r3, #1
 8002bb8:	2300      	movne	r3, #0
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	79fb      	ldrb	r3, [r7, #7]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d0a0      	beq.n	8002b06 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3710      	adds	r7, #16
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bce:	b480      	push	{r7}
 8002bd0:	b095      	sub	sp, #84	@ 0x54
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002bde:	e853 3f00 	ldrex	r3, [r3]
 8002be2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002be6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bf4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002bf6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bf8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002bfa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002bfc:	e841 2300 	strex	r3, r2, [r1]
 8002c00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d1e6      	bne.n	8002bd6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	3308      	adds	r3, #8
 8002c0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c10:	6a3b      	ldr	r3, [r7, #32]
 8002c12:	e853 3f00 	ldrex	r3, [r3]
 8002c16:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	f023 0301 	bic.w	r3, r3, #1
 8002c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	3308      	adds	r3, #8
 8002c26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c30:	e841 2300 	strex	r3, r2, [r1]
 8002c34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d1e5      	bne.n	8002c08 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d118      	bne.n	8002c76 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	e853 3f00 	ldrex	r3, [r3]
 8002c50:	60bb      	str	r3, [r7, #8]
   return(result);
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	f023 0310 	bic.w	r3, r3, #16
 8002c58:	647b      	str	r3, [r7, #68]	@ 0x44
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c62:	61bb      	str	r3, [r7, #24]
 8002c64:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c66:	6979      	ldr	r1, [r7, #20]
 8002c68:	69ba      	ldr	r2, [r7, #24]
 8002c6a:	e841 2300 	strex	r3, r2, [r1]
 8002c6e:	613b      	str	r3, [r7, #16]
   return(result);
 8002c70:	693b      	ldr	r3, [r7, #16]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1e6      	bne.n	8002c44 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2220      	movs	r2, #32
 8002c7a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2200      	movs	r2, #0
 8002c82:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2200      	movs	r2, #0
 8002c88:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002c8a:	bf00      	nop
 8002c8c:	3754      	adds	r7, #84	@ 0x54
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr

08002c96 <memset>:
 8002c96:	4402      	add	r2, r0
 8002c98:	4603      	mov	r3, r0
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d100      	bne.n	8002ca0 <memset+0xa>
 8002c9e:	4770      	bx	lr
 8002ca0:	f803 1b01 	strb.w	r1, [r3], #1
 8002ca4:	e7f9      	b.n	8002c9a <memset+0x4>
	...

08002ca8 <__libc_init_array>:
 8002ca8:	b570      	push	{r4, r5, r6, lr}
 8002caa:	4d0d      	ldr	r5, [pc, #52]	@ (8002ce0 <__libc_init_array+0x38>)
 8002cac:	4c0d      	ldr	r4, [pc, #52]	@ (8002ce4 <__libc_init_array+0x3c>)
 8002cae:	1b64      	subs	r4, r4, r5
 8002cb0:	10a4      	asrs	r4, r4, #2
 8002cb2:	2600      	movs	r6, #0
 8002cb4:	42a6      	cmp	r6, r4
 8002cb6:	d109      	bne.n	8002ccc <__libc_init_array+0x24>
 8002cb8:	4d0b      	ldr	r5, [pc, #44]	@ (8002ce8 <__libc_init_array+0x40>)
 8002cba:	4c0c      	ldr	r4, [pc, #48]	@ (8002cec <__libc_init_array+0x44>)
 8002cbc:	f000 f818 	bl	8002cf0 <_init>
 8002cc0:	1b64      	subs	r4, r4, r5
 8002cc2:	10a4      	asrs	r4, r4, #2
 8002cc4:	2600      	movs	r6, #0
 8002cc6:	42a6      	cmp	r6, r4
 8002cc8:	d105      	bne.n	8002cd6 <__libc_init_array+0x2e>
 8002cca:	bd70      	pop	{r4, r5, r6, pc}
 8002ccc:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cd0:	4798      	blx	r3
 8002cd2:	3601      	adds	r6, #1
 8002cd4:	e7ee      	b.n	8002cb4 <__libc_init_array+0xc>
 8002cd6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002cda:	4798      	blx	r3
 8002cdc:	3601      	adds	r6, #1
 8002cde:	e7f2      	b.n	8002cc6 <__libc_init_array+0x1e>
 8002ce0:	08002d40 	.word	0x08002d40
 8002ce4:	08002d40 	.word	0x08002d40
 8002ce8:	08002d40 	.word	0x08002d40
 8002cec:	08002d44 	.word	0x08002d44

08002cf0 <_init>:
 8002cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cf2:	bf00      	nop
 8002cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002cf6:	bc08      	pop	{r3}
 8002cf8:	469e      	mov	lr, r3
 8002cfa:	4770      	bx	lr

08002cfc <_fini>:
 8002cfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002cfe:	bf00      	nop
 8002d00:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d02:	bc08      	pop	{r3}
 8002d04:	469e      	mov	lr, r3
 8002d06:	4770      	bx	lr
