<profile>

<section name = "Vitis HLS Report for 'lzw'" level="0">
<item name = "Date">Thu Nov 21 15:11:48 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">final_project</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="compress_stream_U0">compress_stream, ?, ?, ?, ?, ?, ?, none</column>
<column name="write_output_stream_U0">write_output_stream, ?, ?, ?, ?, ?, ?, none</column>
<column name="store_result_U0">store_result, 71, ?, 0.710 us, ?, 71, ?, none</column>
<column name="Block_split1_proc9_U0">Block_split1_proc9, 71, 71, 0.710 us, 0.710 us, 71, 71, none</column>
<column name="load_input_U0">load_input, ?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 12, -</column>
<column name="FIFO">5, -, 1147, 585, -</column>
<column name="Instance">74, -, 3758, 8045, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 18, -</column>
<column name="Register">-, -, 5, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">18, 0, 3, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Block_split1_proc9_U0">Block_split1_proc9, 0, 0, 106, 453, 0</column>
<column name="aximm1_m_axi_U">aximm1_m_axi, 2, 0, 548, 700, 0</column>
<column name="aximm2_m_axi_U">aximm2_m_axi, 2, 0, 548, 700, 0</column>
<column name="compress_stream_U0">compress_stream, 68, 0, 895, 2809, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 316, 552, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 2, 0, 512, 580, 0</column>
<column name="load_input_U0">load_input, 0, 0, 216, 579, 0</column>
<column name="store_result_U0">store_result, 0, 0, 377, 963, 0</column>
<column name="write_output_stream_U0">write_output_stream, 0, 0, 240, 709, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="chunk_arr_stream_U">1, 163, 0, -, 1024, 8, 8192</column>
<column name="codeword_stream_U">1, 163, 0, -, 1024, 16, 16384</column>
<column name="compressed_data_c_U">0, 99, 0, -, 5, 64, 320</column>
<column name="compressed_size_c_U">0, 99, 0, -, 5, 64, 320</column>
<column name="compressed_size_stream_U">2, 163, 0, -, 1024, 32, 32768</column>
<column name="gmem_load_loc_c11_U">0, 99, 0, -, 2, 32, 64</column>
<column name="gmem_load_loc_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="in_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="output_hw_stream_U">1, 163, 0, -, 1024, 8, 8192</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Block_split1_proc9_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="load_input_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Block_split1_proc9_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_load_input_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Block_split1_proc9_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_load_input_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_Block_split1_proc9_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_load_input_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, lzw, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, lzw, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, lzw, return value</column>
<column name="m_axi_aximm1_AWVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWADDR">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWLEN">out, 8, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWSIZE">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWBURST">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWLOCK">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWCACHE">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWPROT">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWQOS">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWREGION">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_AWUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WDATA">out, 32, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WSTRB">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WLAST">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_WUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARVALID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARREADY">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARADDR">out, 64, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARID">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARLEN">out, 8, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARSIZE">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARBURST">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARLOCK">out, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARCACHE">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARPROT">out, 3, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARQOS">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARREGION">out, 4, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_ARUSER">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RVALID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RREADY">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RDATA">in, 32, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RLAST">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RUSER">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_RRESP">in, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BVALID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BREADY">out, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BRESP">in, 2, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BID">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_aximm1_BUSER">in, 1, m_axi, aximm1, pointer</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_aximm2_AWVALID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWREADY">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWADDR">out, 64, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWLEN">out, 8, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWSIZE">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWBURST">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWLOCK">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWCACHE">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWPROT">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWQOS">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWREGION">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_AWUSER">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WVALID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WREADY">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WDATA">out, 32, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WSTRB">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WLAST">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_WUSER">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARVALID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARREADY">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARADDR">out, 64, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARID">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARLEN">out, 8, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARSIZE">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARBURST">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARLOCK">out, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARCACHE">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARPROT">out, 3, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARQOS">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARREGION">out, 4, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_ARUSER">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RVALID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RREADY">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RDATA">in, 32, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RLAST">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RUSER">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_RRESP">in, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BVALID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BREADY">out, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BRESP">in, 2, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BID">in, 1, m_axi, aximm2, pointer</column>
<column name="m_axi_aximm2_BUSER">in, 1, m_axi, aximm2, pointer</column>
</table>
</item>
</section>
</profile>
