{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651414072681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651414072681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 19:37:52 2022 " "Processing started: Sun May 01 19:37:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651414072681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414072681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC -c FSM " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414072681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651414073017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651414073017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "states.vhd 2 1 " "Found 2 design units, including 1 entities, in source file states.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-a1 " "Found design unit 1: fsm-a1" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.vhd 8 4 " "Found 8 design units, including 4 entities, in source file sign_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixsxtnder-extend " "Found design unit 1: sixsxtnder-extend" {  } { { "sign_extender.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/sign_extender.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ninesxtnder-extend " "Found design unit 2: ninesxtnder-extend" {  } { { "sign_extender.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/sign_extender.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 msbxtnder-stretch " "Found design unit 3: msbxtnder-stretch" {  } { { "sign_extender.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/sign_extender.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 shifter-shifter1 " "Found design unit 4: shifter-shifter1" {  } { { "sign_extender.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/sign_extender.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixsxtnder " "Found entity 1: sixsxtnder" {  } { { "sign_extender.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/sign_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""} { "Info" "ISGN_ENTITY_NAME" "2 ninesxtnder " "Found entity 2: ninesxtnder" {  } { { "sign_extender.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/sign_extender.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""} { "Info" "ISGN_ENTITY_NAME" "3 msbxtnder " "Found entity 3: msbxtnder" {  } { { "sign_extender.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/sign_extender.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""} { "Info" "ISGN_ENTITY_NAME" "4 shifter " "Found entity 4: shifter" {  } { { "sign_extender.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/sign_extender.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-arch " "Found design unit 1: regfile-arch" {  } { { "rf.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/rf.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "rf.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/rf.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-arch " "Found design unit 1: memory-arch" {  } { { "mem.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/mem.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "mem.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/mem.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IRreg-arch " "Found design unit 1: IRreg-arch" {  } { { "ir.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ir.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_ENTITY_NAME" "1 IRreg " "Found entity 1: IRreg" {  } { { "ir.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-behave " "Found design unit 1: Datapath-behave" {  } { { "FSM.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "FSM.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/FSM.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_implement.vhd 12 6 " "Found 12 design units, including 6 entities, in source file alu_implement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixteenBitNand-arch " "Found design unit 1: SixteenBitNand-arch" {  } { { "ALU_implement.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Full_Adder-arch " "Found design unit 2: Full_Adder-arch" {  } { { "ALU_implement.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SixteenBitAdder-arch " "Found design unit 3: SixteenBitAdder-arch" {  } { { "ALU_implement.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 OnesComplement-arch " "Found design unit 4: OnesComplement-arch" {  } { { "ALU_implement.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 latch1bit-arch " "Found design unit 5: latch1bit-arch" {  } { { "ALU_implement.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ALU-arch " "Found design unit 6: ALU-arch" {  } { { "ALU_implement.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixteenBitNand " "Found entity 1: SixteenBitNand" {  } { { "ALU_implement.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_ENTITY_NAME" "2 Full_Adder " "Found entity 2: Full_Adder" {  } { { "ALU_implement.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_ENTITY_NAME" "3 SixteenBitAdder " "Found entity 3: SixteenBitAdder" {  } { { "ALU_implement.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_ENTITY_NAME" "4 OnesComplement " "Found entity 4: OnesComplement" {  } { { "ALU_implement.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_ENTITY_NAME" "5 latch1bit " "Found entity 5: latch1bit" {  } { { "ALU_implement.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "ALU_implement.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/ALU_implement.vhd" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651414081040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FSM " "Elaborating entity \"FSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_in states.vhd(43) " "VHDL Process Statement warning at states.vhd(43): signal \"PC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_in states.vhd(45) " "VHDL Process Statement warning at states.vhd(45): signal \"PC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c_in states.vhd(47) " "VHDL Process Statement warning at states.vhd(47): signal \"alu_c_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_d_in states.vhd(48) " "VHDL Process Statement warning at states.vhd(48): signal \"mem_d_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(51) " "VHDL Process Statement warning at states.vhd(51): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(52) " "VHDL Process Statement warning at states.vhd(52): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(53) " "VHDL Process Statement warning at states.vhd(53): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(54) " "VHDL Process Statement warning at states.vhd(54): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(55) " "VHDL Process Statement warning at states.vhd(55): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rf_D1_in states.vhd(57) " "VHDL Process Statement warning at states.vhd(57): signal \"Rf_D1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rf_D2_in states.vhd(58) " "VHDL Process Statement warning at states.vhd(58): signal \"Rf_D2_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 states.vhd(62) " "VHDL Process Statement warning at states.vhd(62): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 states.vhd(63) " "VHDL Process Statement warning at states.vhd(63): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c_in states.vhd(64) " "VHDL Process Statement warning at states.vhd(64): signal \"alu_c_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 states.vhd(68) " "VHDL Process Statement warning at states.vhd(68): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(69) " "VHDL Process Statement warning at states.vhd(69): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(73) " "VHDL Process Statement warning at states.vhd(73): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(74) " "VHDL Process Statement warning at states.vhd(74): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rf_D2_in states.vhd(75) " "VHDL Process Statement warning at states.vhd(75): signal \"Rf_D2_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rf_D1_in states.vhd(76) " "VHDL Process Statement warning at states.vhd(76): signal \"Rf_D1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(79) " "VHDL Process Statement warning at states.vhd(79): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(80) " "VHDL Process Statement warning at states.vhd(80): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SE_out6_in states.vhd(81) " "VHDL Process Statement warning at states.vhd(81): signal \"SE_out6_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rf_D1_in states.vhd(82) " "VHDL Process Statement warning at states.vhd(82): signal \"Rf_D1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(85) " "VHDL Process Statement warning at states.vhd(85): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msbxtnder_in states.vhd(87) " "VHDL Process Statement warning at states.vhd(87): signal \"msbxtnder_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(88) " "VHDL Process Statement warning at states.vhd(88): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(92) " "VHDL Process Statement warning at states.vhd(92): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rf_D1_in states.vhd(93) " "VHDL Process Statement warning at states.vhd(93): signal \"Rf_D1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 states.vhd(96) " "VHDL Process Statement warning at states.vhd(96): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(97) " "VHDL Process Statement warning at states.vhd(97): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SE_out6_in states.vhd(99) " "VHDL Process Statement warning at states.vhd(99): signal \"SE_out6_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c_in states.vhd(100) " "VHDL Process Statement warning at states.vhd(100): signal \"alu_c_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 states.vhd(103) " "VHDL Process Statement warning at states.vhd(103): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_d_in states.vhd(104) " "VHDL Process Statement warning at states.vhd(104): signal \"mem_d_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(107) " "VHDL Process Statement warning at states.vhd(107): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(108) " "VHDL Process Statement warning at states.vhd(108): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rf_D2_in states.vhd(109) " "VHDL Process Statement warning at states.vhd(109): signal \"Rf_D2_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rf_D1_in states.vhd(110) " "VHDL Process Statement warning at states.vhd(110): signal \"Rf_D1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 states.vhd(114) " "VHDL Process Statement warning at states.vhd(114): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 states.vhd(115) " "VHDL Process Statement warning at states.vhd(115): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(123) " "VHDL Process Statement warning at states.vhd(123): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(125) " "VHDL Process Statement warning at states.vhd(125): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 states.vhd(127) " "VHDL Process Statement warning at states.vhd(127): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(130) " "VHDL Process Statement warning at states.vhd(130): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rf_D1_in states.vhd(131) " "VHDL Process Statement warning at states.vhd(131): signal \"Rf_D1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 states.vhd(134) " "VHDL Process Statement warning at states.vhd(134): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_d_in states.vhd(135) " "VHDL Process Statement warning at states.vhd(135): signal \"mem_d_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 states.vhd(139) " "VHDL Process Statement warning at states.vhd(139): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 states.vhd(140) " "VHDL Process Statement warning at states.vhd(140): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4 states.vhd(141) " "VHDL Process Statement warning at states.vhd(141): signal \"T4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LS_out_in states.vhd(142) " "VHDL Process Statement warning at states.vhd(142): signal \"LS_out_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 states.vhd(147) " "VHDL Process Statement warning at states.vhd(147): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c_in states.vhd(149) " "VHDL Process Statement warning at states.vhd(149): signal \"alu_c_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 states.vhd(153) " "VHDL Process Statement warning at states.vhd(153): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c_in states.vhd(155) " "VHDL Process Statement warning at states.vhd(155): signal \"alu_c_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 states.vhd(158) " "VHDL Process Statement warning at states.vhd(158): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LS_out_in states.vhd(159) " "VHDL Process Statement warning at states.vhd(159): signal \"LS_out_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 states.vhd(162) " "VHDL Process Statement warning at states.vhd(162): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rf_D1_in states.vhd(163) " "VHDL Process Statement warning at states.vhd(163): signal \"Rf_D1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 states.vhd(167) " "VHDL Process Statement warning at states.vhd(167): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c_in states.vhd(169) " "VHDL Process Statement warning at states.vhd(169): signal \"alu_c_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 states.vhd(172) " "VHDL Process Statement warning at states.vhd(172): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T2 states.vhd(173) " "VHDL Process Statement warning at states.vhd(173): signal \"T2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T3 states.vhd(174) " "VHDL Process Statement warning at states.vhd(174): signal \"T3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(178) " "VHDL Process Statement warning at states.vhd(178): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081066 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_in states.vhd(179) " "VHDL Process Statement warning at states.vhd(179): signal \"PC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(183) " "VHDL Process Statement warning at states.vhd(183): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SE_out9_in states.vhd(185) " "VHDL Process Statement warning at states.vhd(185): signal \"SE_out9_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_in states.vhd(186) " "VHDL Process Statement warning at states.vhd(186): signal \"PC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c_in states.vhd(187) " "VHDL Process Statement warning at states.vhd(187): signal \"alu_c_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(190) " "VHDL Process Statement warning at states.vhd(190): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rf_D1_in states.vhd(191) " "VHDL Process Statement warning at states.vhd(191): signal \"Rf_D1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(194) " "VHDL Process Statement warning at states.vhd(194): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ir_in states.vhd(195) " "VHDL Process Statement warning at states.vhd(195): signal \"Ir_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SE_out9_in states.vhd(197) " "VHDL Process Statement warning at states.vhd(197): signal \"SE_out9_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rf_D1_in states.vhd(198) " "VHDL Process Statement warning at states.vhd(198): signal \"Rf_D1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c_in states.vhd(199) " "VHDL Process Statement warning at states.vhd(199): signal \"alu_c_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T1 states.vhd(202) " "VHDL Process Statement warning at states.vhd(202): signal \"T1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aluctrl_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"aluctrl_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_a_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"alu_a_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"alu_b_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_a_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"mem_a_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iren states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"iren\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"PC_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ir_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"Ir_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rf_A1_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"Rf_A1_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rf_A2_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"Rf_A2_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "modifyc_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"modifyc_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "modifyz_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"modifyz_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T1 states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"T1\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T2 states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"T2\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T3 states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"T3\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Regwr_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"Regwr_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rf_D3_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"Rf_D3_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rf_A3_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"Rf_A3_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SE_in6_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"SE_in6_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "msbxtnder_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"msbxtnder_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memwr_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"memwr_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_d_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"mem_d_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T4 states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"T4\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LS_in_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"LS_in_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SE_in9_out states.vhd(36) " "VHDL Process Statement warning at states.vhd(36): inferring latch(es) for signal or variable \"SE_in9_out\", which holds its previous value in one or more paths through the process" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651414081074 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in9_out\[0\] states.vhd(36) " "Inferred latch for \"SE_in9_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in9_out\[1\] states.vhd(36) " "Inferred latch for \"SE_in9_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in9_out\[2\] states.vhd(36) " "Inferred latch for \"SE_in9_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in9_out\[3\] states.vhd(36) " "Inferred latch for \"SE_in9_out\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in9_out\[4\] states.vhd(36) " "Inferred latch for \"SE_in9_out\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in9_out\[5\] states.vhd(36) " "Inferred latch for \"SE_in9_out\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in9_out\[6\] states.vhd(36) " "Inferred latch for \"SE_in9_out\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in9_out\[7\] states.vhd(36) " "Inferred latch for \"SE_in9_out\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in9_out\[8\] states.vhd(36) " "Inferred latch for \"SE_in9_out\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[0\] states.vhd(36) " "Inferred latch for \"LS_in_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[1\] states.vhd(36) " "Inferred latch for \"LS_in_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[2\] states.vhd(36) " "Inferred latch for \"LS_in_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[3\] states.vhd(36) " "Inferred latch for \"LS_in_out\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[4\] states.vhd(36) " "Inferred latch for \"LS_in_out\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[5\] states.vhd(36) " "Inferred latch for \"LS_in_out\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[6\] states.vhd(36) " "Inferred latch for \"LS_in_out\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[7\] states.vhd(36) " "Inferred latch for \"LS_in_out\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[8\] states.vhd(36) " "Inferred latch for \"LS_in_out\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[9\] states.vhd(36) " "Inferred latch for \"LS_in_out\[9\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[10\] states.vhd(36) " "Inferred latch for \"LS_in_out\[10\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[11\] states.vhd(36) " "Inferred latch for \"LS_in_out\[11\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[12\] states.vhd(36) " "Inferred latch for \"LS_in_out\[12\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[13\] states.vhd(36) " "Inferred latch for \"LS_in_out\[13\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[14\] states.vhd(36) " "Inferred latch for \"LS_in_out\[14\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_in_out\[15\] states.vhd(36) " "Inferred latch for \"LS_in_out\[15\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[0\] states.vhd(36) " "Inferred latch for \"T4\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[1\] states.vhd(36) " "Inferred latch for \"T4\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[2\] states.vhd(36) " "Inferred latch for \"T4\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[3\] states.vhd(36) " "Inferred latch for \"T4\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[4\] states.vhd(36) " "Inferred latch for \"T4\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[5\] states.vhd(36) " "Inferred latch for \"T4\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[6\] states.vhd(36) " "Inferred latch for \"T4\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[7\] states.vhd(36) " "Inferred latch for \"T4\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[8\] states.vhd(36) " "Inferred latch for \"T4\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[9\] states.vhd(36) " "Inferred latch for \"T4\[9\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[10\] states.vhd(36) " "Inferred latch for \"T4\[10\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[11\] states.vhd(36) " "Inferred latch for \"T4\[11\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[12\] states.vhd(36) " "Inferred latch for \"T4\[12\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[13\] states.vhd(36) " "Inferred latch for \"T4\[13\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[14\] states.vhd(36) " "Inferred latch for \"T4\[14\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4\[15\] states.vhd(36) " "Inferred latch for \"T4\[15\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[0\] states.vhd(36) " "Inferred latch for \"mem_d_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[1\] states.vhd(36) " "Inferred latch for \"mem_d_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[2\] states.vhd(36) " "Inferred latch for \"mem_d_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[3\] states.vhd(36) " "Inferred latch for \"mem_d_out\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[4\] states.vhd(36) " "Inferred latch for \"mem_d_out\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[5\] states.vhd(36) " "Inferred latch for \"mem_d_out\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[6\] states.vhd(36) " "Inferred latch for \"mem_d_out\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[7\] states.vhd(36) " "Inferred latch for \"mem_d_out\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[8\] states.vhd(36) " "Inferred latch for \"mem_d_out\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[9\] states.vhd(36) " "Inferred latch for \"mem_d_out\[9\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[10\] states.vhd(36) " "Inferred latch for \"mem_d_out\[10\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[11\] states.vhd(36) " "Inferred latch for \"mem_d_out\[11\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[12\] states.vhd(36) " "Inferred latch for \"mem_d_out\[12\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[13\] states.vhd(36) " "Inferred latch for \"mem_d_out\[13\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[14\] states.vhd(36) " "Inferred latch for \"mem_d_out\[14\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_d_out\[15\] states.vhd(36) " "Inferred latch for \"mem_d_out\[15\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memwr_out states.vhd(36) " "Inferred latch for \"memwr_out\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msbxtnder_out\[0\] states.vhd(36) " "Inferred latch for \"msbxtnder_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msbxtnder_out\[1\] states.vhd(36) " "Inferred latch for \"msbxtnder_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msbxtnder_out\[2\] states.vhd(36) " "Inferred latch for \"msbxtnder_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msbxtnder_out\[3\] states.vhd(36) " "Inferred latch for \"msbxtnder_out\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msbxtnder_out\[4\] states.vhd(36) " "Inferred latch for \"msbxtnder_out\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msbxtnder_out\[5\] states.vhd(36) " "Inferred latch for \"msbxtnder_out\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msbxtnder_out\[6\] states.vhd(36) " "Inferred latch for \"msbxtnder_out\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msbxtnder_out\[7\] states.vhd(36) " "Inferred latch for \"msbxtnder_out\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "msbxtnder_out\[8\] states.vhd(36) " "Inferred latch for \"msbxtnder_out\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in6_out\[0\] states.vhd(36) " "Inferred latch for \"SE_in6_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in6_out\[1\] states.vhd(36) " "Inferred latch for \"SE_in6_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in6_out\[2\] states.vhd(36) " "Inferred latch for \"SE_in6_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in6_out\[3\] states.vhd(36) " "Inferred latch for \"SE_in6_out\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in6_out\[4\] states.vhd(36) " "Inferred latch for \"SE_in6_out\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SE_in6_out\[5\] states.vhd(36) " "Inferred latch for \"SE_in6_out\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_A3_out\[0\] states.vhd(36) " "Inferred latch for \"Rf_A3_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_A3_out\[1\] states.vhd(36) " "Inferred latch for \"Rf_A3_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_A3_out\[2\] states.vhd(36) " "Inferred latch for \"Rf_A3_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[0\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[1\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[2\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[3\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[4\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[5\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[6\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[7\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[8\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[9\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[9\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[10\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[10\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[11\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[11\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[12\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[12\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[13\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[13\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[14\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[14\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_D3_out\[15\] states.vhd(36) " "Inferred latch for \"Rf_D3_out\[15\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Regwr_out states.vhd(36) " "Inferred latch for \"Regwr_out\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[0\] states.vhd(36) " "Inferred latch for \"T3\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[1\] states.vhd(36) " "Inferred latch for \"T3\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[2\] states.vhd(36) " "Inferred latch for \"T3\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[3\] states.vhd(36) " "Inferred latch for \"T3\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[4\] states.vhd(36) " "Inferred latch for \"T3\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[5\] states.vhd(36) " "Inferred latch for \"T3\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[6\] states.vhd(36) " "Inferred latch for \"T3\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[7\] states.vhd(36) " "Inferred latch for \"T3\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[8\] states.vhd(36) " "Inferred latch for \"T3\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[9\] states.vhd(36) " "Inferred latch for \"T3\[9\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[10\] states.vhd(36) " "Inferred latch for \"T3\[10\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[11\] states.vhd(36) " "Inferred latch for \"T3\[11\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[12\] states.vhd(36) " "Inferred latch for \"T3\[12\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[13\] states.vhd(36) " "Inferred latch for \"T3\[13\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[14\] states.vhd(36) " "Inferred latch for \"T3\[14\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T3\[15\] states.vhd(36) " "Inferred latch for \"T3\[15\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[0\] states.vhd(36) " "Inferred latch for \"T2\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[1\] states.vhd(36) " "Inferred latch for \"T2\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[2\] states.vhd(36) " "Inferred latch for \"T2\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[3\] states.vhd(36) " "Inferred latch for \"T2\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[4\] states.vhd(36) " "Inferred latch for \"T2\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[5\] states.vhd(36) " "Inferred latch for \"T2\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[6\] states.vhd(36) " "Inferred latch for \"T2\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[7\] states.vhd(36) " "Inferred latch for \"T2\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[8\] states.vhd(36) " "Inferred latch for \"T2\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[9\] states.vhd(36) " "Inferred latch for \"T2\[9\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[10\] states.vhd(36) " "Inferred latch for \"T2\[10\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[11\] states.vhd(36) " "Inferred latch for \"T2\[11\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[12\] states.vhd(36) " "Inferred latch for \"T2\[12\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[13\] states.vhd(36) " "Inferred latch for \"T2\[13\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[14\] states.vhd(36) " "Inferred latch for \"T2\[14\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T2\[15\] states.vhd(36) " "Inferred latch for \"T2\[15\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[0\] states.vhd(36) " "Inferred latch for \"T1\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[1\] states.vhd(36) " "Inferred latch for \"T1\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[2\] states.vhd(36) " "Inferred latch for \"T1\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[3\] states.vhd(36) " "Inferred latch for \"T1\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[4\] states.vhd(36) " "Inferred latch for \"T1\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[5\] states.vhd(36) " "Inferred latch for \"T1\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[6\] states.vhd(36) " "Inferred latch for \"T1\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[7\] states.vhd(36) " "Inferred latch for \"T1\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[8\] states.vhd(36) " "Inferred latch for \"T1\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[9\] states.vhd(36) " "Inferred latch for \"T1\[9\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[10\] states.vhd(36) " "Inferred latch for \"T1\[10\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[11\] states.vhd(36) " "Inferred latch for \"T1\[11\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[12\] states.vhd(36) " "Inferred latch for \"T1\[12\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[13\] states.vhd(36) " "Inferred latch for \"T1\[13\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[14\] states.vhd(36) " "Inferred latch for \"T1\[14\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T1\[15\] states.vhd(36) " "Inferred latch for \"T1\[15\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modifyz_out states.vhd(36) " "Inferred latch for \"modifyz_out\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modifyc_out states.vhd(36) " "Inferred latch for \"modifyc_out\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_A2_out\[0\] states.vhd(36) " "Inferred latch for \"Rf_A2_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_A2_out\[1\] states.vhd(36) " "Inferred latch for \"Rf_A2_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_A2_out\[2\] states.vhd(36) " "Inferred latch for \"Rf_A2_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_A1_out\[0\] states.vhd(36) " "Inferred latch for \"Rf_A1_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_A1_out\[1\] states.vhd(36) " "Inferred latch for \"Rf_A1_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rf_A1_out\[2\] states.vhd(36) " "Inferred latch for \"Rf_A1_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[0\] states.vhd(36) " "Inferred latch for \"Ir_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[1\] states.vhd(36) " "Inferred latch for \"Ir_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[2\] states.vhd(36) " "Inferred latch for \"Ir_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[3\] states.vhd(36) " "Inferred latch for \"Ir_out\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[4\] states.vhd(36) " "Inferred latch for \"Ir_out\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[5\] states.vhd(36) " "Inferred latch for \"Ir_out\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[6\] states.vhd(36) " "Inferred latch for \"Ir_out\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[7\] states.vhd(36) " "Inferred latch for \"Ir_out\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[8\] states.vhd(36) " "Inferred latch for \"Ir_out\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[9\] states.vhd(36) " "Inferred latch for \"Ir_out\[9\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[10\] states.vhd(36) " "Inferred latch for \"Ir_out\[10\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[11\] states.vhd(36) " "Inferred latch for \"Ir_out\[11\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[12\] states.vhd(36) " "Inferred latch for \"Ir_out\[12\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[13\] states.vhd(36) " "Inferred latch for \"Ir_out\[13\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[14\] states.vhd(36) " "Inferred latch for \"Ir_out\[14\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ir_out\[15\] states.vhd(36) " "Inferred latch for \"Ir_out\[15\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[0\] states.vhd(36) " "Inferred latch for \"PC_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[1\] states.vhd(36) " "Inferred latch for \"PC_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[2\] states.vhd(36) " "Inferred latch for \"PC_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[3\] states.vhd(36) " "Inferred latch for \"PC_out\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[4\] states.vhd(36) " "Inferred latch for \"PC_out\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[5\] states.vhd(36) " "Inferred latch for \"PC_out\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[6\] states.vhd(36) " "Inferred latch for \"PC_out\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[7\] states.vhd(36) " "Inferred latch for \"PC_out\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[8\] states.vhd(36) " "Inferred latch for \"PC_out\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[9\] states.vhd(36) " "Inferred latch for \"PC_out\[9\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[10\] states.vhd(36) " "Inferred latch for \"PC_out\[10\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[11\] states.vhd(36) " "Inferred latch for \"PC_out\[11\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[12\] states.vhd(36) " "Inferred latch for \"PC_out\[12\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[13\] states.vhd(36) " "Inferred latch for \"PC_out\[13\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[14\] states.vhd(36) " "Inferred latch for \"PC_out\[14\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081082 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[15\] states.vhd(36) " "Inferred latch for \"PC_out\[15\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iren states.vhd(36) " "Inferred latch for \"iren\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[0\] states.vhd(36) " "Inferred latch for \"mem_a_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[1\] states.vhd(36) " "Inferred latch for \"mem_a_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[2\] states.vhd(36) " "Inferred latch for \"mem_a_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[3\] states.vhd(36) " "Inferred latch for \"mem_a_out\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[4\] states.vhd(36) " "Inferred latch for \"mem_a_out\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[5\] states.vhd(36) " "Inferred latch for \"mem_a_out\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[6\] states.vhd(36) " "Inferred latch for \"mem_a_out\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[7\] states.vhd(36) " "Inferred latch for \"mem_a_out\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[8\] states.vhd(36) " "Inferred latch for \"mem_a_out\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[9\] states.vhd(36) " "Inferred latch for \"mem_a_out\[9\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[10\] states.vhd(36) " "Inferred latch for \"mem_a_out\[10\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[11\] states.vhd(36) " "Inferred latch for \"mem_a_out\[11\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[12\] states.vhd(36) " "Inferred latch for \"mem_a_out\[12\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[13\] states.vhd(36) " "Inferred latch for \"mem_a_out\[13\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[14\] states.vhd(36) " "Inferred latch for \"mem_a_out\[14\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_a_out\[15\] states.vhd(36) " "Inferred latch for \"mem_a_out\[15\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[0\] states.vhd(36) " "Inferred latch for \"alu_b_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[1\] states.vhd(36) " "Inferred latch for \"alu_b_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[2\] states.vhd(36) " "Inferred latch for \"alu_b_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[3\] states.vhd(36) " "Inferred latch for \"alu_b_out\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[4\] states.vhd(36) " "Inferred latch for \"alu_b_out\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[5\] states.vhd(36) " "Inferred latch for \"alu_b_out\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[6\] states.vhd(36) " "Inferred latch for \"alu_b_out\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[7\] states.vhd(36) " "Inferred latch for \"alu_b_out\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[8\] states.vhd(36) " "Inferred latch for \"alu_b_out\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[9\] states.vhd(36) " "Inferred latch for \"alu_b_out\[9\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[10\] states.vhd(36) " "Inferred latch for \"alu_b_out\[10\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[11\] states.vhd(36) " "Inferred latch for \"alu_b_out\[11\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[12\] states.vhd(36) " "Inferred latch for \"alu_b_out\[12\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[13\] states.vhd(36) " "Inferred latch for \"alu_b_out\[13\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[14\] states.vhd(36) " "Inferred latch for \"alu_b_out\[14\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b_out\[15\] states.vhd(36) " "Inferred latch for \"alu_b_out\[15\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[0\] states.vhd(36) " "Inferred latch for \"alu_a_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[1\] states.vhd(36) " "Inferred latch for \"alu_a_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[2\] states.vhd(36) " "Inferred latch for \"alu_a_out\[2\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[3\] states.vhd(36) " "Inferred latch for \"alu_a_out\[3\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[4\] states.vhd(36) " "Inferred latch for \"alu_a_out\[4\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[5\] states.vhd(36) " "Inferred latch for \"alu_a_out\[5\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[6\] states.vhd(36) " "Inferred latch for \"alu_a_out\[6\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[7\] states.vhd(36) " "Inferred latch for \"alu_a_out\[7\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[8\] states.vhd(36) " "Inferred latch for \"alu_a_out\[8\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[9\] states.vhd(36) " "Inferred latch for \"alu_a_out\[9\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[10\] states.vhd(36) " "Inferred latch for \"alu_a_out\[10\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[11\] states.vhd(36) " "Inferred latch for \"alu_a_out\[11\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[12\] states.vhd(36) " "Inferred latch for \"alu_a_out\[12\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[13\] states.vhd(36) " "Inferred latch for \"alu_a_out\[13\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[14\] states.vhd(36) " "Inferred latch for \"alu_a_out\[14\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a_out\[15\] states.vhd(36) " "Inferred latch for \"alu_a_out\[15\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluctrl_out\[0\] states.vhd(36) " "Inferred latch for \"aluctrl_out\[0\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluctrl_out\[1\] states.vhd(36) " "Inferred latch for \"aluctrl_out\[1\]\" at states.vhd(36)" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081090 "|FSM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[0\]\$latch " "Latch PC_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[1\]\$latch " "Latch PC_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[2\]\$latch " "Latch PC_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[3\]\$latch " "Latch PC_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[4\]\$latch " "Latch PC_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[5\]\$latch " "Latch PC_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[6\]\$latch " "Latch PC_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[7\]\$latch " "Latch PC_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[8\]\$latch " "Latch PC_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[9\]\$latch " "Latch PC_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[10\]\$latch " "Latch PC_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[11\]\$latch " "Latch PC_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[12\]\$latch " "Latch PC_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[13\]\$latch " "Latch PC_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[14\]\$latch " "Latch PC_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "PC_out\[15\]\$latch " "Latch PC_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s25 " "Ports D and ENA on the latch are fed by the same signal state.s25" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[0\]\$latch " "Latch mem_a_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[1\]\$latch " "Latch mem_a_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[2\]\$latch " "Latch mem_a_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[3\]\$latch " "Latch mem_a_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[4\]\$latch " "Latch mem_a_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[5\]\$latch " "Latch mem_a_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[6\]\$latch " "Latch mem_a_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081426 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081426 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[7\]\$latch " "Latch mem_a_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[8\]\$latch " "Latch mem_a_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[9\]\$latch " "Latch mem_a_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[10\]\$latch " "Latch mem_a_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[11\]\$latch " "Latch mem_a_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[12\]\$latch " "Latch mem_a_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[13\]\$latch " "Latch mem_a_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[14\]\$latch " "Latch mem_a_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mem_a_out\[15\]\$latch " "Latch mem_a_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[0\]\$latch " "Latch Rf_D3_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s16 " "Ports D and ENA on the latch are fed by the same signal state.s16" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[1\]\$latch " "Latch Rf_D3_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s23 " "Ports D and ENA on the latch are fed by the same signal state.s23" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[2\]\$latch " "Latch Rf_D3_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s16 " "Ports D and ENA on the latch are fed by the same signal state.s16" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[3\]\$latch " "Latch Rf_D3_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s23 " "Ports D and ENA on the latch are fed by the same signal state.s23" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[4\]\$latch " "Latch Rf_D3_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s16 " "Ports D and ENA on the latch are fed by the same signal state.s16" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[5\]\$latch " "Latch Rf_D3_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s23 " "Ports D and ENA on the latch are fed by the same signal state.s23" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[6\]\$latch " "Latch Rf_D3_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s16 " "Ports D and ENA on the latch are fed by the same signal state.s16" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[7\]\$latch " "Latch Rf_D3_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s23 " "Ports D and ENA on the latch are fed by the same signal state.s23" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[8\]\$latch " "Latch Rf_D3_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s16 " "Ports D and ENA on the latch are fed by the same signal state.s16" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[9\]\$latch " "Latch Rf_D3_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s23 " "Ports D and ENA on the latch are fed by the same signal state.s23" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[10\]\$latch " "Latch Rf_D3_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s16 " "Ports D and ENA on the latch are fed by the same signal state.s16" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[11\]\$latch " "Latch Rf_D3_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s23 " "Ports D and ENA on the latch are fed by the same signal state.s23" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[12\]\$latch " "Latch Rf_D3_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s16 " "Ports D and ENA on the latch are fed by the same signal state.s16" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[13\]\$latch " "Latch Rf_D3_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s23 " "Ports D and ENA on the latch are fed by the same signal state.s23" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[14\]\$latch " "Latch Rf_D3_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s16 " "Ports D and ENA on the latch are fed by the same signal state.s16" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_D3_out\[15\]\$latch " "Latch Rf_D3_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s23 " "Ports D and ENA on the latch are fed by the same signal state.s23" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[0\]\$latch " "Latch alu_a_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s26 " "Ports D and ENA on the latch are fed by the same signal state.s26" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[1\]\$latch " "Latch alu_a_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s26 " "Ports D and ENA on the latch are fed by the same signal state.s26" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[2\]\$latch " "Latch alu_a_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s26 " "Ports D and ENA on the latch are fed by the same signal state.s26" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[3\]\$latch " "Latch alu_a_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s26 " "Ports D and ENA on the latch are fed by the same signal state.s26" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[4\]\$latch " "Latch alu_a_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s26 " "Ports D and ENA on the latch are fed by the same signal state.s26" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[5\]\$latch " "Latch alu_a_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s26 " "Ports D and ENA on the latch are fed by the same signal state.s26" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[6\]\$latch " "Latch alu_a_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s26 " "Ports D and ENA on the latch are fed by the same signal state.s26" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[7\]\$latch " "Latch alu_a_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s26 " "Ports D and ENA on the latch are fed by the same signal state.s26" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[8\]\$latch " "Latch alu_a_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s13 " "Ports D and ENA on the latch are fed by the same signal state.s13" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[9\]\$latch " "Latch alu_a_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s13 " "Ports D and ENA on the latch are fed by the same signal state.s13" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[10\]\$latch " "Latch alu_a_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s13 " "Ports D and ENA on the latch are fed by the same signal state.s13" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[11\]\$latch " "Latch alu_a_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s13 " "Ports D and ENA on the latch are fed by the same signal state.s13" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[12\]\$latch " "Latch alu_a_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s13 " "Ports D and ENA on the latch are fed by the same signal state.s13" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[13\]\$latch " "Latch alu_a_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s13 " "Ports D and ENA on the latch are fed by the same signal state.s13" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[14\]\$latch " "Latch alu_a_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s13 " "Ports D and ENA on the latch are fed by the same signal state.s13" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_a_out\[15\]\$latch " "Latch alu_a_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s13 " "Ports D and ENA on the latch are fed by the same signal state.s13" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[0\]\$latch " "Latch alu_b_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[1\]\$latch " "Latch alu_b_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[2\]\$latch " "Latch alu_b_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[3\]\$latch " "Latch alu_b_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[4\]\$latch " "Latch alu_b_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[5\]\$latch " "Latch alu_b_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[6\]\$latch " "Latch alu_b_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[7\]\$latch " "Latch alu_b_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[8\]\$latch " "Latch alu_b_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[9\]\$latch " "Latch alu_b_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[10\]\$latch " "Latch alu_b_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[11\]\$latch " "Latch alu_b_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[12\]\$latch " "Latch alu_b_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[13\]\$latch " "Latch alu_b_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[14\]\$latch " "Latch alu_b_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu_b_out\[15\]\$latch " "Latch alu_b_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s8 " "Ports D and ENA on the latch are fed by the same signal state.s8" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_A1_out\[0\]\$latch " "Latch Rf_A1_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s20 " "Ports D and ENA on the latch are fed by the same signal state.s20" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_A1_out\[1\]\$latch " "Latch Rf_A1_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s20 " "Ports D and ENA on the latch are fed by the same signal state.s20" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_A1_out\[2\]\$latch " "Latch Rf_A1_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s20 " "Ports D and ENA on the latch are fed by the same signal state.s20" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_A2_out\[0\]\$latch " "Latch Rf_A2_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_A2_out\[1\]\$latch " "Latch Rf_A2_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_A2_out\[2\]\$latch " "Latch Rf_A2_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s4 " "Ports D and ENA on the latch are fed by the same signal state.s4" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_A3_out\[0\]\$latch " "Latch Rf_A3_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s16 " "Ports D and ENA on the latch are fed by the same signal state.s16" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_A3_out\[1\]\$latch " "Latch Rf_A3_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s16 " "Ports D and ENA on the latch are fed by the same signal state.s16" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rf_A3_out\[2\]\$latch " "Latch Rf_A3_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s16 " "Ports D and ENA on the latch are fed by the same signal state.s16" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aluctrl_out\[1\]\$latch " "Latch aluctrl_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s21 " "Ports D and ENA on the latch are fed by the same signal state.s21" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "modifyc_out\$latch " "Latch modifyc_out\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s27 " "Ports D and ENA on the latch are fed by the same signal state.s27" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[0\] " "Latch T3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[1\] " "Latch T3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[2\] " "Latch T3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[3\] " "Latch T3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[4\] " "Latch T3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[5\] " "Latch T3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[6\] " "Latch T3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[7\] " "Latch T3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[8\] " "Latch T3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[9\] " "Latch T3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[10\] " "Latch T3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[11\] " "Latch T3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[12\] " "Latch T3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[13\] " "Latch T3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[14\] " "Latch T3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T3\[15\] " "Latch T3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s9 " "Ports D and ENA on the latch are fed by the same signal state.s9" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[0\] " "Latch T2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[1\] " "Latch T2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[2\] " "Latch T2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[3\] " "Latch T2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[4\] " "Latch T2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[5\] " "Latch T2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[6\] " "Latch T2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[7\] " "Latch T2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[8\] " "Latch T2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[9\] " "Latch T2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[10\] " "Latch T2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[11\] " "Latch T2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[12\] " "Latch T2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[13\] " "Latch T2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[14\] " "Latch T2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T2\[15\] " "Latch T2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s12 " "Ports D and ENA on the latch are fed by the same signal state.s12" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[0\] " "Latch T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[1\] " "Latch T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[2\] " "Latch T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[3\] " "Latch T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[4\] " "Latch T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[5\] " "Latch T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[6\] " "Latch T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[7\] " "Latch T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[8\] " "Latch T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[9\] " "Latch T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[10\] " "Latch T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[11\] " "Latch T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[12\] " "Latch T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[13\] " "Latch T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[14\] " "Latch T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "T1\[15\] " "Latch T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.s17 " "Ports D and ENA on the latch are fed by the same signal state.s17" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1651414081435 ""}  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1651414081435 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "aluctrl_out\[0\] VCC " "Pin \"aluctrl_out\[0\]\" is stuck at VCC" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651414081540 "|fsm|aluctrl_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Regwr_out GND " "Pin \"Regwr_out\" is stuck at GND" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651414081540 "|fsm|Regwr_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "memwr_out GND " "Pin \"memwr_out\" is stuck at GND" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651414081540 "|fsm|memwr_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "iren VCC " "Pin \"iren\" is stuck at VCC" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1651414081540 "|fsm|iren"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1651414081540 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651414081660 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[0\] " "No output dependent on input pin \"mem_a_in\[0\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[1\] " "No output dependent on input pin \"mem_a_in\[1\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[2\] " "No output dependent on input pin \"mem_a_in\[2\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[3\] " "No output dependent on input pin \"mem_a_in\[3\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[4\] " "No output dependent on input pin \"mem_a_in\[4\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[5\] " "No output dependent on input pin \"mem_a_in\[5\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[6\] " "No output dependent on input pin \"mem_a_in\[6\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[7\] " "No output dependent on input pin \"mem_a_in\[7\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[8\] " "No output dependent on input pin \"mem_a_in\[8\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[9\] " "No output dependent on input pin \"mem_a_in\[9\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[10\] " "No output dependent on input pin \"mem_a_in\[10\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[11\] " "No output dependent on input pin \"mem_a_in\[11\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[12\] " "No output dependent on input pin \"mem_a_in\[12\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[13\] " "No output dependent on input pin \"mem_a_in\[13\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[14\] " "No output dependent on input pin \"mem_a_in\[14\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_a_in\[15\] " "No output dependent on input pin \"mem_a_in\[15\]\"" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651414081676 "|fsm|mem_a_in[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651414081676 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "919 " "Implemented 919 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "180 " "Implemented 180 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651414081676 ""} { "Info" "ICUT_CUT_TM_OPINS" "168 " "Implemented 168 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651414081676 ""} { "Info" "ICUT_CUT_TM_LCELLS" "571 " "Implemented 571 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1651414081676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651414081676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 404 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 404 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651414081771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 01 19:38:01 2022 " "Processing ended: Sun May 01 19:38:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651414081771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651414081771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651414081771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651414081771 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651414092149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651414092149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 01 19:38:11 2022 " "Processing started: Sun May 01 19:38:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651414092149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651414092149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RISC -c FSM " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RISC -c FSM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651414092149 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651414092355 ""}
{ "Info" "0" "" "Project  = RISC" {  } {  } 0 0 "Project  = RISC" 0 0 "Fitter" 0 0 1651414092355 ""}
{ "Info" "0" "" "Revision = FSM" {  } {  } 0 0 "Revision = FSM" 0 0 "Fitter" 0 0 1651414092355 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651414092411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651414092411 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FSM 5M2210ZF324C5 " "Selected device 5M2210ZF324C5 for design \"FSM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1651414092419 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651414092472 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1651414092472 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651414092531 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651414092531 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF324C5 " "Device 5M1270ZF324C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651414092700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZF324I5 " "Device 5M1270ZF324I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651414092700 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M2210ZF324I5 " "Device 5M2210ZF324I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651414092700 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651414092700 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "348 348 " "No exact pin location assignment(s) for 348 pins of 348 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651414092774 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "228 " "The Timing Analyzer is analyzing 228 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1651414092821 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FSM.sdc " "Synopsys Design Constraints File file not found: 'FSM.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651414092821 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1651414092821 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1651414092837 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1651414092837 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651414092837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651414092837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651414092837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     state.s0 " "   1.000     state.s0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651414092837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     state.s1 " "   1.000     state.s1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651414092837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     state.s5 " "   1.000     state.s5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651414092837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     state.s6 " "   1.000     state.s6" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651414092837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    state.s11 " "   1.000    state.s11" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651414092837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    state.s14 " "   1.000    state.s14" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651414092837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    state.s15 " "   1.000    state.s15" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651414092837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    state.s16 " "   1.000    state.s16" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651414092837 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000    state.s24 " "   1.000    state.s24" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1651414092837 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1651414092837 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651414092845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651414092845 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1651414092861 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock Global clock in PIN J6 " "Automatically promoted signal \"clock\" to use Global clock in PIN J6" {  } { { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1651414092893 ""}
{ "Error" "EFYGR_FYGR_AUTO_GLOBAL_TOO_MANY_IOS" "348 0 271 " "Project requires 348 general-purpose I/O pins and 0 reserved I/O pins, but target device can contain only 271 general-purpose I/O pins" {  } {  } 0 186219 "Project requires %1!d! general-purpose I/O pins and %2!d! reserved I/O pins, but target device can contain only %3!d! general-purpose I/O pins" 0 0 "Fitter" 0 -1 1651414092893 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1651414092893 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651414092893 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1651414093097 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "4 " "Following 4 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "aluctrl_out\[0\] VCC " "Pin aluctrl_out\[0\] has VCC driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { aluctrl_out[0] } } } { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/drsak/Downloads/309 Project/" { { 0 { 0 ""} 0 574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651414093105 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "Regwr_out GND " "Pin Regwr_out has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { Regwr_out } } } { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/drsak/Downloads/309 Project/" { { 0 { 0 ""} 0 840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651414093105 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "memwr_out GND " "Pin memwr_out has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { memwr_out } } } { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/drsak/Downloads/309 Project/" { { 0 { 0 ""} 0 841 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651414093105 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "iren VCC " "Pin iren has VCC driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { iren } } } { "states.vhd" "" { Text "C:/Users/drsak/Downloads/309 Project/states.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/drsak/Downloads/309 Project/" { { 0 { 0 ""} 0 842 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1651414093105 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1651414093105 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1651414093105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/drsak/Downloads/309 Project/output_files/FSM.fit.smsg " "Generated suppressed messages file C:/Users/drsak/Downloads/309 Project/output_files/FSM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651414093160 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 7 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651414093185 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 01 19:38:13 2022 " "Processing ended: Sun May 01 19:38:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651414093185 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651414093185 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651414093185 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651414093185 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 411 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 411 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651414093836 ""}
