/*
 *  TOPPERS/ASP Kernel
 *      Toyohashi Open Platform for Embedded Real-Time Systems/
 *      Advanced Standard Profile Kernel
 * 
 *  Copyright (C) 2008-2011 by Embedded and Real-Time Systems Laboratory
 *              Graduate School of Information Science, Nagoya Univ., JAPAN
 *  Copyright (C) 2015-2016 by 3rd Designing Center
 *              Imageing System Development Division RICOH COMPANY, LTD.
 *  Copyright (C) 2017-2019 by TOPPERS PROJECT Educational Working Group.
 * 
 *  я┐╜х╡ня┐╜я┐╜я┐╜ю╕вя┐╜╘д╧бя┐╜я┐╜╩▓я┐╜я┐╜я┐╜(1)я┐╜я┐╜я┐╜(4)я┐╜╬╛я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╦╕┬дъбдя┐╜▄ея┐╜я┐╜╒е╚ея┐╜я┐╜я┐╜
 *  я┐╜я┐╜я┐╜я┐╜я┐╜▄ея┐╜я┐╜╒е╚ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╤дя┐╜я┐╜я┐╜я┐╜я┐╜╬дя┐╜▐дрбея┐╜╩▓я┐╜╞▒я┐╜я┐╜я┐╜╦дя┐╜я┐╜я┐╜╤бя┐╜╩гя┐╜я┐╜я┐╜я┐╜я┐╜я┐╜
 *  я┐╜╤бя┐╜я┐╜я┐╜я┐╜я┐╜я┐╜█б╩░╩▓я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╤д╚╕╞д╓б╦дя┐╜я┐╜ыд│я┐╜╚дя┐╜╠╡я┐╜я┐╜я┐╜╟╡я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜ыбе
 *  (1) я┐╜▄ея┐╜я┐╜╒е╚ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜Єе╜бя┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╔д╬╖я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╤дя┐╜я┐╜я┐╜я┐╜я┐╜╦д╧бя┐╜я┐╜х╡ня┐╜я┐╜я┐╜я┐╜я┐╜я┐╜
 *      я┐╜я┐╜╔╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╤╛я┐╜ядкя┐╜я┐╜╙▓я┐╜я┐╜я┐╜я┐╜я┐╜╠╡я┐╜▌╛┌╡я┐╜я┐╜ъдмя┐╜я┐╜я┐╜я┐╜я┐╜╬д▐д▐д╬╖я┐╜я┐╜╟ея┐╜я┐╜я┐╜
 *      я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╦┤▐д▐дя┐╜╞дя┐╜я┐╜ыд│я┐╜╚бя┐╜
 *  (2) я┐╜▄ея┐╜я┐╜╒е╚ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜Єбдещедя┐╜╓ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╩д╔бя┐╜┬╛я┐╜╬ея┐╜я┐╜╒е╚ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╚пя┐╜╦╗я┐╜
 *      я┐╜╤д╟дя┐╜я┐╜я┐╜я┐╜я┐╜╟║я┐╜я┐╜я┐╜я┐╜█дя┐╜я┐╜я┐╜я┐╜я┐╜╦д╧бя┐╜я┐╜я┐╜я┐╜я┐╜я┐╜█дя┐╜╚╝я┐╜я┐╜я┐╜╔ея┐╜я┐╜я┐╜я┐╜я┐╜╚бя┐╜я┐╜я┐╜я┐╜я┐╜
 *      я┐╜╘е▐е╦ехевя┐╜я┐╜╩д╔б╦д╦бя┐╜я┐╜х╡ня┐╜я┐╜я┐╜я┐╜я┐╜ю╕в╔╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╤╛я┐╜ядкя┐╜я┐╜╙▓я┐╜я┐╜я┐╜
 *      я┐╜я┐╜╠╡я┐╜▌╛┌╡я┐╜я┐╜я┐╜я┐╜╟║▄дя┐╜я┐╜ыд│я┐╜╚бя┐╜
 *  (3) я┐╜▄ея┐╜я┐╜╒е╚ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜Єбд╡я┐╜я┐╜я┐╜я┐╜я┐╜╚д▀╣я┐╜я┐╜я┐╜╩д╔бя┐╜┬╛я┐╜╬ея┐╜я┐╜╒е╚ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╚пя┐╜╦╗я┐╜
 *      я┐╜╤д╟дя┐╜я┐╜╩дя┐╜я┐╜я┐╜я┐╜╟║я┐╜я┐╜я┐╜я┐╜█дя┐╜я┐╜я┐╜я┐╜я┐╜╦д╧бя┐╜я┐╜я┐╜я┐╜╬дя┐╜я┐╜я┐╜я┐╜ьдля┐╜╬╛я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜
 *      я┐╜╚бя┐╜
 *    (a) я┐╜я┐╜я┐╜я┐╜я┐╜█дя┐╜╚╝я┐╜я┐╜я┐╜╔ея┐╜я┐╜я┐╜я┐╜я┐╜╚бя┐╜я┐╜я┐╜я┐╜╤╝╘е▐е╦ехевя┐╜я┐╜╩д╔б╦д╦бя┐╜я┐╜х╡ня┐╜я┐╜я┐╜я┐╜
 *        я┐╜ю╕в╔╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╤╛я┐╜ядкя┐╜я┐╜╙▓я┐╜я┐╜я┐╜я┐╜я┐╜╠╡я┐╜▌╛┌╡я┐╜я┐╜я┐╜я┐╜╟║▄дя┐╜я┐╜ыд│я┐╜╚бя┐╜
 *    (b) я┐╜я┐╜я┐╜я┐╜я┐╜█д╬╖я┐╜я┐╜╓дя┐╜я┐╜╠дя┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╦бя┐╜╦дя┐╜├д╞бя┐╜TOPPERSя┐╜╫ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╚дя┐╜
 *        я┐╜я┐╜Ёд╣дыд│я┐╜╚бя┐╜
 *  (4) я┐╜▄ея┐╜я┐╜╒е╚ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╤д╦дя┐╜я┐╜─╛я┐╜я┐╜┼кя┐╜▐дя┐╜я┐╜╧┤я┐╜я┐╜я┐╜┼кя┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜ыддя┐╜я┐╜я┐╜╩дя┐╜┬╗
 *      я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜тбдя┐╜х╡ня┐╜я┐╜я┐╜ю╕вя┐╜╘дя┐╜я┐╜я┐╜я┐╜TOPPERSя┐╜╫ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╚дя┐╜я┐╜я┐╜я┐╜╒дя┐╜я┐╜ыд│я┐╜╚бя┐╜
 *      я┐╜▐дя┐╜я┐╜я┐╜я┐╜▄ея┐╜я┐╜╒е╚ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╬ецб╝я┐╜я┐╜я┐╜▐дя┐╜я┐╜╧ея┐╜я┐╜я┐╜╔ецб╝я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╬дя┐╜я┐╜я┐╜я┐╜╩дя┐╜я┐╜я┐╜
 *      ═│я┐╜╦┤я┐╜┼дя┐╜я┐╜я┐╜я┐╜сдля┐╜я┐╜тбдя┐╜х╡ня┐╜я┐╜я┐╜ю╕вя┐╜╘дя┐╜я┐╜я┐╜я┐╜TOPPERSя┐╜╫ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╚дя┐╜
 *      я┐╜я┐╜я┐╜╒дя┐╜я┐╜ыд│я┐╜╚бя┐╜
 * 
 *  я┐╜▄ея┐╜я┐╜╒е╚ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╧бя┐╜╠╡я┐╜▌╛┌дя┐╜я┐╜є╢бдя┐╜я┐╜я┐╜╞дя┐╜я┐╜я┐╜я┐╜╬д╟дя┐╜я┐╜ыбея┐╜х╡ня┐╜я┐╜я┐╜ю╕вя┐╜╘дя┐╜
 *  я┐╜я┐╜я┐╜TOPPERSя┐╜╫ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╚д╧бя┐╜я┐╜▄ея┐╜я┐╜╒е╚ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╦┤╪дя┐╜я┐╜╞бя┐╜я┐╜я┐╜я┐╜я┐╜╬╗я┐╜я┐╜я┐╜я┐╜я┐╜┼к
 *  я┐╜я┐╜я┐╜╨дя┐╜я┐╜я┐╜┼мя┐╜я┐╜я┐╜я┐╜я┐╜я┐╜▐дя┐╜╞бя┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╩дя┐╜я┐╜▌╛┌дя┐╜╘дя┐╜╩дя┐╜я┐╜я┐╜я┐╜▐дя┐╜я┐╜я┐╜я┐╜▄ея┐╜я┐╜╒е╚ея┐╜я┐╜я┐╜
 *  я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╤д╦дя┐╜я┐╜─╛я┐╜я┐╜┼кя┐╜▐дя┐╜я┐╜╧┤я┐╜я┐╜я┐╜┼кя┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╩дя┐╜┬╗я┐╜я┐╜я┐╜╦┤╪дя┐╜я┐╜╞дтбдя┐╜я┐╜
 *  я┐╜я┐╜я┐╜я┐╜╟дя┐╜я┐╜я┐╜я┐╜я┐╜╩дя┐╜я┐╜я┐╜
 * 
 *  @(#) $Id: target_inithook.c 698 2019-07-02 17:55:15Z roi $
 */
#include "stm32f7xx_hal.h"
#include <sil.h>
#include "target_syssvc.h"

/*
 *  я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╫ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜stm32f767-nucleo144я┐╜╤бя┐╜
 */

#define PLL_M      (HSE_VALUE / 1000000)/* Possible value 0 and 63 */
#define PLL_N      432
#define PLL_Q      9
#define PLL_R      7

/*
 *  TIMEOUT VALUES
 */
#define CLOCKSWITCH_TIMEOUT_VALUE      (5000*1000)		/* 5я┐╜я┐╜ */
#define HSE_TIMEOUT_VALUE              (5000*1000)		/* 5я┐╜я┐╜ */
#define PLL_TIMEOUT_VALUE              (100*1000)		/* 100 ms */
#define PLLSAI_TIMEOUT_VALUE           (100*1000)		/* 100 ms  */
#define PWR_OVERDRIVE_TIMEOUT_VALUE    (1000*1000)		/* 1я┐╜я┐╜ */

/*
 *  RCC_PLLP_Clock_Divider PLLP Clock Divider
 */
#define RCC_PLLP_DIV2                   0x00000002
#define RCC_PLLP_DIV4                   0x00000004
#define RCC_PLLP_DIV6                   0x00000006
#define RCC_PLLP_DIV8                   0x00000008

/*
 *  RCC_APB1_APB2_Clock_Source RCC APB1/APB2 Clock Source
 */
#define RCC_HCLK_DIV1                   RCC_CFGR_PPRE1_DIV1
#define RCC_HCLK_DIV2                   RCC_CFGR_PPRE1_DIV2
#define RCC_HCLK_DIV4                   RCC_CFGR_PPRE1_DIV4
#define RCC_HCLK_DIV8                   RCC_CFGR_PPRE1_DIV8
#define RCC_HCLK_DIV16                  RCC_CFGR_PPRE1_DIV16

/*
 *  RCC_AHB_Clock_Source RCC AHB Clock Source
 */
#define RCC_SYSCLK_DIV1                 RCC_CFGR_HPRE_DIV1
#define RCC_SYSCLK_DIV2                 RCC_CFGR_HPRE_DIV2
#define RCC_SYSCLK_DIV4                 RCC_CFGR_HPRE_DIV4
#define RCC_SYSCLK_DIV8                 RCC_CFGR_HPRE_DIV8
#define RCC_SYSCLK_DIV16                RCC_CFGR_HPRE_DIV16
#define RCC_SYSCLK_DIV64                RCC_CFGR_HPRE_DIV64
#define RCC_SYSCLK_DIV128               RCC_CFGR_HPRE_DIV128
#define RCC_SYSCLK_DIV256               RCC_CFGR_HPRE_DIV256
#define RCC_SYSCLK_DIV512               RCC_CFGR_HPRE_DIV512

#define RCC_CLK48SOURCE_PLL              0x00000000
#define RCC_CLK48SOURCE_PLLSAIP          RCC_DCKCFGR2_CK48MSEL

#define RCC_PLLSAIP_DIV8                 0x00000003

/*
 *  CORTEX MPUя┐╜╬░я┐╜я┐╜я┐╜─╢╪╗я┐╜
 */
#define MPU_REGION_ENABLE               0x01
#define MPU_REGION_DISABLE              0x00

/*
 *  CORTEX MPU я┐╜я┐╜я┐╜єе╣е╚ещепя┐╜я┐╜я┐╜я┐╜єевея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜─╢╪╗я┐╜
 */
#define MPU_INSTRUCTION_ACCESS_ENABLE   0x00
#define MPU_INSTRUCTION_ACCESS_DISABLE  0x01

/*
 *  CORTEX MPU я┐╜я┐╜я┐╜єе╣е╚ещепя┐╜я┐╜я┐╜я┐╜єевея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜├ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜
 */
#define MPU_ACCESS_CACHEABLE            0x01
#define MPU_ACCESS_NOT_CACHEABLE        0x00

/*
 *  CORTEX MPU я┐╜я┐╜я┐╜єе╣е╚ещепя┐╜я┐╜я┐╜я┐╜єевея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╨е├е╒ея┐╜я┐╜я┐╜я┐╜я┐╜
 */
#define MPU_ACCESS_BUFFERABLE           0x01
#define MPU_ACCESS_NOT_BUFFERABLE       0x00

/*
 *  CORTEX MPU я┐╜я┐╜я┐╜єе╣е╚ещепя┐╜я┐╜я┐╜я┐╜єевея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜═ня┐╜я┐╜я┐╜я┐╜
 */
#define MPU_ACCESS_SHAREABLE            0x01
#define MPU_ACCESS_NOT_SHAREABLE        0x00

/*
 *  GPIOя┐╜я┐╜я┐╜я┐╜я┐╜╚е╫е├ея┐╜я┐╜я┐╜я┐╜я┐╜╤ея┐╜сб╝я┐╜я┐╜
 */
#define GPIO_OTYPE_PP       0x0
#define GPIO_OTYPE_OD       0x1

/*
 *  GPIOя┐╜╫еыевя┐╜├е╫ея┐╜я┐╜я┐╜я┐╜я┐╜╤ея┐╜сб╝я┐╜я┐╜
 */
#define GPIO_NOPULL         0x00000000	/* No Pull-up or Pull-down activation  */
#define GPIO_PULLUP         0x00000001	/* Pull-up activation                  */
#define GPIO_PULLDOWN       0x00000002	/* Pull-down activation                */

/*
 *  GPIOя┐╜тб╝я┐╜╔е╤ея┐╜сб╝я┐╜я┐╜
 */
#define GPIO_MODE_INPUT     0x00000000	/* Input Floating Mode */
#define GPIO_MODE_OUTPUT    0x00000001	/* Output Push Pull Mode */
#define GPIO_MODE_AF        0x00000002	/* Alternate Function Push Pull Mode */
#define GPIO_MODE_ANALOG    0x00000003	/* Analog Mode  */

/*
 *  GPIOя┐╜я┐╜я┐╜я┐╜я┐╜╚е╫е├е╚║я┐╜я┐╜я┐╜я┐╜я┐╜╚┐я┐╜я┐╜╤ея┐╜сб╝я┐╜я┐╜
 */
#define GPIO_SPEED_LOW      0x00000000	/* Low speed     */
#define GPIO_SPEED_MEDIUM   0x00000001	/* Medium speed  */
#define GPIO_SPEED_FAST     0x00000002	/* Fast speed    */
#define GPIO_SPEED_HIGH     0x00000003	/* High speed    */


#define LED1_POSITION                   1

/*
 *  я┐╜я┐╜я┐╜я┐╜├ея┐╜я┐╜хе╡я┐╜я┐╜я┐╜я┐╜ID я┐╜ье╕я┐╜я┐╜я┐╜я┐╜я┐╜▐ея┐╜я┐╜я┐╜
 */
#define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)
#define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos      )
#define CCSIDR_LSSHIFT(x)      (((x) & SCB_CCSIDR_LINESIZE_Msk     ) /*>> SCB_CCSIDR_LINESIZE_Pos*/ )

#define sil_mdw_mem(addr, mask, val)	sil_wrw_mem((addr), ((sil_rew_mem(addr) & ~(mask)) | (val)))
#define sil_anw_mem(addr, mask)			sil_wrw_mem((addr), (sil_rew_mem(addr) & ~(mask)))
#define sil_orw_mem(addr, val)			sil_wrw_mem((addr), (sil_rew_mem(addr) | (val)))

ER sysclock_config(int mode);
//UART_HandleTypeDef huart3;
#if 0 /* not used */
static void mpu_config(void);
static void sysemclock_error(void);
#endif /* not used */

#ifndef TOPPERS_RAM_EXEC
/*
 *  я┐╜я┐╜я┐╜┘ея┐╜╬ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜├е╚░я┐╜┬╕я┐╜╬╜я┐╜я┐╜я┐╜я┐╜
 *
 *  я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╚ея┐╜я┐╜├е╫ете╕я┐╜хб╝я┐╜я┐╜я┐╜я┐╜я┐╜╟бя┐╜я┐╜я┐╜я┐╜я┐╜╬╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╦╕╞д╙╜╨дя┐╜я┐╜я┐╜ыбе
 */
void hardware_init_hook(void)
{
	uint32_t reg_value;
	uint32_t ccsidr, sshift, wshift, sw;
	uint32_t sets, ways;

	/*
	 * RCCя┐╜╬еъе╗я┐╜├е╚д╚ея┐╜я┐╜я┐╜╒ея┐╜я┐╜я┐╜я┐╜я┐╜ьб╝я┐╜я┐╜я┐╜я┐╜я┐╜
	 */
	sil_orw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR), RCC_CR_HSION);
	sil_wrw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CFGR), 0x00000000);
	sil_anw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR), (RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON));
	sil_wrw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_PLLCFGR),
		(0x20000000 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLM_4));
	sil_anw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR), RCC_CR_HSEBYP);

	// ETHMAC????????я┐╜я┐╜??????????я┐╜я┐╜??
	__ETHMAC_CLK_ENABLE();
	__ETHMACRX_CLK_ENABLE();
	__ETHMACTX_CLK_ENABLE();
	
	// уВ╖уГкуВвуГлхЗ║хКЫуБоуБЯуВБуАБUSARTя╝УуВТхИЭцЬЯхМЦ
	initUSART3();


	//DMA?????я┐╜я┐╜??
	sli_orw_mem((uint32_t *)(TADR_RCC_BASE + TOFF_RCC_AHB1ENR), (RCC_AHB1ENR_DMA1EN | RCCAHB1ENR_DMA2EN | RCC_AHB1ENR_DMA2DEN ) );
	/*
	 *  я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜▀╢╪╗я┐╜?
	 */
	sil_wrw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CIR), 0x00000000);

	/*
	 *  я┐╜я┐╜я┐╜я┐╜╫ея┐╜я┐╜╞ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╦е├е╚д╬╜я┐╜я┐╜я┐╜я┐╜?
	 */
	mpu_config();

	/*
	 *  я┐╜я┐╜я┐╜я┐╜├ея┐╜я┐╜я┐╜я┐╜═ня┐╜я┐╜я┐╜я┐╜
	 */
	/* I-Cache═ня┐╜я┐╜я┐╜я┐╜ */
	Asm("dsb 0xF":::"memory");
	Asm("isb 0xF":::"memory");
	sil_wrw_mem((uint32_t *)(TADR_SCB_BASE+TOFF_SCB_ICIALLU), 0);	/* invalidate I-Cache */
	sil_orw_mem((uint32_t *)(TADR_SCB_BASE+TOFF_SCB_CCR), SCB_CCR_IC_Msk);	/* enable I-Cache */
	Asm("dsb 0xF":::"memory");
	Asm("isb 0xF":::"memory");

	/* D-Cache═ня┐╜я┐╜я┐╜я┐╜ */
	sil_wrw_mem((uint32_t *)(TADR_SCB_BASE+TOFF_SCB_CSSELR), ((0UL << 1) | 0UL));	/* Level 1 data cache */
	ccsidr  = sil_rew_mem((uint32_t *)(TADR_SCB_BASE+TOFF_SCB_CCSIDR));
    sets    = (uint32_t)(CCSIDR_SETS(ccsidr));
    sshift  = (uint32_t)(CCSIDR_LSSHIFT(ccsidr) + 4UL);
    ways    = (uint32_t)(CCSIDR_WAYS(ccsidr));
    wshift  = (uint32_t)((uint32_t)__builtin_clz(ways) & 0x1FUL);

    /* D-Chaheя┐╜я┐╜я┐╜я┐╜╨ея┐╜╟бя┐╜я┐╜я┐╜ */
	Asm("dsb 0xF":::"memory");
	do{
		uint32_t tmpways = ways;
		do {
			sw = ((tmpways << wshift) | (sets << sshift));
			sil_wrw_mem((uint32_t *)(TADR_SCB_BASE+TOFF_SCB_DCISW), sw);

        } while(tmpways--);
    }while(sets--);
	Asm("dsb 0xF":::"memory");

	sil_orw_mem((uint32_t *)(TADR_SCB_BASE+TOFF_SCB_CCR), SCB_CCR_DC_Msk);
	Asm("dsb 0xF":::"memory");
	Asm("isb 0xF":::"memory");


	/*
	 *  я┐╜я┐╜я┐╜я┐╜▀ея┐╜я┐╜ыб╝я┐╜я┐╜═ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜
	 */
	reg_value = sil_rew_mem((uint32_t *)(TADR_SCB_BASE+TOFF_SCB_AIRCR));        /* read old register configuration    */
	reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));	/* clear bits to change               */
	reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                ((NVIC_PRIORITYGROUP_4 & 0x07L) << 8));							/* Insert write key and priorty group */
	sil_wrw_mem((uint32_t *)(TADR_SCB_BASE+TOFF_SCB_AIRCR), reg_value);

	/*
	 *  я┐╜я┐╜я┐╜я┐╜я┐╜╞ерепя┐╜я┐╜я┐╜├ея┐╜я┐╜я┐╜ 216MHzя┐╜я┐╜я┐╜я┐╜я┐╜я┐╜
	 */
	if(sysclock_config(0) != E_OK)
		sysemclock_error();
}
#endif

/*
 *  USB CLOCK CONFIGURATION
 */
ER USB_RCC_PeriphCLKConfig(unsigned int pllsan, unsigned int pllsaip)
{
	unsigned int tickstart = 0U;
	unsigned int pllsaiq = 0U;

    /*
	 * я┐╜я┐╜я┐╜я┐╜я┐╜├ея┐╜48я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜
	 */
	sil_mdw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_DCKCFGR2), RCC_DCKCFGR2_CK48MSEL, RCC_CLK48SOURCE_PLLSAIP);

    /*
	 *  PLLSAIя┐╜я┐╜я┐╜я┐╜я┐╜├ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜
	 */
	sil_anw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR), RCC_CR_PLLSAION);

	tickstart = 0;
	while((sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR)) & RCC_CR_PLLSAIRDY) != 0){
		if(tickstart  > PLLSAI_TIMEOUT_VALUE){
			return E_TMOUT;
		}
		sil_dly_nse(1000);
		tickstart++;
    }

    /*
	 *  PLLSAIя┐╜я┐╜я┐╜я┐╜я┐╜├ея┐╜я┐╜я┐╜я┐╜я┐╜
	 */
	pllsaiq = sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_PLLSAICFGR)) & (RCC_PLLSAICFGR_PLLSAIQ | RCC_PLLSAICFGR_PLLSAIR);
	/* Configure the PLLSAI division factors */
	/* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
	/* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
	pllsaiq |= (pllsan << 6)  | (pllsaip << 16);
	sil_wrw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_PLLSAICFGR), pllsaiq);

    /*
	 *  PLLSAIя┐╜я┐╜я┐╜я┐╜я┐╜├ея┐╜я┐╜я┐╜╞│я┐╜
	 */
	sil_orw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR), RCC_CR_PLLSAION);

	tickstart = 0;
	while((sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR)) & (RCC_CR_PLLSAIRDY)) == 0){
		if( tickstart > PLLSAI_TIMEOUT_VALUE){
			return E_TMOUT;
		}
		sil_dly_nse(1000);
		tickstart++;
	}
	return E_OK;
}

/*
 *  я┐╜я┐╜я┐╜я┐╜я┐╜╞ерепя┐╜я┐╜я┐╜├ея┐╜я┐╜я┐╜я┐╜я┐╜
 *  я┐╜я┐╜я┐╜я┐╜я┐╜═бя┐╜
 *    System Clock source            = PLL (HSE)
 *    SYSCLK(Hz)                     = 216000000
 *    HCLK(Hz)                       = 216000000
 *    AHB Prescaler                  = 1
 *    APB1 Prescaler                 = 4
 *    APB2 Prescaler                 = 2
 *    HSE Frequency(Hz)              = 8000000
 *    PLL_M                          = 8
 *    PLL_N                          = 432
 *    PLL_P                          = 2
 *    PLL_Q                          = 9
 *    PLL_R                          = 7
 *    VDD(V)                         = 3.3
 *    Main regulator output voltage  = Scale1 mode
 *    Flash Latency(WS)              = 7
 */
ER sysclock_config(int mode)
{
	uint32_t tickstart = 0;
	volatile uint32_t tmpreg;

	/*
	 *  HSEя┐╜╬╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜
	 */
	sil_anw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR), RCC_CR_HSEBYP);
	sil_anw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR), RCC_CR_HSEON);

	/* HSEя┐╜я┐╜╠╡я┐╜я┐╜я┐╜я┐╜я┐╜╘дя┐╜ */
	while((sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR)) & RCC_CR_HSERDY) != 0){
		if(tickstart > HSE_TIMEOUT_VALUE){
			return E_TMOUT;
		}
		sil_dly_nse(1000);
		tickstart++;
	}

	/* HSEя┐╜╬║я┐╜я┐╜я┐╜я┐╜я┐╜ */
	sil_anw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR), RCC_CR_HSEON);
	sil_orw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR), RCC_CR_HSEBYP);
	sil_orw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR), RCC_CR_HSEON);

	tickstart = 0;
	/* HSEя┐╜╬║╞╡я┐╜╞░я┐╜╘дя┐╜ */
	while((sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR)) & RCC_CR_HSERDY) == 0){
		if(tickstart > HSE_TIMEOUT_VALUE){
			return E_TMOUT;
		}
		sil_dly_nse(1000);
		tickstart++;
	}

	/*
	 *  PLLя┐╜╬╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜
	 */
	/*  я┐╜седя┐╜я┐╜PLLя┐╜я┐╜╠╡я┐╜я┐╜я┐╜я┐╜. */
	sil_anw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR), RCC_CR_PLLON);

	/*  PLLя┐╜╬ея┐╜╟ея┐╜я┐╜╘дя┐╜ */
	tickstart = 0;
	while((sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR)) & RCC_CR_PLLRDY) != 0){
		if(tickstart > PLL_TIMEOUT_VALUE){
			return E_TMOUT;
		}
		sil_dly_nse(1000);
		tickstart++;
	}
	/*  PLLя┐╜ье╕я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜ */
	sil_wrw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_PLLCFGR), (0x20000000 | PLL_M | (PLL_N << 6) | ((RCC_PLLP_DIV2 >> 1) -1) << 16)
			 | RCC_PLLCFGR_PLLSRC_HSE | (PLL_Q << 24) | (PLL_R << 28));

	/*  я┐╜седя┐╜я┐╜PLLя┐╜я┐╜═ня┐╜я┐╜я┐╜я┐╜я┐╜╘дя┐╜ */
	sil_orw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR), RCC_CR_PLLON);
	tickstart = 0;

	/*  PLLя┐╜я┐╜═ня┐╜я┐╜я┐╜я┐╜я┐╜╘дя┐╜ */
	while((sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR)) & RCC_CR_PLLRDY) == 0){
		if(tickstart > PLL_TIMEOUT_VALUE){
			return E_TMOUT;
		}
		sil_dly_nse(1000);
		tickstart++;
	}


	sil_orw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_APB1ENR), RCC_APB1ENR_PWREN);
	tmpreg = sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_APB1ENR)) & RCC_APB1ENR_PWREN;
	(void)(tmpreg);

	/* 216MHzя┐╜╤д╬ея┐╜я┐╜я┐╜я┐╜╨бя┐╜я┐╜╔ещедя┐╜я┐╜я┐╜я┐╜я┐╜я┐╜ */
	sil_orw_mem((uint32_t *)(TADR_PWR_BASE+TOFF_PWR_CR1), PWR_CR1_ODEN);

	tickstart = 0;
	while((sil_rew_mem((uint32_t *)(TADR_PWR_BASE+TOFF_PWR_CSR1)) & PWR_CSR1_ODRDY) != PWR_CSR1_ODRDY){
		if(tickstart > PWR_OVERDRIVE_TIMEOUT_VALUE){
			return E_TMOUT;
		}
		sil_dly_nse(1000);
    	tickstart++;
	}

	/* я┐╜я┐╜я┐╜я┐╜я┐╜╨бя┐╜я┐╜╔ещедя┐╜╓ея┐╜я┐╜я┐╜я┐╜├ея┐╜я┐╜я┐╜═ня┐╜я┐╜я┐╜я┐╜ */
	sil_orw_mem((uint32_t *)(TADR_PWR_BASE+TOFF_PWR_CR1), PWR_CR1_ODSWEN);

	/* я┐╜я┐╜я┐╜я┐╜я┐╜╨бя┐╜я┐╜╔ещедя┐╜╓ея┐╜╟ея┐╜я┐╜╘дя┐╜ */
	tickstart = 0;
	while((sil_rew_mem((uint32_t *)(TADR_PWR_BASE+TOFF_PWR_CSR1)) & PWR_CSR1_ODSWRDY) != PWR_CSR1_ODSWRDY){
		if(tickstart > PWR_OVERDRIVE_TIMEOUT_VALUE){
			return E_TMOUT;
		}
		sil_dly_nse(1000);
		tickstart++;
	}

	/*
	 *  USBя┐╜я┐╜я┐╜я┐╜я┐╜├ея┐╜я┐╜я┐╜я┐╜я┐╜
	 */
	USB_RCC_PeriphCLKConfig(384, RCC_PLLSAIP_DIV8);

	/*
	 *  я┐╜╒ея┐╜├ея┐╜я┐╜я┐╜я┐╜я┐╜ъдля┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╟бя┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╔д▀╣я┐╜я┐╜я┐╜я┐╜шджя┐╜╦╝┬╣╘╝я┐╜я┐╜╚┐я┐╜я┐╜╦╣я┐╜яд╗я┐╜я┐╜
	 *  HCLKя┐╜ьедя┐╜╞еєе╖ея┐╜я┐╜╚е╟е╨ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜┼╕я┐╜я┐╜┼░я┐╜─┤я┐╜сд╣я┐╜я┐╜╔мя┐╜╫дя┐╜я┐╜я┐╜я┐╜я┐╜
	 */
	/*  CPUя┐╜я┐╜я┐╜╚┐я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜че▒я┐╜я┐╜я┐╜я┐╜ */
	if(FLASH_ACR_LATENCY_7WS > (sil_rew_mem((uint32_t *)(TADR_FLASH_R_BASE+TOFF_FLASH_ACR)) & FLASH_ACR_LATENCY)){

		sil_mdw_mem((uint32_t *)(TADR_FLASH_R_BASE+TOFF_FLASH_ACR), FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_7WS);
		if((sil_rew_mem((uint32_t *)(TADR_FLASH_R_BASE+TOFF_FLASH_ACR)) & FLASH_ACR_LATENCY) != FLASH_ACR_LATENCY_7WS){
			while(1) { ; }
		}

		sil_mdw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CFGR), RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
		if((sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR)) & RCC_CR_PLLRDY) == 0){
			return E_SYS;
		}

		sil_mdw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CFGR), RCC_CFGR_SW, RCC_CFGR_SW_PLL);
		while((sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CFGR)) & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL){
			if(tickstart > CLOCKSWITCH_TIMEOUT_VALUE){
				return E_TMOUT;
			}
			sil_dly_nse(1000);
			tickstart++;
		}
	}
	/*  CPUя┐╜я┐╜я┐╜╚┐я┐╜я┐╜я┐╜я┐╜у▓╝я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜ */
	else{
		sil_mdw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CFGR), RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
		if((sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CR)) & RCC_CR_PLLRDY) == 0){
			return E_SYS;
		}

		while((sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CFGR)) & RCC_CFGR_SWS) != RCC_CFGR_SWS_PLL){
			if(tickstart > CLOCKSWITCH_TIMEOUT_VALUE){
				return E_TMOUT;
			}
			sil_dly_nse(1000);
			tickstart++;
		}

		sil_mdw_mem((uint32_t *)(TADR_FLASH_R_BASE+TOFF_FLASH_ACR), FLASH_ACR_LATENCY, FLASH_ACR_LATENCY_7WS);
		if((sil_rew_mem((uint32_t *)(TADR_FLASH_R_BASE+TOFF_FLASH_ACR)) & FLASH_ACR_LATENCY) != FLASH_ACR_LATENCY_7WS){
			return E_SYS;
		}
	}

	/*
	 *  PCLK1я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐?
	 */ 
	sil_mdw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CFGR), RCC_CFGR_PPRE1, RCC_HCLK_DIV4);

	/*
	 *  PCLK2я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐?
	 */
	sil_mdw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_CFGR), RCC_CFGR_PPRE2, (RCC_HCLK_DIV2 << 3));
	return E_OK;
}

#if 0 /* not used */
/*
 *  я┐╜я┐╜я┐╜я┐╜╫ея┐╜я┐╜╞ея┐╜я┐╜я┐╜я┐╜я┐╜я┐╜я┐╜╦е├е╚дя┐╜я┐╜я┐╜я┐╜я┐╜
 */
static void mpu_config(void)
{
	/* Disable the MPU */
	sil_anw_mem((uint32_t *)(TADR_SCB_BASE+TOFF_SCB_SHCSR), SCB_SHCSR_MEMFAULTENA_Msk);
	sil_anw_mem((uint32_t *)(TADR_MPU_BASE+TOFF_MPU_CTRL), MPU_CTRL_ENABLE_Msk);

	/* Set the Region number */
	sil_wrw_mem((uint32_t *)(TADR_MPU_BASE+TOFF_MPU_RNR), MPU_REGION_NUMBER0);
	sil_wrw_mem((uint32_t *)(TADR_MPU_BASE+TOFF_MPU_RBAR), 0x20020000);
	sil_wrw_mem((uint32_t *)(TADR_MPU_BASE+TOFF_MPU_RASR),
				((MPU_INSTRUCTION_ACCESS_ENABLE << MPU_RASR_XN_Pos)   |
                 (MPU_REGION_FULL_ACCESS        << MPU_RASR_AP_Pos)   |
                 (MPU_TEX_LEVEL0                << MPU_RASR_TEX_Pos)  |
                 (MPU_ACCESS_NOT_SHAREABLE      << MPU_RASR_S_Pos)    |
                 (MPU_ACCESS_CACHEABLE          << MPU_RASR_C_Pos)    |
                 (MPU_ACCESS_NOT_BUFFERABLE     << MPU_RASR_B_Pos)    |
                 (0x00                          << MPU_RASR_SRD_Pos)  |
                 (MPU_REGION_SIZE_512KB         << MPU_RASR_SIZE_Pos) |
                 (MPU_REGION_ENABLE             << MPU_RASR_ENABLE_Pos)));

	sil_wrw_mem((uint32_t *)(TADR_MPU_BASE+TOFF_MPU_RNR), MPU_REGION_NUMBER1);
	sil_wrw_mem((uint32_t *)(TADR_MPU_BASE+TOFF_MPU_RBAR), 0x20078000);
	sil_wrw_mem((uint32_t *)(TADR_MPU_BASE+TOFF_MPU_RASR),
				((MPU_INSTRUCTION_ACCESS_ENABLE << MPU_RASR_XN_Pos)   |
                 (MPU_REGION_FULL_ACCESS        << MPU_RASR_AP_Pos)   |
                 (MPU_TEX_LEVEL1                << MPU_RASR_TEX_Pos)  |
                 (MPU_ACCESS_SHAREABLE          << MPU_RASR_S_Pos)    |
                 (MPU_ACCESS_NOT_CACHEABLE      << MPU_RASR_C_Pos)    |
                 (MPU_ACCESS_NOT_BUFFERABLE     << MPU_RASR_B_Pos)    |
                 (0x00                          << MPU_RASR_SRD_Pos)  |
                 (MPU_REGION_SIZE_32KB          << MPU_RASR_SIZE_Pos) |
                 (MPU_REGION_ENABLE             << MPU_RASR_ENABLE_Pos)));

	sil_wrw_mem((uint32_t *)(TADR_MPU_BASE+TOFF_MPU_RNR), MPU_REGION_NUMBER2);
	sil_wrw_mem((uint32_t *)(TADR_MPU_BASE+TOFF_MPU_RBAR), 0x20078000);
	sil_wrw_mem((uint32_t *)(TADR_MPU_BASE+TOFF_MPU_RASR),
				((MPU_INSTRUCTION_ACCESS_ENABLE << MPU_RASR_XN_Pos)   |
                 (MPU_REGION_FULL_ACCESS        << MPU_RASR_AP_Pos)   |
                 (MPU_TEX_LEVEL0                << MPU_RASR_TEX_Pos)  |
                 (MPU_ACCESS_SHAREABLE          << MPU_RASR_S_Pos)    |
                 (MPU_ACCESS_NOT_CACHEABLE      << MPU_RASR_C_Pos)    |
                 (MPU_ACCESS_BUFFERABLE         << MPU_RASR_B_Pos)    |
                 (0x00                          << MPU_RASR_SRD_Pos)  |
                 (MPU_REGION_SIZE_512B          << MPU_RASR_SIZE_Pos) |
                 (MPU_REGION_ENABLE             << MPU_RASR_ENABLE_Pos)));

	/* Enable the MPU */
	sil_wrw_mem((uint32_t *)(TADR_MPU_BASE+TOFF_MPU_CTRL), (MPU_PRIVILEGED_DEFAULT | MPU_CTRL_ENABLE_Msk));
	sil_orw_mem((uint32_t *)(TADR_SCB_BASE+TOFF_SCB_SHCSR), SCB_SHCSR_MEMFAULTENA_Msk);
}

/*
 *  я┐╜я┐╜я┐╜я┐╜я┐╜╞ерепя┐╜я┐╜я┐╜├ея┐╜я┐╜я┐╜я┐╜ъеия┐╜щб╝
 */
static void sysemclock_error(void)
{
	volatile uint32_t temp = 0x00;
	uint32_t n = LED1_POSITION;

	/*
	 *  GPIO LEDя┐╜я┐╜я┐╜я┐╜я┐╜├ея┐╜я┐╜я┐╜я┐╜я┐╜
	 */
	sil_orw_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_AHB1ENR), RCC_AHB1ENR_GPIOIEN);
	temp = sil_rew_mem((uint32_t *)(TADR_RCC_BASE+TOFF_RCC_AHB1ENR));
	(void)(temp);

	/*
	 * LED GPIOя┐╜я┐╜я┐╜я┐╜
	 */
	sil_mdw_mem((uint32_t *)(TADR_GPIOI_BASE+TOFF_GPIO_MODER), (3 << (n * 2)), (GPIO_MODE_OUTPUT << (n * 2)));
	sil_mdw_mem((uint32_t *)(TADR_GPIOI_BASE+TOFF_GPIO_OSPEEDR), (3 << (n * 2)), (GPIO_SPEED_HIGH << (n * 2)));
	sil_mdw_mem((uint32_t *)(TADR_GPIOI_BASE+TOFF_GPIO_OTYPER), (1 << n), (GPIO_OTYPE_PP<<n));
	sil_mdw_mem((uint32_t *)(TADR_GPIOI_BASE+TOFF_GPIO_PUPDR), (3 << (n * 2)), (GPIO_PULLUP << (n * 2)));
	while(1){
		/* LED ON */
		sil_wrw_mem((uint32_t *)(TADR_GPIOI_BASE+TOFF_GPIO_BSRR), (1<<n));
		sil_dly_nse(200*1000*1000);
		/* LED OFF */
		sil_wrw_mem((uint32_t *)(TADR_GPIOI_BASE+TOFF_GPIO_BSRR), (1<<n)<<16);
		sil_dly_nse(200*1000*1000);
	}
}

#endif /* not used */
