// Seed: 1857215861
module module_0;
  assign id_1 = id_1;
  wire id_2;
  always @(1) begin
    deassign id_2;
  end
endmodule
module module_1 #(
    parameter id_10 = 32'd70,
    parameter id_11 = 32'd51
) (
    input tri0 id_0,
    input tri id_1,
    input wand id_2,
    output supply1 id_3,
    input wor id_4,
    input supply1 id_5,
    input tri id_6,
    output wand id_7,
    output tri id_8
);
  defparam id_10.id_11 = 1;
  tri0 id_12 = id_11;
  module_0();
  assign id_12 = id_11;
  xnor (id_3, id_4, id_5, id_6);
  tri1 id_13 = id_4;
endmodule
