synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Wed Aug  7 15:41:51 2024


Command Line:  synthesis -f OneBitSDR_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-85F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-85F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2 (searchpath added)
-p /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data (searchpath added)
-p /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1 (searchpath added)
-p /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2 (searchpath added)
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/top.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/CIC.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/Mixer.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/NCO.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/PWM.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/UartRX.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/SinCos.v
Verilog design file = /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/PLL.v
NGD file = OneBitSDR_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/top.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/CIC.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/Mixer.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/NCO.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/PWM.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/UartRX.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/SinCos.v. VERI-1482
Analyzing Verilog file /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/PLL.v. VERI-1482
Analyzing Verilog file /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/top.v(38): compiling module top. VERI-1018
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/PLL.v(8): compiling module PLL. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(757): compiling module VHI. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(761): compiling module VLO. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(1696): compiling module EHXPLLL(CLKI_DIV=3,CLKFB_DIV=10,CLKOP_DIV=7,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOP_CPHASE=6,CLKOP_TRIM_POL="FALLING",CLKOS_TRIM_POL="FALLING"). VERI-1018
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/NCO.v(19): compiling module nco_sig. VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/NCO.v(46): system task dumpfile ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/NCO.v(47): system task dumpvars ignored for synthesis. VERI-1142
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/SinCos.v(8): compiling module SinCos. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(367): compiling module INV. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(810): compiling module XOR2. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(710): compiling module ROM16X1A(initval=16'b1111111111111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(25): compiling module AND2. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(119): compiling module FD1P3DX. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(458): compiling module MUX21. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(76): compiling module CCU2C(INIT0=16'b0110011010101010,INIT1=16'b0110011010101010,INJECT1_0="NO",INJECT1_1="NO"). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A. VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111111111111111111111111111111111111111110000000000000000000000). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111111111111111111111111111100000000000001111111111100000000000). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111111111111111111100000000011111110000001111110000011111000000). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111111111111100000011111000011110001110001110001110011100111000). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111111111000011100011100110011001001101101101001001011010110100). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111111000110011011010010101010100101001001001101100110001100110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111100100101010110011000000000001110011011010110101010110101010). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1110010110011100010101001111111101101010110011100000000011110000). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1101000010100011001111010111110011001100010101100000000011001100). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1111011011100010010110111011101001110011000000100111110010101010). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1000100101001010011001010111111001010010011110001001001001111000). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b01). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b01111111111111111111111111111111111111111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b0111111111110000000000000111111111111111111111111111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b011111000001111110000001111111000000000111111111111111111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b011100111001110001110001110001111000011111000000111111111111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b0101101011010010010110110110010011001100111000111000011111111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1100110001100110110010010010100101010101001011011001100011111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1010101101010101101011011001110000000000011001101010100100111110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b01111000000000111001101010110111111110010101000111001101001110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b0110011000000000110101000110011001111101011110011000101000010110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b1010101001111100100000011001110010111011101101001000111011011110). VERI-1018
INFO - synthesis: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp5u.v(742): compiling module ROM64X1A(initval=64'b011110010010010001111001001010011111101010011001010010100100010). VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/SinCos.v(704): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/SinCos.v(868): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/SinCos.v(938): input port CIN is not connected on this instance. VDB-1013
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/Mixer.v(17): compiling module Mixer. VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/Mixer.v(57): system task dumpfile ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/Mixer.v(58): system task dumpvars ignored for synthesis. VERI-1142
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/CIC.v(40): compiling module CIC(REGISTER_WIDTH=72,DECIMATION_RATIO=4096). VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/CIC.v(114): system task dumpfile ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/CIC.v(115): system task dumpvars ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/CIC.v(83): expression size 32 truncated to fit in target size 12. VERI-1209
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/CIC.v(106): expression size 72 truncated to fit in target size 12. VERI-1209
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(19): compiling module AMDemodulator. VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(103): system task dumpfile ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(104): system task dumpvars ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(57): index 12 is out of range [11:0] for right. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(58): index 12 is out of range [11:0] for left. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(59): index 13 is out of range [12:0] for a. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(62): index 12 is out of range [11:0] for left. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(62): index 12 is out of range [11:0] for right. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(62): index 13 is out of range [12:0] for r. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(64): index 12 is out of range [11:0] for left. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(64): index 12 is out of range [11:0] for right. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(64): index 13 is out of range [12:0] for r. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(67): index 13 is out of range [12:0] for r. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(67): index 13 is out of range [12:0] for q. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(57): index 13 is out of range [12:0] for q. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(57): index 13 is out of range [12:0] for r. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(58): index 13 is out of range [12:0] for r. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(58): index 13 is out of range [12:0] for a. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(59): index 13 is out of range [12:0] for a. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(61): index 13 is out of range [12:0] for r. VERI-1216
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/AMDemod.v(67): index 13 is out of range [12:0] for q. VERI-1216
Removed duplicate sequential element mult_q_b(13 bit), because it is equivalent to mult_q_a

Removed duplicate sequential element mult_i_a(12 bit), because it is equivalent to mult_i_b

INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/PWM.v(30): compiling module PWM. VERI-1018
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/PWM.v(64): system task dumpfile ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/PWM.v(65): system task dumpvars ignored for synthesis. VERI-1142
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/PWM.v(49): expression size 32 truncated to fit in target size 12. VERI-1209
INFO - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/UartRX.v(19): compiling module uart_rx(CLKS_PER_BIT=87). VERI-1018
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p85.nph' in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Top-level module name = top.
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/SinCos.v(704): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/SinCos.v(868): input port CIN is not connected on this instance. VDB-1013
WARNING - synthesis: /home/user/SDR-HLS/1.RTLImplementation/3.lattice/Version2/impl1/source/SinCos.v(938): input port CIN is not connected on this instance. VDB-1013
######## Missing driver on net n1156. Patching with GND.
######## Missing driver on net n1155. Patching with GND.
######## Missing driver on net n1154. Patching with GND.



WARNING - synthesis: Bit 7 of Register cic_gain is stuck at Zero
WARNING - synthesis: Bit 6 of Register cic_gain is stuck at Zero
WARNING - synthesis: Bit 5 of Register cic_gain is stuck at Zero
WARNING - synthesis: Bit 4 of Register cic_gain is stuck at Zero
WARNING - synthesis: Bit 3 of Register cic_gain is stuck at Zero
WARNING - synthesis: Bit 2 of Register cic_gain is stuck at Zero
Removed duplicate sequential element \AMDemodulator_inst/mult_result_q_res2_e2(12 bit), because it is equivalent to \AMDemodulator_inst/mult_result_q_res2_e1

GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library '/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file OneBitSDR_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 2719 of 84255 (3 % )
AND2 => 1
CCU2C => 1574
EHXPLLL => 1
FD1P3AX => 1590
FD1P3DX => 61
FD1P3IX => 16
FD1S3AX => 1019
FD1S3AY => 4
FD1S3IX => 28
FD1S3JX => 1
GSR => 1
IB => 3
INV => 33
LUT4 => 819
MULT18X18D => 2
MUX21 => 54
OB => 18
PFUMX => 73
ROM16X1A => 2
ROM64X1A => 26
XOR2 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : clk_80mhz, loads : 2599
  Net : cic_sine_inst/cic_sine_clk, loads : 81
  Net : uart_rx_inst/UartClk_2, loads : 42
  Net : clk_25mhz_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 62
Top 10 highest fanout Clock Enables:
  Net : cic_cosine_inst/clk_80mhz_enable_794, loads : 63
  Net : cic_sine_inst/clk_80mhz_enable_636, loads : 50
  Net : cic_sine_inst/clk_80mhz_enable_686, loads : 50
  Net : cic_sine_inst/clk_80mhz_enable_736, loads : 50
  Net : clk_80mhz_enable_1497, loads : 50
  Net : cic_sine_inst/clk_80mhz_enable_586, loads : 50
  Net : cic_cosine_inst/clk_80mhz_enable_1384, loads : 50
  Net : cic_cosine_inst/clk_80mhz_enable_1434, loads : 50
  Net : cic_sine_inst/clk_80mhz_enable_99, loads : 50
  Net : cic_cosine_inst/clk_80mhz_enable_834, loads : 50
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : cic_sine_inst/clk_80mhz_enable_1508, loads : 100
  Net : cic_sine_inst/clk_80mhz_enable_186, loads : 100
  Net : cic_sine_inst/clk_80mhz_enable_149, loads : 100
  Net : cic_sine_inst/clk_80mhz_enable_236, loads : 100
  Net : cic_sine_inst/clk_80mhz_enable_286, loads : 100
  Net : cic_sine_inst/clk_80mhz_enable_336, loads : 100
  Net : cic_sine_inst/clk_80mhz_enable_386, loads : 100
  Net : cic_sine_inst/clk_80mhz_enable_436, loads : 100
  Net : cic_sine_inst/clk_80mhz_enable_486, loads : 100
  Net : cic_sine_inst/clk_80mhz_enable_536, loads : 100
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \uart_rx_inst/UartClk[2]]|  200.000 MHz|  113.327 MHz|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_80mhz]               |  200.000 MHz|   79.170 MHz|    38 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets cic_sine_clk]            |  200.000 MHz|   19.609 MHz|    84 *
                                        |             |             |
--------------------------------------------------------------------------------


3 constraints not met.


Peak Memory Usage: 352.605  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 22.257  secs
--------------------------------------------------------------
