Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 16 07:23:22 2018
| Host         : DESKTOP-IL90O25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rgb_timing_summary_routed.rpt -pb rgb_timing_summary_routed.pb -rpx rgb_timing_summary_routed.rpx -warn_on_violation
| Design       : rgb
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: U1/clk_1hz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U3/U1/clk_1khz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.205        0.000                      0                   50        0.176        0.000                      0                   50        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.205        0.000                      0                   50        0.176        0.000                      0                   50        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 U1/count500ms_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count500ms_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.828ns (21.854%)  route 2.961ns (78.146%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.611     5.162    U1/clk_IBUF_BUFG
    SLICE_X61Y69         FDCE                                         r  U1/count500ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.456     5.618 f  U1/count500ms_reg[7]/Q
                         net (fo=2, routed)           1.172     6.790    U1/count500ms[7]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     6.914 f  U1/count500ms[25]_i_6/O
                         net (fo=1, routed)           0.443     7.357    U1/count500ms[25]_i_6_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.481 f  U1/count500ms[25]_i_2/O
                         net (fo=27, routed)          1.346     8.827    U1/count500ms[25]_i_2_n_0
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.951 r  U1/count500ms[5]_i_1/O
                         net (fo=1, routed)           0.000     8.951    U1/count500ms[5]_i_1_n_0
    SLICE_X61Y69         FDCE                                         r  U1/count500ms_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.494    14.865    U1/clk_IBUF_BUFG
    SLICE_X61Y69         FDCE                                         r  U1/count500ms_reg[5]/C
                         clock pessimism              0.297    15.162    
                         clock uncertainty           -0.035    15.127    
    SLICE_X61Y69         FDCE (Setup_fdce_C_D)        0.029    15.156    U1/count500ms_reg[5]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.245ns  (required time - arrival time)
  Source:                 U3/U1/count500us_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count500us_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.792ns (47.707%)  route 1.964ns (52.293%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.163    U3/U1/CLK
    SLICE_X63Y69         FDCE                                         r  U3/U1/count500us_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  U3/U1/count500us_reg[7]/Q
                         net (fo=2, routed)           0.685     6.305    U3/U1/count500us_reg[7]
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.429 r  U3/U1/count500us_done_i_2/O
                         net (fo=18, routed)          0.711     7.139    U3/U1/count500us_done_i_2_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.263 r  U3/U1/count500us[0]_i_2/O
                         net (fo=1, routed)           0.568     7.832    U3/U1/count500us[0]_i_2_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.358 r  U3/U1/count500us_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    U3/U1/count500us_reg[0]_i_1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  U3/U1/count500us_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.472    U3/U1/count500us_reg[4]_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  U3/U1/count500us_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.586    U3/U1/count500us_reg[8]_i_1_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.920 r  U3/U1/count500us_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.920    U3/U1/count500us_reg[12]_i_1_n_6
    SLICE_X63Y71         FDCE                                         r  U3/U1/count500us_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.494    14.865    U3/U1/CLK
    SLICE_X63Y71         FDCE                                         r  U3/U1/count500us_reg[13]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X63Y71         FDCE (Setup_fdce_C_D)        0.062    15.165    U3/U1/count500us_reg[13]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  6.245    

Slack (MET) :             6.266ns  (required time - arrival time)
  Source:                 U3/U1/count500us_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count500us_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.735ns  (logic 1.771ns (47.413%)  route 1.964ns (52.587%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.163    U3/U1/CLK
    SLICE_X63Y69         FDCE                                         r  U3/U1/count500us_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  U3/U1/count500us_reg[7]/Q
                         net (fo=2, routed)           0.685     6.305    U3/U1/count500us_reg[7]
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.429 r  U3/U1/count500us_done_i_2/O
                         net (fo=18, routed)          0.711     7.139    U3/U1/count500us_done_i_2_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.263 r  U3/U1/count500us[0]_i_2/O
                         net (fo=1, routed)           0.568     7.832    U3/U1/count500us[0]_i_2_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.358 r  U3/U1/count500us_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    U3/U1/count500us_reg[0]_i_1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  U3/U1/count500us_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.472    U3/U1/count500us_reg[4]_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  U3/U1/count500us_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.586    U3/U1/count500us_reg[8]_i_1_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.899 r  U3/U1/count500us_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.899    U3/U1/count500us_reg[12]_i_1_n_4
    SLICE_X63Y71         FDCE                                         r  U3/U1/count500us_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.494    14.865    U3/U1/CLK
    SLICE_X63Y71         FDCE                                         r  U3/U1/count500us_reg[15]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X63Y71         FDCE (Setup_fdce_C_D)        0.062    15.165    U3/U1/count500us_reg[15]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  6.266    

Slack (MET) :             6.340ns  (required time - arrival time)
  Source:                 U3/U1/count500us_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count500us_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.697ns (46.350%)  route 1.964ns (53.650%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.163    U3/U1/CLK
    SLICE_X63Y69         FDCE                                         r  U3/U1/count500us_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  U3/U1/count500us_reg[7]/Q
                         net (fo=2, routed)           0.685     6.305    U3/U1/count500us_reg[7]
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.429 r  U3/U1/count500us_done_i_2/O
                         net (fo=18, routed)          0.711     7.139    U3/U1/count500us_done_i_2_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.263 r  U3/U1/count500us[0]_i_2/O
                         net (fo=1, routed)           0.568     7.832    U3/U1/count500us[0]_i_2_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.358 r  U3/U1/count500us_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    U3/U1/count500us_reg[0]_i_1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  U3/U1/count500us_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.472    U3/U1/count500us_reg[4]_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  U3/U1/count500us_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.586    U3/U1/count500us_reg[8]_i_1_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.825 r  U3/U1/count500us_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.825    U3/U1/count500us_reg[12]_i_1_n_5
    SLICE_X63Y71         FDCE                                         r  U3/U1/count500us_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.494    14.865    U3/U1/CLK
    SLICE_X63Y71         FDCE                                         r  U3/U1/count500us_reg[14]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X63Y71         FDCE (Setup_fdce_C_D)        0.062    15.165    U3/U1/count500us_reg[14]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.825    
  -------------------------------------------------------------------
                         slack                                  6.340    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 U3/U1/count500us_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count500us_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 1.681ns (46.115%)  route 1.964ns (53.885%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 14.865 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.163    U3/U1/CLK
    SLICE_X63Y69         FDCE                                         r  U3/U1/count500us_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  U3/U1/count500us_reg[7]/Q
                         net (fo=2, routed)           0.685     6.305    U3/U1/count500us_reg[7]
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.429 r  U3/U1/count500us_done_i_2/O
                         net (fo=18, routed)          0.711     7.139    U3/U1/count500us_done_i_2_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.263 r  U3/U1/count500us[0]_i_2/O
                         net (fo=1, routed)           0.568     7.832    U3/U1/count500us[0]_i_2_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.358 r  U3/U1/count500us_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    U3/U1/count500us_reg[0]_i_1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  U3/U1/count500us_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.472    U3/U1/count500us_reg[4]_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.586 r  U3/U1/count500us_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.586    U3/U1/count500us_reg[8]_i_1_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.809 r  U3/U1/count500us_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.809    U3/U1/count500us_reg[12]_i_1_n_7
    SLICE_X63Y71         FDCE                                         r  U3/U1/count500us_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.494    14.865    U3/U1/CLK
    SLICE_X63Y71         FDCE                                         r  U3/U1/count500us_reg[12]/C
                         clock pessimism              0.273    15.138    
                         clock uncertainty           -0.035    15.103    
    SLICE_X63Y71         FDCE (Setup_fdce_C_D)        0.062    15.165    U3/U1/count500us_reg[12]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.360ns  (required time - arrival time)
  Source:                 U3/U1/count500us_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count500us_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.678ns (46.070%)  route 1.964ns (53.930%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.163    U3/U1/CLK
    SLICE_X63Y69         FDCE                                         r  U3/U1/count500us_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  U3/U1/count500us_reg[7]/Q
                         net (fo=2, routed)           0.685     6.305    U3/U1/count500us_reg[7]
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.429 r  U3/U1/count500us_done_i_2/O
                         net (fo=18, routed)          0.711     7.139    U3/U1/count500us_done_i_2_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.263 r  U3/U1/count500us[0]_i_2/O
                         net (fo=1, routed)           0.568     7.832    U3/U1/count500us[0]_i_2_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.358 r  U3/U1/count500us_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    U3/U1/count500us_reg[0]_i_1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  U3/U1/count500us_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.472    U3/U1/count500us_reg[4]_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.806 r  U3/U1/count500us_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.806    U3/U1/count500us_reg[8]_i_1_n_6
    SLICE_X63Y70         FDCE                                         r  U3/U1/count500us_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.495    14.866    U3/U1/CLK
    SLICE_X63Y70         FDCE                                         r  U3/U1/count500us_reg[9]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y70         FDCE (Setup_fdce_C_D)        0.062    15.166    U3/U1/count500us_reg[9]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.806    
  -------------------------------------------------------------------
                         slack                                  6.360    

Slack (MET) :             6.381ns  (required time - arrival time)
  Source:                 U3/U1/count500us_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count500us_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.657ns (45.758%)  route 1.964ns (54.242%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.163    U3/U1/CLK
    SLICE_X63Y69         FDCE                                         r  U3/U1/count500us_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDCE (Prop_fdce_C_Q)         0.456     5.619 f  U3/U1/count500us_reg[7]/Q
                         net (fo=2, routed)           0.685     6.305    U3/U1/count500us_reg[7]
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124     6.429 r  U3/U1/count500us_done_i_2/O
                         net (fo=18, routed)          0.711     7.139    U3/U1/count500us_done_i_2_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I0_O)        0.124     7.263 r  U3/U1/count500us[0]_i_2/O
                         net (fo=1, routed)           0.568     7.832    U3/U1/count500us[0]_i_2_n_0
    SLICE_X63Y68         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.358 r  U3/U1/count500us_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.358    U3/U1/count500us_reg[0]_i_1_n_0
    SLICE_X63Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.472 r  U3/U1/count500us_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.472    U3/U1/count500us_reg[4]_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.785 r  U3/U1/count500us_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.785    U3/U1/count500us_reg[8]_i_1_n_4
    SLICE_X63Y70         FDCE                                         r  U3/U1/count500us_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.495    14.866    U3/U1/CLK
    SLICE_X63Y70         FDCE                                         r  U3/U1/count500us_reg[11]/C
                         clock pessimism              0.273    15.139    
                         clock uncertainty           -0.035    15.104    
    SLICE_X63Y70         FDCE (Setup_fdce_C_D)        0.062    15.166    U3/U1/count500us_reg[11]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  6.381    

Slack (MET) :             6.431ns  (required time - arrival time)
  Source:                 U1/count500ms_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count500ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.828ns (23.410%)  route 2.709ns (76.590%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.611     5.162    U1/clk_IBUF_BUFG
    SLICE_X61Y69         FDCE                                         r  U1/count500ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.456     5.618 f  U1/count500ms_reg[7]/Q
                         net (fo=2, routed)           1.172     6.790    U1/count500ms[7]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     6.914 f  U1/count500ms[25]_i_6/O
                         net (fo=1, routed)           0.443     7.357    U1/count500ms[25]_i_6_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.481 f  U1/count500ms[25]_i_2/O
                         net (fo=27, routed)          1.094     8.575    U1/count500ms[25]_i_2_n_0
    SLICE_X61Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.699 r  U1/count500ms[22]_i_1/O
                         net (fo=1, routed)           0.000     8.699    U1/count500ms[22]_i_1_n_0
    SLICE_X61Y73         FDCE                                         r  U1/count500ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.490    14.861    U1/clk_IBUF_BUFG
    SLICE_X61Y73         FDCE                                         r  U1/count500ms_reg[22]/C
                         clock pessimism              0.273    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X61Y73         FDCE (Setup_fdce_C_D)        0.031    15.130    U1/count500ms_reg[22]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.699    
  -------------------------------------------------------------------
                         slack                                  6.431    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 U1/count500ms_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count500ms_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.828ns (23.539%)  route 2.690ns (76.461%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 14.867 - 10.000 ) 
    Source Clock Delay      (SCD):    5.162ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.611     5.162    U1/clk_IBUF_BUFG
    SLICE_X61Y69         FDCE                                         r  U1/count500ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.456     5.618 f  U1/count500ms_reg[7]/Q
                         net (fo=2, routed)           1.172     6.790    U1/count500ms[7]
    SLICE_X62Y70         LUT5 (Prop_lut5_I1_O)        0.124     6.914 f  U1/count500ms[25]_i_6/O
                         net (fo=1, routed)           0.443     7.357    U1/count500ms[25]_i_6_n_0
    SLICE_X61Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.481 f  U1/count500ms[25]_i_2/O
                         net (fo=27, routed)          1.075     8.556    U1/count500ms[25]_i_2_n_0
    SLICE_X62Y68         LUT6 (Prop_lut6_I0_O)        0.124     8.680 r  U1/count500ms[0]_i_1/O
                         net (fo=1, routed)           0.000     8.680    U1/count500ms[0]_i_1_n_0
    SLICE_X62Y68         FDCE                                         r  U1/count500ms_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.496    14.867    U1/clk_IBUF_BUFG
    SLICE_X62Y68         FDCE                                         r  U1/count500ms_reg[0]/C
                         clock pessimism              0.259    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X62Y68         FDCE (Setup_fdce_C_D)        0.029    15.120    U1/count500ms_reg[0]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.680    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 U1/count500ms_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count500ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.508ns  (logic 1.940ns (55.310%)  route 1.568ns (44.690%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.163ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.163    U1/clk_IBUF_BUFG
    SLICE_X61Y68         FDCE                                         r  U1/count500ms_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDCE (Prop_fdce_C_Q)         0.456     5.619 r  U1/count500ms_reg[3]/Q
                         net (fo=1, routed)           0.757     6.376    U1/count500ms[3]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.880 r  U1/count500ms_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.880    U1/count500ms_reg[4]_i_2_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.997 r  U1/count500ms_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.997    U1/count500ms_reg[8]_i_2_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  U1/count500ms_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.114    U1/count500ms_reg[12]_i_2_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  U1/count500ms_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.231    U1/count500ms_reg[16]_i_2_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.554 r  U1/count500ms_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.811     8.365    U1/count500ms_reg[20]_i_2_n_6
    SLICE_X61Y74         LUT6 (Prop_lut6_I5_O)        0.306     8.671 r  U1/count500ms[18]_i_1/O
                         net (fo=1, routed)           0.000     8.671    U1/count500ms[18]_i_1_n_0
    SLICE_X61Y74         FDCE                                         r  U1/count500ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.488    14.859    U1/clk_IBUF_BUFG
    SLICE_X61Y74         FDCE                                         r  U1/count500ms_reg[18]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X61Y74         FDCE (Setup_fdce_C_D)        0.029    15.126    U1/count500ms_reg[18]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  6.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U1/count500ms_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/clk_1hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.480%)  route 0.117ns (38.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.580     1.493    U1/clk_IBUF_BUFG
    SLICE_X61Y72         FDCE                                         r  U1/count500ms_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  U1/count500ms_done_reg/Q
                         net (fo=1, routed)           0.117     1.751    U1/count500ms_done
    SLICE_X62Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.796 r  U1/clk_1hz_i_1/O
                         net (fo=1, routed)           0.000     1.796    U1/clk_1hz_i_1_n_0
    SLICE_X62Y71         FDCE                                         r  U1/clk_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.850     2.008    U1/clk_IBUF_BUFG
    SLICE_X62Y71         FDCE                                         r  U1/clk_1hz_reg/C
                         clock pessimism             -0.478     1.529    
    SLICE_X62Y71         FDCE (Hold_fdce_C_D)         0.091     1.620    U1/clk_1hz_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 U1/count500ms_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count500ms_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.056%)  route 0.134ns (41.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.577     1.490    U1/clk_IBUF_BUFG
    SLICE_X61Y74         FDCE                                         r  U1/count500ms_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  U1/count500ms_reg[18]/Q
                         net (fo=28, routed)          0.134     1.766    U1/count500ms[18]
    SLICE_X61Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.811 r  U1/count500ms[24]_i_1/O
                         net (fo=1, routed)           0.000     1.811    U1/count500ms[24]_i_1_n_0
    SLICE_X61Y74         FDCE                                         r  U1/count500ms_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     2.002    U1/clk_IBUF_BUFG
    SLICE_X61Y74         FDCE                                         r  U1/count500ms_reg[24]/C
                         clock pessimism             -0.511     1.490    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.092     1.582    U1/count500ms_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 U1/count500ms_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count500ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.577     1.490    U1/clk_IBUF_BUFG
    SLICE_X61Y74         FDCE                                         r  U1/count500ms_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  U1/count500ms_reg[18]/Q
                         net (fo=28, routed)          0.135     1.767    U1/count500ms[18]
    SLICE_X61Y74         LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  U1/count500ms[18]_i_1/O
                         net (fo=1, routed)           0.000     1.812    U1/count500ms[18]_i_1_n_0
    SLICE_X61Y74         FDCE                                         r  U1/count500ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     2.002    U1/clk_IBUF_BUFG
    SLICE_X61Y74         FDCE                                         r  U1/count500ms_reg[18]/C
                         clock pessimism             -0.511     1.490    
    SLICE_X61Y74         FDCE (Hold_fdce_C_D)         0.091     1.581    U1/count500ms_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 U1/count500ms_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count500ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.797%)  route 0.173ns (48.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.577     1.490    U1/clk_IBUF_BUFG
    SLICE_X61Y74         FDCE                                         r  U1/count500ms_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  U1/count500ms_reg[25]/Q
                         net (fo=28, routed)          0.173     1.805    U1/count500ms[25]
    SLICE_X61Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  U1/count500ms[21]_i_1/O
                         net (fo=1, routed)           0.000     1.850    U1/count500ms[21]_i_1_n_0
    SLICE_X61Y73         FDCE                                         r  U1/count500ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.845     2.003    U1/clk_IBUF_BUFG
    SLICE_X61Y73         FDCE                                         r  U1/count500ms_reg[21]/C
                         clock pessimism             -0.498     1.504    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.092     1.596    U1/count500ms_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U1/count500ms_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count500ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.654%)  route 0.174ns (48.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.577     1.490    U1/clk_IBUF_BUFG
    SLICE_X61Y74         FDCE                                         r  U1/count500ms_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDCE (Prop_fdce_C_Q)         0.141     1.631 f  U1/count500ms_reg[25]/Q
                         net (fo=28, routed)          0.174     1.806    U1/count500ms[25]
    SLICE_X61Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  U1/count500ms[17]_i_1/O
                         net (fo=1, routed)           0.000     1.851    U1/count500ms[17]_i_1_n_0
    SLICE_X61Y73         FDCE                                         r  U1/count500ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.845     2.003    U1/clk_IBUF_BUFG
    SLICE_X61Y73         FDCE                                         r  U1/count500ms_reg[17]/C
                         clock pessimism             -0.498     1.504    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.091     1.595    U1/count500ms_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/U1/count500us_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U3/U1/count500us_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.582     1.495    U3/U1/CLK
    SLICE_X63Y70         FDCE                                         r  U3/U1/count500us_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y70         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  U3/U1/count500us_reg[11]/Q
                         net (fo=2, routed)           0.120     1.757    U3/U1/count500us_reg[11]
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.045     1.802 r  U3/U1/count500us[8]_i_2/O
                         net (fo=1, routed)           0.000     1.802    U3/U1/count500us[8]_i_2_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.865 r  U3/U1/count500us_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    U3/U1/count500us_reg[8]_i_1_n_4
    SLICE_X63Y70         FDCE                                         r  U3/U1/count500us_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.850     2.009    U3/U1/CLK
    SLICE_X63Y70         FDCE                                         r  U3/U1/count500us_reg[11]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X63Y70         FDCE (Hold_fdce_C_D)         0.105     1.600    U3/U1/count500us_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.567%)  route 0.182ns (49.433%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.581     1.494    clk_IBUF_BUFG
    SLICE_X62Y72         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.141     1.635 f  state_reg[1]/Q
                         net (fo=5, routed)           0.182     1.817    U2/Q[1]
    SLICE_X62Y72         LUT4 (Prop_lut4_I0_O)        0.045     1.862 r  U2/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.862    U2_n_1
    SLICE_X62Y72         FDCE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.849     2.007    clk_IBUF_BUFG
    SLICE_X62Y72         FDCE                                         r  state_reg[0]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X62Y72         FDCE (Hold_fdce_C_D)         0.092     1.586    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U2/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.581     1.494    U2/CLK
    SLICE_X62Y72         FDCE                                         r  U2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  U2/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.185     1.820    U2/state[1]
    SLICE_X62Y72         LUT3 (Prop_lut3_I0_O)        0.045     1.865 r  U2/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    U2/next_state[0]
    SLICE_X62Y72         FDCE                                         r  U2/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.849     2.007    U2/CLK
    SLICE_X62Y72         FDCE                                         r  U2/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X62Y72         FDCE (Hold_fdce_C_D)         0.092     1.586    U2/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.065%)  route 0.186ns (49.935%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.581     1.494    clk_IBUF_BUFG
    SLICE_X62Y72         FDCE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  state_reg[1]/Q
                         net (fo=5, routed)           0.186     1.821    U2/Q[1]
    SLICE_X62Y72         LUT4 (Prop_lut4_I2_O)        0.045     1.866 r  U2/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.866    U2_n_0
    SLICE_X62Y72         FDCE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.849     2.007    clk_IBUF_BUFG
    SLICE_X62Y72         FDCE                                         r  state_reg[1]/C
                         clock pessimism             -0.512     1.494    
    SLICE_X62Y72         FDCE (Hold_fdce_C_D)         0.092     1.586    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U1/count500ms_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/count500ms_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.584     1.497    U1/clk_IBUF_BUFG
    SLICE_X62Y68         FDCE                                         r  U1/count500ms_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDCE (Prop_fdce_C_Q)         0.141     1.638 f  U1/count500ms_reg[0]/Q
                         net (fo=2, routed)           0.185     1.823    U1/count500ms[0]
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  U1/count500ms[0]_i_1/O
                         net (fo=1, routed)           0.000     1.868    U1/count500ms[0]_i_1_n_0
    SLICE_X62Y68         FDCE                                         r  U1/count500ms_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.853     2.011    U1/clk_IBUF_BUFG
    SLICE_X62Y68         FDCE                                         r  U1/count500ms_reg[0]/C
                         clock pessimism             -0.513     1.497    
    SLICE_X62Y68         FDCE (Hold_fdce_C_D)         0.091     1.588    U1/count500ms_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y71    U1/clk_1hz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y72    U1/count500ms_done_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68    U1/count500ms_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70    U1/count500ms_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70    U1/count500ms_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y70    U1/count500ms_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y71    U1/count500ms_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y71    U1/count500ms_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y71    U1/count500ms_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y68    U1/count500ms_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68    U1/count500ms_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68    U1/count500ms_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68    U1/count500ms_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y68    U1/count500ms_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68    U3/U1/count500us_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68    U3/U1/count500us_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68    U3/U1/count500us_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68    U3/U1/count500us_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y69    U3/U1/count500us_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y72    U1/count500ms_done_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    U1/count500ms_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y72    U1/count500ms_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y72    U1/count500ms_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    U1/count500ms_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    U1/count500ms_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y73    U1/count500ms_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72    U2/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72    U2/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y72    state_reg[0]/C



