Time is now                50ns, Read Register_1 = 01001, Read Register_2 = 01010, Write Register_1 = 01001, Write Register_2 = 01010, Write Data_1 = 00000000000000000000000000000011, Write Data_2 = 00000000000000000000000000000101, Write_1 = 0, Write_2 = 0, the expected output: Read Data_1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Read Data_2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, while the actual output: Read Data_1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Read Data_2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx. Test passed.
Time is now               100ns, Read Register_1 = 01001, Read Register_2 = 01010, Write Register_1 = 01001, Write Register_2 = 01010, Write Data_1 = 00000000000000000000000000000011, Write Data_2 = 00000000000000000000000000000101, Write_1 = 1, Write_2 = 0, the expected output: Read Data_1 = 00000000000000000000000000000011, Read Data_2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, while the actual output: Read Data_1 = 00000000000000000000000000000011, Read Data_2 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx. Test passed.
Time is now               150ns, Read Register_1 = 10010, Read Register_2 = 10011, Write Register_1 = 10010, Write Register_2 = 10011, Write Data_1 = 00000000000000000000000000001011, Write Data_2 = 00000000000000000000000000001101, Write_1 = 0, Write_2 = 1, the expected output: Read Data_1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Read Data_2 = 00000000000000000000000000001101, while the actual output: Read Data_1 = xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Read Data_2 = 00000000000000000000000000001101. Test passed.
Time is now               200ns, Read Register_1 = 10101, Read Register_2 = 10111, Write Register_1 = 10101, Write Register_2 = 10111, Write Data_1 = 00000000000000000000000000001111, Write Data_2 = 00000000000000000000000000010001, Write_1 = 1, Write_2 = 1, the expected output: Read Data_1 = 00000000000000000000000000001111, Read Data_2 = 00000000000000000000000000010001, while the actual output: Read Data_1 = 00000000000000000000000000001111, Read Data_2 = 00000000000000000000000000010001. Test passed.
Time is now               250ns, Read Register_1 = 10001, Read Register_2 = 10001, Write Register_1 = 10001, Write Register_2 = 10001, Write Data_1 = 00000000000000000000000000000111, Write Data_2 = 00000000000000000000000000001001, Write_1 = 1, Write_2 = 1, the expected output: Read Data_1 = 00000000000000000000000000000111, Read Data_2 = 00000000000000000000000000000111, while the actual output: Read Data_1 = 00000000000000000000000000000111, Read Data_2 = 00000000000000000000000000000111. Test passed.
