import logging

from keysight_fpga.qcodes.M3202A_fpga import FpgaAwgQueueingExtension


logger = logging.getLogger(__name__)

StartTimeout = 500  # milliseconds


class Hvi2SingleShot():
    '''
    Single shot HVI schedule.

    The start time of this schedule is 5 to 10 ms faster for repeated starts than the original Hvi2SingleShot schedule,
    because it keeps the HVI running and uses a start flag to restart the schedule.
    The gain is bigger when more modules are being used.

    Note on HVI register usage:
        * All modules: 5 general registers (start, stop, n_rep, rep_counter, ticks)
        * AWG: 1 duration
        * AWG LO: 2 per trigger
        * AWG queue control: 4 + 1 (n_waveforms)
        * Digitizer: 1 (channel state) + 1 per trigger

        Max triggers digitizer: 10
        Max triggers AWG LO: 5
        Max triggers AWG LO + queueing: 3

    '''
    verbose = True

    name = "SingleShot"
    ''' Name of the script (class varriable) '''

    def __init__(self, configuration):
        '''
        Args:
            configuration (Dict[str,Any]):
                'n_waveforms' (int): number of waveforms per channel (only applies when hvi_queue_control=True)
                'n_triggers' (int): number of digitizer triggers
                'acquisition_delay_ns' (int):
                Time in ns between AWG output change and digitizer acquisition start.
                'digitizer_name':
                    'all_ch' (List[int]): all channels
                    'raw_ch' (List[int]): channels in raw mode
                    'ds_ch' (List[int]): channels in downsampler mode
                    'iq_ch' (List[int]): channels in IQ mode
                    'trigger_ch' (Optional[List[List[int]]]): channels to trigger on trigger i.
                    'sequencer' (bool): if True enables quantum sequencer features.
                `awg_name`:
                    'active_los' (List[Tuple[int,int]]): pairs of (channel, LO).
                    'switch_los' (bool): whether to switch LOs on/off
                    'enabled_los' (List[List[Tuple[int,int]]):
                        per switch interval list with (channel, active local oscillator).
                        if None, then all los are switched on/off.
                    'hvi_queue_control' (bool): if True enables waveform queueing by hvi script.
                    'trigger_out' (bool): if True enables markers via Trigger Out channel.
                    'sequencer' (bool): if True enables quantum sequencer features.
        '''
        self._configuration = configuration.copy()

        self.started = False

        self._n_starts = 0
        self._acquisition_delay = int(configuration.get('acquisition_delay_ns', 0)/10) * 10

    def _module_config(self, seq, key):
        return self._configuration[seq.engine.alias].get(key, None)

    def _wait_state_clear(self, dig_seq, **kwargs):
        dig_seq.ds.set_state_mask(**kwargs)
        dig_seq.wait(10)
        dig_seq['channel_state'] = dig_seq.ds.state
        dig_seq.wait(20)

        with dig_seq.While(dig_seq['channel_state'] != 0):
            dig_seq['channel_state'] = dig_seq.ds.state
            dig_seq.wait(20)

    def _push_data(self, dig_seqs):
        for dig_seq in dig_seqs:
            ds_ch = self._module_config(dig_seq, 'ds_ch')
            if len(ds_ch) > 0:
                # NOTE: loop costs PXI registers. Better wait fixed time.
                dig_seq.wait(600)
                # self._wait_state_clear(dig_seq, running=ds_ch)

                dig_seq.ds.control(push=ds_ch)
                dig_seq.wait(1000)
                # self._wait_state_clear(dig_seq, pushing=ds_ch)

    def _get_ds_trigger_channels(self, dig_seq, i):
        trigger_ch = self._module_config(dig_seq, 'trigger_ch')
        ds_ch = self._module_config(dig_seq, 'ds_ch')
        if trigger_ch is None:
            return ds_ch
        else:
            return list(set(ds_ch).intersection(set(trigger_ch[i])))

    def _get_raw_trigger_channels(self, dig_seq, i):
        trigger_ch = self._module_config(dig_seq, 'trigger_ch')
        raw_ch = self._module_config(dig_seq, 'raw_ch')
        if trigger_ch is None:
            return raw_ch
        else:
            return list(set(raw_ch).intersection(set(trigger_ch[i])))

    def sequence(self, sequencer, hardware):
        self.hardware = hardware
        n_triggers = self._configuration['n_triggers']
        n_waveforms = self._configuration['n_waveforms']
        self.use_systicks = hasattr(self.hardware.awgs[0], 'get_sys_ticks')

        self.r_start = sequencer.add_sync_register('start')
        self.r_stop = sequencer.add_sync_register('stop')
        self.r_ticks = sequencer.add_sync_register('ticks')
        self.r_nrep = sequencer.add_sync_register('n_rep')
        self.r_wave_duration = sequencer.add_module_register('wave_duration', module_type='awg')
        for awg in hardware.awgs:
            if self._configuration[awg.name]['hvi_queue_control']:
                for register in FpgaAwgQueueingExtension.get_registers():
                    sequencer.add_module_register(register, module_aliases=[awg.name])

        self.r_dig_wait = []
        for i in range(n_triggers):
            self.r_dig_wait.append(sequencer.add_module_register(f'dig_wait_{i+1}', module_type='digitizer'))
        self.r_awg_los_wait = {}
        self.r_awg_los_duration = {}
        for awg in hardware.awgs:
            awg_enabled_los = self._configuration[awg.name]['enabled_los']
            if awg_enabled_los:
                r_wait = []
                r_los = []
                self.r_awg_los_wait[awg.name] = r_wait
                self.r_awg_los_duration[awg.name] = r_los
                for i in range(len(awg_enabled_los)):
                    r_wait.append(sequencer.add_module_register(f'awg_los_wait_{i+1}', module_aliases=[awg.name]))
                    r_los.append(sequencer.add_module_register(f'awg_los_duration_{i+1}', module_aliases=[awg.name]))

        sequencer.add_module_register('channel_state', module_type='digitizer')

        sync = sequencer.main
        awg_seqs = sequencer.get_module_builders(module_type='awg')
        dig_seqs = sequencer.get_module_builders(module_type='digitizer')
        all_seqs = awg_seqs + dig_seqs

        with sync.Main():

            with sync.SyncedModules():
                for seq in all_seqs:
                    seq.sys.clear_ticks()

            with sync.While((sync['stop'] == 0) & (sync['ticks'] < StartTimeout * 200_000)):

                with sync.While(sync['start'] == 1):

                    sync['start'] = 0

                    with sync.SyncedModules():
                        for awg_seq in awg_seqs:
                            los = self._module_config(awg_seq, 'active_los')
                            awg_seq.sys.clear_ticks()
                            awg_seq.log.write(1)
                            # # phase reset of AWG and Dig must be at the same clock tick.
                            # if len(los) > 0:
                            #     awg_seq.lo.reset_phase(los)
                            # else:
                            awg_seq.wait(10)
                            if self._module_config(awg_seq, 'hvi_queue_control'):
                                awg_seq.queueing.queue_waveforms(n_waveforms)
                            awg_seq.start()
                            awg_seq.wait(1000)

                        for dig_seq in dig_seqs:
                            all_ch = self._module_config(dig_seq, 'all_ch')
                            ds_ch = self._module_config(dig_seq, 'ds_ch')
                            iq_ch = self._module_config(dig_seq, 'iq_ch')
                            if len(all_ch) == 0:
                                break

                            dig_seq.sys.clear_ticks()
                            dig_seq.log.write(1)
                            # # phase reset of AWG and Dig must be at the same clock tick.
                            # if len(iq_ch) > 0:
                            #     dig_seq.ds.control(phase_reset=iq_ch)
                            # else:
                            dig_seq.wait(10)

                            if self._module_config(dig_seq, 'sequencer'):
                                dig_seq.qs.clear()
                            else:
                                dig_seq.wait(10)
                            dig_seq.start(all_ch)

                            if len(ds_ch) > 0:
                                # Push some data get DAQ in correct state
                                # Sometimes the DMA gets stuck when there is no data
                                # written to DAQ between start and trigger.
                                dig_seq.ds.control(push=ds_ch)
                                dig_seq.wait(1000)
                                dig_seq.trigger(ds_ch)

                    with sync.Repeat(sync['n_rep']):
                        with sync.SyncedModules():
                            for awg_seq in awg_seqs:
                                los = self._module_config(awg_seq, 'active_los')

                                awg_seq.log.write(2)
                                # phase reset of AWG and Dig must be at the same clock tick.
                                if len(los) > 0:
                                    awg_seq.lo.reset_phase(los)
                                else:
                                    awg_seq.wait(10)

                                if self._module_config(awg_seq, 'sequencer'):
                                    awg_seq.qs.reset_phase()
                                    awg_seq.qs.start()
                                    # total time since start loop: 50 ns (with QS)
                                    awg_seq.qs.trigger()
                                else:
                                    awg_seq.wait(30)

                                awg_seq.trigger()
                                if self._module_config(awg_seq, 'trigger_out'):
                                    awg_seq.marker.start()
                                    awg_seq.marker.trigger()
                                else:
                                    awg_seq.wait(20)
                                if self._module_config(awg_seq, 'switch_los'):
                                    enabled_los = self._module_config(awg_seq, 'enabled_los')
                                    # enable local oscillators
                                    for i, enabled_los_i in enumerate(enabled_los):
                                        awg_seq.wait(awg_seq[f'awg_los_wait_{i+1}'])
                                        # start delay of instruction after wait_register is 0!
                                        awg_seq.lo.set_los_enabled(enabled_los_i, True)
                                        awg_seq.wait(awg_seq[f'awg_los_duration_{i+1}'])
                                        awg_seq.lo.set_los_enabled(enabled_los_i, False)

                                awg_seq.wait(awg_seq['wave_duration'])
                                if self._module_config(awg_seq, 'trigger_out'):
                                    awg_seq.marker.stop()
                                else:
                                    awg_seq.wait(10)
                                if self._module_config(awg_seq, 'sequencer'):
                                    awg_seq.qs.stop()
                                else:
                                    awg_seq.wait(10)

                            for dig_seq in dig_seqs:
                                iq_ch = self._module_config(dig_seq, 'iq_ch')
                                all_ch = self._module_config(dig_seq, 'all_ch')
                                if len(all_ch) == 0:
                                    break
                                # # phase reset of AWG and Dig must be at the same clock tick.
                                dig_seq.log.write(2)
                                if len(iq_ch) > 0:
                                    dig_seq.ds.control(phase_reset=iq_ch)
                                else:
                                    dig_seq.wait(10)

                                if self._module_config(dig_seq, 'sequencer'):
                                    dig_seq.qs.stop()
                                    dig_seq.qs.start()
                                    # total time since start loop: 30 ns
                                    dig_seq.qs.trigger()
                                else:
                                    dig_seq.wait(30)

                                for i in range(n_triggers):
                                    dig_seq.wait(dig_seq[f'dig_wait_{i+1}'])
                                    raw_trigger_ch = self._get_raw_trigger_channels(dig_seq, i)
                                    if len(raw_trigger_ch) > 0:
                                        dig_seq.trigger(raw_trigger_ch)
                                    else:
                                        dig_seq.wait(10)
                                    dig_seq.wait(40)

                                    trigger_ch = self._get_ds_trigger_channels(dig_seq, i)
                                    if len(trigger_ch) > 0:
                                        dig_seq.ds.control(start=trigger_ch)
                                    else:
                                        dig_seq.wait(10)

                    with sync.SyncedModules():
                        self._push_data(dig_seqs)
                        for seq in all_seqs:
                            seq.stop()
                            if self._module_config(seq, 'sequencer'):
                                seq.qs.stop()
                            seq.sys.clear_ticks()
                            # this delay saves 1 PXI trigger
                            seq.wait(100)
                        awg_seqs[0]['ticks'] = 0

                # A simple statement after with sync.While(sync['start'] == 1).
                # The last statement inside with sync.While(sync['stop'] == 0) shouldn't
                # be a while loop, because this results in strange timing constraint in the compiler
                with sync.SyncedModules():
                    if self.use_systicks:
                        # update tick time for timeout in stop loop.
                        awg_seqs[0]['ticks'] = awg_seqs[0].sys.ticks
                        awg_seqs[0].wait(100)
                    else:
                        awg_seqs[0]['ticks'] += 200
                        awg_seqs[0].wait(280)

    def _set_wait_time(self, hvi_exec, register, value_ns):
        if value_ns < 0:
            # negative value results in wait time of 40 s.
            raise Exception(f'Invalid wait time {value_ns} [{register}]')
        hvi_exec.write_register(register, int(value_ns/10))

    def start(self, hvi_exec, waveform_duration, n_repetitions, hvi_params):
        if self.started != hvi_exec.is_running():
            logger.debug(f'HVI running: {not self.started}; started: {self.started}')
            self.started = not self.started
        if self.started:
            if self.use_systicks:
                sys_ticks = self.hardware.awgs[0].get_sys_ticks()//200_000
            else:
                sys_ticks = hvi_exec.read_register(self.r_ticks)//200_000
            logger.debug(f'HVI idle: {sys_ticks} ms')
            # check restart timeout with margin of 50 ms.
            if sys_ticks > StartTimeout - 50:
                self.stop(hvi_exec)
        if not self.started:
            logger.debug('start hvi')
            hvi_exec.start()
            self.started = True

        self._n_starts += 1

        hvi_exec.write_register(self.r_nrep, n_repetitions)

        # update digitizer measurement time
        if 'averaging' in hvi_params and 't_measure' in hvi_params:
            # TODO remove code. This seems not to be used anymore.
            for dig in self.hardware.digitizers:
                ds_ch = self._configuration[dig.name]['ds_ch']
                for ch in ds_ch:
                    dig.set_measurement_time_averaging(ch, hvi_params['t_measure'])

        for awg in self.hardware.awgs:
            if self._configuration[awg.name]['hvi_queue_control']:
                awg.write_queue_mem()

        # add 300 ns delay to start acquiring when awg signal arrives at digitizer.
        dig_offset = 300 + self._acquisition_delay
        tot_wait = -dig_offset
        for i in range(self._configuration['n_triggers']):
            t_trigger = hvi_params[f'dig_trigger_{i+1}']
            self._set_wait_time(hvi_exec, self.r_dig_wait[i], t_trigger - tot_wait)
            tot_wait = t_trigger + 80  # wait: +40 ns, wait_reg: +20 ns, wait: +10 ns, ds.control: +10 ns

        for awg in self.hardware.awgs:
            awg_enabled_los = self._configuration[awg.name]['enabled_los']
            if awg_enabled_los:
                tot_wait_awg = 20
                for i in range(len(awg_enabled_los)):
                    t_on = hvi_params[f'awg_los_on_{i+1}']
                    t_off = hvi_params[f'awg_los_off_{i+1}']
                    self._set_wait_time(hvi_exec, self.r_awg_los_wait[awg.name][i], t_on - tot_wait_awg)
                    tot_wait_awg = t_on + 30  # wait_reg: +30 ns, lo.set_los_enabled: +0 ns
                    self._set_wait_time(hvi_exec, self.r_awg_los_duration[awg.name][i], t_off - tot_wait_awg)
                    tot_wait_awg = t_off + 30
            else:
                tot_wait_awg = 0

            # add 250 ns for AWG and digitizer to get ready for next trigger.
            awg_wait = waveform_duration + 250 + self._acquisition_delay
            if 'sequence_period' in hvi_params:
                loop_duration = 600
                period_wait = hvi_params['sequence_period'] - loop_duration
                if period_wait < awg_wait:
                    logger.error(f'Specified "sequence_period" is too short. Minimum: {awg_wait + loop_duration}')
                awg_wait = max(period_wait, awg_wait)
            self._set_wait_time(hvi_exec, self.r_wave_duration.registers[awg.name],
                                awg_wait - tot_wait_awg)

        hvi_exec.write_register(self.r_stop, 0)
        hvi_exec.write_register(self.r_start, 1)

    def stop(self, hvi_exec):
        logger.debug('stop HVI')
        if self.started != hvi_exec.is_running():
            logger.warning(f'HVI running-1: {hvi_exec.is_running()}; started: {self.started}')
        self.started = False
        hvi_exec.write_register(self.r_stop, 1)
        if self.started != hvi_exec.is_running():
            logger.warning(f'HVI running-2: {hvi_exec.is_running()}; started: {self.started}')
