--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    4.599(R)|      SLOW  |   -2.167(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_FLAGB|    4.538(R)|      SLOW  |   -2.241(R)|      FAST  |CLOCK_100         |   0.000|
RX          |    5.152(R)|      SLOW  |   -2.070(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
                   |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination        |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------------+-----------------+------------+-----------------+------------+------------------+--------+
DEBUG_PIN          |        13.621(R)|      SLOW  |         8.643(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<0>     |         7.052(R)|      SLOW  |         4.488(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_ADDR<1>     |         8.598(R)|      SLOW  |         5.623(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<0>        |         6.946(R)|      SLOW  |         4.437(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<1>        |         7.302(R)|      SLOW  |         4.121(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<2>        |         7.524(R)|      SLOW  |         4.050(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<3>        |        10.206(R)|      SLOW  |         4.641(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<4>        |        10.663(R)|      SLOW  |         4.641(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<5>        |        11.140(R)|      SLOW  |         4.796(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<6>        |        11.054(R)|      SLOW  |         4.889(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<7>        |        10.178(R)|      SLOW  |         4.813(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<8>        |        11.411(R)|      SLOW  |         4.742(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<9>        |        11.596(R)|      SLOW  |         4.838(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<10>       |         6.951(R)|      SLOW  |         4.212(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<11>       |         7.290(R)|      SLOW  |         4.066(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<12>       |         7.512(R)|      SLOW  |         4.438(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<13>       |         7.937(R)|      SLOW  |         3.693(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<14>       |         8.031(R)|      SLOW  |         4.015(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<15>       |         8.200(R)|      SLOW  |         4.069(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<16>       |         7.448(R)|      SLOW  |         4.320(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<17>       |        10.339(R)|      SLOW  |         4.661(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<18>       |         7.523(R)|      SLOW  |         4.322(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<19>       |         7.408(R)|      SLOW  |         4.404(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<20>       |         8.065(R)|      SLOW  |         4.328(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<21>       |         7.651(R)|      SLOW  |         4.405(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<22>       |         6.954(R)|      SLOW  |         4.284(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<23>       |         9.692(R)|      SLOW  |         4.560(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<24>       |         6.958(R)|      SLOW  |         4.035(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<25>       |         7.274(R)|      SLOW  |         3.836(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<26>       |         6.954(R)|      SLOW  |         3.622(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<27>       |         7.299(R)|      SLOW  |         4.154(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<28>       |         7.751(R)|      SLOW  |         4.323(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<29>       |         8.509(R)|      SLOW  |         4.497(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<30>       |         8.691(R)|      SLOW  |         4.327(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_D<31>       |         8.146(R)|      SLOW  |         4.330(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLCS_N      |         5.292(R)|      SLOW  |         3.327(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLOE_N      |         7.004(R)|      SLOW  |         4.619(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLRD_N      |         5.817(R)|      SLOW  |         3.886(R)|      FAST  |CLOCK_100         |   0.000|
GPIFII_SLWR_N      |         7.269(R)|      SLOW  |         4.759(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC     |        12.843(R)|      SLOW  |         8.135(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC     |        12.767(R)|      SLOW  |         8.067(R)|      FAST  |CLOCK_100         |   0.000|
TX                 |         8.025(R)|      SLOW  |         5.190(R)|      FAST  |CLOCK_100         |   0.000|
d_adc_shr_shs      |         6.284(R)|      SLOW  |         4.057(R)|      FAST  |CLOCK_250         |   0.000|
d_adr              |         5.943(R)|      SLOW  |         3.863(R)|      FAST  |CLOCK_250         |   0.000|
d_ads              |         6.078(R)|      SLOW  |         3.940(R)|      FAST  |CLOCK_250         |   0.000|
d_comp_bias_sh     |         6.176(R)|      SLOW  |         3.987(R)|      FAST  |CLOCK_250         |   0.000|
d_count_en         |         8.758(R)|      SLOW  |         5.565(R)|      FAST  |CLOCK_250         |   0.000|
d_count_hold       |         6.738(R)|      SLOW  |         4.348(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inc_one    |         7.235(R)|      SLOW  |         4.563(R)|      FAST  |CLOCK_250         |   0.000|
d_count_inv_clk    |         7.820(R)|      SLOW  |         4.980(R)|      FAST  |CLOCK_250         |   0.000|
d_count_jc_shift_en|         6.048(R)|      SLOW  |         3.879(R)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_clk    |         7.393(R)|      SLOW  |         4.677(R)|      FAST  |CLOCK_250         |   0.000|
                   |         7.221(F)|      SLOW  |         4.586(F)|      FAST  |CLOCK_250         |   0.000|
d_count_lsb_en     |         6.320(R)|      SLOW  |         4.076(R)|      FAST  |CLOCK_250         |   0.000|
d_count_mem_wr     |         6.074(R)|      SLOW  |         3.924(R)|      FAST  |CLOCK_250         |   0.000|
d_count_rst        |         9.119(R)|      SLOW  |         5.715(R)|      FAST  |CLOCK_250         |   0.000|
d_count_updn       |         9.322(R)|      SLOW  |         5.888(R)|      FAST  |CLOCK_250         |   0.000|
d_digif_serial_rst |         8.723(R)|      SLOW  |         5.557(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_clamp_en|         7.137(R)|      SLOW  |         4.566(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_ramp_rst|         7.369(R)|      SLOW  |         4.638(R)|      FAST  |CLOCK_250         |   0.000|
d_ref_vref_sh      |         8.675(R)|      SLOW  |         5.453(R)|      FAST  |CLOCK_250         |   0.000|
d_shr              |         6.409(R)|      SLOW  |         4.158(R)|      FAST  |CLOCK_250         |   0.000|
d_shs              |         6.267(R)|      SLOW  |         4.032(R)|      FAST  |CLOCK_250         |   0.000|
-------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    8.501|    3.086|         |    3.051|
RESET          |   14.601|   14.601|    6.279|    6.279|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |   -0.015|         |
RESET          |         |         |    2.014|    2.014|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |COUNT_CLK_N    |    4.578|
CLOCK          |COUNT_CLK_P    |    4.536|
CLOCK          |GPIFII_PCLK    |    5.711|
CLOCK          |SYNC_CLOCK     |    5.553|
---------------+---------------+---------+


Analysis completed Fri Oct  7 14:55:03 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 597 MB



