204
~E 1 "../src/ALU.vhd" 5 ALU
~A 1 "../src/ALU.vhd" 19 Behavioral
~E 1 "../src/TestBench/alu_TB.vhd" 8 alu_tb
~A 1 "../src/TestBench/alu_TB.vhd" 11 TB_ARCHITECTURE
~E 1 "../src/Control_Unit.vhd" 5 Control_Unit
~A 1 "../src/Control_Unit.vhd" 21 Behavioral
~E 1 "../src/CPU.vhd" 5 CPU
~A 1 "../src/CPU.vhd" 15 Behavioral
~E 1 "../src/TestBench/cpu_TB.vhd" 7 cpu_tb
~A 1 "../src/TestBench/cpu_TB.vhd" 10 TB_ARCHITECTURE
~E 1 "../src/Instruction_Memory_Unit.vhd" 6 Instruction_Memory_Unit
~A 1 "../src/Instruction_Memory_Unit.vhd" 19 Behavioral
~E 1 "../src/TestBench/instruction_memory_unit_TB.vhd" 7 instruction_memory_unit_tb
~A 1 "../src/TestBench/instruction_memory_unit_TB.vhd" 14 TB_ARCHITECTURE
~E 1 "../src/Memory_Unit.vhd" 4 Memory_Unit
~A 1 "../src/Memory_Unit.vhd" 17 Behavioral
~E 1 "../src/TestBench/memory_unit_TB.vhd" 7 memory_unit_tb
~A 1 "../src/TestBench/memory_unit_TB.vhd" 14 TB_ARCHITECTURE
~E 1 "../src/PC_Unit.vhd" 5 PC_Unit
~A 1 "../src/PC_Unit.vhd" 16 Behavioral
~E 1 "../src/TestBench/pc_unit_TB.vhd" 7 pc_unit_tb
~A 1 "../src/TestBench/pc_unit_TB.vhd" 10 TB_ARCHITECTURE
~E 1 "../src/Register_Bank.vhd" 7 Register_Bank
~A 1 "../src/Register_Bank.vhd" 20 Behavioral
~E 1 "../src/Test_Bench.vhd" 5 TB
~A 1 "../src/Test_Bench.vhd" 7 Behavioral
~C 1 "../src/TestBench/alu_TB.vhd" 66 testbench_for_alu
~C 1 "../src/TestBench/cpu_TB.vhd" 61 testbench_for_cpu
~C 1 "../src/TestBench/instruction_memory_unit_TB.vhd" 75 testbench_for_instruction_memory_unit
~C 1 "../src/TestBench/memory_unit_TB.vhd" 75 testbench_for_memory_unit
~C 1 "../src/TestBench/pc_unit_TB.vhd" 60 testbench_for_pc_unit
