#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x7fca92d1a390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fca92d2f030 .scope module, "com_tb" "com_tb" 3 4;
 .timescale -9 -12;
v0x7fca92f02110_0 .net "changed_direction", 0 0, L_0x7fca92f02de0;  1 drivers
v0x7fca92f021a0_0 .var "clk_in", 0 0;
v0x7fca92f02230_0 .var "old_x_dir", 0 0;
v0x7fca92f022c0_0 .var "rst_in", 0 0;
v0x7fca92f02350_0 .var "tabulate_in", 0 0;
v0x7fca92f023e0_0 .var "valid_in", 0 0;
v0x7fca92f02470_0 .net "valid_out", 0 0, v0x7fca92d38800_0;  1 drivers
v0x7fca92f02500_0 .var "x_com", 10 0;
v0x7fca92f02590_0 .net "x_dir", 0 0, L_0x7fca92c0d830;  1 drivers
v0x7fca92f026a0_0 .var "x_in", 10 0;
v0x7fca92f02730_0 .net "x_out", 10 0, v0x7fca92d38930_0;  1 drivers
v0x7fca92f027e0_0 .var "y_com", 9 0;
v0x7fca92f02890_0 .var "y_in", 9 0;
v0x7fca92f02950_0 .net "y_out", 9 0, v0x7fca92d38c20_0;  1 drivers
L_0x7fca92f02de0 .cmp/nee 1, L_0x7fca92c0d830, v0x7fca92f02230_0;
L_0x7fca92c0d830 .cmp/gt 11, v0x7fca92d38930_0, v0x7fca92f02500_0;
S_0x7fca92d1a500 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 72, 3 72 0, S_0x7fca92d2f030;
 .timescale -9 -12;
v0x7fca92c03ed0_0 .var/2s "i", 31 0;
S_0x7fca92d37410 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 85, 3 85 0, S_0x7fca92d2f030;
 .timescale -9 -12;
v0x7fca92d375e0_0 .var/2s "i", 31 0;
S_0x7fca92f00220 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 98, 3 98 0, S_0x7fca92d2f030;
 .timescale -9 -12;
v0x7fca92f00690_0 .var/2s "i", 31 0;
S_0x7fca92f00400 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 100, 3 100 0, S_0x7fca92f00220;
 .timescale -9 -12;
v0x7fca92f005d0_0 .var/2s "j", 31 0;
S_0x7fca92f00750 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 117, 3 117 0, S_0x7fca92d2f030;
 .timescale -9 -12;
v0x7fca92f00ba0_0 .var/2s "i", 31 0;
S_0x7fca92f00910 .scope begin, "$ivl_for_loop5" "$ivl_for_loop5" 3 119, 3 119 0, S_0x7fca92f00750;
 .timescale -9 -12;
v0x7fca92f00ae0_0 .var/2s "j", 31 0;
S_0x7fca92f00c60 .scope module, "uut" "center_of_mass" 3 17, 4 4 0, S_0x7fca92d2f030;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "x_in";
    .port_info 3 /INPUT 10 "y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "tabulate_in";
    .port_info 6 /OUTPUT 11 "x_out";
    .port_info 7 /OUTPUT 10 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
L_0x105936050 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fca92d37d60_0 .net *"_ivl_16", 11 0, L_0x105936050;  1 drivers
L_0x105936008 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fca92d37e20_0 .net *"_ivl_3", 11 0, L_0x105936008;  1 drivers
v0x7fca92d37ed0_0 .net "avg_x", 10 0, L_0x7fca92d38d90;  1 drivers
v0x7fca92d37f90_0 .net "avg_y", 9 0, L_0x7fca92d38fb0;  1 drivers
v0x7fca92d38040_0 .net "busy", 1 0, L_0x7fca92f02c80;  1 drivers
v0x7fca92d38130_0 .net "clk_in", 0 0, v0x7fca92f021a0_0;  1 drivers
v0x7fca92d38200_0 .net "done_computing", 1 0, L_0x7fca92f02a10;  1 drivers
v0x7fca92d382b0_0 .net "errors", 1 0, L_0x7fca92f02b60;  1 drivers
v0x7fca92d38360_0 .var "intermediate_sum_x", 31 0;
v0x7fca92d38490_0 .var "intermediate_sum_y", 31 0;
v0x7fca92d38540_0 .var "num_points", 19 0;
v0x7fca92d385d0_0 .net "rst_in", 0 0, v0x7fca92f022c0_0;  1 drivers
v0x7fca92d386a0_0 .net "tabulate_in", 0 0, v0x7fca92f02350_0;  1 drivers
v0x7fca92d38770_0 .net "valid_in", 0 0, v0x7fca92f023e0_0;  1 drivers
v0x7fca92d38800_0 .var "valid_out", 0 0;
v0x7fca92d38890_0 .net "x_in", 10 0, v0x7fca92f026a0_0;  1 drivers
v0x7fca92d38930_0 .var "x_out", 10 0;
v0x7fca92d38ac0_0 .var "xy_valid", 1 0;
v0x7fca92d38b70_0 .net "y_in", 9 0, v0x7fca92f02890_0;  1 drivers
v0x7fca92d38c20_0 .var "y_out", 9 0;
L_0x7fca92c0d790 .concat [ 20 12 0 0], v0x7fca92d38540_0, L_0x105936008;
L_0x7fca92d38d90 .part v0x7fca92f01c10_0, 0, 11;
L_0x7fca92d38e30 .concat [ 20 12 0 0], v0x7fca92d38540_0, L_0x105936050;
L_0x7fca92d38fb0 .part v0x7fca92d379c0_0, 0, 10;
L_0x7fca92f02a10 .concat8 [ 1 1 0 0], v0x7fca92c0d5a0_0, v0x7fca92f01720_0;
L_0x7fca92f02b60 .concat8 [ 1 1 0 0], v0x7fca92d377f0_0, v0x7fca92f01a60_0;
L_0x7fca92f02c80 .concat8 [ 1 1 0 0], v0x7fca92c0d3c0_0, v0x7fca92f01540_0;
S_0x7fca92f00f90 .scope module, "dx" "divider" 4 28, 5 4 0, S_0x7fca92f00c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x7fca92f01160 .param/l "DIVIDING" 1 5 15, +C4<00000000000000000000000000000001>;
P_0x7fca92f011a0 .param/l "RESTING" 1 5 14, +C4<00000000000000000000000000000000>;
P_0x7fca92f011e0 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
v0x7fca92f01540_0 .var "busy_out", 0 0;
v0x7fca92f015f0_0 .net "clk_in", 0 0, v0x7fca92f021a0_0;  alias, 1 drivers
v0x7fca92f01690_0 .net "data_valid_in", 0 0, v0x7fca92f02350_0;  alias, 1 drivers
v0x7fca92f01720_0 .var "data_valid_out", 0 0;
v0x7fca92f017b0_0 .var "dividend", 31 0;
v0x7fca92f01850_0 .net "dividend_in", 31 0, v0x7fca92d38360_0;  1 drivers
v0x7fca92f01900_0 .var "divisor", 31 0;
v0x7fca92f019b0_0 .net "divisor_in", 31 0, L_0x7fca92c0d790;  1 drivers
v0x7fca92f01a60_0 .var "error_out", 0 0;
v0x7fca92f01b70_0 .var "quotient", 31 0;
v0x7fca92f01c10_0 .var "quotient_out", 31 0;
v0x7fca92f01cc0_0 .var "remainder_out", 31 0;
v0x7fca92f01d70_0 .net "rst_in", 0 0, v0x7fca92f022c0_0;  alias, 1 drivers
v0x7fca92f01e10_0 .var "state", 0 0;
E_0x7fca92f014e0 .event posedge, v0x7fca92f015f0_0;
S_0x7fca92f01fa0 .scope module, "dy" "divider" 4 40, 5 4 0, S_0x7fca92f00c60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x7fca92c0d060 .param/l "DIVIDING" 1 5 15, +C4<00000000000000000000000000000001>;
P_0x7fca92c0d0a0 .param/l "RESTING" 1 5 14, +C4<00000000000000000000000000000000>;
P_0x7fca92c0d0e0 .param/l "WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
v0x7fca92c0d3c0_0 .var "busy_out", 0 0;
v0x7fca92c0d470_0 .net "clk_in", 0 0, v0x7fca92f021a0_0;  alias, 1 drivers
v0x7fca92c0d510_0 .net "data_valid_in", 0 0, v0x7fca92f02350_0;  alias, 1 drivers
v0x7fca92c0d5a0_0 .var "data_valid_out", 0 0;
v0x7fca92c0d630_0 .var "dividend", 31 0;
v0x7fca92c0d700_0 .net "dividend_in", 31 0, v0x7fca92d38490_0;  1 drivers
v0x7fca92d376a0_0 .var "divisor", 31 0;
v0x7fca92d37740_0 .net "divisor_in", 31 0, L_0x7fca92d38e30;  1 drivers
v0x7fca92d377f0_0 .var "error_out", 0 0;
v0x7fca92d37910_0 .var "quotient", 31 0;
v0x7fca92d379c0_0 .var "quotient_out", 31 0;
v0x7fca92d37a70_0 .var "remainder_out", 31 0;
v0x7fca92d37b20_0 .net "rst_in", 0 0, v0x7fca92f022c0_0;  alias, 1 drivers
v0x7fca92d37bd0_0 .var "state", 0 0;
    .scope S_0x7fca92f00f90;
T_0 ;
    %wait E_0x7fca92f014e0;
    %load/vec4 v0x7fca92f01d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92f01b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92f017b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92f01900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92f01cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01a60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01720_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fca92f01e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7fca92f01690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92f01e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92f01b70_0, 0;
    %load/vec4 v0x7fca92f01850_0;
    %assign/vec4 v0x7fca92f017b0_0, 0;
    %load/vec4 v0x7fca92f019b0_0;
    %assign/vec4 v0x7fca92f01900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92f01540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01a60_0, 0;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01720_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7fca92f017b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01e10_0, 0;
    %load/vec4 v0x7fca92f017b0_0;
    %assign/vec4 v0x7fca92f01cc0_0, 0;
    %load/vec4 v0x7fca92f01b70_0;
    %assign/vec4 v0x7fca92f01c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92f01720_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x7fca92f01900_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92f01cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92f01c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92f01a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92f01720_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x7fca92f017b0_0;
    %load/vec4 v0x7fca92f01900_0;
    %cmp/u;
    %jmp/0xz  T_0.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01e10_0, 0;
    %load/vec4 v0x7fca92f017b0_0;
    %assign/vec4 v0x7fca92f01cc0_0, 0;
    %load/vec4 v0x7fca92f01b70_0;
    %assign/vec4 v0x7fca92f01c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92f01a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92f01720_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92f01e10_0, 0;
    %load/vec4 v0x7fca92f01b70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fca92f01b70_0, 0;
    %load/vec4 v0x7fca92f017b0_0;
    %load/vec4 v0x7fca92f01900_0;
    %sub;
    %assign/vec4 v0x7fca92f017b0_0, 0;
T_0.12 ;
T_0.10 ;
T_0.8 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fca92f01fa0;
T_1 ;
    %wait E_0x7fca92f014e0;
    %load/vec4 v0x7fca92d37b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92d37910_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92c0d630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92d376a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92d37a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92c0d3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92d377f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92d37bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92c0d5a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fca92d37bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7fca92c0d510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92d37bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92d37910_0, 0;
    %load/vec4 v0x7fca92c0d700_0;
    %assign/vec4 v0x7fca92c0d630_0, 0;
    %load/vec4 v0x7fca92d37740_0;
    %assign/vec4 v0x7fca92d376a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92c0d3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92d377f0_0, 0;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92c0d5a0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x7fca92c0d630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92d37bd0_0, 0;
    %load/vec4 v0x7fca92c0d630_0;
    %assign/vec4 v0x7fca92d37a70_0, 0;
    %load/vec4 v0x7fca92d37910_0;
    %assign/vec4 v0x7fca92d379c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92c0d3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92d377f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92c0d5a0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x7fca92d376a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92d37bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92d37a70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92d379c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92c0d3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92d377f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92c0d5a0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x7fca92c0d630_0;
    %load/vec4 v0x7fca92d376a0_0;
    %cmp/u;
    %jmp/0xz  T_1.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92d37bd0_0, 0;
    %load/vec4 v0x7fca92c0d630_0;
    %assign/vec4 v0x7fca92d37a70_0, 0;
    %load/vec4 v0x7fca92d37910_0;
    %assign/vec4 v0x7fca92d379c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92c0d3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92d377f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92c0d5a0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92d37bd0_0, 0;
    %load/vec4 v0x7fca92d37910_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fca92d37910_0, 0;
    %load/vec4 v0x7fca92c0d630_0;
    %load/vec4 v0x7fca92d376a0_0;
    %sub;
    %assign/vec4 v0x7fca92c0d630_0, 0;
T_1.12 ;
T_1.10 ;
T_1.8 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fca92f00c60;
T_2 ;
    %wait E_0x7fca92f014e0;
    %load/vec4 v0x7fca92d385d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92d38360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92d38490_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x7fca92d38540_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7fca92d38930_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fca92d38c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92d38800_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fca92d38ac0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fca92d382b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fca92d38ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92d38800_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fca92d38ac0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x7fca92d38ac0_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7fca92d382b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fca92d38800_0, 0;
T_2.6 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fca92d38ac0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x7fca92d38540_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7fca92d38770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x7fca92d38360_0;
    %load/vec4 v0x7fca92d38890_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x7fca92d38360_0, 0;
    %load/vec4 v0x7fca92d38490_0;
    %load/vec4 v0x7fca92d38b70_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x7fca92d38490_0, 0;
    %load/vec4 v0x7fca92d38540_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x7fca92d38540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92d38800_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x7fca92d38200_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_2.14, 11;
    %load/vec4 v0x7fca92d382b0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
T_2.14;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.13, 10;
    %load/vec4 v0x7fca92d38ac0_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
T_2.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fca92d38540_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x7fca92d37ed0_0;
    %assign/vec4 v0x7fca92d38930_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fca92d38ac0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92d38360_0, 0;
T_2.10 ;
    %load/vec4 v0x7fca92d38200_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_2.19, 11;
    %load/vec4 v0x7fca92d382b0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
T_2.19;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.18, 10;
    %load/vec4 v0x7fca92d38ac0_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
T_2.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.17, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7fca92d38540_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %load/vec4 v0x7fca92d37f90_0;
    %assign/vec4 v0x7fca92d38c20_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7fca92d38ac0_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fca92d38490_0, 0;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fca92d38800_0, 0;
T_2.9 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fca92d2f030;
T_3 ;
    %wait E_0x7fca92f014e0;
    %load/vec4 v0x7fca92f022c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7fca92f02500_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fca92f027e0_0, 0;
T_3.0 ;
    %load/vec4 v0x7fca92f02470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fca92f02730_0;
    %assign/vec4 v0x7fca92f02500_0, 0;
    %load/vec4 v0x7fca92f02950_0;
    %assign/vec4 v0x7fca92f027e0_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fca92d2f030;
T_4 ;
    %wait E_0x7fca92f014e0;
    %load/vec4 v0x7fca92f02590_0;
    %assign/vec4 v0x7fca92f02230_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fca92d2f030;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x7fca92f021a0_0;
    %nor/r;
    %store/vec4 v0x7fca92f021a0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fca92d2f030;
T_6 ;
    %vpi_call/w 3 57 "$dumpfile", "com.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fca92d2f030 {0 0 0};
    %vpi_call/w 3 59 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca92f021a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca92f022c0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x7fca92f026a0_0, 0, 11;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fca92f02890_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca92f023e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca92f02350_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fca92f022c0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca92f022c0_0, 0, 1;
    %delay 10000, 0;
    %fork t_1, S_0x7fca92d1a500;
    %jmp t_0;
    .scope S_0x7fca92d1a500;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fca92c03ed0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x7fca92c03ed0_0;
    %cmpi/s 700, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x7fca92c03ed0_0;
    %pad/s 11;
    %store/vec4 v0x7fca92f026a0_0, 0, 11;
    %load/vec4 v0x7fca92c03ed0_0;
    %pad/s 10;
    %store/vec4 v0x7fca92f02890_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fca92f023e0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7fca92c03ed0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fca92c03ed0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0x7fca92d2f030;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca92f023e0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fca92f02350_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca92f02350_0, 0, 1;
    %delay 10000000, 0;
    %fork t_3, S_0x7fca92d37410;
    %jmp t_2;
    .scope S_0x7fca92d37410;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fca92d375e0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x7fca92d375e0_0;
    %cmpi/s 700, 0, 32;
    %jmp/0xz T_6.3, 5;
    %load/vec4 v0x7fca92d375e0_0;
    %pad/s 11;
    %store/vec4 v0x7fca92f026a0_0, 0, 11;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v0x7fca92f02890_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fca92f023e0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7fca92d375e0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fca92d375e0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_0x7fca92d2f030;
t_2 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca92f023e0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fca92f02350_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca92f02350_0, 0, 1;
    %delay 10000000, 0;
    %fork t_5, S_0x7fca92f00220;
    %jmp t_4;
    .scope S_0x7fca92f00220;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fca92f00690_0, 0, 32;
T_6.4 ;
    %load/vec4 v0x7fca92f00690_0;
    %cmpi/s 300, 0, 32;
    %jmp/0xz T_6.5, 5;
    %load/vec4 v0x7fca92f00690_0;
    %pad/s 10;
    %store/vec4 v0x7fca92f02890_0, 0, 10;
    %fork t_7, S_0x7fca92f00400;
    %jmp t_6;
    .scope S_0x7fca92f00400;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fca92f005d0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x7fca92f005d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x7fca92f005d0_0;
    %pad/s 11;
    %store/vec4 v0x7fca92f026a0_0, 0, 11;
    %load/vec4 v0x7fca92f026a0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.10, 4;
    %load/vec4 v0x7fca92f02890_0;
    %pad/u 32;
    %pushi/vec4 57, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.10;
    %flag_set/vec4 8;
    %jmp/0 T_6.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %pad/s 1;
    %store/vec4 v0x7fca92f023e0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7fca92f005d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fca92f005d0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %end;
    .scope S_0x7fca92f00220;
t_6 %join;
    %load/vec4 v0x7fca92f00690_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fca92f00690_0, 0, 32;
    %jmp T_6.4;
T_6.5 ;
    %end;
    .scope S_0x7fca92d2f030;
t_4 %join;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fca92f02350_0, 0, 1;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca92f02350_0, 0, 1;
    %delay 10000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fca92f02350_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca92f02350_0, 0, 1;
    %delay 10000000, 0;
    %fork t_9, S_0x7fca92f00750;
    %jmp t_8;
    .scope S_0x7fca92f00750;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fca92f00ba0_0, 0, 32;
T_6.11 ;
    %load/vec4 v0x7fca92f00ba0_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_6.12, 5;
    %load/vec4 v0x7fca92f00ba0_0;
    %pad/s 10;
    %store/vec4 v0x7fca92f02890_0, 0, 10;
    %fork t_11, S_0x7fca92f00910;
    %jmp t_10;
    .scope S_0x7fca92f00910;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fca92f00ae0_0, 0, 32;
T_6.13 ;
    %load/vec4 v0x7fca92f00ae0_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_6.14, 5;
    %load/vec4 v0x7fca92f00ae0_0;
    %pad/s 11;
    %store/vec4 v0x7fca92f026a0_0, 0, 11;
    %load/vec4 v0x7fca92f026a0_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.21, 4;
    %load/vec4 v0x7fca92f02890_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.21;
    %flag_set/vec4 8;
    %jmp/1 T_6.20, 8;
    %load/vec4 v0x7fca92f026a0_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.22, 4;
    %load/vec4 v0x7fca92f02890_0;
    %pad/u 32;
    %pushi/vec4 22, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.22;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.20;
    %jmp/1 T_6.19, 8;
    %load/vec4 v0x7fca92f026a0_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.23, 4;
    %load/vec4 v0x7fca92f02890_0;
    %pad/u 32;
    %pushi/vec4 5, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.23;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.19;
    %jmp/1 T_6.18, 8;
    %load/vec4 v0x7fca92f026a0_0;
    %pad/u 32;
    %cmpi/e 18, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.24, 4;
    %load/vec4 v0x7fca92f02890_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.24;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.18;
    %jmp/1 T_6.17, 8;
    %load/vec4 v0x7fca92f026a0_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_6.25, 4;
    %load/vec4 v0x7fca92f02890_0;
    %pad/u 32;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.25;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.17;
    %jmp/0 T_6.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.16, 8;
T_6.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.16, 8;
 ; End of false expr.
    %blend;
T_6.16;
    %pad/s 1;
    %store/vec4 v0x7fca92f023e0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v0x7fca92f00ae0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fca92f00ae0_0, 0, 32;
    %jmp T_6.13;
T_6.14 ;
    %end;
    .scope S_0x7fca92f00750;
t_10 %join;
    %load/vec4 v0x7fca92f00ba0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x7fca92f00ba0_0, 0, 32;
    %jmp T_6.11;
T_6.12 ;
    %end;
    .scope S_0x7fca92d2f030;
t_8 %join;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fca92f02350_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fca92f02350_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call/w 3 131 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 132 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/com_tb.sv";
    "hdl/center_of_mass.sv";
    "hdl/divider.sv";
