#Start recording tcl command: 7/2/2025 20:26:16
#Project Location: D:/RTL_FPGA/SD3/VERILOG/aula55_UART; Project name: UART
prj_project new -name "UART" -impl "impl1" -dev LFE5U-45F-6BG256C -synthesis "lse"
prj_project save
prj_src add "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/tx_uart.v"
prj_src add "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/rx_uart.v"
prj_src exclude "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/tx_uart.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src enable "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/tx_uart.v"
prj_src exclude "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/rx_uart.v"
source "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/hdle_generate_tbdeclaration.tcl"
source "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "uart_tx_tf.v"
prj_src exclude "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/tx_uart.v"
prj_src enable "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/rx_uart.v"
prj_src enable "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/tx_uart.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_src exclude "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/rx_uart.v"
prj_src exclude "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/tx_uart.v"
prj_src enable "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/rx_uart.v"
source "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "uart_rx_tf.v"
prj_src enable "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/tx_uart.v"
prj_src add "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/topmodule.v"
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
prj_run Synthesis -impl impl1 -task Lattice_Synthesis
source "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/hdle_generate_tbtemplate.tcl"
prj_src add -simulate_only "topmodule_uart_tf.v"
prj_src exclude "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/uart_rx_tf.v"
prj_src exclude "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/uart_tx_tf.v"
prj_src add "D:/RTL_FPGA/SD3/VERILOG/aula55_UART/global_defs.v"
prj_project save
prj_project close
#Stop recording: 7/3/2025 19:18:42
