// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="lenetSynthMatlab,hls_ip_2018_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=100.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=44.128500,HLS_SYN_LAT=2206718,HLS_SYN_TPT=none,HLS_SYN_MEM=224,HLS_SYN_DSP=18,HLS_SYN_FF=3551,HLS_SYN_LUT=8597,HLS_VERSION=2018_2}" *)

module lenetSynthMatlab (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inputImg_address0,
        inputImg_ce0,
        inputImg_q0,
        netScores_address0,
        netScores_ce0,
        netScores_we0,
        netScores_d0
);

parameter    ap_ST_fsm_state1 = 73'd1;
parameter    ap_ST_fsm_state2 = 73'd2;
parameter    ap_ST_fsm_state3 = 73'd4;
parameter    ap_ST_fsm_state4 = 73'd8;
parameter    ap_ST_fsm_state5 = 73'd16;
parameter    ap_ST_fsm_state6 = 73'd32;
parameter    ap_ST_fsm_state7 = 73'd64;
parameter    ap_ST_fsm_state8 = 73'd128;
parameter    ap_ST_fsm_state9 = 73'd256;
parameter    ap_ST_fsm_state10 = 73'd512;
parameter    ap_ST_fsm_state11 = 73'd1024;
parameter    ap_ST_fsm_state12 = 73'd2048;
parameter    ap_ST_fsm_state13 = 73'd4096;
parameter    ap_ST_fsm_state14 = 73'd8192;
parameter    ap_ST_fsm_state15 = 73'd16384;
parameter    ap_ST_fsm_state16 = 73'd32768;
parameter    ap_ST_fsm_state17 = 73'd65536;
parameter    ap_ST_fsm_state18 = 73'd131072;
parameter    ap_ST_fsm_state19 = 73'd262144;
parameter    ap_ST_fsm_state20 = 73'd524288;
parameter    ap_ST_fsm_state21 = 73'd1048576;
parameter    ap_ST_fsm_state22 = 73'd2097152;
parameter    ap_ST_fsm_state23 = 73'd4194304;
parameter    ap_ST_fsm_state24 = 73'd8388608;
parameter    ap_ST_fsm_state25 = 73'd16777216;
parameter    ap_ST_fsm_state26 = 73'd33554432;
parameter    ap_ST_fsm_state27 = 73'd67108864;
parameter    ap_ST_fsm_state28 = 73'd134217728;
parameter    ap_ST_fsm_state29 = 73'd268435456;
parameter    ap_ST_fsm_state30 = 73'd536870912;
parameter    ap_ST_fsm_state31 = 73'd1073741824;
parameter    ap_ST_fsm_state32 = 73'd2147483648;
parameter    ap_ST_fsm_state33 = 73'd4294967296;
parameter    ap_ST_fsm_state34 = 73'd8589934592;
parameter    ap_ST_fsm_state35 = 73'd17179869184;
parameter    ap_ST_fsm_state36 = 73'd34359738368;
parameter    ap_ST_fsm_state37 = 73'd68719476736;
parameter    ap_ST_fsm_state38 = 73'd137438953472;
parameter    ap_ST_fsm_state39 = 73'd274877906944;
parameter    ap_ST_fsm_state40 = 73'd549755813888;
parameter    ap_ST_fsm_state41 = 73'd1099511627776;
parameter    ap_ST_fsm_state42 = 73'd2199023255552;
parameter    ap_ST_fsm_state43 = 73'd4398046511104;
parameter    ap_ST_fsm_state44 = 73'd8796093022208;
parameter    ap_ST_fsm_state45 = 73'd17592186044416;
parameter    ap_ST_fsm_state46 = 73'd35184372088832;
parameter    ap_ST_fsm_state47 = 73'd70368744177664;
parameter    ap_ST_fsm_state48 = 73'd140737488355328;
parameter    ap_ST_fsm_state49 = 73'd281474976710656;
parameter    ap_ST_fsm_state50 = 73'd562949953421312;
parameter    ap_ST_fsm_state51 = 73'd1125899906842624;
parameter    ap_ST_fsm_state52 = 73'd2251799813685248;
parameter    ap_ST_fsm_state53 = 73'd4503599627370496;
parameter    ap_ST_fsm_state54 = 73'd9007199254740992;
parameter    ap_ST_fsm_state55 = 73'd18014398509481984;
parameter    ap_ST_fsm_state56 = 73'd36028797018963968;
parameter    ap_ST_fsm_state57 = 73'd72057594037927936;
parameter    ap_ST_fsm_state58 = 73'd144115188075855872;
parameter    ap_ST_fsm_state59 = 73'd288230376151711744;
parameter    ap_ST_fsm_state60 = 73'd576460752303423488;
parameter    ap_ST_fsm_state61 = 73'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 73'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 73'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 73'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 73'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 73'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 73'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 73'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 73'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 73'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 73'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 73'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 73'd4722366482869645213696;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] inputImg_address0;
output   inputImg_ce0;
input  [7:0] inputImg_q0;
output  [3:0] netScores_address0;
output   netScores_ce0;
output   netScores_we0;
output  [31:0] netScores_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg inputImg_ce0;
reg netScores_ce0;
reg netScores_we0;

(* fsm_encoding = "none" *) reg   [72:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [2:0] biasConv1_address0;
reg    biasConv1_ce0;
wire   [31:0] biasConv1_q0;
wire   [7:0] weightsConv1_address0;
reg    weightsConv1_ce0;
wire   [31:0] weightsConv1_q0;
wire   [3:0] biasConv2_address0;
reg    biasConv2_ce0;
wire   [31:0] biasConv2_q0;
wire   [11:0] weightsConv2_address0;
reg    weightsConv2_ce0;
wire   [31:0] weightsConv2_q0;
wire   [15:0] weightsFC1_address0;
reg    weightsFC1_ce0;
wire   [31:0] weightsFC1_q0;
wire   [6:0] biasFC1_address0;
reg    biasFC1_ce0;
wire   [31:0] biasFC1_q0;
wire   [13:0] weightsFC2_address0;
reg    weightsFC2_ce0;
wire   [31:0] weightsFC2_q0;
wire   [6:0] biasFC2_address0;
reg    biasFC2_ce0;
wire   [31:0] biasFC2_q0;
wire   [9:0] weightsFC3_address0;
reg    weightsFC3_ce0;
wire   [31:0] weightsFC3_q0;
wire   [3:0] biasFC3_address0;
reg    biasFC3_ce0;
wire   [31:0] biasFC3_q0;
wire   [31:0] grp_fu_1428_p2;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state21;
wire   [0:0] exitcond23_fu_2064_p2;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state47;
wire   [0:0] exitcond10_fu_3257_p2;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state68;
wire    ap_CS_fsm_state72;
wire   [13:0] f_cast_fu_1513_p1;
reg   [13:0] f_cast_reg_4195;
wire    ap_CS_fsm_state2;
wire   [8:0] f_cast1_fu_1517_p1;
reg   [8:0] f_cast1_reg_4200;
wire   [2:0] f_5_fu_1527_p2;
reg   [2:0] f_5_reg_4208;
wire   [0:0] exitcond33_fu_1521_p2;
reg   [31:0] biasConv1_load_reg_4218;
wire    ap_CS_fsm_state3;
wire   [13:0] phi_mul_cast_fu_1538_p1;
reg   [13:0] phi_mul_cast_reg_4223;
wire    ap_CS_fsm_state4;
wire   [12:0] next_mul_fu_1542_p2;
reg   [12:0] next_mul_reg_4228;
wire   [4:0] r_4_fu_1554_p2;
reg   [4:0] r_4_reg_4236;
wire   [9:0] c_cast1_fu_1560_p1;
reg   [9:0] c_cast1_reg_4241;
wire    ap_CS_fsm_state5;
wire   [4:0] c_4_fu_1570_p2;
reg   [4:0] c_4_reg_4249;
wire   [4:0] k4_cast2_fu_1576_p1;
reg   [4:0] k4_cast2_reg_4254;
wire    ap_CS_fsm_state6;
wire   [2:0] k_9_fu_1586_p2;
reg   [2:0] k_9_reg_4262;
wire   [4:0] tmp_17_fu_1592_p2;
reg   [4:0] tmp_17_reg_4267;
wire   [0:0] exitcond30_fu_1580_p2;
wire   [4:0] p_shl6_fu_1598_p3;
reg   [4:0] p_shl6_reg_4272;
wire   [8:0] tmp_18_fu_1630_p2;
reg   [8:0] tmp_18_reg_4277;
wire   [2:0] colOutIdx_2_fu_1646_p2;
reg   [2:0] colOutIdx_2_reg_4285;
wire    ap_CS_fsm_state7;
wire   [0:0] exitcond29_fu_1640_p2;
wire   [4:0] tmp_24_fu_1676_p2;
reg   [4:0] tmp_24_reg_4295;
wire   [31:0] fv11_q0;
wire    ap_CS_fsm_state11;
wire   [2:0] k_10_fu_1749_p2;
reg   [2:0] k_10_reg_4313;
wire    ap_CS_fsm_state12;
wire   [0:0] exitcond_i_fu_1743_p2;
wire   [13:0] phi_mul2_cast_fu_1813_p1;
reg   [13:0] phi_mul2_cast_reg_4323;
wire    ap_CS_fsm_state14;
wire   [12:0] next_mul3_fu_1817_p2;
reg   [12:0] next_mul3_reg_4328;
wire   [4:0] k_fu_1829_p2;
reg   [4:0] k_reg_4336;
wire   [4:0] colOutIdx_fu_1841_p2;
reg   [4:0] colOutIdx_reg_4344;
wire    ap_CS_fsm_state15;
wire   [8:0] tmp_4_fu_1871_p2;
reg   [8:0] tmp_4_reg_4349;
wire   [0:0] exitcond27_fu_1835_p2;
wire   [2:0] b_k_4_fu_1887_p2;
reg   [2:0] b_k_4_reg_4357;
wire    ap_CS_fsm_state16;
wire   [63:0] tmp_8_fu_1911_p1;
reg   [63:0] tmp_8_reg_4362;
wire   [0:0] exitcond26_fu_1881_p2;
wire   [10:0] indvarinc_fu_1967_p2;
wire    ap_CS_fsm_state18;
reg   [31:0] maxval_1_load_reg_4392;
wire    ap_CS_fsm_state19;
reg   [31:0] maxval_1_3_load_reg_4397;
wire   [8:0] f_1_cast_fu_1984_p1;
reg   [8:0] f_1_cast_reg_4402;
wire   [2:0] f_6_fu_1998_p2;
reg   [2:0] f_6_reg_4410;
wire  signed [31:0] tmp_5_cast_fu_2010_p1;
reg  signed [31:0] tmp_5_cast_reg_4415;
wire   [0:0] exitcond25_fu_1992_p2;
wire   [13:0] phi_mul4_cast_fu_2014_p1;
reg   [13:0] phi_mul4_cast_reg_4425;
wire    ap_CS_fsm_state20;
wire   [12:0] next_mul5_fu_2018_p2;
reg   [12:0] next_mul5_reg_4430;
wire   [3:0] r_5_fu_2030_p2;
reg   [3:0] r_5_reg_4438;
wire   [13:0] tmp_21_fu_2054_p2;
reg   [13:0] tmp_21_reg_4443;
wire   [0:0] exitcond24_fu_2024_p2;
wire   [31:0] p_Val2_s_fu_2060_p1;
reg   [31:0] p_Val2_s_reg_4448;
wire   [3:0] colOutIdx_15_fu_2070_p2;
reg   [3:0] colOutIdx_15_reg_4458;
wire   [7:0] b_k_5_cast_fu_2084_p1;
reg   [7:0] b_k_5_cast_reg_4463;
wire   [0:0] tmp_32_fu_2088_p1;
reg   [0:0] tmp_32_reg_4468;
wire    ap_CS_fsm_state22;
wire   [1:0] j_2_fu_2098_p2;
reg   [1:0] j_2_reg_4477;
wire  signed [13:0] tmp_45_fu_2147_p2;
reg  signed [13:0] tmp_45_reg_4482;
wire   [0:0] exitcond22_fu_2092_p2;
wire  signed [13:0] tmp_51_fu_2161_p2;
reg  signed [13:0] tmp_51_reg_4492;
wire    ap_CS_fsm_state23;
wire   [7:0] f_2_cast_fu_2571_p1;
reg   [7:0] f_2_cast_reg_4507;
wire    ap_CS_fsm_state25;
wire   [4:0] f_7_fu_2581_p2;
reg   [4:0] f_7_reg_4515;
wire   [0:0] exitcond21_fu_2575_p2;
reg   [31:0] biasConv2_load_reg_4525;
wire    ap_CS_fsm_state26;
wire   [3:0] r_6_fu_2598_p2;
reg   [3:0] r_6_reg_4533;
wire    ap_CS_fsm_state27;
wire   [10:0] tmp13_fu_2624_p2;
reg   [10:0] tmp13_reg_4538;
wire   [0:0] exitcond20_fu_2592_p2;
wire   [3:0] c_5_fu_2636_p2;
reg   [3:0] c_5_reg_4546;
wire    ap_CS_fsm_state28;
wire   [2:0] k_14_fu_2652_p2;
reg   [2:0] k_14_reg_4554;
wire    ap_CS_fsm_state29;
wire   [11:0] tmp_75_fu_2668_p2;
reg   [11:0] tmp_75_reg_4559;
wire   [0:0] exitcond18_fu_2646_p2;
wire   [8:0] tmp_76_fu_2702_p2;
reg   [8:0] tmp_76_reg_4564;
wire   [12:0] tmp_79_fu_2720_p2;
reg   [12:0] tmp_79_reg_4569;
wire   [2:0] colOutIdx_10_fu_2736_p2;
reg   [2:0] colOutIdx_10_reg_4577;
wire    ap_CS_fsm_state30;
wire   [7:0] tmp_87_fu_2772_p2;
reg   [7:0] tmp_87_reg_4582;
wire   [0:0] exitcond17_fu_2730_p2;
wire   [6:0] tmp_88_fu_2802_p2;
reg   [6:0] tmp_88_reg_4587;
wire   [10:0] tmp_89_fu_2832_p2;
reg   [10:0] tmp_89_reg_4592;
wire   [2:0] b_k_8_fu_2852_p2;
reg   [2:0] b_k_8_reg_4600;
wire    ap_CS_fsm_state31;
wire   [0:0] exitcond16_fu_2846_p2;
wire   [8:0] tmp_101_fu_2890_p2;
reg   [8:0] tmp_101_reg_4610;
wire   [31:0] fv14_q0;
wire    ap_CS_fsm_state37;
wire   [2:0] k_20_fu_2962_p2;
reg   [2:0] k_20_reg_4628;
wire    ap_CS_fsm_state38;
wire   [0:0] exitcond_i1_fu_2956_p2;
wire   [3:0] k_11_fu_3006_p2;
reg   [3:0] k_11_reg_4641;
wire    ap_CS_fsm_state40;
wire   [10:0] tmp8_fu_3032_p2;
reg   [10:0] tmp8_reg_4646;
wire   [0:0] exitcond15_fu_3000_p2;
wire   [3:0] colOutIdx_5_fu_3044_p2;
reg   [3:0] colOutIdx_5_reg_4654;
wire    ap_CS_fsm_state41;
wire   [7:0] tmp_33_fu_3050_p3;
reg   [7:0] tmp_33_reg_4659;
wire   [0:0] exitcond14_fu_3038_p2;
wire   [4:0] b_k_6_fu_3068_p2;
reg   [4:0] b_k_6_reg_4667;
wire    ap_CS_fsm_state42;
wire   [63:0] tmp_72_fu_3088_p1;
reg   [63:0] tmp_72_reg_4672;
wire   [0:0] exitcond13_fu_3062_p2;
wire   [8:0] indvarinc1_fu_3144_p2;
wire    ap_CS_fsm_state44;
wire   [7:0] f_3_cast_fu_3169_p1;
reg   [7:0] f_3_cast_reg_4704;
wire    ap_CS_fsm_state45;
wire   [4:0] f_8_fu_3179_p2;
reg   [4:0] f_8_reg_4712;
wire   [7:0] tmp_48_fu_3185_p2;
reg   [7:0] tmp_48_reg_4717;
wire   [0:0] exitcond12_fu_3173_p2;
wire   [2:0] r_7_fu_3197_p2;
reg   [2:0] r_7_reg_4730;
wire    ap_CS_fsm_state46;
wire   [10:0] p_shl35_cast_fu_3219_p1;
reg   [10:0] p_shl35_cast_reg_4735;
wire   [0:0] exitcond11_fu_3191_p2;
wire   [11:0] p_shl36_cast_fu_3237_p1;
reg   [11:0] p_shl36_cast_reg_4740;
wire   [11:0] p_shl37_cast_fu_3249_p1;
reg   [11:0] p_shl37_cast_reg_4745;
wire   [31:0] p_Val2_s_41_fu_3253_p1;
reg   [31:0] p_Val2_s_41_reg_4750;
wire   [2:0] colOutIdx_16_fu_3263_p2;
reg   [2:0] colOutIdx_16_reg_4760;
wire   [1:0] j_3_fu_3275_p2;
reg   [1:0] j_3_reg_4768;
wire    ap_CS_fsm_state48;
wire   [0:0] tmp_165_fu_3281_p1;
reg   [0:0] tmp_165_reg_4773;
wire   [0:0] exitcond9_fu_3269_p2;
wire   [10:0] tmp_121_fu_3312_p2;
reg   [10:0] tmp_121_reg_4779;
wire   [11:0] tmp_131_fu_3327_p2;
reg   [11:0] tmp_131_reg_4789;
wire    ap_CS_fsm_state49;
wire   [6:0] f_9_fu_3746_p2;
reg   [6:0] f_9_reg_4807;
wire    ap_CS_fsm_state51;
wire   [15:0] next_mul7_fu_3752_p2;
reg   [15:0] next_mul7_reg_4812;
wire    ap_CS_fsm_state52;
wire   [2:0] k_13_fu_3764_p2;
reg   [2:0] k_13_reg_4820;
wire   [8:0] tmp23_fu_3790_p2;
reg   [8:0] tmp23_reg_4825;
wire   [0:0] exitcond7_fu_3758_p2;
wire   [2:0] colOutIdx_9_fu_3802_p2;
reg   [2:0] colOutIdx_9_reg_4833;
wire    ap_CS_fsm_state53;
wire   [6:0] tmp_96_fu_3808_p3;
reg   [6:0] tmp_96_reg_4838;
wire   [0:0] exitcond6_fu_3796_p2;
wire   [14:0] tmp_109_fu_3840_p2;
reg   [14:0] tmp_109_reg_4843;
wire   [4:0] b_k_7_fu_3856_p2;
reg   [4:0] b_k_7_reg_4851;
wire    ap_CS_fsm_state54;
wire   [63:0] tmp_148_fu_3876_p1;
reg   [63:0] tmp_148_reg_4856;
wire   [0:0] exitcond5_fu_3850_p2;
wire   [31:0] fv16_q0;
wire    ap_CS_fsm_state60;
wire   [3:0] k_15_fu_3971_p2;
reg   [3:0] k_15_reg_4879;
wire    ap_CS_fsm_state61;
wire   [0:0] exitcond_i2_fu_3965_p2;
wire   [63:0] tmp_52_fu_3982_p1;
reg   [63:0] tmp_52_reg_4889;
wire   [6:0] k_21_fu_3993_p2;
reg   [6:0] k_21_reg_4902;
wire    ap_CS_fsm_state64;
wire   [63:0] tmp_49_fu_3999_p1;
reg   [63:0] tmp_49_reg_4907;
wire   [0:0] exitcond4_fu_3987_p2;
wire   [6:0] k_22_fu_4061_p2;
reg   [6:0] k_22_reg_4920;
wire    ap_CS_fsm_state66;
wire   [63:0] tmp_91_fu_4067_p1;
reg   [63:0] tmp_91_reg_4925;
wire   [0:0] exitcond3_fu_4055_p2;
wire   [14:0] tmp_92_fu_4095_p2;
reg   [14:0] tmp_92_reg_4931;
wire   [6:0] colOutIdx_13_fu_4111_p2;
reg   [6:0] colOutIdx_13_reg_4939;
wire    ap_CS_fsm_state67;
wire   [0:0] exitcond2_fu_4105_p2;
wire   [9:0] next_mul9_fu_4136_p2;
reg   [9:0] next_mul9_reg_4959;
wire    ap_CS_fsm_state70;
wire   [3:0] k_16_fu_4148_p2;
reg   [3:0] k_16_reg_4967;
wire   [63:0] tmp_93_fu_4154_p1;
reg   [63:0] tmp_93_reg_4972;
wire   [0:0] exitcond1_fu_4142_p2;
wire   [6:0] colOutIdx_14_fu_4168_p2;
reg   [6:0] colOutIdx_14_reg_4981;
wire    ap_CS_fsm_state71;
wire   [0:0] exitcond_fu_4162_p2;
reg   [10:0] pool1ActivationMap_address0;
reg    pool1ActivationMap_ce0;
reg    pool1ActivationMap_we0;
reg   [31:0] pool1ActivationMap_d0;
wire   [31:0] pool1ActivationMap_q0;
reg   [12:0] conv1ActivationMap_address0;
reg    conv1ActivationMap_ce0;
reg    conv1ActivationMap_we0;
wire   [31:0] conv1ActivationMap_q0;
reg   [12:0] relu1ActivationMap_address0;
reg    relu1ActivationMap_ce0;
reg    relu1ActivationMap_we0;
wire   [31:0] relu1ActivationMap_d0;
wire   [31:0] relu1ActivationMap_q0;
reg   [12:0] relu1ActivationMap_address1;
reg    relu1ActivationMap_ce1;
wire   [31:0] relu1ActivationMap_q1;
reg   [4:0] fv10_address0;
reg    fv10_ce0;
reg    fv10_we0;
wire   [31:0] fv10_q0;
reg   [2:0] fv11_address0;
reg    fv11_ce0;
reg    fv11_we0;
reg   [8:0] pool2ActivationMap_address0;
reg    pool2ActivationMap_ce0;
reg    pool2ActivationMap_we0;
reg   [31:0] pool2ActivationMap_d0;
wire   [31:0] pool2ActivationMap_q0;
reg   [10:0] conv2ActivationMap_address0;
reg    conv2ActivationMap_ce0;
reg    conv2ActivationMap_we0;
wire   [31:0] conv2ActivationMap_q0;
reg   [10:0] relu2ActivationMap_address0;
reg    relu2ActivationMap_ce0;
reg    relu2ActivationMap_we0;
wire   [31:0] relu2ActivationMap_d0;
wire   [31:0] relu2ActivationMap_q0;
reg   [10:0] relu2ActivationMap_address1;
reg    relu2ActivationMap_ce1;
wire   [31:0] relu2ActivationMap_q1;
reg   [7:0] fv12_address0;
reg    fv12_ce0;
reg    fv12_we0;
wire   [31:0] fv12_q0;
reg   [4:0] fv13_address0;
reg    fv13_ce0;
reg    fv13_we0;
wire   [31:0] fv13_q0;
reg   [2:0] fv14_address0;
reg    fv14_ce0;
reg    fv14_we0;
reg   [8:0] b_pool2ActivationMap_address0;
reg    b_pool2ActivationMap_ce0;
reg    b_pool2ActivationMap_we0;
wire   [31:0] b_pool2ActivationMap_q0;
reg   [6:0] fv15_address0;
reg    fv15_ce0;
reg    fv15_we0;
wire   [31:0] fv15_q0;
reg   [6:0] fc1ActivationMap_address0;
reg    fc1ActivationMap_ce0;
reg    fc1ActivationMap_we0;
wire   [31:0] fc1ActivationMap_q0;
reg   [3:0] fv16_address0;
reg    fv16_ce0;
reg    fv16_we0;
reg   [6:0] relu3ActivationMap_address0;
reg    relu3ActivationMap_ce0;
reg    relu3ActivationMap_we0;
wire   [31:0] relu3ActivationMap_d0;
wire   [31:0] relu3ActivationMap_q0;
reg   [6:0] d_relu3ActivationMap_address0;
reg    d_relu3ActivationMap_ce0;
reg    d_relu3ActivationMap_we0;
wire   [31:0] d_relu3ActivationMap_q0;
wire    grp_c_sum_fu_1398_ap_start;
wire    grp_c_sum_fu_1398_ap_done;
wire    grp_c_sum_fu_1398_ap_idle;
wire    grp_c_sum_fu_1398_ap_ready;
wire   [7:0] grp_c_sum_fu_1398_x_address0;
wire    grp_c_sum_fu_1398_x_ce0;
wire   [4:0] grp_c_sum_fu_1398_y_address0;
wire    grp_c_sum_fu_1398_y_ce0;
wire    grp_c_sum_fu_1398_y_we0;
wire   [31:0] grp_c_sum_fu_1398_y_d0;
wire    grp_f_sum_fu_1404_ap_start;
wire    grp_f_sum_fu_1404_ap_done;
wire    grp_f_sum_fu_1404_ap_idle;
wire    grp_f_sum_fu_1404_ap_ready;
wire   [8:0] grp_f_sum_fu_1404_x_address0;
wire    grp_f_sum_fu_1404_x_ce0;
wire   [6:0] grp_f_sum_fu_1404_y_address0;
wire    grp_f_sum_fu_1404_y_ce0;
wire    grp_f_sum_fu_1404_y_we0;
wire   [31:0] grp_f_sum_fu_1404_y_d0;
wire    grp_d_sum_fu_1410_ap_start;
wire    grp_d_sum_fu_1410_ap_done;
wire    grp_d_sum_fu_1410_ap_idle;
wire    grp_d_sum_fu_1410_ap_ready;
wire   [4:0] grp_d_sum_fu_1410_x_address0;
wire    grp_d_sum_fu_1410_x_ce0;
wire   [2:0] grp_d_sum_fu_1410_y_address0;
wire    grp_d_sum_fu_1410_y_ce0;
wire    grp_d_sum_fu_1410_y_we0;
wire   [31:0] grp_d_sum_fu_1410_y_d0;
wire    grp_g_sum_fu_1416_ap_start;
wire    grp_g_sum_fu_1416_ap_done;
wire    grp_g_sum_fu_1416_ap_idle;
wire    grp_g_sum_fu_1416_ap_ready;
wire   [6:0] grp_g_sum_fu_1416_x_address0;
wire    grp_g_sum_fu_1416_x_ce0;
wire   [3:0] grp_g_sum_fu_1416_y_address0;
wire    grp_g_sum_fu_1416_y_ce0;
wire    grp_g_sum_fu_1416_y_we0;
wire   [31:0] grp_g_sum_fu_1416_y_d0;
wire    grp_sum_fu_1422_ap_start;
wire    grp_sum_fu_1422_ap_done;
wire    grp_sum_fu_1422_ap_idle;
wire    grp_sum_fu_1422_ap_ready;
wire   [4:0] grp_sum_fu_1422_x_address0;
wire    grp_sum_fu_1422_x_ce0;
wire   [2:0] grp_sum_fu_1422_y_address0;
wire    grp_sum_fu_1422_y_ce0;
wire    grp_sum_fu_1422_y_we0;
wire   [31:0] grp_sum_fu_1422_y_d0;
reg   [2:0] f_reg_825;
wire   [0:0] exitcond32_fu_1548_p2;
reg   [4:0] r_reg_836;
wire   [0:0] exitcond31_fu_1564_p2;
reg   [12:0] phi_mul_reg_848;
reg   [4:0] c_reg_859;
reg   [2:0] k4_reg_871;
reg   [2:0] colOutIdx1_reg_882;
wire    ap_CS_fsm_state8;
wire   [31:0] ap_phi_mux_y5_i_phi_fu_896_p4;
reg   [31:0] y5_i_reg_893;
reg   [2:0] k_i_reg_903;
reg   [4:0] k_1_reg_914;
reg   [12:0] phi_mul2_reg_925;
reg   [4:0] colOutIdx_1_reg_936;
wire   [0:0] exitcond28_fu_1823_p2;
reg   [2:0] b_k_reg_947;
wire    ap_CS_fsm_state17;
reg   [10:0] invdar_reg_958;
wire   [0:0] tmp_3_fu_1978_p2;
reg   [2:0] f_1_reg_969;
reg   [31:0] x_assign_reg_980;
reg   [3:0] r_1_reg_992;
reg   [12:0] phi_mul4_reg_1003;
reg   [3:0] c_1_reg_1014;
reg   [1:0] j_reg_1026;
wire    ap_CS_fsm_state24;
reg   [4:0] f_2_reg_1037;
reg   [3:0] r_2_reg_1049;
wire   [0:0] exitcond19_fu_2630_p2;
reg   [3:0] c_2_reg_1061;
reg   [2:0] k_2_reg_1073;
reg   [2:0] colOutIdx_3_reg_1084;
reg   [2:0] b_k_1_reg_1095;
wire    ap_CS_fsm_state32;
wire   [31:0] ap_phi_mux_y3_i_phi_fu_1109_p4;
reg   [31:0] y3_i_reg_1106;
reg   [2:0] k_i1_reg_1116;
reg   [3:0] k_3_reg_1127;
reg   [3:0] colOutIdx_4_reg_1138;
reg   [4:0] b_k_2_reg_1149;
wire    ap_CS_fsm_state43;
reg   [8:0] invdar1_reg_1160;
wire   [0:0] tmp_20_fu_3155_p2;
reg   [4:0] f_3_reg_1171;
reg   [31:0] x_assign_5_reg_1182;
reg   [2:0] r_3_reg_1194;
reg   [2:0] c_3_reg_1206;
reg   [1:0] j_1_reg_1218;
wire    ap_CS_fsm_state50;
reg   [6:0] f_4_reg_1229;
wire    ap_CS_fsm_state63;
reg   [2:0] k_4_reg_1241;
wire   [0:0] exitcond8_fu_3740_p2;
reg   [15:0] phi_mul6_reg_1252;
reg   [2:0] colOutIdx_6_reg_1264;
reg   [4:0] b_k_3_reg_1275;
wire    ap_CS_fsm_state55;
reg   [31:0] y1_i_reg_1286;
reg   [3:0] k_i2_reg_1296;
reg   [6:0] k_5_reg_1307;
wire    ap_CS_fsm_state65;
reg   [6:0] k_6_reg_1318;
wire    ap_CS_fsm_state69;
reg   [31:0] tmp_95_reg_1329;
reg   [6:0] colOutIdx_7_reg_1341;
reg   [3:0] k_7_reg_1352;
wire    ap_CS_fsm_state73;
reg   [9:0] phi_mul8_reg_1363;
reg   [31:0] tmp_111_reg_1375;
reg   [6:0] colOutIdx_8_reg_1387;
reg    grp_c_sum_fu_1398_ap_start_reg;
wire    ap_CS_fsm_state33;
reg    grp_f_sum_fu_1404_ap_start_reg;
wire    ap_CS_fsm_state56;
reg    grp_d_sum_fu_1410_ap_start_reg;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
reg    grp_g_sum_fu_1416_ap_start_reg;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
reg    grp_sum_fu_1422_ap_start_reg;
wire    ap_CS_fsm_state9;
wire   [63:0] tmp_fu_1533_p1;
wire   [63:0] tmp_23_fu_1666_p1;
wire   [63:0] tmp_28_fu_1729_p1;
wire   [63:0] tmp_25_fu_1734_p1;
wire   [63:0] tmp_i_fu_1755_p1;
wire   [63:0] tmp_15_fu_1808_p1;
wire   [63:0] tmp_2_fu_1973_p1;
wire   [63:0] tmp_46_fu_2156_p1;
wire   [63:0] tmp_53_fu_2170_p1;
wire  signed [63:0] tmp_63_fu_2434_p1;
wire   [63:0] b_maxval_6_cast_fu_2542_p1;
wire   [63:0] tmp_10_fu_2587_p1;
wire   [63:0] tmp_99_fu_2876_p1;
wire   [63:0] tmp_107_fu_2943_p1;
wire   [63:0] tmp_102_fu_2951_p1;
wire   [63:0] tmp_i1_fu_2968_p1;
wire   [63:0] tmp_81_fu_2995_p1;
wire   [63:0] tmp_16_fu_3150_p1;
wire   [63:0] tmp_122_fu_3317_p1;
wire   [63:0] tmp_132_fu_3332_p1;
wire  signed [63:0] tmp_140_fu_3603_p1;
wire   [63:0] b_maxval_7_cast_fu_3711_p1;
wire   [63:0] tmp_152_fu_3960_p1;
wire   [63:0] tmp_i2_fu_3977_p1;
wire   [63:0] tmp_114_fu_4117_p1;
wire   [63:0] tmp_117_fu_4131_p1;
wire   [63:0] tmp_125_fu_4174_p1;
wire   [63:0] tmp_127_fu_4185_p1;
reg   [31:0] maxval_1_fu_336;
wire   [31:0] maxval_1_2_fu_2554_p3;
reg   [31:0] maxval_1_3_fu_340;
wire   [31:0] maxval_1_1_fu_2547_p3;
reg   [31:0] maxval_1_6_fu_344;
wire   [31:0] maxval_1_5_fu_3723_p3;
reg   [31:0] maxval_1_7_fu_348;
wire   [31:0] maxval_1_4_fu_3716_p3;
wire   [31:0] grp_fu_1453_p2;
wire    ap_CS_fsm_state10;
wire   [31:0] maxval_1_3_maxval_0_3_fu_2439_p3;
wire    ap_CS_fsm_state36;
wire   [31:0] maxval_1_8_maxval_0_8_fu_3608_p3;
wire    ap_CS_fsm_state59;
reg   [31:0] grp_fu_1428_p0;
reg   [31:0] grp_fu_1428_p1;
reg   [31:0] grp_fu_1453_p0;
reg   [31:0] grp_fu_1453_p1;
wire   [31:0] tmp_30_fu_1470_p1;
wire   [31:0] tmp_30_fu_1470_p0;
reg   [31:0] grp_fu_1474_p0;
reg   [31:0] grp_fu_1474_p1;
wire   [7:0] p_shl_fu_1606_p3;
wire   [3:0] p_shl5_fu_1618_p3;
wire   [8:0] p_shl_cast_fu_1614_p1;
wire   [8:0] p_shl5_cast_fu_1626_p1;
wire   [9:0] tmp2_fu_1652_p4;
wire   [9:0] tmp_22_fu_1661_p2;
wire   [4:0] colOutIdx1_cast1_fu_1636_p1;
wire   [4:0] tmp3_fu_1671_p2;
wire   [5:0] p_shl11_fu_1681_p3;
wire   [3:0] p_shl12_fu_1693_p3;
wire   [6:0] p_shl11_cast_fu_1689_p1;
wire   [6:0] p_shl12_cast_fu_1701_p1;
wire   [6:0] tmp_26_fu_1705_p2;
wire  signed [8:0] tmp_26_cast_fu_1711_p1;
wire   [8:0] tmp4_fu_1715_p2;
wire   [8:0] tmp_27_fu_1720_p2;
wire  signed [31:0] tmp_28_cast_fu_1725_p1;
wire   [7:0] p_shl7_fu_1760_p3;
wire   [5:0] p_shl8_fu_1772_p3;
wire   [8:0] p_shl7_cast_fu_1768_p1;
wire   [8:0] p_shl8_cast_fu_1780_p1;
wire   [8:0] tmp_12_fu_1784_p2;
wire  signed [13:0] tmp_12_cast_fu_1790_p1;
wire   [13:0] tmp5_fu_1794_p2;
wire   [13:0] tmp_14_fu_1799_p2;
wire  signed [31:0] tmp_14_cast_fu_1804_p1;
wire   [7:0] p_shl1_fu_1847_p3;
wire   [5:0] p_shl2_fu_1859_p3;
wire   [8:0] p_shl1_cast_fu_1855_p1;
wire   [8:0] p_shl2_cast_fu_1867_p1;
wire   [8:0] b_k_cast_fu_1877_p1;
wire   [8:0] tmp6_fu_1893_p2;
wire  signed [13:0] tmp6_cast_fu_1898_p1;
wire   [13:0] tmp_7_fu_1902_p2;
wire  signed [31:0] tmp_7_cast_fu_1907_p1;
wire   [31:0] rowOutIdx_to_int_fu_1916_p1;
wire   [7:0] tmp_6_fu_1920_p4;
wire   [22:0] tmp_9_fu_1930_p1;
wire   [0:0] notrhs_fu_1940_p2;
wire   [0:0] notlhs_fu_1934_p2;
wire   [0:0] tmp_s_fu_1946_p2;
wire   [0:0] grp_fu_1474_p2;
wire   [0:0] tmp_13_fu_1952_p2;
wire   [7:0] f_1_cast1_fu_1988_p1;
wire   [7:0] tmp_5_fu_2004_p2;
wire   [4:0] k_8_fu_2036_p3;
wire   [4:0] tmp_19_fu_2044_p2;
wire   [4:0] tmp_21_fu_2054_p0;
wire   [4:0] b_k_5_fu_2076_p3;
wire   [7:0] p_shl18_fu_2104_p4;
wire   [5:0] p_shl19_fu_2118_p4;
wire   [8:0] p_shl18_cast_fu_2114_p1;
wire   [8:0] p_shl19_cast_fu_2128_p1;
wire   [8:0] tmp_40_fu_2132_p2;
wire   [8:0] tmp_44_fu_2138_p2;
wire  signed [13:0] tmp_44_cast_fu_2143_p1;
wire  signed [31:0] tmp_45_cast_fu_2152_p1;
wire  signed [31:0] tmp_55_cast_fu_2166_p1;
wire   [31:0] maxval_0_3_to_int_fu_2175_p1;
wire   [31:0] maxval_1_3_to_int_fu_2193_p1;
wire   [7:0] tmp_34_fu_2179_p4;
wire   [22:0] tmp_35_fu_2189_p1;
wire   [0:0] notrhs1_fu_2217_p2;
wire   [0:0] notlhs1_fu_2211_p2;
wire   [7:0] tmp_36_fu_2197_p4;
wire   [22:0] tmp_37_fu_2207_p1;
wire   [0:0] notrhs2_fu_2235_p2;
wire   [0:0] notlhs2_fu_2229_p2;
wire   [0:0] tmp_38_fu_2223_p2;
wire   [0:0] tmp_39_fu_2241_p2;
wire   [0:0] tmp_41_fu_2247_p2;
wire   [6:0] p_shl22_fu_2259_p3;
wire   [7:0] p_shl22_cast_fu_2267_p1;
wire   [7:0] tmp_47_fu_2271_p2;
wire   [22:0] tmp_56_fu_2296_p1;
wire   [24:0] tmp_161_i_i_i_fu_2299_p4;
wire   [7:0] loc_V_fu_2287_p4;
wire   [8:0] tmp_i_i_i_i_cast_fu_2313_p1;
wire   [8:0] sh_assign_fu_2317_p2;
wire   [7:0] tmp_162_i_i_i_fu_2331_p2;
wire   [0:0] tmp_58_fu_2323_p3;
wire  signed [8:0] tmp_162_i_i_i_cast_fu_2337_p1;
wire  signed [8:0] sh_assign_1_fu_2341_p3;
wire  signed [31:0] sh_assign_1_cast_fu_2349_p1;
wire  signed [24:0] sh_assign_1_cast_cas_fu_2353_p1;
wire   [78:0] tmp_161_i_i_i_cast1_fu_2309_p1;
wire   [78:0] tmp_163_i_i_i_fu_2357_p1;
wire   [24:0] tmp_164_i_i_i_fu_2361_p2;
wire   [0:0] tmp_59_fu_2373_p3;
wire   [78:0] tmp_165_i_i_i_fu_2367_p2;
wire   [31:0] tmp_64_fu_2381_p1;
wire   [31:0] tmp_65_fu_2385_p4;
wire   [31:0] p_Val2_2_fu_2395_p3;
wire   [0:0] tmp_50_fu_2280_p3;
wire   [31:0] p_Val2_6_i_i_i_fu_2403_p2;
wire  signed [31:0] p_Val2_6_fu_2409_p3;
wire   [31:0] tmp_60_fu_2417_p2;
wire  signed [31:0] tmp_58_cast_fu_2276_p1;
wire   [31:0] tmp7_fu_2423_p2;
wire   [31:0] tmp_62_fu_2429_p2;
wire   [0:0] tmp_43_fu_2253_p2;
wire   [31:0] b_maxval_to_int_fu_2448_p1;
wire   [31:0] b_maxval_1_to_int_fu_2466_p1;
wire   [7:0] tmp_55_fu_2452_p4;
wire   [22:0] tmp_67_fu_2462_p1;
wire   [0:0] notrhs3_fu_2490_p2;
wire   [0:0] notlhs3_fu_2484_p2;
wire   [7:0] tmp_57_fu_2470_p4;
wire   [22:0] tmp_71_fu_2480_p1;
wire   [0:0] notrhs4_fu_2508_p2;
wire   [0:0] notlhs4_fu_2502_p2;
wire   [0:0] tmp_61_fu_2496_p2;
wire   [0:0] tmp_66_fu_2514_p2;
wire   [0:0] tmp_68_fu_2520_p2;
wire   [0:0] tmp_73_fu_2526_p2;
wire   [13:0] b_maxval_6_fu_2532_p3;
wire  signed [31:0] b_maxval_6_cast1_fu_2538_p1;
wire   [8:0] p_shl10_fu_2612_p3;
wire   [10:0] p_shl10_cast_fu_2620_p1;
wire   [10:0] p_shl9_fu_2604_p3;
wire   [3:0] k_2_cast_fu_2642_p1;
wire   [3:0] tmp_74_fu_2658_p2;
wire   [3:0] tmp_75_fu_2668_p0;
wire   [7:0] p_shl15_fu_2674_p3;
wire   [3:0] p_shl16_fu_2690_p3;
wire   [8:0] p_shl15_cast_fu_2686_p1;
wire   [8:0] p_shl16_cast_fu_2698_p1;
wire   [11:0] p_shl17_fu_2708_p3;
wire   [12:0] p_shl17_cast_fu_2716_p1;
wire   [12:0] p_shl15_cast1_fu_2682_p1;
wire   [3:0] colOutIdx_3_cast_fu_2726_p1;
wire   [3:0] tmp_86_fu_2742_p2;
wire   [6:0] p_shl26_fu_2748_p3;
wire   [4:0] p_shl27_fu_2760_p3;
wire   [7:0] p_shl26_cast_fu_2756_p1;
wire   [7:0] p_shl27_cast_fu_2768_p1;
wire   [5:0] p_shl28_fu_2778_p3;
wire   [3:0] p_shl29_fu_2790_p3;
wire   [6:0] p_shl28_cast_fu_2786_p1;
wire   [6:0] p_shl29_cast_fu_2798_p1;
wire   [9:0] p_shl30_fu_2808_p3;
wire   [7:0] p_shl31_fu_2820_p3;
wire   [10:0] p_shl30_cast_fu_2816_p1;
wire   [10:0] p_shl31_cast_fu_2828_p1;
wire   [7:0] b_k_1_cast_fu_2838_p1;
wire   [7:0] tmp9_fu_2858_p2;
wire  signed [11:0] tmp9_cast_fu_2863_p1;
wire   [11:0] tmp_98_fu_2867_p2;
wire  signed [31:0] tmp_98_cast_fu_2872_p1;
wire   [6:0] b_k_1_cast1_fu_2842_p1;
wire   [6:0] tmp10_fu_2881_p2;
wire  signed [8:0] tmp10_cast_fu_2886_p1;
wire   [6:0] tmp_103_fu_2895_p3;
wire   [7:0] tmp_113_fu_2907_p4;
wire   [10:0] tmp_103_cast_fu_2903_p1;
wire   [10:0] tmp12_fu_2924_p2;
wire  signed [12:0] tmp12_cast_fu_2929_p1;
wire   [12:0] tmp11_fu_2916_p3;
wire   [12:0] tmp_106_fu_2933_p2;
wire  signed [31:0] tmp_106_cast_fu_2939_p1;
wire  signed [31:0] tmp_101_cast_fu_2948_p1;
wire   [7:0] tmp_78_fu_2973_p3;
wire   [7:0] tmp14_fu_2981_p2;
wire   [10:0] tmp14_cast_fu_2986_p1;
wire   [10:0] tmp_80_fu_2990_p2;
wire   [8:0] p_shl4_fu_3020_p3;
wire   [10:0] p_shl4_cast_fu_3028_p1;
wire   [10:0] p_shl3_fu_3012_p3;
wire   [7:0] b_k_2_cast_fu_3058_p1;
wire   [7:0] tmp16_fu_3074_p2;
wire   [10:0] tmp16_cast_fu_3079_p1;
wire   [10:0] tmp_69_fu_3083_p2;
wire   [31:0] rowOutIdx_7_to_int_fu_3093_p1;
wire   [7:0] tmp_82_fu_3097_p4;
wire   [22:0] tmp_83_fu_3107_p1;
wire   [0:0] notrhs5_fu_3117_p2;
wire   [0:0] notlhs5_fu_3111_p2;
wire   [0:0] tmp_85_fu_3123_p2;
wire   [0:0] tmp_94_fu_3129_p2;
wire   [8:0] p_shl23_fu_3211_p3;
wire   [3:0] k_12_fu_3203_p3;
wire   [3:0] tmp_84_fu_3223_p2;
wire   [10:0] p_shl34_fu_3229_p3;
wire   [8:0] p_shl35_fu_3241_p3;
wire   [7:0] tmp_116_fu_3285_p4;
wire   [7:0] tmp_120_fu_3295_p2;
wire   [10:0] tmp17_fu_3304_p3;
wire   [11:0] tmp_120_cast_fu_3300_p1;
wire   [11:0] tmp18_fu_3322_p2;
wire   [31:0] maxval_0_8_to_int_fu_3337_p1;
wire   [31:0] maxval_1_8_to_int_fu_3355_p1;
wire   [7:0] tmp_119_fu_3341_p4;
wire   [22:0] tmp_129_fu_3351_p1;
wire   [0:0] notrhs7_fu_3379_p2;
wire   [0:0] notlhs7_fu_3373_p2;
wire   [7:0] tmp_133_fu_3359_p4;
wire   [22:0] tmp_134_fu_3369_p1;
wire   [0:0] notrhs8_fu_3397_p2;
wire   [0:0] notlhs8_fu_3391_p2;
wire   [0:0] tmp_136_fu_3385_p2;
wire   [0:0] tmp_137_fu_3403_p2;
wire   [0:0] tmp_138_fu_3409_p2;
wire   [6:0] tmp_135_fu_3421_p3;
wire   [22:0] tmp_144_fu_3449_p1;
wire   [24:0] tmp_161_i_i_i2_fu_3452_p4;
wire   [7:0] loc_V_2_fu_3440_p4;
wire   [8:0] tmp_i_i_i_i2_cast_fu_3466_p1;
wire   [8:0] sh_assign_4_fu_3470_p2;
wire   [7:0] tmp_162_i_i_i2_fu_3484_p2;
wire   [0:0] tmp_150_fu_3476_p3;
wire  signed [8:0] tmp_162_i_i_i2_cast_fu_3490_p1;
wire  signed [8:0] sh_assign_5_fu_3494_p3;
wire  signed [31:0] sh_assign_5_cast_fu_3502_p1;
wire  signed [24:0] sh_assign_5_cast_cas_fu_3506_p1;
wire   [78:0] tmp_161_i_i_i2_cast1_fu_3462_p1;
wire   [78:0] tmp_163_i_i_i2_fu_3510_p1;
wire   [24:0] tmp_164_i_i_i2_fu_3514_p2;
wire   [0:0] tmp_154_fu_3526_p3;
wire   [78:0] tmp_165_i_i_i2_fu_3520_p2;
wire   [31:0] tmp_145_fu_3534_p1;
wire   [31:0] tmp_146_fu_3538_p4;
wire   [31:0] p_Val2_9_fu_3548_p3;
wire   [0:0] tmp_143_fu_3433_p3;
wire   [31:0] p_Val2_6_i_i_i2_fu_3556_p2;
wire   [31:0] p_Val2_1_fu_3562_p3;
wire   [31:0] tmp_158_fu_3576_p2;
wire   [31:0] tmp_156_fu_3570_p2;
wire   [7:0] tmp_135_cast_fu_3429_p1;
wire   [7:0] tmp20_fu_3588_p2;
wire   [31:0] tmp19_fu_3582_p2;
wire  signed [31:0] tmp20_cast_fu_3593_p1;
wire   [31:0] tmp_139_fu_3597_p2;
wire   [0:0] tmp_142_fu_3415_p2;
wire   [31:0] b_maxval_3_to_int_fu_3620_p1;
wire   [31:0] b_maxval_4_to_int_fu_3638_p1;
wire   [7:0] tmp_155_fu_3624_p4;
wire   [22:0] tmp_166_fu_3634_p1;
wire   [0:0] notrhs9_fu_3662_p2;
wire   [0:0] notlhs9_fu_3656_p2;
wire   [7:0] tmp_157_fu_3642_p4;
wire   [22:0] tmp_167_fu_3652_p1;
wire   [0:0] notrhs10_fu_3680_p2;
wire   [0:0] notlhs10_fu_3674_p2;
wire   [0:0] tmp_159_fu_3668_p2;
wire   [0:0] tmp_160_fu_3686_p2;
wire   [0:0] tmp_161_fu_3692_p2;
wire   [0:0] tmp_163_fu_3698_p2;
wire   [11:0] tmp_122_cast_cast_fu_3617_p1;
wire   [11:0] b_maxval_7_fu_3704_p3;
wire   [6:0] p_shl14_fu_3778_p3;
wire   [8:0] p_shl13_fu_3770_p3;
wire   [8:0] p_shl14_cast_fu_3786_p1;
wire   [13:0] p_shl24_fu_3816_p3;
wire   [9:0] p_shl25_fu_3828_p3;
wire   [14:0] p_shl24_cast_fu_3824_p1;
wire   [14:0] p_shl25_cast_fu_3836_p1;
wire   [6:0] b_k_3_cast_fu_3846_p1;
wire   [6:0] tmp24_fu_3862_p2;
wire   [8:0] tmp24_cast_fu_3867_p1;
wire   [8:0] tmp_147_fu_3871_p2;
wire   [3:0] tmp_168_fu_3881_p1;
wire   [10:0] p_shl32_fu_3885_p3;
wire   [6:0] p_shl33_fu_3897_p3;
wire   [11:0] p_shl32_cast_fu_3893_p1;
wire   [11:0] p_shl33_cast_fu_3905_p1;
wire   [11:0] tmp_149_fu_3909_p2;
wire   [8:0] tmp_164_fu_3919_p4;
wire   [15:0] tmp25_fu_3929_p3;
wire  signed [14:0] tmp_149_cast_fu_3915_p1;
wire   [14:0] tmp26_fu_3941_p2;
wire  signed [16:0] tmp26_cast_fu_3946_p1;
wire   [16:0] tmp25_cast_fu_3937_p1;
wire   [16:0] tmp_151_fu_3950_p2;
wire  signed [31:0] tmp_151_cast_fu_3956_p1;
wire   [31:0] rowOutIdx_8_to_int_fu_4004_p1;
wire   [7:0] tmp_97_fu_4008_p4;
wire   [22:0] tmp_100_fu_4018_p1;
wire   [0:0] notrhs6_fu_4028_p2;
wire   [0:0] notlhs6_fu_4022_p2;
wire   [0:0] tmp_104_fu_4034_p2;
wire   [0:0] tmp_110_fu_4040_p2;
wire   [13:0] p_shl20_fu_4071_p3;
wire   [9:0] p_shl21_fu_4083_p3;
wire   [14:0] p_shl20_cast_fu_4079_p1;
wire   [14:0] p_shl21_cast_fu_4091_p1;
wire   [14:0] colOutIdx_7_cast_fu_4101_p1;
wire   [14:0] tmp_115_fu_4122_p2;
wire  signed [31:0] tmp_115_cast_fu_4127_p1;
wire   [9:0] colOutIdx_8_cast_fu_4158_p1;
wire   [9:0] tmp_126_fu_4179_p2;
reg   [72:0] ap_NS_fsm;
wire   [13:0] tmp_21_fu_2054_p00;
wire   [11:0] tmp_75_fu_2668_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 73'd1;
#0 grp_c_sum_fu_1398_ap_start_reg = 1'b0;
#0 grp_f_sum_fu_1404_ap_start_reg = 1'b0;
#0 grp_d_sum_fu_1410_ap_start_reg = 1'b0;
#0 grp_g_sum_fu_1416_ap_start_reg = 1'b0;
#0 grp_sum_fu_1422_ap_start_reg = 1'b0;
end

lenetSynthMatlab_cud #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
biasConv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biasConv1_address0),
    .ce0(biasConv1_ce0),
    .q0(biasConv1_q0)
);

lenetSynthMatlab_dEe #(
    .DataWidth( 32 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
weightsConv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weightsConv1_address0),
    .ce0(weightsConv1_ce0),
    .q0(weightsConv1_q0)
);

lenetSynthMatlab_eOg #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
biasConv2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biasConv2_address0),
    .ce0(biasConv2_ce0),
    .q0(biasConv2_q0)
);

lenetSynthMatlab_fYi #(
    .DataWidth( 32 ),
    .AddressRange( 2400 ),
    .AddressWidth( 12 ))
weightsConv2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weightsConv2_address0),
    .ce0(weightsConv2_ce0),
    .q0(weightsConv2_q0)
);

lenetSynthMatlab_g8j #(
    .DataWidth( 32 ),
    .AddressRange( 48000 ),
    .AddressWidth( 16 ))
weightsFC1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weightsFC1_address0),
    .ce0(weightsFC1_ce0),
    .q0(weightsFC1_q0)
);

lenetSynthMatlab_hbi #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
biasFC1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biasFC1_address0),
    .ce0(biasFC1_ce0),
    .q0(biasFC1_q0)
);

lenetSynthMatlab_ibs #(
    .DataWidth( 32 ),
    .AddressRange( 10080 ),
    .AddressWidth( 14 ))
weightsFC2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weightsFC2_address0),
    .ce0(weightsFC2_ce0),
    .q0(weightsFC2_q0)
);

lenetSynthMatlab_jbC #(
    .DataWidth( 32 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
biasFC2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biasFC2_address0),
    .ce0(biasFC2_ce0),
    .q0(biasFC2_q0)
);

lenetSynthMatlab_kbM #(
    .DataWidth( 32 ),
    .AddressRange( 840 ),
    .AddressWidth( 10 ))
weightsFC3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(weightsFC3_address0),
    .ce0(weightsFC3_ce0),
    .q0(weightsFC3_q0)
);

lenetSynthMatlab_lbW #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
biasFC3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(biasFC3_address0),
    .ce0(biasFC3_ce0),
    .q0(biasFC3_q0)
);

lenetSynthMatlab_mb6 #(
    .DataWidth( 32 ),
    .AddressRange( 1176 ),
    .AddressWidth( 11 ))
pool1ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pool1ActivationMap_address0),
    .ce0(pool1ActivationMap_ce0),
    .we0(pool1ActivationMap_we0),
    .d0(pool1ActivationMap_d0),
    .q0(pool1ActivationMap_q0)
);

lenetSynthMatlab_ncg #(
    .DataWidth( 32 ),
    .AddressRange( 4704 ),
    .AddressWidth( 13 ))
conv1ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1ActivationMap_address0),
    .ce0(conv1ActivationMap_ce0),
    .we0(conv1ActivationMap_we0),
    .d0(grp_fu_1428_p2),
    .q0(conv1ActivationMap_q0)
);

lenetSynthMatlab_ocq #(
    .DataWidth( 32 ),
    .AddressRange( 4704 ),
    .AddressWidth( 13 ))
relu1ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(relu1ActivationMap_address0),
    .ce0(relu1ActivationMap_ce0),
    .we0(relu1ActivationMap_we0),
    .d0(relu1ActivationMap_d0),
    .q0(relu1ActivationMap_q0),
    .address1(relu1ActivationMap_address1),
    .ce1(relu1ActivationMap_ce1),
    .q1(relu1ActivationMap_q1)
);

lenetSynthMatlab_pcA #(
    .DataWidth( 32 ),
    .AddressRange( 25 ),
    .AddressWidth( 5 ))
fv10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv10_address0),
    .ce0(fv10_ce0),
    .we0(fv10_we0),
    .d0(grp_fu_1453_p2),
    .q0(fv10_q0)
);

lenetSynthMatlab_qcK #(
    .DataWidth( 32 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
fv11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv11_address0),
    .ce0(fv11_ce0),
    .we0(fv11_we0),
    .d0(grp_sum_fu_1422_y_d0),
    .q0(fv11_q0)
);

lenetSynthMatlab_rcU #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
pool2ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(pool2ActivationMap_address0),
    .ce0(pool2ActivationMap_ce0),
    .we0(pool2ActivationMap_we0),
    .d0(pool2ActivationMap_d0),
    .q0(pool2ActivationMap_q0)
);

lenetSynthMatlab_sc4 #(
    .DataWidth( 32 ),
    .AddressRange( 1600 ),
    .AddressWidth( 11 ))
conv2ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv2ActivationMap_address0),
    .ce0(conv2ActivationMap_ce0),
    .we0(conv2ActivationMap_we0),
    .d0(grp_fu_1428_p2),
    .q0(conv2ActivationMap_q0)
);

lenetSynthMatlab_tde #(
    .DataWidth( 32 ),
    .AddressRange( 1600 ),
    .AddressWidth( 11 ))
relu2ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(relu2ActivationMap_address0),
    .ce0(relu2ActivationMap_ce0),
    .we0(relu2ActivationMap_we0),
    .d0(relu2ActivationMap_d0),
    .q0(relu2ActivationMap_q0),
    .address1(relu2ActivationMap_address1),
    .ce1(relu2ActivationMap_ce1),
    .q1(relu2ActivationMap_q1)
);

lenetSynthMatlab_udo #(
    .DataWidth( 32 ),
    .AddressRange( 150 ),
    .AddressWidth( 8 ))
fv12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv12_address0),
    .ce0(fv12_ce0),
    .we0(fv12_we0),
    .d0(grp_fu_1453_p2),
    .q0(fv12_q0)
);

lenetSynthMatlab_vdy #(
    .DataWidth( 32 ),
    .AddressRange( 30 ),
    .AddressWidth( 5 ))
fv13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv13_address0),
    .ce0(fv13_ce0),
    .we0(fv13_we0),
    .d0(grp_c_sum_fu_1398_y_d0),
    .q0(fv13_q0)
);

lenetSynthMatlab_wdI #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
fv14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv14_address0),
    .ce0(fv14_ce0),
    .we0(fv14_we0),
    .d0(grp_d_sum_fu_1410_y_d0),
    .q0(fv14_q0)
);

lenetSynthMatlab_rcU #(
    .DataWidth( 32 ),
    .AddressRange( 400 ),
    .AddressWidth( 9 ))
b_pool2ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_pool2ActivationMap_address0),
    .ce0(b_pool2ActivationMap_ce0),
    .we0(b_pool2ActivationMap_we0),
    .d0(grp_fu_1453_p2),
    .q0(b_pool2ActivationMap_q0)
);

lenetSynthMatlab_yd2 #(
    .DataWidth( 32 ),
    .AddressRange( 80 ),
    .AddressWidth( 7 ))
fv15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv15_address0),
    .ce0(fv15_ce0),
    .we0(fv15_we0),
    .d0(grp_f_sum_fu_1404_y_d0),
    .q0(fv15_q0)
);

lenetSynthMatlab_zec #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
fc1ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fc1ActivationMap_address0),
    .ce0(fc1ActivationMap_ce0),
    .we0(fc1ActivationMap_we0),
    .d0(grp_fu_1428_p2),
    .q0(fc1ActivationMap_q0)
);

lenetSynthMatlab_Aem #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
fv16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(fv16_address0),
    .ce0(fv16_ce0),
    .we0(fv16_we0),
    .d0(grp_g_sum_fu_1416_y_d0),
    .q0(fv16_q0)
);

lenetSynthMatlab_zec #(
    .DataWidth( 32 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
relu3ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(relu3ActivationMap_address0),
    .ce0(relu3ActivationMap_ce0),
    .we0(relu3ActivationMap_we0),
    .d0(relu3ActivationMap_d0),
    .q0(relu3ActivationMap_q0)
);

lenetSynthMatlab_CeG #(
    .DataWidth( 32 ),
    .AddressRange( 84 ),
    .AddressWidth( 7 ))
d_relu3ActivationMap_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(d_relu3ActivationMap_address0),
    .ce0(d_relu3ActivationMap_ce0),
    .we0(d_relu3ActivationMap_we0),
    .d0(grp_fu_1428_p2),
    .q0(d_relu3ActivationMap_q0)
);

c_sum grp_c_sum_fu_1398(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_c_sum_fu_1398_ap_start),
    .ap_done(grp_c_sum_fu_1398_ap_done),
    .ap_idle(grp_c_sum_fu_1398_ap_idle),
    .ap_ready(grp_c_sum_fu_1398_ap_ready),
    .x_address0(grp_c_sum_fu_1398_x_address0),
    .x_ce0(grp_c_sum_fu_1398_x_ce0),
    .x_q0(fv12_q0),
    .y_address0(grp_c_sum_fu_1398_y_address0),
    .y_ce0(grp_c_sum_fu_1398_y_ce0),
    .y_we0(grp_c_sum_fu_1398_y_we0),
    .y_d0(grp_c_sum_fu_1398_y_d0),
    .y_q0(fv13_q0)
);

f_sum grp_f_sum_fu_1404(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_f_sum_fu_1404_ap_start),
    .ap_done(grp_f_sum_fu_1404_ap_done),
    .ap_idle(grp_f_sum_fu_1404_ap_idle),
    .ap_ready(grp_f_sum_fu_1404_ap_ready),
    .x_address0(grp_f_sum_fu_1404_x_address0),
    .x_ce0(grp_f_sum_fu_1404_x_ce0),
    .x_q0(b_pool2ActivationMap_q0),
    .y_address0(grp_f_sum_fu_1404_y_address0),
    .y_ce0(grp_f_sum_fu_1404_y_ce0),
    .y_we0(grp_f_sum_fu_1404_y_we0),
    .y_d0(grp_f_sum_fu_1404_y_d0),
    .y_q0(fv15_q0)
);

d_sum grp_d_sum_fu_1410(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_d_sum_fu_1410_ap_start),
    .ap_done(grp_d_sum_fu_1410_ap_done),
    .ap_idle(grp_d_sum_fu_1410_ap_idle),
    .ap_ready(grp_d_sum_fu_1410_ap_ready),
    .x_address0(grp_d_sum_fu_1410_x_address0),
    .x_ce0(grp_d_sum_fu_1410_x_ce0),
    .x_q0(fv13_q0),
    .y_address0(grp_d_sum_fu_1410_y_address0),
    .y_ce0(grp_d_sum_fu_1410_y_ce0),
    .y_we0(grp_d_sum_fu_1410_y_we0),
    .y_d0(grp_d_sum_fu_1410_y_d0),
    .y_q0(fv14_q0)
);

g_sum grp_g_sum_fu_1416(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_g_sum_fu_1416_ap_start),
    .ap_done(grp_g_sum_fu_1416_ap_done),
    .ap_idle(grp_g_sum_fu_1416_ap_idle),
    .ap_ready(grp_g_sum_fu_1416_ap_ready),
    .x_address0(grp_g_sum_fu_1416_x_address0),
    .x_ce0(grp_g_sum_fu_1416_x_ce0),
    .x_q0(fv15_q0),
    .y_address0(grp_g_sum_fu_1416_y_address0),
    .y_ce0(grp_g_sum_fu_1416_y_ce0),
    .y_we0(grp_g_sum_fu_1416_y_we0),
    .y_d0(grp_g_sum_fu_1416_y_d0),
    .y_q0(fv16_q0)
);

sum grp_sum_fu_1422(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sum_fu_1422_ap_start),
    .ap_done(grp_sum_fu_1422_ap_done),
    .ap_idle(grp_sum_fu_1422_ap_idle),
    .ap_ready(grp_sum_fu_1422_ap_ready),
    .x_address0(grp_sum_fu_1422_x_address0),
    .x_ce0(grp_sum_fu_1422_x_ce0),
    .x_q0(fv10_q0),
    .y_address0(grp_sum_fu_1422_y_address0),
    .y_ce0(grp_sum_fu_1422_y_ce0),
    .y_we0(grp_sum_fu_1422_y_we0),
    .y_d0(grp_sum_fu_1422_y_d0),
    .y_q0(fv11_q0)
);

lenetSynthMatlab_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenetSynthMatlab_bkb_U17(
    .din0(grp_fu_1428_p0),
    .din1(grp_fu_1428_p1),
    .dout(grp_fu_1428_p2)
);

lenetSynthMatlab_DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenetSynthMatlab_DeQ_U18(
    .din0(grp_fu_1453_p0),
    .din1(grp_fu_1453_p1),
    .dout(grp_fu_1453_p2)
);

lenetSynthMatlab_Ee0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
lenetSynthMatlab_Ee0_U19(
    .din0(tmp_30_fu_1470_p0),
    .dout(tmp_30_fu_1470_p1)
);

lenetSynthMatlab_Ffa #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
lenetSynthMatlab_Ffa_U20(
    .din0(grp_fu_1474_p0),
    .din1(grp_fu_1474_p1),
    .opcode(5'd4),
    .dout(grp_fu_1474_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_c_sum_fu_1398_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state29) & (exitcond18_fu_2646_p2 == 1'd1))) begin
            grp_c_sum_fu_1398_ap_start_reg <= 1'b1;
        end else if ((grp_c_sum_fu_1398_ap_ready == 1'b1)) begin
            grp_c_sum_fu_1398_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_d_sum_fu_1410_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_d_sum_fu_1410_ap_start_reg <= 1'b1;
        end else if ((grp_d_sum_fu_1410_ap_ready == 1'b1)) begin
            grp_d_sum_fu_1410_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_f_sum_fu_1404_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state52) & (exitcond7_fu_3758_p2 == 1'd1))) begin
            grp_f_sum_fu_1404_ap_start_reg <= 1'b1;
        end else if ((grp_f_sum_fu_1404_ap_ready == 1'b1)) begin
            grp_f_sum_fu_1404_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_g_sum_fu_1416_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state57)) begin
            grp_g_sum_fu_1416_ap_start_reg <= 1'b1;
        end else if ((grp_g_sum_fu_1416_ap_ready == 1'b1)) begin
            grp_g_sum_fu_1416_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sum_fu_1422_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (exitcond30_fu_1580_p2 == 1'd1))) begin
            grp_sum_fu_1422_ap_start_reg <= 1'b1;
        end else if ((grp_sum_fu_1422_ap_ready == 1'b1)) begin
            grp_sum_fu_1422_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond17_fu_2730_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        b_k_1_reg_1095 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        b_k_1_reg_1095 <= b_k_8_reg_4600;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond14_fu_3038_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        b_k_2_reg_1149 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        b_k_2_reg_1149 <= b_k_6_reg_4667;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond6_fu_3796_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        b_k_3_reg_1275 <= 5'd0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        b_k_3_reg_1275 <= b_k_7_reg_4851;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond27_fu_1835_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        b_k_reg_947 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        b_k_reg_947 <= b_k_4_reg_4357;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) & (exitcond22_fu_2092_p2 == 1'd1))) begin
        c_1_reg_1014 <= colOutIdx_15_reg_4458;
    end else if (((exitcond24_fu_2024_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        c_1_reg_1014 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond20_fu_2592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        c_2_reg_1061 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state38) & (exitcond_i1_fu_2956_p2 == 1'd1))) begin
        c_2_reg_1061 <= c_5_reg_4546;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (exitcond9_fu_3269_p2 == 1'd1))) begin
        c_3_reg_1206 <= colOutIdx_16_reg_4760;
    end else if (((exitcond11_fu_3191_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        c_3_reg_1206 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond32_fu_1548_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c_reg_859 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (exitcond_i_fu_1743_p2 == 1'd1))) begin
        c_reg_859 <= c_4_reg_4249;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond30_fu_1580_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        colOutIdx1_reg_882 <= 3'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        colOutIdx1_reg_882 <= colOutIdx_2_reg_4285;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond28_fu_1823_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        colOutIdx_1_reg_936 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state16) & (exitcond26_fu_1881_p2 == 1'd1))) begin
        colOutIdx_1_reg_936 <= colOutIdx_reg_4344;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (exitcond16_fu_2846_p2 == 1'd1))) begin
        colOutIdx_3_reg_1084 <= colOutIdx_10_reg_4577;
    end else if (((exitcond18_fu_2646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        colOutIdx_3_reg_1084 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (exitcond13_fu_3062_p2 == 1'd1))) begin
        colOutIdx_4_reg_1138 <= colOutIdx_5_reg_4654;
    end else if (((exitcond15_fu_3000_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        colOutIdx_4_reg_1138 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) & (exitcond5_fu_3850_p2 == 1'd1))) begin
        colOutIdx_6_reg_1264 <= colOutIdx_9_reg_4833;
    end else if (((exitcond7_fu_3758_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        colOutIdx_6_reg_1264 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        colOutIdx_7_reg_1341 <= colOutIdx_13_reg_4939;
    end else if (((exitcond3_fu_4055_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state66))) begin
        colOutIdx_7_reg_1341 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        colOutIdx_8_reg_1387 <= colOutIdx_14_reg_4981;
    end else if (((exitcond1_fu_4142_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state70))) begin
        colOutIdx_8_reg_1387 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (exitcond24_fu_2024_p2 == 1'd1))) begin
        f_1_reg_969 <= f_6_reg_4410;
    end else if (((1'b1 == ap_CS_fsm_state18) & (tmp_3_fu_1978_p2 == 1'd1))) begin
        f_1_reg_969 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) & (exitcond20_fu_2592_p2 == 1'd1))) begin
        f_2_reg_1037 <= f_7_reg_4515;
    end else if (((1'b1 == ap_CS_fsm_state19) & (exitcond25_fu_1992_p2 == 1'd1))) begin
        f_2_reg_1037 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (exitcond11_fu_3191_p2 == 1'd1))) begin
        f_3_reg_1171 <= f_8_reg_4712;
    end else if (((1'b1 == ap_CS_fsm_state44) & (tmp_20_fu_3155_p2 == 1'd1))) begin
        f_3_reg_1171 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (exitcond12_fu_3173_p2 == 1'd1))) begin
        f_4_reg_1229 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        f_4_reg_1229 <= f_9_reg_4807;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond32_fu_1548_p2 == 1'd1))) begin
        f_reg_825 <= f_5_reg_4208;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        f_reg_825 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state40) & (exitcond15_fu_3000_p2 == 1'd1))) begin
        invdar1_reg_1160 <= 9'd0;
    end else if (((tmp_20_fu_3155_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state44))) begin
        invdar1_reg_1160 <= indvarinc1_fu_3144_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (exitcond28_fu_1823_p2 == 1'd1))) begin
        invdar_reg_958 <= 11'd0;
    end else if (((tmp_3_fu_1978_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
        invdar_reg_958 <= indvarinc_fu_1967_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond10_fu_3257_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        j_1_reg_1218 <= 2'd0;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        j_1_reg_1218 <= j_3_reg_4768;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        j_reg_1026 <= j_2_reg_4477;
    end else if (((1'b1 == ap_CS_fsm_state21) & (exitcond23_fu_2064_p2 == 1'd0))) begin
        j_reg_1026 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond31_fu_1564_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        k4_reg_871 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (exitcond29_fu_1640_p2 == 1'd1))) begin
        k4_reg_871 <= k_9_reg_4262;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond33_fu_1521_p2 == 1'd1))) begin
        k_1_reg_914 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) & (exitcond27_fu_1835_p2 == 1'd1))) begin
        k_1_reg_914 <= k_reg_4336;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond19_fu_2630_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state28))) begin
        k_2_reg_1073 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state30) & (exitcond17_fu_2730_p2 == 1'd1))) begin
        k_2_reg_1073 <= k_14_reg_4554;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (exitcond21_fu_2575_p2 == 1'd1))) begin
        k_3_reg_1127 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (exitcond14_fu_3038_p2 == 1'd1))) begin
        k_3_reg_1127 <= k_11_reg_4641;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_3740_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        k_4_reg_1241 <= 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state53) & (exitcond6_fu_3796_p2 == 1'd1))) begin
        k_4_reg_1241 <= k_13_reg_4820;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) & (exitcond8_fu_3740_p2 == 1'd1))) begin
        k_5_reg_1307 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        k_5_reg_1307 <= k_21_reg_4902;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state64) & (exitcond4_fu_3987_p2 == 1'd1))) begin
        k_6_reg_1318 <= 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        k_6_reg_1318 <= k_22_reg_4920;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (exitcond3_fu_4055_p2 == 1'd1))) begin
        k_7_reg_1352 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        k_7_reg_1352 <= k_16_reg_4967;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        k_i1_reg_1116 <= k_20_reg_4628;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        k_i1_reg_1116 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        k_i2_reg_1296 <= k_15_reg_4879;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        k_i2_reg_1296 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        k_i_reg_903 <= k_10_reg_4313;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        k_i_reg_903 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        maxval_1_6_fu_344 <= maxval_1_5_fu_3723_p3;
    end else if (((1'b1 == ap_CS_fsm_state44) & (tmp_20_fu_3155_p2 == 1'd1))) begin
        maxval_1_6_fu_344 <= maxval_1_load_reg_4392;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        maxval_1_7_fu_348 <= maxval_1_4_fu_3716_p3;
    end else if (((1'b1 == ap_CS_fsm_state44) & (tmp_20_fu_3155_p2 == 1'd1))) begin
        maxval_1_7_fu_348 <= maxval_1_3_load_reg_4397;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (exitcond33_fu_1521_p2 == 1'd1))) begin
        phi_mul2_reg_925 <= 13'd0;
    end else if (((1'b1 == ap_CS_fsm_state15) & (exitcond27_fu_1835_p2 == 1'd1))) begin
        phi_mul2_reg_925 <= next_mul3_reg_4328;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (exitcond23_fu_2064_p2 == 1'd1))) begin
        phi_mul4_reg_1003 <= next_mul5_reg_4430;
    end else if (((exitcond25_fu_1992_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        phi_mul4_reg_1003 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond8_fu_3740_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        phi_mul6_reg_1252 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state53) & (exitcond6_fu_3796_p2 == 1'd1))) begin
        phi_mul6_reg_1252 <= next_mul7_reg_4812;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (exitcond3_fu_4055_p2 == 1'd1))) begin
        phi_mul8_reg_1363 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        phi_mul8_reg_1363 <= next_mul9_reg_4959;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (exitcond31_fu_1564_p2 == 1'd1))) begin
        phi_mul_reg_848 <= next_mul_reg_4228;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        phi_mul_reg_848 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (exitcond23_fu_2064_p2 == 1'd1))) begin
        r_1_reg_992 <= r_5_reg_4438;
    end else if (((exitcond25_fu_1992_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        r_1_reg_992 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) & (exitcond19_fu_2630_p2 == 1'd1))) begin
        r_2_reg_1049 <= r_6_reg_4533;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        r_2_reg_1049 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (exitcond10_fu_3257_p2 == 1'd1))) begin
        r_3_reg_1194 <= r_7_reg_4730;
    end else if (((exitcond12_fu_3173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        r_3_reg_1194 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (exitcond31_fu_1564_p2 == 1'd1))) begin
        r_reg_836 <= r_4_reg_4236;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        r_reg_836 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        tmp_111_reg_1375 <= grp_fu_1428_p2;
    end else if (((exitcond1_fu_4142_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state70))) begin
        tmp_111_reg_1375 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        tmp_95_reg_1329 <= grp_fu_1428_p2;
    end else if (((exitcond3_fu_4055_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state66))) begin
        tmp_95_reg_1329 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (exitcond10_fu_3257_p2 == 1'd1))) begin
        x_assign_5_reg_1182 <= grp_fu_1428_p2;
    end else if (((exitcond12_fu_3173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        x_assign_5_reg_1182 <= 32'd1065353216;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (exitcond23_fu_2064_p2 == 1'd1))) begin
        x_assign_reg_980 <= grp_fu_1428_p2;
    end else if (((exitcond25_fu_1992_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        x_assign_reg_980 <= 32'd1065353216;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        y1_i_reg_1286 <= grp_fu_1428_p2;
    end else if ((1'b1 == ap_CS_fsm_state60)) begin
        y1_i_reg_1286 <= fv16_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        y3_i_reg_1106 <= grp_fu_1428_p2;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        y3_i_reg_1106 <= fv14_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        y5_i_reg_893 <= grp_fu_1428_p2;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        y5_i_reg_893 <= fv11_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        b_k_4_reg_4357 <= b_k_4_fu_1887_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (exitcond23_fu_2064_p2 == 1'd0))) begin
        b_k_5_cast_reg_4463[4 : 1] <= b_k_5_cast_fu_2084_p1[4 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        b_k_6_reg_4667 <= b_k_6_fu_3068_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        b_k_7_reg_4851 <= b_k_7_fu_3856_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        b_k_8_reg_4600 <= b_k_8_fu_2852_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        biasConv1_load_reg_4218 <= biasConv1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        biasConv2_load_reg_4525 <= biasConv2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        c_4_reg_4249 <= c_4_fu_1570_p2;
        c_cast1_reg_4241[4 : 0] <= c_cast1_fu_1560_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        c_5_reg_4546 <= c_5_fu_2636_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        colOutIdx_10_reg_4577 <= colOutIdx_10_fu_2736_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        colOutIdx_13_reg_4939 <= colOutIdx_13_fu_4111_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        colOutIdx_14_reg_4981 <= colOutIdx_14_fu_4168_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        colOutIdx_15_reg_4458 <= colOutIdx_15_fu_2070_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        colOutIdx_16_reg_4760 <= colOutIdx_16_fu_3263_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        colOutIdx_2_reg_4285 <= colOutIdx_2_fu_1646_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        colOutIdx_5_reg_4654 <= colOutIdx_5_fu_3044_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        colOutIdx_9_reg_4833 <= colOutIdx_9_fu_3802_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        colOutIdx_reg_4344 <= colOutIdx_fu_1841_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        f_1_cast_reg_4402[2 : 0] <= f_1_cast_fu_1984_p1[2 : 0];
        f_6_reg_4410 <= f_6_fu_1998_p2;
        maxval_1_3_load_reg_4397 <= maxval_1_3_fu_340;
        maxval_1_load_reg_4392 <= maxval_1_fu_336;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        f_2_cast_reg_4507[4 : 0] <= f_2_cast_fu_2571_p1[4 : 0];
        f_7_reg_4515 <= f_7_fu_2581_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        f_3_cast_reg_4704[4 : 0] <= f_3_cast_fu_3169_p1[4 : 0];
        f_8_reg_4712 <= f_8_fu_3179_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        f_5_reg_4208 <= f_5_fu_1527_p2;
        f_cast1_reg_4200[2 : 0] <= f_cast1_fu_1517_p1[2 : 0];
        f_cast_reg_4195[2 : 0] <= f_cast_fu_1513_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        f_9_reg_4807 <= f_9_fu_3746_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        j_2_reg_4477 <= j_2_fu_2098_p2;
        tmp_32_reg_4468 <= tmp_32_fu_2088_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        j_3_reg_4768 <= j_3_fu_3275_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        k4_cast2_reg_4254[2 : 0] <= k4_cast2_fu_1576_p1[2 : 0];
        k_9_reg_4262 <= k_9_fu_1586_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        k_10_reg_4313 <= k_10_fu_1749_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        k_11_reg_4641 <= k_11_fu_3006_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        k_13_reg_4820 <= k_13_fu_3764_p2;
        next_mul7_reg_4812 <= next_mul7_fu_3752_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        k_14_reg_4554 <= k_14_fu_2652_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        k_15_reg_4879 <= k_15_fu_3971_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        k_16_reg_4967 <= k_16_fu_4148_p2;
        next_mul9_reg_4959 <= next_mul9_fu_4136_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        k_20_reg_4628 <= k_20_fu_2962_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        k_21_reg_4902 <= k_21_fu_3993_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        k_22_reg_4920 <= k_22_fu_4061_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        k_reg_4336 <= k_fu_1829_p2;
        next_mul3_reg_4328 <= next_mul3_fu_1817_p2;
        phi_mul2_cast_reg_4323[12 : 0] <= phi_mul2_cast_fu_1813_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        maxval_1_3_fu_340 <= maxval_1_1_fu_2547_p3;
        maxval_1_fu_336 <= maxval_1_2_fu_2554_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        next_mul5_reg_4430 <= next_mul5_fu_2018_p2;
        phi_mul4_cast_reg_4425[12 : 0] <= phi_mul4_cast_fu_2014_p1[12 : 0];
        r_5_reg_4438 <= r_5_fu_2030_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        next_mul_reg_4228 <= next_mul_fu_1542_p2;
        phi_mul_cast_reg_4223[12 : 0] <= phi_mul_cast_fu_1538_p1[12 : 0];
        r_4_reg_4236 <= r_4_fu_1554_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond11_fu_3191_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state46))) begin
        p_Val2_s_41_reg_4750 <= p_Val2_s_41_fu_3253_p1;
        p_shl35_cast_reg_4735[8 : 6] <= p_shl35_cast_fu_3219_p1[8 : 6];
        p_shl36_cast_reg_4740[10 : 8] <= p_shl36_cast_fu_3237_p1[10 : 8];
        p_shl37_cast_reg_4745[8 : 6] <= p_shl37_cast_fu_3249_p1[8 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond24_fu_2024_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        p_Val2_s_reg_4448 <= p_Val2_s_fu_2060_p1;
        tmp_21_reg_4443[13 : 3] <= tmp_21_fu_2054_p2[13 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond30_fu_1580_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_shl6_reg_4272[4 : 2] <= p_shl6_fu_1598_p3[4 : 2];
        tmp_17_reg_4267 <= tmp_17_fu_1592_p2;
        tmp_18_reg_4277[8 : 1] <= tmp_18_fu_1630_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        r_6_reg_4533 <= r_6_fu_2598_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        r_7_reg_4730 <= r_7_fu_3197_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond20_fu_2592_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state27))) begin
        tmp13_reg_4538[10 : 5] <= tmp13_fu_2624_p2[10 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond7_fu_3758_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        tmp23_reg_4825[8 : 4] <= tmp23_fu_3790_p2[8 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond15_fu_3000_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state40))) begin
        tmp8_reg_4646[10 : 5] <= tmp8_fu_3032_p2[10 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond16_fu_2846_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state31))) begin
        tmp_101_reg_4610 <= tmp_101_fu_2890_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond6_fu_3796_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
        tmp_109_reg_4843[14 : 7] <= tmp_109_fu_3840_p2[14 : 7];
        tmp_96_reg_4838[6 : 4] <= tmp_96_fu_3808_p3[6 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond9_fu_3269_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state48))) begin
        tmp_121_reg_4779 <= tmp_121_fu_3312_p2;
        tmp_131_reg_4789 <= tmp_131_fu_3327_p2;
        tmp_165_reg_4773 <= tmp_165_fu_3281_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond5_fu_3850_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state54))) begin
        tmp_148_reg_4856[8 : 0] <= tmp_148_fu_3876_p1[8 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond29_fu_1640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_24_reg_4295 <= tmp_24_fu_1676_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond14_fu_3038_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        tmp_33_reg_4659[7 : 4] <= tmp_33_fu_3050_p3[7 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond22_fu_2092_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        tmp_45_reg_4482 <= tmp_45_fu_2147_p2;
        tmp_51_reg_4492 <= tmp_51_fu_2161_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond12_fu_3173_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state45))) begin
        tmp_48_reg_4717 <= tmp_48_fu_3185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_3987_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state64))) begin
        tmp_49_reg_4907[6 : 0] <= tmp_49_fu_3999_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond27_fu_1835_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state15))) begin
        tmp_4_reg_4349[8 : 1] <= tmp_4_fu_1871_p2[8 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) & (exitcond_i2_fu_3965_p2 == 1'd1))) begin
        tmp_52_reg_4889[6 : 0] <= tmp_52_fu_3982_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond25_fu_1992_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        tmp_5_cast_reg_4415 <= tmp_5_cast_fu_2010_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond13_fu_3062_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state42))) begin
        tmp_72_reg_4672[10 : 0] <= tmp_72_fu_3088_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond18_fu_2646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
        tmp_75_reg_4559[11 : 2] <= tmp_75_fu_2668_p2[11 : 2];
        tmp_76_reg_4564[8 : 1] <= tmp_76_fu_2702_p2[8 : 1];
        tmp_79_reg_4569[12 : 5] <= tmp_79_fu_2720_p2[12 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond17_fu_2730_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state30))) begin
        tmp_87_reg_4582[7 : 1] <= tmp_87_fu_2772_p2[7 : 1];
        tmp_88_reg_4587[6 : 1] <= tmp_88_fu_2802_p2[6 : 1];
        tmp_89_reg_4592[10 : 5] <= tmp_89_fu_2832_p2[10 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond26_fu_1881_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        tmp_8_reg_4362[31 : 0] <= tmp_8_fu_1911_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond3_fu_4055_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state66))) begin
        tmp_91_reg_4925[6 : 0] <= tmp_91_fu_4067_p1[6 : 0];
        tmp_92_reg_4931[14 : 3] <= tmp_92_fu_4095_p2[14 : 3];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_4142_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state70))) begin
        tmp_93_reg_4972[3 : 0] <= tmp_93_fu_4154_p1[3 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state70) & (exitcond1_fu_4142_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state70) & (exitcond1_fu_4142_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        b_pool2ActivationMap_address0 = tmp_148_reg_4856;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        b_pool2ActivationMap_address0 = grp_f_sum_fu_1404_x_address0;
    end else begin
        b_pool2ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        b_pool2ActivationMap_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        b_pool2ActivationMap_ce0 = grp_f_sum_fu_1404_x_ce0;
    end else begin
        b_pool2ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        b_pool2ActivationMap_we0 = 1'b1;
    end else begin
        b_pool2ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        biasConv1_ce0 = 1'b1;
    end else begin
        biasConv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        biasConv2_ce0 = 1'b1;
    end else begin
        biasConv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        biasFC1_ce0 = 1'b1;
    end else begin
        biasFC1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        biasFC2_ce0 = 1'b1;
    end else begin
        biasFC2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        biasFC3_ce0 = 1'b1;
    end else begin
        biasFC3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        conv1ActivationMap_address0 = tmp_8_fu_1911_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        conv1ActivationMap_address0 = tmp_15_fu_1808_p1;
    end else begin
        conv1ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12))) begin
        conv1ActivationMap_ce0 = 1'b1;
    end else begin
        conv1ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (exitcond_i_fu_1743_p2 == 1'd1))) begin
        conv1ActivationMap_we0 = 1'b1;
    end else begin
        conv1ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        conv2ActivationMap_address0 = tmp_72_fu_3088_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        conv2ActivationMap_address0 = tmp_81_fu_2995_p1;
    end else begin
        conv2ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38))) begin
        conv2ActivationMap_ce0 = 1'b1;
    end else begin
        conv2ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) & (exitcond_i1_fu_2956_p2 == 1'd1))) begin
        conv2ActivationMap_we0 = 1'b1;
    end else begin
        conv2ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        d_relu3ActivationMap_address0 = tmp_125_fu_4174_p1;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        d_relu3ActivationMap_address0 = tmp_91_reg_4925;
    end else begin
        d_relu3ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state69))) begin
        d_relu3ActivationMap_ce0 = 1'b1;
    end else begin
        d_relu3ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        d_relu3ActivationMap_we0 = 1'b1;
    end else begin
        d_relu3ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        fc1ActivationMap_address0 = tmp_49_fu_3999_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        fc1ActivationMap_address0 = tmp_52_reg_4889;
    end else begin
        fc1ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state63))) begin
        fc1ActivationMap_ce0 = 1'b1;
    end else begin
        fc1ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        fc1ActivationMap_we0 = 1'b1;
    end else begin
        fc1ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        fv10_address0 = tmp_25_fu_1734_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fv10_address0 = grp_sum_fu_1422_x_address0;
    end else begin
        fv10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        fv10_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fv10_ce0 = grp_sum_fu_1422_x_ce0;
    end else begin
        fv10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        fv10_we0 = 1'b1;
    end else begin
        fv10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        fv11_address0 = tmp_i_fu_1755_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        fv11_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fv11_address0 = grp_sum_fu_1422_y_address0;
    end else begin
        fv11_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10))) begin
        fv11_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        fv11_ce0 = grp_sum_fu_1422_y_ce0;
    end else begin
        fv11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        fv11_we0 = grp_sum_fu_1422_y_we0;
    end else begin
        fv11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        fv12_address0 = tmp_102_fu_2951_p1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        fv12_address0 = grp_c_sum_fu_1398_x_address0;
    end else begin
        fv12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        fv12_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        fv12_ce0 = grp_c_sum_fu_1398_x_ce0;
    end else begin
        fv12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        fv12_we0 = 1'b1;
    end else begin
        fv12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        fv13_address0 = grp_d_sum_fu_1410_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        fv13_address0 = grp_c_sum_fu_1398_y_address0;
    end else begin
        fv13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        fv13_ce0 = grp_d_sum_fu_1410_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        fv13_ce0 = grp_c_sum_fu_1398_y_ce0;
    end else begin
        fv13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        fv13_we0 = grp_c_sum_fu_1398_y_we0;
    end else begin
        fv13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        fv14_address0 = tmp_i1_fu_2968_p1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        fv14_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        fv14_address0 = grp_d_sum_fu_1410_y_address0;
    end else begin
        fv14_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36))) begin
        fv14_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        fv14_ce0 = grp_d_sum_fu_1410_y_ce0;
    end else begin
        fv14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        fv14_we0 = grp_d_sum_fu_1410_y_we0;
    end else begin
        fv14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        fv15_address0 = grp_g_sum_fu_1416_x_address0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        fv15_address0 = grp_f_sum_fu_1404_y_address0;
    end else begin
        fv15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        fv15_ce0 = grp_g_sum_fu_1416_x_ce0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        fv15_ce0 = grp_f_sum_fu_1404_y_ce0;
    end else begin
        fv15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        fv15_we0 = grp_f_sum_fu_1404_y_we0;
    end else begin
        fv15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        fv16_address0 = tmp_i2_fu_3977_p1;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        fv16_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        fv16_address0 = grp_g_sum_fu_1416_y_address0;
    end else begin
        fv16_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state59))) begin
        fv16_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        fv16_ce0 = grp_g_sum_fu_1416_y_ce0;
    end else begin
        fv16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state58)) begin
        fv16_we0 = grp_g_sum_fu_1416_y_we0;
    end else begin
        fv16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state73))) begin
        grp_fu_1428_p0 = tmp_111_reg_1375;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state69))) begin
        grp_fu_1428_p0 = tmp_95_reg_1329;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state63))) begin
        grp_fu_1428_p0 = y1_i_reg_1286;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_fu_1428_p0 = x_assign_5_reg_1182;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_1428_p0 = y3_i_reg_1106;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_1428_p0 = ap_phi_mux_y3_i_phi_fu_1109_p4;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1428_p0 = x_assign_reg_980;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1428_p0 = y5_i_reg_893;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1428_p0 = ap_phi_mux_y5_i_phi_fu_896_p4;
    end else begin
        grp_fu_1428_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        grp_fu_1428_p1 = biasFC3_q0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        grp_fu_1428_p1 = biasFC2_q0;
    end else if (((1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state68))) begin
        grp_fu_1428_p1 = grp_fu_1453_p2;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        grp_fu_1428_p1 = biasFC1_q0;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        grp_fu_1428_p1 = fv16_q0;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        grp_fu_1428_p1 = fv14_q0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_1428_p1 = biasConv2_load_reg_4525;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state21))) begin
        grp_fu_1428_p1 = 32'd1065353216;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_1428_p1 = fv11_q0;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1428_p1 = biasConv1_load_reg_4218;
    end else begin
        grp_fu_1428_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        grp_fu_1453_p0 = d_relu3ActivationMap_q0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_fu_1453_p0 = relu3ActivationMap_q0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_1453_p0 = pool2ActivationMap_q0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_1453_p0 = weightsConv2_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1453_p0 = weightsConv1_q0;
    end else begin
        grp_fu_1453_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        grp_fu_1453_p1 = weightsFC3_q0;
    end else if ((1'b1 == ap_CS_fsm_state68)) begin
        grp_fu_1453_p1 = weightsFC2_q0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_1453_p1 = weightsFC1_q0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_fu_1453_p1 = pool1ActivationMap_q0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_1453_p1 = tmp_30_fu_1470_p1;
    end else begin
        grp_fu_1453_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1474_p0 = fc1ActivationMap_q0;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_1474_p0 = relu2ActivationMap_q0;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_1474_p0 = maxval_1_6_fu_344;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        grp_fu_1474_p0 = conv2ActivationMap_q0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_1474_p0 = relu1ActivationMap_q0;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1474_p0 = maxval_1_fu_336;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_1474_p0 = conv1ActivationMap_q0;
    end else begin
        grp_fu_1474_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_1474_p1 = relu2ActivationMap_q1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_fu_1474_p1 = maxval_1_7_fu_348;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_1474_p1 = relu1ActivationMap_q1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1474_p1 = maxval_1_3_fu_340;
    end else if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state17))) begin
        grp_fu_1474_p1 = 32'd0;
    end else begin
        grp_fu_1474_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        inputImg_ce0 = 1'b1;
    end else begin
        inputImg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        netScores_ce0 = 1'b1;
    end else begin
        netScores_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        netScores_we0 = 1'b1;
    end else begin
        netScores_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        pool1ActivationMap_address0 = tmp_99_fu_2876_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        pool1ActivationMap_address0 = tmp_63_fu_2434_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pool1ActivationMap_address0 = tmp_2_fu_1973_p1;
    end else begin
        pool1ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state18))) begin
        pool1ActivationMap_ce0 = 1'b1;
    end else begin
        pool1ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        pool1ActivationMap_d0 = maxval_1_3_maxval_0_3_fu_2439_p3;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        pool1ActivationMap_d0 = 32'd0;
    end else begin
        pool1ActivationMap_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | ((1'b1 == ap_CS_fsm_state22) & (exitcond22_fu_2092_p2 == 1'd1)))) begin
        pool1ActivationMap_we0 = 1'b1;
    end else begin
        pool1ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        pool2ActivationMap_address0 = tmp_148_fu_3876_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        pool2ActivationMap_address0 = tmp_140_fu_3603_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        pool2ActivationMap_address0 = tmp_16_fu_3150_p1;
    end else begin
        pool2ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44))) begin
        pool2ActivationMap_ce0 = 1'b1;
    end else begin
        pool2ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        pool2ActivationMap_d0 = maxval_1_8_maxval_0_8_fu_3608_p3;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        pool2ActivationMap_d0 = 32'd0;
    end else begin
        pool2ActivationMap_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state44) | ((1'b1 == ap_CS_fsm_state48) & (exitcond9_fu_3269_p2 == 1'd1)))) begin
        pool2ActivationMap_we0 = 1'b1;
    end else begin
        pool2ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        relu1ActivationMap_address0 = tmp_46_fu_2156_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        relu1ActivationMap_address0 = tmp_8_reg_4362;
    end else begin
        relu1ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        relu1ActivationMap_address1 = b_maxval_6_cast_fu_2542_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        relu1ActivationMap_address1 = tmp_53_fu_2170_p1;
    end else begin
        relu1ActivationMap_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state17))) begin
        relu1ActivationMap_ce0 = 1'b1;
    end else begin
        relu1ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        relu1ActivationMap_ce1 = 1'b1;
    end else begin
        relu1ActivationMap_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        relu1ActivationMap_we0 = 1'b1;
    end else begin
        relu1ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        relu2ActivationMap_address0 = tmp_122_fu_3317_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        relu2ActivationMap_address0 = tmp_72_reg_4672;
    end else begin
        relu2ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        relu2ActivationMap_address1 = b_maxval_7_cast_fu_3711_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        relu2ActivationMap_address1 = tmp_132_fu_3332_p1;
    end else begin
        relu2ActivationMap_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state43))) begin
        relu2ActivationMap_ce0 = 1'b1;
    end else begin
        relu2ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        relu2ActivationMap_ce1 = 1'b1;
    end else begin
        relu2ActivationMap_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        relu2ActivationMap_we0 = 1'b1;
    end else begin
        relu2ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        relu3ActivationMap_address0 = tmp_114_fu_4117_p1;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        relu3ActivationMap_address0 = tmp_49_reg_4907;
    end else begin
        relu3ActivationMap_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state65))) begin
        relu3ActivationMap_ce0 = 1'b1;
    end else begin
        relu3ActivationMap_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        relu3ActivationMap_we0 = 1'b1;
    end else begin
        relu3ActivationMap_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        weightsConv1_ce0 = 1'b1;
    end else begin
        weightsConv1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        weightsConv2_ce0 = 1'b1;
    end else begin
        weightsConv2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        weightsFC1_ce0 = 1'b1;
    end else begin
        weightsFC1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        weightsFC2_ce0 = 1'b1;
    end else begin
        weightsFC2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        weightsFC3_ce0 = 1'b1;
    end else begin
        weightsFC3_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (exitcond33_fu_1521_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (exitcond32_fu_1548_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (exitcond31_fu_1564_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((exitcond30_fu_1580_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (exitcond29_fu_1640_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (grp_sum_fu_1422_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (exitcond_i_fu_1743_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (exitcond28_fu_1823_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (exitcond27_fu_1835_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (exitcond26_fu_1881_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (tmp_3_fu_1978_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (exitcond25_fu_1992_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (exitcond24_fu_2024_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (exitcond23_fu_2064_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (exitcond22_fu_2092_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (exitcond21_fu_2575_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (exitcond20_fu_2592_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (exitcond19_fu_2630_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((exitcond18_fu_2646_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((1'b1 == ap_CS_fsm_state30) & (exitcond17_fu_2730_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (exitcond16_fu_2846_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state33 : begin
            if (((grp_c_sum_fu_1398_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((1'b1 == ap_CS_fsm_state35) & (grp_d_sum_fu_1410_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (exitcond_i1_fu_2956_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & (exitcond15_fu_3000_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (exitcond14_fu_3038_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((1'b1 == ap_CS_fsm_state42) & (exitcond13_fu_3062_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (tmp_20_fu_3155_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == ap_CS_fsm_state45) & (exitcond12_fu_3173_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((1'b1 == ap_CS_fsm_state46) & (exitcond11_fu_3191_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((1'b1 == ap_CS_fsm_state47) & (exitcond10_fu_3257_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            if (((1'b1 == ap_CS_fsm_state48) & (exitcond9_fu_3269_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state51 : begin
            if (((1'b1 == ap_CS_fsm_state51) & (exitcond8_fu_3740_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((exitcond7_fu_3758_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((1'b1 == ap_CS_fsm_state53) & (exitcond6_fu_3796_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            if (((1'b1 == ap_CS_fsm_state54) & (exitcond5_fu_3850_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state56 : begin
            if (((1'b1 == ap_CS_fsm_state56) & (grp_f_sum_fu_1404_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((1'b1 == ap_CS_fsm_state58) & (grp_g_sum_fu_1416_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((1'b1 == ap_CS_fsm_state61) & (exitcond_i2_fu_3965_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state64 : begin
            if (((1'b1 == ap_CS_fsm_state64) & (exitcond4_fu_3987_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state66 : begin
            if (((1'b1 == ap_CS_fsm_state66) & (exitcond3_fu_4055_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state67 : begin
            if (((1'b1 == ap_CS_fsm_state67) & (exitcond2_fu_4105_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state70 : begin
            if (((1'b1 == ap_CS_fsm_state70) & (exitcond1_fu_4142_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state71 : begin
            if (((1'b1 == ap_CS_fsm_state71) & (exitcond_fu_4162_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_phi_mux_y3_i_phi_fu_1109_p4 = y3_i_reg_1106;

assign ap_phi_mux_y5_i_phi_fu_896_p4 = y5_i_reg_893;

assign b_k_1_cast1_fu_2842_p1 = b_k_1_reg_1095;

assign b_k_1_cast_fu_2838_p1 = b_k_1_reg_1095;

assign b_k_2_cast_fu_3058_p1 = b_k_2_reg_1149;

assign b_k_3_cast_fu_3846_p1 = b_k_3_reg_1275;

assign b_k_4_fu_1887_p2 = (b_k_reg_947 + 3'd1);

assign b_k_5_cast_fu_2084_p1 = b_k_5_fu_2076_p3;

assign b_k_5_fu_2076_p3 = {{c_1_reg_1014}, {1'd0}};

assign b_k_6_fu_3068_p2 = (b_k_2_reg_1149 + 5'd1);

assign b_k_7_fu_3856_p2 = (b_k_3_reg_1275 + 5'd1);

assign b_k_8_fu_2852_p2 = (b_k_1_reg_1095 + 3'd1);

assign b_k_cast_fu_1877_p1 = b_k_reg_947;

assign b_maxval_1_to_int_fu_2466_p1 = relu1ActivationMap_q1;

assign b_maxval_3_to_int_fu_3620_p1 = relu2ActivationMap_q0;

assign b_maxval_4_to_int_fu_3638_p1 = relu2ActivationMap_q1;

assign b_maxval_6_cast1_fu_2538_p1 = $signed(b_maxval_6_fu_2532_p3);

assign b_maxval_6_cast_fu_2542_p1 = $unsigned(b_maxval_6_cast1_fu_2538_p1);

assign b_maxval_6_fu_2532_p3 = ((tmp_73_fu_2526_p2[0:0] === 1'b1) ? tmp_51_reg_4492 : tmp_45_reg_4482);

assign b_maxval_7_cast_fu_3711_p1 = b_maxval_7_fu_3704_p3;

assign b_maxval_7_fu_3704_p3 = ((tmp_163_fu_3698_p2[0:0] === 1'b1) ? tmp_131_reg_4789 : tmp_122_cast_cast_fu_3617_p1);

assign b_maxval_to_int_fu_2448_p1 = relu1ActivationMap_q0;

assign biasConv1_address0 = tmp_fu_1533_p1;

assign biasConv2_address0 = tmp_10_fu_2587_p1;

assign biasFC1_address0 = tmp_52_fu_3982_p1;

assign biasFC2_address0 = tmp_91_reg_4925;

assign biasFC3_address0 = tmp_93_reg_4972;

assign c_4_fu_1570_p2 = (c_reg_859 + 5'd1);

assign c_5_fu_2636_p2 = (c_2_reg_1061 + 4'd1);

assign c_cast1_fu_1560_p1 = c_reg_859;

assign colOutIdx1_cast1_fu_1636_p1 = colOutIdx1_reg_882;

assign colOutIdx_10_fu_2736_p2 = (colOutIdx_3_reg_1084 + 3'd1);

assign colOutIdx_13_fu_4111_p2 = (colOutIdx_7_reg_1341 + 7'd1);

assign colOutIdx_14_fu_4168_p2 = (colOutIdx_8_reg_1387 + 7'd1);

assign colOutIdx_15_fu_2070_p2 = (c_1_reg_1014 + 4'd1);

assign colOutIdx_16_fu_3263_p2 = (c_3_reg_1206 + 3'd1);

assign colOutIdx_2_fu_1646_p2 = (colOutIdx1_reg_882 + 3'd1);

assign colOutIdx_3_cast_fu_2726_p1 = colOutIdx_3_reg_1084;

assign colOutIdx_5_fu_3044_p2 = (colOutIdx_4_reg_1138 + 4'd1);

assign colOutIdx_7_cast_fu_4101_p1 = colOutIdx_7_reg_1341;

assign colOutIdx_8_cast_fu_4158_p1 = colOutIdx_8_reg_1387;

assign colOutIdx_9_fu_3802_p2 = (colOutIdx_6_reg_1264 + 3'd1);

assign colOutIdx_fu_1841_p2 = (colOutIdx_1_reg_936 + 5'd1);

assign exitcond10_fu_3257_p2 = ((c_3_reg_1206 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond11_fu_3191_p2 = ((r_3_reg_1194 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond12_fu_3173_p2 = ((f_3_reg_1171 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond13_fu_3062_p2 = ((b_k_2_reg_1149 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond14_fu_3038_p2 = ((colOutIdx_4_reg_1138 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond15_fu_3000_p2 = ((k_3_reg_1127 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond16_fu_2846_p2 = ((b_k_1_reg_1095 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond17_fu_2730_p2 = ((colOutIdx_3_reg_1084 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond18_fu_2646_p2 = ((k_2_reg_1073 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond19_fu_2630_p2 = ((c_2_reg_1061 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond1_fu_4142_p2 = ((k_7_reg_1352 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond20_fu_2592_p2 = ((r_2_reg_1049 == 4'd10) ? 1'b1 : 1'b0);

assign exitcond21_fu_2575_p2 = ((f_2_reg_1037 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond22_fu_2092_p2 = ((j_reg_1026 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond23_fu_2064_p2 = ((c_1_reg_1014 == 4'd14) ? 1'b1 : 1'b0);

assign exitcond24_fu_2024_p2 = ((r_1_reg_992 == 4'd14) ? 1'b1 : 1'b0);

assign exitcond25_fu_1992_p2 = ((f_1_reg_969 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond26_fu_1881_p2 = ((b_k_reg_947 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond27_fu_1835_p2 = ((colOutIdx_1_reg_936 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond28_fu_1823_p2 = ((k_1_reg_914 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond29_fu_1640_p2 = ((colOutIdx1_reg_882 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond2_fu_4105_p2 = ((colOutIdx_7_reg_1341 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond30_fu_1580_p2 = ((k4_reg_871 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond31_fu_1564_p2 = ((c_reg_859 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond32_fu_1548_p2 = ((r_reg_836 == 5'd28) ? 1'b1 : 1'b0);

assign exitcond33_fu_1521_p2 = ((f_reg_825 == 3'd6) ? 1'b1 : 1'b0);

assign exitcond3_fu_4055_p2 = ((k_6_reg_1318 == 7'd84) ? 1'b1 : 1'b0);

assign exitcond4_fu_3987_p2 = ((k_5_reg_1307 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond5_fu_3850_p2 = ((b_k_3_reg_1275 == 5'd16) ? 1'b1 : 1'b0);

assign exitcond6_fu_3796_p2 = ((colOutIdx_6_reg_1264 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond7_fu_3758_p2 = ((k_4_reg_1241 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond8_fu_3740_p2 = ((f_4_reg_1229 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond9_fu_3269_p2 = ((j_1_reg_1218 == 2'd2) ? 1'b1 : 1'b0);

assign exitcond_fu_4162_p2 = ((colOutIdx_8_reg_1387 == 7'd84) ? 1'b1 : 1'b0);

assign exitcond_i1_fu_2956_p2 = ((k_i1_reg_1116 == 3'd5) ? 1'b1 : 1'b0);

assign exitcond_i2_fu_3965_p2 = ((k_i2_reg_1296 == 4'd15) ? 1'b1 : 1'b0);

assign exitcond_i_fu_1743_p2 = ((k_i_reg_903 == 3'd4) ? 1'b1 : 1'b0);

assign f_1_cast1_fu_1988_p1 = f_1_reg_969;

assign f_1_cast_fu_1984_p1 = f_1_reg_969;

assign f_2_cast_fu_2571_p1 = f_2_reg_1037;

assign f_3_cast_fu_3169_p1 = f_3_reg_1171;

assign f_5_fu_1527_p2 = (f_reg_825 + 3'd1);

assign f_6_fu_1998_p2 = (f_1_reg_969 + 3'd1);

assign f_7_fu_2581_p2 = (f_2_reg_1037 + 5'd1);

assign f_8_fu_3179_p2 = (f_3_reg_1171 + 5'd1);

assign f_9_fu_3746_p2 = (f_4_reg_1229 + 7'd1);

assign f_cast1_fu_1517_p1 = f_reg_825;

assign f_cast_fu_1513_p1 = f_reg_825;

assign grp_c_sum_fu_1398_ap_start = grp_c_sum_fu_1398_ap_start_reg;

assign grp_d_sum_fu_1410_ap_start = grp_d_sum_fu_1410_ap_start_reg;

assign grp_f_sum_fu_1404_ap_start = grp_f_sum_fu_1404_ap_start_reg;

assign grp_g_sum_fu_1416_ap_start = grp_g_sum_fu_1416_ap_start_reg;

assign grp_sum_fu_1422_ap_start = grp_sum_fu_1422_ap_start_reg;

assign indvarinc1_fu_3144_p2 = (invdar1_reg_1160 + 9'd1);

assign indvarinc_fu_1967_p2 = (invdar_reg_958 + 11'd1);

assign inputImg_address0 = tmp_23_fu_1666_p1;

assign j_2_fu_2098_p2 = (2'd1 + j_reg_1026);

assign j_3_fu_3275_p2 = (j_1_reg_1218 + 2'd1);

assign k4_cast2_fu_1576_p1 = k4_reg_871;

assign k_10_fu_1749_p2 = (k_i_reg_903 + 3'd1);

assign k_11_fu_3006_p2 = (k_3_reg_1127 + 4'd1);

assign k_12_fu_3203_p3 = {{r_3_reg_1194}, {1'd0}};

assign k_13_fu_3764_p2 = (k_4_reg_1241 + 3'd1);

assign k_14_fu_2652_p2 = (k_2_reg_1073 + 3'd1);

assign k_15_fu_3971_p2 = (k_i2_reg_1296 + 4'd1);

assign k_16_fu_4148_p2 = (k_7_reg_1352 + 4'd1);

assign k_20_fu_2962_p2 = (k_i1_reg_1116 + 3'd1);

assign k_21_fu_3993_p2 = (k_5_reg_1307 + 7'd1);

assign k_22_fu_4061_p2 = (k_6_reg_1318 + 7'd1);

assign k_2_cast_fu_2642_p1 = k_2_reg_1073;

assign k_8_fu_2036_p3 = {{r_1_reg_992}, {1'd0}};

assign k_9_fu_1586_p2 = (k4_reg_871 + 3'd1);

assign k_fu_1829_p2 = (k_1_reg_914 + 5'd1);

assign loc_V_2_fu_3440_p4 = {{p_Val2_s_41_reg_4750[30:23]}};

assign loc_V_fu_2287_p4 = {{p_Val2_s_reg_4448[30:23]}};

assign maxval_0_3_to_int_fu_2175_p1 = maxval_1_fu_336;

assign maxval_0_8_to_int_fu_3337_p1 = maxval_1_6_fu_344;

assign maxval_1_1_fu_2547_p3 = ((tmp_32_reg_4468[0:0] === 1'b1) ? relu1ActivationMap_q1 : maxval_1_3_fu_340);

assign maxval_1_2_fu_2554_p3 = ((tmp_32_reg_4468[0:0] === 1'b1) ? maxval_1_fu_336 : relu1ActivationMap_q1);

assign maxval_1_3_maxval_0_3_fu_2439_p3 = ((tmp_43_fu_2253_p2[0:0] === 1'b1) ? maxval_1_3_fu_340 : maxval_1_fu_336);

assign maxval_1_3_to_int_fu_2193_p1 = maxval_1_3_fu_340;

assign maxval_1_4_fu_3716_p3 = ((tmp_165_reg_4773[0:0] === 1'b1) ? relu2ActivationMap_q1 : maxval_1_7_fu_348);

assign maxval_1_5_fu_3723_p3 = ((tmp_165_reg_4773[0:0] === 1'b1) ? maxval_1_6_fu_344 : relu2ActivationMap_q1);

assign maxval_1_8_maxval_0_8_fu_3608_p3 = ((tmp_142_fu_3415_p2[0:0] === 1'b1) ? maxval_1_7_fu_348 : maxval_1_6_fu_344);

assign maxval_1_8_to_int_fu_3355_p1 = maxval_1_7_fu_348;

assign netScores_address0 = tmp_93_reg_4972;

assign netScores_d0 = grp_fu_1428_p2;

assign next_mul3_fu_1817_p2 = (phi_mul2_reg_925 + 13'd168);

assign next_mul5_fu_2018_p2 = (phi_mul4_reg_1003 + 13'd336);

assign next_mul7_fu_3752_p2 = (phi_mul6_reg_1252 + 16'd9600);

assign next_mul9_fu_4136_p2 = (phi_mul8_reg_1363 + 10'd84);

assign next_mul_fu_1542_p2 = (phi_mul_reg_848 + 13'd168);

assign notlhs10_fu_3674_p2 = ((tmp_157_fu_3642_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs1_fu_2211_p2 = ((tmp_34_fu_2179_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs2_fu_2229_p2 = ((tmp_36_fu_2197_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs3_fu_2484_p2 = ((tmp_55_fu_2452_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs4_fu_2502_p2 = ((tmp_57_fu_2470_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs5_fu_3111_p2 = ((tmp_82_fu_3097_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs6_fu_4022_p2 = ((tmp_97_fu_4008_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs7_fu_3373_p2 = ((tmp_119_fu_3341_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs8_fu_3391_p2 = ((tmp_133_fu_3359_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs9_fu_3656_p2 = ((tmp_155_fu_3624_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notlhs_fu_1934_p2 = ((tmp_6_fu_1920_p4 != 8'd255) ? 1'b1 : 1'b0);

assign notrhs10_fu_3680_p2 = ((tmp_167_fu_3652_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs1_fu_2217_p2 = ((tmp_35_fu_2189_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs2_fu_2235_p2 = ((tmp_37_fu_2207_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs3_fu_2490_p2 = ((tmp_67_fu_2462_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs4_fu_2508_p2 = ((tmp_71_fu_2480_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs5_fu_3117_p2 = ((tmp_83_fu_3107_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs6_fu_4028_p2 = ((tmp_100_fu_4018_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs7_fu_3379_p2 = ((tmp_129_fu_3351_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs8_fu_3397_p2 = ((tmp_134_fu_3369_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs9_fu_3662_p2 = ((tmp_166_fu_3634_p1 == 23'd0) ? 1'b1 : 1'b0);

assign notrhs_fu_1940_p2 = ((tmp_9_fu_1930_p1 == 23'd0) ? 1'b1 : 1'b0);

assign p_Val2_1_fu_3562_p3 = ((tmp_143_fu_3433_p3[0:0] === 1'b1) ? p_Val2_6_i_i_i2_fu_3556_p2 : p_Val2_9_fu_3548_p3);

assign p_Val2_2_fu_2395_p3 = ((tmp_58_fu_2323_p3[0:0] === 1'b1) ? tmp_64_fu_2381_p1 : tmp_65_fu_2385_p4);

assign p_Val2_6_fu_2409_p3 = ((tmp_50_fu_2280_p3[0:0] === 1'b1) ? p_Val2_6_i_i_i_fu_2403_p2 : p_Val2_2_fu_2395_p3);

assign p_Val2_6_i_i_i2_fu_3556_p2 = (32'd0 - p_Val2_9_fu_3548_p3);

assign p_Val2_6_i_i_i_fu_2403_p2 = (32'd0 - p_Val2_2_fu_2395_p3);

assign p_Val2_9_fu_3548_p3 = ((tmp_150_fu_3476_p3[0:0] === 1'b1) ? tmp_145_fu_3534_p1 : tmp_146_fu_3538_p4);

assign p_Val2_s_41_fu_3253_p1 = x_assign_5_reg_1182;

assign p_Val2_s_fu_2060_p1 = x_assign_reg_980;

assign p_shl10_cast_fu_2620_p1 = p_shl10_fu_2612_p3;

assign p_shl10_fu_2612_p3 = {{r_2_reg_1049}, {5'd0}};

assign p_shl11_cast_fu_1689_p1 = p_shl11_fu_1681_p3;

assign p_shl11_fu_1681_p3 = {{colOutIdx1_reg_882}, {3'd0}};

assign p_shl12_cast_fu_1701_p1 = p_shl12_fu_1693_p3;

assign p_shl12_fu_1693_p3 = {{colOutIdx1_reg_882}, {1'd0}};

assign p_shl13_fu_3770_p3 = {{k_4_reg_1241}, {6'd0}};

assign p_shl14_cast_fu_3786_p1 = p_shl14_fu_3778_p3;

assign p_shl14_fu_3778_p3 = {{k_4_reg_1241}, {4'd0}};

assign p_shl15_cast1_fu_2682_p1 = p_shl15_fu_2674_p3;

assign p_shl15_cast_fu_2686_p1 = p_shl15_fu_2674_p3;

assign p_shl15_fu_2674_p3 = {{k_2_reg_1073}, {5'd0}};

assign p_shl16_cast_fu_2698_p1 = p_shl16_fu_2690_p3;

assign p_shl16_fu_2690_p3 = {{k_2_reg_1073}, {1'd0}};

assign p_shl17_cast_fu_2716_p1 = p_shl17_fu_2708_p3;

assign p_shl17_fu_2708_p3 = {{k_2_reg_1073}, {9'd0}};

assign p_shl18_cast_fu_2114_p1 = p_shl18_fu_2104_p4;

assign p_shl18_fu_2104_p4 = {{{c_1_reg_1014}, {tmp_32_fu_2088_p1}}, {3'd0}};

assign p_shl19_cast_fu_2128_p1 = p_shl19_fu_2118_p4;

assign p_shl19_fu_2118_p4 = {{{c_1_reg_1014}, {tmp_32_fu_2088_p1}}, {1'd0}};

assign p_shl1_cast_fu_1855_p1 = p_shl1_fu_1847_p3;

assign p_shl1_fu_1847_p3 = {{colOutIdx_1_reg_936}, {3'd0}};

assign p_shl20_cast_fu_4079_p1 = p_shl20_fu_4071_p3;

assign p_shl20_fu_4071_p3 = {{k_6_reg_1318}, {7'd0}};

assign p_shl21_cast_fu_4091_p1 = p_shl21_fu_4083_p3;

assign p_shl21_fu_4083_p3 = {{k_6_reg_1318}, {3'd0}};

assign p_shl22_cast_fu_2267_p1 = p_shl22_fu_2259_p3;

assign p_shl22_fu_2259_p3 = {{c_1_reg_1014}, {3'd0}};

assign p_shl23_fu_3211_p3 = {{r_3_reg_1194}, {6'd0}};

assign p_shl24_cast_fu_3824_p1 = p_shl24_fu_3816_p3;

assign p_shl24_fu_3816_p3 = {{colOutIdx_6_reg_1264}, {11'd0}};

assign p_shl25_cast_fu_3836_p1 = p_shl25_fu_3828_p3;

assign p_shl25_fu_3828_p3 = {{colOutIdx_6_reg_1264}, {7'd0}};

assign p_shl26_cast_fu_2756_p1 = p_shl26_fu_2748_p3;

assign p_shl26_fu_2748_p3 = {{tmp_86_fu_2742_p2}, {3'd0}};

assign p_shl27_cast_fu_2768_p1 = p_shl27_fu_2760_p3;

assign p_shl27_fu_2760_p3 = {{tmp_86_fu_2742_p2}, {1'd0}};

assign p_shl28_cast_fu_2786_p1 = p_shl28_fu_2778_p3;

assign p_shl28_fu_2778_p3 = {{colOutIdx_3_reg_1084}, {3'd0}};

assign p_shl29_cast_fu_2798_p1 = p_shl29_fu_2790_p3;

assign p_shl29_fu_2790_p3 = {{colOutIdx_3_reg_1084}, {1'd0}};

assign p_shl2_cast_fu_1867_p1 = p_shl2_fu_1859_p3;

assign p_shl2_fu_1859_p3 = {{colOutIdx_1_reg_936}, {1'd0}};

assign p_shl30_cast_fu_2816_p1 = p_shl30_fu_2808_p3;

assign p_shl30_fu_2808_p3 = {{colOutIdx_3_reg_1084}, {7'd0}};

assign p_shl31_cast_fu_2828_p1 = p_shl31_fu_2820_p3;

assign p_shl31_fu_2820_p3 = {{colOutIdx_3_reg_1084}, {5'd0}};

assign p_shl32_cast_fu_3893_p1 = p_shl32_fu_3885_p3;

assign p_shl32_fu_3885_p3 = {{tmp_168_fu_3881_p1}, {7'd0}};

assign p_shl33_cast_fu_3905_p1 = p_shl33_fu_3897_p3;

assign p_shl33_fu_3897_p3 = {{tmp_168_fu_3881_p1}, {3'd0}};

assign p_shl34_fu_3229_p3 = {{tmp_84_fu_3223_p2}, {7'd0}};

assign p_shl35_cast_fu_3219_p1 = p_shl23_fu_3211_p3;

assign p_shl35_fu_3241_p3 = {{tmp_84_fu_3223_p2}, {5'd0}};

assign p_shl36_cast_fu_3237_p1 = p_shl34_fu_3229_p3;

assign p_shl37_cast_fu_3249_p1 = p_shl35_fu_3241_p3;

assign p_shl3_fu_3012_p3 = {{k_3_reg_1127}, {7'd0}};

assign p_shl4_cast_fu_3028_p1 = p_shl4_fu_3020_p3;

assign p_shl4_fu_3020_p3 = {{k_3_reg_1127}, {5'd0}};

assign p_shl5_cast_fu_1626_p1 = p_shl5_fu_1618_p3;

assign p_shl5_fu_1618_p3 = {{k4_reg_871}, {1'd0}};

assign p_shl6_fu_1598_p3 = {{k4_reg_871}, {2'd0}};

assign p_shl7_cast_fu_1768_p1 = p_shl7_fu_1760_p3;

assign p_shl7_fu_1760_p3 = {{c_reg_859}, {3'd0}};

assign p_shl8_cast_fu_1780_p1 = p_shl8_fu_1772_p3;

assign p_shl8_fu_1772_p3 = {{c_reg_859}, {1'd0}};

assign p_shl9_fu_2604_p3 = {{r_2_reg_1049}, {7'd0}};

assign p_shl_cast_fu_1614_p1 = p_shl_fu_1606_p3;

assign p_shl_fu_1606_p3 = {{k4_reg_871}, {5'd0}};

assign phi_mul2_cast_fu_1813_p1 = phi_mul2_reg_925;

assign phi_mul4_cast_fu_2014_p1 = phi_mul4_reg_1003;

assign phi_mul_cast_fu_1538_p1 = phi_mul_reg_848;

assign r_4_fu_1554_p2 = (r_reg_836 + 5'd1);

assign r_5_fu_2030_p2 = (r_1_reg_992 + 4'd1);

assign r_6_fu_2598_p2 = (r_2_reg_1049 + 4'd1);

assign r_7_fu_3197_p2 = (r_3_reg_1194 + 3'd1);

assign relu1ActivationMap_d0 = ((tmp_13_fu_1952_p2[0:0] === 1'b1) ? 32'd0 : conv1ActivationMap_q0);

assign relu2ActivationMap_d0 = ((tmp_94_fu_3129_p2[0:0] === 1'b1) ? 32'd0 : conv2ActivationMap_q0);

assign relu3ActivationMap_d0 = ((tmp_110_fu_4040_p2[0:0] === 1'b1) ? 32'd0 : fc1ActivationMap_q0);

assign rowOutIdx_7_to_int_fu_3093_p1 = conv2ActivationMap_q0;

assign rowOutIdx_8_to_int_fu_4004_p1 = fc1ActivationMap_q0;

assign rowOutIdx_to_int_fu_1916_p1 = conv1ActivationMap_q0;

assign sh_assign_1_cast_cas_fu_2353_p1 = sh_assign_1_fu_2341_p3;

assign sh_assign_1_cast_fu_2349_p1 = sh_assign_1_fu_2341_p3;

assign sh_assign_1_fu_2341_p3 = ((tmp_58_fu_2323_p3[0:0] === 1'b1) ? tmp_162_i_i_i_cast_fu_2337_p1 : sh_assign_fu_2317_p2);

assign sh_assign_4_fu_3470_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i2_cast_fu_3466_p1));

assign sh_assign_5_cast_cas_fu_3506_p1 = sh_assign_5_fu_3494_p3;

assign sh_assign_5_cast_fu_3502_p1 = sh_assign_5_fu_3494_p3;

assign sh_assign_5_fu_3494_p3 = ((tmp_150_fu_3476_p3[0:0] === 1'b1) ? tmp_162_i_i_i2_cast_fu_3490_p1 : sh_assign_4_fu_3470_p2);

assign sh_assign_fu_2317_p2 = ($signed(9'd385) + $signed(tmp_i_i_i_i_cast_fu_2313_p1));

assign tmp10_cast_fu_2886_p1 = $signed(tmp10_fu_2881_p2);

assign tmp10_fu_2881_p2 = (tmp_88_reg_4587 + b_k_1_cast1_fu_2842_p1);

assign tmp11_fu_2916_p3 = {{tmp_113_fu_2907_p4}, {f_2_reg_1037}};

assign tmp12_cast_fu_2929_p1 = $signed(tmp12_fu_2924_p2);

assign tmp12_fu_2924_p2 = (tmp_89_reg_4592 + tmp_103_cast_fu_2903_p1);

assign tmp13_fu_2624_p2 = (p_shl10_cast_fu_2620_p1 + p_shl9_fu_2604_p3);

assign tmp14_cast_fu_2986_p1 = tmp14_fu_2981_p2;

assign tmp14_fu_2981_p2 = (tmp_78_fu_2973_p3 + f_2_cast_reg_4507);

assign tmp16_cast_fu_3079_p1 = tmp16_fu_3074_p2;

assign tmp16_fu_3074_p2 = (tmp_33_reg_4659 + b_k_2_cast_fu_3058_p1);

assign tmp17_fu_3304_p3 = {{r_3_reg_1194}, {tmp_120_fu_3295_p2}};

assign tmp18_fu_3322_p2 = (tmp_120_cast_fu_3300_p1 + p_shl36_cast_reg_4740);

assign tmp19_fu_3582_p2 = (tmp_158_fu_3576_p2 + tmp_156_fu_3570_p2);

assign tmp20_cast_fu_3593_p1 = $signed(tmp20_fu_3588_p2);

assign tmp20_fu_3588_p2 = (tmp_48_reg_4717 + tmp_135_cast_fu_3429_p1);

assign tmp23_fu_3790_p2 = (p_shl13_fu_3770_p3 + p_shl14_cast_fu_3786_p1);

assign tmp24_cast_fu_3867_p1 = tmp24_fu_3862_p2;

assign tmp24_fu_3862_p2 = (tmp_96_reg_4838 + b_k_3_cast_fu_3846_p1);

assign tmp25_cast_fu_3937_p1 = tmp25_fu_3929_p3;

assign tmp25_fu_3929_p3 = {{tmp_164_fu_3919_p4}, {f_4_reg_1229}};

assign tmp26_cast_fu_3946_p1 = $signed(tmp26_fu_3941_p2);

assign tmp26_fu_3941_p2 = ($signed(tmp_109_reg_4843) + $signed(tmp_149_cast_fu_3915_p1));

assign tmp2_fu_1652_p4 = {{{tmp_17_reg_4267}, {2'd0}}, {colOutIdx1_reg_882}};

assign tmp3_fu_1671_p2 = (colOutIdx1_cast1_fu_1636_p1 + p_shl6_reg_4272);

assign tmp4_fu_1715_p2 = ($signed(tmp_26_cast_fu_1711_p1) + $signed(tmp_18_reg_4277));

assign tmp5_fu_1794_p2 = ($signed(tmp_12_cast_fu_1790_p1) + $signed(phi_mul_cast_reg_4223));

assign tmp6_cast_fu_1898_p1 = $signed(tmp6_fu_1893_p2);

assign tmp6_fu_1893_p2 = (tmp_4_reg_4349 + b_k_cast_fu_1877_p1);

assign tmp7_fu_2423_p2 = ($signed(tmp_60_fu_2417_p2) + $signed(tmp_58_cast_fu_2276_p1));

assign tmp8_fu_3032_p2 = (p_shl4_cast_fu_3028_p1 + p_shl3_fu_3012_p3);

assign tmp9_cast_fu_2863_p1 = $signed(tmp9_fu_2858_p2);

assign tmp9_fu_2858_p2 = (tmp_87_reg_4582 + b_k_1_cast_fu_2838_p1);

assign tmp_100_fu_4018_p1 = rowOutIdx_8_to_int_fu_4004_p1[22:0];

assign tmp_101_cast_fu_2948_p1 = $signed(tmp_101_reg_4610);

assign tmp_101_fu_2890_p2 = ($signed(tmp10_cast_fu_2886_p1) + $signed(tmp_76_reg_4564));

assign tmp_102_fu_2951_p1 = $unsigned(tmp_101_cast_fu_2948_p1);

assign tmp_103_cast_fu_2903_p1 = tmp_103_fu_2895_p3;

assign tmp_103_fu_2895_p3 = {{b_k_1_reg_1095}, {4'd0}};

assign tmp_104_fu_4034_p2 = (notrhs6_fu_4028_p2 | notlhs6_fu_4022_p2);

assign tmp_106_cast_fu_2939_p1 = $signed(tmp_106_fu_2933_p2);

assign tmp_106_fu_2933_p2 = ($signed(tmp12_cast_fu_2929_p1) + $signed(tmp11_fu_2916_p3));

assign tmp_107_fu_2943_p1 = $unsigned(tmp_106_cast_fu_2939_p1);

assign tmp_109_fu_3840_p2 = (p_shl24_cast_fu_3824_p1 - p_shl25_cast_fu_3836_p1);

assign tmp_10_fu_2587_p1 = f_2_reg_1037;

assign tmp_110_fu_4040_p2 = (tmp_104_fu_4034_p2 & grp_fu_1474_p2);

assign tmp_113_fu_2907_p4 = {{tmp_79_reg_4569[12:5]}};

assign tmp_114_fu_4117_p1 = colOutIdx_7_reg_1341;

assign tmp_115_cast_fu_4127_p1 = $signed(tmp_115_fu_4122_p2);

assign tmp_115_fu_4122_p2 = (tmp_92_reg_4931 + colOutIdx_7_cast_fu_4101_p1);

assign tmp_116_fu_3285_p4 = {{{c_3_reg_1206}, {tmp_165_fu_3281_p1}}, {4'd0}};

assign tmp_117_fu_4131_p1 = $unsigned(tmp_115_cast_fu_4127_p1);

assign tmp_119_fu_3341_p4 = {{maxval_0_8_to_int_fu_3337_p1[30:23]}};

assign tmp_120_cast_fu_3300_p1 = tmp_120_fu_3295_p2;

assign tmp_120_fu_3295_p2 = (tmp_116_fu_3285_p4 + f_3_cast_reg_4704);

assign tmp_121_fu_3312_p2 = (p_shl35_cast_reg_4735 + tmp17_fu_3304_p3);

assign tmp_122_cast_cast_fu_3617_p1 = tmp_121_reg_4779;

assign tmp_122_fu_3317_p1 = tmp_121_fu_3312_p2;

assign tmp_125_fu_4174_p1 = colOutIdx_8_reg_1387;

assign tmp_126_fu_4179_p2 = (phi_mul8_reg_1363 + colOutIdx_8_cast_fu_4158_p1);

assign tmp_127_fu_4185_p1 = tmp_126_fu_4179_p2;

assign tmp_129_fu_3351_p1 = maxval_0_8_to_int_fu_3337_p1[22:0];

assign tmp_12_cast_fu_1790_p1 = $signed(tmp_12_fu_1784_p2);

assign tmp_12_fu_1784_p2 = (p_shl7_cast_fu_1768_p1 - p_shl8_cast_fu_1780_p1);

assign tmp_131_fu_3327_p2 = (p_shl37_cast_reg_4745 + tmp18_fu_3322_p2);

assign tmp_132_fu_3332_p1 = tmp_131_fu_3327_p2;

assign tmp_133_fu_3359_p4 = {{maxval_1_8_to_int_fu_3355_p1[30:23]}};

assign tmp_134_fu_3369_p1 = maxval_1_8_to_int_fu_3355_p1[22:0];

assign tmp_135_cast_fu_3429_p1 = tmp_135_fu_3421_p3;

assign tmp_135_fu_3421_p3 = {{c_3_reg_1206}, {4'd0}};

assign tmp_136_fu_3385_p2 = (notrhs7_fu_3379_p2 | notlhs7_fu_3373_p2);

assign tmp_137_fu_3403_p2 = (notrhs8_fu_3397_p2 | notlhs8_fu_3391_p2);

assign tmp_138_fu_3409_p2 = (tmp_137_fu_3403_p2 & tmp_136_fu_3385_p2);

assign tmp_139_fu_3597_p2 = ($signed(tmp19_fu_3582_p2) + $signed(tmp20_cast_fu_3593_p1));

assign tmp_13_fu_1952_p2 = (tmp_s_fu_1946_p2 & grp_fu_1474_p2);

assign tmp_140_fu_3603_p1 = $signed(tmp_139_fu_3597_p2);

assign tmp_142_fu_3415_p2 = (tmp_138_fu_3409_p2 & grp_fu_1474_p2);

assign tmp_143_fu_3433_p3 = p_Val2_s_41_reg_4750[32'd31];

assign tmp_144_fu_3449_p1 = p_Val2_s_41_reg_4750[22:0];

assign tmp_145_fu_3534_p1 = tmp_154_fu_3526_p3;

assign tmp_146_fu_3538_p4 = {{tmp_165_i_i_i2_fu_3520_p2[55:24]}};

assign tmp_147_fu_3871_p2 = (tmp24_cast_fu_3867_p1 + tmp23_reg_4825);

assign tmp_148_fu_3876_p1 = tmp_147_fu_3871_p2;

assign tmp_149_cast_fu_3915_p1 = $signed(tmp_149_fu_3909_p2);

assign tmp_149_fu_3909_p2 = (p_shl32_cast_fu_3893_p1 - p_shl33_cast_fu_3905_p1);

assign tmp_14_cast_fu_1804_p1 = $signed(tmp_14_fu_1799_p2);

assign tmp_14_fu_1799_p2 = (f_cast_reg_4195 + tmp5_fu_1794_p2);

assign tmp_150_fu_3476_p3 = sh_assign_4_fu_3470_p2[32'd8];

assign tmp_151_cast_fu_3956_p1 = $signed(tmp_151_fu_3950_p2);

assign tmp_151_fu_3950_p2 = ($signed(tmp26_cast_fu_3946_p1) + $signed(tmp25_cast_fu_3937_p1));

assign tmp_152_fu_3960_p1 = $unsigned(tmp_151_cast_fu_3956_p1);

assign tmp_154_fu_3526_p3 = tmp_164_i_i_i2_fu_3514_p2[32'd24];

assign tmp_155_fu_3624_p4 = {{b_maxval_3_to_int_fu_3620_p1[30:23]}};

assign tmp_156_fu_3570_p2 = p_Val2_1_fu_3562_p3 << 32'd6;

assign tmp_157_fu_3642_p4 = {{b_maxval_4_to_int_fu_3638_p1[30:23]}};

assign tmp_158_fu_3576_p2 = p_Val2_1_fu_3562_p3 << 32'd4;

assign tmp_159_fu_3668_p2 = (notrhs9_fu_3662_p2 | notlhs9_fu_3656_p2);

assign tmp_15_fu_1808_p1 = $unsigned(tmp_14_cast_fu_1804_p1);

assign tmp_160_fu_3686_p2 = (notrhs10_fu_3680_p2 | notlhs10_fu_3674_p2);

assign tmp_161_fu_3692_p2 = (tmp_160_fu_3686_p2 & tmp_159_fu_3668_p2);

assign tmp_161_i_i_i2_cast1_fu_3462_p1 = tmp_161_i_i_i2_fu_3452_p4;

assign tmp_161_i_i_i2_fu_3452_p4 = {{{{1'd1}, {tmp_144_fu_3449_p1}}}, {1'd0}};

assign tmp_161_i_i_i_cast1_fu_2309_p1 = tmp_161_i_i_i_fu_2299_p4;

assign tmp_161_i_i_i_fu_2299_p4 = {{{{1'd1}, {tmp_56_fu_2296_p1}}}, {1'd0}};

assign tmp_162_i_i_i2_cast_fu_3490_p1 = $signed(tmp_162_i_i_i2_fu_3484_p2);

assign tmp_162_i_i_i2_fu_3484_p2 = (8'd127 - loc_V_2_fu_3440_p4);

assign tmp_162_i_i_i_cast_fu_2337_p1 = $signed(tmp_162_i_i_i_fu_2331_p2);

assign tmp_162_i_i_i_fu_2331_p2 = (8'd127 - loc_V_fu_2287_p4);

assign tmp_163_fu_3698_p2 = (tmp_161_fu_3692_p2 & grp_fu_1474_p2);

assign tmp_163_i_i_i2_fu_3510_p1 = $unsigned(sh_assign_5_cast_fu_3502_p1);

assign tmp_163_i_i_i_fu_2357_p1 = $unsigned(sh_assign_1_cast_fu_2349_p1);

assign tmp_164_fu_3919_p4 = {{phi_mul6_reg_1252[15:7]}};

assign tmp_164_i_i_i2_fu_3514_p2 = tmp_161_i_i_i2_fu_3452_p4 >> sh_assign_5_cast_cas_fu_3506_p1;

assign tmp_164_i_i_i_fu_2361_p2 = tmp_161_i_i_i_fu_2299_p4 >> sh_assign_1_cast_cas_fu_2353_p1;

assign tmp_165_fu_3281_p1 = j_1_reg_1218[0:0];

assign tmp_165_i_i_i2_fu_3520_p2 = tmp_161_i_i_i2_cast1_fu_3462_p1 << tmp_163_i_i_i2_fu_3510_p1;

assign tmp_165_i_i_i_fu_2367_p2 = tmp_161_i_i_i_cast1_fu_2309_p1 << tmp_163_i_i_i_fu_2357_p1;

assign tmp_166_fu_3634_p1 = b_maxval_3_to_int_fu_3620_p1[22:0];

assign tmp_167_fu_3652_p1 = b_maxval_4_to_int_fu_3638_p1[22:0];

assign tmp_168_fu_3881_p1 = b_k_3_reg_1275[3:0];

assign tmp_16_fu_3150_p1 = invdar1_reg_1160;

assign tmp_17_fu_1592_p2 = (k4_cast2_fu_1576_p1 + r_reg_836);

assign tmp_18_fu_1630_p2 = (p_shl_cast_fu_1614_p1 - p_shl5_cast_fu_1626_p1);

assign tmp_19_fu_2044_p2 = (k_8_fu_2036_p3 | 5'd1);

assign tmp_20_fu_3155_p2 = ((invdar1_reg_1160 == 9'd399) ? 1'b1 : 1'b0);

assign tmp_21_fu_2054_p0 = tmp_21_fu_2054_p00;

assign tmp_21_fu_2054_p00 = tmp_19_fu_2044_p2;

assign tmp_21_fu_2054_p2 = (tmp_21_fu_2054_p0 * $signed('hA8));

assign tmp_22_fu_1661_p2 = (c_cast1_reg_4241 + tmp2_fu_1652_p4);

assign tmp_23_fu_1666_p1 = tmp_22_fu_1661_p2;

assign tmp_24_fu_1676_p2 = (k4_cast2_reg_4254 + tmp3_fu_1671_p2);

assign tmp_25_fu_1734_p1 = tmp_24_reg_4295;

assign tmp_26_cast_fu_1711_p1 = $signed(tmp_26_fu_1705_p2);

assign tmp_26_fu_1705_p2 = (p_shl11_cast_fu_1689_p1 - p_shl12_cast_fu_1701_p1);

assign tmp_27_fu_1720_p2 = (f_cast1_reg_4200 + tmp4_fu_1715_p2);

assign tmp_28_cast_fu_1725_p1 = $signed(tmp_27_fu_1720_p2);

assign tmp_28_fu_1729_p1 = $unsigned(tmp_28_cast_fu_1725_p1);

assign tmp_2_fu_1973_p1 = invdar_reg_958;

assign tmp_30_fu_1470_p0 = inputImg_q0;

assign tmp_32_fu_2088_p1 = j_reg_1026[0:0];

assign tmp_33_fu_3050_p3 = {{colOutIdx_4_reg_1138}, {4'd0}};

assign tmp_34_fu_2179_p4 = {{maxval_0_3_to_int_fu_2175_p1[30:23]}};

assign tmp_35_fu_2189_p1 = maxval_0_3_to_int_fu_2175_p1[22:0];

assign tmp_36_fu_2197_p4 = {{maxval_1_3_to_int_fu_2193_p1[30:23]}};

assign tmp_37_fu_2207_p1 = maxval_1_3_to_int_fu_2193_p1[22:0];

assign tmp_38_fu_2223_p2 = (notrhs1_fu_2217_p2 | notlhs1_fu_2211_p2);

assign tmp_39_fu_2241_p2 = (notrhs2_fu_2235_p2 | notlhs2_fu_2229_p2);

assign tmp_3_fu_1978_p2 = ((invdar_reg_958 == 11'd1175) ? 1'b1 : 1'b0);

assign tmp_40_fu_2132_p2 = (p_shl18_cast_fu_2114_p1 - p_shl19_cast_fu_2128_p1);

assign tmp_41_fu_2247_p2 = (tmp_39_fu_2241_p2 & tmp_38_fu_2223_p2);

assign tmp_43_fu_2253_p2 = (tmp_41_fu_2247_p2 & grp_fu_1474_p2);

assign tmp_44_cast_fu_2143_p1 = $signed(tmp_44_fu_2138_p2);

assign tmp_44_fu_2138_p2 = (tmp_40_fu_2132_p2 + f_1_cast_reg_4402);

assign tmp_45_cast_fu_2152_p1 = tmp_45_fu_2147_p2;

assign tmp_45_fu_2147_p2 = ($signed(tmp_44_cast_fu_2143_p1) + $signed(phi_mul4_cast_reg_4425));

assign tmp_46_fu_2156_p1 = $unsigned(tmp_45_cast_fu_2152_p1);

assign tmp_47_fu_2271_p2 = (p_shl22_cast_fu_2267_p1 - b_k_5_cast_reg_4463);

assign tmp_48_fu_3185_p2 = ($signed(f_3_cast_fu_3169_p1) + $signed(8'd176));

assign tmp_49_fu_3999_p1 = k_5_reg_1307;

assign tmp_4_fu_1871_p2 = (p_shl1_cast_fu_1855_p1 - p_shl2_cast_fu_1867_p1);

assign tmp_50_fu_2280_p3 = p_Val2_s_reg_4448[32'd31];

assign tmp_51_fu_2161_p2 = ($signed(tmp_44_cast_fu_2143_p1) + $signed(tmp_21_reg_4443));

assign tmp_52_fu_3982_p1 = f_4_reg_1229;

assign tmp_53_fu_2170_p1 = $unsigned(tmp_55_cast_fu_2166_p1);

assign tmp_55_cast_fu_2166_p1 = tmp_51_fu_2161_p2;

assign tmp_55_fu_2452_p4 = {{b_maxval_to_int_fu_2448_p1[30:23]}};

assign tmp_56_fu_2296_p1 = p_Val2_s_reg_4448[22:0];

assign tmp_57_fu_2470_p4 = {{b_maxval_1_to_int_fu_2466_p1[30:23]}};

assign tmp_58_cast_fu_2276_p1 = $signed(tmp_47_fu_2271_p2);

assign tmp_58_fu_2323_p3 = sh_assign_fu_2317_p2[32'd8];

assign tmp_59_fu_2373_p3 = tmp_164_i_i_i_fu_2361_p2[32'd24];

assign tmp_5_cast_fu_2010_p1 = $signed(tmp_5_fu_2004_p2);

assign tmp_5_fu_2004_p2 = ($signed(f_1_cast1_fu_1988_p1) + $signed(8'd172));

assign tmp_60_fu_2417_p2 = ($signed({{1'b0}, {32'd84}}) * $signed(p_Val2_6_fu_2409_p3));

assign tmp_61_fu_2496_p2 = (notrhs3_fu_2490_p2 | notlhs3_fu_2484_p2);

assign tmp_62_fu_2429_p2 = ($signed(tmp_5_cast_reg_4415) + $signed(tmp7_fu_2423_p2));

assign tmp_63_fu_2434_p1 = $signed(tmp_62_fu_2429_p2);

assign tmp_64_fu_2381_p1 = tmp_59_fu_2373_p3;

assign tmp_65_fu_2385_p4 = {{tmp_165_i_i_i_fu_2367_p2[55:24]}};

assign tmp_66_fu_2514_p2 = (notrhs4_fu_2508_p2 | notlhs4_fu_2502_p2);

assign tmp_67_fu_2462_p1 = b_maxval_to_int_fu_2448_p1[22:0];

assign tmp_68_fu_2520_p2 = (tmp_66_fu_2514_p2 & tmp_61_fu_2496_p2);

assign tmp_69_fu_3083_p2 = (tmp16_cast_fu_3079_p1 + tmp8_reg_4646);

assign tmp_6_fu_1920_p4 = {{rowOutIdx_to_int_fu_1916_p1[30:23]}};

assign tmp_71_fu_2480_p1 = b_maxval_1_to_int_fu_2466_p1[22:0];

assign tmp_72_fu_3088_p1 = tmp_69_fu_3083_p2;

assign tmp_73_fu_2526_p2 = (tmp_68_fu_2520_p2 & grp_fu_1474_p2);

assign tmp_74_fu_2658_p2 = (k_2_cast_fu_2642_p1 + r_2_reg_1049);

assign tmp_75_fu_2668_p0 = tmp_75_fu_2668_p00;

assign tmp_75_fu_2668_p00 = tmp_74_fu_2658_p2;

assign tmp_75_fu_2668_p2 = (tmp_75_fu_2668_p0 * $signed('h54));

assign tmp_76_fu_2702_p2 = (p_shl15_cast_fu_2686_p1 - p_shl16_cast_fu_2698_p1);

assign tmp_78_fu_2973_p3 = {{c_2_reg_1061}, {4'd0}};

assign tmp_79_fu_2720_p2 = (p_shl17_cast_fu_2716_p1 - p_shl15_cast1_fu_2682_p1);

assign tmp_7_cast_fu_1907_p1 = $signed(tmp_7_fu_1902_p2);

assign tmp_7_fu_1902_p2 = ($signed(tmp6_cast_fu_1898_p1) + $signed(phi_mul2_cast_reg_4323));

assign tmp_80_fu_2990_p2 = (tmp13_reg_4538 + tmp14_cast_fu_2986_p1);

assign tmp_81_fu_2995_p1 = tmp_80_fu_2990_p2;

assign tmp_82_fu_3097_p4 = {{rowOutIdx_7_to_int_fu_3093_p1[30:23]}};

assign tmp_83_fu_3107_p1 = rowOutIdx_7_to_int_fu_3093_p1[22:0];

assign tmp_84_fu_3223_p2 = (k_12_fu_3203_p3 | 4'd1);

assign tmp_85_fu_3123_p2 = (notrhs5_fu_3117_p2 | notlhs5_fu_3111_p2);

assign tmp_86_fu_2742_p2 = (colOutIdx_3_cast_fu_2726_p1 + c_2_reg_1061);

assign tmp_87_fu_2772_p2 = (p_shl26_cast_fu_2756_p1 - p_shl27_cast_fu_2768_p1);

assign tmp_88_fu_2802_p2 = (p_shl28_cast_fu_2786_p1 - p_shl29_cast_fu_2798_p1);

assign tmp_89_fu_2832_p2 = (p_shl30_cast_fu_2816_p1 - p_shl31_cast_fu_2828_p1);

assign tmp_8_fu_1911_p1 = $unsigned(tmp_7_cast_fu_1907_p1);

assign tmp_91_fu_4067_p1 = k_6_reg_1318;

assign tmp_92_fu_4095_p2 = (p_shl20_cast_fu_4079_p1 - p_shl21_cast_fu_4091_p1);

assign tmp_93_fu_4154_p1 = k_7_reg_1352;

assign tmp_94_fu_3129_p2 = (tmp_85_fu_3123_p2 & grp_fu_1474_p2);

assign tmp_96_fu_3808_p3 = {{colOutIdx_6_reg_1264}, {4'd0}};

assign tmp_97_fu_4008_p4 = {{rowOutIdx_8_to_int_fu_4004_p1[30:23]}};

assign tmp_98_cast_fu_2872_p1 = $signed(tmp_98_fu_2867_p2);

assign tmp_98_fu_2867_p2 = ($signed(tmp9_cast_fu_2863_p1) + $signed(tmp_75_reg_4559));

assign tmp_99_fu_2876_p1 = $unsigned(tmp_98_cast_fu_2872_p1);

assign tmp_9_fu_1930_p1 = rowOutIdx_to_int_fu_1916_p1[22:0];

assign tmp_fu_1533_p1 = f_reg_825;

assign tmp_i1_fu_2968_p1 = k_20_fu_2962_p2;

assign tmp_i2_fu_3977_p1 = k_15_fu_3971_p2;

assign tmp_i_fu_1755_p1 = k_10_fu_1749_p2;

assign tmp_i_i_i_i2_cast_fu_3466_p1 = loc_V_2_fu_3440_p4;

assign tmp_i_i_i_i_cast_fu_2313_p1 = loc_V_fu_2287_p4;

assign tmp_s_fu_1946_p2 = (notrhs_fu_1940_p2 | notlhs_fu_1934_p2);

assign weightsConv1_address0 = tmp_28_fu_1729_p1;

assign weightsConv2_address0 = tmp_107_fu_2943_p1;

assign weightsFC1_address0 = tmp_152_fu_3960_p1;

assign weightsFC2_address0 = tmp_117_fu_4131_p1;

assign weightsFC3_address0 = tmp_127_fu_4185_p1;

always @ (posedge ap_clk) begin
    f_cast_reg_4195[13:3] <= 11'b00000000000;
    f_cast1_reg_4200[8:3] <= 6'b000000;
    phi_mul_cast_reg_4223[13] <= 1'b0;
    c_cast1_reg_4241[9:5] <= 5'b00000;
    k4_cast2_reg_4254[4:3] <= 2'b00;
    p_shl6_reg_4272[1:0] <= 2'b00;
    tmp_18_reg_4277[0] <= 1'b0;
    phi_mul2_cast_reg_4323[13] <= 1'b0;
    tmp_4_reg_4349[0] <= 1'b0;
    tmp_8_reg_4362[63:32] <= 32'b00000000000000000000000000000000;
    f_1_cast_reg_4402[8:3] <= 6'b000000;
    phi_mul4_cast_reg_4425[13] <= 1'b0;
    tmp_21_reg_4443[2:0] <= 3'b000;
    b_k_5_cast_reg_4463[0] <= 1'b0;
    b_k_5_cast_reg_4463[7:5] <= 3'b000;
    f_2_cast_reg_4507[7:5] <= 3'b000;
    tmp13_reg_4538[4:0] <= 5'b00000;
    tmp_75_reg_4559[1:0] <= 2'b00;
    tmp_76_reg_4564[0] <= 1'b0;
    tmp_79_reg_4569[4:0] <= 5'b00000;
    tmp_87_reg_4582[0] <= 1'b0;
    tmp_88_reg_4587[0] <= 1'b0;
    tmp_89_reg_4592[4:0] <= 5'b00000;
    tmp8_reg_4646[4:0] <= 5'b00000;
    tmp_33_reg_4659[3:0] <= 4'b0000;
    tmp_72_reg_4672[63:11] <= 53'b00000000000000000000000000000000000000000000000000000;
    f_3_cast_reg_4704[7:5] <= 3'b000;
    p_shl35_cast_reg_4735[5:0] <= 6'b000000;
    p_shl35_cast_reg_4735[10:9] <= 2'b00;
    p_shl36_cast_reg_4740[7:0] <= 8'b10000000;
    p_shl36_cast_reg_4740[11] <= 1'b0;
    p_shl37_cast_reg_4745[5:0] <= 6'b100000;
    p_shl37_cast_reg_4745[11:9] <= 3'b000;
    tmp23_reg_4825[3:0] <= 4'b0000;
    tmp_96_reg_4838[3:0] <= 4'b0000;
    tmp_109_reg_4843[6:0] <= 7'b0000000;
    tmp_148_reg_4856[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    tmp_52_reg_4889[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    tmp_49_reg_4907[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    tmp_91_reg_4925[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    tmp_92_reg_4931[2:0] <= 3'b000;
    tmp_93_reg_4972[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //lenetSynthMatlab
