// Seed: 399058909
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_4;
  assign module_1.id_1 = 0;
  always @(*) id_1 = 1 == 1'b0;
  always @(posedge 1 or id_1);
endmodule
module module_1 (
    input wor  id_0,
    input tri0 id_1
);
  if (1) begin : LABEL_0
    id_3(
        .id_0("" ? id_1 : 1'd0), .id_1(1), .id_2(1), .id_3(1)
    );
  end else wire id_4;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
