 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Sun May  1 18:02:29 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc

  Startpoint: node0/mul3_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node0_p4_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul3_reg[8]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul3_reg[8]/Q (EDFQD1BWP)          0.07       0.07 f
  U10360/Z (CKAN2D2BWP)                    0.06 *     0.12 f
  U1348/Z (CKBD0BWP)                       0.04 *     0.16 f
  y6_node0_p4_reg[8]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node0_p4_reg[8]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul4_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul4_reg[10]/CP (EDFQD1BWP)        0.00       0.00 r
  node0/mul4_reg[10]/Q (EDFQD1BWP)         0.07       0.07 f
  U10515/Z (CKAN2D0BWP)                    0.06 *     0.12 f
  U1306/Z (CKBD0BWP)                       0.04 *     0.16 f
  y7_node0_p4_reg[10]/D (DFQD1BWP)         0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node0_p4_reg[10]/CP (DFQD1BWP)        0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul3_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node1_p4_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul3_reg[3]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul3_reg[3]/Q (EDFQD1BWP)          0.07       0.07 f
  U18759/Z (CKAN2D1BWP)                    0.06 *     0.13 f
  U10466/Z (CKBD0BWP)                      0.03 *     0.16 f
  y6_node1_p4_reg[3]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node1_p4_reg[3]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul2_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p4_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul2_reg[9]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul2_reg[9]/Q (EDFQD1BWP)          0.07       0.07 f
  U11199/Z (CKAN2D0BWP)                    0.05 *     0.13 f
  U10351/Z (CKBD0BWP)                      0.04 *     0.16 f
  y5_node0_p4_reg[9]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node0_p4_reg[9]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul2_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node1_p4_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul2_reg[4]/CP (EDFQD2BWP)         0.00       0.00 r
  node1/mul2_reg[4]/Q (EDFQD2BWP)          0.08       0.08 f
  U18948/Z (CKAN2D0BWP)                    0.05 *     0.13 f
  U10472/Z (CKBD0BWP)                      0.03 *     0.16 f
  y5_node1_p4_reg[4]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node1_p4_reg[4]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul3_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node0_p4_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul3_reg[5]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul3_reg[5]/Q (EDFQD1BWP)          0.07       0.07 f
  U10387/Z (CKAN2D2BWP)                    0.06 *     0.13 f
  U495/Z (CKBD0BWP)                        0.04 *     0.16 f
  y6_node0_p4_reg[5]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node0_p4_reg[5]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul3_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node0_p4_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul3_reg[7]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul3_reg[7]/Q (EDFQD1BWP)          0.07       0.07 f
  U10369/Z (CKAN2D2BWP)                    0.06 *     0.12 f
  U1292/Z (CKBD0BWP)                       0.04 *     0.16 f
  y6_node0_p4_reg[7]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node0_p4_reg[7]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul4_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul4_reg[11]/CP (EDFQD1BWP)        0.00       0.00 r
  node0/mul4_reg[11]/Q (EDFQD1BWP)         0.07       0.07 f
  U10532/Z (CKAN2D0BWP)                    0.06 *     0.13 f
  U1301/Z (CKBD0BWP)                       0.04 *     0.16 f
  y7_node0_p4_reg[11]/D (DFQD1BWP)         0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node0_p4_reg[11]/CP (DFQD1BWP)        0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul3_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node0_p4_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul3_reg[4]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul3_reg[4]/Q (EDFQD1BWP)          0.07       0.07 f
  U10396/Z (CKAN2D2BWP)                    0.06 *     0.13 f
  U1299/Z (CKBD0BWP)                       0.04 *     0.16 f
  y6_node0_p4_reg[4]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node0_p4_reg[4]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul3_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node1_p4_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul3_reg[4]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul3_reg[4]/Q (EDFQD1BWP)          0.07       0.07 f
  U18946/Z (CKAN2D1BWP)                    0.06 *     0.13 f
  U10479/Z (CKBD0BWP)                      0.04 *     0.16 f
  y6_node1_p4_reg[4]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node1_p4_reg[4]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul3_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node0_p4_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul3_reg[3]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul3_reg[3]/Q (EDFQD1BWP)          0.07       0.07 f
  U10405/Z (CKAN2D2BWP)                    0.06 *     0.13 f
  U1300/Z (CKBD0BWP)                       0.04 *     0.16 f
  y6_node0_p4_reg[3]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node0_p4_reg[3]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul4_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul4_reg[3]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul4_reg[3]/Q (EDFQD1BWP)          0.08       0.08 f
  U10337/Z (CKAN2D0BWP)                    0.05 *     0.13 f
  U10336/Z (CKBD0BWP)                      0.03 *     0.16 f
  y7_node0_p4_reg[3]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node0_p4_reg[3]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul4_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul4_reg[4]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul4_reg[4]/Q (EDFQD1BWP)          0.07       0.07 f
  U10471/Z (CKAN2D0BWP)                    0.06 *     0.13 f
  U10469/Z (CKBD0BWP)                      0.04 *     0.16 f
  y7_node0_p4_reg[4]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node0_p4_reg[4]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul1_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node1_p4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul1_reg[0]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul1_reg[0]/Q (EDFQD1BWP)          0.08       0.08 f
  U10423/ZN (ND2D1BWP)                     0.05 *     0.13 r
  U207/ZN (CKND0BWP)                       0.03 *     0.16 f
  y4_node1_p4_reg[0]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node1_p4_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul4_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul4_reg[8]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul4_reg[8]/Q (EDFQD1BWP)          0.07       0.07 f
  U10497/Z (CKAN2D0BWP)                    0.06 *     0.13 f
  U521/Z (CKBD0BWP)                        0.04 *     0.16 f
  y7_node0_p4_reg[8]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node0_p4_reg[8]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul2_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p4_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul2_reg[7]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul2_reg[7]/Q (EDFQD1BWP)          0.08       0.08 f
  U11183/Z (CKAN2D0BWP)                    0.05 *     0.13 f
  U10486/Z (CKBD0BWP)                      0.03 *     0.17 f
  y5_node0_p4_reg[7]/D (DFQD1BWP)          0.00 *     0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node0_p4_reg[7]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul4_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul4_reg[6]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul4_reg[6]/Q (EDFQD1BWP)          0.07       0.07 f
  U10485/Z (CKAN2D0BWP)                    0.06 *     0.13 f
  U10483/Z (CKBD0BWP)                      0.04 *     0.17 f
  y7_node0_p4_reg[6]/D (DFQD1BWP)          0.00 *     0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node0_p4_reg[6]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul2_reg[8]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p4_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul2_reg[8]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul2_reg[8]/Q (EDFQD1BWP)          0.08       0.08 f
  U11198/Z (CKAN2D0BWP)                    0.05 *     0.13 f
  U10492/Z (CKBD0BWP)                      0.04 *     0.17 f
  y5_node0_p4_reg[8]/D (DFQD1BWP)          0.00 *     0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node0_p4_reg[8]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul4_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul4_reg[9]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul4_reg[9]/Q (EDFQD1BWP)          0.07       0.07 f
  U10506/Z (CKAN2D0BWP)                    0.05 *     0.12 f
  U451/ZN (CKND0BWP)                       0.03 *     0.15 r
  U452/ZN (CKND0BWP)                       0.01 *     0.17 f
  y7_node0_p4_reg[9]/D (DFQD1BWP)          0.00 *     0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node0_p4_reg[9]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node0_p4_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul1_reg[1]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul1_reg[1]/Q (EDFQD1BWP)          0.09       0.09 f
  U10428/Z (AN2D8BWP)                      0.04 *     0.12 f
  U1343/ZN (CKND0BWP)                      0.03 *     0.15 r
  U1344/ZN (CKND0BWP)                      0.02 *     0.17 f
  y4_node0_p4_reg[1]/D (DFQD1BWP)          0.00 *     0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node0_p4_reg[1]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
