set a(0-1514) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(5,64) QUANTITY 1 NAME p:io_read(p:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-22 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2156 {}}} SUCCS {{258 0 0 0-1506 {}} {256 0 0 0-2156 {}}} CYCLES {}}
set a(0-1515) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(6,64) QUANTITY 1 NAME r:io_read(r:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-23 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-2153 {}}} SUCCS {{258 0 0 0-1506 {}} {256 0 0 0-2153 {}}} CYCLES {}}
set a(0-1516) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:i:asn(STAGE_MAIN_LOOP:i(3:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-24 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1506 {}}} SUCCS {{259 0 0 0-1506 {}}} CYCLES {}}
set a(0-1517) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-25 LOC {0 1.0 1 0.9065624999999999 1 0.9065624999999999 1 0.9065624999999999 1 0.9065624999999999} PREDS {{774 0 0 0-2151 {}}} SUCCS {{259 0 0 0-1518 {}} {130 0 0 0-1507 {}} {256 0 0 0-2151 {}}} CYCLES {}}
set a(0-1518) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,4) QUANTITY 1 NAME STAGE_MAIN_LOOP:acc#1 TYPE ACCU DELAY {0.95 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-26 LOC {1 0.0 1 0.9065624999999999 1 0.9065624999999999 1 0.9656249374999999 1 0.9656249374999999} PREDS {{259 0 0 0-1517 {}}} SUCCS {{259 0 0 0-1519 {}} {130 0 0 0-1507 {}} {258 0 0 0-2148 {}} {258 0 0 0-2151 {}}} CYCLES {}}
set a(0-1519) {AREA_SCORE 8.74 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_shift_l(1,0,4,10) QUANTITY 1 NAME STAGE_MAIN_LOOP:lshift TYPE SHIFTLEFT DELAY {0.55 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-27 LOC {1 0.0590625 1 0.965625 1 0.965625 1 0.9999999374999999 1 0.9999999374999999} PREDS {{259 0 0 0-1518 {}}} SUCCS {{258 0 0 0-1521 {}} {130 0 0 0-1507 {}} {258 0 0 0-1508 {}}} CYCLES {}}
set a(0-1520) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME operator-<64,false>:acc TYPE ACCU DELAY {1.84 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-28 LOC {1 0.0 1 0.8846875 1 0.8846875 1 0.9999999374999999 1 0.9999999374999999} PREDS {} SUCCS {{259 0 0 0-1521 {}} {130 0 0 0-1507 {}}} CYCLES {}}
set a(0-1521) {AREA_SCORE 1210.40 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_div(64,10,0) QUANTITY 1 MULTICYCLE mgc_div(64,10,0) NAME STAGE_MAIN_LOOP:div TYPE DIV DELAY {3cy+10.40 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-29 LOC {1 1.0 1 1.0 1 1.0 5 0.6499701875000001 5 0.6499701875000001} PREDS {{259 0 0 0-1520 {}} {258 0 0 0-1519 {}}} SUCCS {{259 0 0 0-1522 {}} {130 0 0 0-1507 {}}} CYCLES {}}
set a(0-1522) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-30 LOC {5 0.64997025 5 0.64997025 5 0.64997025 5 0.64997025 5 0.8837499999999999} PREDS {{259 0 0 0-1521 {}} {772 0 0 0-1507 {}}} SUCCS {{258 0 0 0-1524 {}} {258 0 0 0-1507 {}}} CYCLES {}}
set a(0-1523) {AREA_SCORE {} NAME modExp_dev:result:asn(modExp_dev:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-31 LOC {0 1.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{772 0 0 0-1508 {}} {772 0 0 0-1507 {}}} SUCCS {{258 0 0 0-1507 {}}} CYCLES {}}
set a(0-1524) {AREA_SCORE {} NAME operator><64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-32 LOC {5 0.64997025 5 0.8837499999999999 5 0.8837499999999999 5 0.8837499999999999 5 0.8837499999999999} PREDS {{258 0 0 0-1522 {}}} SUCCS {{259 0 0 0-1525 {}} {130 0 0 0-1507 {}}} CYCLES {}}
set a(0-1525) {AREA_SCORE {} NAME operator><64,false>:not#1 TYPE NOT PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-33 LOC {5 0.64997025 5 0.8837499999999999 5 0.8837499999999999 5 0.8837499999999999} PREDS {{259 0 0 0-1524 {}}} SUCCS {{259 0 0 0-1526 {}} {130 0 0 0-1507 {}}} CYCLES {}}
set a(0-1526) {AREA_SCORE {} NAME operator><64,false>:conc#1 TYPE CONCATENATE PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-34 LOC {5 0.64997025 5 0.8837499999999999 5 0.8837499999999999 5 0.8837499999999999} PREDS {{259 0 0 0-1525 {}}} SUCCS {{259 0 0 0-1527 {}} {130 0 0 0-1507 {}}} CYCLES {}}
set a(0-1527) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc#1 TYPE ACCU DELAY {1.86 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-35 LOC {5 0.64997025 5 0.8837499999999999 5 0.8837499999999999 5 0.9999999374999999 5 0.9999999374999999} PREDS {{259 0 0 0-1526 {}}} SUCCS {{259 0 0 0-1528 {}} {130 0 0 0-1507 {}}} CYCLES {}}
set a(0-1528) {AREA_SCORE {} NAME operator><64,false>:slc()(65)#1 TYPE READSLICE PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-36 LOC {5 0.7662202499999999 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1527 {}}} SUCCS {{259 0 0 0-1529 {}} {130 0 0 0-1507 {}}} CYCLES {}}
set a(0-1529) {AREA_SCORE {} NAME modExp_dev:while:not#1 TYPE NOT PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-37 LOC {5 0.7662202499999999 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1528 {}}} SUCCS {{259 0 0 0-1530 {}} {130 0 0 0-1507 {}}} CYCLES {}}
set a(0-1530) {AREA_SCORE {} NAME modExp_dev:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-38 LOC {5 0.7662202499999999 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1529 {}} {772 0 0 0-1507 {}}} SUCCS {{259 0 0 0-1507 {}}} CYCLES {}}
set a(0-1531) {AREA_SCORE {} NAME modExp_dev:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-39 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1545 {}}} SUCCS {{259 0 0 0-1532 {}} {256 0 0 0-1545 {}}} CYCLES {}}
set a(0-1532) {AREA_SCORE {} NAME modExp_dev:while:break(modExp_dev:while) TYPE TERMINATE PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-40 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-1531 {}}} SUCCS {{128 0 0 0-1535 {}} {128 0 0 0-1539 {}} {128 0 0 0-1545 {}}} CYCLES {}}
set a(0-1533) {AREA_SCORE {} NAME modExp_dev:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-41 LOC {0 1.0 1 0.7684375 1 0.7684375 1 0.7684375 12 0.7684375} PREDS {{774 0 0 0-1535 {}}} SUCCS {{259 0 0 0-1534 {}} {256 0 0 0-1535 {}}} CYCLES {}}
set a(0-1534) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME modExp_dev:while:acc TYPE ACCU DELAY {1.84 ns} PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-42 LOC {1 0.0 1 0.7684375 1 0.7684375 1 0.8837499375 12 0.8837499375} PREDS {{259 0 0 0-1533 {}}} SUCCS {{259 0 0 0-1535 {}} {258 0 0 0-1540 {}}} CYCLES {}}
set a(0-1535) {AREA_SCORE {} NAME modExp_dev:while:asn(modExp_dev:exp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-43 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.8837499999999999 12 1.0} PREDS {{772 0 0 0-1535 {}} {259 0 0 0-1534 {}} {256 0 0 0-1533 {}} {128 0 0 0-1532 {}}} SUCCS {{774 0 0 0-1533 {}} {772 0 0 0-1535 {}}} CYCLES {}}
set a(0-1536) {AREA_SCORE {} NAME modExp_dev:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-44 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {{774 0 0 0-1539 {}}} SUCCS {{259 0 0 0-1537 {}} {256 0 0 0-1539 {}}} CYCLES {}}
set a(0-1537) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME modExp_dev:while:mul TYPE MUL DELAY {6.68 ns} PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-45 LOC {1 0.0 1 0.582487175 1 0.582487175 1 0.9999999530000001 1 0.9999999530000001} PREDS {{259 0 0 0-1536 {}}} SUCCS {{259 0 0 0-1538 {}}} CYCLES {}}
set a(0-1538) {AREA_SCORE 7499.81 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME modExp_dev:while:rem TYPE REM DELAY {10cy+0.00 ns} PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-46 LOC {1 1.0 1 1.0 1 1.0 11 0.9999 11 0.9999} PREDS {{259 0 0 0-1537 {}}} SUCCS {{259 0 0 0-1539 {}}} CYCLES {}}
set a(0-1539) {AREA_SCORE {} NAME modExp_dev:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-47 LOC {12 0.0 12 0.0 12 0.0 12 0.0 12 1.0} PREDS {{772 0 0 0-1539 {}} {259 0 0 0-1538 {}} {256 0 0 0-1536 {}} {128 0 0 0-1532 {}}} SUCCS {{774 0 0 0-1536 {}} {772 0 0 0-1539 {}}} CYCLES {}}
set a(0-1540) {AREA_SCORE {} NAME operator><64,false>:not TYPE NOT PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-48 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{258 0 0 0-1534 {}}} SUCCS {{259 0 0 0-1541 {}}} CYCLES {}}
set a(0-1541) {AREA_SCORE {} NAME operator><64,false>:conc TYPE CONCATENATE PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-49 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{259 0 0 0-1540 {}}} SUCCS {{259 0 0 0-1542 {}}} CYCLES {}}
set a(0-1542) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME operator><64,false>:acc TYPE ACCU DELAY {1.86 ns} PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-50 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.9999999374999999 12 0.9999999374999999} PREDS {{259 0 0 0-1541 {}}} SUCCS {{259 0 0 0-1543 {}}} CYCLES {}}
set a(0-1543) {AREA_SCORE {} NAME operator><64,false>:slc()(65) TYPE READSLICE PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-51 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1542 {}}} SUCCS {{259 0 0 0-1544 {}}} CYCLES {}}
set a(0-1544) {AREA_SCORE {} NAME modExp_dev:while:not TYPE NOT PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-52 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1543 {}}} SUCCS {{259 0 0 0-1545 {}}} CYCLES {}}
set a(0-1545) {AREA_SCORE {} NAME modExp_dev:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1507 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-53 LOC {1 0.23156249999999998 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1545 {}} {259 0 0 0-1544 {}} {128 0 0 0-1532 {}} {256 0 0 0-1531 {}}} SUCCS {{774 0 0 0-1531 {}} {772 0 0 0-1545 {}}} CYCLES {}}
set a(0-1507) {CHI {0-1531 0-1532 0-1533 0-1534 0-1535 0-1536 0-1537 0-1538 0-1539 0-1540 0-1541 0-1542 0-1543 0-1544 0-1545} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {120 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 120 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 120 NAME modExp_dev:while TYPE LOOP DELAY {2420.00 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-54 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1530 {}} {130 0 0 0-1529 {}} {130 0 0 0-1528 {}} {130 0 0 0-1527 {}} {130 0 0 0-1526 {}} {130 0 0 0-1525 {}} {130 0 0 0-1524 {}} {258 0 0 0-1523 {}} {258 0 0 0-1522 {}} {130 0 0 0-1521 {}} {130 0 0 0-1520 {}} {130 0 0 0-1519 {}} {130 0 0 0-1518 {}} {130 0 0 0-1517 {}}} SUCCS {{772 0 0 0-1522 {}} {772 0 0 0-1523 {}} {772 0 0 0-1530 {}} {131 0 0 0-1546 {}} {258 0 0 0-1508 {}}} CYCLES {}}
set a(0-1546) {AREA_SCORE {} NAME STAGE_VEC_LOOP:j:asn(STAGE_VEC_LOOP:j)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-55 LOC {5 1.0 5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{131 0 0 0-1507 {}} {772 0 0 0-1508 {}}} SUCCS {{259 0 0 0-1508 {}}} CYCLES {}}
set a(0-1547) {AREA_SCORE {} NAME COMP_LOOP:k:asn(COMP_LOOP:k(9:2)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-56 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-1509 {}}} SUCCS {{258 0 0 0-1509 {}}} CYCLES {}}
set a(0-1548) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1)#1 TYPE READSLICE PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-57 LOC {0 1.0 1 0.8846875 1 0.8846875 1 0.8846875} PREDS {} SUCCS {{259 0 0 0-1549 {}} {130 0 0 0-1509 {}}} CYCLES {}}
set a(0-1549) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:not#1 TYPE NOT PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-58 LOC {0 1.0 1 0.8846875 1 0.8846875 1 0.8846875} PREDS {{259 0 0 0-1548 {}}} SUCCS {{259 0 0 0-1550 {}} {130 0 0 0-1509 {}}} CYCLES {}}
set a(0-1550) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:conc#1 TYPE CONCATENATE PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-59 LOC {0 1.0 1 0.8846875 1 0.8846875 1 0.8846875} PREDS {{259 0 0 0-1549 {}}} SUCCS {{259 0 0 0-1551 {}} {130 0 0 0-1509 {}}} CYCLES {}}
set a(0-1551) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,2,1,64) QUANTITY 1 NAME COMP_LOOP-1:operator<<64,false>:acc#1 TYPE ACCU DELAY {1.84 ns} PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-60 LOC {1 0.0 1 0.8846875 1 0.8846875 1 0.9999999374999999 1 0.9999999374999999} PREDS {{259 0 0 0-1550 {}}} SUCCS {{259 0 0 0-1552 {}} {130 0 0 0-1509 {}}} CYCLES {}}
set a(0-1552) {AREA_SCORE {} NAME COMP_LOOP-1:operator<<64,false>:slc(operator<<64,false>:acc)(63)#1 TYPE READSLICE PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-61 LOC {1 0.1153125 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1551 {}}} SUCCS {{259 0 0 0-1553 {}} {130 0 0 0-1509 {}}} CYCLES {}}
set a(0-1553) {AREA_SCORE {} NAME COMP_LOOP-1:not#2 TYPE NOT PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-62 LOC {1 0.1153125 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1552 {}}} SUCCS {{259 0 0 0-1554 {}} {130 0 0 0-1509 {}}} CYCLES {}}
set a(0-1554) {AREA_SCORE {} NAME COMP_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-63 LOC {1 0.1153125 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1553 {}} {772 0 0 0-1509 {}}} SUCCS {{259 0 0 0-1509 {}}} CYCLES {}}
set a(0-1555) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-64 LOC {0 1.0 135 0.15 135 0.15 135 0.15 135 0.2596875} PREDS {} SUCCS {{258 0 0 0-2068 {}}} CYCLES {}}
set a(0-1556) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-65 LOC {0 1.0 135 0.15 135 0.15 135 0.15 135 0.2596875} PREDS {} SUCCS {{258 0 0 0-2068 {}}} CYCLES {}}
set a(0-1557) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-66 LOC {0 1.0 135 0.15 135 0.15 135 0.15 135 0.2596875} PREDS {} SUCCS {{258 0 0 0-2068 {}}} CYCLES {}}
set a(0-1558) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#7.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-67 LOC {0 1.0 135 0.15 135 0.15 135 0.15 135 0.2596875} PREDS {} SUCCS {{258 0 0 0-2068 {}}} CYCLES {}}
set a(0-1559) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-68 LOC {0 1.0 134 0.15 134 0.15 134 0.15 135 0.2596875} PREDS {} SUCCS {{258 0 0 0-2035 {}}} CYCLES {}}
set a(0-1560) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-69 LOC {0 1.0 134 0.15 134 0.15 134 0.15 135 0.2596875} PREDS {} SUCCS {{258 0 0 0-2035 {}}} CYCLES {}}
set a(0-1561) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-70 LOC {0 1.0 134 0.15 134 0.15 134 0.15 135 0.2596875} PREDS {} SUCCS {{258 0 0 0-2035 {}}} CYCLES {}}
set a(0-1562) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#6.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-71 LOC {0 1.0 134 0.15 134 0.15 134 0.15 135 0.2596875} PREDS {} SUCCS {{258 0 0 0-2035 {}}} CYCLES {}}
set a(0-1563) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-72 LOC {0 1.0 91 0.15 91 0.15 91 0.15 92 0.2596875} PREDS {} SUCCS {{258 0 0 0-1933 {}}} CYCLES {}}
set a(0-1564) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-73 LOC {0 1.0 91 0.15 91 0.15 91 0.15 92 0.2596875} PREDS {} SUCCS {{258 0 0 0-1933 {}}} CYCLES {}}
set a(0-1565) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-74 LOC {0 1.0 91 0.15 91 0.15 91 0.15 92 0.2596875} PREDS {} SUCCS {{258 0 0 0-1933 {}}} CYCLES {}}
set a(0-1566) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#5.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-75 LOC {0 1.0 91 0.15 91 0.15 91 0.15 92 0.2596875} PREDS {} SUCCS {{258 0 0 0-1933 {}}} CYCLES {}}
set a(0-1567) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-76 LOC {0 1.0 90 0.15 90 0.15 90 0.15 92 0.2596875} PREDS {} SUCCS {{258 0 0 0-1900 {}}} CYCLES {}}
set a(0-1568) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-77 LOC {0 1.0 90 0.15 90 0.15 90 0.15 92 0.2596875} PREDS {} SUCCS {{258 0 0 0-1900 {}}} CYCLES {}}
set a(0-1569) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-78 LOC {0 1.0 90 0.15 90 0.15 90 0.15 92 0.2596875} PREDS {} SUCCS {{258 0 0 0-1900 {}}} CYCLES {}}
set a(0-1570) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-79 LOC {0 1.0 90 0.15 90 0.15 90 0.15 92 0.2596875} PREDS {} SUCCS {{258 0 0 0-1900 {}}} CYCLES {}}
set a(0-1571) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-80 LOC {0 1.0 47 0.15 47 0.15 47 0.15 49 0.2596875} PREDS {} SUCCS {{258 0 0 0-1793 {}}} CYCLES {}}
set a(0-1572) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-81 LOC {0 1.0 47 0.15 47 0.15 47 0.15 49 0.2596875} PREDS {} SUCCS {{258 0 0 0-1793 {}}} CYCLES {}}
set a(0-1573) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-82 LOC {0 1.0 47 0.15 47 0.15 47 0.15 49 0.2596875} PREDS {} SUCCS {{258 0 0 0-1793 {}}} CYCLES {}}
set a(0-1574) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-83 LOC {0 1.0 47 0.15 47 0.15 47 0.15 49 0.2596875} PREDS {} SUCCS {{258 0 0 0-1793 {}}} CYCLES {}}
set a(0-1575) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-84 LOC {0 1.0 46 0.15 46 0.15 46 0.15 49 0.2596875} PREDS {} SUCCS {{258 0 0 0-1760 {}}} CYCLES {}}
set a(0-1576) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-85 LOC {0 1.0 46 0.15 46 0.15 46 0.15 49 0.2596875} PREDS {} SUCCS {{258 0 0 0-1760 {}}} CYCLES {}}
set a(0-1577) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-86 LOC {0 1.0 46 0.15 46 0.15 46 0.15 49 0.2596875} PREDS {} SUCCS {{258 0 0 0-1760 {}}} CYCLES {}}
set a(0-1578) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-87 LOC {0 1.0 46 0.15 46 0.15 46 0.15 49 0.2596875} PREDS {} SUCCS {{258 0 0 0-1760 {}}} CYCLES {}}
set a(0-1579) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-88 LOC {0 1.0 2 0.15 2 0.15 2 0.15 6 0.2596875} PREDS {} SUCCS {{258 0 0 0-1656 {}}} CYCLES {}}
set a(0-1580) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-89 LOC {0 1.0 2 0.15 2 0.15 2 0.15 6 0.2596875} PREDS {} SUCCS {{258 0 0 0-1656 {}}} CYCLES {}}
set a(0-1581) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-90 LOC {0 1.0 2 0.15 2 0.15 2 0.15 6 0.2596875} PREDS {} SUCCS {{258 0 0 0-1656 {}}} CYCLES {}}
set a(0-1582) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-91 LOC {0 1.0 2 0.15 2 0.15 2 0.15 6 0.2596875} PREDS {} SUCCS {{258 0 0 0-1656 {}}} CYCLES {}}
set a(0-1583) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#3) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-92 LOC {0 1.0 3 0.15 3 0.15 3 0.15 6 0.2596875} PREDS {} SUCCS {{258 0 0 0-1623 {}}} CYCLES {}}
set a(0-1584) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#2) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-93 LOC {0 1.0 3 0.15 3 0.15 3 0.15 6 0.2596875} PREDS {} SUCCS {{258 0 0 0-1623 {}}} CYCLES {}}
set a(0-1585) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva#1) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-94 LOC {0 1.0 3 0.15 3 0.15 3 0.15 6 0.2596875} PREDS {} SUCCS {{258 0 0 0-1623 {}}} CYCLES {}}
set a(0-1586) {AREA_SCORE {} NAME COMP_LOOP:asn(tmp.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-95 LOC {0 1.0 3 0.15 3 0.15 3 0.15 6 0.2596875} PREDS {} SUCCS {{258 0 0 0-1623 {}}} CYCLES {}}
set a(0-1587) {AREA_SCORE {} NAME COMP_LOOP:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-96 LOC {0 1.0 0 1.0 0 1.0 0 1.0 19 1.0} PREDS {{774 0 0 0-2139 {}}} SUCCS {{259 0 0 0-1588 {}} {256 0 0 0-2139 {}}} CYCLES {}}
set a(0-1588) {AREA_SCORE {} NAME COMP_LOOP-1:break(COMP_LOOP) TYPE TERMINATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-97 LOC {0 1.0 0 1.0 0 1.0 19 1.0} PREDS {{259 0 0 0-1587 {}}} SUCCS {{128 0 0 0-1665 {}} {128 0 0 0-1666 {}} {128 0 0 0-1667 {}} {128 0 0 0-1668 {}} {128 0 0 0-1672 {}} {128 0 0 0-1673 {}} {128 0 0 0-1681 {}} {64 0 0 0-1510 {}}} CYCLES {}}
set a(0-1589) {AREA_SCORE {} NAME COMP_LOOP:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-98 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.7653125249999999} PREDS {} SUCCS {{259 0 0 0-1590 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1590) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(9-2) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-99 LOC {0 1.0 1 0.0 1 0.0 5 0.7653125249999999} PREDS {{259 0 0 0-1589 {}}} SUCCS {{258 0 0 0-1593 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1591) {AREA_SCORE {} NAME COMP_LOOP:k:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-100 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.7653125249999999} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-1592 {}} {130 0 0 0-1510 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-1592) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-101 LOC {0 1.0 1 0.0 1 0.0 5 0.7653125249999999} PREDS {{259 0 0 0-1591 {}}} SUCCS {{259 0 0 0-1593 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1593) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,7,0,8) QUANTITY 1 NAME COMP_LOOP:acc TYPE ACCU DELAY {1.01 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-102 LOC {1 0.0 1 0.9371875 1 0.9371875 1 0.9999999374999999 5 0.8281249624999999} PREDS {{259 0 0 0-1592 {}} {258 0 0 0-1590 {}}} SUCCS {{258 0 2.250 0-1597 {}} {258 0 2.250 0-1598 {}} {258 0 2.250 0-1599 {}} {258 0 2.250 0-1600 {}} {258 0 2.250 0-1665 {}} {258 0 2.250 0-1666 {}} {258 0 2.250 0-1667 {}} {258 0 2.250 0-1668 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1594) {AREA_SCORE {} NAME COMP_LOOP:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-103 LOC {0 1.0 0 1.0 0 1.0 0 1.0 5 0.96875} PREDS {} SUCCS {{259 0 0 0-1595 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1595) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-104 LOC {0 1.0 0 1.0 0 1.0 5 0.96875} PREDS {{259 0 0 0-1594 {}}} SUCCS {{259 0 0 0-1596 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1596) {AREA_SCORE {} NAME COMP_LOOP:switch TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-105 LOC {0 1.0 0 1.0 0 1.0 5 0.96875} PREDS {{259 0 0 0-1595 {}}} SUCCS {{146 0 0 0-1597 {}} {146 0 0 0-1598 {}} {146 0 0 0-1599 {}} {146 0 0 0-1600 {}}} CYCLES {}}
set a(0-1597) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-106 LOC {1 1.0 2 0.975 2 1.0 3 0.14999993750000007 6 0.14999993750000007} PREDS {{146 0 0 0-1596 {}} {258 0 2.250 0-1593 {}} {774 0 2.250 0-2121 {}} {774 0 2.250 0-2077 {}} {774 0 2.250 0-1989 {}} {774 0 2.250 0-1945 {}} {774 0 2.250 0-1846 {}} {774 0 2.250 0-1802 {}} {774 0 2.250 0-1713 {}} {774 0 2.250 0-1665 {}}} SUCCS {{258 0 0 0-1623 {}} {256 0 0 0-1665 {}} {130 0 0 0-1510 {}} {256 0 0 0-1713 {}} {256 0 0 0-1802 {}} {256 0 0 0-1846 {}} {256 0 0 0-1945 {}} {256 0 0 0-1989 {}} {256 0 0 0-2077 {}} {256 0 0 0-2121 {}}} CYCLES {}}
set a(0-1598) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-107 LOC {1 1.0 2 0.975 2 1.0 3 0.14999993750000007 6 0.14999993750000007} PREDS {{146 0 0 0-1596 {}} {258 0 2.250 0-1593 {}} {774 0 2.250 0-2123 {}} {774 0 2.250 0-2079 {}} {774 0 2.250 0-1991 {}} {774 0 2.250 0-1947 {}} {774 0 2.250 0-1848 {}} {774 0 2.250 0-1804 {}} {774 0 2.250 0-1715 {}} {774 0 2.250 0-1666 {}}} SUCCS {{258 0 0 0-1623 {}} {256 0 0 0-1666 {}} {130 0 0 0-1510 {}} {256 0 0 0-1715 {}} {256 0 0 0-1804 {}} {256 0 0 0-1848 {}} {256 0 0 0-1947 {}} {256 0 0 0-1991 {}} {256 0 0 0-2079 {}} {256 0 0 0-2123 {}}} CYCLES {}}
set a(0-1599) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-108 LOC {1 1.0 2 0.975 2 1.0 3 0.14999993750000007 6 0.14999993750000007} PREDS {{146 0 0 0-1596 {}} {258 0 2.250 0-1593 {}} {774 0 2.250 0-2125 {}} {774 0 2.250 0-2081 {}} {774 0 2.250 0-1993 {}} {774 0 2.250 0-1949 {}} {774 0 2.250 0-1850 {}} {774 0 2.250 0-1806 {}} {774 0 2.250 0-1717 {}} {774 0 2.250 0-1667 {}}} SUCCS {{258 0 0 0-1623 {}} {256 0 0 0-1667 {}} {130 0 0 0-1510 {}} {256 0 0 0-1717 {}} {256 0 0 0-1806 {}} {256 0 0 0-1850 {}} {256 0 0 0-1949 {}} {256 0 0 0-1993 {}} {256 0 0 0-2081 {}} {256 0 0 0-2125 {}}} CYCLES {}}
set a(0-1600) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-109 LOC {1 1.0 2 0.975 2 1.0 3 0.14999993750000007 6 0.14999993750000007} PREDS {{146 0 0 0-1596 {}} {258 0 2.250 0-1593 {}} {774 0 2.250 0-2127 {}} {774 0 2.250 0-2083 {}} {774 0 2.250 0-1995 {}} {774 0 2.250 0-1951 {}} {774 0 2.250 0-1852 {}} {774 0 2.250 0-1808 {}} {774 0 2.250 0-1719 {}} {774 0 2.250 0-1668 {}}} SUCCS {{258 0 0 0-1623 {}} {256 0 0 0-1668 {}} {130 0 0 0-1510 {}} {256 0 0 0-1719 {}} {256 0 0 0-1808 {}} {256 0 0 0-1852 {}} {256 0 0 0-1951 {}} {256 0 0 0-1995 {}} {256 0 0 0-2083 {}} {256 0 0 0-2127 {}}} CYCLES {}}
set a(0-1601) {AREA_SCORE {} NAME COMP_LOOP:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-110 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {} SUCCS {{259 0 0 0-1602 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1602) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-111 LOC {0 1.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1601 {}}} SUCCS {{258 0 0 0-1605 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1603) {AREA_SCORE {} NAME COMP_LOOP:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-112 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {} SUCCS {{259 0 0 0-1604 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1604) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#8 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-113 LOC {0 1.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1603 {}}} SUCCS {{259 0 0 0-1605 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1605) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor TYPE NOR PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-114 LOC {1 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1604 {}} {258 0 0 0-1602 {}}} SUCCS {{258 0 0 0-1623 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1606) {AREA_SCORE {} NAME COMP_LOOP:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-115 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {} SUCCS {{259 0 0 0-1607 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1607) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#9 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-116 LOC {0 1.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1606 {}}} SUCCS {{258 0 0 0-1611 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1608) {AREA_SCORE {} NAME COMP_LOOP:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-117 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {} SUCCS {{259 0 0 0-1609 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1609) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#10 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-118 LOC {0 1.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1608 {}}} SUCCS {{259 0 0 0-1610 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1610) {AREA_SCORE {} NAME COMP_LOOP:not TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-119 LOC {1 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1609 {}}} SUCCS {{259 0 0 0-1611 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1611) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-120 LOC {1 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1610 {}} {258 0 0 0-1607 {}}} SUCCS {{258 0 0 0-1623 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1612) {AREA_SCORE {} NAME COMP_LOOP:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-121 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {} SUCCS {{259 0 0 0-1613 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1613) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#11 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-122 LOC {0 1.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1612 {}}} SUCCS {{258 0 0 0-1617 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1614) {AREA_SCORE {} NAME COMP_LOOP:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-123 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {} SUCCS {{259 0 0 0-1615 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1615) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#12 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-124 LOC {0 1.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1614 {}}} SUCCS {{259 0 0 0-1616 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1616) {AREA_SCORE {} NAME COMP_LOOP:not#17 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-125 LOC {1 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1615 {}}} SUCCS {{259 0 0 0-1617 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1617) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#1 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-126 LOC {1 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1616 {}} {258 0 0 0-1613 {}}} SUCCS {{258 0 0 0-1623 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1618) {AREA_SCORE {} NAME COMP_LOOP:asn#25 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-127 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {} SUCCS {{259 0 0 0-1619 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1619) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#13 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-128 LOC {0 1.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1618 {}}} SUCCS {{258 0 0 0-1622 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1620) {AREA_SCORE {} NAME COMP_LOOP:asn#26 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-129 LOC {0 1.0 3 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {} SUCCS {{259 0 0 0-1621 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1621) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#2 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-130 LOC {0 1.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1620 {}}} SUCCS {{259 0 0 0-1622 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1622) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#2 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-131 LOC {1 0.0 3 0.0 3 0.0 6 0.2596875} PREDS {{259 0 0 0-1621 {}} {258 0 0 0-1619 {}}} SUCCS {{259 0 0 0-1623 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1623) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#37 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-132 LOC {2 0.15 3 0.2596875 3 0.2596875 3 0.3534374375 6 0.3534374375} PREDS {{259 0 0 0-1622 {}} {258 0 0 0-1617 {}} {258 0 0 0-1611 {}} {258 0 0 0-1605 {}} {258 0 0 0-1600 {}} {258 0 0 0-1599 {}} {258 0 0 0-1598 {}} {258 0 0 0-1597 {}} {258 0 0 0-1586 {}} {258 0 0 0-1585 {}} {258 0 0 0-1584 {}} {258 0 0 0-1583 {}}} SUCCS {{258 0 0 0-1657 {}} {130 0 0 0-1510 {}} {258 0 0 0-1699 {}}} CYCLES {}}
set a(0-1624) {AREA_SCORE {} NAME COMP_LOOP:k:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-133 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.699687525} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-1625 {}} {130 0 0 0-1510 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-1625) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-134 LOC {0 1.0 1 0.0 1 0.0 5 0.699687525} PREDS {{259 0 0 0-1624 {}}} SUCCS {{259 0 0 0-1626 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1626) {AREA_SCORE {} NAME COMP_LOOP:conc#1 TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-135 LOC {0 1.0 1 0.699687525 1 0.699687525 5 0.699687525} PREDS {{259 0 0 0-1625 {}}} SUCCS {{258 0 0 0-1628 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1627) {AREA_SCORE {} NAME COMP_LOOP-1:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-136 LOC {0 1.0 1 0.699687525 1 0.699687525 5 0.699687525} PREDS {} SUCCS {{259 0 0 0-1628 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1628) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 5 NAME COMP_LOOP:acc#25 TYPE ACCU DELAY {1.02 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-137 LOC {1 0.0 1 0.699687525 1 0.699687525 1 0.7634374625 5 0.7634374625} PREDS {{259 0 0 0-1627 {}} {258 0 0 0-1626 {}}} SUCCS {{258 0 0 0-1631 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1629) {AREA_SCORE {} NAME operator+<64,false>:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-138 LOC {0 1.0 1 0.0 1 0.0 1 0.0 5 0.763437525} PREDS {} SUCCS {{259 0 0 0-1630 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1630) {AREA_SCORE {} NAME COMP_LOOP-1:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-139 LOC {0 1.0 1 0.0 1 0.0 5 0.763437525} PREDS {{259 0 0 0-1629 {}}} SUCCS {{259 0 0 0-1631 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1631) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 6 NAME COMP_LOOP-1:operator+<64,false>:acc TYPE ACCU DELAY {1.03 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-140 LOC {1 0.06375 1 0.763437525 1 0.763437525 1 0.8281249625 5 0.8281249625} PREDS {{259 0 0 0-1630 {}} {258 0 0 0-1628 {}}} SUCCS {{259 0 0 0-1632 {}} {258 0 0 0-1634 {}} {258 0 0 0-1636 {}} {258 0 0 0-1638 {}} {258 0 0 0-1640 {}} {258 0 0 0-1642 {}} {258 0 0 0-1643 {}} {258 0 0 0-1645 {}} {258 0 0 0-1646 {}} {258 0 0 0-1649 {}} {258 0 0 0-1650 {}} {258 0 0 0-1653 {}} {258 0 0 0-1654 {}} {130 0 0 0-1510 {}} {258 0 0 0-1710 {}} {258 0 0 0-1712 {}} {258 0 0 0-1714 {}} {258 0 0 0-1716 {}} {258 0 0 0-1718 {}}} CYCLES {}}
set a(0-1632) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-141 LOC {1 0.12843749999999998 1 0.828125025 1 0.828125025 5 0.828125025} PREDS {{259 0 0 0-1631 {}}} SUCCS {{259 0 0 0-1633 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1633) {AREA_SCORE {} NAME COMP_LOOP:switch#1 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-142 LOC {1 0.12843749999999998 1 0.828125025 1 0.828125025 5 0.828125025} PREDS {{259 0 0 0-1632 {}}} SUCCS {{146 0 0 0-1634 {}} {146 0 0 0-1635 {}} {146 0 0 0-1636 {}} {146 0 0 0-1637 {}} {146 0 0 0-1638 {}} {146 0 0 0-1639 {}} {146 0 0 0-1640 {}} {146 0 0 0-1641 {}}} CYCLES {}}
set a(0-1634) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#2 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-143 LOC {1 0.12843749999999998 1 0.828125025 1 0.828125025 5 0.828125025} PREDS {{146 0 0 0-1633 {}} {258 0 0 0-1631 {}}} SUCCS {{259 0 2.250 0-1635 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1635) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-144 LOC {1 1.0 1 0.975 1 1.0 2 0.14999993750000007 6 0.14999993750000007} PREDS {{259 0 2.250 0-1634 {}} {146 0 0 0-1633 {}} {774 0 2.250 0-2121 {}} {774 0 2.250 0-2077 {}} {774 0 2.250 0-1989 {}} {774 0 2.250 0-1945 {}} {774 0 2.250 0-1846 {}} {774 0 2.250 0-1802 {}} {774 0 2.250 0-1713 {}} {774 0 2.250 0-1665 {}}} SUCCS {{258 0 0 0-1656 {}} {256 0 0 0-1665 {}} {130 0 0 0-1510 {}} {256 0 0 0-1713 {}} {256 0 0 0-1802 {}} {256 0 0 0-1846 {}} {256 0 0 0-1945 {}} {256 0 0 0-1989 {}} {256 0 0 0-2077 {}} {256 0 0 0-2121 {}}} CYCLES {}}
set a(0-1636) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#3 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-145 LOC {1 0.12843749999999998 1 0.828125025 1 0.828125025 5 0.828125025} PREDS {{146 0 0 0-1633 {}} {258 0 0 0-1631 {}}} SUCCS {{259 0 2.250 0-1637 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1637) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-146 LOC {1 1.0 1 0.975 1 1.0 2 0.14999993750000007 6 0.14999993750000007} PREDS {{259 0 2.250 0-1636 {}} {146 0 0 0-1633 {}} {774 0 2.250 0-2123 {}} {774 0 2.250 0-2079 {}} {774 0 2.250 0-1991 {}} {774 0 2.250 0-1947 {}} {774 0 2.250 0-1848 {}} {774 0 2.250 0-1804 {}} {774 0 2.250 0-1715 {}} {774 0 2.250 0-1666 {}}} SUCCS {{258 0 0 0-1656 {}} {256 0 0 0-1666 {}} {130 0 0 0-1510 {}} {256 0 0 0-1715 {}} {256 0 0 0-1804 {}} {256 0 0 0-1848 {}} {256 0 0 0-1947 {}} {256 0 0 0-1991 {}} {256 0 0 0-2079 {}} {256 0 0 0-2123 {}}} CYCLES {}}
set a(0-1638) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-147 LOC {1 0.12843749999999998 1 0.828125025 1 0.828125025 5 0.828125025} PREDS {{146 0 0 0-1633 {}} {258 0 0 0-1631 {}}} SUCCS {{259 0 2.250 0-1639 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1639) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-148 LOC {1 1.0 1 0.975 1 1.0 2 0.14999993750000007 6 0.14999993750000007} PREDS {{259 0 2.250 0-1638 {}} {146 0 0 0-1633 {}} {774 0 2.250 0-2125 {}} {774 0 2.250 0-2081 {}} {774 0 2.250 0-1993 {}} {774 0 2.250 0-1949 {}} {774 0 2.250 0-1850 {}} {774 0 2.250 0-1806 {}} {774 0 2.250 0-1717 {}} {774 0 2.250 0-1667 {}}} SUCCS {{258 0 0 0-1656 {}} {256 0 0 0-1667 {}} {130 0 0 0-1510 {}} {256 0 0 0-1717 {}} {256 0 0 0-1806 {}} {256 0 0 0-1850 {}} {256 0 0 0-1949 {}} {256 0 0 0-1993 {}} {256 0 0 0-2081 {}} {256 0 0 0-2125 {}}} CYCLES {}}
set a(0-1640) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-149 LOC {1 0.12843749999999998 1 0.828125025 1 0.828125025 5 0.828125025} PREDS {{146 0 0 0-1633 {}} {258 0 0 0-1631 {}}} SUCCS {{259 0 2.250 0-1641 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1641) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-150 LOC {1 1.0 1 0.975 1 1.0 2 0.14999993750000007 6 0.14999993750000007} PREDS {{259 0 2.250 0-1640 {}} {146 0 0 0-1633 {}} {774 0 2.250 0-2127 {}} {774 0 2.250 0-2083 {}} {774 0 2.250 0-1995 {}} {774 0 2.250 0-1951 {}} {774 0 2.250 0-1852 {}} {774 0 2.250 0-1808 {}} {774 0 2.250 0-1719 {}} {774 0 2.250 0-1668 {}}} SUCCS {{258 0 0 0-1656 {}} {256 0 0 0-1668 {}} {130 0 0 0-1510 {}} {256 0 0 0-1719 {}} {256 0 0 0-1808 {}} {256 0 0 0-1852 {}} {256 0 0 0-1951 {}} {256 0 0 0-1995 {}} {256 0 0 0-2083 {}} {256 0 0 0-2127 {}}} CYCLES {}}
set a(0-1642) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-151 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{258 0 0 0-1631 {}}} SUCCS {{258 0 0 0-1644 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1643) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-152 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{258 0 0 0-1631 {}}} SUCCS {{259 0 0 0-1644 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1644) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#1 TYPE NOR PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-153 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{259 0 0 0-1643 {}} {258 0 0 0-1642 {}}} SUCCS {{258 0 0 0-1656 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1645) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-154 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{258 0 0 0-1631 {}}} SUCCS {{258 0 0 0-1648 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1646) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-155 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{258 0 0 0-1631 {}}} SUCCS {{259 0 0 0-1647 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1647) {AREA_SCORE {} NAME COMP_LOOP:not#18 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-156 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{259 0 0 0-1646 {}}} SUCCS {{259 0 0 0-1648 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1648) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#3 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-157 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{259 0 0 0-1647 {}} {258 0 0 0-1645 {}}} SUCCS {{258 0 0 0-1656 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1649) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#8 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-158 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{258 0 0 0-1631 {}}} SUCCS {{258 0 0 0-1652 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1650) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#9 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-159 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{258 0 0 0-1631 {}}} SUCCS {{259 0 0 0-1651 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1651) {AREA_SCORE {} NAME COMP_LOOP:not#19 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-160 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{259 0 0 0-1650 {}}} SUCCS {{259 0 0 0-1652 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1652) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#4 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-161 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{259 0 0 0-1651 {}} {258 0 0 0-1649 {}}} SUCCS {{258 0 0 0-1656 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1653) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#10 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-162 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{258 0 0 0-1631 {}}} SUCCS {{258 0 0 0-1655 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1654) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#11 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-163 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{258 0 0 0-1631 {}}} SUCCS {{259 0 0 0-1655 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1655) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#5 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-164 LOC {1 0.12843749999999998 2 0.0 2 0.0 6 0.2596875} PREDS {{259 0 0 0-1654 {}} {258 0 0 0-1653 {}}} SUCCS {{259 0 0 0-1656 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1656) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#1 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-165 LOC {2 0.15 2 0.90625 2 0.90625 2 0.9999999375 6 0.3534374375} PREDS {{259 0 0 0-1655 {}} {258 0 0 0-1652 {}} {258 0 0 0-1648 {}} {258 0 0 0-1644 {}} {258 0 0 0-1641 {}} {258 0 0 0-1639 {}} {258 0 0 0-1637 {}} {258 0 0 0-1635 {}} {258 0 0 0-1582 {}} {258 0 0 0-1581 {}} {258 0 0 0-1580 {}} {258 0 0 0-1579 {}}} SUCCS {{259 0 0 0-1657 {}} {130 0 0 0-1510 {}} {258 0 0 0-1698 {}}} CYCLES {}}
set a(0-1657) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-1:acc#3 TYPE ACCU DELAY {1.84 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-166 LOC {2 0.24375 3 0.35343749999999996 3 0.35343749999999996 3 0.46874993749999994 6 0.46874993749999994} PREDS {{259 0 0 0-1656 {}} {258 0 0 0-1623 {}}} SUCCS {{259 0 0 0-1658 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1658) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-167 LOC {2 0.3590625 3 0.46875 3 0.46875 6 0.46875} PREDS {{259 0 0 0-1657 {}} {128 0 0 0-1660 {}}} SUCCS {{258 0 0 0-1660 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1659) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-168 LOC {2 0.0 3 0.46875 3 0.46875 6 0.46875} PREDS {{128 0 0 0-1660 {}}} SUCCS {{259 0 0 0-1660 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1660) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-1:modulo_dev() TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-169 LOC {2 1.0 3 0.575 3 1.0 16 0.019999937499999954 19 0.019999937499999954} PREDS {{259 0 0 0-1659 {}} {258 0 0 0-1658 {}}} SUCCS {{128 0 0 0-1658 {}} {128 0 0 0-1659 {}} {259 0 0 0-1661 {}}} CYCLES {}}
set a(0-1661) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-170 LOC {15 0.02 16 0.828125025 16 0.828125025 19 0.828125025} PREDS {{259 0 0 0-1660 {}}} SUCCS {{258 0 2.250 0-1665 {}} {258 0 2.250 0-1666 {}} {258 0 2.250 0-1667 {}} {258 0 2.250 0-1668 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1662) {AREA_SCORE {} NAME COMP_LOOP:asn#27 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-171 LOC {0 1.0 0 1.0 0 1.0 0 1.0 19 0.96875} PREDS {} SUCCS {{259 0 0 0-1663 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1663) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(1-0)#3 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-172 LOC {0 1.0 0 1.0 0 1.0 19 0.96875} PREDS {{259 0 0 0-1662 {}}} SUCCS {{259 0 0 0-1664 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1664) {AREA_SCORE {} NAME COMP_LOOP:switch#8 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-173 LOC {0 1.0 0 1.0 0 1.0 19 0.96875} PREDS {{259 0 0 0-1663 {}}} SUCCS {{131 0 0 0-1665 {}} {131 0 0 0-1666 {}} {131 0 0 0-1667 {}} {131 0 0 0-1668 {}}} CYCLES {}}
set a(0-1665) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-174 LOC {15 1.0 16 0.975 16 1.0 17 0.006249937500000025 20 0.006249937500000025} PREDS {{774 0 0 0-1665 {}} {131 0 0 0-1664 {}} {258 0 2.250 0-1661 {}} {256 0 0 0-1635 {}} {256 0 0 0-1597 {}} {258 0 2.250 0-1593 {}} {128 0 0 0-1588 {}} {774 0 0 0-2121 {}} {774 0 0 0-2077 {}} {772 0 0 0-2047 {}} {772 0 0 0-2014 {}} {774 0 0 0-1989 {}} {774 0 0 0-1945 {}} {772 0 0 0-1912 {}} {772 0 0 0-1875 {}} {774 0 0 0-1846 {}} {774 0 0 0-1802 {}} {772 0 0 0-1772 {}} {772 0 0 0-1739 {}} {774 0 0 0-1713 {}}} SUCCS {{774 0 2.250 0-1597 {}} {774 0 2.250 0-1635 {}} {774 0 0 0-1665 {}} {130 0 0 0-1510 {}} {258 0 0 0-1713 {}} {258 0 2.250 0-1739 {}} {258 0 2.250 0-1772 {}} {258 0 0 0-1802 {}} {258 0 0 0-1846 {}} {258 0 2.250 0-1875 {}} {258 0 2.250 0-1912 {}} {258 0 0 0-1945 {}} {258 0 0 0-1989 {}} {258 0 2.250 0-2014 {}} {258 0 2.250 0-2047 {}} {258 0 0 0-2077 {}} {258 0 0 0-2121 {}}} CYCLES {}}
set a(0-1666) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-175 LOC {15 1.0 16 0.975 16 1.0 17 0.006249937500000025 20 0.006249937500000025} PREDS {{774 0 0 0-1666 {}} {131 0 0 0-1664 {}} {258 0 2.250 0-1661 {}} {256 0 0 0-1637 {}} {256 0 0 0-1598 {}} {258 0 2.250 0-1593 {}} {128 0 0 0-1588 {}} {774 0 0 0-2123 {}} {774 0 0 0-2079 {}} {772 0 0 0-2049 {}} {772 0 0 0-2016 {}} {774 0 0 0-1991 {}} {774 0 0 0-1947 {}} {772 0 0 0-1914 {}} {772 0 0 0-1877 {}} {774 0 0 0-1848 {}} {774 0 0 0-1804 {}} {772 0 0 0-1774 {}} {772 0 0 0-1741 {}} {774 0 0 0-1715 {}}} SUCCS {{774 0 2.250 0-1598 {}} {774 0 2.250 0-1637 {}} {774 0 0 0-1666 {}} {130 0 0 0-1510 {}} {258 0 0 0-1715 {}} {258 0 2.250 0-1741 {}} {258 0 2.250 0-1774 {}} {258 0 0 0-1804 {}} {258 0 0 0-1848 {}} {258 0 2.250 0-1877 {}} {258 0 2.250 0-1914 {}} {258 0 0 0-1947 {}} {258 0 0 0-1991 {}} {258 0 2.250 0-2016 {}} {258 0 2.250 0-2049 {}} {258 0 0 0-2079 {}} {258 0 0 0-2123 {}}} CYCLES {}}
set a(0-1667) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-176 LOC {15 1.0 16 0.975 16 1.0 17 0.006249937500000025 20 0.006249937500000025} PREDS {{774 0 0 0-1667 {}} {131 0 0 0-1664 {}} {258 0 2.250 0-1661 {}} {256 0 0 0-1639 {}} {256 0 0 0-1599 {}} {258 0 2.250 0-1593 {}} {128 0 0 0-1588 {}} {774 0 0 0-2125 {}} {774 0 0 0-2081 {}} {772 0 0 0-2051 {}} {772 0 0 0-2018 {}} {774 0 0 0-1993 {}} {774 0 0 0-1949 {}} {772 0 0 0-1916 {}} {772 0 0 0-1879 {}} {774 0 0 0-1850 {}} {774 0 0 0-1806 {}} {772 0 0 0-1776 {}} {772 0 0 0-1743 {}} {774 0 0 0-1717 {}}} SUCCS {{774 0 2.250 0-1599 {}} {774 0 2.250 0-1639 {}} {774 0 0 0-1667 {}} {130 0 0 0-1510 {}} {258 0 0 0-1717 {}} {258 0 2.250 0-1743 {}} {258 0 2.250 0-1776 {}} {258 0 0 0-1806 {}} {258 0 0 0-1850 {}} {258 0 2.250 0-1879 {}} {258 0 2.250 0-1916 {}} {258 0 0 0-1949 {}} {258 0 0 0-1993 {}} {258 0 2.250 0-2018 {}} {258 0 2.250 0-2051 {}} {258 0 0 0-2081 {}} {258 0 0 0-2125 {}}} CYCLES {}}
set a(0-1668) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-177 LOC {15 1.0 16 0.975 16 1.0 17 0.006249937500000025 20 0.006249937500000025} PREDS {{774 0 0 0-1668 {}} {131 0 0 0-1664 {}} {258 0 2.250 0-1661 {}} {256 0 0 0-1641 {}} {256 0 0 0-1600 {}} {258 0 2.250 0-1593 {}} {128 0 0 0-1588 {}} {774 0 0 0-2127 {}} {774 0 0 0-2083 {}} {772 0 0 0-2053 {}} {772 0 0 0-2020 {}} {774 0 0 0-1995 {}} {774 0 0 0-1951 {}} {772 0 0 0-1918 {}} {772 0 0 0-1881 {}} {774 0 0 0-1852 {}} {774 0 0 0-1808 {}} {772 0 0 0-1778 {}} {772 0 0 0-1745 {}} {774 0 0 0-1719 {}}} SUCCS {{774 0 2.250 0-1600 {}} {774 0 2.250 0-1641 {}} {774 0 0 0-1668 {}} {130 0 0 0-1510 {}} {258 0 0 0-1719 {}} {258 0 2.250 0-1745 {}} {258 0 2.250 0-1778 {}} {258 0 0 0-1808 {}} {258 0 0 0-1852 {}} {258 0 2.250 0-1881 {}} {258 0 2.250 0-1918 {}} {258 0 0 0-1951 {}} {258 0 0 0-1995 {}} {258 0 2.250 0-2020 {}} {258 0 2.250 0-2053 {}} {258 0 0 0-2083 {}} {258 0 0 0-2127 {}}} CYCLES {}}
set a(0-1669) {AREA_SCORE {} NAME COMP_LOOP:k:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-178 LOC {0 1.0 17 0.0 17 0.0 17 0.0 20 1.0} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-1670 {}} {130 0 0 0-1510 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-1670) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#2 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-179 LOC {0 1.0 17 0.0 17 0.0 20 1.0} PREDS {{259 0 0 0-1669 {}}} SUCCS {{259 0 0 0-1671 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1671) {AREA_SCORE {} NAME COMP_LOOP-1:conc TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-180 LOC {0 1.0 17 0.0 17 0.0 20 1.0} PREDS {{259 0 0 0-1670 {}}} SUCCS {{259 0 0 0-1672 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1672) {AREA_SCORE {} NAME COMP_LOOP:asn#28 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-181 LOC {0 1.0 17 0.0 17 0.0 17 0.0 20 1.0} PREDS {{259 0 0 0-1671 {}} {128 0 0 0-1588 {}} {772 0 0 0-1510 {}}} SUCCS {{258 0 0 0-1510 {}}} CYCLES {}}
set a(0-1673) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-182 LOC {0 1.0 17 1.0 17 1.0 17 1.0 20 1.0} PREDS {{128 0 0 0-1588 {}} {772 0 0 0-1704 {}} {772 0 0 0-1510 {}}} SUCCS {{258 0 0 0-1510 {}}} CYCLES {}}
set a(0-1674) {AREA_SCORE {} NAME COMP_LOOP:k:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-183 LOC {0 1.0 1 0.0 1 0.0 1 0.0 20 0.9371875} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-1675 {}} {130 0 0 0-1510 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-1675) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#16 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-184 LOC {0 1.0 1 0.0 1 0.0 20 0.9371875} PREDS {{259 0 0 0-1674 {}}} SUCCS {{259 0 0 0-1676 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1676) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not#1 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-185 LOC {0 1.0 1 0.9371875 1 0.9371875 20 0.9371875} PREDS {{259 0 0 0-1675 {}}} SUCCS {{259 0 0 0-1677 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1677) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc#1 TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-186 LOC {0 1.0 1 0.9371875 1 0.9371875 20 0.9371875} PREDS {{259 0 0 0-1676 {}}} SUCCS {{259 0 0 0-1678 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1678) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,2,1,8) QUANTITY 1 NAME operator><64,false>#1:acc TYPE ACCU DELAY {1.01 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-187 LOC {1 0.0 1 0.9371875 1 0.9371875 1 0.9999999374999999 20 0.9999999374999999} PREDS {{259 0 0 0-1677 {}}} SUCCS {{259 0 0 0-1679 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1679) {AREA_SCORE {} NAME operator><64,false>#1:slc(operator><64,false>#1:acc)(7) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-188 LOC {1 0.0628125 1 1.0 1 1.0 20 1.0} PREDS {{259 0 0 0-1678 {}}} SUCCS {{259 0 0 0-1680 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1680) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not#1 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-189 LOC {1 0.0628125 2 0.0 2 0.0 20 1.0} PREDS {{259 0 0 0-1679 {}}} SUCCS {{259 0 0 0-1681 {}} {130 0 0 0-1510 {}}} CYCLES {}}
set a(0-1681) {AREA_SCORE {} NAME modExp_dev#1:while:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-190 LOC {1 0.0628125 17 0.0 17 0.0 17 0.0 20 1.0} PREDS {{259 0 0 0-1680 {}} {128 0 0 0-1588 {}} {772 0 0 0-1510 {}}} SUCCS {{259 0 0 0-1510 {}}} CYCLES {}}
set a(0-1682) {AREA_SCORE {} NAME modExp_dev#1:while:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-191 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1697 {}}} SUCCS {{259 0 0 0-1683 {}} {256 0 0 0-1697 {}}} CYCLES {}}
set a(0-1683) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-192 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-1682 {}}} SUCCS {{128 0 0 0-1686 {}} {128 0 0 0-1691 {}} {128 0 0 0-1697 {}}} CYCLES {}}
set a(0-1684) {AREA_SCORE {} NAME modExp_dev#1:while:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-193 LOC {0 1.0 1 0.7684375 1 0.7684375 1 0.7684375 12 0.7684375} PREDS {{774 0 0 0-1686 {}}} SUCCS {{259 0 0 0-1685 {}} {256 0 0 0-1686 {}}} CYCLES {}}
set a(0-1685) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:acc TYPE ACCU DELAY {1.84 ns} PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-194 LOC {1 0.0 1 0.7684375 1 0.7684375 1 0.8837499375 12 0.8837499375} PREDS {{259 0 0 0-1684 {}}} SUCCS {{259 0 0 0-1686 {}} {258 0 0 0-1692 {}}} CYCLES {}}
set a(0-1686) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#2.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-195 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.8837499999999999 12 1.0} PREDS {{772 0 0 0-1686 {}} {259 0 0 0-1685 {}} {256 0 0 0-1684 {}} {128 0 0 0-1683 {}}} SUCCS {{774 0 0 0-1684 {}} {772 0 0 0-1686 {}}} CYCLES {}}
set a(0-1687) {AREA_SCORE {} NAME modExp_dev#1:while:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-196 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {{774 0 0 0-1691 {}}} SUCCS {{258 0 0 0-1689 {}} {256 0 0 0-1691 {}}} CYCLES {}}
set a(0-1688) {AREA_SCORE {} NAME modExp_dev#1:while:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-197 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {} SUCCS {{259 0 0 0-1689 {}}} CYCLES {}}
set a(0-1689) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:modExp_dev#1:while:mul TYPE MUL DELAY {6.68 ns} PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-198 LOC {1 0.0 1 0.582487175 1 0.582487175 1 0.9999999530000001 1 0.9999999530000001} PREDS {{259 0 0 0-1688 {}} {258 0 0 0-1687 {}}} SUCCS {{259 0 0 0-1690 {}}} CYCLES {}}
set a(0-1690) {AREA_SCORE 7499.81 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-1:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.00 ns} PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-199 LOC {1 1.0 1 1.0 1 1.0 11 0.9999 11 0.9999} PREDS {{259 0 0 0-1689 {}}} SUCCS {{259 0 0 0-1691 {}}} CYCLES {}}
set a(0-1691) {AREA_SCORE {} NAME modExp_dev#1:while:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-200 LOC {12 0.0 12 0.0 12 0.0 12 0.0 12 1.0} PREDS {{772 0 0 0-1691 {}} {259 0 0 0-1690 {}} {256 0 0 0-1687 {}} {128 0 0 0-1683 {}}} SUCCS {{774 0 0 0-1687 {}} {772 0 0 0-1691 {}}} CYCLES {}}
set a(0-1692) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:not TYPE NOT PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-201 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{258 0 0 0-1685 {}}} SUCCS {{259 0 0 0-1693 {}}} CYCLES {}}
set a(0-1693) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-202 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{259 0 0 0-1692 {}}} SUCCS {{259 0 0 0-1694 {}}} CYCLES {}}
set a(0-1694) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-1:operator><64,false>#1:acc TYPE ACCU DELAY {1.86 ns} PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-203 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.9999999374999999 12 0.9999999374999999} PREDS {{259 0 0 0-1693 {}}} SUCCS {{259 0 0 0-1695 {}}} CYCLES {}}
set a(0-1695) {AREA_SCORE {} NAME COMP_LOOP-1:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-204 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1694 {}}} SUCCS {{259 0 0 0-1696 {}}} CYCLES {}}
set a(0-1696) {AREA_SCORE {} NAME COMP_LOOP-1:modExp_dev#1:while:not TYPE NOT PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-205 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1695 {}}} SUCCS {{259 0 0 0-1697 {}}} CYCLES {}}
set a(0-1697) {AREA_SCORE {} NAME modExp_dev#1:while:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1510 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-206 LOC {1 0.23156249999999998 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1697 {}} {259 0 0 0-1696 {}} {128 0 0 0-1683 {}} {256 0 0 0-1682 {}}} SUCCS {{774 0 0 0-1682 {}} {772 0 0 0-1697 {}}} CYCLES {}}
set a(0-1510) {CHI {0-1682 0-1683 0-1684 0-1685 0-1686 0-1687 0-1688 0-1689 0-1690 0-1691 0-1692 0-1693 0-1694 0-1695 0-1696 0-1697} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {15480 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 15480 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15480 NAME COMP_LOOP-1:modExp_dev#1:while TYPE LOOP DELAY {309620.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-207 LOC {16 1.0 17 1.0 17 1.0 20 1.0} PREDS {{259 0 0 0-1681 {}} {130 0 0 0-1680 {}} {130 0 0 0-1679 {}} {130 0 0 0-1678 {}} {130 0 0 0-1677 {}} {130 0 0 0-1676 {}} {130 0 0 0-1675 {}} {130 0 0 0-1674 {}} {258 0 0 0-1673 {}} {258 0 0 0-1672 {}} {130 0 0 0-1671 {}} {130 0 0 0-1670 {}} {130 0 0 0-1669 {}} {130 0 0 0-1668 {}} {130 0 0 0-1667 {}} {130 0 0 0-1666 {}} {130 0 0 0-1665 {}} {130 0 0 0-1663 {}} {130 0 0 0-1662 {}} {130 0 0 0-1661 {}} {130 0 0 0-1659 {}} {130 0 0 0-1658 {}} {130 0 0 0-1657 {}} {130 0 0 0-1656 {}} {130 0 0 0-1655 {}} {130 0 0 0-1654 {}} {130 0 0 0-1653 {}} {130 0 0 0-1652 {}} {130 0 0 0-1651 {}} {130 0 0 0-1650 {}} {130 0 0 0-1649 {}} {130 0 0 0-1648 {}} {130 0 0 0-1647 {}} {130 0 0 0-1646 {}} {130 0 0 0-1645 {}} {130 0 0 0-1644 {}} {130 0 0 0-1643 {}} {130 0 0 0-1642 {}} {130 0 0 0-1641 {}} {130 0 0 0-1640 {}} {130 0 0 0-1639 {}} {130 0 0 0-1638 {}} {130 0 0 0-1637 {}} {130 0 0 0-1636 {}} {130 0 0 0-1635 {}} {130 0 0 0-1634 {}} {130 0 0 0-1632 {}} {130 0 0 0-1631 {}} {130 0 0 0-1630 {}} {130 0 0 0-1629 {}} {130 0 0 0-1628 {}} {130 0 0 0-1627 {}} {130 0 0 0-1626 {}} {130 0 0 0-1625 {}} {130 0 0 0-1624 {}} {130 0 0 0-1623 {}} {130 0 0 0-1622 {}} {130 0 0 0-1621 {}} {130 0 0 0-1620 {}} {130 0 0 0-1619 {}} {130 0 0 0-1618 {}} {130 0 0 0-1617 {}} {130 0 0 0-1616 {}} {130 0 0 0-1615 {}} {130 0 0 0-1614 {}} {130 0 0 0-1613 {}} {130 0 0 0-1612 {}} {130 0 0 0-1611 {}} {130 0 0 0-1610 {}} {130 0 0 0-1609 {}} {130 0 0 0-1608 {}} {130 0 0 0-1607 {}} {130 0 0 0-1606 {}} {130 0 0 0-1605 {}} {130 0 0 0-1604 {}} {130 0 0 0-1603 {}} {130 0 0 0-1602 {}} {130 0 0 0-1601 {}} {130 0 0 0-1600 {}} {130 0 0 0-1599 {}} {130 0 0 0-1598 {}} {130 0 0 0-1597 {}} {130 0 0 0-1595 {}} {130 0 0 0-1594 {}} {130 0 0 0-1593 {}} {130 0 0 0-1592 {}} {130 0 0 0-1591 {}} {130 0 0 0-1590 {}} {130 0 0 0-1589 {}} {64 0 0 0-1588 {}}} SUCCS {{772 0 0 0-1672 {}} {772 0 0 0-1673 {}} {772 0 0 0-1681 {}} {131 0 0 0-1698 {}} {130 0 0 0-1699 {}} {130 0 0 0-1700 {}} {130 0 0 0-1701 {}} {130 0 0 0-1703 {}} {258 0 0 0-1704 {}} {130 0 0 0-1705 {}} {130 0 0 0-1706 {}} {130 0 0 0-1707 {}} {130 0 0 0-1709 {}} {130 0 0 0-1710 {}} {130 0 0 0-1712 {}} {130 0 0 0-1713 {}} {130 0 0 0-1714 {}} {130 0 0 0-1715 {}} {130 0 0 0-1716 {}} {130 0 0 0-1717 {}} {130 0 0 0-1718 {}} {130 0 0 0-1719 {}} {130 0 0 0-1720 {}} {130 0 0 0-1721 {}} {130 0 0 0-1722 {}} {130 0 0 0-1723 {}} {130 0 0 0-1724 {}} {130 0 0 0-1725 {}} {130 0 0 0-1726 {}} {130 0 0 0-1727 {}} {130 0 0 0-1728 {}} {130 0 0 0-1729 {}} {64 0 0 0-1511 {}}} CYCLES {}}
set a(0-1698) {AREA_SCORE {} NAME COMP_LOOP-1:factor2:not TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-208 LOC {16 1.0 18 0.35343749999999996 18 0.35343749999999996 21 0.35343749999999996} PREDS {{131 0 0 0-1510 {}} {258 0 0 0-1656 {}}} SUCCS {{259 0 0 0-1699 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1699) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-1:acc#5 TYPE ACCU DELAY {1.84 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-209 LOC {17 0.0 18 0.35343749999999996 18 0.35343749999999996 18 0.46874993749999994 21 0.46874993749999994} PREDS {{259 0 0 0-1698 {}} {130 0 0 0-1510 {}} {258 0 0 0-1623 {}}} SUCCS {{259 0 0 0-1700 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1700) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-210 LOC {17 0.1153125 18 0.46875 18 0.46875 21 0.46875} PREDS {{259 0 0 0-1699 {}} {130 0 0 0-1510 {}} {128 0 0 0-1702 {}}} SUCCS {{258 0 0 0-1702 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1701) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-211 LOC {17 0.0 18 0.46875 18 0.46875 21 0.46875} PREDS {{130 0 0 0-1510 {}} {128 0 0 0-1702 {}}} SUCCS {{259 0 0 0-1702 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1702) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-1:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-212 LOC {17 1.0 18 0.575 18 1.0 31 0.019999937499999954 34 0.019999937499999954} PREDS {{259 0 0 0-1701 {}} {258 0 0 0-1700 {}}} SUCCS {{128 0 0 0-1700 {}} {128 0 0 0-1701 {}} {259 0 0 0-1703 {}}} CYCLES {}}
set a(0-1703) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-213 LOC {30 0.02 31 0.051237174999999996 31 0.051237174999999996 34 0.051237174999999996} PREDS {{259 0 0 0-1702 {}} {130 0 0 0-1510 {}}} SUCCS {{258 0 0 0-1705 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1704) {AREA_SCORE {} NAME COMP_LOOP:asn#29 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-214 LOC {16 1.0 31 0.051237174999999996 31 0.051237174999999996 31 0.051237174999999996 34 0.051237174999999996} PREDS {{258 0 0 0-1510 {}}} SUCCS {{772 0 0 0-1673 {}} {259 0 0 0-1705 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1705) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-1:mul TYPE MUL DELAY {6.68 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-215 LOC {30 0.02 31 0.051237174999999996 31 0.051237174999999996 31 0.468749953 34 0.468749953} PREDS {{259 0 0 0-1704 {}} {258 0 0 0-1703 {}} {130 0 0 0-1510 {}}} SUCCS {{259 0 0 0-1706 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1706) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-216 LOC {30 0.437512825 31 0.46875 31 0.46875 34 0.46875} PREDS {{259 0 0 0-1705 {}} {130 0 0 0-1510 {}} {128 0 0 0-1708 {}}} SUCCS {{258 0 0 0-1708 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1707) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-217 LOC {30 0.0 31 0.46875 31 0.46875 34 0.46875} PREDS {{130 0 0 0-1510 {}} {128 0 0 0-1708 {}}} SUCCS {{259 0 0 0-1708 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1708) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-1:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-218 LOC {30 1.0 31 0.575 31 1.0 44 0.019999937499999954 47 0.019999937499999954} PREDS {{259 0 0 0-1707 {}} {258 0 0 0-1706 {}}} SUCCS {{128 0 0 0-1706 {}} {128 0 0 0-1707 {}} {259 0 0 0-1709 {}}} CYCLES {}}
set a(0-1709) {AREA_SCORE {} NAME COMP_LOOP-1:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-219 LOC {43 0.02 44 0.828125025 44 0.828125025 47 0.828125025} PREDS {{259 0 0 0-1708 {}} {130 0 0 0-1510 {}}} SUCCS {{258 0 2.250 0-1713 {}} {258 0 2.250 0-1715 {}} {258 0 2.250 0-1717 {}} {258 0 2.250 0-1719 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1710) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(1-0)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-220 LOC {16 1.0 17 1.0 17 1.0 47 0.828125025} PREDS {{130 0 0 0-1510 {}} {258 0 0 0-1631 {}}} SUCCS {{259 0 0 0-1711 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1711) {AREA_SCORE {} NAME COMP_LOOP:switch#9 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-221 LOC {16 1.0 17 1.0 17 1.0 47 0.828125025} PREDS {{259 0 0 0-1710 {}}} SUCCS {{146 0 0 0-1712 {}} {130 0 0 0-1713 {}} {146 0 0 0-1714 {}} {130 0 0 0-1715 {}} {146 0 0 0-1716 {}} {130 0 0 0-1717 {}} {146 0 0 0-1718 {}} {130 0 0 0-1719 {}}} CYCLES {}}
set a(0-1712) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-222 LOC {16 1.0 44 0.0 44 0.0 47 0.828125025} PREDS {{146 0 0 0-1711 {}} {130 0 0 0-1510 {}} {258 0 0 0-1631 {}}} SUCCS {{259 0 2.250 0-1713 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1713) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-223 LOC {43 1.0 44 0.975 44 1.0 45 0.006249937500000025 48 0.006249937500000025} PREDS {{774 0 0 0-1713 {}} {259 0 2.250 0-1712 {}} {130 0 0 0-1711 {}} {258 0 2.250 0-1709 {}} {130 0 0 0-1510 {}} {258 0 0 0-1665 {}} {256 0 0 0-1635 {}} {256 0 0 0-1597 {}} {774 0 0 0-2121 {}} {774 0 0 0-2077 {}} {772 0 0 0-2047 {}} {772 0 0 0-2014 {}} {774 0 0 0-1989 {}} {774 0 0 0-1945 {}} {772 0 0 0-1912 {}} {772 0 0 0-1875 {}} {774 0 0 0-1846 {}} {774 0 0 0-1802 {}} {772 0 0 0-1772 {}} {772 0 0 0-1739 {}}} SUCCS {{774 0 2.250 0-1597 {}} {774 0 2.250 0-1635 {}} {774 0 0 0-1665 {}} {774 0 0 0-1713 {}} {130 0 0 0-1729 {}} {258 0 2.250 0-1739 {}} {258 0 2.250 0-1772 {}} {258 0 0 0-1802 {}} {258 0 0 0-1846 {}} {258 0 2.250 0-1875 {}} {258 0 2.250 0-1912 {}} {258 0 0 0-1945 {}} {258 0 0 0-1989 {}} {258 0 2.250 0-2014 {}} {258 0 2.250 0-2047 {}} {258 0 0 0-2077 {}} {258 0 0 0-2121 {}}} CYCLES {}}
set a(0-1714) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-224 LOC {16 1.0 44 0.0 44 0.0 47 0.828125025} PREDS {{146 0 0 0-1711 {}} {130 0 0 0-1510 {}} {258 0 0 0-1631 {}}} SUCCS {{259 0 2.250 0-1715 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1715) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-225 LOC {43 1.0 44 0.975 44 1.0 45 0.006249937500000025 48 0.006249937500000025} PREDS {{774 0 0 0-1715 {}} {259 0 2.250 0-1714 {}} {130 0 0 0-1711 {}} {258 0 2.250 0-1709 {}} {130 0 0 0-1510 {}} {258 0 0 0-1666 {}} {256 0 0 0-1637 {}} {256 0 0 0-1598 {}} {774 0 0 0-2123 {}} {774 0 0 0-2079 {}} {772 0 0 0-2049 {}} {772 0 0 0-2016 {}} {774 0 0 0-1991 {}} {774 0 0 0-1947 {}} {772 0 0 0-1914 {}} {772 0 0 0-1877 {}} {774 0 0 0-1848 {}} {774 0 0 0-1804 {}} {772 0 0 0-1774 {}} {772 0 0 0-1741 {}}} SUCCS {{774 0 2.250 0-1598 {}} {774 0 2.250 0-1637 {}} {774 0 0 0-1666 {}} {774 0 0 0-1715 {}} {130 0 0 0-1729 {}} {258 0 2.250 0-1741 {}} {258 0 2.250 0-1774 {}} {258 0 0 0-1804 {}} {258 0 0 0-1848 {}} {258 0 2.250 0-1877 {}} {258 0 2.250 0-1914 {}} {258 0 0 0-1947 {}} {258 0 0 0-1991 {}} {258 0 2.250 0-2016 {}} {258 0 2.250 0-2049 {}} {258 0 0 0-2079 {}} {258 0 0 0-2123 {}}} CYCLES {}}
set a(0-1716) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-226 LOC {16 1.0 44 0.0 44 0.0 47 0.828125025} PREDS {{146 0 0 0-1711 {}} {130 0 0 0-1510 {}} {258 0 0 0-1631 {}}} SUCCS {{259 0 2.250 0-1717 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1717) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-227 LOC {43 1.0 44 0.975 44 1.0 45 0.006249937500000025 48 0.006249937500000025} PREDS {{774 0 0 0-1717 {}} {259 0 2.250 0-1716 {}} {130 0 0 0-1711 {}} {258 0 2.250 0-1709 {}} {130 0 0 0-1510 {}} {258 0 0 0-1667 {}} {256 0 0 0-1639 {}} {256 0 0 0-1599 {}} {774 0 0 0-2125 {}} {774 0 0 0-2081 {}} {772 0 0 0-2051 {}} {772 0 0 0-2018 {}} {774 0 0 0-1993 {}} {774 0 0 0-1949 {}} {772 0 0 0-1916 {}} {772 0 0 0-1879 {}} {774 0 0 0-1850 {}} {774 0 0 0-1806 {}} {772 0 0 0-1776 {}} {772 0 0 0-1743 {}}} SUCCS {{774 0 2.250 0-1599 {}} {774 0 2.250 0-1639 {}} {774 0 0 0-1667 {}} {774 0 0 0-1717 {}} {130 0 0 0-1729 {}} {258 0 2.250 0-1743 {}} {258 0 2.250 0-1776 {}} {258 0 0 0-1806 {}} {258 0 0 0-1850 {}} {258 0 2.250 0-1879 {}} {258 0 2.250 0-1916 {}} {258 0 0 0-1949 {}} {258 0 0 0-1993 {}} {258 0 2.250 0-2018 {}} {258 0 2.250 0-2051 {}} {258 0 0 0-2081 {}} {258 0 0 0-2125 {}}} CYCLES {}}
set a(0-1718) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#1)(9-2)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-228 LOC {16 1.0 44 0.0 44 0.0 47 0.828125025} PREDS {{146 0 0 0-1711 {}} {130 0 0 0-1510 {}} {258 0 0 0-1631 {}}} SUCCS {{259 0 2.250 0-1719 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1719) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#1 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-229 LOC {43 1.0 44 0.975 44 1.0 45 0.006249937500000025 48 0.006249937500000025} PREDS {{774 0 0 0-1719 {}} {259 0 2.250 0-1718 {}} {130 0 0 0-1711 {}} {258 0 2.250 0-1709 {}} {130 0 0 0-1510 {}} {258 0 0 0-1668 {}} {256 0 0 0-1641 {}} {256 0 0 0-1600 {}} {774 0 0 0-2127 {}} {774 0 0 0-2083 {}} {772 0 0 0-2053 {}} {772 0 0 0-2020 {}} {774 0 0 0-1995 {}} {774 0 0 0-1951 {}} {772 0 0 0-1918 {}} {772 0 0 0-1881 {}} {774 0 0 0-1852 {}} {774 0 0 0-1808 {}} {772 0 0 0-1778 {}} {772 0 0 0-1745 {}}} SUCCS {{774 0 2.250 0-1600 {}} {774 0 2.250 0-1641 {}} {774 0 0 0-1668 {}} {774 0 0 0-1719 {}} {130 0 0 0-1729 {}} {258 0 2.250 0-1745 {}} {258 0 2.250 0-1778 {}} {258 0 0 0-1808 {}} {258 0 0 0-1852 {}} {258 0 2.250 0-1881 {}} {258 0 2.250 0-1918 {}} {258 0 0 0-1951 {}} {258 0 0 0-1995 {}} {258 0 2.250 0-2020 {}} {258 0 2.250 0-2053 {}} {258 0 0 0-2083 {}} {258 0 0 0-2127 {}}} CYCLES {}}
set a(0-1720) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-230 LOC {16 1.0 18 0.8846875 18 0.8846875 62 0.8846875} PREDS {{130 0 0 0-1510 {}}} SUCCS {{259 0 0 0-1721 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1721) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:not TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-231 LOC {16 1.0 18 0.8846875 18 0.8846875 62 0.8846875} PREDS {{259 0 0 0-1720 {}} {130 0 0 0-1510 {}}} SUCCS {{259 0 0 0-1722 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1722) {AREA_SCORE {} NAME COMP_LOOP-2:operator>><64,false>:conc TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-232 LOC {16 1.0 18 0.8846875 18 0.8846875 62 0.8846875} PREDS {{259 0 0 0-1721 {}} {130 0 0 0-1510 {}}} SUCCS {{258 0 0 0-1726 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1723) {AREA_SCORE {} NAME COMP_LOOP:k:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-233 LOC {16 1.0 18 0.0 18 0.0 18 0.0 62 0.8846875} PREDS {{130 0 0 0-1510 {}} {774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-1724 {}} {130 0 0 0-1729 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-1724) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-234 LOC {16 1.0 18 0.0 18 0.0 62 0.8846875} PREDS {{259 0 0 0-1723 {}} {130 0 0 0-1510 {}}} SUCCS {{259 0 0 0-1725 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1725) {AREA_SCORE {} NAME operator<<64,false>:conc#1 TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-235 LOC {16 1.0 18 0.8846875 18 0.8846875 62 0.8846875} PREDS {{259 0 0 0-1724 {}} {130 0 0 0-1510 {}}} SUCCS {{259 0 0 0-1726 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1726) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-2:operator<<64,false>:acc TYPE ACCU DELAY {1.84 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-236 LOC {17 0.0 18 0.8846875 18 0.8846875 18 0.9999999374999999 62 0.9999999374999999} PREDS {{259 0 0 0-1725 {}} {258 0 0 0-1722 {}} {130 0 0 0-1510 {}}} SUCCS {{259 0 0 0-1727 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1727) {AREA_SCORE {} NAME COMP_LOOP-2:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-237 LOC {17 0.1153125 18 1.0 18 1.0 62 1.0} PREDS {{259 0 0 0-1726 {}} {130 0 0 0-1510 {}}} SUCCS {{259 0 0 0-1728 {}} {130 0 0 0-1729 {}}} CYCLES {}}
set a(0-1728) {AREA_SCORE {} NAME COMP_LOOP-2:not#1 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-238 LOC {17 0.1153125 45 1.0 45 1.0 62 1.0} PREDS {{259 0 0 0-1727 {}} {130 0 0 0-1510 {}}} SUCCS {{259 0 0 0-1729 {}}} CYCLES {}}
set a(0-1729) {AREA_SCORE {} NAME COMP_LOOP-2:break(COMP_LOOP) TYPE TERMINATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-239 LOC {44 0.0062499999999999995 45 1.0 45 1.0 62 1.0} PREDS {{259 0 0 0-1728 {}} {130 0 0 0-1727 {}} {130 0 0 0-1726 {}} {130 0 0 0-1725 {}} {130 0 0 0-1724 {}} {130 0 0 0-1723 {}} {130 0 0 0-1722 {}} {130 0 0 0-1721 {}} {130 0 0 0-1720 {}} {130 0 0 0-1719 {}} {130 0 0 0-1718 {}} {130 0 0 0-1717 {}} {130 0 0 0-1716 {}} {130 0 0 0-1715 {}} {130 0 0 0-1714 {}} {130 0 0 0-1713 {}} {130 0 0 0-1712 {}} {130 0 0 0-1710 {}} {130 0 0 0-1709 {}} {130 0 0 0-1707 {}} {130 0 0 0-1706 {}} {130 0 0 0-1705 {}} {130 0 0 0-1704 {}} {130 0 0 0-1703 {}} {130 0 0 0-1701 {}} {130 0 0 0-1700 {}} {130 0 0 0-1699 {}} {130 0 0 0-1698 {}} {130 0 0 0-1510 {}}} SUCCS {{128 0 0 0-1802 {}} {128 0 0 0-1804 {}} {128 0 0 0-1806 {}} {128 0 0 0-1808 {}} {128 0 0 0-1812 {}} {128 0 0 0-1813 {}} {128 0 0 0-1814 {}} {64 0 0 0-1511 {}}} CYCLES {}}
set a(0-1730) {AREA_SCORE {} NAME COMP_LOOP:asn#30 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-240 LOC {0 1.0 1 0.0 1 0.0 1 0.0 48 0.763437525} PREDS {} SUCCS {{259 0 0 0-1731 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1731) {AREA_SCORE {} NAME COMP_LOOP-2:slc(STAGE_VEC_LOOP:j)(9-0)#2 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-241 LOC {0 1.0 1 0.0 1 0.0 48 0.763437525} PREDS {{259 0 0 0-1730 {}}} SUCCS {{258 0 0 0-1735 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1732) {AREA_SCORE {} NAME COMP_LOOP:k:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-242 LOC {0 1.0 1 0.0 1 0.0 1 0.0 48 0.763437525} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-1733 {}} {130 0 0 0-1511 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-1733) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-243 LOC {0 1.0 1 0.0 1 0.0 48 0.763437525} PREDS {{259 0 0 0-1732 {}}} SUCCS {{259 0 0 0-1734 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1734) {AREA_SCORE {} NAME COMP_LOOP:conc#5 TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-244 LOC {0 1.0 1 0.9353125 1 0.9353125 48 0.763437525} PREDS {{259 0 0 0-1733 {}}} SUCCS {{259 0 0 0-1735 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1735) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 6 NAME COMP_LOOP-2:acc TYPE ACCU DELAY {1.03 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-245 LOC {1 0.0 1 0.9353125 1 0.9353125 1 0.9999999374999999 48 0.8281249625} PREDS {{259 0 0 0-1734 {}} {258 0 0 0-1731 {}}} SUCCS {{259 0 0 0-1736 {}} {258 0 0 0-1738 {}} {258 0 0 0-1740 {}} {258 0 0 0-1742 {}} {258 0 0 0-1744 {}} {258 0 0 0-1746 {}} {258 0 0 0-1747 {}} {258 0 0 0-1749 {}} {258 0 0 0-1750 {}} {258 0 0 0-1753 {}} {258 0 0 0-1754 {}} {258 0 0 0-1757 {}} {258 0 0 0-1758 {}} {258 0 0 0-1799 {}} {258 0 0 0-1801 {}} {258 0 0 0-1803 {}} {258 0 0 0-1805 {}} {258 0 0 0-1807 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1736) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-246 LOC {1 0.0646875 1 1.0 1 1.0 48 0.828125025} PREDS {{259 0 0 0-1735 {}}} SUCCS {{259 0 0 0-1737 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1737) {AREA_SCORE {} NAME COMP_LOOP:switch#2 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-247 LOC {1 0.0646875 1 1.0 1 1.0 48 0.828125025} PREDS {{259 0 0 0-1736 {}}} SUCCS {{146 0 0 0-1738 {}} {146 0 0 0-1739 {}} {146 0 0 0-1740 {}} {146 0 0 0-1741 {}} {146 0 0 0-1742 {}} {146 0 0 0-1743 {}} {146 0 0 0-1744 {}} {146 0 0 0-1745 {}}} CYCLES {}}
set a(0-1738) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#2 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-248 LOC {1 0.0646875 45 0.0 45 0.0 48 0.828125025} PREDS {{146 0 0 0-1737 {}} {258 0 0 0-1735 {}}} SUCCS {{259 0 2.250 0-1739 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1739) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-249 LOC {44 1.0 45 0.975 45 1.0 46 0.14999993750000007 49 0.14999993750000007} PREDS {{259 0 2.250 0-1738 {}} {146 0 0 0-1737 {}} {258 0 2.250 0-1713 {}} {258 0 2.250 0-1665 {}} {774 0 2.250 0-2121 {}} {774 0 2.250 0-2077 {}} {774 0 2.250 0-1989 {}} {774 0 2.250 0-1945 {}} {774 0 2.250 0-1846 {}} {774 0 2.250 0-1802 {}}} SUCCS {{772 0 0 0-1665 {}} {772 0 0 0-1713 {}} {258 0 0 0-1760 {}} {256 0 0 0-1802 {}} {130 0 0 0-1511 {}} {256 0 0 0-1846 {}} {256 0 0 0-1945 {}} {256 0 0 0-1989 {}} {256 0 0 0-2077 {}} {256 0 0 0-2121 {}}} CYCLES {}}
set a(0-1740) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#3 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-250 LOC {1 0.0646875 45 0.0 45 0.0 48 0.828125025} PREDS {{146 0 0 0-1737 {}} {258 0 0 0-1735 {}}} SUCCS {{259 0 2.250 0-1741 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1741) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-251 LOC {44 1.0 45 0.975 45 1.0 46 0.14999993750000007 49 0.14999993750000007} PREDS {{259 0 2.250 0-1740 {}} {146 0 0 0-1737 {}} {258 0 2.250 0-1715 {}} {258 0 2.250 0-1666 {}} {774 0 2.250 0-2123 {}} {774 0 2.250 0-2079 {}} {774 0 2.250 0-1991 {}} {774 0 2.250 0-1947 {}} {774 0 2.250 0-1848 {}} {774 0 2.250 0-1804 {}}} SUCCS {{772 0 0 0-1666 {}} {772 0 0 0-1715 {}} {258 0 0 0-1760 {}} {256 0 0 0-1804 {}} {130 0 0 0-1511 {}} {256 0 0 0-1848 {}} {256 0 0 0-1947 {}} {256 0 0 0-1991 {}} {256 0 0 0-2079 {}} {256 0 0 0-2123 {}}} CYCLES {}}
set a(0-1742) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-252 LOC {1 0.0646875 45 0.0 45 0.0 48 0.828125025} PREDS {{146 0 0 0-1737 {}} {258 0 0 0-1735 {}}} SUCCS {{259 0 2.250 0-1743 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1743) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-253 LOC {44 1.0 45 0.975 45 1.0 46 0.14999993750000007 49 0.14999993750000007} PREDS {{259 0 2.250 0-1742 {}} {146 0 0 0-1737 {}} {258 0 2.250 0-1717 {}} {258 0 2.250 0-1667 {}} {774 0 2.250 0-2125 {}} {774 0 2.250 0-2081 {}} {774 0 2.250 0-1993 {}} {774 0 2.250 0-1949 {}} {774 0 2.250 0-1850 {}} {774 0 2.250 0-1806 {}}} SUCCS {{772 0 0 0-1667 {}} {772 0 0 0-1717 {}} {258 0 0 0-1760 {}} {256 0 0 0-1806 {}} {130 0 0 0-1511 {}} {256 0 0 0-1850 {}} {256 0 0 0-1949 {}} {256 0 0 0-1993 {}} {256 0 0 0-2081 {}} {256 0 0 0-2125 {}}} CYCLES {}}
set a(0-1744) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-254 LOC {1 0.0646875 45 0.0 45 0.0 48 0.828125025} PREDS {{146 0 0 0-1737 {}} {258 0 0 0-1735 {}}} SUCCS {{259 0 2.250 0-1745 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1745) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-255 LOC {44 1.0 45 0.975 45 1.0 46 0.14999993750000007 49 0.14999993750000007} PREDS {{259 0 2.250 0-1744 {}} {146 0 0 0-1737 {}} {258 0 2.250 0-1719 {}} {258 0 2.250 0-1668 {}} {774 0 2.250 0-2127 {}} {774 0 2.250 0-2083 {}} {774 0 2.250 0-1995 {}} {774 0 2.250 0-1951 {}} {774 0 2.250 0-1852 {}} {774 0 2.250 0-1808 {}}} SUCCS {{772 0 0 0-1668 {}} {772 0 0 0-1719 {}} {258 0 0 0-1760 {}} {256 0 0 0-1808 {}} {130 0 0 0-1511 {}} {256 0 0 0-1852 {}} {256 0 0 0-1951 {}} {256 0 0 0-1995 {}} {256 0 0 0-2083 {}} {256 0 0 0-2127 {}}} CYCLES {}}
set a(0-1746) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-256 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{258 0 0 0-1735 {}}} SUCCS {{258 0 0 0-1748 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1747) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-257 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{258 0 0 0-1735 {}}} SUCCS {{259 0 0 0-1748 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1748) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#4 TYPE NOR PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-258 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{259 0 0 0-1747 {}} {258 0 0 0-1746 {}}} SUCCS {{258 0 0 0-1760 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1749) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-259 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{258 0 0 0-1735 {}}} SUCCS {{258 0 0 0-1752 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1750) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-260 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{258 0 0 0-1735 {}}} SUCCS {{259 0 0 0-1751 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1751) {AREA_SCORE {} NAME COMP_LOOP:not#24 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-261 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{259 0 0 0-1750 {}}} SUCCS {{259 0 0 0-1752 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1752) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#12 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-262 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{259 0 0 0-1751 {}} {258 0 0 0-1749 {}}} SUCCS {{258 0 0 0-1760 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1753) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#8 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-263 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{258 0 0 0-1735 {}}} SUCCS {{258 0 0 0-1756 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1754) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#9 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-264 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{258 0 0 0-1735 {}}} SUCCS {{259 0 0 0-1755 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1755) {AREA_SCORE {} NAME COMP_LOOP:not#25 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-265 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{259 0 0 0-1754 {}}} SUCCS {{259 0 0 0-1756 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1756) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#13 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-266 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{259 0 0 0-1755 {}} {258 0 0 0-1753 {}}} SUCCS {{258 0 0 0-1760 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1757) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#10 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-267 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{258 0 0 0-1735 {}}} SUCCS {{258 0 0 0-1759 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1758) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#11 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-268 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{258 0 0 0-1735 {}}} SUCCS {{259 0 0 0-1759 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1759) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#14 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-269 LOC {1 0.0646875 46 0.0 46 0.0 49 0.2596875} PREDS {{259 0 0 0-1758 {}} {258 0 0 0-1757 {}}} SUCCS {{259 0 0 0-1760 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1760) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#2 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-270 LOC {45 0.15 46 0.90625 46 0.90625 46 0.9999999375 49 0.3534374375} PREDS {{259 0 0 0-1759 {}} {258 0 0 0-1756 {}} {258 0 0 0-1752 {}} {258 0 0 0-1748 {}} {258 0 0 0-1745 {}} {258 0 0 0-1743 {}} {258 0 0 0-1741 {}} {258 0 0 0-1739 {}} {258 0 0 0-1578 {}} {258 0 0 0-1577 {}} {258 0 0 0-1576 {}} {258 0 0 0-1575 {}}} SUCCS {{258 0 0 0-1794 {}} {130 0 0 0-1511 {}} {258 0 0 0-1832 {}}} CYCLES {}}
set a(0-1761) {AREA_SCORE {} NAME COMP_LOOP:k:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-271 LOC {0 1.0 1 0.0 1 0.0 1 0.0 48 0.699687525} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-1762 {}} {130 0 0 0-1511 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-1762) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-272 LOC {0 1.0 1 0.0 1 0.0 48 0.699687525} PREDS {{259 0 0 0-1761 {}}} SUCCS {{259 0 0 0-1763 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1763) {AREA_SCORE {} NAME COMP_LOOP:conc#6 TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-273 LOC {0 1.0 1 0.8715624999999999 1 0.8715624999999999 48 0.699687525} PREDS {{259 0 0 0-1762 {}}} SUCCS {{258 0 0 0-1765 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1764) {AREA_SCORE {} NAME COMP_LOOP-2:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-274 LOC {0 1.0 1 0.8715624999999999 1 0.8715624999999999 48 0.699687525} PREDS {} SUCCS {{259 0 0 0-1765 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1765) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 5 NAME COMP_LOOP:acc#26 TYPE ACCU DELAY {1.02 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-275 LOC {1 0.0 1 0.8715624999999999 1 0.8715624999999999 1 0.9353124374999999 48 0.7634374625} PREDS {{259 0 0 0-1764 {}} {258 0 0 0-1763 {}}} SUCCS {{258 0 0 0-1768 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1766) {AREA_SCORE {} NAME operator+<64,false>:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-276 LOC {0 1.0 1 0.0 1 0.0 1 0.0 48 0.763437525} PREDS {} SUCCS {{259 0 0 0-1767 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1767) {AREA_SCORE {} NAME COMP_LOOP-2:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-277 LOC {0 1.0 1 0.0 1 0.0 48 0.763437525} PREDS {{259 0 0 0-1766 {}}} SUCCS {{259 0 0 0-1768 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1768) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 6 NAME COMP_LOOP-2:operator+<64,false>:acc TYPE ACCU DELAY {1.03 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-278 LOC {1 0.06375 1 0.9353125 1 0.9353125 1 0.9999999374999999 48 0.8281249625} PREDS {{259 0 0 0-1767 {}} {258 0 0 0-1765 {}}} SUCCS {{259 0 0 0-1769 {}} {258 0 0 0-1771 {}} {258 0 0 0-1773 {}} {258 0 0 0-1775 {}} {258 0 0 0-1777 {}} {258 0 0 0-1779 {}} {258 0 0 0-1780 {}} {258 0 0 0-1782 {}} {258 0 0 0-1783 {}} {258 0 0 0-1786 {}} {258 0 0 0-1787 {}} {258 0 0 0-1790 {}} {258 0 0 0-1791 {}} {130 0 0 0-1511 {}} {258 0 0 0-1843 {}} {258 0 0 0-1845 {}} {258 0 0 0-1847 {}} {258 0 0 0-1849 {}} {258 0 0 0-1851 {}}} CYCLES {}}
set a(0-1769) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-279 LOC {1 0.12843749999999998 1 1.0 1 1.0 48 0.828125025} PREDS {{259 0 0 0-1768 {}}} SUCCS {{259 0 0 0-1770 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1770) {AREA_SCORE {} NAME COMP_LOOP:switch#3 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-280 LOC {1 0.12843749999999998 1 1.0 1 1.0 48 0.828125025} PREDS {{259 0 0 0-1769 {}}} SUCCS {{146 0 0 0-1771 {}} {146 0 0 0-1772 {}} {146 0 0 0-1773 {}} {146 0 0 0-1774 {}} {146 0 0 0-1775 {}} {146 0 0 0-1776 {}} {146 0 0 0-1777 {}} {146 0 0 0-1778 {}}} CYCLES {}}
set a(0-1771) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#2 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-281 LOC {1 0.12843749999999998 46 0.828125025 46 0.828125025 48 0.828125025} PREDS {{146 0 0 0-1770 {}} {258 0 0 0-1768 {}}} SUCCS {{259 0 2.250 0-1772 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1772) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-282 LOC {44 1.0 46 0.975 46 1.0 47 0.14999993750000007 49 0.14999993750000007} PREDS {{259 0 2.250 0-1771 {}} {146 0 0 0-1770 {}} {258 0 2.250 0-1713 {}} {258 0 2.250 0-1665 {}} {774 0 2.250 0-2121 {}} {774 0 2.250 0-2077 {}} {774 0 2.250 0-1989 {}} {774 0 2.250 0-1945 {}} {774 0 2.250 0-1846 {}} {774 0 2.250 0-1802 {}}} SUCCS {{772 0 0 0-1665 {}} {772 0 0 0-1713 {}} {258 0 0 0-1793 {}} {256 0 0 0-1802 {}} {130 0 0 0-1511 {}} {256 0 0 0-1846 {}} {256 0 0 0-1945 {}} {256 0 0 0-1989 {}} {256 0 0 0-2077 {}} {256 0 0 0-2121 {}}} CYCLES {}}
set a(0-1773) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#3 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-283 LOC {1 0.12843749999999998 46 0.828125025 46 0.828125025 48 0.828125025} PREDS {{146 0 0 0-1770 {}} {258 0 0 0-1768 {}}} SUCCS {{259 0 2.250 0-1774 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1774) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-284 LOC {44 1.0 46 0.975 46 1.0 47 0.14999993750000007 49 0.14999993750000007} PREDS {{259 0 2.250 0-1773 {}} {146 0 0 0-1770 {}} {258 0 2.250 0-1715 {}} {258 0 2.250 0-1666 {}} {774 0 2.250 0-2123 {}} {774 0 2.250 0-2079 {}} {774 0 2.250 0-1991 {}} {774 0 2.250 0-1947 {}} {774 0 2.250 0-1848 {}} {774 0 2.250 0-1804 {}}} SUCCS {{772 0 0 0-1666 {}} {772 0 0 0-1715 {}} {258 0 0 0-1793 {}} {256 0 0 0-1804 {}} {130 0 0 0-1511 {}} {256 0 0 0-1848 {}} {256 0 0 0-1947 {}} {256 0 0 0-1991 {}} {256 0 0 0-2079 {}} {256 0 0 0-2123 {}}} CYCLES {}}
set a(0-1775) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-285 LOC {1 0.12843749999999998 46 0.828125025 46 0.828125025 48 0.828125025} PREDS {{146 0 0 0-1770 {}} {258 0 0 0-1768 {}}} SUCCS {{259 0 2.250 0-1776 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1776) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-286 LOC {44 1.0 46 0.975 46 1.0 47 0.14999993750000007 49 0.14999993750000007} PREDS {{259 0 2.250 0-1775 {}} {146 0 0 0-1770 {}} {258 0 2.250 0-1717 {}} {258 0 2.250 0-1667 {}} {774 0 2.250 0-2125 {}} {774 0 2.250 0-2081 {}} {774 0 2.250 0-1993 {}} {774 0 2.250 0-1949 {}} {774 0 2.250 0-1850 {}} {774 0 2.250 0-1806 {}}} SUCCS {{772 0 0 0-1667 {}} {772 0 0 0-1717 {}} {258 0 0 0-1793 {}} {256 0 0 0-1806 {}} {130 0 0 0-1511 {}} {256 0 0 0-1850 {}} {256 0 0 0-1949 {}} {256 0 0 0-1993 {}} {256 0 0 0-2081 {}} {256 0 0 0-2125 {}}} CYCLES {}}
set a(0-1777) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-287 LOC {1 0.12843749999999998 46 0.828125025 46 0.828125025 48 0.828125025} PREDS {{146 0 0 0-1770 {}} {258 0 0 0-1768 {}}} SUCCS {{259 0 2.250 0-1778 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1778) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-288 LOC {44 1.0 46 0.975 46 1.0 47 0.14999993750000007 49 0.14999993750000007} PREDS {{259 0 2.250 0-1777 {}} {146 0 0 0-1770 {}} {258 0 2.250 0-1719 {}} {258 0 2.250 0-1668 {}} {774 0 2.250 0-2127 {}} {774 0 2.250 0-2083 {}} {774 0 2.250 0-1995 {}} {774 0 2.250 0-1951 {}} {774 0 2.250 0-1852 {}} {774 0 2.250 0-1808 {}}} SUCCS {{772 0 0 0-1668 {}} {772 0 0 0-1719 {}} {258 0 0 0-1793 {}} {256 0 0 0-1808 {}} {130 0 0 0-1511 {}} {256 0 0 0-1852 {}} {256 0 0 0-1951 {}} {256 0 0 0-1995 {}} {256 0 0 0-2083 {}} {256 0 0 0-2127 {}}} CYCLES {}}
set a(0-1779) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-289 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{258 0 0 0-1768 {}}} SUCCS {{258 0 0 0-1781 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1780) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-290 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{258 0 0 0-1768 {}}} SUCCS {{259 0 0 0-1781 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1781) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#5 TYPE NOR PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-291 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{259 0 0 0-1780 {}} {258 0 0 0-1779 {}}} SUCCS {{258 0 0 0-1793 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1782) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-292 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{258 0 0 0-1768 {}}} SUCCS {{258 0 0 0-1785 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1783) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-293 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{258 0 0 0-1768 {}}} SUCCS {{259 0 0 0-1784 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1784) {AREA_SCORE {} NAME COMP_LOOP:not#26 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-294 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{259 0 0 0-1783 {}}} SUCCS {{259 0 0 0-1785 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1785) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#15 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-295 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{259 0 0 0-1784 {}} {258 0 0 0-1782 {}}} SUCCS {{258 0 0 0-1793 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1786) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#8 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-296 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{258 0 0 0-1768 {}}} SUCCS {{258 0 0 0-1789 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1787) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#9 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-297 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{258 0 0 0-1768 {}}} SUCCS {{259 0 0 0-1788 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1788) {AREA_SCORE {} NAME COMP_LOOP:not#27 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-298 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{259 0 0 0-1787 {}}} SUCCS {{259 0 0 0-1789 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1789) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#16 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-299 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{259 0 0 0-1788 {}} {258 0 0 0-1786 {}}} SUCCS {{258 0 0 0-1793 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1790) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#10 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-300 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{258 0 0 0-1768 {}}} SUCCS {{258 0 0 0-1792 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1791) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#11 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-301 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{258 0 0 0-1768 {}}} SUCCS {{259 0 0 0-1792 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1792) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#17 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-302 LOC {1 0.12843749999999998 47 0.0 47 0.0 49 0.2596875} PREDS {{259 0 0 0-1791 {}} {258 0 0 0-1790 {}}} SUCCS {{259 0 0 0-1793 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1793) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#3 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-303 LOC {45 0.15 47 0.2596875 47 0.2596875 47 0.3534374375 49 0.3534374375} PREDS {{259 0 0 0-1792 {}} {258 0 0 0-1789 {}} {258 0 0 0-1785 {}} {258 0 0 0-1781 {}} {258 0 0 0-1778 {}} {258 0 0 0-1776 {}} {258 0 0 0-1774 {}} {258 0 0 0-1772 {}} {258 0 0 0-1574 {}} {258 0 0 0-1573 {}} {258 0 0 0-1572 {}} {258 0 0 0-1571 {}}} SUCCS {{259 0 0 0-1794 {}} {130 0 0 0-1511 {}} {258 0 0 0-1831 {}}} CYCLES {}}
set a(0-1794) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-2:acc#3 TYPE ACCU DELAY {1.84 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-304 LOC {45 0.24375 47 0.35343749999999996 47 0.35343749999999996 47 0.46874993749999994 49 0.46874993749999994} PREDS {{259 0 0 0-1793 {}} {258 0 0 0-1760 {}}} SUCCS {{259 0 0 0-1795 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1795) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-305 LOC {45 0.3590625 47 0.46875 47 0.46875 49 0.46875} PREDS {{259 0 0 0-1794 {}} {128 0 0 0-1797 {}}} SUCCS {{258 0 0 0-1797 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1796) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-306 LOC {45 0.0 47 0.46875 47 0.46875 49 0.46875} PREDS {{128 0 0 0-1797 {}}} SUCCS {{259 0 0 0-1797 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1797) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-2:modulo_dev() TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-307 LOC {45 1.0 47 0.575 47 1.0 60 0.019999937499999954 62 0.019999937499999954} PREDS {{259 0 0 0-1796 {}} {258 0 0 0-1795 {}}} SUCCS {{128 0 0 0-1795 {}} {128 0 0 0-1796 {}} {259 0 0 0-1798 {}}} CYCLES {}}
set a(0-1798) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-308 LOC {58 0.02 60 0.828125025 60 0.828125025 62 0.828125025} PREDS {{259 0 0 0-1797 {}}} SUCCS {{258 0 2.250 0-1802 {}} {258 0 2.250 0-1804 {}} {258 0 2.250 0-1806 {}} {258 0 2.250 0-1808 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1799) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(1-0)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-309 LOC {1 0.0646875 1 1.0 1 1.0 62 0.828125025} PREDS {{258 0 0 0-1735 {}}} SUCCS {{259 0 0 0-1800 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1800) {AREA_SCORE {} NAME COMP_LOOP:switch#10 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-310 LOC {1 0.0646875 1 1.0 1 1.0 62 0.828125025} PREDS {{259 0 0 0-1799 {}}} SUCCS {{146 0 0 0-1801 {}} {130 0 0 0-1802 {}} {146 0 0 0-1803 {}} {130 0 0 0-1804 {}} {146 0 0 0-1805 {}} {130 0 0 0-1806 {}} {146 0 0 0-1807 {}} {130 0 0 0-1808 {}}} CYCLES {}}
set a(0-1801) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-311 LOC {1 0.0646875 60 0.0 60 0.0 62 0.828125025} PREDS {{146 0 0 0-1800 {}} {258 0 0 0-1735 {}}} SUCCS {{259 0 2.250 0-1802 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1802) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-312 LOC {58 1.0 60 0.975 60 1.0 61 0.006249937500000025 63 0.006249937500000025} PREDS {{774 0 0 0-1802 {}} {259 0 2.250 0-1801 {}} {130 0 0 0-1800 {}} {258 0 2.250 0-1798 {}} {256 0 0 0-1772 {}} {256 0 0 0-1739 {}} {128 0 0 0-1729 {}} {258 0 0 0-1713 {}} {258 0 0 0-1665 {}} {256 0 0 0-1635 {}} {256 0 0 0-1597 {}} {774 0 0 0-2121 {}} {774 0 0 0-2077 {}} {772 0 0 0-2047 {}} {772 0 0 0-2014 {}} {774 0 0 0-1989 {}} {774 0 0 0-1945 {}} {772 0 0 0-1912 {}} {772 0 0 0-1875 {}} {774 0 0 0-1846 {}}} SUCCS {{774 0 2.250 0-1597 {}} {774 0 2.250 0-1635 {}} {774 0 0 0-1665 {}} {774 0 0 0-1713 {}} {774 0 2.250 0-1739 {}} {774 0 2.250 0-1772 {}} {774 0 0 0-1802 {}} {130 0 0 0-1511 {}} {258 0 0 0-1846 {}} {258 0 2.250 0-1875 {}} {258 0 2.250 0-1912 {}} {258 0 0 0-1945 {}} {258 0 0 0-1989 {}} {258 0 2.250 0-2014 {}} {258 0 2.250 0-2047 {}} {258 0 0 0-2077 {}} {258 0 0 0-2121 {}}} CYCLES {}}
set a(0-1803) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-313 LOC {1 0.0646875 60 0.0 60 0.0 62 0.828125025} PREDS {{146 0 0 0-1800 {}} {258 0 0 0-1735 {}}} SUCCS {{259 0 2.250 0-1804 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1804) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-314 LOC {58 1.0 60 0.975 60 1.0 61 0.006249937500000025 63 0.006249937500000025} PREDS {{774 0 0 0-1804 {}} {259 0 2.250 0-1803 {}} {130 0 0 0-1800 {}} {258 0 2.250 0-1798 {}} {256 0 0 0-1774 {}} {256 0 0 0-1741 {}} {128 0 0 0-1729 {}} {258 0 0 0-1715 {}} {258 0 0 0-1666 {}} {256 0 0 0-1637 {}} {256 0 0 0-1598 {}} {774 0 0 0-2123 {}} {774 0 0 0-2079 {}} {772 0 0 0-2049 {}} {772 0 0 0-2016 {}} {774 0 0 0-1991 {}} {774 0 0 0-1947 {}} {772 0 0 0-1914 {}} {772 0 0 0-1877 {}} {774 0 0 0-1848 {}}} SUCCS {{774 0 2.250 0-1598 {}} {774 0 2.250 0-1637 {}} {774 0 0 0-1666 {}} {774 0 0 0-1715 {}} {774 0 2.250 0-1741 {}} {774 0 2.250 0-1774 {}} {774 0 0 0-1804 {}} {130 0 0 0-1511 {}} {258 0 0 0-1848 {}} {258 0 2.250 0-1877 {}} {258 0 2.250 0-1914 {}} {258 0 0 0-1947 {}} {258 0 0 0-1991 {}} {258 0 2.250 0-2016 {}} {258 0 2.250 0-2049 {}} {258 0 0 0-2079 {}} {258 0 0 0-2123 {}}} CYCLES {}}
set a(0-1805) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-315 LOC {1 0.0646875 60 0.0 60 0.0 62 0.828125025} PREDS {{146 0 0 0-1800 {}} {258 0 0 0-1735 {}}} SUCCS {{259 0 2.250 0-1806 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1806) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-316 LOC {58 1.0 60 0.975 60 1.0 61 0.006249937500000025 63 0.006249937500000025} PREDS {{774 0 0 0-1806 {}} {259 0 2.250 0-1805 {}} {130 0 0 0-1800 {}} {258 0 2.250 0-1798 {}} {256 0 0 0-1776 {}} {256 0 0 0-1743 {}} {128 0 0 0-1729 {}} {258 0 0 0-1717 {}} {258 0 0 0-1667 {}} {256 0 0 0-1639 {}} {256 0 0 0-1599 {}} {774 0 0 0-2125 {}} {774 0 0 0-2081 {}} {772 0 0 0-2051 {}} {772 0 0 0-2018 {}} {774 0 0 0-1993 {}} {774 0 0 0-1949 {}} {772 0 0 0-1916 {}} {772 0 0 0-1879 {}} {774 0 0 0-1850 {}}} SUCCS {{774 0 2.250 0-1599 {}} {774 0 2.250 0-1639 {}} {774 0 0 0-1667 {}} {774 0 0 0-1717 {}} {774 0 2.250 0-1743 {}} {774 0 2.250 0-1776 {}} {774 0 0 0-1806 {}} {130 0 0 0-1511 {}} {258 0 0 0-1850 {}} {258 0 2.250 0-1879 {}} {258 0 2.250 0-1916 {}} {258 0 0 0-1949 {}} {258 0 0 0-1993 {}} {258 0 2.250 0-2018 {}} {258 0 2.250 0-2051 {}} {258 0 0 0-2081 {}} {258 0 0 0-2125 {}}} CYCLES {}}
set a(0-1807) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse#2)(9-2)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-317 LOC {1 0.0646875 60 0.0 60 0.0 62 0.828125025} PREDS {{146 0 0 0-1800 {}} {258 0 0 0-1735 {}}} SUCCS {{259 0 2.250 0-1808 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1808) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#2 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-318 LOC {58 1.0 60 0.975 60 1.0 61 0.006249937500000025 63 0.006249937500000025} PREDS {{774 0 0 0-1808 {}} {259 0 2.250 0-1807 {}} {130 0 0 0-1800 {}} {258 0 2.250 0-1798 {}} {256 0 0 0-1778 {}} {256 0 0 0-1745 {}} {128 0 0 0-1729 {}} {258 0 0 0-1719 {}} {258 0 0 0-1668 {}} {256 0 0 0-1641 {}} {256 0 0 0-1600 {}} {774 0 0 0-2127 {}} {774 0 0 0-2083 {}} {772 0 0 0-2053 {}} {772 0 0 0-2020 {}} {774 0 0 0-1995 {}} {774 0 0 0-1951 {}} {772 0 0 0-1918 {}} {772 0 0 0-1881 {}} {774 0 0 0-1852 {}}} SUCCS {{774 0 2.250 0-1600 {}} {774 0 2.250 0-1641 {}} {774 0 0 0-1668 {}} {774 0 0 0-1719 {}} {774 0 2.250 0-1745 {}} {774 0 2.250 0-1778 {}} {774 0 0 0-1808 {}} {130 0 0 0-1511 {}} {258 0 0 0-1852 {}} {258 0 2.250 0-1881 {}} {258 0 2.250 0-1918 {}} {258 0 0 0-1951 {}} {258 0 0 0-1995 {}} {258 0 2.250 0-2020 {}} {258 0 2.250 0-2053 {}} {258 0 0 0-2083 {}} {258 0 0 0-2127 {}}} CYCLES {}}
set a(0-1809) {AREA_SCORE {} NAME COMP_LOOP:k:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-319 LOC {0 1.0 61 0.0 61 0.0 61 0.0 63 1.0} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-1810 {}} {130 0 0 0-1511 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-1810) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-320 LOC {0 1.0 61 0.0 61 0.0 63 1.0} PREDS {{259 0 0 0-1809 {}}} SUCCS {{259 0 0 0-1811 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1811) {AREA_SCORE {} NAME COMP_LOOP-2:conc TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-321 LOC {0 1.0 61 0.0 61 0.0 63 1.0} PREDS {{259 0 0 0-1810 {}}} SUCCS {{259 0 0 0-1812 {}} {130 0 0 0-1511 {}}} CYCLES {}}
set a(0-1812) {AREA_SCORE {} NAME COMP_LOOP:asn#31 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-322 LOC {44 0.0 61 0.0 61 0.0 61 0.0 63 1.0} PREDS {{259 0 0 0-1811 {}} {128 0 0 0-1729 {}} {772 0 0 0-1511 {}}} SUCCS {{258 0 0 0-1511 {}}} CYCLES {}}
set a(0-1813) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-323 LOC {44 0.0 61 1.0 61 1.0 61 1.0 63 1.0} PREDS {{128 0 0 0-1729 {}} {772 0 0 0-1837 {}} {772 0 0 0-1511 {}}} SUCCS {{258 0 0 0-1511 {}}} CYCLES {}}
set a(0-1814) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-2:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-324 LOC {44 0.0 61 1.0 61 1.0 61 1.0 63 1.0} PREDS {{128 0 0 0-1729 {}} {772 0 0 0-1511 {}}} SUCCS {{259 0 0 0-1511 {}}} CYCLES {}}
set a(0-1815) {AREA_SCORE {} NAME modExp_dev#1:while:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-325 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1830 {}}} SUCCS {{259 0 0 0-1816 {}} {256 0 0 0-1830 {}}} CYCLES {}}
set a(0-1816) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-326 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-1815 {}}} SUCCS {{128 0 0 0-1819 {}} {128 0 0 0-1824 {}} {128 0 0 0-1830 {}}} CYCLES {}}
set a(0-1817) {AREA_SCORE {} NAME modExp_dev#1:while:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-327 LOC {0 1.0 1 0.7684375 1 0.7684375 1 0.7684375 12 0.7684375} PREDS {{774 0 0 0-1819 {}}} SUCCS {{259 0 0 0-1818 {}} {256 0 0 0-1819 {}}} CYCLES {}}
set a(0-1818) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:acc TYPE ACCU DELAY {1.84 ns} PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-328 LOC {1 0.0 1 0.7684375 1 0.7684375 1 0.8837499375 12 0.8837499375} PREDS {{259 0 0 0-1817 {}}} SUCCS {{259 0 0 0-1819 {}} {258 0 0 0-1825 {}}} CYCLES {}}
set a(0-1819) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#3.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-329 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.8837499999999999 12 1.0} PREDS {{772 0 0 0-1819 {}} {259 0 0 0-1818 {}} {256 0 0 0-1817 {}} {128 0 0 0-1816 {}}} SUCCS {{774 0 0 0-1817 {}} {772 0 0 0-1819 {}}} CYCLES {}}
set a(0-1820) {AREA_SCORE {} NAME modExp_dev#1:while:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-330 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {{774 0 0 0-1824 {}}} SUCCS {{258 0 0 0-1822 {}} {256 0 0 0-1824 {}}} CYCLES {}}
set a(0-1821) {AREA_SCORE {} NAME modExp_dev#1:while:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-331 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {} SUCCS {{259 0 0 0-1822 {}}} CYCLES {}}
set a(0-1822) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:modExp_dev#1:while:mul TYPE MUL DELAY {6.68 ns} PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-332 LOC {1 0.0 1 0.582487175 1 0.582487175 1 0.9999999530000001 1 0.9999999530000001} PREDS {{259 0 0 0-1821 {}} {258 0 0 0-1820 {}}} SUCCS {{259 0 0 0-1823 {}}} CYCLES {}}
set a(0-1823) {AREA_SCORE 7499.81 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-2:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.00 ns} PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-333 LOC {1 1.0 1 1.0 1 1.0 11 0.9999 11 0.9999} PREDS {{259 0 0 0-1822 {}}} SUCCS {{259 0 0 0-1824 {}}} CYCLES {}}
set a(0-1824) {AREA_SCORE {} NAME modExp_dev#1:while:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-334 LOC {12 0.0 12 0.0 12 0.0 12 0.0 12 1.0} PREDS {{772 0 0 0-1824 {}} {259 0 0 0-1823 {}} {256 0 0 0-1820 {}} {128 0 0 0-1816 {}}} SUCCS {{774 0 0 0-1820 {}} {772 0 0 0-1824 {}}} CYCLES {}}
set a(0-1825) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:not TYPE NOT PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-335 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{258 0 0 0-1818 {}}} SUCCS {{259 0 0 0-1826 {}}} CYCLES {}}
set a(0-1826) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-336 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{259 0 0 0-1825 {}}} SUCCS {{259 0 0 0-1827 {}}} CYCLES {}}
set a(0-1827) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-2:operator><64,false>#1:acc TYPE ACCU DELAY {1.86 ns} PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-337 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.9999999374999999 12 0.9999999374999999} PREDS {{259 0 0 0-1826 {}}} SUCCS {{259 0 0 0-1828 {}}} CYCLES {}}
set a(0-1828) {AREA_SCORE {} NAME COMP_LOOP-2:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-338 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1827 {}}} SUCCS {{259 0 0 0-1829 {}}} CYCLES {}}
set a(0-1829) {AREA_SCORE {} NAME COMP_LOOP-2:modExp_dev#1:while:not TYPE NOT PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-339 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1828 {}}} SUCCS {{259 0 0 0-1830 {}}} CYCLES {}}
set a(0-1830) {AREA_SCORE {} NAME modExp_dev#1:while:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1511 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-340 LOC {1 0.23156249999999998 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1830 {}} {259 0 0 0-1829 {}} {128 0 0 0-1816 {}} {256 0 0 0-1815 {}}} SUCCS {{774 0 0 0-1815 {}} {772 0 0 0-1830 {}}} CYCLES {}}
set a(0-1511) {CHI {0-1815 0-1816 0-1817 0-1818 0-1819 0-1820 0-1821 0-1822 0-1823 0-1824 0-1825 0-1826 0-1827 0-1828 0-1829 0-1830} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {15480 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 15480 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15480 NAME COMP_LOOP-2:modExp_dev#1:while TYPE LOOP DELAY {309620.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-341 LOC {59 1.0 61 1.0 61 1.0 63 1.0} PREDS {{259 0 0 0-1814 {}} {258 0 0 0-1813 {}} {258 0 0 0-1812 {}} {130 0 0 0-1811 {}} {130 0 0 0-1810 {}} {130 0 0 0-1809 {}} {130 0 0 0-1808 {}} {130 0 0 0-1807 {}} {130 0 0 0-1806 {}} {130 0 0 0-1805 {}} {130 0 0 0-1804 {}} {130 0 0 0-1803 {}} {130 0 0 0-1802 {}} {130 0 0 0-1801 {}} {130 0 0 0-1799 {}} {130 0 0 0-1798 {}} {130 0 0 0-1796 {}} {130 0 0 0-1795 {}} {130 0 0 0-1794 {}} {130 0 0 0-1793 {}} {130 0 0 0-1792 {}} {130 0 0 0-1791 {}} {130 0 0 0-1790 {}} {130 0 0 0-1789 {}} {130 0 0 0-1788 {}} {130 0 0 0-1787 {}} {130 0 0 0-1786 {}} {130 0 0 0-1785 {}} {130 0 0 0-1784 {}} {130 0 0 0-1783 {}} {130 0 0 0-1782 {}} {130 0 0 0-1781 {}} {130 0 0 0-1780 {}} {130 0 0 0-1779 {}} {130 0 0 0-1778 {}} {130 0 0 0-1777 {}} {130 0 0 0-1776 {}} {130 0 0 0-1775 {}} {130 0 0 0-1774 {}} {130 0 0 0-1773 {}} {130 0 0 0-1772 {}} {130 0 0 0-1771 {}} {130 0 0 0-1769 {}} {130 0 0 0-1768 {}} {130 0 0 0-1767 {}} {130 0 0 0-1766 {}} {130 0 0 0-1765 {}} {130 0 0 0-1764 {}} {130 0 0 0-1763 {}} {130 0 0 0-1762 {}} {130 0 0 0-1761 {}} {130 0 0 0-1760 {}} {130 0 0 0-1759 {}} {130 0 0 0-1758 {}} {130 0 0 0-1757 {}} {130 0 0 0-1756 {}} {130 0 0 0-1755 {}} {130 0 0 0-1754 {}} {130 0 0 0-1753 {}} {130 0 0 0-1752 {}} {130 0 0 0-1751 {}} {130 0 0 0-1750 {}} {130 0 0 0-1749 {}} {130 0 0 0-1748 {}} {130 0 0 0-1747 {}} {130 0 0 0-1746 {}} {130 0 0 0-1745 {}} {130 0 0 0-1744 {}} {130 0 0 0-1743 {}} {130 0 0 0-1742 {}} {130 0 0 0-1741 {}} {130 0 0 0-1740 {}} {130 0 0 0-1739 {}} {130 0 0 0-1738 {}} {130 0 0 0-1736 {}} {130 0 0 0-1735 {}} {130 0 0 0-1734 {}} {130 0 0 0-1733 {}} {130 0 0 0-1732 {}} {130 0 0 0-1731 {}} {130 0 0 0-1730 {}} {64 0 0 0-1729 {}} {64 0 0 0-1510 {}}} SUCCS {{772 0 0 0-1812 {}} {772 0 0 0-1813 {}} {772 0 0 0-1814 {}} {131 0 0 0-1831 {}} {130 0 0 0-1832 {}} {130 0 0 0-1833 {}} {130 0 0 0-1834 {}} {130 0 0 0-1836 {}} {258 0 0 0-1837 {}} {130 0 0 0-1838 {}} {130 0 0 0-1839 {}} {130 0 0 0-1840 {}} {130 0 0 0-1842 {}} {130 0 0 0-1843 {}} {130 0 0 0-1845 {}} {130 0 0 0-1846 {}} {130 0 0 0-1847 {}} {130 0 0 0-1848 {}} {130 0 0 0-1849 {}} {130 0 0 0-1850 {}} {130 0 0 0-1851 {}} {130 0 0 0-1852 {}} {130 0 0 0-1853 {}} {130 0 0 0-1854 {}} {130 0 0 0-1855 {}} {130 0 0 0-1856 {}} {130 0 0 0-1857 {}} {130 0 0 0-1858 {}} {130 0 0 0-1859 {}} {130 0 0 0-1860 {}} {130 0 0 0-1861 {}} {130 0 0 0-1862 {}} {64 0 0 0-1512 {}}} CYCLES {}}
set a(0-1831) {AREA_SCORE {} NAME COMP_LOOP-2:factor2:not TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-342 LOC {59 1.0 62 0.35343749999999996 62 0.35343749999999996 64 0.35343749999999996} PREDS {{131 0 0 0-1511 {}} {258 0 0 0-1793 {}}} SUCCS {{259 0 0 0-1832 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1832) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-2:acc#5 TYPE ACCU DELAY {1.84 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-343 LOC {60 0.0 62 0.35343749999999996 62 0.35343749999999996 62 0.46874993749999994 64 0.46874993749999994} PREDS {{259 0 0 0-1831 {}} {130 0 0 0-1511 {}} {258 0 0 0-1760 {}}} SUCCS {{259 0 0 0-1833 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1833) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-344 LOC {60 0.1153125 62 0.46875 62 0.46875 64 0.46875} PREDS {{259 0 0 0-1832 {}} {130 0 0 0-1511 {}} {128 0 0 0-1835 {}}} SUCCS {{258 0 0 0-1835 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1834) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-345 LOC {60 0.0 62 0.46875 62 0.46875 64 0.46875} PREDS {{130 0 0 0-1511 {}} {128 0 0 0-1835 {}}} SUCCS {{259 0 0 0-1835 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1835) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-2:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-346 LOC {60 1.0 62 0.575 62 1.0 75 0.019999937499999954 77 0.019999937499999954} PREDS {{259 0 0 0-1834 {}} {258 0 0 0-1833 {}}} SUCCS {{128 0 0 0-1833 {}} {128 0 0 0-1834 {}} {259 0 0 0-1836 {}}} CYCLES {}}
set a(0-1836) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-347 LOC {73 0.02 75 0.051237174999999996 75 0.051237174999999996 77 0.051237174999999996} PREDS {{259 0 0 0-1835 {}} {130 0 0 0-1511 {}}} SUCCS {{258 0 0 0-1838 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1837) {AREA_SCORE {} NAME COMP_LOOP:asn#32 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-348 LOC {59 1.0 75 0.051237174999999996 75 0.051237174999999996 75 0.051237174999999996 77 0.051237174999999996} PREDS {{258 0 0 0-1511 {}}} SUCCS {{772 0 0 0-1813 {}} {259 0 0 0-1838 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1838) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-2:mul TYPE MUL DELAY {6.68 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-349 LOC {73 0.02 75 0.051237174999999996 75 0.051237174999999996 75 0.468749953 77 0.468749953} PREDS {{259 0 0 0-1837 {}} {258 0 0 0-1836 {}} {130 0 0 0-1511 {}}} SUCCS {{259 0 0 0-1839 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1839) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-350 LOC {73 0.437512825 75 0.46875 75 0.46875 77 0.46875} PREDS {{259 0 0 0-1838 {}} {130 0 0 0-1511 {}} {128 0 0 0-1841 {}}} SUCCS {{258 0 0 0-1841 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1840) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-351 LOC {73 0.0 75 0.46875 75 0.46875 77 0.46875} PREDS {{130 0 0 0-1511 {}} {128 0 0 0-1841 {}}} SUCCS {{259 0 0 0-1841 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1841) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-2:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-352 LOC {73 1.0 75 0.575 75 1.0 88 0.019999937499999954 90 0.019999937499999954} PREDS {{259 0 0 0-1840 {}} {258 0 0 0-1839 {}}} SUCCS {{128 0 0 0-1839 {}} {128 0 0 0-1840 {}} {259 0 0 0-1842 {}}} CYCLES {}}
set a(0-1842) {AREA_SCORE {} NAME COMP_LOOP-2:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-353 LOC {86 0.02 88 0.828125025 88 0.828125025 90 0.828125025} PREDS {{259 0 0 0-1841 {}} {130 0 0 0-1511 {}}} SUCCS {{258 0 2.250 0-1846 {}} {258 0 2.250 0-1848 {}} {258 0 2.250 0-1850 {}} {258 0 2.250 0-1852 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1843) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(1-0)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-354 LOC {59 1.0 61 1.0 61 1.0 90 0.828125025} PREDS {{130 0 0 0-1511 {}} {258 0 0 0-1768 {}}} SUCCS {{259 0 0 0-1844 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1844) {AREA_SCORE {} NAME COMP_LOOP:switch#11 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-355 LOC {59 1.0 61 1.0 61 1.0 90 0.828125025} PREDS {{259 0 0 0-1843 {}}} SUCCS {{146 0 0 0-1845 {}} {130 0 0 0-1846 {}} {146 0 0 0-1847 {}} {130 0 0 0-1848 {}} {146 0 0 0-1849 {}} {130 0 0 0-1850 {}} {146 0 0 0-1851 {}} {130 0 0 0-1852 {}}} CYCLES {}}
set a(0-1845) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-356 LOC {59 1.0 88 0.0 88 0.0 90 0.828125025} PREDS {{146 0 0 0-1844 {}} {130 0 0 0-1511 {}} {258 0 0 0-1768 {}}} SUCCS {{259 0 2.250 0-1846 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1846) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-357 LOC {86 1.0 88 0.975 88 1.0 89 0.006249937500000025 91 0.006249937500000025} PREDS {{774 0 0 0-1846 {}} {259 0 2.250 0-1845 {}} {130 0 0 0-1844 {}} {258 0 2.250 0-1842 {}} {130 0 0 0-1511 {}} {258 0 0 0-1802 {}} {256 0 0 0-1772 {}} {256 0 0 0-1739 {}} {258 0 0 0-1713 {}} {258 0 0 0-1665 {}} {256 0 0 0-1635 {}} {256 0 0 0-1597 {}} {774 0 0 0-2121 {}} {774 0 0 0-2077 {}} {772 0 0 0-2047 {}} {772 0 0 0-2014 {}} {774 0 0 0-1989 {}} {774 0 0 0-1945 {}} {772 0 0 0-1912 {}} {772 0 0 0-1875 {}}} SUCCS {{774 0 2.250 0-1597 {}} {774 0 2.250 0-1635 {}} {774 0 0 0-1665 {}} {774 0 0 0-1713 {}} {774 0 2.250 0-1739 {}} {774 0 2.250 0-1772 {}} {774 0 0 0-1802 {}} {774 0 0 0-1846 {}} {130 0 0 0-1862 {}} {258 0 2.250 0-1875 {}} {258 0 2.250 0-1912 {}} {258 0 0 0-1945 {}} {258 0 0 0-1989 {}} {258 0 2.250 0-2014 {}} {258 0 2.250 0-2047 {}} {258 0 0 0-2077 {}} {258 0 0 0-2121 {}}} CYCLES {}}
set a(0-1847) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-358 LOC {59 1.0 88 0.0 88 0.0 90 0.828125025} PREDS {{146 0 0 0-1844 {}} {130 0 0 0-1511 {}} {258 0 0 0-1768 {}}} SUCCS {{259 0 2.250 0-1848 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1848) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-359 LOC {86 1.0 88 0.975 88 1.0 89 0.006249937500000025 91 0.006249937500000025} PREDS {{774 0 0 0-1848 {}} {259 0 2.250 0-1847 {}} {130 0 0 0-1844 {}} {258 0 2.250 0-1842 {}} {130 0 0 0-1511 {}} {258 0 0 0-1804 {}} {256 0 0 0-1774 {}} {256 0 0 0-1741 {}} {258 0 0 0-1715 {}} {258 0 0 0-1666 {}} {256 0 0 0-1637 {}} {256 0 0 0-1598 {}} {774 0 0 0-2123 {}} {774 0 0 0-2079 {}} {772 0 0 0-2049 {}} {772 0 0 0-2016 {}} {774 0 0 0-1991 {}} {774 0 0 0-1947 {}} {772 0 0 0-1914 {}} {772 0 0 0-1877 {}}} SUCCS {{774 0 2.250 0-1598 {}} {774 0 2.250 0-1637 {}} {774 0 0 0-1666 {}} {774 0 0 0-1715 {}} {774 0 2.250 0-1741 {}} {774 0 2.250 0-1774 {}} {774 0 0 0-1804 {}} {774 0 0 0-1848 {}} {130 0 0 0-1862 {}} {258 0 2.250 0-1877 {}} {258 0 2.250 0-1914 {}} {258 0 0 0-1947 {}} {258 0 0 0-1991 {}} {258 0 2.250 0-2016 {}} {258 0 2.250 0-2049 {}} {258 0 0 0-2079 {}} {258 0 0 0-2123 {}}} CYCLES {}}
set a(0-1849) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-360 LOC {59 1.0 88 0.0 88 0.0 90 0.828125025} PREDS {{146 0 0 0-1844 {}} {130 0 0 0-1511 {}} {258 0 0 0-1768 {}}} SUCCS {{259 0 2.250 0-1850 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1850) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-361 LOC {86 1.0 88 0.975 88 1.0 89 0.006249937500000025 91 0.006249937500000025} PREDS {{774 0 0 0-1850 {}} {259 0 2.250 0-1849 {}} {130 0 0 0-1844 {}} {258 0 2.250 0-1842 {}} {130 0 0 0-1511 {}} {258 0 0 0-1806 {}} {256 0 0 0-1776 {}} {256 0 0 0-1743 {}} {258 0 0 0-1717 {}} {258 0 0 0-1667 {}} {256 0 0 0-1639 {}} {256 0 0 0-1599 {}} {774 0 0 0-2125 {}} {774 0 0 0-2081 {}} {772 0 0 0-2051 {}} {772 0 0 0-2018 {}} {774 0 0 0-1993 {}} {774 0 0 0-1949 {}} {772 0 0 0-1916 {}} {772 0 0 0-1879 {}}} SUCCS {{774 0 2.250 0-1599 {}} {774 0 2.250 0-1639 {}} {774 0 0 0-1667 {}} {774 0 0 0-1717 {}} {774 0 2.250 0-1743 {}} {774 0 2.250 0-1776 {}} {774 0 0 0-1806 {}} {774 0 0 0-1850 {}} {130 0 0 0-1862 {}} {258 0 2.250 0-1879 {}} {258 0 2.250 0-1916 {}} {258 0 0 0-1949 {}} {258 0 0 0-1993 {}} {258 0 2.250 0-2018 {}} {258 0 2.250 0-2051 {}} {258 0 0 0-2081 {}} {258 0 0 0-2125 {}}} CYCLES {}}
set a(0-1851) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#2)(9-2)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-362 LOC {59 1.0 88 0.0 88 0.0 90 0.828125025} PREDS {{146 0 0 0-1844 {}} {130 0 0 0-1511 {}} {258 0 0 0-1768 {}}} SUCCS {{259 0 2.250 0-1852 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1852) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#3 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-363 LOC {86 1.0 88 0.975 88 1.0 89 0.006249937500000025 91 0.006249937500000025} PREDS {{774 0 0 0-1852 {}} {259 0 2.250 0-1851 {}} {130 0 0 0-1844 {}} {258 0 2.250 0-1842 {}} {130 0 0 0-1511 {}} {258 0 0 0-1808 {}} {256 0 0 0-1778 {}} {256 0 0 0-1745 {}} {258 0 0 0-1719 {}} {258 0 0 0-1668 {}} {256 0 0 0-1641 {}} {256 0 0 0-1600 {}} {774 0 0 0-2127 {}} {774 0 0 0-2083 {}} {772 0 0 0-2053 {}} {772 0 0 0-2020 {}} {774 0 0 0-1995 {}} {774 0 0 0-1951 {}} {772 0 0 0-1918 {}} {772 0 0 0-1881 {}}} SUCCS {{774 0 2.250 0-1600 {}} {774 0 2.250 0-1641 {}} {774 0 0 0-1668 {}} {774 0 0 0-1719 {}} {774 0 2.250 0-1745 {}} {774 0 2.250 0-1778 {}} {774 0 0 0-1808 {}} {774 0 0 0-1852 {}} {130 0 0 0-1862 {}} {258 0 2.250 0-1881 {}} {258 0 2.250 0-1918 {}} {258 0 0 0-1951 {}} {258 0 0 0-1995 {}} {258 0 2.250 0-2020 {}} {258 0 2.250 0-2053 {}} {258 0 0 0-2083 {}} {258 0 0 0-2127 {}}} CYCLES {}}
set a(0-1853) {AREA_SCORE {} NAME COMP_LOOP-3:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-364 LOC {59 1.0 62 0.8846875 62 0.8846875 105 0.8846875} PREDS {{130 0 0 0-1511 {}}} SUCCS {{259 0 0 0-1854 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1854) {AREA_SCORE {} NAME COMP_LOOP-3:operator>><64,false>:not TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-365 LOC {59 1.0 62 0.8846875 62 0.8846875 105 0.8846875} PREDS {{259 0 0 0-1853 {}} {130 0 0 0-1511 {}}} SUCCS {{259 0 0 0-1855 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1855) {AREA_SCORE {} NAME COMP_LOOP-3:operator>><64,false>:conc TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-366 LOC {59 1.0 62 0.8846875 62 0.8846875 105 0.8846875} PREDS {{259 0 0 0-1854 {}} {130 0 0 0-1511 {}}} SUCCS {{258 0 0 0-1859 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1856) {AREA_SCORE {} NAME COMP_LOOP:k:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-367 LOC {59 1.0 62 0.0 62 0.0 62 0.0 105 0.8846875} PREDS {{130 0 0 0-1511 {}} {774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-1857 {}} {130 0 0 0-1862 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-1857) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#8 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-368 LOC {59 1.0 62 0.0 62 0.0 105 0.8846875} PREDS {{259 0 0 0-1856 {}} {130 0 0 0-1511 {}}} SUCCS {{259 0 0 0-1858 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1858) {AREA_SCORE {} NAME operator<<64,false>:conc#2 TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-369 LOC {59 1.0 62 0.8846875 62 0.8846875 105 0.8846875} PREDS {{259 0 0 0-1857 {}} {130 0 0 0-1511 {}}} SUCCS {{259 0 0 0-1859 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1859) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-3:operator<<64,false>:acc TYPE ACCU DELAY {1.84 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-370 LOC {60 0.0 62 0.8846875 62 0.8846875 62 0.9999999374999999 105 0.9999999374999999} PREDS {{259 0 0 0-1858 {}} {258 0 0 0-1855 {}} {130 0 0 0-1511 {}}} SUCCS {{259 0 0 0-1860 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1860) {AREA_SCORE {} NAME COMP_LOOP-3:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-371 LOC {60 0.1153125 62 1.0 62 1.0 105 1.0} PREDS {{259 0 0 0-1859 {}} {130 0 0 0-1511 {}}} SUCCS {{259 0 0 0-1861 {}} {130 0 0 0-1862 {}}} CYCLES {}}
set a(0-1861) {AREA_SCORE {} NAME COMP_LOOP-3:not#1 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-372 LOC {60 0.1153125 89 1.0 89 1.0 105 1.0} PREDS {{259 0 0 0-1860 {}} {130 0 0 0-1511 {}}} SUCCS {{259 0 0 0-1862 {}}} CYCLES {}}
set a(0-1862) {AREA_SCORE {} NAME COMP_LOOP-3:break(COMP_LOOP) TYPE TERMINATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-373 LOC {87 0.0062499999999999995 89 1.0 89 1.0 105 1.0} PREDS {{259 0 0 0-1861 {}} {130 0 0 0-1860 {}} {130 0 0 0-1859 {}} {130 0 0 0-1858 {}} {130 0 0 0-1857 {}} {130 0 0 0-1856 {}} {130 0 0 0-1855 {}} {130 0 0 0-1854 {}} {130 0 0 0-1853 {}} {130 0 0 0-1852 {}} {130 0 0 0-1851 {}} {130 0 0 0-1850 {}} {130 0 0 0-1849 {}} {130 0 0 0-1848 {}} {130 0 0 0-1847 {}} {130 0 0 0-1846 {}} {130 0 0 0-1845 {}} {130 0 0 0-1843 {}} {130 0 0 0-1842 {}} {130 0 0 0-1840 {}} {130 0 0 0-1839 {}} {130 0 0 0-1838 {}} {130 0 0 0-1837 {}} {130 0 0 0-1836 {}} {130 0 0 0-1834 {}} {130 0 0 0-1833 {}} {130 0 0 0-1832 {}} {130 0 0 0-1831 {}} {130 0 0 0-1511 {}}} SUCCS {{128 0 0 0-1945 {}} {128 0 0 0-1947 {}} {128 0 0 0-1949 {}} {128 0 0 0-1951 {}} {128 0 0 0-1955 {}} {128 0 0 0-1956 {}} {128 0 0 0-1957 {}} {64 0 0 0-1512 {}}} CYCLES {}}
set a(0-1863) {AREA_SCORE {} NAME COMP_LOOP:asn#33 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-374 LOC {0 1.0 1 0.0 1 0.0 1 0.0 91 0.764375025} PREDS {} SUCCS {{259 0 0 0-1864 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1864) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(9-1) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-375 LOC {0 1.0 1 0.0 1 0.0 91 0.764375025} PREDS {{259 0 0 0-1863 {}}} SUCCS {{258 0 0 0-1868 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1865) {AREA_SCORE {} NAME COMP_LOOP:k:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-376 LOC {0 1.0 1 0.0 1 0.0 1 0.0 91 0.764375025} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-1866 {}} {130 0 0 0-1512 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-1866) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#9 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-377 LOC {0 1.0 1 0.0 1 0.0 91 0.764375025} PREDS {{259 0 0 0-1865 {}}} SUCCS {{259 0 0 0-1867 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1867) {AREA_SCORE {} NAME COMP_LOOP:conc#10 TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-378 LOC {0 1.0 1 0.9362499999999999 1 0.9362499999999999 91 0.764375025} PREDS {{259 0 0 0-1866 {}}} SUCCS {{259 0 0 0-1868 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1868) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 5 NAME COMP_LOOP:acc#7 TYPE ACCU DELAY {1.02 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-379 LOC {1 0.0 1 0.9362499999999999 1 0.9362499999999999 1 0.9999999374999999 91 0.8281249625} PREDS {{259 0 0 0-1867 {}} {258 0 0 0-1864 {}}} SUCCS {{259 0 0 0-1869 {}} {258 0 0 0-1874 {}} {258 0 0 0-1876 {}} {258 0 0 0-1878 {}} {258 0 0 0-1880 {}} {258 0 0 0-1882 {}} {258 0 0 0-1888 {}} {258 0 0 0-1891 {}} {258 0 0 0-1896 {}} {258 0 0 0-1939 {}} {258 0 0 0-1944 {}} {258 0 0 0-1946 {}} {258 0 0 0-1948 {}} {258 0 0 0-1950 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1869) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(0)#3 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-380 LOC {1 0.06375 1 1.0 1 1.0 91 0.828125025} PREDS {{259 0 0 0-1868 {}}} SUCCS {{258 0 0 0-1872 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1870) {AREA_SCORE {} NAME COMP_LOOP:asn#34 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-381 LOC {0 1.0 1 0.0 1 0.0 1 0.0 91 0.828125025} PREDS {} SUCCS {{259 0 0 0-1871 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1871) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#2 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-382 LOC {0 1.0 1 0.0 1 0.0 91 0.828125025} PREDS {{259 0 0 0-1870 {}}} SUCCS {{259 0 0 0-1872 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1872) {AREA_SCORE {} NAME COMP_LOOP:conc#38 TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-383 LOC {1 0.06375 1 1.0 1 1.0 91 0.828125025} PREDS {{259 0 0 0-1871 {}} {258 0 0 0-1869 {}}} SUCCS {{259 0 0 0-1873 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1873) {AREA_SCORE {} NAME COMP_LOOP:switch#4 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-384 LOC {1 0.06375 1 1.0 1 1.0 91 0.828125025} PREDS {{259 0 0 0-1872 {}}} SUCCS {{146 0 0 0-1874 {}} {146 0 0 0-1875 {}} {146 0 0 0-1876 {}} {146 0 0 0-1877 {}} {146 0 0 0-1878 {}} {146 0 0 0-1879 {}} {146 0 0 0-1880 {}} {146 0 0 0-1881 {}}} CYCLES {}}
set a(0-1874) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#2 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-385 LOC {1 0.06375 89 0.0 89 0.0 91 0.828125025} PREDS {{146 0 0 0-1873 {}} {258 0 0 0-1868 {}}} SUCCS {{259 0 2.250 0-1875 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1875) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-386 LOC {87 1.0 89 0.975 89 1.0 90 0.14999993750000007 92 0.14999993750000007} PREDS {{259 0 2.250 0-1874 {}} {146 0 0 0-1873 {}} {258 0 2.250 0-1846 {}} {258 0 2.250 0-1802 {}} {258 0 2.250 0-1713 {}} {258 0 2.250 0-1665 {}} {774 0 2.250 0-2121 {}} {774 0 2.250 0-2077 {}} {774 0 2.250 0-1989 {}} {774 0 2.250 0-1945 {}}} SUCCS {{772 0 0 0-1665 {}} {772 0 0 0-1713 {}} {772 0 0 0-1802 {}} {772 0 0 0-1846 {}} {258 0 0 0-1900 {}} {256 0 0 0-1945 {}} {130 0 0 0-1512 {}} {256 0 0 0-1989 {}} {256 0 0 0-2077 {}} {256 0 0 0-2121 {}}} CYCLES {}}
set a(0-1876) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#3 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-387 LOC {1 0.06375 89 0.0 89 0.0 91 0.828125025} PREDS {{146 0 0 0-1873 {}} {258 0 0 0-1868 {}}} SUCCS {{259 0 2.250 0-1877 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1877) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-388 LOC {87 1.0 89 0.975 89 1.0 90 0.14999993750000007 92 0.14999993750000007} PREDS {{259 0 2.250 0-1876 {}} {146 0 0 0-1873 {}} {258 0 2.250 0-1848 {}} {258 0 2.250 0-1804 {}} {258 0 2.250 0-1715 {}} {258 0 2.250 0-1666 {}} {774 0 2.250 0-2123 {}} {774 0 2.250 0-2079 {}} {774 0 2.250 0-1991 {}} {774 0 2.250 0-1947 {}}} SUCCS {{772 0 0 0-1666 {}} {772 0 0 0-1715 {}} {772 0 0 0-1804 {}} {772 0 0 0-1848 {}} {258 0 0 0-1900 {}} {256 0 0 0-1947 {}} {130 0 0 0-1512 {}} {256 0 0 0-1991 {}} {256 0 0 0-2079 {}} {256 0 0 0-2123 {}}} CYCLES {}}
set a(0-1878) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-389 LOC {1 0.06375 89 0.0 89 0.0 91 0.828125025} PREDS {{146 0 0 0-1873 {}} {258 0 0 0-1868 {}}} SUCCS {{259 0 2.250 0-1879 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1879) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-390 LOC {87 1.0 89 0.975 89 1.0 90 0.14999993750000007 92 0.14999993750000007} PREDS {{259 0 2.250 0-1878 {}} {146 0 0 0-1873 {}} {258 0 2.250 0-1850 {}} {258 0 2.250 0-1806 {}} {258 0 2.250 0-1717 {}} {258 0 2.250 0-1667 {}} {774 0 2.250 0-2125 {}} {774 0 2.250 0-2081 {}} {774 0 2.250 0-1993 {}} {774 0 2.250 0-1949 {}}} SUCCS {{772 0 0 0-1667 {}} {772 0 0 0-1717 {}} {772 0 0 0-1806 {}} {772 0 0 0-1850 {}} {258 0 0 0-1900 {}} {256 0 0 0-1949 {}} {130 0 0 0-1512 {}} {256 0 0 0-1993 {}} {256 0 0 0-2081 {}} {256 0 0 0-2125 {}}} CYCLES {}}
set a(0-1880) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-391 LOC {1 0.06375 89 0.0 89 0.0 91 0.828125025} PREDS {{146 0 0 0-1873 {}} {258 0 0 0-1868 {}}} SUCCS {{259 0 2.250 0-1881 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1881) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-392 LOC {87 1.0 89 0.975 89 1.0 90 0.14999993750000007 92 0.14999993750000007} PREDS {{259 0 2.250 0-1880 {}} {146 0 0 0-1873 {}} {258 0 2.250 0-1852 {}} {258 0 2.250 0-1808 {}} {258 0 2.250 0-1719 {}} {258 0 2.250 0-1668 {}} {774 0 2.250 0-2127 {}} {774 0 2.250 0-2083 {}} {774 0 2.250 0-1995 {}} {774 0 2.250 0-1951 {}}} SUCCS {{772 0 0 0-1668 {}} {772 0 0 0-1719 {}} {772 0 0 0-1808 {}} {772 0 0 0-1852 {}} {258 0 0 0-1900 {}} {256 0 0 0-1951 {}} {130 0 0 0-1512 {}} {256 0 0 0-1995 {}} {256 0 0 0-2083 {}} {256 0 0 0-2127 {}}} CYCLES {}}
set a(0-1882) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(0)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-393 LOC {1 0.06375 90 0.0 90 0.0 92 0.2596875} PREDS {{258 0 0 0-1868 {}}} SUCCS {{258 0 0 0-1885 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1883) {AREA_SCORE {} NAME COMP_LOOP:asn#35 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-394 LOC {0 1.0 90 0.0 90 0.0 90 0.0 92 0.2596875} PREDS {} SUCCS {{259 0 0 0-1884 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1884) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-395 LOC {0 1.0 90 0.0 90 0.0 92 0.2596875} PREDS {{259 0 0 0-1883 {}}} SUCCS {{259 0 0 0-1885 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1885) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#8 TYPE NOR PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-396 LOC {1 0.06375 90 0.0 90 0.0 92 0.2596875} PREDS {{259 0 0 0-1884 {}} {258 0 0 0-1882 {}}} SUCCS {{258 0 0 0-1900 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1886) {AREA_SCORE {} NAME COMP_LOOP:asn#36 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-397 LOC {0 1.0 90 0.0 90 0.0 90 0.0 92 0.2596875} PREDS {} SUCCS {{259 0 0 0-1887 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1887) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-398 LOC {0 1.0 90 0.0 90 0.0 92 0.2596875} PREDS {{259 0 0 0-1886 {}}} SUCCS {{258 0 0 0-1890 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1888) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(0)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-399 LOC {1 0.06375 90 0.0 90 0.0 92 0.2596875} PREDS {{258 0 0 0-1868 {}}} SUCCS {{259 0 0 0-1889 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1889) {AREA_SCORE {} NAME COMP_LOOP:not#32 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-400 LOC {1 0.06375 90 0.0 90 0.0 92 0.2596875} PREDS {{259 0 0 0-1888 {}}} SUCCS {{259 0 0 0-1890 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1890) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#24 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-401 LOC {1 0.06375 90 0.0 90 0.0 92 0.2596875} PREDS {{259 0 0 0-1889 {}} {258 0 0 0-1887 {}}} SUCCS {{258 0 0 0-1900 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1891) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(0)#8 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-402 LOC {1 0.06375 90 0.0 90 0.0 92 0.2596875} PREDS {{258 0 0 0-1868 {}}} SUCCS {{258 0 0 0-1895 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1892) {AREA_SCORE {} NAME COMP_LOOP:asn#37 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-403 LOC {0 1.0 90 0.0 90 0.0 90 0.0 92 0.2596875} PREDS {} SUCCS {{259 0 0 0-1893 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1893) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#8 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-404 LOC {0 1.0 90 0.0 90 0.0 92 0.2596875} PREDS {{259 0 0 0-1892 {}}} SUCCS {{259 0 0 0-1894 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1894) {AREA_SCORE {} NAME COMP_LOOP:not#33 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-405 LOC {1 0.0 90 0.0 90 0.0 92 0.2596875} PREDS {{259 0 0 0-1893 {}}} SUCCS {{259 0 0 0-1895 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1895) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#25 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-406 LOC {1 0.06375 90 0.0 90 0.0 92 0.2596875} PREDS {{259 0 0 0-1894 {}} {258 0 0 0-1891 {}}} SUCCS {{258 0 0 0-1900 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1896) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc#2.idiv(9:1))(0)#10 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-407 LOC {1 0.06375 90 0.0 90 0.0 92 0.2596875} PREDS {{258 0 0 0-1868 {}}} SUCCS {{258 0 0 0-1899 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1897) {AREA_SCORE {} NAME COMP_LOOP:asn#38 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-408 LOC {0 1.0 90 0.0 90 0.0 90 0.0 92 0.2596875} PREDS {} SUCCS {{259 0 0 0-1898 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1898) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-409 LOC {0 1.0 90 0.0 90 0.0 92 0.2596875} PREDS {{259 0 0 0-1897 {}}} SUCCS {{259 0 0 0-1899 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1899) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#26 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-410 LOC {1 0.06375 90 0.0 90 0.0 92 0.2596875} PREDS {{259 0 0 0-1898 {}} {258 0 0 0-1896 {}}} SUCCS {{259 0 0 0-1900 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1900) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#4 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-411 LOC {88 0.15 90 0.90625 90 0.90625 90 0.9999999375 92 0.3534374375} PREDS {{259 0 0 0-1899 {}} {258 0 0 0-1895 {}} {258 0 0 0-1890 {}} {258 0 0 0-1885 {}} {258 0 0 0-1881 {}} {258 0 0 0-1879 {}} {258 0 0 0-1877 {}} {258 0 0 0-1875 {}} {258 0 0 0-1570 {}} {258 0 0 0-1569 {}} {258 0 0 0-1568 {}} {258 0 0 0-1567 {}}} SUCCS {{258 0 0 0-1934 {}} {130 0 0 0-1512 {}} {258 0 0 0-1975 {}}} CYCLES {}}
set a(0-1901) {AREA_SCORE {} NAME COMP_LOOP:k:asn#10 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-412 LOC {0 1.0 1 0.0 1 0.0 1 0.0 91 0.699687525} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-1902 {}} {130 0 0 0-1512 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-1902) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#10 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-413 LOC {0 1.0 1 0.0 1 0.0 91 0.699687525} PREDS {{259 0 0 0-1901 {}}} SUCCS {{259 0 0 0-1903 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1903) {AREA_SCORE {} NAME COMP_LOOP:conc#11 TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-414 LOC {0 1.0 1 0.8715624999999999 1 0.8715624999999999 91 0.699687525} PREDS {{259 0 0 0-1902 {}}} SUCCS {{258 0 0 0-1905 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1904) {AREA_SCORE {} NAME COMP_LOOP-3:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-415 LOC {0 1.0 1 0.8715624999999999 1 0.8715624999999999 91 0.699687525} PREDS {} SUCCS {{259 0 0 0-1905 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1905) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 5 NAME COMP_LOOP:acc#27 TYPE ACCU DELAY {1.02 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-416 LOC {1 0.0 1 0.8715624999999999 1 0.8715624999999999 1 0.9353124374999999 91 0.7634374625} PREDS {{259 0 0 0-1904 {}} {258 0 0 0-1903 {}}} SUCCS {{258 0 0 0-1908 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1906) {AREA_SCORE {} NAME operator+<64,false>:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-417 LOC {0 1.0 1 0.0 1 0.0 1 0.0 91 0.763437525} PREDS {} SUCCS {{259 0 0 0-1907 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1907) {AREA_SCORE {} NAME COMP_LOOP-3:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-418 LOC {0 1.0 1 0.0 1 0.0 91 0.763437525} PREDS {{259 0 0 0-1906 {}}} SUCCS {{259 0 0 0-1908 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1908) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 6 NAME COMP_LOOP-3:operator+<64,false>:acc TYPE ACCU DELAY {1.03 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-419 LOC {1 0.06375 1 0.9353125 1 0.9353125 1 0.9999999374999999 91 0.8281249625} PREDS {{259 0 0 0-1907 {}} {258 0 0 0-1905 {}}} SUCCS {{259 0 0 0-1909 {}} {258 0 0 0-1911 {}} {258 0 0 0-1913 {}} {258 0 0 0-1915 {}} {258 0 0 0-1917 {}} {258 0 0 0-1919 {}} {258 0 0 0-1920 {}} {258 0 0 0-1922 {}} {258 0 0 0-1923 {}} {258 0 0 0-1926 {}} {258 0 0 0-1927 {}} {258 0 0 0-1930 {}} {258 0 0 0-1931 {}} {130 0 0 0-1512 {}} {258 0 0 0-1986 {}} {258 0 0 0-1988 {}} {258 0 0 0-1990 {}} {258 0 0 0-1992 {}} {258 0 0 0-1994 {}}} CYCLES {}}
set a(0-1909) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-420 LOC {1 0.12843749999999998 1 1.0 1 1.0 91 0.828125025} PREDS {{259 0 0 0-1908 {}}} SUCCS {{259 0 0 0-1910 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1910) {AREA_SCORE {} NAME COMP_LOOP:switch#5 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-421 LOC {1 0.12843749999999998 1 1.0 1 1.0 91 0.828125025} PREDS {{259 0 0 0-1909 {}}} SUCCS {{146 0 0 0-1911 {}} {146 0 0 0-1912 {}} {146 0 0 0-1913 {}} {146 0 0 0-1914 {}} {146 0 0 0-1915 {}} {146 0 0 0-1916 {}} {146 0 0 0-1917 {}} {146 0 0 0-1918 {}}} CYCLES {}}
set a(0-1911) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#2 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-422 LOC {1 0.12843749999999998 90 0.828125025 90 0.828125025 91 0.828125025} PREDS {{146 0 0 0-1910 {}} {258 0 0 0-1908 {}}} SUCCS {{259 0 2.250 0-1912 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1912) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-423 LOC {87 1.0 90 0.975 90 1.0 91 0.14999993750000007 92 0.14999993750000007} PREDS {{259 0 2.250 0-1911 {}} {146 0 0 0-1910 {}} {258 0 2.250 0-1846 {}} {258 0 2.250 0-1802 {}} {258 0 2.250 0-1713 {}} {258 0 2.250 0-1665 {}} {774 0 2.250 0-2121 {}} {774 0 2.250 0-2077 {}} {774 0 2.250 0-1989 {}} {774 0 2.250 0-1945 {}}} SUCCS {{772 0 0 0-1665 {}} {772 0 0 0-1713 {}} {772 0 0 0-1802 {}} {772 0 0 0-1846 {}} {258 0 0 0-1933 {}} {256 0 0 0-1945 {}} {130 0 0 0-1512 {}} {256 0 0 0-1989 {}} {256 0 0 0-2077 {}} {256 0 0 0-2121 {}}} CYCLES {}}
set a(0-1913) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#3 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-424 LOC {1 0.12843749999999998 90 0.828125025 90 0.828125025 91 0.828125025} PREDS {{146 0 0 0-1910 {}} {258 0 0 0-1908 {}}} SUCCS {{259 0 2.250 0-1914 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1914) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-425 LOC {87 1.0 90 0.975 90 1.0 91 0.14999993750000007 92 0.14999993750000007} PREDS {{259 0 2.250 0-1913 {}} {146 0 0 0-1910 {}} {258 0 2.250 0-1848 {}} {258 0 2.250 0-1804 {}} {258 0 2.250 0-1715 {}} {258 0 2.250 0-1666 {}} {774 0 2.250 0-2123 {}} {774 0 2.250 0-2079 {}} {774 0 2.250 0-1991 {}} {774 0 2.250 0-1947 {}}} SUCCS {{772 0 0 0-1666 {}} {772 0 0 0-1715 {}} {772 0 0 0-1804 {}} {772 0 0 0-1848 {}} {258 0 0 0-1933 {}} {256 0 0 0-1947 {}} {130 0 0 0-1512 {}} {256 0 0 0-1991 {}} {256 0 0 0-2079 {}} {256 0 0 0-2123 {}}} CYCLES {}}
set a(0-1915) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-426 LOC {1 0.12843749999999998 90 0.828125025 90 0.828125025 91 0.828125025} PREDS {{146 0 0 0-1910 {}} {258 0 0 0-1908 {}}} SUCCS {{259 0 2.250 0-1916 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1916) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-427 LOC {87 1.0 90 0.975 90 1.0 91 0.14999993750000007 92 0.14999993750000007} PREDS {{259 0 2.250 0-1915 {}} {146 0 0 0-1910 {}} {258 0 2.250 0-1850 {}} {258 0 2.250 0-1806 {}} {258 0 2.250 0-1717 {}} {258 0 2.250 0-1667 {}} {774 0 2.250 0-2125 {}} {774 0 2.250 0-2081 {}} {774 0 2.250 0-1993 {}} {774 0 2.250 0-1949 {}}} SUCCS {{772 0 0 0-1667 {}} {772 0 0 0-1717 {}} {772 0 0 0-1806 {}} {772 0 0 0-1850 {}} {258 0 0 0-1933 {}} {256 0 0 0-1949 {}} {130 0 0 0-1512 {}} {256 0 0 0-1993 {}} {256 0 0 0-2081 {}} {256 0 0 0-2125 {}}} CYCLES {}}
set a(0-1917) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-428 LOC {1 0.12843749999999998 90 0.828125025 90 0.828125025 91 0.828125025} PREDS {{146 0 0 0-1910 {}} {258 0 0 0-1908 {}}} SUCCS {{259 0 2.250 0-1918 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1918) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-429 LOC {87 1.0 90 0.975 90 1.0 91 0.14999993750000007 92 0.14999993750000007} PREDS {{259 0 2.250 0-1917 {}} {146 0 0 0-1910 {}} {258 0 2.250 0-1852 {}} {258 0 2.250 0-1808 {}} {258 0 2.250 0-1719 {}} {258 0 2.250 0-1668 {}} {774 0 2.250 0-2127 {}} {774 0 2.250 0-2083 {}} {774 0 2.250 0-1995 {}} {774 0 2.250 0-1951 {}}} SUCCS {{772 0 0 0-1668 {}} {772 0 0 0-1719 {}} {772 0 0 0-1808 {}} {772 0 0 0-1852 {}} {258 0 0 0-1933 {}} {256 0 0 0-1951 {}} {130 0 0 0-1512 {}} {256 0 0 0-1995 {}} {256 0 0 0-2083 {}} {256 0 0 0-2127 {}}} CYCLES {}}
set a(0-1919) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-430 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{258 0 0 0-1908 {}}} SUCCS {{258 0 0 0-1921 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1920) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-431 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{258 0 0 0-1908 {}}} SUCCS {{259 0 0 0-1921 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1921) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#9 TYPE NOR PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-432 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{259 0 0 0-1920 {}} {258 0 0 0-1919 {}}} SUCCS {{258 0 0 0-1933 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1922) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-433 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{258 0 0 0-1908 {}}} SUCCS {{258 0 0 0-1925 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1923) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-434 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{258 0 0 0-1908 {}}} SUCCS {{259 0 0 0-1924 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1924) {AREA_SCORE {} NAME COMP_LOOP:not#34 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-435 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{259 0 0 0-1923 {}}} SUCCS {{259 0 0 0-1925 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1925) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#27 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-436 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{259 0 0 0-1924 {}} {258 0 0 0-1922 {}}} SUCCS {{258 0 0 0-1933 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1926) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#8 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-437 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{258 0 0 0-1908 {}}} SUCCS {{258 0 0 0-1929 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1927) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#9 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-438 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{258 0 0 0-1908 {}}} SUCCS {{259 0 0 0-1928 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1928) {AREA_SCORE {} NAME COMP_LOOP:not#35 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-439 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{259 0 0 0-1927 {}}} SUCCS {{259 0 0 0-1929 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1929) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#28 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-440 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{259 0 0 0-1928 {}} {258 0 0 0-1926 {}}} SUCCS {{258 0 0 0-1933 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1930) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#10 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-441 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{258 0 0 0-1908 {}}} SUCCS {{258 0 0 0-1932 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1931) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#11 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-442 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{258 0 0 0-1908 {}}} SUCCS {{259 0 0 0-1932 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1932) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#29 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-443 LOC {1 0.12843749999999998 91 0.0 91 0.0 92 0.2596875} PREDS {{259 0 0 0-1931 {}} {258 0 0 0-1930 {}}} SUCCS {{259 0 0 0-1933 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1933) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#5 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-444 LOC {88 0.15 91 0.2596875 91 0.2596875 91 0.3534374375 92 0.3534374375} PREDS {{259 0 0 0-1932 {}} {258 0 0 0-1929 {}} {258 0 0 0-1925 {}} {258 0 0 0-1921 {}} {258 0 0 0-1918 {}} {258 0 0 0-1916 {}} {258 0 0 0-1914 {}} {258 0 0 0-1912 {}} {258 0 0 0-1566 {}} {258 0 0 0-1565 {}} {258 0 0 0-1564 {}} {258 0 0 0-1563 {}}} SUCCS {{259 0 0 0-1934 {}} {130 0 0 0-1512 {}} {258 0 0 0-1974 {}}} CYCLES {}}
set a(0-1934) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-3:acc#3 TYPE ACCU DELAY {1.84 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-445 LOC {88 0.24375 91 0.35343749999999996 91 0.35343749999999996 91 0.46874993749999994 92 0.46874993749999994} PREDS {{259 0 0 0-1933 {}} {258 0 0 0-1900 {}}} SUCCS {{259 0 0 0-1935 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1935) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-446 LOC {88 0.3590625 91 0.46875 91 0.46875 92 0.46875} PREDS {{259 0 0 0-1934 {}} {128 0 0 0-1937 {}}} SUCCS {{258 0 0 0-1937 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1936) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-447 LOC {88 0.0 91 0.46875 91 0.46875 92 0.46875} PREDS {{128 0 0 0-1937 {}}} SUCCS {{259 0 0 0-1937 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1937) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-3:modulo_dev() TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-448 LOC {88 1.0 91 0.575 91 1.0 104 0.019999937499999954 105 0.019999937499999954} PREDS {{259 0 0 0-1936 {}} {258 0 0 0-1935 {}}} SUCCS {{128 0 0 0-1935 {}} {128 0 0 0-1936 {}} {259 0 0 0-1938 {}}} CYCLES {}}
set a(0-1938) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-449 LOC {101 0.02 104 0.828125025 104 0.828125025 105 0.828125025} PREDS {{259 0 0 0-1937 {}}} SUCCS {{258 0 2.250 0-1945 {}} {258 0 2.250 0-1947 {}} {258 0 2.250 0-1949 {}} {258 0 2.250 0-1951 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1939) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP-3:COMP_LOOP:conc.idiv(9:1))(0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-450 LOC {1 0.06375 1 1.0 1 1.0 105 0.828125025} PREDS {{258 0 0 0-1868 {}}} SUCCS {{258 0 0 0-1942 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1940) {AREA_SCORE {} NAME COMP_LOOP:asn#39 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-451 LOC {0 1.0 1 0.0 1 0.0 1 0.0 105 0.828125025} PREDS {} SUCCS {{259 0 0 0-1941 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1941) {AREA_SCORE {} NAME COMP_LOOP:slc(STAGE_VEC_LOOP:j)(0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-452 LOC {0 1.0 1 0.0 1 0.0 105 0.828125025} PREDS {{259 0 0 0-1940 {}}} SUCCS {{259 0 0 0-1942 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1942) {AREA_SCORE {} NAME COMP_LOOP:conc#37 TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-453 LOC {1 0.06375 1 1.0 1 1.0 105 0.828125025} PREDS {{259 0 0 0-1941 {}} {258 0 0 0-1939 {}}} SUCCS {{259 0 0 0-1943 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1943) {AREA_SCORE {} NAME COMP_LOOP:switch#12 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-454 LOC {1 0.06375 1 1.0 1 1.0 105 0.828125025} PREDS {{259 0 0 0-1942 {}}} SUCCS {{146 0 0 0-1944 {}} {130 0 0 0-1945 {}} {146 0 0 0-1946 {}} {130 0 0 0-1947 {}} {146 0 0 0-1948 {}} {130 0 0 0-1949 {}} {146 0 0 0-1950 {}} {130 0 0 0-1951 {}}} CYCLES {}}
set a(0-1944) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-455 LOC {1 0.06375 104 0.0 104 0.0 105 0.828125025} PREDS {{146 0 0 0-1943 {}} {258 0 0 0-1868 {}}} SUCCS {{259 0 2.250 0-1945 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1945) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-456 LOC {101 1.0 104 0.975 104 1.0 105 0.006249937500000025 106 0.006249937500000025} PREDS {{774 0 0 0-1945 {}} {259 0 2.250 0-1944 {}} {130 0 0 0-1943 {}} {258 0 2.250 0-1938 {}} {256 0 0 0-1912 {}} {256 0 0 0-1875 {}} {128 0 0 0-1862 {}} {258 0 0 0-1846 {}} {258 0 0 0-1802 {}} {256 0 0 0-1772 {}} {256 0 0 0-1739 {}} {258 0 0 0-1713 {}} {258 0 0 0-1665 {}} {256 0 0 0-1635 {}} {256 0 0 0-1597 {}} {774 0 0 0-2121 {}} {774 0 0 0-2077 {}} {772 0 0 0-2047 {}} {772 0 0 0-2014 {}} {774 0 0 0-1989 {}}} SUCCS {{774 0 2.250 0-1597 {}} {774 0 2.250 0-1635 {}} {774 0 0 0-1665 {}} {774 0 0 0-1713 {}} {774 0 2.250 0-1739 {}} {774 0 2.250 0-1772 {}} {774 0 0 0-1802 {}} {774 0 0 0-1846 {}} {774 0 2.250 0-1875 {}} {774 0 2.250 0-1912 {}} {774 0 0 0-1945 {}} {130 0 0 0-1512 {}} {258 0 0 0-1989 {}} {258 0 2.250 0-2014 {}} {258 0 2.250 0-2047 {}} {258 0 0 0-2077 {}} {258 0 0 0-2121 {}}} CYCLES {}}
set a(0-1946) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-457 LOC {1 0.06375 104 0.0 104 0.0 105 0.828125025} PREDS {{146 0 0 0-1943 {}} {258 0 0 0-1868 {}}} SUCCS {{259 0 2.250 0-1947 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1947) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-458 LOC {101 1.0 104 0.975 104 1.0 105 0.006249937500000025 106 0.006249937500000025} PREDS {{774 0 0 0-1947 {}} {259 0 2.250 0-1946 {}} {130 0 0 0-1943 {}} {258 0 2.250 0-1938 {}} {256 0 0 0-1914 {}} {256 0 0 0-1877 {}} {128 0 0 0-1862 {}} {258 0 0 0-1848 {}} {258 0 0 0-1804 {}} {256 0 0 0-1774 {}} {256 0 0 0-1741 {}} {258 0 0 0-1715 {}} {258 0 0 0-1666 {}} {256 0 0 0-1637 {}} {256 0 0 0-1598 {}} {774 0 0 0-2123 {}} {774 0 0 0-2079 {}} {772 0 0 0-2049 {}} {772 0 0 0-2016 {}} {774 0 0 0-1991 {}}} SUCCS {{774 0 2.250 0-1598 {}} {774 0 2.250 0-1637 {}} {774 0 0 0-1666 {}} {774 0 0 0-1715 {}} {774 0 2.250 0-1741 {}} {774 0 2.250 0-1774 {}} {774 0 0 0-1804 {}} {774 0 0 0-1848 {}} {774 0 2.250 0-1877 {}} {774 0 2.250 0-1914 {}} {774 0 0 0-1947 {}} {130 0 0 0-1512 {}} {258 0 0 0-1991 {}} {258 0 2.250 0-2016 {}} {258 0 2.250 0-2049 {}} {258 0 0 0-2079 {}} {258 0 0 0-2123 {}}} CYCLES {}}
set a(0-1948) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-459 LOC {1 0.06375 104 0.0 104 0.0 105 0.828125025} PREDS {{146 0 0 0-1943 {}} {258 0 0 0-1868 {}}} SUCCS {{259 0 2.250 0-1949 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1949) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-460 LOC {101 1.0 104 0.975 104 1.0 105 0.006249937500000025 106 0.006249937500000025} PREDS {{774 0 0 0-1949 {}} {259 0 2.250 0-1948 {}} {130 0 0 0-1943 {}} {258 0 2.250 0-1938 {}} {256 0 0 0-1916 {}} {256 0 0 0-1879 {}} {128 0 0 0-1862 {}} {258 0 0 0-1850 {}} {258 0 0 0-1806 {}} {256 0 0 0-1776 {}} {256 0 0 0-1743 {}} {258 0 0 0-1717 {}} {258 0 0 0-1667 {}} {256 0 0 0-1639 {}} {256 0 0 0-1599 {}} {774 0 0 0-2125 {}} {774 0 0 0-2081 {}} {772 0 0 0-2051 {}} {772 0 0 0-2018 {}} {774 0 0 0-1993 {}}} SUCCS {{774 0 2.250 0-1599 {}} {774 0 2.250 0-1639 {}} {774 0 0 0-1667 {}} {774 0 0 0-1717 {}} {774 0 2.250 0-1743 {}} {774 0 2.250 0-1776 {}} {774 0 0 0-1806 {}} {774 0 0 0-1850 {}} {774 0 2.250 0-1879 {}} {774 0 2.250 0-1916 {}} {774 0 0 0-1949 {}} {130 0 0 0-1512 {}} {258 0 0 0-1993 {}} {258 0 2.250 0-2018 {}} {258 0 2.250 0-2051 {}} {258 0 0 0-2081 {}} {258 0 0 0-2125 {}}} CYCLES {}}
set a(0-1950) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc#7.psp)(8-1)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-461 LOC {1 0.06375 104 0.0 104 0.0 105 0.828125025} PREDS {{146 0 0 0-1943 {}} {258 0 0 0-1868 {}}} SUCCS {{259 0 2.250 0-1951 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1951) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#4 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-462 LOC {101 1.0 104 0.975 104 1.0 105 0.006249937500000025 106 0.006249937500000025} PREDS {{774 0 0 0-1951 {}} {259 0 2.250 0-1950 {}} {130 0 0 0-1943 {}} {258 0 2.250 0-1938 {}} {256 0 0 0-1918 {}} {256 0 0 0-1881 {}} {128 0 0 0-1862 {}} {258 0 0 0-1852 {}} {258 0 0 0-1808 {}} {256 0 0 0-1778 {}} {256 0 0 0-1745 {}} {258 0 0 0-1719 {}} {258 0 0 0-1668 {}} {256 0 0 0-1641 {}} {256 0 0 0-1600 {}} {774 0 0 0-2127 {}} {774 0 0 0-2083 {}} {772 0 0 0-2053 {}} {772 0 0 0-2020 {}} {774 0 0 0-1995 {}}} SUCCS {{774 0 2.250 0-1600 {}} {774 0 2.250 0-1641 {}} {774 0 0 0-1668 {}} {774 0 0 0-1719 {}} {774 0 2.250 0-1745 {}} {774 0 2.250 0-1778 {}} {774 0 0 0-1808 {}} {774 0 0 0-1852 {}} {774 0 2.250 0-1881 {}} {774 0 2.250 0-1918 {}} {774 0 0 0-1951 {}} {130 0 0 0-1512 {}} {258 0 0 0-1995 {}} {258 0 2.250 0-2020 {}} {258 0 2.250 0-2053 {}} {258 0 0 0-2083 {}} {258 0 0 0-2127 {}}} CYCLES {}}
set a(0-1952) {AREA_SCORE {} NAME COMP_LOOP:k:asn#11 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-463 LOC {0 1.0 105 0.0 105 0.0 105 0.0 106 1.0} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-1953 {}} {130 0 0 0-1512 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-1953) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#11 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-464 LOC {0 1.0 105 0.0 105 0.0 106 1.0} PREDS {{259 0 0 0-1952 {}}} SUCCS {{259 0 0 0-1954 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1954) {AREA_SCORE {} NAME COMP_LOOP-3:conc TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-465 LOC {0 1.0 105 0.0 105 0.0 106 1.0} PREDS {{259 0 0 0-1953 {}}} SUCCS {{259 0 0 0-1955 {}} {130 0 0 0-1512 {}}} CYCLES {}}
set a(0-1955) {AREA_SCORE {} NAME COMP_LOOP:asn#40 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-466 LOC {87 0.0 105 0.0 105 0.0 105 0.0 106 1.0} PREDS {{259 0 0 0-1954 {}} {128 0 0 0-1862 {}} {772 0 0 0-1512 {}}} SUCCS {{258 0 0 0-1512 {}}} CYCLES {}}
set a(0-1956) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-467 LOC {87 0.0 105 1.0 105 1.0 105 1.0 106 1.0} PREDS {{128 0 0 0-1862 {}} {772 0 0 0-1980 {}} {772 0 0 0-1512 {}}} SUCCS {{258 0 0 0-1512 {}}} CYCLES {}}
set a(0-1957) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-3:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-468 LOC {87 0.0 105 1.0 105 1.0 105 1.0 106 1.0} PREDS {{128 0 0 0-1862 {}} {772 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1512 {}}} CYCLES {}}
set a(0-1958) {AREA_SCORE {} NAME modExp_dev#1:while:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-469 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-1973 {}}} SUCCS {{259 0 0 0-1959 {}} {256 0 0 0-1973 {}}} CYCLES {}}
set a(0-1959) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-470 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-1958 {}}} SUCCS {{128 0 0 0-1962 {}} {128 0 0 0-1967 {}} {128 0 0 0-1973 {}}} CYCLES {}}
set a(0-1960) {AREA_SCORE {} NAME modExp_dev#1:while:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-471 LOC {0 1.0 1 0.7684375 1 0.7684375 1 0.7684375 12 0.7684375} PREDS {{774 0 0 0-1962 {}}} SUCCS {{259 0 0 0-1961 {}} {256 0 0 0-1962 {}}} CYCLES {}}
set a(0-1961) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-3:modExp_dev#1:while:acc TYPE ACCU DELAY {1.84 ns} PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-472 LOC {1 0.0 1 0.7684375 1 0.7684375 1 0.8837499375 12 0.8837499375} PREDS {{259 0 0 0-1960 {}}} SUCCS {{259 0 0 0-1962 {}} {258 0 0 0-1968 {}}} CYCLES {}}
set a(0-1962) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#4.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-473 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.8837499999999999 12 1.0} PREDS {{772 0 0 0-1962 {}} {259 0 0 0-1961 {}} {256 0 0 0-1960 {}} {128 0 0 0-1959 {}}} SUCCS {{774 0 0 0-1960 {}} {772 0 0 0-1962 {}}} CYCLES {}}
set a(0-1963) {AREA_SCORE {} NAME modExp_dev#1:while:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-474 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {{774 0 0 0-1967 {}}} SUCCS {{258 0 0 0-1965 {}} {256 0 0 0-1967 {}}} CYCLES {}}
set a(0-1964) {AREA_SCORE {} NAME modExp_dev#1:while:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-475 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {} SUCCS {{259 0 0 0-1965 {}}} CYCLES {}}
set a(0-1965) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:modExp_dev#1:while:mul TYPE MUL DELAY {6.68 ns} PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-476 LOC {1 0.0 1 0.582487175 1 0.582487175 1 0.9999999530000001 1 0.9999999530000001} PREDS {{259 0 0 0-1964 {}} {258 0 0 0-1963 {}}} SUCCS {{259 0 0 0-1966 {}}} CYCLES {}}
set a(0-1966) {AREA_SCORE 7499.81 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-3:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.00 ns} PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-477 LOC {1 1.0 1 1.0 1 1.0 11 0.9999 11 0.9999} PREDS {{259 0 0 0-1965 {}}} SUCCS {{259 0 0 0-1967 {}}} CYCLES {}}
set a(0-1967) {AREA_SCORE {} NAME modExp_dev#1:while:asn#17 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-478 LOC {12 0.0 12 0.0 12 0.0 12 0.0 12 1.0} PREDS {{772 0 0 0-1967 {}} {259 0 0 0-1966 {}} {256 0 0 0-1963 {}} {128 0 0 0-1959 {}}} SUCCS {{774 0 0 0-1963 {}} {772 0 0 0-1967 {}}} CYCLES {}}
set a(0-1968) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:not TYPE NOT PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-479 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{258 0 0 0-1961 {}}} SUCCS {{259 0 0 0-1969 {}}} CYCLES {}}
set a(0-1969) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-480 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{259 0 0 0-1968 {}}} SUCCS {{259 0 0 0-1970 {}}} CYCLES {}}
set a(0-1970) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-3:operator><64,false>#1:acc TYPE ACCU DELAY {1.86 ns} PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-481 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.9999999374999999 12 0.9999999374999999} PREDS {{259 0 0 0-1969 {}}} SUCCS {{259 0 0 0-1971 {}}} CYCLES {}}
set a(0-1971) {AREA_SCORE {} NAME COMP_LOOP-3:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-482 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1970 {}}} SUCCS {{259 0 0 0-1972 {}}} CYCLES {}}
set a(0-1972) {AREA_SCORE {} NAME COMP_LOOP-3:modExp_dev#1:while:not TYPE NOT PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-483 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-1971 {}}} SUCCS {{259 0 0 0-1973 {}}} CYCLES {}}
set a(0-1973) {AREA_SCORE {} NAME modExp_dev#1:while:asn#18 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1512 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-484 LOC {1 0.23156249999999998 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-1973 {}} {259 0 0 0-1972 {}} {128 0 0 0-1959 {}} {256 0 0 0-1958 {}}} SUCCS {{774 0 0 0-1958 {}} {772 0 0 0-1973 {}}} CYCLES {}}
set a(0-1512) {CHI {0-1958 0-1959 0-1960 0-1961 0-1962 0-1963 0-1964 0-1965 0-1966 0-1967 0-1968 0-1969 0-1970 0-1971 0-1972 0-1973} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {15480 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 15480 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15480 NAME COMP_LOOP-3:modExp_dev#1:while TYPE LOOP DELAY {309620.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-485 LOC {102 1.0 105 1.0 105 1.0 106 1.0} PREDS {{259 0 0 0-1957 {}} {258 0 0 0-1956 {}} {258 0 0 0-1955 {}} {130 0 0 0-1954 {}} {130 0 0 0-1953 {}} {130 0 0 0-1952 {}} {130 0 0 0-1951 {}} {130 0 0 0-1950 {}} {130 0 0 0-1949 {}} {130 0 0 0-1948 {}} {130 0 0 0-1947 {}} {130 0 0 0-1946 {}} {130 0 0 0-1945 {}} {130 0 0 0-1944 {}} {130 0 0 0-1942 {}} {130 0 0 0-1941 {}} {130 0 0 0-1940 {}} {130 0 0 0-1939 {}} {130 0 0 0-1938 {}} {130 0 0 0-1936 {}} {130 0 0 0-1935 {}} {130 0 0 0-1934 {}} {130 0 0 0-1933 {}} {130 0 0 0-1932 {}} {130 0 0 0-1931 {}} {130 0 0 0-1930 {}} {130 0 0 0-1929 {}} {130 0 0 0-1928 {}} {130 0 0 0-1927 {}} {130 0 0 0-1926 {}} {130 0 0 0-1925 {}} {130 0 0 0-1924 {}} {130 0 0 0-1923 {}} {130 0 0 0-1922 {}} {130 0 0 0-1921 {}} {130 0 0 0-1920 {}} {130 0 0 0-1919 {}} {130 0 0 0-1918 {}} {130 0 0 0-1917 {}} {130 0 0 0-1916 {}} {130 0 0 0-1915 {}} {130 0 0 0-1914 {}} {130 0 0 0-1913 {}} {130 0 0 0-1912 {}} {130 0 0 0-1911 {}} {130 0 0 0-1909 {}} {130 0 0 0-1908 {}} {130 0 0 0-1907 {}} {130 0 0 0-1906 {}} {130 0 0 0-1905 {}} {130 0 0 0-1904 {}} {130 0 0 0-1903 {}} {130 0 0 0-1902 {}} {130 0 0 0-1901 {}} {130 0 0 0-1900 {}} {130 0 0 0-1899 {}} {130 0 0 0-1898 {}} {130 0 0 0-1897 {}} {130 0 0 0-1896 {}} {130 0 0 0-1895 {}} {130 0 0 0-1894 {}} {130 0 0 0-1893 {}} {130 0 0 0-1892 {}} {130 0 0 0-1891 {}} {130 0 0 0-1890 {}} {130 0 0 0-1889 {}} {130 0 0 0-1888 {}} {130 0 0 0-1887 {}} {130 0 0 0-1886 {}} {130 0 0 0-1885 {}} {130 0 0 0-1884 {}} {130 0 0 0-1883 {}} {130 0 0 0-1882 {}} {130 0 0 0-1881 {}} {130 0 0 0-1880 {}} {130 0 0 0-1879 {}} {130 0 0 0-1878 {}} {130 0 0 0-1877 {}} {130 0 0 0-1876 {}} {130 0 0 0-1875 {}} {130 0 0 0-1874 {}} {130 0 0 0-1872 {}} {130 0 0 0-1871 {}} {130 0 0 0-1870 {}} {130 0 0 0-1869 {}} {130 0 0 0-1868 {}} {130 0 0 0-1867 {}} {130 0 0 0-1866 {}} {130 0 0 0-1865 {}} {130 0 0 0-1864 {}} {130 0 0 0-1863 {}} {64 0 0 0-1862 {}} {64 0 0 0-1511 {}}} SUCCS {{772 0 0 0-1955 {}} {772 0 0 0-1956 {}} {772 0 0 0-1957 {}} {131 0 0 0-1974 {}} {130 0 0 0-1975 {}} {130 0 0 0-1976 {}} {130 0 0 0-1977 {}} {130 0 0 0-1979 {}} {258 0 0 0-1980 {}} {130 0 0 0-1981 {}} {130 0 0 0-1982 {}} {130 0 0 0-1983 {}} {130 0 0 0-1985 {}} {130 0 0 0-1986 {}} {130 0 0 0-1988 {}} {130 0 0 0-1989 {}} {130 0 0 0-1990 {}} {130 0 0 0-1991 {}} {130 0 0 0-1992 {}} {130 0 0 0-1993 {}} {130 0 0 0-1994 {}} {130 0 0 0-1995 {}} {130 0 0 0-1996 {}} {130 0 0 0-1997 {}} {130 0 0 0-1998 {}} {130 0 0 0-1999 {}} {130 0 0 0-2000 {}} {130 0 0 0-2001 {}} {130 0 0 0-2002 {}} {130 0 0 0-2003 {}} {130 0 0 0-2004 {}} {64 0 0 0-1513 {}}} CYCLES {}}
set a(0-1974) {AREA_SCORE {} NAME COMP_LOOP-3:factor2:not TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-486 LOC {102 1.0 106 0.35343749999999996 106 0.35343749999999996 107 0.35343749999999996} PREDS {{131 0 0 0-1512 {}} {258 0 0 0-1933 {}}} SUCCS {{259 0 0 0-1975 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1975) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-3:acc#5 TYPE ACCU DELAY {1.84 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-487 LOC {103 0.0 106 0.35343749999999996 106 0.35343749999999996 106 0.46874993749999994 107 0.46874993749999994} PREDS {{259 0 0 0-1974 {}} {130 0 0 0-1512 {}} {258 0 0 0-1900 {}}} SUCCS {{259 0 0 0-1976 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1976) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-488 LOC {103 0.1153125 106 0.46875 106 0.46875 107 0.46875} PREDS {{259 0 0 0-1975 {}} {130 0 0 0-1512 {}} {128 0 0 0-1978 {}}} SUCCS {{258 0 0 0-1978 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1977) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-489 LOC {103 0.0 106 0.46875 106 0.46875 107 0.46875} PREDS {{130 0 0 0-1512 {}} {128 0 0 0-1978 {}}} SUCCS {{259 0 0 0-1978 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1978) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-3:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-490 LOC {103 1.0 106 0.575 106 1.0 119 0.019999937499999954 120 0.019999937499999954} PREDS {{259 0 0 0-1977 {}} {258 0 0 0-1976 {}}} SUCCS {{128 0 0 0-1976 {}} {128 0 0 0-1977 {}} {259 0 0 0-1979 {}}} CYCLES {}}
set a(0-1979) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-491 LOC {116 0.02 119 0.051237174999999996 119 0.051237174999999996 120 0.051237174999999996} PREDS {{259 0 0 0-1978 {}} {130 0 0 0-1512 {}}} SUCCS {{258 0 0 0-1981 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1980) {AREA_SCORE {} NAME COMP_LOOP:asn#41 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-492 LOC {102 1.0 119 0.051237174999999996 119 0.051237174999999996 119 0.051237174999999996 120 0.051237174999999996} PREDS {{258 0 0 0-1512 {}}} SUCCS {{772 0 0 0-1956 {}} {259 0 0 0-1981 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1981) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-3:mul TYPE MUL DELAY {6.68 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-493 LOC {116 0.02 119 0.051237174999999996 119 0.051237174999999996 119 0.468749953 120 0.468749953} PREDS {{259 0 0 0-1980 {}} {258 0 0 0-1979 {}} {130 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1982 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1982) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-494 LOC {116 0.437512825 119 0.46875 119 0.46875 120 0.46875} PREDS {{259 0 0 0-1981 {}} {130 0 0 0-1512 {}} {128 0 0 0-1984 {}}} SUCCS {{258 0 0 0-1984 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1983) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-495 LOC {116 0.0 119 0.46875 119 0.46875 120 0.46875} PREDS {{130 0 0 0-1512 {}} {128 0 0 0-1984 {}}} SUCCS {{259 0 0 0-1984 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1984) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-3:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-496 LOC {116 1.0 119 0.575 119 1.0 132 0.019999937499999954 133 0.019999937499999954} PREDS {{259 0 0 0-1983 {}} {258 0 0 0-1982 {}}} SUCCS {{128 0 0 0-1982 {}} {128 0 0 0-1983 {}} {259 0 0 0-1985 {}}} CYCLES {}}
set a(0-1985) {AREA_SCORE {} NAME COMP_LOOP-3:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-497 LOC {129 0.02 132 0.828125025 132 0.828125025 133 0.828125025} PREDS {{259 0 0 0-1984 {}} {130 0 0 0-1512 {}}} SUCCS {{258 0 2.250 0-1989 {}} {258 0 2.250 0-1991 {}} {258 0 2.250 0-1993 {}} {258 0 2.250 0-1995 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1986) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(1-0)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-498 LOC {102 1.0 105 1.0 105 1.0 133 0.828125025} PREDS {{130 0 0 0-1512 {}} {258 0 0 0-1908 {}}} SUCCS {{259 0 0 0-1987 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1987) {AREA_SCORE {} NAME COMP_LOOP:switch#13 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-499 LOC {102 1.0 105 1.0 105 1.0 133 0.828125025} PREDS {{259 0 0 0-1986 {}}} SUCCS {{146 0 0 0-1988 {}} {130 0 0 0-1989 {}} {146 0 0 0-1990 {}} {130 0 0 0-1991 {}} {146 0 0 0-1992 {}} {130 0 0 0-1993 {}} {146 0 0 0-1994 {}} {130 0 0 0-1995 {}}} CYCLES {}}
set a(0-1988) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-500 LOC {102 1.0 132 0.0 132 0.0 133 0.828125025} PREDS {{146 0 0 0-1987 {}} {130 0 0 0-1512 {}} {258 0 0 0-1908 {}}} SUCCS {{259 0 2.250 0-1989 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1989) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-501 LOC {129 1.0 132 0.975 132 1.0 133 0.006249937500000025 134 0.006249937500000025} PREDS {{774 0 0 0-1989 {}} {259 0 2.250 0-1988 {}} {130 0 0 0-1987 {}} {258 0 2.250 0-1985 {}} {130 0 0 0-1512 {}} {258 0 0 0-1945 {}} {256 0 0 0-1912 {}} {256 0 0 0-1875 {}} {258 0 0 0-1846 {}} {258 0 0 0-1802 {}} {256 0 0 0-1772 {}} {256 0 0 0-1739 {}} {258 0 0 0-1713 {}} {258 0 0 0-1665 {}} {256 0 0 0-1635 {}} {256 0 0 0-1597 {}} {774 0 0 0-2121 {}} {774 0 0 0-2077 {}} {772 0 0 0-2047 {}} {772 0 0 0-2014 {}}} SUCCS {{774 0 2.250 0-1597 {}} {774 0 2.250 0-1635 {}} {774 0 0 0-1665 {}} {774 0 0 0-1713 {}} {774 0 2.250 0-1739 {}} {774 0 2.250 0-1772 {}} {774 0 0 0-1802 {}} {774 0 0 0-1846 {}} {774 0 2.250 0-1875 {}} {774 0 2.250 0-1912 {}} {774 0 0 0-1945 {}} {774 0 0 0-1989 {}} {130 0 0 0-2004 {}} {258 0 2.250 0-2014 {}} {258 0 2.250 0-2047 {}} {258 0 0 0-2077 {}} {258 0 0 0-2121 {}}} CYCLES {}}
set a(0-1990) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-502 LOC {102 1.0 132 0.0 132 0.0 133 0.828125025} PREDS {{146 0 0 0-1987 {}} {130 0 0 0-1512 {}} {258 0 0 0-1908 {}}} SUCCS {{259 0 2.250 0-1991 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1991) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-503 LOC {129 1.0 132 0.975 132 1.0 133 0.006249937500000025 134 0.006249937500000025} PREDS {{774 0 0 0-1991 {}} {259 0 2.250 0-1990 {}} {130 0 0 0-1987 {}} {258 0 2.250 0-1985 {}} {130 0 0 0-1512 {}} {258 0 0 0-1947 {}} {256 0 0 0-1914 {}} {256 0 0 0-1877 {}} {258 0 0 0-1848 {}} {258 0 0 0-1804 {}} {256 0 0 0-1774 {}} {256 0 0 0-1741 {}} {258 0 0 0-1715 {}} {258 0 0 0-1666 {}} {256 0 0 0-1637 {}} {256 0 0 0-1598 {}} {774 0 0 0-2123 {}} {774 0 0 0-2079 {}} {772 0 0 0-2049 {}} {772 0 0 0-2016 {}}} SUCCS {{774 0 2.250 0-1598 {}} {774 0 2.250 0-1637 {}} {774 0 0 0-1666 {}} {774 0 0 0-1715 {}} {774 0 2.250 0-1741 {}} {774 0 2.250 0-1774 {}} {774 0 0 0-1804 {}} {774 0 0 0-1848 {}} {774 0 2.250 0-1877 {}} {774 0 2.250 0-1914 {}} {774 0 0 0-1947 {}} {774 0 0 0-1991 {}} {130 0 0 0-2004 {}} {258 0 2.250 0-2016 {}} {258 0 2.250 0-2049 {}} {258 0 0 0-2079 {}} {258 0 0 0-2123 {}}} CYCLES {}}
set a(0-1992) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-504 LOC {102 1.0 132 0.0 132 0.0 133 0.828125025} PREDS {{146 0 0 0-1987 {}} {130 0 0 0-1512 {}} {258 0 0 0-1908 {}}} SUCCS {{259 0 2.250 0-1993 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1993) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-505 LOC {129 1.0 132 0.975 132 1.0 133 0.006249937500000025 134 0.006249937500000025} PREDS {{774 0 0 0-1993 {}} {259 0 2.250 0-1992 {}} {130 0 0 0-1987 {}} {258 0 2.250 0-1985 {}} {130 0 0 0-1512 {}} {258 0 0 0-1949 {}} {256 0 0 0-1916 {}} {256 0 0 0-1879 {}} {258 0 0 0-1850 {}} {258 0 0 0-1806 {}} {256 0 0 0-1776 {}} {256 0 0 0-1743 {}} {258 0 0 0-1717 {}} {258 0 0 0-1667 {}} {256 0 0 0-1639 {}} {256 0 0 0-1599 {}} {774 0 0 0-2125 {}} {774 0 0 0-2081 {}} {772 0 0 0-2051 {}} {772 0 0 0-2018 {}}} SUCCS {{774 0 2.250 0-1599 {}} {774 0 2.250 0-1639 {}} {774 0 0 0-1667 {}} {774 0 0 0-1717 {}} {774 0 2.250 0-1743 {}} {774 0 2.250 0-1776 {}} {774 0 0 0-1806 {}} {774 0 0 0-1850 {}} {774 0 2.250 0-1879 {}} {774 0 2.250 0-1916 {}} {774 0 0 0-1949 {}} {774 0 0 0-1993 {}} {130 0 0 0-2004 {}} {258 0 2.250 0-2018 {}} {258 0 2.250 0-2051 {}} {258 0 0 0-2081 {}} {258 0 0 0-2125 {}}} CYCLES {}}
set a(0-1994) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse#3)(9-2)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-506 LOC {102 1.0 132 0.0 132 0.0 133 0.828125025} PREDS {{146 0 0 0-1987 {}} {130 0 0 0-1512 {}} {258 0 0 0-1908 {}}} SUCCS {{259 0 2.250 0-1995 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1995) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#5 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-507 LOC {129 1.0 132 0.975 132 1.0 133 0.006249937500000025 134 0.006249937500000025} PREDS {{774 0 0 0-1995 {}} {259 0 2.250 0-1994 {}} {130 0 0 0-1987 {}} {258 0 2.250 0-1985 {}} {130 0 0 0-1512 {}} {258 0 0 0-1951 {}} {256 0 0 0-1918 {}} {256 0 0 0-1881 {}} {258 0 0 0-1852 {}} {258 0 0 0-1808 {}} {256 0 0 0-1778 {}} {256 0 0 0-1745 {}} {258 0 0 0-1719 {}} {258 0 0 0-1668 {}} {256 0 0 0-1641 {}} {256 0 0 0-1600 {}} {774 0 0 0-2127 {}} {774 0 0 0-2083 {}} {772 0 0 0-2053 {}} {772 0 0 0-2020 {}}} SUCCS {{774 0 2.250 0-1600 {}} {774 0 2.250 0-1641 {}} {774 0 0 0-1668 {}} {774 0 0 0-1719 {}} {774 0 2.250 0-1745 {}} {774 0 2.250 0-1778 {}} {774 0 0 0-1808 {}} {774 0 0 0-1852 {}} {774 0 2.250 0-1881 {}} {774 0 2.250 0-1918 {}} {774 0 0 0-1951 {}} {774 0 0 0-1995 {}} {130 0 0 0-2004 {}} {258 0 2.250 0-2020 {}} {258 0 2.250 0-2053 {}} {258 0 0 0-2083 {}} {258 0 0 0-2127 {}}} CYCLES {}}
set a(0-1996) {AREA_SCORE {} NAME operator<<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-3) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-508 LOC {102 1.0 106 0.886562525 106 0.886562525 148 0.886562525} PREDS {{130 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1997 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1997) {AREA_SCORE {} NAME COMP_LOOP-4:operator>><64,false>:not TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-509 LOC {102 1.0 106 0.886562525 106 0.886562525 148 0.886562525} PREDS {{259 0 0 0-1996 {}} {130 0 0 0-1512 {}}} SUCCS {{259 0 0 0-1998 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1998) {AREA_SCORE {} NAME COMP_LOOP-4:operator>><64,false>:conc TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-510 LOC {102 1.0 106 0.886562525 106 0.886562525 148 0.886562525} PREDS {{259 0 0 0-1997 {}} {130 0 0 0-1512 {}}} SUCCS {{258 0 0 0-2001 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-1999) {AREA_SCORE {} NAME COMP_LOOP:k:asn#12 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-511 LOC {102 1.0 106 0.0 106 0.0 106 0.0 148 0.886562525} PREDS {{130 0 0 0-1512 {}} {774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-2000 {}} {130 0 0 0-2004 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-2000) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#12 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-512 LOC {102 1.0 106 0.0 106 0.0 148 0.886562525} PREDS {{259 0 0 0-1999 {}} {130 0 0 0-1512 {}}} SUCCS {{259 0 0 0-2001 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-2001) {AREA_SCORE 62.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(62,0,7,0,62) QUANTITY 1 NAME operator<<64,false>:acc TYPE ACCU DELAY {1.81 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-513 LOC {103 0.0 106 0.886562525 106 0.886562525 106 0.9999999625 148 0.9999999625} PREDS {{259 0 0 0-2000 {}} {258 0 0 0-1998 {}} {130 0 0 0-1512 {}}} SUCCS {{259 0 0 0-2002 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-2002) {AREA_SCORE {} NAME operator<<64,false>:slc(operator<<64,false>:acc)(61) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-514 LOC {103 0.113437475 106 1.0 106 1.0 148 1.0} PREDS {{259 0 0 0-2001 {}} {130 0 0 0-1512 {}}} SUCCS {{259 0 0 0-2003 {}} {130 0 0 0-2004 {}}} CYCLES {}}
set a(0-2003) {AREA_SCORE {} NAME COMP_LOOP-4:not#1 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-515 LOC {103 0.113437475 118 1.0 118 1.0 148 1.0} PREDS {{259 0 0 0-2002 {}} {130 0 0 0-1512 {}}} SUCCS {{259 0 0 0-2004 {}}} CYCLES {}}
set a(0-2004) {AREA_SCORE {} NAME COMP_LOOP-4:break(COMP_LOOP) TYPE TERMINATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-516 LOC {130 0.0062499999999999995 133 1.0 133 1.0 148 1.0} PREDS {{259 0 0 0-2003 {}} {130 0 0 0-2002 {}} {130 0 0 0-2001 {}} {130 0 0 0-2000 {}} {130 0 0 0-1999 {}} {130 0 0 0-1998 {}} {130 0 0 0-1997 {}} {130 0 0 0-1996 {}} {130 0 0 0-1995 {}} {130 0 0 0-1994 {}} {130 0 0 0-1993 {}} {130 0 0 0-1992 {}} {130 0 0 0-1991 {}} {130 0 0 0-1990 {}} {130 0 0 0-1989 {}} {130 0 0 0-1988 {}} {130 0 0 0-1986 {}} {130 0 0 0-1985 {}} {130 0 0 0-1983 {}} {130 0 0 0-1982 {}} {130 0 0 0-1981 {}} {130 0 0 0-1980 {}} {130 0 0 0-1979 {}} {130 0 0 0-1977 {}} {130 0 0 0-1976 {}} {130 0 0 0-1975 {}} {130 0 0 0-1974 {}} {130 0 0 0-1512 {}}} SUCCS {{128 0 0 0-2077 {}} {128 0 0 0-2079 {}} {128 0 0 0-2081 {}} {128 0 0 0-2083 {}} {128 0 0 0-2087 {}} {128 0 0 0-2088 {}} {128 0 0 0-2089 {}} {64 0 0 0-1513 {}}} CYCLES {}}
set a(0-2005) {AREA_SCORE {} NAME COMP_LOOP:asn#42 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-517 LOC {0 1.0 1 0.0 1 0.0 1 0.0 134 0.763437525} PREDS {} SUCCS {{259 0 0 0-2006 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2006) {AREA_SCORE {} NAME COMP_LOOP-4:slc(STAGE_VEC_LOOP:j)(9-0)#2 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-518 LOC {0 1.0 1 0.0 1 0.0 134 0.763437525} PREDS {{259 0 0 0-2005 {}}} SUCCS {{258 0 0 0-2010 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2007) {AREA_SCORE {} NAME COMP_LOOP:k:asn#13 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-519 LOC {0 1.0 1 0.0 1 0.0 1 0.0 134 0.763437525} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-2008 {}} {130 0 0 0-1513 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-2008) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#13 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-520 LOC {0 1.0 1 0.0 1 0.0 134 0.763437525} PREDS {{259 0 0 0-2007 {}}} SUCCS {{259 0 0 0-2009 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2009) {AREA_SCORE {} NAME COMP_LOOP:conc#15 TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-521 LOC {0 1.0 1 0.9353125 1 0.9353125 134 0.763437525} PREDS {{259 0 0 0-2008 {}}} SUCCS {{259 0 0 0-2010 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2010) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 6 NAME COMP_LOOP-4:acc TYPE ACCU DELAY {1.03 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-522 LOC {1 0.0 1 0.9353125 1 0.9353125 1 0.9999999374999999 134 0.8281249625} PREDS {{259 0 0 0-2009 {}} {258 0 0 0-2006 {}}} SUCCS {{259 0 0 0-2011 {}} {258 0 0 0-2013 {}} {258 0 0 0-2015 {}} {258 0 0 0-2017 {}} {258 0 0 0-2019 {}} {258 0 0 0-2021 {}} {258 0 0 0-2022 {}} {258 0 0 0-2024 {}} {258 0 0 0-2025 {}} {258 0 0 0-2028 {}} {258 0 0 0-2029 {}} {258 0 0 0-2032 {}} {258 0 0 0-2033 {}} {258 0 0 0-2074 {}} {258 0 0 0-2076 {}} {258 0 0 0-2078 {}} {258 0 0 0-2080 {}} {258 0 0 0-2082 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2011) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-523 LOC {1 0.0646875 1 1.0 1 1.0 134 0.828125025} PREDS {{259 0 0 0-2010 {}}} SUCCS {{259 0 0 0-2012 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2012) {AREA_SCORE {} NAME COMP_LOOP:switch#6 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-524 LOC {1 0.0646875 1 1.0 1 1.0 134 0.828125025} PREDS {{259 0 0 0-2011 {}}} SUCCS {{146 0 0 0-2013 {}} {146 0 0 0-2014 {}} {146 0 0 0-2015 {}} {146 0 0 0-2016 {}} {146 0 0 0-2017 {}} {146 0 0 0-2018 {}} {146 0 0 0-2019 {}} {146 0 0 0-2020 {}}} CYCLES {}}
set a(0-2013) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#2 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-525 LOC {1 0.0646875 133 0.0 133 0.0 134 0.828125025} PREDS {{146 0 0 0-2012 {}} {258 0 0 0-2010 {}}} SUCCS {{259 0 2.250 0-2014 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2014) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-526 LOC {130 1.0 133 0.975 133 1.0 134 0.14999993750000007 135 0.14999993750000007} PREDS {{259 0 2.250 0-2013 {}} {146 0 0 0-2012 {}} {258 0 2.250 0-1989 {}} {258 0 2.250 0-1945 {}} {258 0 2.250 0-1846 {}} {258 0 2.250 0-1802 {}} {258 0 2.250 0-1713 {}} {258 0 2.250 0-1665 {}} {774 0 2.250 0-2121 {}} {774 0 2.250 0-2077 {}}} SUCCS {{772 0 0 0-1665 {}} {772 0 0 0-1713 {}} {772 0 0 0-1802 {}} {772 0 0 0-1846 {}} {772 0 0 0-1945 {}} {772 0 0 0-1989 {}} {258 0 0 0-2035 {}} {256 0 0 0-2077 {}} {130 0 0 0-1513 {}} {256 0 0 0-2121 {}}} CYCLES {}}
set a(0-2015) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#3 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-527 LOC {1 0.0646875 133 0.0 133 0.0 134 0.828125025} PREDS {{146 0 0 0-2012 {}} {258 0 0 0-2010 {}}} SUCCS {{259 0 2.250 0-2016 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2016) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-528 LOC {130 1.0 133 0.975 133 1.0 134 0.14999993750000007 135 0.14999993750000007} PREDS {{259 0 2.250 0-2015 {}} {146 0 0 0-2012 {}} {258 0 2.250 0-1991 {}} {258 0 2.250 0-1947 {}} {258 0 2.250 0-1848 {}} {258 0 2.250 0-1804 {}} {258 0 2.250 0-1715 {}} {258 0 2.250 0-1666 {}} {774 0 2.250 0-2123 {}} {774 0 2.250 0-2079 {}}} SUCCS {{772 0 0 0-1666 {}} {772 0 0 0-1715 {}} {772 0 0 0-1804 {}} {772 0 0 0-1848 {}} {772 0 0 0-1947 {}} {772 0 0 0-1991 {}} {258 0 0 0-2035 {}} {256 0 0 0-2079 {}} {130 0 0 0-1513 {}} {256 0 0 0-2123 {}}} CYCLES {}}
set a(0-2017) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-529 LOC {1 0.0646875 133 0.0 133 0.0 134 0.828125025} PREDS {{146 0 0 0-2012 {}} {258 0 0 0-2010 {}}} SUCCS {{259 0 2.250 0-2018 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2018) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-530 LOC {130 1.0 133 0.975 133 1.0 134 0.14999993750000007 135 0.14999993750000007} PREDS {{259 0 2.250 0-2017 {}} {146 0 0 0-2012 {}} {258 0 2.250 0-1993 {}} {258 0 2.250 0-1949 {}} {258 0 2.250 0-1850 {}} {258 0 2.250 0-1806 {}} {258 0 2.250 0-1717 {}} {258 0 2.250 0-1667 {}} {774 0 2.250 0-2125 {}} {774 0 2.250 0-2081 {}}} SUCCS {{772 0 0 0-1667 {}} {772 0 0 0-1717 {}} {772 0 0 0-1806 {}} {772 0 0 0-1850 {}} {772 0 0 0-1949 {}} {772 0 0 0-1993 {}} {258 0 0 0-2035 {}} {256 0 0 0-2081 {}} {130 0 0 0-1513 {}} {256 0 0 0-2125 {}}} CYCLES {}}
set a(0-2019) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-531 LOC {1 0.0646875 133 0.0 133 0.0 134 0.828125025} PREDS {{146 0 0 0-2012 {}} {258 0 0 0-2010 {}}} SUCCS {{259 0 2.250 0-2020 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2020) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-532 LOC {130 1.0 133 0.975 133 1.0 134 0.14999993750000007 135 0.14999993750000007} PREDS {{259 0 2.250 0-2019 {}} {146 0 0 0-2012 {}} {258 0 2.250 0-1995 {}} {258 0 2.250 0-1951 {}} {258 0 2.250 0-1852 {}} {258 0 2.250 0-1808 {}} {258 0 2.250 0-1719 {}} {258 0 2.250 0-1668 {}} {774 0 2.250 0-2127 {}} {774 0 2.250 0-2083 {}}} SUCCS {{772 0 0 0-1668 {}} {772 0 0 0-1719 {}} {772 0 0 0-1808 {}} {772 0 0 0-1852 {}} {772 0 0 0-1951 {}} {772 0 0 0-1995 {}} {258 0 0 0-2035 {}} {256 0 0 0-2083 {}} {130 0 0 0-1513 {}} {256 0 0 0-2127 {}}} CYCLES {}}
set a(0-2021) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-533 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{258 0 0 0-2010 {}}} SUCCS {{258 0 0 0-2023 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2022) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-534 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{258 0 0 0-2010 {}}} SUCCS {{259 0 0 0-2023 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2023) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#12 TYPE NOR PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-535 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{259 0 0 0-2022 {}} {258 0 0 0-2021 {}}} SUCCS {{258 0 0 0-2035 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2024) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-536 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{258 0 0 0-2010 {}}} SUCCS {{258 0 0 0-2027 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2025) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-537 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{258 0 0 0-2010 {}}} SUCCS {{259 0 0 0-2026 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2026) {AREA_SCORE {} NAME COMP_LOOP:not#40 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-538 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{259 0 0 0-2025 {}}} SUCCS {{259 0 0 0-2027 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2027) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#36 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-539 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{259 0 0 0-2026 {}} {258 0 0 0-2024 {}}} SUCCS {{258 0 0 0-2035 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2028) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#8 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-540 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{258 0 0 0-2010 {}}} SUCCS {{258 0 0 0-2031 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2029) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#9 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-541 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{258 0 0 0-2010 {}}} SUCCS {{259 0 0 0-2030 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2030) {AREA_SCORE {} NAME COMP_LOOP:not#41 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-542 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{259 0 0 0-2029 {}}} SUCCS {{259 0 0 0-2031 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2031) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#37 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-543 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{259 0 0 0-2030 {}} {258 0 0 0-2028 {}}} SUCCS {{258 0 0 0-2035 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2032) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#10 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-544 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{258 0 0 0-2010 {}}} SUCCS {{258 0 0 0-2034 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2033) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#11 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-545 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{258 0 0 0-2010 {}}} SUCCS {{259 0 0 0-2034 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2034) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#38 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-546 LOC {1 0.0646875 134 0.0 134 0.0 135 0.2596875} PREDS {{259 0 0 0-2033 {}} {258 0 0 0-2032 {}}} SUCCS {{259 0 0 0-2035 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2035) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#6 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-547 LOC {131 0.15 134 0.90625 134 0.90625 134 0.9999999375 135 0.3534374375} PREDS {{259 0 0 0-2034 {}} {258 0 0 0-2031 {}} {258 0 0 0-2027 {}} {258 0 0 0-2023 {}} {258 0 0 0-2020 {}} {258 0 0 0-2018 {}} {258 0 0 0-2016 {}} {258 0 0 0-2014 {}} {258 0 0 0-1562 {}} {258 0 0 0-1561 {}} {258 0 0 0-1560 {}} {258 0 0 0-1559 {}}} SUCCS {{258 0 0 0-2069 {}} {130 0 0 0-1513 {}} {258 0 0 0-2107 {}}} CYCLES {}}
set a(0-2036) {AREA_SCORE {} NAME COMP_LOOP:k:asn#14 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-548 LOC {0 1.0 1 0.0 1 0.0 1 0.0 134 0.699687525} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-2037 {}} {130 0 0 0-1513 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-2037) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#14 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-549 LOC {0 1.0 1 0.0 1 0.0 134 0.699687525} PREDS {{259 0 0 0-2036 {}}} SUCCS {{259 0 0 0-2038 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2038) {AREA_SCORE {} NAME COMP_LOOP:conc#16 TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-550 LOC {0 1.0 1 0.8715624999999999 1 0.8715624999999999 134 0.699687525} PREDS {{259 0 0 0-2037 {}}} SUCCS {{258 0 0 0-2040 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2039) {AREA_SCORE {} NAME COMP_LOOP-4:operator+<64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-551 LOC {0 1.0 1 0.8715624999999999 1 0.8715624999999999 134 0.699687525} PREDS {} SUCCS {{259 0 0 0-2040 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2040) {AREA_SCORE 9.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(9,0,9,0,10) QUANTITY 5 NAME COMP_LOOP:acc#28 TYPE ACCU DELAY {1.02 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-552 LOC {1 0.0 1 0.8715624999999999 1 0.8715624999999999 1 0.9353124374999999 134 0.7634374625} PREDS {{259 0 0 0-2039 {}} {258 0 0 0-2038 {}}} SUCCS {{258 0 0 0-2043 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2041) {AREA_SCORE {} NAME operator+<64,false>:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-553 LOC {0 1.0 1 0.0 1 0.0 1 0.0 134 0.763437525} PREDS {} SUCCS {{259 0 0 0-2042 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2042) {AREA_SCORE {} NAME COMP_LOOP-4:operator+<64,false>:slc(STAGE_VEC_LOOP:j)(9-0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-554 LOC {0 1.0 1 0.0 1 0.0 134 0.763437525} PREDS {{259 0 0 0-2041 {}}} SUCCS {{259 0 0 0-2043 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2043) {AREA_SCORE 10.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(10,0,10,0,10) QUANTITY 6 NAME COMP_LOOP-4:operator+<64,false>:acc TYPE ACCU DELAY {1.03 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-555 LOC {1 0.06375 1 0.9353125 1 0.9353125 1 0.9999999374999999 134 0.8281249625} PREDS {{259 0 0 0-2042 {}} {258 0 0 0-2040 {}}} SUCCS {{259 0 0 0-2044 {}} {258 0 0 0-2046 {}} {258 0 0 0-2048 {}} {258 0 0 0-2050 {}} {258 0 0 0-2052 {}} {258 0 0 0-2054 {}} {258 0 0 0-2055 {}} {258 0 0 0-2057 {}} {258 0 0 0-2058 {}} {258 0 0 0-2061 {}} {258 0 0 0-2062 {}} {258 0 0 0-2065 {}} {258 0 0 0-2066 {}} {130 0 0 0-1513 {}} {258 0 0 0-2118 {}} {258 0 0 0-2120 {}} {258 0 0 0-2122 {}} {258 0 0 0-2124 {}} {258 0 0 0-2126 {}}} CYCLES {}}
set a(0-2044) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-556 LOC {1 0.12843749999999998 1 1.0 1 1.0 134 0.828125025} PREDS {{259 0 0 0-2043 {}}} SUCCS {{259 0 0 0-2045 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2045) {AREA_SCORE {} NAME COMP_LOOP:switch#7 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-557 LOC {1 0.12843749999999998 1 1.0 1 1.0 134 0.828125025} PREDS {{259 0 0 0-2044 {}}} SUCCS {{146 0 0 0-2046 {}} {146 0 0 0-2047 {}} {146 0 0 0-2048 {}} {146 0 0 0-2049 {}} {146 0 0 0-2050 {}} {146 0 0 0-2051 {}} {146 0 0 0-2052 {}} {146 0 0 0-2053 {}}} CYCLES {}}
set a(0-2046) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#2 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-558 LOC {1 0.12843749999999998 134 0.828125025 134 0.828125025 134 0.828125025} PREDS {{146 0 0 0-2045 {}} {258 0 0 0-2043 {}}} SUCCS {{259 0 2.250 0-2047 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2047) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-559 LOC {130 1.0 134 0.975 134 1.0 135 0.14999993750000007 135 0.14999993750000007} PREDS {{259 0 2.250 0-2046 {}} {146 0 0 0-2045 {}} {258 0 2.250 0-1989 {}} {258 0 2.250 0-1945 {}} {258 0 2.250 0-1846 {}} {258 0 2.250 0-1802 {}} {258 0 2.250 0-1713 {}} {258 0 2.250 0-1665 {}} {774 0 2.250 0-2121 {}} {774 0 2.250 0-2077 {}}} SUCCS {{772 0 0 0-1665 {}} {772 0 0 0-1713 {}} {772 0 0 0-1802 {}} {772 0 0 0-1846 {}} {772 0 0 0-1945 {}} {772 0 0 0-1989 {}} {258 0 0 0-2068 {}} {256 0 0 0-2077 {}} {130 0 0 0-1513 {}} {256 0 0 0-2121 {}}} CYCLES {}}
set a(0-2048) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#3 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-560 LOC {1 0.12843749999999998 134 0.828125025 134 0.828125025 134 0.828125025} PREDS {{146 0 0 0-2045 {}} {258 0 0 0-2043 {}}} SUCCS {{259 0 2.250 0-2049 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2049) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-561 LOC {130 1.0 134 0.975 134 1.0 135 0.14999993750000007 135 0.14999993750000007} PREDS {{259 0 2.250 0-2048 {}} {146 0 0 0-2045 {}} {258 0 2.250 0-1991 {}} {258 0 2.250 0-1947 {}} {258 0 2.250 0-1848 {}} {258 0 2.250 0-1804 {}} {258 0 2.250 0-1715 {}} {258 0 2.250 0-1666 {}} {774 0 2.250 0-2123 {}} {774 0 2.250 0-2079 {}}} SUCCS {{772 0 0 0-1666 {}} {772 0 0 0-1715 {}} {772 0 0 0-1804 {}} {772 0 0 0-1848 {}} {772 0 0 0-1947 {}} {772 0 0 0-1991 {}} {258 0 0 0-2068 {}} {256 0 0 0-2079 {}} {130 0 0 0-1513 {}} {256 0 0 0-2123 {}}} CYCLES {}}
set a(0-2050) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-562 LOC {1 0.12843749999999998 134 0.828125025 134 0.828125025 134 0.828125025} PREDS {{146 0 0 0-2045 {}} {258 0 0 0-2043 {}}} SUCCS {{259 0 2.250 0-2051 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2051) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-563 LOC {130 1.0 134 0.975 134 1.0 135 0.14999993750000007 135 0.14999993750000007} PREDS {{259 0 2.250 0-2050 {}} {146 0 0 0-2045 {}} {258 0 2.250 0-1993 {}} {258 0 2.250 0-1949 {}} {258 0 2.250 0-1850 {}} {258 0 2.250 0-1806 {}} {258 0 2.250 0-1717 {}} {258 0 2.250 0-1667 {}} {774 0 2.250 0-2125 {}} {774 0 2.250 0-2081 {}}} SUCCS {{772 0 0 0-1667 {}} {772 0 0 0-1717 {}} {772 0 0 0-1806 {}} {772 0 0 0-1850 {}} {772 0 0 0-1949 {}} {772 0 0 0-1993 {}} {258 0 0 0-2068 {}} {256 0 0 0-2081 {}} {130 0 0 0-1513 {}} {256 0 0 0-2125 {}}} CYCLES {}}
set a(0-2052) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-564 LOC {1 0.12843749999999998 134 0.828125025 134 0.828125025 134 0.828125025} PREDS {{146 0 0 0-2045 {}} {258 0 0 0-2043 {}}} SUCCS {{259 0 2.250 0-2053 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2053) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:read_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-565 LOC {130 1.0 134 0.975 134 1.0 135 0.14999993750000007 135 0.14999993750000007} PREDS {{259 0 2.250 0-2052 {}} {146 0 0 0-2045 {}} {258 0 2.250 0-1995 {}} {258 0 2.250 0-1951 {}} {258 0 2.250 0-1852 {}} {258 0 2.250 0-1808 {}} {258 0 2.250 0-1719 {}} {258 0 2.250 0-1668 {}} {774 0 2.250 0-2127 {}} {774 0 2.250 0-2083 {}}} SUCCS {{772 0 0 0-1668 {}} {772 0 0 0-1719 {}} {772 0 0 0-1808 {}} {772 0 0 0-1852 {}} {772 0 0 0-1951 {}} {772 0 0 0-1995 {}} {258 0 0 0-2068 {}} {256 0 0 0-2083 {}} {130 0 0 0-1513 {}} {256 0 0 0-2127 {}}} CYCLES {}}
set a(0-2054) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#4 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-566 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{258 0 0 0-2043 {}}} SUCCS {{258 0 0 0-2056 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2055) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-567 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{258 0 0 0-2043 {}}} SUCCS {{259 0 0 0-2056 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2056) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:nor#13 TYPE NOR PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-568 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{259 0 0 0-2055 {}} {258 0 0 0-2054 {}}} SUCCS {{258 0 0 0-2068 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2057) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-569 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{258 0 0 0-2043 {}}} SUCCS {{258 0 0 0-2060 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2058) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-570 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{258 0 0 0-2043 {}}} SUCCS {{259 0 0 0-2059 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2059) {AREA_SCORE {} NAME COMP_LOOP:not#42 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-571 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{259 0 0 0-2058 {}}} SUCCS {{259 0 0 0-2060 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2060) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#39 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-572 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{259 0 0 0-2059 {}} {258 0 0 0-2057 {}}} SUCCS {{258 0 0 0-2068 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2061) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#8 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-573 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{258 0 0 0-2043 {}}} SUCCS {{258 0 0 0-2064 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2062) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#9 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-574 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{258 0 0 0-2043 {}}} SUCCS {{259 0 0 0-2063 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2063) {AREA_SCORE {} NAME COMP_LOOP:not#43 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-575 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{259 0 0 0-2062 {}}} SUCCS {{259 0 0 0-2064 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2064) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#40 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-576 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{259 0 0 0-2063 {}} {258 0 0 0-2061 {}}} SUCCS {{258 0 0 0-2068 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2065) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#10 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-577 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{258 0 0 0-2043 {}}} SUCCS {{258 0 0 0-2067 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2066) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#11 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-578 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{258 0 0 0-2043 {}}} SUCCS {{259 0 0 0-2067 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2067) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:and#41 TYPE AND PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-579 LOC {1 0.12843749999999998 135 0.0 135 0.0 135 0.2596875} PREDS {{259 0 0 0-2066 {}} {258 0 0 0-2065 {}}} SUCCS {{259 0 0 0-2068 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2068) {AREA_SCORE 117.14 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mux1hot(64,4) QUANTITY 8 NAME COMP_LOOP:mux1h#7 TYPE MUX1HOT DELAY {1.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-580 LOC {131 0.15 135 0.2596875 135 0.2596875 135 0.3534374375 135 0.3534374375} PREDS {{259 0 0 0-2067 {}} {258 0 0 0-2064 {}} {258 0 0 0-2060 {}} {258 0 0 0-2056 {}} {258 0 0 0-2053 {}} {258 0 0 0-2051 {}} {258 0 0 0-2049 {}} {258 0 0 0-2047 {}} {258 0 0 0-1558 {}} {258 0 0 0-1557 {}} {258 0 0 0-1556 {}} {258 0 0 0-1555 {}}} SUCCS {{259 0 0 0-2069 {}} {130 0 0 0-1513 {}} {258 0 0 0-2106 {}}} CYCLES {}}
set a(0-2069) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-4:acc#3 TYPE ACCU DELAY {1.84 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-581 LOC {131 0.24375 135 0.35343749999999996 135 0.35343749999999996 135 0.46874993749999994 135 0.46874993749999994} PREDS {{259 0 0 0-2068 {}} {258 0 0 0-2035 {}}} SUCCS {{259 0 0 0-2070 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2070) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-582 LOC {131 0.3590625 135 0.46875 135 0.46875 135 0.46875} PREDS {{259 0 0 0-2069 {}} {128 0 0 0-2072 {}}} SUCCS {{258 0 0 0-2072 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2071) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-583 LOC {131 0.0 135 0.46875 135 0.46875 135 0.46875} PREDS {{128 0 0 0-2072 {}}} SUCCS {{259 0 0 0-2072 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2072) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-4:modulo_dev() TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-584 LOC {131 1.0 135 0.575 135 1.0 148 0.019999937499999954 148 0.019999937499999954} PREDS {{259 0 0 0-2071 {}} {258 0 0 0-2070 {}}} SUCCS {{128 0 0 0-2070 {}} {128 0 0 0-2071 {}} {259 0 0 0-2073 {}}} CYCLES {}}
set a(0-2073) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-585 LOC {144 0.02 148 0.828125025 148 0.828125025 148 0.828125025} PREDS {{259 0 0 0-2072 {}}} SUCCS {{258 0 2.250 0-2077 {}} {258 0 2.250 0-2079 {}} {258 0 2.250 0-2081 {}} {258 0 2.250 0-2083 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2074) {AREA_SCORE {} NAME COMP_LOOP:slc(COMP_LOOP:acc.cse)(1-0)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-586 LOC {1 0.0646875 1 1.0 1 1.0 148 0.828125025} PREDS {{258 0 0 0-2010 {}}} SUCCS {{259 0 0 0-2075 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2075) {AREA_SCORE {} NAME COMP_LOOP:switch#14 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-587 LOC {1 0.0646875 1 1.0 1 1.0 148 0.828125025} PREDS {{259 0 0 0-2074 {}}} SUCCS {{146 0 0 0-2076 {}} {130 0 0 0-2077 {}} {146 0 0 0-2078 {}} {130 0 0 0-2079 {}} {146 0 0 0-2080 {}} {130 0 0 0-2081 {}} {146 0 0 0-2082 {}} {130 0 0 0-2083 {}}} CYCLES {}}
set a(0-2076) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-588 LOC {1 0.0646875 148 0.0 148 0.0 148 0.828125025} PREDS {{146 0 0 0-2075 {}} {258 0 0 0-2010 {}}} SUCCS {{259 0 2.250 0-2077 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2077) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-589 LOC {144 1.0 148 0.975 148 1.0 149 0.006249937500000025 149 0.006249937500000025} PREDS {{774 0 0 0-2077 {}} {259 0 2.250 0-2076 {}} {130 0 0 0-2075 {}} {258 0 2.250 0-2073 {}} {256 0 0 0-2047 {}} {256 0 0 0-2014 {}} {128 0 0 0-2004 {}} {258 0 0 0-1989 {}} {258 0 0 0-1945 {}} {256 0 0 0-1912 {}} {256 0 0 0-1875 {}} {258 0 0 0-1846 {}} {258 0 0 0-1802 {}} {256 0 0 0-1772 {}} {256 0 0 0-1739 {}} {258 0 0 0-1713 {}} {258 0 0 0-1665 {}} {256 0 0 0-1635 {}} {256 0 0 0-1597 {}} {774 0 0 0-2121 {}}} SUCCS {{774 0 2.250 0-1597 {}} {774 0 2.250 0-1635 {}} {774 0 0 0-1665 {}} {774 0 0 0-1713 {}} {774 0 2.250 0-1739 {}} {774 0 2.250 0-1772 {}} {774 0 0 0-1802 {}} {774 0 0 0-1846 {}} {774 0 2.250 0-1875 {}} {774 0 2.250 0-1912 {}} {774 0 0 0-1945 {}} {774 0 0 0-1989 {}} {774 0 2.250 0-2014 {}} {774 0 2.250 0-2047 {}} {774 0 0 0-2077 {}} {130 0 0 0-1513 {}} {258 0 0 0-2121 {}}} CYCLES {}}
set a(0-2078) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-590 LOC {1 0.0646875 148 0.0 148 0.0 148 0.828125025} PREDS {{146 0 0 0-2075 {}} {258 0 0 0-2010 {}}} SUCCS {{259 0 2.250 0-2079 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2079) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-591 LOC {144 1.0 148 0.975 148 1.0 149 0.006249937500000025 149 0.006249937500000025} PREDS {{774 0 0 0-2079 {}} {259 0 2.250 0-2078 {}} {130 0 0 0-2075 {}} {258 0 2.250 0-2073 {}} {256 0 0 0-2049 {}} {256 0 0 0-2016 {}} {128 0 0 0-2004 {}} {258 0 0 0-1991 {}} {258 0 0 0-1947 {}} {256 0 0 0-1914 {}} {256 0 0 0-1877 {}} {258 0 0 0-1848 {}} {258 0 0 0-1804 {}} {256 0 0 0-1774 {}} {256 0 0 0-1741 {}} {258 0 0 0-1715 {}} {258 0 0 0-1666 {}} {256 0 0 0-1637 {}} {256 0 0 0-1598 {}} {774 0 0 0-2123 {}}} SUCCS {{774 0 2.250 0-1598 {}} {774 0 2.250 0-1637 {}} {774 0 0 0-1666 {}} {774 0 0 0-1715 {}} {774 0 2.250 0-1741 {}} {774 0 2.250 0-1774 {}} {774 0 0 0-1804 {}} {774 0 0 0-1848 {}} {774 0 2.250 0-1877 {}} {774 0 2.250 0-1914 {}} {774 0 0 0-1947 {}} {774 0 0 0-1991 {}} {774 0 2.250 0-2016 {}} {774 0 2.250 0-2049 {}} {774 0 0 0-2079 {}} {130 0 0 0-1513 {}} {258 0 0 0-2123 {}}} CYCLES {}}
set a(0-2080) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-592 LOC {1 0.0646875 148 0.0 148 0.0 148 0.828125025} PREDS {{146 0 0 0-2075 {}} {258 0 0 0-2010 {}}} SUCCS {{259 0 2.250 0-2081 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2081) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-593 LOC {144 1.0 148 0.975 148 1.0 149 0.006249937500000025 149 0.006249937500000025} PREDS {{774 0 0 0-2081 {}} {259 0 2.250 0-2080 {}} {130 0 0 0-2075 {}} {258 0 2.250 0-2073 {}} {256 0 0 0-2051 {}} {256 0 0 0-2018 {}} {128 0 0 0-2004 {}} {258 0 0 0-1993 {}} {258 0 0 0-1949 {}} {256 0 0 0-1916 {}} {256 0 0 0-1879 {}} {258 0 0 0-1850 {}} {258 0 0 0-1806 {}} {256 0 0 0-1776 {}} {256 0 0 0-1743 {}} {258 0 0 0-1717 {}} {258 0 0 0-1667 {}} {256 0 0 0-1639 {}} {256 0 0 0-1599 {}} {774 0 0 0-2125 {}}} SUCCS {{774 0 2.250 0-1599 {}} {774 0 2.250 0-1639 {}} {774 0 0 0-1667 {}} {774 0 0 0-1717 {}} {774 0 2.250 0-1743 {}} {774 0 2.250 0-1776 {}} {774 0 0 0-1806 {}} {774 0 0 0-1850 {}} {774 0 2.250 0-1879 {}} {774 0 2.250 0-1916 {}} {774 0 0 0-1949 {}} {774 0 0 0-1993 {}} {774 0 2.250 0-2018 {}} {774 0 2.250 0-2051 {}} {774 0 0 0-2081 {}} {130 0 0 0-1513 {}} {258 0 0 0-2125 {}}} CYCLES {}}
set a(0-2082) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(COMP_LOOP:acc.cse)(9-2)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-594 LOC {1 0.0646875 148 0.0 148 0.0 148 0.828125025} PREDS {{146 0 0 0-2075 {}} {258 0 0 0-2010 {}}} SUCCS {{259 0 2.250 0-2083 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2083) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#6 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-595 LOC {144 1.0 148 0.975 148 1.0 149 0.006249937500000025 149 0.006249937500000025} PREDS {{774 0 0 0-2083 {}} {259 0 2.250 0-2082 {}} {130 0 0 0-2075 {}} {258 0 2.250 0-2073 {}} {256 0 0 0-2053 {}} {256 0 0 0-2020 {}} {128 0 0 0-2004 {}} {258 0 0 0-1995 {}} {258 0 0 0-1951 {}} {256 0 0 0-1918 {}} {256 0 0 0-1881 {}} {258 0 0 0-1852 {}} {258 0 0 0-1808 {}} {256 0 0 0-1778 {}} {256 0 0 0-1745 {}} {258 0 0 0-1719 {}} {258 0 0 0-1668 {}} {256 0 0 0-1641 {}} {256 0 0 0-1600 {}} {774 0 0 0-2127 {}}} SUCCS {{774 0 2.250 0-1600 {}} {774 0 2.250 0-1641 {}} {774 0 0 0-1668 {}} {774 0 0 0-1719 {}} {774 0 2.250 0-1745 {}} {774 0 2.250 0-1778 {}} {774 0 0 0-1808 {}} {774 0 0 0-1852 {}} {774 0 2.250 0-1881 {}} {774 0 2.250 0-1918 {}} {774 0 0 0-1951 {}} {774 0 0 0-1995 {}} {774 0 2.250 0-2020 {}} {774 0 2.250 0-2053 {}} {774 0 0 0-2083 {}} {130 0 0 0-1513 {}} {258 0 0 0-2127 {}}} CYCLES {}}
set a(0-2084) {AREA_SCORE {} NAME COMP_LOOP:k:asn#15 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-596 LOC {0 1.0 149 0.0 149 0.0 149 0.0 149 1.0} PREDS {{774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-2085 {}} {130 0 0 0-1513 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-2085) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#15 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-597 LOC {0 1.0 149 0.0 149 0.0 149 1.0} PREDS {{259 0 0 0-2084 {}}} SUCCS {{259 0 0 0-2086 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2086) {AREA_SCORE {} NAME COMP_LOOP-4:conc TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-598 LOC {0 1.0 149 0.0 149 0.0 149 1.0} PREDS {{259 0 0 0-2085 {}}} SUCCS {{259 0 0 0-2087 {}} {130 0 0 0-1513 {}}} CYCLES {}}
set a(0-2087) {AREA_SCORE {} NAME COMP_LOOP:asn#43 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-599 LOC {130 0.0 149 0.0 149 0.0 149 0.0 149 1.0} PREDS {{259 0 0 0-2086 {}} {128 0 0 0-2004 {}} {772 0 0 0-1513 {}}} SUCCS {{258 0 0 0-1513 {}}} CYCLES {}}
set a(0-2088) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:result:asn(modExp_dev#1:result)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-600 LOC {130 0.0 149 1.0 149 1.0 149 1.0 149 1.0} PREDS {{128 0 0 0-2004 {}} {772 0 0 0-2112 {}} {772 0 0 0-1513 {}}} SUCCS {{258 0 0 0-1513 {}}} CYCLES {}}
set a(0-2089) {AREA_SCORE {} NAME modExp_dev#1:while:asn(exit:COMP_LOOP-4:modExp_dev#1:while.sva)#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-601 LOC {130 0.0 149 1.0 149 1.0 149 1.0 149 1.0} PREDS {{128 0 0 0-2004 {}} {772 0 0 0-1513 {}}} SUCCS {{259 0 0 0-1513 {}}} CYCLES {}}
set a(0-2090) {AREA_SCORE {} NAME modExp_dev#1:while:asn#19 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-602 LOC {0 1.0 0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{774 0 0 0-2105 {}}} SUCCS {{259 0 0 0-2091 {}} {256 0 0 0-2105 {}}} CYCLES {}}
set a(0-2091) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:while:break(modExp_dev#1:while) TYPE TERMINATE PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-603 LOC {0 1.0 0 1.0 0 1.0 12 1.0} PREDS {{259 0 0 0-2090 {}}} SUCCS {{128 0 0 0-2094 {}} {128 0 0 0-2099 {}} {128 0 0 0-2105 {}}} CYCLES {}}
set a(0-2092) {AREA_SCORE {} NAME modExp_dev#1:while:asn#20 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-604 LOC {0 1.0 1 0.7684375 1 0.7684375 1 0.7684375 12 0.7684375} PREDS {{774 0 0 0-2094 {}}} SUCCS {{259 0 0 0-2093 {}} {256 0 0 0-2094 {}}} CYCLES {}}
set a(0-2093) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,1,1,64) QUANTITY 1 NAME COMP_LOOP-4:modExp_dev#1:while:acc TYPE ACCU DELAY {1.84 ns} PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-605 LOC {1 0.0 1 0.7684375 1 0.7684375 1 0.8837499375 12 0.8837499375} PREDS {{259 0 0 0-2092 {}}} SUCCS {{259 0 0 0-2094 {}} {258 0 0 0-2100 {}}} CYCLES {}}
set a(0-2094) {AREA_SCORE {} NAME modExp_dev#1:while:asn(modExp_dev:exp#1.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-606 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.8837499999999999 12 1.0} PREDS {{772 0 0 0-2094 {}} {259 0 0 0-2093 {}} {256 0 0 0-2092 {}} {128 0 0 0-2091 {}}} SUCCS {{774 0 0 0-2092 {}} {772 0 0 0-2094 {}}} CYCLES {}}
set a(0-2095) {AREA_SCORE {} NAME modExp_dev#1:while:asn#21 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-607 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {{774 0 0 0-2099 {}}} SUCCS {{258 0 0 0-2097 {}} {256 0 0 0-2099 {}}} CYCLES {}}
set a(0-2096) {AREA_SCORE {} NAME modExp_dev#1:while:asn#22 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-608 LOC {0 1.0 1 0.582487175 1 0.582487175 1 0.582487175 1 0.582487175} PREDS {} SUCCS {{259 0 0 0-2097 {}}} CYCLES {}}
set a(0-2097) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:modExp_dev#1:while:mul TYPE MUL DELAY {6.68 ns} PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-609 LOC {1 0.0 1 0.582487175 1 0.582487175 1 0.9999999530000001 1 0.9999999530000001} PREDS {{259 0 0 0-2096 {}} {258 0 0 0-2095 {}}} SUCCS {{259 0 0 0-2098 {}}} CYCLES {}}
set a(0-2098) {AREA_SCORE 7499.81 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_rem(64,64,0) QUANTITY 1 MULTICYCLE mgc_rem(64,64,0) NAME COMP_LOOP-4:modExp_dev#1:while:rem TYPE REM DELAY {10cy+0.00 ns} PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-610 LOC {1 1.0 1 1.0 1 1.0 11 0.9999 11 0.9999} PREDS {{259 0 0 0-2097 {}}} SUCCS {{259 0 0 0-2099 {}}} CYCLES {}}
set a(0-2099) {AREA_SCORE {} NAME modExp_dev#1:while:asn#23 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-611 LOC {12 0.0 12 0.0 12 0.0 12 0.0 12 1.0} PREDS {{772 0 0 0-2099 {}} {259 0 0 0-2098 {}} {256 0 0 0-2095 {}} {128 0 0 0-2091 {}}} SUCCS {{774 0 0 0-2095 {}} {772 0 0 0-2099 {}}} CYCLES {}}
set a(0-2100) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:not TYPE NOT PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-612 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{258 0 0 0-2093 {}}} SUCCS {{259 0 0 0-2101 {}}} CYCLES {}}
set a(0-2101) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:conc TYPE CONCATENATE PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-613 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 12 0.8837499999999999} PREDS {{259 0 0 0-2100 {}}} SUCCS {{259 0 0 0-2102 {}}} CYCLES {}}
set a(0-2102) {AREA_SCORE 65.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(65,0,2,1,65) QUANTITY 1 NAME COMP_LOOP-4:operator><64,false>#1:acc TYPE ACCU DELAY {1.86 ns} PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-614 LOC {1 0.1153125 1 0.8837499999999999 1 0.8837499999999999 1 0.9999999374999999 12 0.9999999374999999} PREDS {{259 0 0 0-2101 {}}} SUCCS {{259 0 0 0-2103 {}}} CYCLES {}}
set a(0-2103) {AREA_SCORE {} NAME COMP_LOOP-4:operator><64,false>#1:slc()(65) TYPE READSLICE PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-615 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-2102 {}}} SUCCS {{259 0 0 0-2104 {}}} CYCLES {}}
set a(0-2104) {AREA_SCORE {} NAME COMP_LOOP-4:modExp_dev#1:while:not TYPE NOT PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-616 LOC {1 0.23156249999999998 1 1.0 1 1.0 12 1.0} PREDS {{259 0 0 0-2103 {}}} SUCCS {{259 0 0 0-2105 {}}} CYCLES {}}
set a(0-2105) {AREA_SCORE {} NAME modExp_dev#1:while:asn#24 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1513 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-617 LOC {1 0.23156249999999998 1 1.0 1 1.0 1 1.0 12 1.0} PREDS {{772 0 0 0-2105 {}} {259 0 0 0-2104 {}} {128 0 0 0-2091 {}} {256 0 0 0-2090 {}}} SUCCS {{774 0 0 0-2090 {}} {772 0 0 0-2105 {}}} CYCLES {}}
set a(0-1513) {CHI {0-2090 0-2091 0-2092 0-2093 0-2094 0-2095 0-2096 0-2097 0-2098 0-2099 0-2100 0-2101 0-2102 0-2103 0-2104 0-2105} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 12 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {15480 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 12 TOTAL_CYCLES_IN 15480 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 15480 NAME COMP_LOOP-4:modExp_dev#1:while TYPE LOOP DELAY {309620.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-618 LOC {145 1.0 149 1.0 149 1.0 149 1.0} PREDS {{259 0 0 0-2089 {}} {258 0 0 0-2088 {}} {258 0 0 0-2087 {}} {130 0 0 0-2086 {}} {130 0 0 0-2085 {}} {130 0 0 0-2084 {}} {130 0 0 0-2083 {}} {130 0 0 0-2082 {}} {130 0 0 0-2081 {}} {130 0 0 0-2080 {}} {130 0 0 0-2079 {}} {130 0 0 0-2078 {}} {130 0 0 0-2077 {}} {130 0 0 0-2076 {}} {130 0 0 0-2074 {}} {130 0 0 0-2073 {}} {130 0 0 0-2071 {}} {130 0 0 0-2070 {}} {130 0 0 0-2069 {}} {130 0 0 0-2068 {}} {130 0 0 0-2067 {}} {130 0 0 0-2066 {}} {130 0 0 0-2065 {}} {130 0 0 0-2064 {}} {130 0 0 0-2063 {}} {130 0 0 0-2062 {}} {130 0 0 0-2061 {}} {130 0 0 0-2060 {}} {130 0 0 0-2059 {}} {130 0 0 0-2058 {}} {130 0 0 0-2057 {}} {130 0 0 0-2056 {}} {130 0 0 0-2055 {}} {130 0 0 0-2054 {}} {130 0 0 0-2053 {}} {130 0 0 0-2052 {}} {130 0 0 0-2051 {}} {130 0 0 0-2050 {}} {130 0 0 0-2049 {}} {130 0 0 0-2048 {}} {130 0 0 0-2047 {}} {130 0 0 0-2046 {}} {130 0 0 0-2044 {}} {130 0 0 0-2043 {}} {130 0 0 0-2042 {}} {130 0 0 0-2041 {}} {130 0 0 0-2040 {}} {130 0 0 0-2039 {}} {130 0 0 0-2038 {}} {130 0 0 0-2037 {}} {130 0 0 0-2036 {}} {130 0 0 0-2035 {}} {130 0 0 0-2034 {}} {130 0 0 0-2033 {}} {130 0 0 0-2032 {}} {130 0 0 0-2031 {}} {130 0 0 0-2030 {}} {130 0 0 0-2029 {}} {130 0 0 0-2028 {}} {130 0 0 0-2027 {}} {130 0 0 0-2026 {}} {130 0 0 0-2025 {}} {130 0 0 0-2024 {}} {130 0 0 0-2023 {}} {130 0 0 0-2022 {}} {130 0 0 0-2021 {}} {130 0 0 0-2020 {}} {130 0 0 0-2019 {}} {130 0 0 0-2018 {}} {130 0 0 0-2017 {}} {130 0 0 0-2016 {}} {130 0 0 0-2015 {}} {130 0 0 0-2014 {}} {130 0 0 0-2013 {}} {130 0 0 0-2011 {}} {130 0 0 0-2010 {}} {130 0 0 0-2009 {}} {130 0 0 0-2008 {}} {130 0 0 0-2007 {}} {130 0 0 0-2006 {}} {130 0 0 0-2005 {}} {64 0 0 0-2004 {}} {64 0 0 0-1512 {}}} SUCCS {{772 0 0 0-2087 {}} {772 0 0 0-2088 {}} {772 0 0 0-2089 {}} {131 0 0 0-2106 {}} {130 0 0 0-2107 {}} {130 0 0 0-2108 {}} {130 0 0 0-2109 {}} {130 0 0 0-2111 {}} {258 0 0 0-2112 {}} {130 0 0 0-2113 {}} {130 0 0 0-2114 {}} {130 0 0 0-2115 {}} {130 0 0 0-2117 {}} {130 0 0 0-2118 {}} {130 0 0 0-2120 {}} {130 0 0 0-2121 {}} {130 0 0 0-2122 {}} {130 0 0 0-2123 {}} {130 0 0 0-2124 {}} {130 0 0 0-2125 {}} {130 0 0 0-2126 {}} {130 0 0 0-2127 {}} {130 0 0 0-2128 {}} {130 0 0 0-2129 {}} {130 0 0 0-2130 {}} {130 0 0 0-2131 {}} {130 0 0 0-2132 {}} {130 0 0 0-2133 {}} {130 0 0 0-2134 {}} {130 0 0 0-2135 {}} {130 0 0 0-2136 {}} {130 0 0 0-2137 {}} {130 0 0 0-2138 {}} {130 0 0 0-2139 {}}} CYCLES {}}
set a(0-2106) {AREA_SCORE {} NAME COMP_LOOP-4:factor2:not TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-619 LOC {145 1.0 150 0.35343749999999996 150 0.35343749999999996 150 0.35343749999999996} PREDS {{131 0 0 0-1513 {}} {258 0 0 0-2068 {}}} SUCCS {{259 0 0 0-2107 {}}} CYCLES {}}
set a(0-2107) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-4:acc#5 TYPE ACCU DELAY {1.84 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-620 LOC {146 0.0 150 0.35343749999999996 150 0.35343749999999996 150 0.46874993749999994 150 0.46874993749999994} PREDS {{259 0 0 0-2106 {}} {130 0 0 0-1513 {}} {258 0 0 0-2035 {}}} SUCCS {{259 0 0 0-2108 {}}} CYCLES {}}
set a(0-2108) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#1 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-621 LOC {146 0.1153125 150 0.46875 150 0.46875 150 0.46875} PREDS {{259 0 0 0-2107 {}} {130 0 0 0-1513 {}} {128 0 0 0-2110 {}}} SUCCS {{258 0 0 0-2110 {}}} CYCLES {}}
set a(0-2109) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#1 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-622 LOC {146 0.0 150 0.46875 150 0.46875 150 0.46875} PREDS {{130 0 0 0-1513 {}} {128 0 0 0-2110 {}}} SUCCS {{259 0 0 0-2110 {}}} CYCLES {}}
set a(0-2110) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-4:modulo_dev()#1 TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-623 LOC {146 1.0 150 0.575 150 1.0 163 0.019999937499999954 163 0.019999937499999954} PREDS {{259 0 0 0-2109 {}} {258 0 0 0-2108 {}}} SUCCS {{128 0 0 0-2108 {}} {128 0 0 0-2109 {}} {259 0 0 0-2111 {}}} CYCLES {}}
set a(0-2111) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#1 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-624 LOC {159 0.02 163 0.051237174999999996 163 0.051237174999999996 163 0.051237174999999996} PREDS {{259 0 0 0-2110 {}} {130 0 0 0-1513 {}}} SUCCS {{258 0 0 0-2113 {}}} CYCLES {}}
set a(0-2112) {AREA_SCORE {} NAME COMP_LOOP:asn#44 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-625 LOC {145 1.0 163 0.051237174999999996 163 0.051237174999999996 163 0.051237174999999996 163 0.051237174999999996} PREDS {{258 0 0 0-1513 {}}} SUCCS {{772 0 0 0-2088 {}} {259 0 0 0-2113 {}}} CYCLES {}}
set a(0-2113) {AREA_SCORE 6080.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(64,0,64,0,64) QUANTITY 1 NAME COMP_LOOP-4:mul TYPE MUL DELAY {6.68 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-626 LOC {159 0.02 163 0.051237174999999996 163 0.051237174999999996 163 0.468749953 163 0.468749953} PREDS {{259 0 0 0-2112 {}} {258 0 0 0-2111 {}} {130 0 0 0-1513 {}}} SUCCS {{259 0 0 0-2114 {}}} CYCLES {}}
set a(0-2114) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.base#2 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-627 LOC {159 0.437512825 163 0.46875 163 0.46875 163 0.46875} PREDS {{259 0 0 0-2113 {}} {130 0 0 0-1513 {}} {128 0 0 0-2116 {}}} SUCCS {{258 0 0 0-2116 {}}} CYCLES {}}
set a(0-2115) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.m#2 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-628 LOC {159 0.0 163 0.46875 163 0.46875 163 0.46875} PREDS {{130 0 0 0-1513 {}} {128 0 0 0-2116 {}}} SUCCS {{259 0 0 0-2116 {}}} CYCLES {}}
set a(0-2116) {AREA_SCORE 109383.75 LIBRARY cluster MODULE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() QUANTITY 1 MULTICYCLE modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() MINCLKPRD 15.71 NAME COMP_LOOP-4:modulo_dev()#2 TYPE C-CORE DELAY {12cy+0.32 ns} INPUT_DELAY {8.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-629 LOC {159 1.0 163 0.575 163 1.0 176 0.019999937499999954 176 0.019999937499999954} PREDS {{259 0 0 0-2115 {}} {258 0 0 0-2114 {}}} SUCCS {{128 0 0 0-2114 {}} {128 0 0 0-2115 {}} {259 0 0 0-2117 {}}} CYCLES {}}
set a(0-2117) {AREA_SCORE {} NAME COMP_LOOP-4:modulo_dev.return#2 TYPE {C-CORE PORT} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-630 LOC {172 0.02 176 0.828125025 176 0.828125025 176 0.828125025} PREDS {{259 0 0 0-2116 {}} {130 0 0 0-1513 {}}} SUCCS {{258 0 2.250 0-2121 {}} {258 0 2.250 0-2123 {}} {258 0 2.250 0-2125 {}} {258 0 2.250 0-2127 {}}} CYCLES {}}
set a(0-2118) {AREA_SCORE {} NAME COMP_LOOP:slc(operator+<64,false>:acc.cse)(1-0)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-631 LOC {145 1.0 149 1.0 149 1.0 176 0.828125025} PREDS {{130 0 0 0-1513 {}} {258 0 0 0-2043 {}}} SUCCS {{259 0 0 0-2119 {}}} CYCLES {}}
set a(0-2119) {AREA_SCORE {} NAME COMP_LOOP:switch#15 TYPE SELECT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-632 LOC {145 1.0 149 1.0 149 1.0 176 0.828125025} PREDS {{259 0 0 0-2118 {}}} SUCCS {{146 0 0 0-2120 {}} {130 0 0 0-2121 {}} {146 0 0 0-2122 {}} {130 0 0 0-2123 {}} {146 0 0 0-2124 {}} {130 0 0 0-2125 {}} {146 0 0 0-2126 {}} {130 0 0 0-2127 {}}} CYCLES {}}
set a(0-2120) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#5 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-633 LOC {145 1.0 176 0.0 176 0.0 176 0.828125025} PREDS {{146 0 0 0-2119 {}} {130 0 0 0-1513 {}} {258 0 0 0-2043 {}}} SUCCS {{259 0 2.250 0-2121 {}}} CYCLES {}}
set a(0-2121) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(0).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-634 LOC {172 1.0 176 0.975 176 1.0 177 0.006249937500000025 177 0.006249937500000025} PREDS {{774 0 0 0-2121 {}} {259 0 2.250 0-2120 {}} {130 0 0 0-2119 {}} {258 0 2.250 0-2117 {}} {130 0 0 0-1513 {}} {258 0 0 0-2077 {}} {256 0 0 0-2047 {}} {256 0 0 0-2014 {}} {258 0 0 0-1989 {}} {258 0 0 0-1945 {}} {256 0 0 0-1912 {}} {256 0 0 0-1875 {}} {258 0 0 0-1846 {}} {258 0 0 0-1802 {}} {256 0 0 0-1772 {}} {256 0 0 0-1739 {}} {258 0 0 0-1713 {}} {258 0 0 0-1665 {}} {256 0 0 0-1635 {}} {256 0 0 0-1597 {}}} SUCCS {{774 0 2.250 0-1597 {}} {774 0 2.250 0-1635 {}} {774 0 0 0-1665 {}} {774 0 0 0-1713 {}} {774 0 2.250 0-1739 {}} {774 0 2.250 0-1772 {}} {774 0 0 0-1802 {}} {774 0 0 0-1846 {}} {774 0 2.250 0-1875 {}} {774 0 2.250 0-1912 {}} {774 0 0 0-1945 {}} {774 0 0 0-1989 {}} {774 0 2.250 0-2014 {}} {774 0 2.250 0-2047 {}} {774 0 0 0-2077 {}} {774 0 0 0-2121 {}}} CYCLES {}}
set a(0-2122) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#6 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-635 LOC {145 1.0 176 0.0 176 0.0 176 0.828125025} PREDS {{146 0 0 0-2119 {}} {130 0 0 0-1513 {}} {258 0 0 0-2043 {}}} SUCCS {{259 0 2.250 0-2123 {}}} CYCLES {}}
set a(0-2123) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(1).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-636 LOC {172 1.0 176 0.975 176 1.0 177 0.006249937500000025 177 0.006249937500000025} PREDS {{774 0 0 0-2123 {}} {259 0 2.250 0-2122 {}} {130 0 0 0-2119 {}} {258 0 2.250 0-2117 {}} {130 0 0 0-1513 {}} {258 0 0 0-2079 {}} {256 0 0 0-2049 {}} {256 0 0 0-2016 {}} {258 0 0 0-1991 {}} {258 0 0 0-1947 {}} {256 0 0 0-1914 {}} {256 0 0 0-1877 {}} {258 0 0 0-1848 {}} {258 0 0 0-1804 {}} {256 0 0 0-1774 {}} {256 0 0 0-1741 {}} {258 0 0 0-1715 {}} {258 0 0 0-1666 {}} {256 0 0 0-1637 {}} {256 0 0 0-1598 {}}} SUCCS {{774 0 2.250 0-1598 {}} {774 0 2.250 0-1637 {}} {774 0 0 0-1666 {}} {774 0 0 0-1715 {}} {774 0 2.250 0-1741 {}} {774 0 2.250 0-1774 {}} {774 0 0 0-1804 {}} {774 0 0 0-1848 {}} {774 0 2.250 0-1877 {}} {774 0 2.250 0-1914 {}} {774 0 0 0-1947 {}} {774 0 0 0-1991 {}} {774 0 2.250 0-2016 {}} {774 0 2.250 0-2049 {}} {774 0 0 0-2079 {}} {774 0 0 0-2123 {}}} CYCLES {}}
set a(0-2124) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#7 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-637 LOC {145 1.0 176 0.0 176 0.0 176 0.828125025} PREDS {{146 0 0 0-2119 {}} {130 0 0 0-1513 {}} {258 0 0 0-2043 {}}} SUCCS {{259 0 2.250 0-2125 {}}} CYCLES {}}
set a(0-2125) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(2).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-638 LOC {172 1.0 176 0.975 176 1.0 177 0.006249937500000025 177 0.006249937500000025} PREDS {{774 0 0 0-2125 {}} {259 0 2.250 0-2124 {}} {130 0 0 0-2119 {}} {258 0 2.250 0-2117 {}} {130 0 0 0-1513 {}} {258 0 0 0-2081 {}} {256 0 0 0-2051 {}} {256 0 0 0-2018 {}} {258 0 0 0-1993 {}} {258 0 0 0-1949 {}} {256 0 0 0-1916 {}} {256 0 0 0-1879 {}} {258 0 0 0-1850 {}} {258 0 0 0-1806 {}} {256 0 0 0-1776 {}} {256 0 0 0-1743 {}} {258 0 0 0-1717 {}} {258 0 0 0-1667 {}} {256 0 0 0-1639 {}} {256 0 0 0-1599 {}}} SUCCS {{774 0 2.250 0-1599 {}} {774 0 2.250 0-1639 {}} {774 0 0 0-1667 {}} {774 0 0 0-1717 {}} {774 0 2.250 0-1743 {}} {774 0 2.250 0-1776 {}} {774 0 0 0-1806 {}} {774 0 0 0-1850 {}} {774 0 2.250 0-1879 {}} {774 0 2.250 0-1916 {}} {774 0 0 0-1949 {}} {774 0 0 0-1993 {}} {774 0 2.250 0-2018 {}} {774 0 2.250 0-2051 {}} {774 0 0 0-2081 {}} {774 0 0 0-2125 {}}} CYCLES {}}
set a(0-2126) {AREA_SCORE {} NAME COMP_LOOP:COMP_LOOP:slc(operator+<64,false>:acc.cse)(9-2)#1 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-639 LOC {145 1.0 176 0.0 176 0.0 176 0.828125025} PREDS {{146 0 0 0-2119 {}} {130 0 0 0-1513 {}} {258 0 0 0-2043 {}}} SUCCS {{259 0 2.250 0-2127 {}}} CYCLES {}}
set a(0-2127) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) QUANTITY 1 NAME COMP_LOOP:write_mem(vec:rsc(0)(3).@)#7 TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-640 LOC {172 1.0 176 0.975 176 1.0 177 0.006249937500000025 177 0.006249937500000025} PREDS {{774 0 0 0-2127 {}} {259 0 2.250 0-2126 {}} {130 0 0 0-2119 {}} {258 0 2.250 0-2117 {}} {130 0 0 0-1513 {}} {258 0 0 0-2083 {}} {256 0 0 0-2053 {}} {256 0 0 0-2020 {}} {258 0 0 0-1995 {}} {258 0 0 0-1951 {}} {256 0 0 0-1918 {}} {256 0 0 0-1881 {}} {258 0 0 0-1852 {}} {258 0 0 0-1808 {}} {256 0 0 0-1778 {}} {256 0 0 0-1745 {}} {258 0 0 0-1719 {}} {258 0 0 0-1668 {}} {256 0 0 0-1641 {}} {256 0 0 0-1600 {}}} SUCCS {{774 0 2.250 0-1600 {}} {774 0 2.250 0-1641 {}} {774 0 0 0-1668 {}} {774 0 0 0-1719 {}} {774 0 2.250 0-1745 {}} {774 0 2.250 0-1778 {}} {774 0 0 0-1808 {}} {774 0 0 0-1852 {}} {774 0 2.250 0-1881 {}} {774 0 2.250 0-1918 {}} {774 0 0 0-1951 {}} {774 0 0 0-1995 {}} {774 0 2.250 0-2020 {}} {774 0 2.250 0-2053 {}} {774 0 0 0-2083 {}} {774 0 0 0-2127 {}}} CYCLES {}}
set a(0-2128) {AREA_SCORE {} NAME COMP_LOOP:k:asn#16 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-641 LOC {145 1.0 149 1.0 149 1.0 149 1.0 177 0.8228125} PREDS {{130 0 0 0-1513 {}} {774 0 0 0-2131 {}}} SUCCS {{259 0 0 0-2129 {}} {256 0 0 0-2131 {}}} CYCLES {}}
set a(0-2129) {AREA_SCORE {} NAME COMP_LOOP:k:slc(COMP_LOOP:k(9:2))(6-0)#3 TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-642 LOC {145 1.0 149 1.0 149 1.0 177 0.8228125} PREDS {{259 0 0 0-2128 {}} {130 0 0 0-1513 {}}} SUCCS {{259 0 0 0-2130 {}}} CYCLES {}}
set a(0-2130) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,2,1,8) QUANTITY 1 NAME COMP_LOOP:acc#8 TYPE ACCU DELAY {0.99 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-643 LOC {146 0.0 150 0.8228125 150 0.8228125 150 0.8846874374999999 177 0.8846874374999999} PREDS {{259 0 0 0-2129 {}} {130 0 0 0-1513 {}}} SUCCS {{259 0 0 0-2131 {}} {258 0 0 0-2135 {}}} CYCLES {}}
set a(0-2131) {AREA_SCORE {} NAME COMP_LOOP:asn(COMP_LOOP:k(9:2).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-644 LOC {146 0.061875 150 0.8846875 150 0.8846875 150 0.8846875 177 1.0} PREDS {{772 0 0 0-2131 {}} {259 0 0 0-2130 {}} {256 0 0 0-2128 {}} {130 0 0 0-1513 {}} {256 0 0 0-2084 {}} {256 0 0 0-2036 {}} {256 0 0 0-2007 {}} {256 0 0 0-1999 {}} {256 0 0 0-1952 {}} {256 0 0 0-1901 {}} {256 0 0 0-1865 {}} {256 0 0 0-1856 {}} {256 0 0 0-1809 {}} {256 0 0 0-1761 {}} {256 0 0 0-1732 {}} {256 0 0 0-1723 {}} {256 0 0 0-1674 {}} {256 0 0 0-1669 {}} {256 0 0 0-1624 {}} {256 0 0 0-1591 {}}} SUCCS {{774 0 0 0-1591 {}} {774 0 0 0-1624 {}} {774 0 0 0-1669 {}} {774 0 0 0-1674 {}} {774 0 0 0-1723 {}} {774 0 0 0-1732 {}} {774 0 0 0-1761 {}} {774 0 0 0-1809 {}} {774 0 0 0-1856 {}} {774 0 0 0-1865 {}} {774 0 0 0-1901 {}} {774 0 0 0-1952 {}} {774 0 0 0-1999 {}} {774 0 0 0-2007 {}} {774 0 0 0-2036 {}} {774 0 0 0-2084 {}} {774 0 0 0-2128 {}} {772 0 0 0-2131 {}}} CYCLES {}}
set a(0-2132) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:slc(STAGE_MAIN_LOOP:lshift.psp#1)(9-1) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-645 LOC {145 1.0 150 0.8846875 150 0.8846875 177 0.8846875} PREDS {{130 0 0 0-1513 {}}} SUCCS {{259 0 0 0-2133 {}}} CYCLES {}}
set a(0-2133) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:not TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-646 LOC {145 1.0 150 0.8846875 150 0.8846875 177 0.8846875} PREDS {{259 0 0 0-2132 {}} {130 0 0 0-1513 {}}} SUCCS {{259 0 0 0-2134 {}}} CYCLES {}}
set a(0-2134) {AREA_SCORE {} NAME COMP_LOOP-1:operator>><64,false>:conc TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-647 LOC {145 1.0 150 0.8846875 150 0.8846875 177 0.8846875} PREDS {{259 0 0 0-2133 {}} {130 0 0 0-1513 {}}} SUCCS {{258 0 0 0-2136 {}}} CYCLES {}}
set a(0-2135) {AREA_SCORE {} NAME operator<<64,false>:conc TYPE CONCATENATE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-648 LOC {146 0.061875 150 0.8846875 150 0.8846875 177 0.8846875} PREDS {{258 0 0 0-2130 {}} {130 0 0 0-1513 {}}} SUCCS {{259 0 0 0-2136 {}}} CYCLES {}}
set a(0-2136) {AREA_SCORE 64.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(64,0,64,0,64) QUANTITY 11 NAME COMP_LOOP-1:operator<<64,false>:acc TYPE ACCU DELAY {1.84 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-649 LOC {146 0.061875 150 0.8846875 150 0.8846875 150 0.9999999374999999 177 0.9999999374999999} PREDS {{259 0 0 0-2135 {}} {258 0 0 0-2134 {}} {130 0 0 0-1513 {}}} SUCCS {{259 0 0 0-2137 {}}} CYCLES {}}
set a(0-2137) {AREA_SCORE {} NAME COMP_LOOP-1:operator<<64,false>:slc(operator<<64,false>:acc)(63) TYPE READSLICE PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-650 LOC {146 0.1771875 150 1.0 150 1.0 177 1.0} PREDS {{259 0 0 0-2136 {}} {130 0 0 0-1513 {}}} SUCCS {{259 0 0 0-2138 {}}} CYCLES {}}
set a(0-2138) {AREA_SCORE {} NAME COMP_LOOP-1:not#1 TYPE NOT PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-651 LOC {146 0.1771875 150 1.0 150 1.0 177 1.0} PREDS {{259 0 0 0-2137 {}} {130 0 0 0-1513 {}}} SUCCS {{259 0 0 0-2139 {}}} CYCLES {}}
set a(0-2139) {AREA_SCORE {} NAME COMP_LOOP:asn#45 TYPE ASSIGN DELAY {0.00 ns} PAR 0-1509 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-652 LOC {146 0.1771875 150 1.0 150 1.0 150 1.0 177 1.0} PREDS {{772 0 0 0-2139 {}} {259 0 0 0-2138 {}} {130 0 0 0-1513 {}} {256 0 0 0-1587 {}}} SUCCS {{774 0 0 0-1587 {}} {772 0 0 0-2139 {}}} CYCLES {}}
set a(0-1509) {CHI {0-1555 0-1556 0-1557 0-1558 0-1559 0-1560 0-1561 0-1562 0-1563 0-1564 0-1565 0-1566 0-1567 0-1568 0-1569 0-1570 0-1571 0-1572 0-1573 0-1574 0-1575 0-1576 0-1577 0-1578 0-1579 0-1580 0-1581 0-1582 0-1583 0-1584 0-1585 0-1586 0-1587 0-1588 0-1589 0-1590 0-1591 0-1592 0-1593 0-1594 0-1595 0-1596 0-1597 0-1598 0-1599 0-1600 0-1601 0-1602 0-1603 0-1604 0-1605 0-1606 0-1607 0-1608 0-1609 0-1610 0-1611 0-1612 0-1613 0-1614 0-1615 0-1616 0-1617 0-1618 0-1619 0-1620 0-1621 0-1622 0-1623 0-1624 0-1625 0-1626 0-1627 0-1628 0-1629 0-1630 0-1631 0-1632 0-1633 0-1634 0-1635 0-1636 0-1637 0-1638 0-1639 0-1640 0-1641 0-1642 0-1643 0-1644 0-1645 0-1646 0-1647 0-1648 0-1649 0-1650 0-1651 0-1652 0-1653 0-1654 0-1655 0-1656 0-1657 0-1658 0-1659 0-1660 0-1661 0-1662 0-1663 0-1664 0-1665 0-1666 0-1667 0-1668 0-1669 0-1670 0-1671 0-1672 0-1673 0-1674 0-1675 0-1676 0-1677 0-1678 0-1679 0-1680 0-1681 0-1510 0-1698 0-1699 0-1700 0-1701 0-1702 0-1703 0-1704 0-1705 0-1706 0-1707 0-1708 0-1709 0-1710 0-1711 0-1712 0-1713 0-1714 0-1715 0-1716 0-1717 0-1718 0-1719 0-1720 0-1721 0-1722 0-1723 0-1724 0-1725 0-1726 0-1727 0-1728 0-1729 0-1730 0-1731 0-1732 0-1733 0-1734 0-1735 0-1736 0-1737 0-1738 0-1739 0-1740 0-1741 0-1742 0-1743 0-1744 0-1745 0-1746 0-1747 0-1748 0-1749 0-1750 0-1751 0-1752 0-1753 0-1754 0-1755 0-1756 0-1757 0-1758 0-1759 0-1760 0-1761 0-1762 0-1763 0-1764 0-1765 0-1766 0-1767 0-1768 0-1769 0-1770 0-1771 0-1772 0-1773 0-1774 0-1775 0-1776 0-1777 0-1778 0-1779 0-1780 0-1781 0-1782 0-1783 0-1784 0-1785 0-1786 0-1787 0-1788 0-1789 0-1790 0-1791 0-1792 0-1793 0-1794 0-1795 0-1796 0-1797 0-1798 0-1799 0-1800 0-1801 0-1802 0-1803 0-1804 0-1805 0-1806 0-1807 0-1808 0-1809 0-1810 0-1811 0-1812 0-1813 0-1814 0-1511 0-1831 0-1832 0-1833 0-1834 0-1835 0-1836 0-1837 0-1838 0-1839 0-1840 0-1841 0-1842 0-1843 0-1844 0-1845 0-1846 0-1847 0-1848 0-1849 0-1850 0-1851 0-1852 0-1853 0-1854 0-1855 0-1856 0-1857 0-1858 0-1859 0-1860 0-1861 0-1862 0-1863 0-1864 0-1865 0-1866 0-1867 0-1868 0-1869 0-1870 0-1871 0-1872 0-1873 0-1874 0-1875 0-1876 0-1877 0-1878 0-1879 0-1880 0-1881 0-1882 0-1883 0-1884 0-1885 0-1886 0-1887 0-1888 0-1889 0-1890 0-1891 0-1892 0-1893 0-1894 0-1895 0-1896 0-1897 0-1898 0-1899 0-1900 0-1901 0-1902 0-1903 0-1904 0-1905 0-1906 0-1907 0-1908 0-1909 0-1910 0-1911 0-1912 0-1913 0-1914 0-1915 0-1916 0-1917 0-1918 0-1919 0-1920 0-1921 0-1922 0-1923 0-1924 0-1925 0-1926 0-1927 0-1928 0-1929 0-1930 0-1931 0-1932 0-1933 0-1934 0-1935 0-1936 0-1937 0-1938 0-1939 0-1940 0-1941 0-1942 0-1943 0-1944 0-1945 0-1946 0-1947 0-1948 0-1949 0-1950 0-1951 0-1952 0-1953 0-1954 0-1955 0-1956 0-1957 0-1512 0-1974 0-1975 0-1976 0-1977 0-1978 0-1979 0-1980 0-1981 0-1982 0-1983 0-1984 0-1985 0-1986 0-1987 0-1988 0-1989 0-1990 0-1991 0-1992 0-1993 0-1994 0-1995 0-1996 0-1997 0-1998 0-1999 0-2000 0-2001 0-2002 0-2003 0-2004 0-2005 0-2006 0-2007 0-2008 0-2009 0-2010 0-2011 0-2012 0-2013 0-2014 0-2015 0-2016 0-2017 0-2018 0-2019 0-2020 0-2021 0-2022 0-2023 0-2024 0-2025 0-2026 0-2027 0-2028 0-2029 0-2030 0-2031 0-2032 0-2033 0-2034 0-2035 0-2036 0-2037 0-2038 0-2039 0-2040 0-2041 0-2042 0-2043 0-2044 0-2045 0-2046 0-2047 0-2048 0-2049 0-2050 0-2051 0-2052 0-2053 0-2054 0-2055 0-2056 0-2057 0-2058 0-2059 0-2060 0-2061 0-2062 0-2063 0-2064 0-2065 0-2066 0-2067 0-2068 0-2069 0-2070 0-2071 0-2072 0-2073 0-2074 0-2075 0-2076 0-2077 0-2078 0-2079 0-2080 0-2081 0-2082 0-2083 0-2084 0-2085 0-2086 0-2087 0-2088 0-2089 0-1513 0-2106 0-2107 0-2108 0-2109 0-2110 0-2111 0-2112 0-2113 0-2114 0-2115 0-2116 0-2117 0-2118 0-2119 0-2120 0-2121 0-2122 0-2123 0-2124 0-2125 0-2126 0-2127 0-2128 0-2129 0-2130 0-2131 0-2132 0-2133 0-2134 0-2135 0-2136 0-2137 0-2138 0-2139} ITERATIONS 129 RESET_LATENCY {0 ?} CSTEPS 177 UNROLL 4 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290250 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 22833 TOTAL_CYCLES_IN 228330 TOTAL_CYCLES_UNDER 61920 TOTAL_CYCLES 290250 NAME COMP_LOOP TYPE LOOP DELAY {5805020.00 ns} PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-653 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1554 {}} {130 0 0 0-1553 {}} {130 0 0 0-1552 {}} {130 0 0 0-1551 {}} {130 0 0 0-1550 {}} {130 0 0 0-1549 {}} {130 0 0 0-1548 {}} {258 0 0 0-1547 {}} {774 0 0 0-2147 {}}} SUCCS {{772 0 0 0-1547 {}} {772 0 0 0-1554 {}} {131 0 0 0-2140 {}} {130 0 0 0-2141 {}} {130 0 0 0-2142 {}} {130 0 0 0-2143 {}} {130 0 0 0-2144 {}} {130 0 0 0-2145 {}} {130 0 0 0-2146 {}} {256 0 0 0-2147 {}}} CYCLES {}}
set a(0-2140) {AREA_SCORE {} NAME STAGE_VEC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-654 LOC {1 1.0 2 0.83875 2 0.83875 2 0.83875 2 0.83875} PREDS {{131 0 0 0-1509 {}} {774 0 0 0-2147 {}}} SUCCS {{259 0 0 0-2141 {}} {130 0 0 0-2146 {}} {256 0 0 0-2147 {}}} CYCLES {}}
set a(0-2141) {AREA_SCORE 32.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(32,0,10,0,32) QUANTITY 1 NAME STAGE_VEC_LOOP:acc#1 TYPE ACCU DELAY {1.36 ns} PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-655 LOC {2 0.0 2 0.83875 2 0.83875 2 0.9240624375 2 0.9240624375} PREDS {{259 0 0 0-2140 {}} {130 0 0 0-1509 {}}} SUCCS {{259 0 0 0-2142 {}} {130 0 0 0-2146 {}} {258 0 0 0-2147 {}}} CYCLES {}}
set a(0-2142) {AREA_SCORE {} NAME STAGE_VEC_LOOP:slc(STAGE_VEC_LOOP:j)(31-10) TYPE READSLICE PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-656 LOC {2 0.0853125 2 0.9240625 2 0.9240625 2 0.9240625} PREDS {{259 0 0 0-2141 {}} {130 0 0 0-1509 {}}} SUCCS {{259 0 0 0-2143 {}} {130 0 0 0-2146 {}}} CYCLES {}}
set a(0-2143) {AREA_SCORE 22.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(22,0,1,1,23) QUANTITY 1 NAME STAGE_VEC_LOOP:acc TYPE ACCU DELAY {1.22 ns} PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-657 LOC {2 0.0853125 2 0.9240625 2 0.9240625 2 0.9999999375 2 0.9999999375} PREDS {{259 0 0 0-2142 {}} {130 0 0 0-1509 {}}} SUCCS {{259 0 0 0-2144 {}} {130 0 0 0-2146 {}}} CYCLES {}}
set a(0-2144) {AREA_SCORE {} NAME STAGE_VEC_LOOP:slc(STAGE_VEC_LOOP:acc)(22) TYPE READSLICE PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-658 LOC {2 0.16125 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2143 {}} {130 0 0 0-1509 {}}} SUCCS {{259 0 0 0-2145 {}} {130 0 0 0-2146 {}}} CYCLES {}}
set a(0-2145) {AREA_SCORE {} NAME STAGE_VEC_LOOP:not TYPE NOT PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-659 LOC {2 0.16125 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2144 {}} {130 0 0 0-1509 {}}} SUCCS {{259 0 0 0-2146 {}}} CYCLES {}}
set a(0-2146) {AREA_SCORE {} NAME STAGE_VEC_LOOP:break(STAGE_VEC_LOOP) TYPE TERMINATE PAR 0-1508 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-660 LOC {2 0.16125 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2145 {}} {130 0 0 0-2144 {}} {130 0 0 0-2143 {}} {130 0 0 0-2142 {}} {130 0 0 0-2141 {}} {130 0 0 0-2140 {}} {130 0 0 0-1509 {}}} SUCCS {{129 0 0 0-2147 {}}} CYCLES {}}
set a(0-2147) {AREA_SCORE {} NAME asn(STAGE_VEC_LOOP:j.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1508 LOC {2 0.0853125 2 0.9240625 2 0.9240625 2 0.9240625 2 1.0} PREDS {{772 0 0 0-2147 {}} {129 0 0 0-2146 {}} {258 0 0 0-2141 {}} {256 0 0 0-2140 {}} {256 0 0 0-1509 {}}} SUCCS {{774 0 0 0-1509 {}} {774 0 0 0-2140 {}} {772 0 0 0-2147 {}}} CYCLES {}}
set a(0-1508) {CHI {0-1547 0-1548 0-1549 0-1550 0-1551 0-1552 0-1553 0-1554 0-1509 0-2140 0-2141 0-2142 0-2143 0-2144 0-2145 0-2146 0-2147} ITERATIONS ? RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290270 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 20 TOTAL_CYCLES_UNDER 290250 TOTAL_CYCLES 290270 NAME STAGE_VEC_LOOP TYPE LOOP DELAY {5805420.00 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-661 LOC {5 1.0 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-1546 {}} {258 0 0 0-1507 {}} {258 0 0 0-1519 {}}} SUCCS {{772 0 0 0-1523 {}} {772 0 0 0-1546 {}} {131 0 0 0-2148 {}} {130 0 0 0-2149 {}} {130 0 0 0-2150 {}}} CYCLES {}}
set a(0-2148) {AREA_SCORE 4.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(4,0,1,1,5) QUANTITY 1 NAME STAGE_MAIN_LOOP:acc TYPE ACCU DELAY {0.95 ns} PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-662 LOC {6 0.0 6 0.9409375 6 0.9409375 6 0.9999999374999999 6 0.9999999374999999} PREDS {{131 0 0 0-1508 {}} {258 0 0 0-1518 {}}} SUCCS {{259 0 0 0-2149 {}} {130 0 0 0-2150 {}}} CYCLES {}}
set a(0-2149) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:slc(STAGE_MAIN_LOOP:acc)(4) TYPE READSLICE PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-663 LOC {6 0.0590625 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2148 {}} {130 0 0 0-1508 {}}} SUCCS {{259 0 0 0-2150 {}}} CYCLES {}}
set a(0-2150) {AREA_SCORE {} NAME STAGE_MAIN_LOOP:break(STAGE_MAIN_LOOP) TYPE TERMINATE PAR 0-1506 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-664 LOC {6 0.0590625 6 1.0 6 1.0 6 1.0} PREDS {{259 0 0 0-2149 {}} {130 0 0 0-2148 {}} {130 0 0 0-1508 {}}} SUCCS {{129 0 0 0-2151 {}}} CYCLES {}}
set a(0-2151) {AREA_SCORE {} NAME asn(STAGE_MAIN_LOOP:i(3:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-1506 LOC {6 0.0 6 0.0 6 0.0 6 0.0 6 1.0} PREDS {{772 0 0 0-2151 {}} {129 0 0 0-2150 {}} {258 0 0 0-1518 {}} {256 0 0 0-1517 {}}} SUCCS {{774 0 0 0-1517 {}} {772 0 0 0-2151 {}}} CYCLES {}}
set a(0-1506) {CHI {0-1517 0-1518 0-1519 0-1520 0-1521 0-1522 0-1523 0-1524 0-1525 0-1526 0-1527 0-1528 0-1529 0-1530 0-1507 0-1546 0-1508 0-2148 0-2149 0-2150 0-2151} ITERATIONS 10 RESET_LATENCY {0 ?} CSTEPS 6 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290450 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 60 TOTAL_CYCLES_IN 60 TOTAL_CYCLES_UNDER 290390 TOTAL_CYCLES 290450 NAME STAGE_MAIN_LOOP TYPE LOOP DELAY {5809020.00 ns} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-665 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-1516 {}} {258 0 0 0-1515 {}} {258 0 0 0-1514 {}}} SUCCS {{772 0 0 0-1516 {}} {131 0 0 0-2152 {}} {130 0 0 0-2153 {}} {130 0 0 0-2154 {}} {130 0 0 0-2155 {}} {130 0 0 0-2156 {}} {130 0 0 0-2157 {}} {130 0 0 0-2158 {}} {130 0 0 0-2159 {}} {130 0 0 0-2160 {}} {130 0 0 0-2161 {}} {130 0 0 0-2162 {}} {130 0 0 0-2163 {}} {130 0 0 0-2164 {}} {130 0 0 0-2165 {}} {130 0 0 0-2166 {}} {130 0 0 0-2167 {}} {130 0 0 0-2168 {}} {130 0 0 0-2169 {}}} CYCLES {}}
set a(0-2152) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-666 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{131 0 0 0-1506 {}} {128 0 0 0-2153 {}}} SUCCS {{259 0 0 0-2153 {}}} CYCLES {}}
set a(0-2153) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME r:io_sync(r:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-667 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2153 {}} {259 0 0 0-2152 {}} {130 0 0 0-1506 {}} {256 0 0 0-1515 {}}} SUCCS {{774 0 0 0-1515 {}} {128 0 0 0-2152 {}} {772 0 0 0-2153 {}} {259 0 0 0-2154 {}}} CYCLES {}}
set a(0-2154) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-668 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2153 {}} {130 0 0 0-1506 {}}} SUCCS {} CYCLES {}}
set a(0-2155) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-669 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1506 {}} {128 0 0 0-2156 {}}} SUCCS {{259 0 0 0-2156 {}}} CYCLES {}}
set a(0-2156) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME p:io_sync(p:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-670 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2156 {}} {259 0 0 0-2155 {}} {130 0 0 0-1506 {}} {256 0 0 0-1514 {}}} SUCCS {{774 0 0 0-1514 {}} {128 0 0 0-2155 {}} {772 0 0 0-2156 {}} {259 0 0 0-2157 {}}} CYCLES {}}
set a(0-2157) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-671 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2156 {}} {130 0 0 0-1506 {}}} SUCCS {} CYCLES {}}
set a(0-2158) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-672 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1506 {}} {128 0 0 0-2159 {}}} SUCCS {{259 0 0 0-2159 {}}} CYCLES {}}
set a(0-2159) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(0)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-673 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2159 {}} {259 0 0 0-2158 {}} {130 0 0 0-1506 {}}} SUCCS {{128 0 0 0-2158 {}} {772 0 0 0-2159 {}} {259 0 0 0-2160 {}}} CYCLES {}}
set a(0-2160) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-674 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2159 {}} {130 0 0 0-1506 {}}} SUCCS {} CYCLES {}}
set a(0-2161) {AREA_SCORE {} NAME CHN#3 TYPE {C-CORE PORT} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-675 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1506 {}} {128 0 0 0-2162 {}}} SUCCS {{259 0 0 0-2162 {}}} CYCLES {}}
set a(0-2162) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(1)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-676 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2162 {}} {259 0 0 0-2161 {}} {130 0 0 0-1506 {}}} SUCCS {{128 0 0 0-2161 {}} {772 0 0 0-2162 {}} {259 0 0 0-2163 {}}} CYCLES {}}
set a(0-2163) {AREA_SCORE {} NAME DataInp#3 TYPE {C-CORE PORT} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-677 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2162 {}} {130 0 0 0-1506 {}}} SUCCS {} CYCLES {}}
set a(0-2164) {AREA_SCORE {} NAME CHN#4 TYPE {C-CORE PORT} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-678 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1506 {}} {128 0 0 0-2165 {}}} SUCCS {{259 0 0 0-2165 {}}} CYCLES {}}
set a(0-2165) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(2)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-679 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2165 {}} {259 0 0 0-2164 {}} {130 0 0 0-1506 {}}} SUCCS {{128 0 0 0-2164 {}} {772 0 0 0-2165 {}} {259 0 0 0-2166 {}}} CYCLES {}}
set a(0-2166) {AREA_SCORE {} NAME DataInp#4 TYPE {C-CORE PORT} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-680 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2165 {}} {130 0 0 0-1506 {}}} SUCCS {} CYCLES {}}
set a(0-2167) {AREA_SCORE {} NAME CHN#5 TYPE {C-CORE PORT} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-681 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{130 0 0 0-1506 {}} {128 0 0 0-2168 {}}} SUCCS {{259 0 0 0-2168 {}}} CYCLES {}}
set a(0-2168) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 6 NAME vec:io_sync(vec:rsc.triosy(0)(3)) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-682 LOC {1 1.0 1 1.0 1 1.0 2 0.0 1 0.9999} PREDS {{772 0 0 0-2168 {}} {259 0 0 0-2167 {}} {130 0 0 0-1506 {}}} SUCCS {{128 0 0 0-2167 {}} {772 0 0 0-2168 {}} {259 0 0 0-2169 {}}} CYCLES {}}
set a(0-2169) {AREA_SCORE {} NAME DataInp#5 TYPE {C-CORE PORT} PAR 0-1505 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-683 LOC {2 0.0 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-2168 {}} {130 0 0 0-1506 {}}} SUCCS {} CYCLES {}}
set a(0-1505) {CHI {0-1514 0-1515 0-1516 0-1506 0-2152 0-2153 0-2154 0-2155 0-2156 0-2157 0-2158 0-2159 0-2160 0-2161 0-2162 0-2163 0-2164 0-2165 0-2166 0-2167 0-2168 0-2169} ITERATIONS Infinite LATENCY {290447 ?} RESET_LATENCY {0 ?} CSTEPS 2 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290452 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 2 TOTAL_CYCLES_IN 2 TOTAL_CYCLES_UNDER 290450 TOTAL_CYCLES 290452 NAME main TYPE LOOP DELAY {5809060.00 ns} PAR 0-1504 XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-684 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1504) {CHI 0-1505 ITERATIONS Infinite LATENCY {290447 ?} RESET_LATENCY {0 ?} CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD {290452 ?} %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 290452 TOTAL_CYCLES 290452 NAME core:rlp TYPE LOOP DELAY {5809060.00 ns} PAR {} XREFS d6c64eac-62c2-4c07-90c6-aa1e05bed352-685 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-1504-TOTALCYCLES) {290452}
set a(0-1504-QMOD) {ccs_in(5,64) 0-1514 ccs_in(6,64) 0-1515 mgc_add(4,0,1,1,4) 0-1518 mgc_shift_l(1,0,4,10) 0-1519 mgc_add(64,0,1,1,64) {0-1520 0-1534 0-1685 0-1818 0-1961 0-2093} mgc_div(64,10,0) 0-1521 mgc_add(65,0,2,1,65) {0-1527 0-1542 0-1694 0-1827 0-1970 0-2102} mgc_mul(64,0,64,0,64) {0-1537 0-1689 0-1705 0-1822 0-1838 0-1965 0-1981 0-2097 0-2113} mgc_rem(64,64,0) {0-1538 0-1690 0-1823 0-1966 0-2098} mgc_add(64,0,2,1,64) 0-1551 mgc_add(8,0,7,0,8) 0-1593 BLOCK_1R1W_RBW_rwport(8,8,64,256,256,64,1) {0-1597 0-1635 0-1665 0-1713 0-1739 0-1772 0-1802 0-1846 0-1875 0-1912 0-1945 0-1989 0-2014 0-2047 0-2077 0-2121} BLOCK_1R1W_RBW_rwport(9,8,64,256,256,64,1) {0-1598 0-1637 0-1666 0-1715 0-1741 0-1774 0-1804 0-1848 0-1877 0-1914 0-1947 0-1991 0-2016 0-2049 0-2079 0-2123} BLOCK_1R1W_RBW_rwport(10,8,64,256,256,64,1) {0-1599 0-1639 0-1667 0-1717 0-1743 0-1776 0-1806 0-1850 0-1879 0-1916 0-1949 0-1993 0-2018 0-2051 0-2081 0-2125} BLOCK_1R1W_RBW_rwport(11,8,64,256,256,64,1) {0-1600 0-1641 0-1668 0-1719 0-1745 0-1778 0-1808 0-1852 0-1881 0-1918 0-1951 0-1995 0-2020 0-2053 0-2083 0-2127} mgc_mux1hot(64,4) {0-1623 0-1656 0-1760 0-1793 0-1900 0-1933 0-2035 0-2068} mgc_add(9,0,9,0,10) {0-1628 0-1765 0-1868 0-1905 0-2040} mgc_add(10,0,10,0,10) {0-1631 0-1735 0-1768 0-1908 0-2010 0-2043} mgc_add(64,0,64,0,64) {0-1657 0-1699 0-1726 0-1794 0-1832 0-1859 0-1934 0-1975 0-2069 0-2107 0-2136} modulo_dev_107f1ede69116d06f358330a1eb5366d61ff() {0-1660 0-1702 0-1708 0-1797 0-1835 0-1841 0-1937 0-1978 0-1984 0-2072 0-2110 0-2116} mgc_add(8,0,2,1,8) 0-1678 mgc_add(62,0,7,0,62) 0-2001 mgc_add(7,0,2,1,8) 0-2130 mgc_add(32,0,10,0,32) 0-2141 mgc_add(22,0,1,1,23) 0-2143 mgc_add(4,0,1,1,5) 0-2148 mgc_io_sync(0) {0-2153 0-2156 0-2159 0-2162 0-2165 0-2168}}
set a(0-1504-PROC_NAME) {core}
set a(0-1504-HIER_NAME) {/inPlaceNTT_DIF/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-1504}

