13:09:31
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-BO7P8I0

# Tue Feb 27 13:10:03 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":25:7:25:21|Top entity is set to MATTY_MAIN_VHDL.
File E:\iCE40HX8kLED\test\MATTY\MATTY\gray_counter.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\asyn_fifo.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd changed - recompiling
VHDL syntax check successful!
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd changed - recompiling
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":25:7:25:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CD434 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":598:8:598:17|Signal pll_clk128 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":598:0:598:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":608:18:608:27|Referenced variable pll_clk256 is not in sensitivity list.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":110:8:110:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":111:8:111:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":116:8:116:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":146:8:146:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":171:8:171:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":173:11:173:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":174:11:174:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":175:11:175:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":176:11:176:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":177:11:177:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":178:11:178:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":179:11:179:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":180:11:180:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":181:11:181:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":182:11:182:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":183:11:183:20|Signal sadc0_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":184:11:184:20|Signal sadc1_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":185:11:185:20|Signal sadc2_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":186:11:186:20|Signal sadc3_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":187:11:187:20|Signal sadc4_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":188:11:188:20|Signal sadc5_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":189:11:189:20|Signal sadc6_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":190:11:190:20|Signal sadc7_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":191:11:191:20|Signal sadc8_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":192:11:192:20|Signal sadc9_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":193:11:193:21|Signal sadc0_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":194:11:194:21|Signal sadc1_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":195:11:195:21|Signal sadc2_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":196:11:196:21|Signal sadc3_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":197:11:197:21|Signal sadc4_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":198:11:198:21|Signal sadc5_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":199:11:199:21|Signal sadc6_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":200:11:200:21|Signal sadc7_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":201:11:201:21|Signal sadc8_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":202:11:202:21|Signal sadc9_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":223:8:223:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":4:7:4:14|Synthesizing work.pll256m2.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll256m2.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Input extfeedback of instance pll256M2_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Input latchinputvalue of instance pll256M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Input sdi of instance pll256M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Input sclk of instance pll256M2_inst is floating
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":4:7:4:13|Synthesizing work.pll100m.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll100m.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input extfeedback of instance pll100M_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input latchinputvalue of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sdi of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sclk of instance pll100M_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Pruning unused register spi_cs_prev_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_41_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_40_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_39_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_38_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_37_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_36_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_35_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_34_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_33_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_32_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_31_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_30_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_29_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_28_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_27_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_26_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_25_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_24_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_23_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_22_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_21_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_20_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_19_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_18_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_17_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_16_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_15_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_14_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_13_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_12_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_11_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_10_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_9_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_8_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_7_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_6_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_5_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_4_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_3_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_2_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sDAC_mem_1_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Pruning unused register sCounterTemp_3(23 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":420:0:420:1|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal sEETrigInternal. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal sEEPeriod[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal sEEPoff[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal sEEDelayACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal sEEACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal sEETrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal sEEPonPoff[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal sEEPon[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal sEESingleCont. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":143:36:143:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":143:36:143:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":789:0:789:1|Feedback mux created for signal sDAC_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":602:0:602:1|Feedback mux created for signal spi_mosi_ready_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":105:46:105:48|Feedback mux created for signal spi_mosi_ready_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":420:0:420:1|Feedback mux created for signal sEETrigInternal_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":151:38:151:40|Feedback mux created for signal trig_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":141:46:141:48|Feedback mux created for signal sPeriod_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":104:47:104:49|Feedback mux created for signal spi_mosi_ready_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[1:1]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[2:2]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[3:3]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[4:4]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[5:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[6:6]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[7:7]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[8:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[9:9]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[10:10]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[11:11]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[12:12]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[13:13]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[14:14]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 13:10:04 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 13:10:05 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 13:10:05 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 13:10:06 2018

###########################################################]
Pre-mapping Report

# Tue Feb 27 13:10:06 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
@L: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                                               Clock                   Clock
Clock                                  Frequency     Period        Type                                                Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       1000.000      inferred                                            Inferred_clkgroup_0     45   
clk                                    12.0 MHz      83.333        declared                                            default_clkgroup_0      0    
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     9.950         derived (from clk)                                  default_clkgroup_0      171  
pll256M2|PLLOUTCOREA_derived_clock     255.3 MHz     3.917         derived (from clk)                                  default_clkgroup_0      237  
pll256M2|PLLOUTCOREB_derived_clock     127.7 MHz     7.833         derived (from clk)                                  default_clkgroup_0      41   
sclk_gen|o_sclk_derived_clock          100.5 MHz     9.950         derived (from pll100M|PLLOUTCORE_derived_clock)     default_clkgroup_0      43   
====================================================================================================================================================

@W: MT529 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk which controls 45 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 27 13:10:07 2018

###########################################################]
Map & Optimize Report

# Tue Feb 27 13:10:07 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Boundary register rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":420:0:420:1|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":824:0:824:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":558:0:558:1|User-specified initial value defined for instance sACQtime is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":420:0:420:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":524:0:524:1|User-specified initial value defined for instance sPoff is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":420:0:420:1|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":959:0:959:1|User-specified initial value defined for instance sRead_data is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":789:0:789:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":143:36:143:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":959:0:959:1|User-specified initial value defined for instance spi_data_miso[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":789:0:789:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":454:0:454:1|User-specified initial value defined for instance sACQ is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":959:0:959:1|User-specified initial value defined for instance sCounterRAM[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":141:46:141:48|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":510:0:510:1|User-specified initial value defined for instance sPon is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":581:0:581:1|User-specified initial value defined for instance sPeriod is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":959:0:959:1|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_nWE is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":824:0:824:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":789:0:789:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":959:0:959:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":143:36:143:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":1080:0:1080:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":602:0:602:1|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":105:46:105:48|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":151:38:151:40|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":104:47:104:49|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":824:0:824:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":476:0:476:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterRAM[7:0] 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -7.94ns		 836 /       498
   2		0h:00m:01s		    -7.94ns		 836 /       498
   3		0h:00m:01s		    -7.77ns		 836 /       498
   4		0h:00m:01s		    -7.60ns		 836 /       498

   5		0h:00m:01s		    -7.60ns		 842 /       498
   6		0h:00m:01s		    -7.52ns		 843 /       498


   7		0h:00m:01s		    -7.52ns		 844 /       498
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":151:38:151:40|Boundary register trig_prev (in view: work.MATTY_MAIN_VHDL(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 1952 signals to level zero using alternate method
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":332:1:332:13|SB_GB inserted on the net pll_clk256.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":324:1:324:12|SB_GB inserted on the net pll_clk100_0.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":332:1:332:13|SB_GB inserted on the net pll_clk128.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":37:6:37:13|SB_GB_IO inserted on the port spi_sclk.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":32:7:32:11|SB_GB_IO inserted on the port reset.
@N: FX1017 :|SB_GB inserted on the net N_1603.
@N: FX1017 :|SB_GB inserted on the net N_44.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 469 clock pin(s) of sequential element(s)
0 instances converted, 469 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                           
----------------------------------------------------------------------------------------------------------------------
@K:CKID0004       spi_sclk_ibuf_gb_io     SB_GB_IO               29         spi_slave_inst.rx_data_count_pos_sclk_i[2]
======================================================================================================================
=============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll256M2_inst.pll256M2_inst     SB_PLL40_2F_CORE       253        sRAM_nWE                            Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll100M_inst.pll100M_inst       SB_PLL40_CORE          175        button_debounce_counter_esr[23]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       pll256M2_inst.pll256M2_inst     SB_PLL40_2F_CORE       41         sCounterADC[0]                      Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 145MB)

Writing Analyst data base E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 146MB)

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk with period 1000.00ns. Please declare a user-defined clock on object "p:spi_sclk"
@N: MT615 |Found clock pll256M2|PLLOUTCOREB_derived_clock with period 7.83ns 
@N: MT615 |Found clock pll256M2|PLLOUTCOREA_derived_clock with period 3.92ns 
@N: MT615 |Found clock pll100M|PLLOUTCORE_derived_clock with period 9.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 27 13:10:10 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -13.788

                                       Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       122.7 MHz     1000.000      8.152         991.848     inferred               Inferred_clkgroup_0
clk                                    12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     2.2 MHz       9.950         464.959       -5.669      derived (from clk)     default_clkgroup_0 
pll256M2|PLLOUTCOREA_derived_clock     255.3 MHz     5.5 MHz       3.917         183.023       -13.788     derived (from clk)     default_clkgroup_0 
pll256M2|PLLOUTCOREB_derived_clock     127.7 MHz     9.3 MHz       7.833         107.845       -9.067      derived (from clk)     default_clkgroup_0 
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (pll100M|PLLOUTCORE_derived_clock:r) to clock (pll256M2|PLLOUTCOREB_derived_clock:r) are overconstrained because the required time of 0.30 ns is too small.  
@W: MT116 |Paths from clock (pll100M|PLLOUTCORE_derived_clock:r) to clock (pll256M2|PLLOUTCOREA_derived_clock:r) are overconstrained because the required time of 0.30 ns is too small.  
@W: MT116 |Paths from clock (pll256M2|PLLOUTCOREA_derived_clock:r) to clock (pll100M|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 0.30 ns is too small.  



Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll100M|PLLOUTCORE_derived_clock    pll100M|PLLOUTCORE_derived_clock    |  9.950       -4.959   |  No paths    -        |  No paths    -      |  No paths    -    
pll100M|PLLOUTCORE_derived_clock    pll256M2|PLLOUTCOREA_derived_clock  |  0.301       -5.669   |  No paths    -        |  No paths    -      |  No paths    -    
pll100M|PLLOUTCORE_derived_clock    pll256M2|PLLOUTCOREB_derived_clock  |  0.301       -3.849   |  No paths    -        |  No paths    -      |  No paths    -    
pll256M2|PLLOUTCOREA_derived_clock  pll100M|PLLOUTCORE_derived_clock    |  0.301       -13.788  |  No paths    -        |  No paths    -      |  No paths    -    
pll256M2|PLLOUTCOREA_derived_clock  pll256M2|PLLOUTCOREA_derived_clock  |  3.917       -9.018   |  No paths    -        |  No paths    -      |  No paths    -    
pll256M2|PLLOUTCOREA_derived_clock  pll256M2|PLLOUTCOREB_derived_clock  |  3.917       -3.790   |  No paths    -        |  No paths    -      |  No paths    -    
pll256M2|PLLOUTCOREB_derived_clock  pll256M2|PLLOUTCOREA_derived_clock  |  3.917       -9.067   |  No paths    -        |  No paths    -      |  No paths    -    
pll256M2|PLLOUTCOREB_derived_clock  pll256M2|PLLOUTCOREB_derived_clock  |  7.833       0.057    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk            pll256M2|PLLOUTCOREB_derived_clock  |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk            MATTY_MAIN_VHDL|spi_sclk            |  1000.000    991.848  |  1000.000    991.848  |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                          Arrival            
Instance                                       Reference                    Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       991.848
spi_slave_inst.tx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       991.890
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       991.890
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[3]     0.540       991.890
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       991.918
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       991.918
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[4]     0.540       991.918
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[5]     0.540       991.981
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                              Required            
Instance                                       Reference                    Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.tx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      992.184
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      8.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.848

    Number of logic level(s):                8
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           2         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      I3       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      O        Out     0.287     4.246       -         
rx_data_count_neg_sclk_i_RNIR8S53[3]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         5.151       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         5.292       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     5.418       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         5.432       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     5.558       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         5.572       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     5.698       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         5.712       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         6.224       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     6.540       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         8.047       -         
======================================================================================================================
Total path delay (propagation time + setup) of 8.152 is 2.328(28.6%) logic and 5.824(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll100M|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                  Arrival           
Instance         Reference                            Type        Pin     Net              Time        Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
sACQtime         pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sACQtime         0.540       -5.669
sCounter[18]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[18]     0.540       -4.959
sCounter[19]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[19]     0.540       -4.910
sCounter[12]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[12]     0.540       -4.896
sCounter[20]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[20]     0.540       -4.896
sCounter[13]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[13]     0.540       -4.846
sCounter[21]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[21]     0.540       -4.846
sCounter[14]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[14]     0.540       -4.832
sCounter[22]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[22]     0.540       -4.825
sCounter[15]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[15]     0.540       -4.783
=============================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                          Required           
Instance            Reference                            Type         Pin     Net                     Time         Slack 
                    Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------
sCounterRAM[0]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[0]       0.196        -5.669
sCounterRAM[1]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[1]       0.196        -5.669
sCounterRAM[2]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[2]       0.196        -5.669
sCounterRAM[3]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[3]       0.196        -5.669
sCounterRAM[4]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[4]       0.196        -5.669
sCounterRAM[5]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[5]       0.196        -5.669
sCounterRAM[6]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[6]       0.196        -5.669
sCounterRAM[7]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[7]       0.196        -5.599
sTrigCounter[1]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     9.845        -4.959
sTrigCounter[2]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     9.845        -4.959
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.669

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[0] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
sACQtime                                             SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                                             Net         -        -       1.599     -           79        
spi_slave_inst.un1_spi_data_miso_0_sqmuxa_1_0[0]     SB_LUT4     I1       In      -         2.139       -         
spi_slave_inst.un1_spi_data_miso_0_sqmuxa_1_0[0]     SB_LUT4     O        Out     0.400     2.539       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]                    Net         -        -       1.371     -           8         
sCounterRAM_RNO[0]                                   SB_LUT4     I0       In      -         3.910       -         
sCounterRAM_RNO[0]                                   SB_LUT4     O        Out     0.449     4.359       -         
sCounterRAM_lm[0]                                    Net         -        -       1.507     -           1         
sCounterRAM[0]                                       SB_DFFR     D        In      -         5.865       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.669

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[6] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
sACQtime                                             SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                                             Net         -        -       1.599     -           79        
spi_slave_inst.un1_spi_data_miso_0_sqmuxa_1_0[0]     SB_LUT4     I1       In      -         2.139       -         
spi_slave_inst.un1_spi_data_miso_0_sqmuxa_1_0[0]     SB_LUT4     O        Out     0.400     2.539       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]                    Net         -        -       1.371     -           8         
sCounterRAM_RNO[6]                                   SB_LUT4     I0       In      -         3.910       -         
sCounterRAM_RNO[6]                                   SB_LUT4     O        Out     0.449     4.359       -         
sCounterRAM_lm[6]                                    Net         -        -       1.507     -           1         
sCounterRAM[6]                                       SB_DFFR     D        In      -         5.865       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.669

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[5] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
sACQtime                                             SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                                             Net         -        -       1.599     -           79        
spi_slave_inst.un1_spi_data_miso_0_sqmuxa_1_0[0]     SB_LUT4     I1       In      -         2.139       -         
spi_slave_inst.un1_spi_data_miso_0_sqmuxa_1_0[0]     SB_LUT4     O        Out     0.400     2.539       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]                    Net         -        -       1.371     -           8         
sCounterRAM_RNO[5]                                   SB_LUT4     I0       In      -         3.910       -         
sCounterRAM_RNO[5]                                   SB_LUT4     O        Out     0.449     4.359       -         
sCounterRAM_lm[5]                                    Net         -        -       1.507     -           1         
sCounterRAM[5]                                       SB_DFFR     D        In      -         5.865       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.669

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[4] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
sACQtime                                             SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                                             Net         -        -       1.599     -           79        
spi_slave_inst.un1_spi_data_miso_0_sqmuxa_1_0[0]     SB_LUT4     I1       In      -         2.139       -         
spi_slave_inst.un1_spi_data_miso_0_sqmuxa_1_0[0]     SB_LUT4     O        Out     0.400     2.539       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]                    Net         -        -       1.371     -           8         
sCounterRAM_RNO[4]                                   SB_LUT4     I0       In      -         3.910       -         
sCounterRAM_RNO[4]                                   SB_LUT4     O        Out     0.449     4.359       -         
sCounterRAM_lm[4]                                    Net         -        -       1.507     -           1         
sCounterRAM[4]                                       SB_DFFR     D        In      -         5.865       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.669

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[3] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
sACQtime                                             SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                                             Net         -        -       1.599     -           79        
spi_slave_inst.un1_spi_data_miso_0_sqmuxa_1_0[0]     SB_LUT4     I1       In      -         2.139       -         
spi_slave_inst.un1_spi_data_miso_0_sqmuxa_1_0[0]     SB_LUT4     O        Out     0.400     2.539       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]                    Net         -        -       1.371     -           8         
sCounterRAM_RNO[3]                                   SB_LUT4     I0       In      -         3.910       -         
sCounterRAM_RNO[3]                                   SB_LUT4     O        Out     0.449     4.359       -         
sCounterRAM_lm[3]                                    Net         -        -       1.507     -           1         
sCounterRAM[3]                                       SB_DFFR     D        In      -         5.865       -         
==================================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll256M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                      Arrival            
Instance           Reference                              Type        Pin     Net                Time        Slack  
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sEEACQ[1]          pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEACQ[1]          0.540       -13.788
sEEDelayACQ[1]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEDelayACQ[1]     0.540       -13.739
sEEPoff[1]         pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPoff[1]         0.540       -13.717
sEEPon[0]          pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[0]          0.540       -13.519
sEEPonPoff[0]      pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[0]      0.540       -13.490
sEEPon[3]          pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[3]          0.540       -13.444
sEEPonPoff[3]      pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[3]      0.540       -13.423
sEEPon[1]          pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[1]          0.540       -13.379
sEEPonPoff[1]      pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[1]      0.540       -13.350
sEEPon[4]          pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[4]          0.540       -13.304
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required            
Instance            Reference                              Type         Pin     Net                     Time         Slack  
                    Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------
sACQtime            pll256M2|PLLOUTCOREA_derived_clock     SB_DFFR      D       sacqtime2               0.196        -13.788
sPoff               pll256M2|PLLOUTCOREA_derived_clock     SB_DFFS      D       spoff2_i                0.196        -10.618
sTrigCounter[1]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     0.196        -9.661 
sTrigCounter[2]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     0.196        -9.661 
sTrigCounter[4]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     0.196        -9.661 
sTrigCounter[6]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     0.196        -9.661 
sTrigCounter[7]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     0.196        -9.661 
sTrigCounter[3]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     0.196        -9.591 
sTrigCounter[5]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     0.196        -9.591 
sTrigInternal       pll256M2|PLLOUTCOREA_derived_clock     SB_DFFR      D       sTrigInternal_0         0.196        -9.591 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      13.984
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.788

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       1.371     -           2         
un1_sEEPoff_6_cry_2_c_RNO     SB_LUT4      I1       In      -         7.549       -         
un1_sEEPoff_6_cry_2_c_RNO     SB_LUT4      O        Out     0.400     7.949       -         
un1_sEEPoff_6_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_2_c         SB_CARRY     I0       In      -         8.854       -         
un1_sEEPoff_6_cry_2_c         SB_CARRY     CO       Out     0.258     9.111       -         
un1_sEEPoff_6_cry_2           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CI       In      -         9.126       -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.126     9.252       -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         9.266       -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     9.392       -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         9.406       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     9.532       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.546       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.672       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.686       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.813       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.826       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.953       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.967       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.093      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.107      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.233      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.247      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.373      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.387      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.514      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.528      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.654      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.668      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.794      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.808      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.934      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.948      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.074      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.088      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.214      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.229      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.355      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.369      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.495      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.509      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.635      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.649      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.775      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.161      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.477      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.984      -         
============================================================================================
Total path delay (propagation time + setup) of 14.089 is 5.313(37.7%) logic and 8.776(62.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.741

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
sEEACQ[1]                      SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                      Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]            Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]             SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]             SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]             Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]             SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]             SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]             Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c          SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c          SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CI       In      -         7.355       -         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CO       Out     0.126     7.481       -         
un1_sEEPoff_5_cry_3            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CI       In      -         7.495       -         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CO       Out     0.126     7.621       -         
un1_sEEPoff_5_cry_4            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CI       In      -         7.635       -         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CO       Out     0.126     7.761       -         
un1_sEEPoff_5_cry_5            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CI       In      -         7.775       -         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CO       Out     0.126     7.902       -         
un1_sEEPoff_5_cry_6            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CI       In      -         7.916       -         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CO       Out     0.126     8.042       -         
un1_sEEPoff_5_cry_7            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CI       In      -         8.056       -         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CO       Out     0.126     8.182       -         
un1_sEEPoff_5_cry_8            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CI       In      -         8.196       -         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CO       Out     0.126     8.322       -         
un1_sEEPoff_5_cry_9            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CI       In      -         8.336       -         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CO       Out     0.126     8.462       -         
un1_sEEPoff_5_cry_10           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CI       In      -         8.476       -         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CO       Out     0.126     8.603       -         
un1_sEEPoff_5_cry_11           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CI       In      -         8.617       -         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CO       Out     0.126     8.743       -         
un1_sEEPoff_5_cry_12           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CI       In      -         8.757       -         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CO       Out     0.126     8.883       -         
un1_sEEPoff_5_cry_13           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CI       In      -         8.897       -         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CO       Out     0.126     9.023       -         
un1_sEEPoff_5_cry_14           Net          -        -       0.386     -           1         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      I3       In      -         9.409       -         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      O        Out     0.316     9.725       -         
un1_sEEPoff_6_cry_15_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_15_c         SB_CARRY     I0       In      -         10.630      -         
un1_sEEPoff_6_cry_15_c         SB_CARRY     CO       Out     0.258     10.887      -         
un1_sEEPoff_6_cry_15           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21           Net          -        -       0.386     -           1         
sACQtime_RNO                   SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                   SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                      Net          -        -       1.507     -           1         
sACQtime                       SB_DFFR      D        In      -         13.937      -         
=============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.741

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c         SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c         SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      I3       In      -         7.727       -         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      O        Out     0.316     8.042       -         
un1_sEEPoff_6_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     I0       In      -         8.947       -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.258     9.205       -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         9.219       -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     9.345       -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         9.359       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     9.485       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.499       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.626       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.640       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.766       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.780       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.906       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.920       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.046      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.060      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.186      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.200      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.326      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.341      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.467      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.481      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.607      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.621      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.747      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.761      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.887      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.937      -         
============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.741

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c         SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c         SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CI       In      -         7.355       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.126     7.481       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      I3       In      -         7.867       -         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      O        Out     0.316     8.183       -         
un1_sEEPoff_6_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     I0       In      -         9.088       -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.258     9.345       -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         9.359       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     9.485       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.499       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.626       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.640       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.766       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.780       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.906       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.920       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.046      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.060      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.186      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.200      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.326      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.341      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.467      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.481      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.607      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.621      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.747      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.761      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.887      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.937      -         
============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.741

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           2         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c         SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c         SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CI       In      -         7.355       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.126     7.481       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CI       In      -         7.495       -         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CO       Out     0.126     7.621       -         
un1_sEEPoff_5_cry_4           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      I3       In      -         8.007       -         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      O        Out     0.316     8.323       -         
un1_sEEPoff_6_cry_5_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     I0       In      -         9.228       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.258     9.485       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.499       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.626       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.640       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.766       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.780       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.906       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.920       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.046      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.060      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.186      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.200      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.326      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.341      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.467      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.481      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.607      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.621      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.747      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.761      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.887      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.937      -         
============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll256M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                         Arrival           
Instance                           Reference                              Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i          pll256M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       spi_mosi_ready       0.540       -9.067
sADC_clk                           pll256M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       ADC_clk_c            0.540       -3.860
spi_slave_inst.rxdata_reg_i[0]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[0]     0.540       -3.720
spi_slave_inst.rxdata_reg_i[2]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[2]     0.540       -3.671
spi_slave_inst.rxdata_reg_i[1]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[1]     0.540       -3.656
spi_slave_inst.rxdata_reg_i[3]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[3]     0.540       -3.607
spi_slave_inst.rxdata_reg_i[5]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[5]     0.540       -3.586
spi_slave_inst.rxdata_reg_i[7]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[7]     0.540       -3.523
spi_slave_inst.rxdata_reg_i[4]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[4]     0.540       -1.970
spi_slave_inst.rxdata_reg_i[6]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[6]     0.540       -1.921
======================================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required           
Instance            Reference                              Type        Pin     Net                      Time         Slack 
                    Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------
sEEPointerReset     pll256M2|PLLOUTCOREB_derived_clock     SB_DFF      D       sEEPointerReset_2        3.812        -9.067
sEEADC_freq[0]      pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sEEADC_freq_1_sqmuxa     3.917        -7.191
sEEADC_freq[1]      pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sEEADC_freq_1_sqmuxa     3.917        -7.191
sEEADC_freq[2]      pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sEEADC_freq_1_sqmuxa     3.917        -7.191
sEEADC_freq[3]      pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sEEADC_freq_1_sqmuxa     3.917        -7.191
sEEADC_freq[4]      pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sEEADC_freq_1_sqmuxa     3.917        -7.191
sEEADC_freq[5]      pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sEEADC_freq_1_sqmuxa     3.917        -7.191
sEEADC_freq[6]      pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sEEADC_freq_1_sqmuxa     3.917        -7.191
sEEADC_freq[7]      pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sEEADC_freq_1_sqmuxa     3.917        -7.191
sEEPeriod[0]        pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sAddress_RNIPPRO1[0]     3.917        -7.191
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.917
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.812

    - Propagation time:                      12.878
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.067

    Number of logic level(s):                6
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPointerReset / D
    The start point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i                             SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                                        Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_RNILKER                          SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_RNILKER                          SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_RNILKER                          Net         -        -       1.371     -           12        
spi_slave_inst.sEETrigInternal_2_sqmuxa_0_a2_0_a2     SB_LUT4     I3       In      -         3.959       -         
spi_slave_inst.sEETrigInternal_2_sqmuxa_0_a2_0_a2     SB_LUT4     O        Out     0.316     4.274       -         
sEETrigInternal_2_sqmuxa                              Net         -        -       1.371     -           5         
spi_slave_inst.sEESingleCont_1_sqmuxa_0_a2            SB_LUT4     I3       In      -         5.645       -         
spi_slave_inst.sEESingleCont_1_sqmuxa_0_a2            SB_LUT4     O        Out     0.316     5.961       -         
N_120                                                 Net         -        -       1.371     -           6         
spi_slave_inst.sEETrigCounter_1_sqmuxa_0_a2           SB_LUT4     I0       In      -         7.332       -         
spi_slave_inst.sEETrigCounter_1_sqmuxa_0_a2           SB_LUT4     O        Out     0.449     7.781       -         
N_148                                                 Net         -        -       1.371     -           2         
spi_slave_inst.un1_sEEPointerReset_1_sqmuxa_i         SB_LUT4     I1       In      -         9.152       -         
spi_slave_inst.un1_sEEPointerReset_1_sqmuxa_i         SB_LUT4     O        Out     0.400     9.552       -         
N_67                                                  Net         -        -       1.371     -           1         
sEEPointerReset_RNO                                   SB_LUT4     I0       In      -         10.922      -         
sEEPointerReset_RNO                                   SB_LUT4     O        Out     0.449     11.371      -         
sEEPointerReset_2                                     Net         -        -       1.507     -           1         
sEEPointerReset                                       SB_DFF      D        In      -         12.878      -         
===================================================================================================================
Total path delay (propagation time + setup) of 12.983 is 3.023(23.3%) logic and 9.961(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.917
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.917

    - Propagation time:                      11.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.191

    Number of logic level(s):                5
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPeriod[0] / E
    The start point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                   Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i                              SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                                         Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_RNILKER                           SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_RNILKER                           SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_RNILKER                           Net         -        -       1.371     -           12        
spi_slave_inst.sEETrigInternal_2_sqmuxa_0_a2_0_a2      SB_LUT4     I3       In      -         3.959       -         
spi_slave_inst.sEETrigInternal_2_sqmuxa_0_a2_0_a2      SB_LUT4     O        Out     0.316     4.274       -         
sEETrigInternal_2_sqmuxa                               Net         -        -       1.371     -           5         
spi_slave_inst.sEESingleCont_1_sqmuxa_0_a2             SB_LUT4     I3       In      -         5.645       -         
spi_slave_inst.sEESingleCont_1_sqmuxa_0_a2             SB_LUT4     O        Out     0.316     5.961       -         
N_120                                                  Net         -        -       1.371     -           6         
spi_slave_inst.un1_sEETrigInternal_2_sqmuxa_3_0_a3     SB_LUT4     I0       In      -         7.332       -         
spi_slave_inst.un1_sEETrigInternal_2_sqmuxa_3_0_a3     SB_LUT4     O        Out     0.449     7.781       -         
N_114                                                  Net         -        -       1.371     -           2         
sAddress_RNIPPRO1[0]                                   SB_LUT4     I0       In      -         9.152       -         
sAddress_RNIPPRO1[0]                                   SB_LUT4     O        Out     0.449     9.601       -         
sAddress_RNIPPRO1[0]                                   Net         -        -       1.507     -           8         
sEEPeriod[0]                                           SB_DFFE     E        In      -         11.108      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.108 is 2.518(22.7%) logic and 8.590(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.917
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.917

    - Propagation time:                      11.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.191

    Number of logic level(s):                5
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEADC_freq[0] / E
    The start point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i                             SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                                        Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_RNILKER                          SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_RNILKER                          SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_RNILKER                          Net         -        -       1.371     -           12        
spi_slave_inst.sEETrigInternal_2_sqmuxa_0_a2_0_a2     SB_LUT4     I3       In      -         3.959       -         
spi_slave_inst.sEETrigInternal_2_sqmuxa_0_a2_0_a2     SB_LUT4     O        Out     0.316     4.274       -         
sEETrigInternal_2_sqmuxa                              Net         -        -       1.371     -           5         
spi_slave_inst.sEESingleCont_1_sqmuxa_0_a2            SB_LUT4     I3       In      -         5.645       -         
spi_slave_inst.sEESingleCont_1_sqmuxa_0_a2            SB_LUT4     O        Out     0.316     5.961       -         
N_120                                                 Net         -        -       1.371     -           6         
spi_slave_inst.sEEDAC_1_sqmuxa_0_a2                   SB_LUT4     I0       In      -         7.332       -         
spi_slave_inst.sEEDAC_1_sqmuxa_0_a2                   SB_LUT4     O        Out     0.449     7.781       -         
N_121                                                 Net         -        -       1.371     -           2         
spi_slave_inst.sEEADC_freq_1_sqmuxa_0_a3              SB_LUT4     I0       In      -         9.152       -         
spi_slave_inst.sEEADC_freq_1_sqmuxa_0_a3              SB_LUT4     O        Out     0.449     9.601       -         
sEEADC_freq_1_sqmuxa                                  Net         -        -       1.507     -           8         
sEEADC_freq[0]                                        SB_DFFE     E        In      -         11.108      -         
===================================================================================================================
Total path delay (propagation time + setup) of 11.108 is 2.518(22.7%) logic and 8.590(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.917
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.917

    - Propagation time:                      11.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.191

    Number of logic level(s):                5
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPeriod[16] / E
    The start point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                    Pin      Pin               Arrival     No. of    
Name                                                  Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i                             SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                                        Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_RNILKER                          SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_RNILKER                          SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_RNILKER                          Net         -        -       1.371     -           12        
spi_slave_inst.sEETrigInternal_2_sqmuxa_0_a2_0_a2     SB_LUT4     I3       In      -         3.959       -         
spi_slave_inst.sEETrigInternal_2_sqmuxa_0_a2_0_a2     SB_LUT4     O        Out     0.316     4.274       -         
sEETrigInternal_2_sqmuxa                              Net         -        -       1.371     -           5         
spi_slave_inst.sEESingleCont_1_sqmuxa_0_a2            SB_LUT4     I3       In      -         5.645       -         
spi_slave_inst.sEESingleCont_1_sqmuxa_0_a2            SB_LUT4     O        Out     0.316     5.961       -         
N_120                                                 Net         -        -       1.371     -           6         
spi_slave_inst.sEETrigCounter_1_sqmuxa_0_a2           SB_LUT4     I0       In      -         7.332       -         
spi_slave_inst.sEETrigCounter_1_sqmuxa_0_a2           SB_LUT4     O        Out     0.449     7.781       -         
N_148                                                 Net         -        -       1.371     -           2         
sAddress_RNIPPRO1[3]                                  SB_LUT4     I0       In      -         9.152       -         
sAddress_RNIPPRO1[3]                                  SB_LUT4     O        Out     0.449     9.601       -         
sAddress_RNIPPRO1[3]                                  Net         -        -       1.507     -           8         
sEEPeriod[16]                                         SB_DFFE     E        In      -         11.108      -         
===================================================================================================================
Total path delay (propagation time + setup) of 11.108 is 2.518(22.7%) logic and 8.590(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.917
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.917

    - Propagation time:                      11.108
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.191

    Number of logic level(s):                5
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPeriod[8] / E
    The start point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                   Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i                              SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                                         Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_RNILKER                           SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_RNILKER                           SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_RNILKER                           Net         -        -       1.371     -           12        
spi_slave_inst.sEETrigInternal_2_sqmuxa_0_a2_0_a2      SB_LUT4     I3       In      -         3.959       -         
spi_slave_inst.sEETrigInternal_2_sqmuxa_0_a2_0_a2      SB_LUT4     O        Out     0.316     4.274       -         
sEETrigInternal_2_sqmuxa                               Net         -        -       1.371     -           5         
spi_slave_inst.sEESingleCont_1_sqmuxa_0_a2             SB_LUT4     I3       In      -         5.645       -         
spi_slave_inst.sEESingleCont_1_sqmuxa_0_a2             SB_LUT4     O        Out     0.316     5.961       -         
N_120                                                  Net         -        -       1.371     -           6         
spi_slave_inst.un1_sEETrigInternal_2_sqmuxa_3_0_a3     SB_LUT4     I0       In      -         7.332       -         
spi_slave_inst.un1_sEETrigInternal_2_sqmuxa_3_0_a3     SB_LUT4     O        Out     0.449     7.781       -         
N_114                                                  Net         -        -       1.371     -           2         
sAddress_RNIPPRO1_0[0]                                 SB_LUT4     I0       In      -         9.152       -         
sAddress_RNIPPRO1_0[0]                                 SB_LUT4     O        Out     0.449     9.601       -         
sAddress_RNIPPRO1_0[0]                                 Net         -        -       1.507     -           8         
sEEPeriod[8]                                           SB_DFFE     E        In      -         11.108      -         
====================================================================================================================
Total path delay (propagation time + setup) of 11.108 is 2.518(22.7%) logic and 8.590(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 146MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 146MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        364 uses
SB_DFF          5 uses
SB_DFFE         199 uses
SB_DFFER        107 uses
SB_DFFES        5 uses
SB_DFFESR       1 use
SB_DFFNR        14 uses
SB_DFFR         126 uses
SB_DFFS         8 uses
SB_DFFSR        32 uses
SB_DFFSS        1 use
SB_GB           6 uses
SB_PLL40_2F_CORE  1 use
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         671 uses

I/O ports: 69
I/O primitives: 69
SB_GB_IO       2 uses
SB_IO          67 uses

I/O Register bits:                  0
Register bits not including I/Os:   498 (14%)
Total load per clock:
   pll100M|PLLOUTCORE_derived_clock: 175
   pll256M2|PLLOUTCOREA_derived_clock: 253
   pll256M2|PLLOUTCOREB_derived_clock: 41
   MATTY_MAIN_VHDL|spi_sclk: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 671 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 671 = 671 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 146MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Feb 27 13:10:11 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt
MATTY_Implmnt: newer file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf " "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yE:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf ...
start to read sdc/scf file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
sdc_reader OK E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
Stored edif netlist at E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC

write Timing Constraint to E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 3 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	671
    Number of DFFs      	:	498
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	364
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	67
    Number of GBIOs     	:	2
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	225
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	235
    Total CARRYs inserted                                          	:	1


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'spi_sclk_ibuf_gb_io' is assigned to a non-GB pin '70'. Replacing it with SB_IO 'spi_sclk_ibuf_gb_io' and SB_GB 'spi_sclk_ibuf_gb_io_gb'
W2216: SB_GB_IO 'reset_ibuf_gb_io' is assigned to a non-GB pin '48'. Replacing it with SB_IO 'reset_ibuf_gb_io' and SB_GB 'reset_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	907
    Number of DFFs      	:	498
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	370

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	366
        LUT, DFF and CARRY	:	132
    Combinational LogicCells
        Only LUT         	:	290
        CARRY Only       	:	119
        LUT with CARRY   	:	119
    LogicCells                  :	1026/3520
    PLBs                        :	148/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 45.6 (sec)

Final Design Statistics
    Number of LUTs      	:	907
    Number of DFFs      	:	498
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	370
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	69
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2

Device Utilization Summary
    LogicCells                  :	1026/3520
    PLBs                        :	230/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 8
Clock: MATTY_MAIN_VHDL|spi_sclk | Frequency: 196.60 MHz | Target: 1.00 MHz
Clock: clk | Frequency: N/A | Target: 12.00 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTCORE | Frequency: 105.34 MHz | Target: 100.50 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 100.50 MHz
Clock: pll256M2_inst.pll256M2_inst/PLLOUTCOREA | Frequency: 140.76 MHz | Target: 255.01 MHz
Clock: pll256M2_inst.pll256M2_inst/PLLOUTCOREB | Frequency: 229.33 MHz | Target: 127.51 MHz
Clock: pll256M2_inst.pll256M2_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 255.01 MHz
Clock: pll256M2_inst.pll256M2_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 127.51 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 51.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4608
used logic cells: 1026
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4608
used logic cells: 1026
Translating sdc file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc...
Translated sdc file is E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --outdir "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router" --sdf_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc --outdir E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router --sdf_file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MATTY_MAIN_VHDL
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1226 
I1212: Iteration  1 :   353 unrouted : 6 seconds
I1212: Iteration  2 :    45 unrouted : 3 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 1 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 11
I1206: Completed routing
I1204: Writing Design MATTY_MAIN_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 21 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v" --vhdl "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd" --lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 21 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc" --sdf-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --report-file "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc --sdf-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --report-file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 195 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --design "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --device_name iCE40HX4K --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 8 (sec)
bitmap succeed.
Active-HDL command:
 design create -a t {E:\iCE40HX8kLED\test\MATTY\MATTY\aldec}; design open -a {E:/iCE40HX8kLED/test/MATTY/MATTY/aldec/t}; addfile {E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd};designverlibrarysim -L  ice 
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-BO7P8I0

# Tue Feb 27 22:21:31 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":25:7:25:21|Top entity is set to MATTY_MAIN_VHDL.
File E:\iCE40HX8kLED\test\MATTY\MATTY\gray_counter.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\asyn_fifo.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd changed - recompiling
VHDL syntax check successful!
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd changed - recompiling
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":25:7:25:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CD434 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":599:8:599:17|Signal pll_clk128 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CG296 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":599:0:599:6|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":609:18:609:27|Referenced variable pll_clk256 is not in sensitivity list.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":110:8:110:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":111:8:111:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":116:8:116:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":146:8:146:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":171:8:171:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":173:11:173:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":174:11:174:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":175:11:175:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":176:11:176:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":177:11:177:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":178:11:178:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":179:11:179:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":180:11:180:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":181:11:181:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":182:11:182:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":183:11:183:20|Signal sadc0_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":184:11:184:20|Signal sadc1_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":185:11:185:20|Signal sadc2_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":186:11:186:20|Signal sadc3_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":187:11:187:20|Signal sadc4_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":188:11:188:20|Signal sadc5_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":189:11:189:20|Signal sadc6_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":190:11:190:20|Signal sadc7_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":191:11:191:20|Signal sadc8_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":192:11:192:20|Signal sadc9_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":193:11:193:21|Signal sadc0_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":194:11:194:21|Signal sadc1_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":195:11:195:21|Signal sadc2_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":196:11:196:21|Signal sadc3_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":197:11:197:21|Signal sadc4_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":198:11:198:21|Signal sadc5_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":199:11:199:21|Signal sadc6_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":200:11:200:21|Signal sadc7_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":201:11:201:21|Signal sadc8_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":202:11:202:21|Signal sadc9_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":224:8:224:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":4:7:4:14|Synthesizing work.pll256m2.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll256m2.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Input extfeedback of instance pll256M2_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll256M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Input latchinputvalue of instance pll256M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Input sdi of instance pll256M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd":63:0:63:12|Input sclk of instance pll256M2_inst is floating
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":4:7:4:13|Synthesizing work.pll100m.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll100m.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input extfeedback of instance pll100M_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input latchinputvalue of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sdi of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sclk of instance pll100M_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Pruning unused register spi_cs_prev_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_41_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_40_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_39_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_38_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_37_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_36_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_35_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_34_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_33_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_32_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_31_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_30_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_29_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_28_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_27_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_26_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_25_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_24_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_23_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_22_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_21_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_20_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_19_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_18_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_17_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_16_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_15_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_14_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_13_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_12_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_11_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_10_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_9_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_8_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_7_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_6_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_5_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_4_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_3_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_2_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sDAC_mem_1_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Pruning unused register sCounterTemp_3(23 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":421:0:421:1|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal sEETrigInternal. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal sEEPeriod[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal sEEPoff[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal sEEDelayACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal sEEACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal sEETrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal sEEPonPoff[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal sEEPon[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal sEESingleCont. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":143:36:143:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":143:36:143:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":790:0:790:1|Feedback mux created for signal sDAC_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":603:0:603:1|Feedback mux created for signal spi_mosi_ready_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":105:46:105:48|Feedback mux created for signal spi_mosi_ready_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":421:0:421:1|Feedback mux created for signal sEETrigInternal_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":151:38:151:40|Feedback mux created for signal trig_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":141:46:141:48|Feedback mux created for signal sPeriod_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":104:47:104:49|Feedback mux created for signal spi_mosi_ready_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[1:1]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[2:2]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[3:3]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[4:4]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[5:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[6:6]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[7:7]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[8:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[9:9]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[10:10]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[11:11]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[12:12]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[13:13]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[14:14]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":960:0:960:1|Feedback mux created for signal RAM_DATA[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 22:21:32 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 22:21:33 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 22:21:33 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 22:21:34 2018

###########################################################]
Pre-mapping Report

# Tue Feb 27 22:21:34 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
@L: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                                               Clock                   Clock
Clock                                  Frequency     Period        Type                                                Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       1000.000      inferred                                            Inferred_clkgroup_0     45   
clk                                    12.0 MHz      83.333        declared                                            default_clkgroup_0      0    
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     9.950         derived (from clk)                                  default_clkgroup_0      171  
pll256M2|PLLOUTCOREA_derived_clock     255.3 MHz     3.917         derived (from clk)                                  default_clkgroup_0      137  
pll256M2|PLLOUTCOREB_derived_clock     127.7 MHz     7.833         derived (from clk)                                  default_clkgroup_0      149  
sclk_gen|o_sclk_derived_clock          100.5 MHz     9.950         derived (from pll100M|PLLOUTCORE_derived_clock)     default_clkgroup_0      43   
====================================================================================================================================================

@W: MT529 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk which controls 45 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 27 22:21:35 2018

###########################################################]
Map & Optimize Report

# Tue Feb 27 22:21:35 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Boundary register rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":421:0:421:1|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":825:0:825:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":559:0:559:1|User-specified initial value defined for instance sACQtime is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":421:0:421:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":525:0:525:1|User-specified initial value defined for instance sPoff is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":960:0:960:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":960:0:960:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":421:0:421:1|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":960:0:960:1|User-specified initial value defined for instance sRead_data is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":790:0:790:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":143:36:143:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":960:0:960:1|User-specified initial value defined for instance spi_data_miso[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":790:0:790:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":455:0:455:1|User-specified initial value defined for instance sACQ is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":1080:0:1080:1|User-specified initial value defined for instance sCounterRAM256[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":960:0:960:1|User-specified initial value defined for instance sCounterRAM[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":141:46:141:48|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":511:0:511:1|User-specified initial value defined for instance sPon is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":582:0:582:1|User-specified initial value defined for instance sPeriod is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":960:0:960:1|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":960:0:960:1|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":1080:0:1080:1|User-specified initial value defined for instance sRAM_nWE is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":825:0:825:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":790:0:790:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":960:0:960:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":143:36:143:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":1109:0:1109:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":603:0:603:1|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":105:46:105:48|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":151:38:151:40|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":104:47:104:49|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":825:0:825:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":960:0:960:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":960:0:960:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":477:0:477:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":1080:0:1080:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterRAM256[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":960:0:960:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterRAM[7:0] 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 139MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 139MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 139MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -9.17ns		 919 /       490
   2		0h:00m:01s		    -9.17ns		 919 /       490
   3		0h:00m:01s		    -9.00ns		 919 /       490
   4		0h:00m:01s		    -8.83ns		 919 /       490

   5		0h:00m:01s		    -8.83ns		 925 /       490


   6		0h:00m:01s		    -7.52ns		 921 /       490
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":151:38:151:40|Boundary register trig_prev (in view: work.MATTY_MAIN_VHDL(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 1987 signals to level zero using alternate method
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":325:1:325:12|SB_GB inserted on the net pll_clk100_0.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":333:1:333:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":333:1:333:13|SB_GB inserted on the net pll_clk256.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":37:6:37:13|SB_GB_IO inserted on the port spi_sclk.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: FX1017 :|SB_GB inserted on the net un1_sEETrigInternal_2_sqmuxa_3.
@N: FX1017 :|SB_GB inserted on the net N_1685.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main248.vhd":32:7:32:11|SB_GB_IO inserted on the port reset.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 461 clock pin(s) of sequential element(s)
0 instances converted, 461 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                           
----------------------------------------------------------------------------------------------------------------------
@K:CKID0004       spi_sclk_ibuf_gb_io     SB_GB_IO               29         spi_slave_inst.rx_data_count_pos_sclk_i[2]
======================================================================================================================
=============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll100M_inst.pll100M_inst       SB_PLL40_CORE          175        button_debounce_counter_esr[23]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll256M2_inst.pll256M2_inst     SB_PLL40_2F_CORE       149        sRead_data_er                       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       pll256M2_inst.pll256M2_inst     SB_PLL40_2F_CORE       137        sAddress[0]                         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 115MB peak: 144MB)

Writing Analyst data base E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk with period 1000.00ns. Please declare a user-defined clock on object "p:spi_sclk"
@N: MT615 |Found clock pll256M2|PLLOUTCOREB_derived_clock with period 7.83ns 
@N: MT615 |Found clock pll256M2|PLLOUTCOREA_derived_clock with period 3.92ns 
@N: MT615 |Found clock pll100M|PLLOUTCORE_derived_clock with period 9.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 27 22:21:39 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -15.418

                                       Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       122.7 MHz     1000.000      8.152         991.848     inferred               Inferred_clkgroup_0
clk                                    12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     1.9 MHz       9.950         518.768       -7.426      derived (from clk)     default_clkgroup_0 
pll256M2|PLLOUTCOREA_derived_clock     255.3 MHz     4.9 MHz       3.917         204.204       -15.418     derived (from clk)     default_clkgroup_0 
pll256M2|PLLOUTCOREB_derived_clock     127.7 MHz     5.0 MHz       7.833         200.766       -9.312      derived (from clk)     default_clkgroup_0 
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (pll100M|PLLOUTCORE_derived_clock:r) to clock (pll256M2|PLLOUTCOREA_derived_clock:r) are overconstrained because the required time of 0.30 ns is too small.  
@W: MT116 |Paths from clock (pll100M|PLLOUTCORE_derived_clock:r) to clock (pll256M2|PLLOUTCOREB_derived_clock:r) are overconstrained because the required time of 0.30 ns is too small.  
@W: MT116 |Paths from clock (pll256M2|PLLOUTCOREA_derived_clock:r) to clock (pll100M|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 0.30 ns is too small.  



Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll100M|PLLOUTCORE_derived_clock    pll100M|PLLOUTCORE_derived_clock    |  9.950       -4.910   |  No paths    -        |  No paths    -      |  No paths    -    
pll100M|PLLOUTCORE_derived_clock    pll256M2|PLLOUTCOREA_derived_clock  |  0.301       -5.669   |  No paths    -        |  No paths    -      |  No paths    -    
pll100M|PLLOUTCORE_derived_clock    pll256M2|PLLOUTCOREB_derived_clock  |  0.301       -7.426   |  No paths    -        |  No paths    -      |  No paths    -    
pll256M2|PLLOUTCOREA_derived_clock  pll100M|PLLOUTCORE_derived_clock    |  0.301       -15.418  |  No paths    -        |  No paths    -      |  No paths    -    
pll256M2|PLLOUTCOREA_derived_clock  pll256M2|PLLOUTCOREA_derived_clock  |  3.917       -9.263   |  No paths    -        |  No paths    -      |  No paths    -    
pll256M2|PLLOUTCOREA_derived_clock  pll256M2|PLLOUTCOREB_derived_clock  |  3.917       -3.825   |  No paths    -        |  No paths    -      |  No paths    -    
pll256M2|PLLOUTCOREB_derived_clock  pll256M2|PLLOUTCOREA_derived_clock  |  3.917       -9.312   |  No paths    -        |  No paths    -      |  No paths    -    
pll256M2|PLLOUTCOREB_derived_clock  pll256M2|PLLOUTCOREB_derived_clock  |  7.833       0.043    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk            pll256M2|PLLOUTCOREB_derived_clock  |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk            MATTY_MAIN_VHDL|spi_sclk            |  1000.000    991.848  |  1000.000    991.848  |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                          Arrival            
Instance                                       Reference                    Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       991.848
spi_slave_inst.tx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       991.890
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       991.890
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[3]     0.540       991.890
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       991.918
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       991.918
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[4]     0.540       991.918
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[5]     0.540       991.981
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                              Required            
Instance                                       Reference                    Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.tx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      992.184
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      8.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.848

    Number of logic level(s):                8
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           2         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      I3       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      O        Out     0.287     4.246       -         
rx_data_count_neg_sclk_i_RNIR8S53[3]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         5.151       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         5.292       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     5.418       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         5.432       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     5.558       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         5.572       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     5.698       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         5.712       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         6.224       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     6.540       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         8.047       -         
======================================================================================================================
Total path delay (propagation time + setup) of 8.152 is 2.328(28.6%) logic and 5.824(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll100M|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                  Arrival           
Instance         Reference                            Type        Pin     Net              Time        Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
sACQtime         pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sACQtime         0.540       -7.426
sCounter[18]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[18]     0.540       -4.910
sCounter[19]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[19]     0.540       -4.860
sCounter[1]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[1]      0.540       -4.846
sCounter[22]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[22]     0.540       -4.839
sCounter[2]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[2]      0.540       -4.797
sCounter[6]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[6]      0.540       -4.783
sCounter[23]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[23]     0.540       -4.776
sCounter[7]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[7]      0.540       -4.734
sCounter[8]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[8]      0.540       -4.713
=============================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                          Required           
Instance              Reference                            Type        Pin     Net                      Time         Slack 
                      Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------
sCounterRAM[0]        pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[0]        0.196        -7.426
sCounterRAM[1]        pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[1]        0.196        -7.426
sCounterRAM[2]        pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[2]        0.196        -7.426
sCounterRAM[3]        pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[3]        0.196        -7.426
sCounterRAM[4]        pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[4]        0.196        -7.426
sCounterRAM[5]        pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[5]        0.196        -7.426
sCounterRAM[6]        pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[6]        0.196        -7.426
sCounterRAM[7]        pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[7]        0.196        -7.391
sRAM_nWE              pll100M|PLLOUTCORE_derived_clock     SB_DFFS     D       sRAM_nWE                 0.196        -5.669
sCounterRAM256[0]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM256_lm[0]     0.196        -5.648
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.426

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[0] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNIRRLI                 SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIRRLI                 SB_LUT4     O        Out     0.400     2.539       -         
N_37_0                                Net         -        -       1.371     -           3         
sSPI_MSB0LSB1_RNI6M403                SB_LUT4     I0       In      -         3.910       -         
sSPI_MSB0LSB1_RNI6M403                SB_LUT4     O        Out     0.449     4.359       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[0]                    SB_LUT4     I0       In      -         5.729       -         
sCounterRAM_RNO[0]                    SB_LUT4     O        Out     0.386     6.115       -         
sCounterRAM_lm[0]                     Net         -        -       1.507     -           1         
sCounterRAM[0]                        SB_DFFR     D        In      -         7.622       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.727 is 1.879(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.426

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[6] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNIRRLI                 SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIRRLI                 SB_LUT4     O        Out     0.400     2.539       -         
N_37_0                                Net         -        -       1.371     -           3         
sSPI_MSB0LSB1_RNI6M403                SB_LUT4     I0       In      -         3.910       -         
sSPI_MSB0LSB1_RNI6M403                SB_LUT4     O        Out     0.449     4.359       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[6]                    SB_LUT4     I0       In      -         5.729       -         
sCounterRAM_RNO[6]                    SB_LUT4     O        Out     0.386     6.115       -         
sCounterRAM_lm[6]                     Net         -        -       1.507     -           1         
sCounterRAM[6]                        SB_DFFR     D        In      -         7.622       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.727 is 1.879(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.426

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[5] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNIRRLI                 SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIRRLI                 SB_LUT4     O        Out     0.400     2.539       -         
N_37_0                                Net         -        -       1.371     -           3         
sSPI_MSB0LSB1_RNI6M403                SB_LUT4     I0       In      -         3.910       -         
sSPI_MSB0LSB1_RNI6M403                SB_LUT4     O        Out     0.449     4.359       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[5]                    SB_LUT4     I0       In      -         5.729       -         
sCounterRAM_RNO[5]                    SB_LUT4     O        Out     0.386     6.115       -         
sCounterRAM_lm[5]                     Net         -        -       1.507     -           1         
sCounterRAM[5]                        SB_DFFR     D        In      -         7.622       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.727 is 1.879(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.426

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[4] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNIRRLI                 SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIRRLI                 SB_LUT4     O        Out     0.400     2.539       -         
N_37_0                                Net         -        -       1.371     -           3         
sSPI_MSB0LSB1_RNI6M403                SB_LUT4     I0       In      -         3.910       -         
sSPI_MSB0LSB1_RNI6M403                SB_LUT4     O        Out     0.449     4.359       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[4]                    SB_LUT4     I0       In      -         5.729       -         
sCounterRAM_RNO[4]                    SB_LUT4     O        Out     0.386     6.115       -         
sCounterRAM_lm[4]                     Net         -        -       1.507     -           1         
sCounterRAM[4]                        SB_DFFR     D        In      -         7.622       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.727 is 1.879(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      7.622
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.426

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[3] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNIRRLI                 SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIRRLI                 SB_LUT4     O        Out     0.400     2.539       -         
N_37_0                                Net         -        -       1.371     -           3         
sSPI_MSB0LSB1_RNI6M403                SB_LUT4     I0       In      -         3.910       -         
sSPI_MSB0LSB1_RNI6M403                SB_LUT4     O        Out     0.449     4.359       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[3]                    SB_LUT4     I0       In      -         5.729       -         
sCounterRAM_RNO[3]                    SB_LUT4     O        Out     0.386     6.115       -         
sCounterRAM_lm[3]                     Net         -        -       1.507     -           1         
sCounterRAM[3]                        SB_DFFR     D        In      -         7.622       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.727 is 1.879(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll256M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                      Arrival            
Instance           Reference                              Type        Pin     Net                Time        Slack  
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sEEACQ[1]          pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEACQ[1]          0.540       -15.418
sEEDelayACQ[1]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEDelayACQ[1]     0.540       -15.369
sEEACQ[2]          pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEACQ[2]          0.540       -15.334
sEEPon[0]          pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[0]          0.540       -15.290
sEEDelayACQ[2]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEDelayACQ[2]     0.540       -15.285
sEEPoff[2]         pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPoff[2]         0.540       -15.264
sEEPonPoff[0]      pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[0]      0.540       -15.261
sEEPon[3]          pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[3]          0.540       -15.215
sEEACQ[3]          pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEACQ[3]          0.540       -15.201
sEEPonPoff[3]      pll256M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[3]      0.540       -15.194
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required            
Instance            Reference                              Type         Pin     Net                     Time         Slack  
                    Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------
sACQtime            pll256M2|PLLOUTCOREA_derived_clock     SB_DFFR      D       sacqtime2               0.196        -15.418
sPoff               pll256M2|PLLOUTCOREA_derived_clock     SB_DFFS      D       spoff2_i                0.196        -10.618
sTrigCounter[1]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     0.196        -9.675 
sTrigCounter[2]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     0.196        -9.654 
sTrigCounter[4]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     0.196        -9.654 
sTrigCounter[6]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     0.196        -9.654 
sTrigCounter[3]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     0.196        -9.591 
sTrigCounter[5]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     0.196        -9.591 
sTrigCounter[7]     pll256M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     0.196        -9.591 
sTrigInternal       pll256M2|PLLOUTCOREA_derived_clock     SB_DFFR      D       sTrigInternal_0         0.196        -9.591 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      15.614
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -15.418

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNI56TB[1]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNI56TB[1]             SB_LUT4      O        Out     0.449     2.588       -         
g0_0_0                        Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.779       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.178       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      I1       In      -         7.549       -         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      O        Out     0.400     7.949       -         
sEEDelayACQ_RNI71NR7[0]       Net          -        -       1.371     -           2         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      I1       In      -         9.320       -         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      O        Out     0.400     9.720       -         
un1_sEEPoff_6_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     I0       In      -         10.625      -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.258     10.882      -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         10.896      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     11.022      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         11.036      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.163      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.177      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.303      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.317      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.443      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.457      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.583      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.597      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.723      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.737      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.864      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.878      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     12.004      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         12.018      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.144      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.158      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.284      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.298      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.424      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.438      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.565      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.579      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.705      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.719      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.845      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.859      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.985      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.999      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.125      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.139      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.266      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.280      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.406      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.792      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.107      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.614      -         
============================================================================================
Total path delay (propagation time + setup) of 15.720 is 5.587(35.5%) logic and 10.133(64.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      15.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.371

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
sEEACQ[1]                      SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                      Net          -        -       1.599     -           6         
sEEACQ_RNI56TB[1]              SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNI56TB[1]              SB_LUT4      O        Out     0.449     2.588       -         
g0_0_0                         Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]             SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNIPNH51[0]             SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNIPNH51[0]             Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]            SB_LUT4      I1       In      -         5.779       -         
sEEPoff_RNIVUR25[3]            SB_LUT4      O        Out     0.400     6.178       -         
un1_sEEPoff_5_axb_3            Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]        SB_LUT4      I1       In      -         7.549       -         
sEEDelayACQ_RNI71NR7[0]        SB_LUT4      O        Out     0.400     7.949       -         
sEEDelayACQ_RNI71NR7[0]        Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c          SB_CARRY     I0       In      -         8.854       -         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CO       Out     0.258     9.111       -         
un1_sEEPoff_5_cry_3            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CI       In      -         9.126       -         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CO       Out     0.126     9.252       -         
un1_sEEPoff_5_cry_4            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CI       In      -         9.266       -         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CO       Out     0.126     9.392       -         
un1_sEEPoff_5_cry_5            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CI       In      -         9.406       -         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CO       Out     0.126     9.532       -         
un1_sEEPoff_5_cry_6            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CI       In      -         9.546       -         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CO       Out     0.126     9.672       -         
un1_sEEPoff_5_cry_7            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CI       In      -         9.686       -         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CO       Out     0.126     9.813       -         
un1_sEEPoff_5_cry_8            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CI       In      -         9.826       -         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CO       Out     0.126     9.953       -         
un1_sEEPoff_5_cry_9            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CI       In      -         9.967       -         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CO       Out     0.126     10.093      -         
un1_sEEPoff_5_cry_10           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CI       In      -         10.107      -         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CO       Out     0.126     10.233      -         
un1_sEEPoff_5_cry_11           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CI       In      -         10.247      -         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CO       Out     0.126     10.373      -         
un1_sEEPoff_5_cry_12           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CI       In      -         10.387      -         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CO       Out     0.126     10.514      -         
un1_sEEPoff_5_cry_13           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CI       In      -         10.528      -         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CO       Out     0.126     10.654      -         
un1_sEEPoff_5_cry_14           Net          -        -       0.386     -           1         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      I3       In      -         11.040      -         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      O        Out     0.316     11.355      -         
un1_sEEPoff_6_cry_15_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_15_c         SB_CARRY     I0       In      -         12.260      -         
un1_sEEPoff_6_cry_15_c         SB_CARRY     CO       Out     0.258     12.518      -         
un1_sEEPoff_6_cry_15           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CI       In      -         12.532      -         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CO       Out     0.126     12.658      -         
un1_sEEPoff_6_cry_16           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CI       In      -         12.672      -         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CO       Out     0.126     12.798      -         
un1_sEEPoff_6_cry_17           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CI       In      -         12.812      -         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CO       Out     0.126     12.938      -         
un1_sEEPoff_6_cry_18           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CI       In      -         12.952      -         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CO       Out     0.126     13.079      -         
un1_sEEPoff_6_cry_19           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CI       In      -         13.093      -         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CO       Out     0.126     13.219      -         
un1_sEEPoff_6_cry_20           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CI       In      -         13.233      -         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CO       Out     0.126     13.359      -         
un1_sEEPoff_6_cry_21           Net          -        -       0.386     -           1         
sACQtime_RNO                   SB_LUT4      I3       In      -         13.745      -         
sACQtime_RNO                   SB_LUT4      O        Out     0.316     14.061      -         
sacqtime2                      Net          -        -       1.507     -           1         
sACQtime                       SB_DFFR      D        In      -         15.568      -         
=============================================================================================
Total path delay (propagation time + setup) of 15.673 is 5.634(35.9%) logic and 10.039(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      15.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.371

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNI56TB[1]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNI56TB[1]             SB_LUT4      O        Out     0.449     2.588       -         
g0_0_0                        Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.779       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.178       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      I1       In      -         7.549       -         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      O        Out     0.400     7.949       -         
sEEDelayACQ_RNI71NR7[0]       Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     I0       In      -         8.854       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.258     9.111       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      I3       In      -         9.498       -         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      O        Out     0.316     9.813       -         
un1_sEEPoff_6_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     I0       In      -         10.718      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.258     10.976      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         10.990      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.116      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.130      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.256      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.270      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.396      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.410      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.536      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.550      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.677      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.691      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.817      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.831      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.957      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.971      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.097      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.111      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.237      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.251      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.378      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.392      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.518      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.532      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.658      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.672      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.798      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.812      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.938      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.952      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.079      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.093      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.219      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.233      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.359      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.745      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.061      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.568      -         
============================================================================================
Total path delay (propagation time + setup) of 15.673 is 5.634(35.9%) logic and 10.039(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      15.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.371

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNI56TB[1]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNI56TB[1]             SB_LUT4      O        Out     0.449     2.588       -         
g0_0_0                        Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.779       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.178       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      I1       In      -         7.549       -         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      O        Out     0.400     7.949       -         
sEEDelayACQ_RNI71NR7[0]       Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     I0       In      -         8.854       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.258     9.111       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CI       In      -         9.126       -         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CO       Out     0.126     9.252       -         
un1_sEEPoff_5_cry_4           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      I3       In      -         9.638       -         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      O        Out     0.316     9.953       -         
un1_sEEPoff_6_cry_5_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     I0       In      -         10.858      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.258     11.116      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.130      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.256      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.270      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.396      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.410      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.536      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.550      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.677      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.691      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.817      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.831      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.957      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.971      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.097      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.111      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.237      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.251      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.378      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.392      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.518      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.532      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.658      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.672      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.798      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.812      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.938      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.952      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.079      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.093      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.219      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.233      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.359      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.745      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.061      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.568      -         
============================================================================================
Total path delay (propagation time + setup) of 15.673 is 5.634(35.9%) logic and 10.039(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.301
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.196

    - Propagation time:                      15.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.371

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNI56TB[1]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNI56TB[1]             SB_LUT4      O        Out     0.449     2.588       -         
g0_0_0                        Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.779       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.178       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      I1       In      -         7.549       -         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      O        Out     0.400     7.949       -         
sEEDelayACQ_RNI71NR7[0]       Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     I0       In      -         8.854       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.258     9.111       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CI       In      -         9.126       -         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CO       Out     0.126     9.252       -         
un1_sEEPoff_5_cry_4           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_5_c         SB_CARRY     CI       In      -         9.266       -         
un1_sEEPoff_5_cry_5_c         SB_CARRY     CO       Out     0.126     9.392       -         
un1_sEEPoff_5_cry_5           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_6_c_RNO     SB_LUT4      I3       In      -         9.778       -         
un1_sEEPoff_6_cry_6_c_RNO     SB_LUT4      O        Out     0.316     10.094      -         
un1_sEEPoff_6_cry_6_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     I0       In      -         10.999      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.258     11.256      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.270      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.396      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.410      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.536      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.550      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.677      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.691      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.817      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.831      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.957      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.971      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.097      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.111      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.237      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.251      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.378      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.392      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.518      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.532      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.658      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.672      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.798      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.812      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.938      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.952      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.079      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.093      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.219      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.233      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.359      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.745      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.061      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.568      -         
============================================================================================
Total path delay (propagation time + setup) of 15.673 is 5.634(35.9%) logic and 10.039(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll256M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                         Arrival           
Instance                           Reference                              Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i          pll256M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       spi_mosi_ready       0.540       -9.312
spi_slave_inst.rxdata_reg_i[2]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[2]     0.540       -3.923
spi_slave_inst.rxdata_reg_i[1]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[1]     0.540       -3.874
spi_slave_inst.rxdata_reg_i[4]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[4]     0.540       -3.874
spi_slave_inst.rxdata_reg_i[3]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[3]     0.540       -3.825
spi_slave_inst.rxdata_reg_i[5]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[5]     0.540       -3.804
spi_slave_inst.rxdata_reg_i[7]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[7]     0.540       -3.741
sADC_clk                           pll256M2|PLLOUTCOREB_derived_clock     SB_DFFR      Q       ADC_clk_c            0.540       -2.103
spi_slave_inst.rxdata_reg_i[0]     pll256M2|PLLOUTCOREB_derived_clock     SB_DFFER     Q       spi_data_mosi[0]     0.540       -2.033
sADC_clk_prev                      pll256M2|PLLOUTCOREB_derived_clock     SB_DFF       Q       sADC_clk_prev        0.540       -2.033
======================================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required           
Instance            Reference                              Type        Pin     Net                      Time         Slack 
                    Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------
sEEPointerReset     pll256M2|PLLOUTCOREB_derived_clock     SB_DFF      D       sEEPointerReset_2        3.812        -9.312
sEESingleCont       pll256M2|PLLOUTCOREB_derived_clock     SB_DFF      D       sEESingleCont_0          3.812        -9.312
sEETrigInternal     pll256M2|PLLOUTCOREB_derived_clock     SB_DFF      D       sEETrigInternal_0        3.812        -9.263
sEEACQ[0]           pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sAddress_RNIUQOL4[1]     3.917        -9.207
sEEACQ[1]           pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sAddress_RNIUQOL4[1]     3.917        -9.207
sEEACQ[2]           pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sAddress_RNIUQOL4[1]     3.917        -9.207
sEEACQ[3]           pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sAddress_RNIUQOL4[1]     3.917        -9.207
sEEACQ[4]           pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sAddress_RNIUQOL4[1]     3.917        -9.207
sEEACQ[5]           pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sAddress_RNIUQOL4[1]     3.917        -9.207
sEEACQ[6]           pll256M2|PLLOUTCOREB_derived_clock     SB_DFFE     E       sAddress_RNIUQOL4[1]     3.917        -9.207
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.917
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.812

    - Propagation time:                      13.124
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.312

    Number of logic level(s):                6
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPointerReset / D
    The start point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i             SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                        Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     Net         -        -       1.371     -           11        
sPointer_RNIHMIO1[0]                  SB_LUT4     I2       In      -         3.959       -         
sPointer_RNIHMIO1[0]                  SB_LUT4     O        Out     0.379     4.338       -         
N_9_0                                 Net         -        -       1.371     -           2         
sAddress_RNI0CKT1[6]                  SB_LUT4     I0       In      -         5.708       -         
sAddress_RNI0CKT1[6]                  SB_LUT4     O        Out     0.449     6.157       -         
N_281_mux                             Net         -        -       1.371     -           3         
sAddress_RNIEJ652[2]                  SB_LUT4     I0       In      -         7.528       -         
sAddress_RNIEJ652[2]                  SB_LUT4     O        Out     0.449     7.977       -         
N_28_0                                Net         -        -       1.371     -           3         
sEEPointerReset_RNO_0                 SB_LUT4     I0       In      -         9.348       -         
sEEPointerReset_RNO_0                 SB_LUT4     O        Out     0.449     9.797       -         
N_55                                  Net         -        -       1.371     -           1         
sEEPointerReset_RNO                   SB_LUT4     I0       In      -         11.168      -         
sEEPointerReset_RNO                   SB_LUT4     O        Out     0.449     11.617      -         
sEEPointerReset_2                     Net         -        -       1.507     -           1         
sEEPointerReset                       SB_DFF      D        In      -         13.124      -         
===================================================================================================
Total path delay (propagation time + setup) of 13.229 is 3.268(24.7%) logic and 9.961(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.917
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.812

    - Propagation time:                      13.124
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.312

    Number of logic level(s):                6
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEESingleCont / D
    The start point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i             SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                        Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     Net         -        -       1.371     -           11        
sPointer_RNIHMIO1[0]                  SB_LUT4     I2       In      -         3.959       -         
sPointer_RNIHMIO1[0]                  SB_LUT4     O        Out     0.379     4.338       -         
N_9_0                                 Net         -        -       1.371     -           2         
sAddress_RNI0CKT1[6]                  SB_LUT4     I0       In      -         5.708       -         
sAddress_RNI0CKT1[6]                  SB_LUT4     O        Out     0.449     6.157       -         
N_281_mux                             Net         -        -       1.371     -           3         
sAddress_RNIEJ652_0[2]                SB_LUT4     I0       In      -         7.528       -         
sAddress_RNIEJ652_0[2]                SB_LUT4     O        Out     0.449     7.977       -         
N_21_0                                Net         -        -       1.371     -           3         
sPointer_RNICNB82_0[1]                SB_LUT4     I0       In      -         9.348       -         
sPointer_RNICNB82_0[1]                SB_LUT4     O        Out     0.449     9.797       -         
N_23_0                                Net         -        -       1.371     -           2         
sEESingleCont_RNO                     SB_LUT4     I0       In      -         11.168      -         
sEESingleCont_RNO                     SB_LUT4     O        Out     0.449     11.617      -         
sEESingleCont_0                       Net         -        -       1.507     -           1         
sEESingleCont                         SB_DFF      D        In      -         13.124      -         
===================================================================================================
Total path delay (propagation time + setup) of 13.229 is 3.268(24.7%) logic and 9.961(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.917
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.812

    - Propagation time:                      13.075
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.263

    Number of logic level(s):                6
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEETrigInternal / D
    The start point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i             SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                        Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     Net         -        -       1.371     -           11        
sPointer_RNIHMIO1[0]                  SB_LUT4     I2       In      -         3.959       -         
sPointer_RNIHMIO1[0]                  SB_LUT4     O        Out     0.379     4.338       -         
N_9_0                                 Net         -        -       1.371     -           2         
sAddress_RNI0CKT1[6]                  SB_LUT4     I0       In      -         5.708       -         
sAddress_RNI0CKT1[6]                  SB_LUT4     O        Out     0.449     6.157       -         
N_281_mux                             Net         -        -       1.371     -           3         
sAddress_RNIEJ652_0[2]                SB_LUT4     I0       In      -         7.528       -         
sAddress_RNIEJ652_0[2]                SB_LUT4     O        Out     0.449     7.977       -         
N_21_0                                Net         -        -       1.371     -           3         
sEETrigInternal_RNO_0                 SB_LUT4     I1       In      -         9.348       -         
sEETrigInternal_RNO_0                 SB_LUT4     O        Out     0.400     9.748       -         
N_57                                  Net         -        -       1.371     -           1         
sEETrigInternal_RNO                   SB_LUT4     I0       In      -         11.119      -         
sEETrigInternal_RNO                   SB_LUT4     O        Out     0.449     11.568      -         
sEETrigInternal_0                     Net         -        -       1.507     -           1         
sEETrigInternal                       SB_DFF      D        In      -         13.075      -         
===================================================================================================
Total path delay (propagation time + setup) of 13.180 is 3.219(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.917
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.917

    - Propagation time:                      13.124
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.207

    Number of logic level(s):                6
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEETrigCounter[0] / E
    The start point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i             SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                        Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     Net         -        -       1.371     -           11        
sPointer_RNIHMIO1[0]                  SB_LUT4     I2       In      -         3.959       -         
sPointer_RNIHMIO1[0]                  SB_LUT4     O        Out     0.379     4.338       -         
N_9_0                                 Net         -        -       1.371     -           2         
sAddress_RNI0CKT1[6]                  SB_LUT4     I0       In      -         5.708       -         
sAddress_RNI0CKT1[6]                  SB_LUT4     O        Out     0.449     6.157       -         
N_281_mux                             Net         -        -       1.371     -           3         
sAddress_RNIEJ652[2]                  SB_LUT4     I0       In      -         7.528       -         
sAddress_RNIEJ652[2]                  SB_LUT4     O        Out     0.449     7.977       -         
N_28_0                                Net         -        -       1.371     -           3         
sPointer_RNICNB82_1[1]                SB_LUT4     I0       In      -         9.348       -         
sPointer_RNICNB82_1[1]                SB_LUT4     O        Out     0.449     9.797       -         
N_33_0                                Net         -        -       1.371     -           4         
sAddress_RNII3DD2[1]                  SB_LUT4     I0       In      -         11.168      -         
sAddress_RNII3DD2[1]                  SB_LUT4     O        Out     0.449     11.617      -         
sEETrigCounter_1_sqmuxa               Net         -        -       1.507     -           8         
sEETrigCounter[0]                     SB_DFFE     E        In      -         13.124      -         
===================================================================================================
Total path delay (propagation time + setup) of 13.124 is 3.163(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.917
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.917

    - Propagation time:                      13.124
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.207

    Number of logic level(s):                6
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEADC_freq[0] / E
    The start point is clocked by            pll256M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll256M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i             SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                        Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     Net         -        -       1.371     -           11        
sPointer_RNIHMIO1[0]                  SB_LUT4     I2       In      -         3.959       -         
sPointer_RNIHMIO1[0]                  SB_LUT4     O        Out     0.379     4.338       -         
N_9_0                                 Net         -        -       1.371     -           2         
sAddress_RNI0CKT1[6]                  SB_LUT4     I0       In      -         5.708       -         
sAddress_RNI0CKT1[6]                  SB_LUT4     O        Out     0.449     6.157       -         
N_281_mux                             Net         -        -       1.371     -           3         
sAddress_RNIEJ652[2]                  SB_LUT4     I0       In      -         7.528       -         
sAddress_RNIEJ652[2]                  SB_LUT4     O        Out     0.449     7.977       -         
N_28_0                                Net         -        -       1.371     -           3         
sPointer_RNICNB82[1]                  SB_LUT4     I0       In      -         9.348       -         
sPointer_RNICNB82[1]                  SB_LUT4     O        Out     0.449     9.797       -         
N_30_0                                Net         -        -       1.371     -           3         
sAddress_RNII3DD2_1[1]                SB_LUT4     I0       In      -         11.168      -         
sAddress_RNII3DD2_1[1]                SB_LUT4     O        Out     0.449     11.617      -         
sEEADC_freq_1_sqmuxa                  Net         -        -       1.507     -           8         
sEEADC_freq[0]                        SB_DFFE     E        In      -         13.124      -         
===================================================================================================
Total path delay (propagation time + setup) of 13.124 is 3.163(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 145MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        371 uses
SB_DFF          5 uses
SB_DFFE         183 uses
SB_DFFER        108 uses
SB_DFFES        4 uses
SB_DFFESR       1 use
SB_DFFNR        14 uses
SB_DFFR         133 uses
SB_DFFS         9 uses
SB_DFFSR        32 uses
SB_DFFSS        1 use
SB_GB           6 uses
SB_PLL40_2F_CORE  1 use
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         700 uses

I/O ports: 69
I/O primitives: 69
SB_GB_IO       2 uses
SB_IO          67 uses

I/O Register bits:                  0
Register bits not including I/Os:   490 (13%)
Total load per clock:
   pll100M|PLLOUTCORE_derived_clock: 175
   pll256M2|PLLOUTCOREA_derived_clock: 137
   pll256M2|PLLOUTCOREB_derived_clock: 149
   MATTY_MAIN_VHDL|spi_sclk: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 700 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 700 = 700 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 145MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Feb 27 22:21:39 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf " "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yE:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf ...
start to read sdc/scf file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
sdc_reader OK E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
Stored edif netlist at E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC

write Timing Constraint to E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	700
    Number of DFFs      	:	490
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	371
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	67
    Number of GBIOs     	:	2
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	153
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	2
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	163
    Total CARRYs inserted                                          	:	2


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'spi_sclk_ibuf_gb_io' is assigned to a non-GB pin '70'. Replacing it with SB_IO 'spi_sclk_ibuf_gb_io' and SB_GB 'spi_sclk_ibuf_gb_io_gb'
W2216: SB_GB_IO 'reset_ibuf_gb_io' is assigned to a non-GB pin '48'. Replacing it with SB_IO 'reset_ibuf_gb_io' and SB_GB 'reset_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	864
    Number of DFFs      	:	490
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	351
        LUT, DFF and CARRY	:	139
    Combinational LogicCells
        Only LUT         	:	257
        CARRY Only       	:	122
        LUT with CARRY   	:	117
    LogicCells                  :	986/3520
    PLBs                        :	145/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2


I2088: Phase 3, elapsed time : 1.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.0 (sec)

Final Design Statistics
    Number of LUTs      	:	864
    Number of DFFs      	:	490
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	69
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2

Device Utilization Summary
    LogicCells                  :	986/3520
    PLBs                        :	216/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 8
Clock: MATTY_MAIN_VHDL|spi_sclk | Frequency: 196.60 MHz | Target: 1.00 MHz
Clock: clk | Frequency: N/A | Target: 12.00 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTCORE | Frequency: 119.79 MHz | Target: 100.50 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 100.50 MHz
Clock: pll256M2_inst.pll256M2_inst/PLLOUTCOREA | Frequency: 100.67 MHz | Target: 255.01 MHz
Clock: pll256M2_inst.pll256M2_inst/PLLOUTCOREB | Frequency: 196.15 MHz | Target: 127.51 MHz
Clock: pll256M2_inst.pll256M2_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 255.01 MHz
Clock: pll256M2_inst.pll256M2_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 127.51 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4036
used logic cells: 986
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4036
used logic cells: 986
Translating sdc file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc...
Translated sdc file is E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --outdir "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router" --sdf_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc --outdir E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router --sdf_file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MATTY_MAIN_VHDL
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1188 
I1212: Iteration  1 :   321 unrouted : 6 seconds
I1212: Iteration  2 :    52 unrouted : 3 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 11
I1206: Completed routing
I1204: Writing Design MATTY_MAIN_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 22 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v" --vhdl "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd" --lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 27 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc" --sdf-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --report-file "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc --sdf-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --report-file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll256M2_inst.pll256M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 198 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --design "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --device_name iCE40HX4K --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 9 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-BO7P8I0

# Tue Feb 27 22:53:13 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Top entity is set to MATTY_MAIN_VHDL.
File E:\iCE40HX8kLED\test\MATTY\MATTY\gray_counter.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\asyn_fifo.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd changed - recompiling
VHDL syntax check successful!
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main248.vhd changed - recompiling
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":110:8:110:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":111:8:111:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":116:8:116:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":146:8:146:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":171:8:171:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":173:11:173:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":174:11:174:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":175:11:175:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":176:11:176:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":177:11:177:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":178:11:178:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":179:11:179:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":180:11:180:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":181:11:181:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":182:11:182:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":183:11:183:20|Signal sadc0_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":184:11:184:20|Signal sadc1_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":185:11:185:20|Signal sadc2_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":186:11:186:20|Signal sadc3_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":187:11:187:20|Signal sadc4_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":188:11:188:20|Signal sadc5_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":189:11:189:20|Signal sadc6_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":190:11:190:20|Signal sadc7_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":191:11:191:20|Signal sadc8_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":192:11:192:20|Signal sadc9_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":193:11:193:21|Signal sadc0_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":194:11:194:21|Signal sadc1_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":195:11:195:21|Signal sadc2_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":196:11:196:21|Signal sadc3_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":197:11:197:21|Signal sadc4_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":198:11:198:21|Signal sadc5_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":199:11:199:21|Signal sadc6_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":200:11:200:21|Signal sadc7_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":201:11:201:21|Signal sadc8_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":202:11:202:21|Signal sadc9_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":223:8:223:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":4:7:4:13|Synthesizing work.pll100m.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll100m.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input extfeedback of instance pll100M_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input latchinputvalue of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sdi of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sclk of instance pll100M_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Pruning unused register spi_cs_prev_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_41_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_40_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_39_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_38_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_37_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_36_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_35_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_34_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_33_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_32_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_31_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_30_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_29_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_28_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_27_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_26_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_25_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_24_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_23_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_22_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_21_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_20_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_19_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_18_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_17_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_16_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_15_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_14_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_13_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_12_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_11_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_10_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_9_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_8_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_7_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_6_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_5_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_4_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_3_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_2_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_1_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sCounterTemp_3(23 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":420:0:420:1|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEETrigInternal. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPeriod[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPoff[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEDelayACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEETrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPonPoff[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPon[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEESingleCont. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":143:36:143:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":143:36:143:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":789:0:789:1|Feedback mux created for signal sDAC_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal spi_mosi_ready_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":105:46:105:48|Feedback mux created for signal spi_mosi_ready_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":420:0:420:1|Feedback mux created for signal sEETrigInternal_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":151:38:151:40|Feedback mux created for signal trig_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":141:46:141:48|Feedback mux created for signal sPeriod_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":104:47:104:49|Feedback mux created for signal spi_mosi_ready_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[1:1]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[2:2]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[3:3]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[4:4]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[5:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[6:6]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[7:7]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[8:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[9:9]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[10:10]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[11:11]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[12:12]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[13:13]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[14:14]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 22:53:15 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 22:53:15 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 22:53:15 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 22:53:16 2018

###########################################################]
Pre-mapping Report

# Tue Feb 27 22:53:17 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
@L: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                                               Clock                   Clock
Clock                                  Frequency     Period        Type                                                Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       1000.000      inferred                                            Inferred_clkgroup_0     45   
clk                                    12.0 MHz      83.333        declared                                            default_clkgroup_0      0    
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     9.950         derived (from clk)                                  default_clkgroup_0      145  
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     7.842         derived (from clk)                                  default_clkgroup_0      278  
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      15.683        derived (from clk)                                  default_clkgroup_0      26   
sclk_gen|o_sclk_derived_clock          100.5 MHz     9.950         derived (from pll100M|PLLOUTCORE_derived_clock)     default_clkgroup_0      43   
====================================================================================================================================================

@W: MT529 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk which controls 45 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 27 22:53:17 2018

###########################################################]
Map & Optimize Report

# Tue Feb 27 22:53:18 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Boundary register rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":420:0:420:1|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":824:0:824:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":558:0:558:1|User-specified initial value defined for instance sACQtime is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":420:0:420:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":524:0:524:1|User-specified initial value defined for instance sPoff is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":420:0:420:1|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRead_data is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":789:0:789:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":143:36:143:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance spi_data_miso[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":789:0:789:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":454:0:454:1|User-specified initial value defined for instance sACQ is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sCounterRAM[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":141:46:141:48|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":510:0:510:1|User-specified initial value defined for instance sPon is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":581:0:581:1|User-specified initial value defined for instance sPeriod is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":824:0:824:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":789:0:789:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":143:36:143:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_nWE is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":1078:0:1078:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":105:46:105:48|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":151:38:151:40|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":104:47:104:49|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":824:0:824:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":476:0:476:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterRAM[7:0] 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -7.72ns		 894 /       482
   2		0h:00m:01s		    -7.72ns		 894 /       482
   3		0h:00m:01s		    -7.55ns		 894 /       482
   4		0h:00m:01s		    -7.38ns		 894 /       482

   5		0h:00m:01s		    -7.38ns		 894 /       482
   6		0h:00m:01s		    -7.30ns		 895 /       482


   7		0h:00m:01s		    -7.30ns		 896 /       482
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":151:38:151:40|Boundary register trig_prev (in view: work.MATTY_MAIN_VHDL(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 1955 signals to level zero using alternate method
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":332:1:332:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":324:1:324:12|SB_GB inserted on the net pll_clk100_0.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":37:6:37:13|SB_GB_IO inserted on the port spi_sclk.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":332:1:332:13|SB_GB inserted on the net pll_clk64.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: FX1017 :|SB_GB inserted on the net un1_sEETrigInternal_2_sqmuxa_2.
@N: FX1017 :|SB_GB inserted on the net N_1647.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":32:7:32:11|SB_GB_IO inserted on the port reset.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 453 clock pin(s) of sequential element(s)
0 instances converted, 453 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                           
----------------------------------------------------------------------------------------------------------------------
@K:CKID0004       spi_sclk_ibuf_gb_io     SB_GB_IO               29         spi_slave_inst.rx_data_count_pos_sclk_i[2]
======================================================================================================================
=============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       278        sAddress[0]                         Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll100M_inst.pll100M_inst       SB_PLL40_CORE          149        sPeriod_prev_e_0                    Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       26         button_debounce_counter_esr[23]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 112MB peak: 141MB)

Writing Analyst data base E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk with period 1000.00ns. Please declare a user-defined clock on object "p:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 
@N: MT615 |Found clock pll100M|PLLOUTCORE_derived_clock with period 9.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 27 22:53:21 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -13.565

                                       Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       122.7 MHz     1000.000      8.152         991.848     inferred               Inferred_clkgroup_0
clk                                    12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     3.7 MHz       9.950         267.682       -7.197      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     4.7 MHz       7.842         210.963       -13.565     derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      2.6 MHz       15.683        390.594       -9.144      derived (from clk)     default_clkgroup_0 
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (pll128M2|PLLOUTCOREB_derived_clock:r) to clock (pll100M|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 0.38 ns is too small.  
@W: MT116 |Paths from clock (pll128M2|PLLOUTCOREA_derived_clock:r) to clock (pll100M|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 0.52 ns is too small.  
@W: MT116 |Paths from clock (pll100M|PLLOUTCORE_derived_clock:r) to clock (pll128M2|PLLOUTCOREA_derived_clock:r) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll100M|PLLOUTCORE_derived_clock    pll100M|PLLOUTCORE_derived_clock    |  9.950       -5.029   |  No paths    -        |  No paths    -      |  No paths    -    
pll100M|PLLOUTCORE_derived_clock    pll128M2|PLLOUTCOREA_derived_clock  |  0.524       -7.197   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll100M|PLLOUTCORE_derived_clock    |  0.524       -13.565  |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREA_derived_clock  |  7.842       -6.163   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  7.842       3.642    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll100M|PLLOUTCORE_derived_clock    |  0.383       -9.144   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  15.683      7.977    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk            pll128M2|PLLOUTCOREA_derived_clock  |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk            MATTY_MAIN_VHDL|spi_sclk            |  1000.000    991.848  |  1000.000    991.848  |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                          Arrival            
Instance                                       Reference                    Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       991.848
spi_slave_inst.tx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       991.890
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       991.890
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[3]     0.540       991.890
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       991.918
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       991.918
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[4]     0.540       991.918
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[5]     0.540       991.981
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                              Required            
Instance                                       Reference                    Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.tx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      992.184
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      8.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.848

    Number of logic level(s):                8
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           2         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      I3       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      O        Out     0.287     4.246       -         
rx_data_count_neg_sclk_i_RNIR8S53[3]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         5.151       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         5.292       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     5.418       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         5.432       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     5.558       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         5.572       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     5.698       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         5.712       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         6.224       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     6.540       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         8.047       -         
======================================================================================================================
Total path delay (propagation time + setup) of 8.152 is 2.328(28.6%) logic and 5.824(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll100M|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                  Arrival           
Instance         Reference                            Type        Pin     Net              Time        Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
sACQtime         pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sACQtime         0.540       -7.197
sCounter[10]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[10]     0.540       -5.029
sCounter[11]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[11]     0.540       -4.980
sCounter[20]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[20]     0.540       -4.966
sCounter[16]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[16]     0.540       -4.959
sCounter[21]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[21]     0.540       -4.917
sCounter[18]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[18]     0.540       -4.902
sCounter[17]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[17]     0.540       -4.896
sCounter[19]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[19]     0.540       -4.853
sCounter[22]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[22]     0.540       -4.832
=============================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                       Required           
Instance           Reference                            Type        Pin     Net                   Time         Slack 
                   Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------
sCounterRAM[0]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[0]     0.418        -7.197
sCounterRAM[1]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[1]     0.418        -7.197
sCounterRAM[2]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[2]     0.418        -7.197
sCounterRAM[3]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[3]     0.418        -7.197
sCounterRAM[4]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[4]     0.418        -7.197
sCounterRAM[5]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[5]     0.418        -7.197
sCounterRAM[6]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[6]     0.418        -7.197
sCounterRAM[7]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[7]     0.418        -7.127
sRAM_ADD[0]        pll100M|PLLOUTCORE_derived_clock     SB_DFFE     E       un1_reset_inv_0       0.524        -5.342
sRAM_ADD[1]        pll100M|PLLOUTCORE_derived_clock     SB_DFFE     E       un1_reset_inv_0       0.524        -5.342
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[0] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNIGG4E1                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIGG4E1                SB_LUT4     O        Out     0.400     2.539       -         
N_140_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[0]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[0]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[0]                     Net         -        -       1.507     -           1         
sCounterRAM[0]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[6] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNIGG4E1                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIGG4E1                SB_LUT4     O        Out     0.400     2.539       -         
N_140_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[6]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[6]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[6]                     Net         -        -       1.507     -           1         
sCounterRAM[6]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[5] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNIGG4E1                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIGG4E1                SB_LUT4     O        Out     0.400     2.539       -         
N_140_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[5]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[5]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[5]                     Net         -        -       1.507     -           1         
sCounterRAM[5]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[4] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNIGG4E1                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIGG4E1                SB_LUT4     O        Out     0.400     2.539       -         
N_140_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[4]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[4]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[4]                     Net         -        -       1.507     -           1         
sCounterRAM[4]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[3] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNIGG4E1                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIGG4E1                SB_LUT4     O        Out     0.400     2.539       -         
N_140_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[3]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[3]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[3]                     Net         -        -       1.507     -           1         
sCounterRAM[3]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                      Arrival            
Instance           Reference                              Type        Pin     Net                Time        Slack  
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sEEACQ[1]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEACQ[1]          0.540       -13.565
sEEDelayACQ[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEDelayACQ[1]     0.540       -13.516
sEEPoff[1]         pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPoff[1]         0.540       -13.495
sEEPon[0]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[0]          0.540       -13.297
sEEPonPoff[0]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[0]      0.540       -13.268
sEEPon[3]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[3]          0.540       -13.222
sEEPonPoff[3]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[3]      0.540       -13.201
sEEPon[1]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[1]          0.540       -13.156
sEEPonPoff[1]      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPonPoff[1]      0.540       -13.128
sEEPon[4]          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     Q       sEEPon[4]          0.540       -13.082
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required            
Instance            Reference                              Type         Pin     Net                     Time         Slack  
                    Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------
sACQtime            pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      D       sacqtime2               0.418        -13.565
sPoff               pll128M2|PLLOUTCOREA_derived_clock     SB_DFFS      D       spoff2_i                0.418        -10.396
sTrigCounter[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     0.418        -9.439 
sTrigCounter[2]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     0.418        -9.439 
sTrigCounter[4]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     0.418        -9.439 
sTrigCounter[6]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     0.418        -9.439 
sTrigCounter[7]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     0.418        -9.439 
sTrigCounter[3]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     0.418        -9.369 
sTrigCounter[5]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     0.418        -9.369 
sTrigInternal       pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      D       sTrigInternal_0         0.418        -9.369 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.984
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -13.565

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           3         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       1.371     -           2         
un1_sEEPoff_6_cry_2_c_RNO     SB_LUT4      I1       In      -         7.549       -         
un1_sEEPoff_6_cry_2_c_RNO     SB_LUT4      O        Out     0.400     7.949       -         
un1_sEEPoff_6_cry_2_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_2_c         SB_CARRY     I0       In      -         8.854       -         
un1_sEEPoff_6_cry_2_c         SB_CARRY     CO       Out     0.258     9.111       -         
un1_sEEPoff_6_cry_2           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CI       In      -         9.126       -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.126     9.252       -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         9.266       -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     9.392       -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         9.406       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     9.532       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.546       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.672       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.686       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.813       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.826       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.953       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.967       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.093      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.107      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.233      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.247      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.373      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.387      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.514      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.528      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.654      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.668      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.794      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.808      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.934      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.948      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.074      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.088      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.214      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.229      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.355      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.369      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.495      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.509      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.635      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.649      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.775      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.161      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.477      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.984      -         
============================================================================================
Total path delay (propagation time + setup) of 14.089 is 5.313(37.7%) logic and 8.776(62.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.519

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
sEEACQ[1]                      SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                      Net          -        -       1.599     -           3         
sEEACQ_RNIMJKP_0[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]            Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]             SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]             SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]             Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]             SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]             SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]             Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c          SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c          SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CI       In      -         7.355       -         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CO       Out     0.126     7.481       -         
un1_sEEPoff_5_cry_3            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CI       In      -         7.495       -         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CO       Out     0.126     7.621       -         
un1_sEEPoff_5_cry_4            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CI       In      -         7.635       -         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CO       Out     0.126     7.761       -         
un1_sEEPoff_5_cry_5            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CI       In      -         7.775       -         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CO       Out     0.126     7.902       -         
un1_sEEPoff_5_cry_6            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CI       In      -         7.916       -         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CO       Out     0.126     8.042       -         
un1_sEEPoff_5_cry_7            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CI       In      -         8.056       -         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CO       Out     0.126     8.182       -         
un1_sEEPoff_5_cry_8            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CI       In      -         8.196       -         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CO       Out     0.126     8.322       -         
un1_sEEPoff_5_cry_9            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CI       In      -         8.336       -         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CO       Out     0.126     8.462       -         
un1_sEEPoff_5_cry_10           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CI       In      -         8.476       -         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CO       Out     0.126     8.603       -         
un1_sEEPoff_5_cry_11           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CI       In      -         8.617       -         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CO       Out     0.126     8.743       -         
un1_sEEPoff_5_cry_12           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CI       In      -         8.757       -         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CO       Out     0.126     8.883       -         
un1_sEEPoff_5_cry_13           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CI       In      -         8.897       -         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CO       Out     0.126     9.023       -         
un1_sEEPoff_5_cry_14           Net          -        -       0.386     -           1         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      I3       In      -         9.409       -         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      O        Out     0.316     9.725       -         
un1_sEEPoff_6_cry_15_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_15_c         SB_CARRY     I0       In      -         10.630      -         
un1_sEEPoff_6_cry_15_c         SB_CARRY     CO       Out     0.258     10.887      -         
un1_sEEPoff_6_cry_15           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21           Net          -        -       0.386     -           1         
sACQtime_RNO                   SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                   SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                      Net          -        -       1.507     -           1         
sACQtime                       SB_DFFR      D        In      -         13.937      -         
=============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.519

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           3         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c         SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c         SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      I3       In      -         7.727       -         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      O        Out     0.316     8.042       -         
un1_sEEPoff_6_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     I0       In      -         8.947       -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.258     9.205       -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         9.219       -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     9.345       -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         9.359       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     9.485       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.499       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.626       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.640       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.766       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.780       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.906       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.920       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.046      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.060      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.186      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.200      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.326      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.341      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.467      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.481      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.607      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.621      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.747      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.761      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.887      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.937      -         
============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.519

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           3         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c         SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c         SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CI       In      -         7.355       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.126     7.481       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      I3       In      -         7.867       -         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      O        Out     0.316     8.183       -         
un1_sEEPoff_6_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     I0       In      -         9.088       -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.258     9.345       -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         9.359       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     9.485       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.499       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.626       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.640       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.766       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.780       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.906       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.920       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.046      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.060      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.186      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.200      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.326      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.341      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.467      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.481      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.607      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.621      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.747      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.761      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.887      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.937      -         
============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      13.937
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -13.519

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           3         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIMJKP_0[1]           SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIMJKP_0[1]           Net          -        -       1.371     -           3         
sEEACQ_RNI949J1[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNI949J1[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNI949J1[0]            Net          -        -       1.371     -           1         
sEEACQ_RNINK3P3[0]            SB_LUT4      I1       In      -         5.779       -         
sEEACQ_RNINK3P3[0]            SB_LUT4      O        Out     0.400     6.178       -         
sEEACQ_RNINK3P3[0]            Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_2_c         SB_CARRY     I0       In      -         7.083       -         
un1_sEEPoff_5_cry_2_c         SB_CARRY     CO       Out     0.258     7.341       -         
un1_sEEPoff_5_cry_2           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CI       In      -         7.355       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.126     7.481       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CI       In      -         7.495       -         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CO       Out     0.126     7.621       -         
un1_sEEPoff_5_cry_4           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      I3       In      -         8.007       -         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      O        Out     0.316     8.323       -         
un1_sEEPoff_6_cry_5_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     I0       In      -         9.228       -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.258     9.485       -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         9.499       -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     9.626       -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         9.640       -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     9.766       -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         9.780       -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     9.906       -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         9.920       -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     10.046      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         10.060      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     10.186      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         10.200      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     10.326      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         10.341      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     10.467      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         10.481      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     10.607      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         10.621      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     10.747      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         10.761      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     10.887      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         10.901      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     11.028      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         11.041      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     11.168      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         11.182      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     11.308      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         11.322      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     11.448      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         11.462      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     11.588      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         11.602      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     11.729      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         12.115      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     12.430      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         13.937      -         
============================================================================================
Total path delay (propagation time + setup) of 14.042 is 5.360(38.2%) logic and 8.682(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                    Starting                                                                                     Arrival           
Instance                            Reference                              Type          Pin     Net                             Time        Slack 
                                    Clock                                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------
sSingleCont                         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR       Q       LED_MODE_c                      0.540       -9.144
button_debounce_counter[19]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[19]     0.540       7.977 
button_debounce_counter[15]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[15]     0.540       8.026 
button_debounce_counter[20]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[20]     0.540       8.026 
button_debounce_counter[11]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[11]     0.540       8.047 
button_debounce_counter[21]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[21]     0.540       8.047 
button_debounce_counter_esr[23]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFESR     Q       button_debounce_counter[23]     0.540       8.047 
button_debounce_counter[16]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[16]     0.540       8.075 
button_debounce_counter[12]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[12]     0.540       8.096 
button_debounce_counter[17]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR      Q       button_debounce_counter[17]     0.540       8.096 
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                            Required           
Instance              Reference                              Type         Pin     Net                     Time         Slack 
                      Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------
sTrigCounter[1]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     0.277        -9.144
sTrigCounter[2]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     0.277        -9.144
sTrigCounter[4]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     0.277        -9.144
sTrigCounter[6]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     0.277        -9.144
sTrigCounter[7]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     0.277        -9.144
sTrigCounter[3]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     0.277        -8.996
sTrigCounter[5]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     0.277        -8.996
sTrigCounter[0]       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[0]     0.277        -7.310
sTrigInternal         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sTrigInternal_0         0.277        -5.567
sbuttonModeStatus     pll128M2|PLLOUTCOREB_derived_clock     SB_DFF       D       sbuttonModeStatus_0     15.578       7.977 
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[1] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
un10_trig_prev_cry_7_c_RNITJQK8     Net          -        -       1.371     -           5         
sTrigCounter_RNO[1]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[1]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[1]                 Net          -        -       1.507     -           1         
sTrigCounter[1]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
un10_trig_prev_cry_7_c_RNITJQK8     Net          -        -       1.371     -           5         
sTrigCounter_RNO[6]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[6]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[6]                 Net          -        -       1.507     -           1         
sTrigCounter[6]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[7] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
un10_trig_prev_cry_7_c_RNITJQK8     Net          -        -       1.371     -           5         
sTrigCounter_RNO[7]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[7]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[7]                 Net          -        -       1.507     -           1         
sTrigCounter[7]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[4] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
un10_trig_prev_cry_7_c_RNITJQK8     Net          -        -       1.371     -           5         
sTrigCounter_RNO[4]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[4]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[4]                 Net          -        -       1.507     -           1         
sTrigCounter[4]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.144

    Number of logic level(s):                4
    Starting point:                          sSingleCont / Q
    Ending point:                            sTrigCounter[2] / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
sSingleCont                         SB_DFFR      Q        Out     0.540     0.540       -         
LED_MODE_c                          Net          -        -       1.599     -           3         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      I0       In      -         2.139       -         
sPeriod_prev_e_0_RNI4PIC            SB_LUT4      O        Out     0.386     2.525       -         
un1_scounter_i_o2_0_1_1             Net          -        -       1.371     -           1         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      I2       In      -         3.896       -         
reset_ibuf_gb_io_RNIK6E77           SB_LUT4      O        Out     0.379     4.274       -         
un1_scounter_i_o2_0_1               Net          -        -       1.371     -           3         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      I0       In      -         5.645       -         
un10_trig_prev_cry_7_c_RNITJQK8     SB_LUT4      O        Out     0.449     6.094       -         
un10_trig_prev_cry_7_c_RNITJQK8     Net          -        -       1.371     -           5         
sTrigCounter_RNO[2]                 SB_LUT4      I0       In      -         7.465       -         
sTrigCounter_RNO[2]                 SB_LUT4      O        Out     0.449     7.914       -         
sTrigCounter_RNO[2]                 Net          -        -       1.507     -           1         
sTrigCounter[2]                     SB_DFFSR     D        In      -         9.421       -         
==================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        364 uses
SB_DFF          4 uses
SB_DFFE         184 uses
SB_DFFER        107 uses
SB_DFFES        4 uses
SB_DFFESR       1 use
SB_DFFNR        14 uses
SB_DFFR         126 uses
SB_DFFS         9 uses
SB_DFFSR        32 uses
SB_DFFSS        1 use
SB_GB           6 uses
SB_PLL40_2F_CORE  1 use
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         689 uses

I/O ports: 69
I/O primitives: 69
SB_GB_IO       2 uses
SB_IO          67 uses

I/O Register bits:                  0
Register bits not including I/Os:   482 (13%)
Total load per clock:
   pll100M|PLLOUTCORE_derived_clock: 149
   pll128M2|PLLOUTCOREA_derived_clock: 278
   pll128M2|PLLOUTCOREB_derived_clock: 26
   MATTY_MAIN_VHDL|spi_sclk: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 689 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 689 = 689 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 29MB peak: 142MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Feb 27 22:53:21 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt
MATTY_Implmnt: newer file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf " "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yE:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf ...
start to read sdc/scf file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
sdc_reader OK E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
Stored edif netlist at E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC

write Timing Constraint to E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	689
    Number of DFFs      	:	482
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	364
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	67
    Number of GBIOs     	:	2
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	154
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	164
    Total CARRYs inserted                                          	:	1


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'spi_sclk_ibuf_gb_io' is assigned to a non-GB pin '70'. Replacing it with SB_IO 'spi_sclk_ibuf_gb_io' and SB_GB 'spi_sclk_ibuf_gb_io_gb'
W2216: SB_GB_IO 'reset_ibuf_gb_io' is assigned to a non-GB pin '48'. Replacing it with SB_IO 'reset_ibuf_gb_io' and SB_GB 'reset_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	854
    Number of DFFs      	:	482
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	370

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	350
        LUT, DFF and CARRY	:	132
    Combinational LogicCells
        Only LUT         	:	254
        CARRY Only       	:	120
        LUT with CARRY   	:	118
    LogicCells                  :	974/3520
    PLBs                        :	145/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 35.5 (sec)

Final Design Statistics
    Number of LUTs      	:	854
    Number of DFFs      	:	482
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	370
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	69
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2

Device Utilization Summary
    LogicCells                  :	974/3520
    PLBs                        :	213/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 8
Clock: MATTY_MAIN_VHDL|spi_sclk | Frequency: 196.60 MHz | Target: 1.00 MHz
Clock: clk | Frequency: N/A | Target: 12.00 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTCORE | Frequency: 104.28 MHz | Target: 100.50 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 100.50 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREA | Frequency: 113.53 MHz | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREB | Frequency: 178.28 MHz | Target: 63.75 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 63.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 41.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3906
used logic cells: 974
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3906
used logic cells: 974
Translating sdc file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc...
Translated sdc file is E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --outdir "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router" --sdf_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc --outdir E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router --sdf_file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MATTY_MAIN_VHDL
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1172 
I1212: Iteration  1 :   334 unrouted : 6 seconds
I1212: Iteration  2 :    35 unrouted : 4 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 11
I1206: Completed routing
I1204: Writing Design MATTY_MAIN_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 22 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v" --vhdl "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd" --lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 25 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc" --sdf-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --report-file "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc --sdf-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --report-file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 197 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --design "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --device_name iCE40HX4K --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 10 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-BO7P8I0

# Tue Feb 27 23:16:11 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Top entity is set to MATTY_MAIN_VHDL.
File E:\iCE40HX8kLED\test\MATTY\MATTY\gray_counter.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\asyn_fifo.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd changed - recompiling
VHDL syntax check successful!
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd changed - recompiling
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":110:8:110:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":111:8:111:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":116:8:116:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":146:8:146:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":171:8:171:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":173:11:173:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":174:11:174:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":175:11:175:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":176:11:176:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":177:11:177:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":178:11:178:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":179:11:179:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":180:11:180:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":181:11:181:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":182:11:182:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":183:11:183:20|Signal sadc0_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":184:11:184:20|Signal sadc1_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":185:11:185:20|Signal sadc2_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":186:11:186:20|Signal sadc3_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":187:11:187:20|Signal sadc4_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":188:11:188:20|Signal sadc5_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":189:11:189:20|Signal sadc6_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":190:11:190:20|Signal sadc7_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":191:11:191:20|Signal sadc8_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":192:11:192:20|Signal sadc9_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":193:11:193:21|Signal sadc0_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":194:11:194:21|Signal sadc1_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":195:11:195:21|Signal sadc2_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":196:11:196:21|Signal sadc3_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":197:11:197:21|Signal sadc4_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":198:11:198:21|Signal sadc5_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":199:11:199:21|Signal sadc6_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":200:11:200:21|Signal sadc7_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":201:11:201:21|Signal sadc8_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":202:11:202:21|Signal sadc9_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":223:8:223:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":4:7:4:13|Synthesizing work.pll100m.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll100m.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input extfeedback of instance pll100M_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input latchinputvalue of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sdi of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sclk of instance pll100M_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Pruning unused register spi_cs_prev_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_41_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_40_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_39_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_38_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_37_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_36_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_35_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_34_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_33_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_32_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_31_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_30_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_29_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_28_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_27_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_26_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_25_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_24_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_23_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_22_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_21_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_20_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_19_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_18_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_17_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_16_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_15_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_14_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_13_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_12_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_11_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_10_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_9_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_8_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_7_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_6_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_5_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_4_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_3_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_2_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_1_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sCounterTemp_3(23 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":420:0:420:1|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEETrigInternal. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPeriod[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPoff[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEDelayACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEETrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPonPoff[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPon[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEESingleCont. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":143:36:143:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":143:36:143:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":789:0:789:1|Feedback mux created for signal sDAC_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal spi_mosi_ready_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":105:46:105:48|Feedback mux created for signal spi_mosi_ready_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":420:0:420:1|Feedback mux created for signal sEETrigInternal_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":151:38:151:40|Feedback mux created for signal trig_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":141:46:141:48|Feedback mux created for signal sPeriod_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":104:47:104:49|Feedback mux created for signal spi_mosi_ready_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[1:1]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[2:2]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[3:3]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[4:4]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[5:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[6:6]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[7:7]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[8:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[9:9]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[10:10]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[11:11]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[12:12]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[13:13]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[14:14]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:16:12 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:16:13 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:16:13 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:16:14 2018

###########################################################]
Pre-mapping Report

# Tue Feb 27 23:16:14 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
@L: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                                               Clock                   Clock
Clock                                  Frequency     Period        Type                                                Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       1000.000      inferred                                            Inferred_clkgroup_0     45   
clk                                    12.0 MHz      83.333        declared                                            default_clkgroup_0      0    
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     9.950         derived (from clk)                                  default_clkgroup_0      145  
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     7.842         derived (from clk)                                  default_clkgroup_0      150  
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      15.683        derived (from clk)                                  default_clkgroup_0      154  
sclk_gen|o_sclk_derived_clock          100.5 MHz     9.950         derived (from pll100M|PLLOUTCORE_derived_clock)     default_clkgroup_0      43   
====================================================================================================================================================

@W: MT529 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk which controls 45 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 27 23:16:15 2018

###########################################################]
Map & Optimize Report

# Tue Feb 27 23:16:15 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Boundary register rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":420:0:420:1|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":824:0:824:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":558:0:558:1|User-specified initial value defined for instance sACQtime is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":420:0:420:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":524:0:524:1|User-specified initial value defined for instance sPoff is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":420:0:420:1|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRead_data is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":789:0:789:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":143:36:143:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance spi_data_miso[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":789:0:789:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":454:0:454:1|User-specified initial value defined for instance sACQ is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sCounterRAM[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":141:46:141:48|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":510:0:510:1|User-specified initial value defined for instance sPon is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":581:0:581:1|User-specified initial value defined for instance sPeriod is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":824:0:824:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":789:0:789:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":143:36:143:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_nWE is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":1078:0:1078:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":105:46:105:48|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":151:38:151:40|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":104:47:104:49|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":824:0:824:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":476:0:476:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterRAM[7:0] 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -9.09ns		 898 /       482
   2		0h:00m:01s		    -9.09ns		 898 /       482
   3		0h:00m:01s		    -8.92ns		 898 /       482
   4		0h:00m:01s		    -8.75ns		 898 /       482

   5		0h:00m:02s		    -8.75ns		 904 /       482

@N: FX271 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|Replicating instance sEEPoff[1] (in view: work.MATTY_MAIN_VHDL(behavioral)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   6		0h:00m:02s		    -7.35ns		 912 /       483
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":151:38:151:40|Boundary register trig_prev (in view: work.MATTY_MAIN_VHDL(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 1970 signals to level zero using alternate method
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":332:1:332:13|SB_GB inserted on the net pll_clk64.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":332:1:332:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":324:1:324:12|SB_GB inserted on the net pll_clk100_0.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":37:6:37:13|SB_GB_IO inserted on the port spi_sclk.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: FX1017 :|SB_GB inserted on the net un1_sEETrigInternal_2_sqmuxa_2.
@N: FX1017 :|SB_GB inserted on the net N_1647.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":32:7:32:11|SB_GB_IO inserted on the port reset.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 142MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 454 clock pin(s) of sequential element(s)
0 instances converted, 454 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                           
----------------------------------------------------------------------------------------------------------------------
@K:CKID0004       spi_sclk_ibuf_gb_io     SB_GB_IO               29         spi_slave_inst.rx_data_count_pos_sclk_i[2]
======================================================================================================================
=============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       155        button_debounce_counter_esr[23]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       150        sRead_data_er                       Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       pll100M_inst.pll100M_inst       SB_PLL40_CORE          149        sPeriod_prev_e_0                    Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 113MB peak: 142MB)

Writing Analyst data base E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 143MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 143MB)

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk with period 1000.00ns. Please declare a user-defined clock on object "p:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 
@N: MT615 |Found clock pll100M|PLLOUTCORE_derived_clock with period 9.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 27 23:16:19 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -15.267

                                       Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       122.7 MHz     1000.000      8.152         991.848     inferred               Inferred_clkgroup_0
clk                                    12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     2.5 MHz       9.950         407.087       -5.426      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     11.2 MHz      7.842         89.088        -2.523      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      1.6 MHz       15.683        641.662       -15.267     derived (from clk)     default_clkgroup_0 
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (pll128M2|PLLOUTCOREB_derived_clock:r) to clock (pll100M|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 0.38 ns is too small.  
@W: MT116 |Paths from clock (pll100M|PLLOUTCORE_derived_clock:r) to clock (pll128M2|PLLOUTCOREA_derived_clock:r) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll100M|PLLOUTCORE_derived_clock    pll100M|PLLOUTCORE_derived_clock    |  9.950       -4.910   |  No paths    -        |  No paths    -      |  No paths    -    
pll100M|PLLOUTCORE_derived_clock    pll128M2|PLLOUTCOREA_derived_clock  |  0.524       -5.426   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREA_derived_clock  |  7.842       0.051    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  7.842       -2.523   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll100M|PLLOUTCORE_derived_clock    |  0.383       -15.267  |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll128M2|PLLOUTCOREA_derived_clock  |  7.842       0.135    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  15.683      5.368    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk            pll128M2|PLLOUTCOREA_derived_clock  |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk            MATTY_MAIN_VHDL|spi_sclk            |  1000.000    991.848  |  1000.000    991.848  |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                          Arrival            
Instance                                       Reference                    Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       991.848
spi_slave_inst.tx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       991.890
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       991.890
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[3]     0.540       991.890
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       991.918
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       991.918
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[4]     0.540       991.918
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[5]     0.540       991.981
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                              Required            
Instance                                       Reference                    Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.tx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      992.184
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      8.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.848

    Number of logic level(s):                8
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           2         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      I3       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      O        Out     0.287     4.246       -         
rx_data_count_neg_sclk_i_RNIR8S53[3]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         5.151       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         5.292       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     5.418       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         5.432       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     5.558       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         5.572       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     5.698       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         5.712       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         6.224       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     6.540       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         8.047       -         
======================================================================================================================
Total path delay (propagation time + setup) of 8.152 is 2.328(28.6%) logic and 5.824(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll100M|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                  Arrival           
Instance         Reference                            Type        Pin     Net              Time        Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
sACQtime         pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sACQtime         0.540       -5.426
sCounter[10]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[10]     0.540       -4.910
sCounter[11]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[11]     0.540       -4.860
sCounter[20]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[20]     0.540       -4.846
sCounter[16]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[16]     0.540       -4.839
sCounter[21]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[21]     0.540       -4.797
sCounter[18]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[18]     0.540       -4.783
sCounter[17]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[17]     0.540       -4.776
sCounter[19]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[19]     0.540       -4.734
sCounter[22]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[22]     0.540       -4.713
=============================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                          Required           
Instance            Reference                            Type         Pin     Net                     Time         Slack 
                    Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------
sCounterRAM[0]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[0]       0.418        -5.426
sCounterRAM[1]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[1]       0.418        -5.426
sCounterRAM[2]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[2]       0.418        -5.426
sCounterRAM[3]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[3]       0.418        -5.426
sCounterRAM[4]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[4]       0.418        -5.426
sCounterRAM[5]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[5]       0.418        -5.426
sCounterRAM[6]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[6]       0.418        -5.426
sCounterRAM[7]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[7]       0.418        -5.356
sTrigCounter[1]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     9.845        -4.910
sTrigCounter[2]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     9.845        -4.888
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.426

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[0] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sSPI_MSB0LSB1_RNIBQED2                SB_LUT4     I2       In      -         2.139       -         
sSPI_MSB0LSB1_RNIBQED2                SB_LUT4     O        Out     0.379     2.518       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[0]                    SB_LUT4     I0       In      -         3.889       -         
sCounterRAM_RNO[0]                    SB_LUT4     O        Out     0.449     4.338       -         
sCounterRAM_lm[0]                     Net         -        -       1.507     -           1         
sCounterRAM[0]                        SB_DFFR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.426

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[6] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sSPI_MSB0LSB1_RNIBQED2                SB_LUT4     I2       In      -         2.139       -         
sSPI_MSB0LSB1_RNIBQED2                SB_LUT4     O        Out     0.379     2.518       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[6]                    SB_LUT4     I0       In      -         3.889       -         
sCounterRAM_RNO[6]                    SB_LUT4     O        Out     0.449     4.338       -         
sCounterRAM_lm[6]                     Net         -        -       1.507     -           1         
sCounterRAM[6]                        SB_DFFR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.426

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[5] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sSPI_MSB0LSB1_RNIBQED2                SB_LUT4     I2       In      -         2.139       -         
sSPI_MSB0LSB1_RNIBQED2                SB_LUT4     O        Out     0.379     2.518       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[5]                    SB_LUT4     I0       In      -         3.889       -         
sCounterRAM_RNO[5]                    SB_LUT4     O        Out     0.449     4.338       -         
sCounterRAM_lm[5]                     Net         -        -       1.507     -           1         
sCounterRAM[5]                        SB_DFFR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.426

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[4] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sSPI_MSB0LSB1_RNIBQED2                SB_LUT4     I2       In      -         2.139       -         
sSPI_MSB0LSB1_RNIBQED2                SB_LUT4     O        Out     0.379     2.518       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[4]                    SB_LUT4     I0       In      -         3.889       -         
sCounterRAM_RNO[4]                    SB_LUT4     O        Out     0.449     4.338       -         
sCounterRAM_lm[4]                     Net         -        -       1.507     -           1         
sCounterRAM[4]                        SB_DFFR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.426

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[3] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sSPI_MSB0LSB1_RNIBQED2                SB_LUT4     I2       In      -         2.139       -         
sSPI_MSB0LSB1_RNIBQED2                SB_LUT4     O        Out     0.379     2.518       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[3]                    SB_LUT4     I0       In      -         3.889       -         
sCounterRAM_RNO[3]                    SB_LUT4     O        Out     0.449     4.338       -         
sCounterRAM_lm[3]                     Net         -        -       1.507     -           1         
sCounterRAM[3]                        SB_DFFR     D        In      -         5.845       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                         Arrival           
Instance                           Reference                              Type         Pin     Net                  Time        Slack 
                                   Clock                                                                                              
--------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i          pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       spi_mosi_ready       0.540       -2.523
spi_slave_inst.rxdata_reg_i[2]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       spi_data_mosi[2]     0.540       0.002 
sCounterRAM[0]                     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[0]       0.540       0.051 
spi_slave_inst.rxdata_reg_i[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       spi_data_mosi[1]     0.540       0.051 
spi_slave_inst.rxdata_reg_i[4]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       spi_data_mosi[4]     0.540       0.051 
sCounterADC[2]                     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sCounterADC[2]       0.540       0.065 
sCounterADC[0]                     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sCounterADC[0]       0.540       0.072 
sCounterRAM[3]                     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[3]       0.540       0.072 
sCounterADC[6]                     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sCounterADC[6]       0.540       0.100 
sCounterRAM[1]                     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[1]       0.540       0.100 
======================================================================================================================================


Ending Points with Worst Slack
******************************

                 Starting                                                                                        Required           
Instance         Reference                              Type        Pin     Net                                  Time         Slack 
                 Clock                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------
sEEPeriod[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     E       un1_sEETrigInternal_2_sqmuxa_2_g     7.842        -2.523
sEEPeriod[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     E       un1_sEETrigInternal_2_sqmuxa_2_g     7.842        -2.523
sEEPeriod[2]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     E       un1_sEETrigInternal_2_sqmuxa_2_g     7.842        -2.523
sEEPeriod[3]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     E       un1_sEETrigInternal_2_sqmuxa_2_g     7.842        -2.523
sEEPeriod[4]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     E       un1_sEETrigInternal_2_sqmuxa_2_g     7.842        -2.523
sEEPeriod[5]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     E       un1_sEETrigInternal_2_sqmuxa_2_g     7.842        -2.523
sEEPeriod[6]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     E       un1_sEETrigInternal_2_sqmuxa_2_g     7.842        -2.523
sEEPeriod[7]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     E       un1_sEETrigInternal_2_sqmuxa_2_g     7.842        -2.523
sEEPeriod[8]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     E       un1_sEETrigInternal_2_sqmuxa_2_g     7.842        -2.523
sEEPeriod[9]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFE     E       un1_sEETrigInternal_2_sqmuxa_2_g     7.842        -2.523
====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.842

    - Propagation time:                      10.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.523

    Number of logic level(s):                6
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPeriod[0] / E
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                    Pin                              Pin               Arrival     No. of    
Name                                  Type        Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i             SB_DFFR     Q                                Out     0.540     0.540       -         
spi_mosi_ready                        Net         -                                -       1.599     -           3         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     I0                               In      -         2.139       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     O                                Out     0.449     2.588       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     Net         -                                -       1.371     -           12        
sPointer_RNIHMIO1[0]                  SB_LUT4     I2                               In      -         3.959       -         
sPointer_RNIHMIO1[0]                  SB_LUT4     O                                Out     0.379     4.338       -         
N_6_0                                 Net         -                                -       1.371     -           3         
sAddress_RNIC4R52[6]                  SB_LUT4     I0                               In      -         5.708       -         
sAddress_RNIC4R52[6]                  SB_LUT4     O                                Out     0.449     6.157       -         
N_12_0                                Net         -                                -       1.371     -           2         
sAddress_RNIHFSA2[1]                  SB_LUT4     I0                               In      -         7.528       -         
sAddress_RNIHFSA2[1]                  SB_LUT4     O                                Out     0.449     7.977       -         
sAddress_RNIHFSA2[1]                  Net         -                                -       1.371     -           1         
sAddress_RNIFN4U6[1]                  SB_LUT4     I1                               In      -         9.348       -         
sAddress_RNIFN4U6[1]                  SB_LUT4     O                                Out     0.400     9.748       -         
sAddress_RNIFN4U6[1]                  Net         -                                -       0.000     -           1         
sAddress_RNIFN4U6_0[1]                SB_GB       USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.748       -         
sAddress_RNIFN4U6_0[1]                SB_GB       GLOBAL_BUFFER_OUTPUT             Out     0.617     10.365      -         
un1_sEETrigInternal_2_sqmuxa_2_g      Net         -                                -       0.000     -           24        
sEEPeriod[0]                          SB_DFFE     E                                In      -         10.365      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.365 is 3.282(31.7%) logic and 7.083(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.842

    - Propagation time:                      10.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.523

    Number of logic level(s):                6
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPeriod[23] / E
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                    Pin                              Pin               Arrival     No. of    
Name                                  Type        Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i             SB_DFFR     Q                                Out     0.540     0.540       -         
spi_mosi_ready                        Net         -                                -       1.599     -           3         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     I0                               In      -         2.139       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     O                                Out     0.449     2.588       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     Net         -                                -       1.371     -           12        
sPointer_RNIHMIO1[0]                  SB_LUT4     I2                               In      -         3.959       -         
sPointer_RNIHMIO1[0]                  SB_LUT4     O                                Out     0.379     4.338       -         
N_6_0                                 Net         -                                -       1.371     -           3         
sAddress_RNIC4R52[6]                  SB_LUT4     I0                               In      -         5.708       -         
sAddress_RNIC4R52[6]                  SB_LUT4     O                                Out     0.449     6.157       -         
N_12_0                                Net         -                                -       1.371     -           2         
sAddress_RNIHFSA2[1]                  SB_LUT4     I0                               In      -         7.528       -         
sAddress_RNIHFSA2[1]                  SB_LUT4     O                                Out     0.449     7.977       -         
sAddress_RNIHFSA2[1]                  Net         -                                -       1.371     -           1         
sAddress_RNIFN4U6[1]                  SB_LUT4     I1                               In      -         9.348       -         
sAddress_RNIFN4U6[1]                  SB_LUT4     O                                Out     0.400     9.748       -         
sAddress_RNIFN4U6[1]                  Net         -                                -       0.000     -           1         
sAddress_RNIFN4U6_0[1]                SB_GB       USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.748       -         
sAddress_RNIFN4U6_0[1]                SB_GB       GLOBAL_BUFFER_OUTPUT             Out     0.617     10.365      -         
un1_sEETrigInternal_2_sqmuxa_2_g      Net         -                                -       0.000     -           24        
sEEPeriod[23]                         SB_DFFE     E                                In      -         10.365      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.365 is 3.282(31.7%) logic and 7.083(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.842

    - Propagation time:                      10.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.523

    Number of logic level(s):                6
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPeriod[22] / E
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                    Pin                              Pin               Arrival     No. of    
Name                                  Type        Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i             SB_DFFR     Q                                Out     0.540     0.540       -         
spi_mosi_ready                        Net         -                                -       1.599     -           3         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     I0                               In      -         2.139       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     O                                Out     0.449     2.588       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     Net         -                                -       1.371     -           12        
sPointer_RNIHMIO1[0]                  SB_LUT4     I2                               In      -         3.959       -         
sPointer_RNIHMIO1[0]                  SB_LUT4     O                                Out     0.379     4.338       -         
N_6_0                                 Net         -                                -       1.371     -           3         
sAddress_RNIC4R52[6]                  SB_LUT4     I0                               In      -         5.708       -         
sAddress_RNIC4R52[6]                  SB_LUT4     O                                Out     0.449     6.157       -         
N_12_0                                Net         -                                -       1.371     -           2         
sAddress_RNIHFSA2[1]                  SB_LUT4     I0                               In      -         7.528       -         
sAddress_RNIHFSA2[1]                  SB_LUT4     O                                Out     0.449     7.977       -         
sAddress_RNIHFSA2[1]                  Net         -                                -       1.371     -           1         
sAddress_RNIFN4U6[1]                  SB_LUT4     I1                               In      -         9.348       -         
sAddress_RNIFN4U6[1]                  SB_LUT4     O                                Out     0.400     9.748       -         
sAddress_RNIFN4U6[1]                  Net         -                                -       0.000     -           1         
sAddress_RNIFN4U6_0[1]                SB_GB       USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.748       -         
sAddress_RNIFN4U6_0[1]                SB_GB       GLOBAL_BUFFER_OUTPUT             Out     0.617     10.365      -         
un1_sEETrigInternal_2_sqmuxa_2_g      Net         -                                -       0.000     -           24        
sEEPeriod[22]                         SB_DFFE     E                                In      -         10.365      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.365 is 3.282(31.7%) logic and 7.083(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.842

    - Propagation time:                      10.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.523

    Number of logic level(s):                6
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPeriod[21] / E
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                    Pin                              Pin               Arrival     No. of    
Name                                  Type        Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i             SB_DFFR     Q                                Out     0.540     0.540       -         
spi_mosi_ready                        Net         -                                -       1.599     -           3         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     I0                               In      -         2.139       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     O                                Out     0.449     2.588       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     Net         -                                -       1.371     -           12        
sPointer_RNIHMIO1[0]                  SB_LUT4     I2                               In      -         3.959       -         
sPointer_RNIHMIO1[0]                  SB_LUT4     O                                Out     0.379     4.338       -         
N_6_0                                 Net         -                                -       1.371     -           3         
sAddress_RNIC4R52[6]                  SB_LUT4     I0                               In      -         5.708       -         
sAddress_RNIC4R52[6]                  SB_LUT4     O                                Out     0.449     6.157       -         
N_12_0                                Net         -                                -       1.371     -           2         
sAddress_RNIHFSA2[1]                  SB_LUT4     I0                               In      -         7.528       -         
sAddress_RNIHFSA2[1]                  SB_LUT4     O                                Out     0.449     7.977       -         
sAddress_RNIHFSA2[1]                  Net         -                                -       1.371     -           1         
sAddress_RNIFN4U6[1]                  SB_LUT4     I1                               In      -         9.348       -         
sAddress_RNIFN4U6[1]                  SB_LUT4     O                                Out     0.400     9.748       -         
sAddress_RNIFN4U6[1]                  Net         -                                -       0.000     -           1         
sAddress_RNIFN4U6_0[1]                SB_GB       USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.748       -         
sAddress_RNIFN4U6_0[1]                SB_GB       GLOBAL_BUFFER_OUTPUT             Out     0.617     10.365      -         
un1_sEETrigInternal_2_sqmuxa_2_g      Net         -                                -       0.000     -           24        
sEEPeriod[21]                         SB_DFFE     E                                In      -         10.365      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.365 is 3.282(31.7%) logic and 7.083(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.842

    - Propagation time:                      10.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.523

    Number of logic level(s):                6
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPeriod[20] / E
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                    Pin                              Pin               Arrival     No. of    
Name                                  Type        Name                             Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i             SB_DFFR     Q                                Out     0.540     0.540       -         
spi_mosi_ready                        Net         -                                -       1.599     -           3         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     I0                               In      -         2.139       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     SB_LUT4     O                                Out     0.449     2.588       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1     Net         -                                -       1.371     -           12        
sPointer_RNIHMIO1[0]                  SB_LUT4     I2                               In      -         3.959       -         
sPointer_RNIHMIO1[0]                  SB_LUT4     O                                Out     0.379     4.338       -         
N_6_0                                 Net         -                                -       1.371     -           3         
sAddress_RNIC4R52[6]                  SB_LUT4     I0                               In      -         5.708       -         
sAddress_RNIC4R52[6]                  SB_LUT4     O                                Out     0.449     6.157       -         
N_12_0                                Net         -                                -       1.371     -           2         
sAddress_RNIHFSA2[1]                  SB_LUT4     I0                               In      -         7.528       -         
sAddress_RNIHFSA2[1]                  SB_LUT4     O                                Out     0.449     7.977       -         
sAddress_RNIHFSA2[1]                  Net         -                                -       1.371     -           1         
sAddress_RNIFN4U6[1]                  SB_LUT4     I1                               In      -         9.348       -         
sAddress_RNIFN4U6[1]                  SB_LUT4     O                                Out     0.400     9.748       -         
sAddress_RNIFN4U6[1]                  Net         -                                -       0.000     -           1         
sAddress_RNIFN4U6_0[1]                SB_GB       USER_SIGNAL_TO_GLOBAL_BUFFER     In      -         9.748       -         
sAddress_RNIFN4U6_0[1]                SB_GB       GLOBAL_BUFFER_OUTPUT             Out     0.617     10.365      -         
un1_sEETrigInternal_2_sqmuxa_2_g      Net         -                                -       0.000     -           24        
sEEPeriod[20]                         SB_DFFE     E                                In      -         10.365      -         
===========================================================================================================================
Total path delay (propagation time + setup) of 10.365 is 3.282(31.7%) logic and 7.083(68.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                      Arrival            
Instance           Reference                              Type        Pin     Net                Time        Slack  
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sEEACQ[1]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEACQ[1]          0.540       -15.267
sEEACQ[2]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEACQ[2]          0.540       -15.253
sEEDelayACQ[0]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEDelayACQ[0]     0.540       -15.218
sEEPon[0]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPon[0]          0.540       -15.209
sEEDelayACQ[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEDelayACQ[2]     0.540       -15.204
sEEDelayACQ[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEDelayACQ[1]     0.540       -15.197
sEEPoff[2]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPoff[2]         0.540       -15.183
sEEPonPoff[0]      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPonPoff[0]      0.540       -15.180
sEEPoff[1]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPoff[1]         0.540       -15.134
sEEPon[3]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPon[3]          0.540       -15.134
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required            
Instance            Reference                              Type         Pin     Net                     Time         Slack  
                    Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------
sACQtime            pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sacqtime2               0.277        -15.267
sPoff               pll128M2|PLLOUTCOREB_derived_clock     SB_DFFS      D       spoff2_i                0.277        -10.537
sTrigCounter[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     0.277        -9.594 
sTrigCounter[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     0.277        -9.573 
sTrigCounter[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     0.277        -9.573 
sTrigCounter[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     0.277        -9.573 
sTrigCounter[3]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     0.277        -9.510 
sTrigCounter[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     0.277        -9.510 
sTrigCounter[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     0.277        -9.510 
sTrigInternal       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sTrigInternal_0         0.277        -9.510 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.544
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -15.267

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNIVU431[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIVU431[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIVU431[1]            Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I2       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.379     4.338       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.708       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.108       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      I1       In      -         7.479       -         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      O        Out     0.400     7.879       -         
sEEDelayACQ_RNI16BR7[0]       Net          -        -       1.371     -           2         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      I1       In      -         9.250       -         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      O        Out     0.400     9.650       -         
un1_sEEPoff_6_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     I0       In      -         10.555      -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.258     10.812      -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         10.826      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     10.952      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         10.966      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.092      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.107      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.233      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.247      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.373      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.387      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.513      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.527      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.653      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.667      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.794      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.807      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.934      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.948      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.074      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.088      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.214      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.228      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.354      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.368      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.495      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.509      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.635      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.649      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.775      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.789      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.915      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.929      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.055      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.069      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.195      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.210      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.336      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.722      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.037      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.544      -         
============================================================================================
Total path delay (propagation time + setup) of 15.650 is 5.516(35.3%) logic and 10.133(64.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.530
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.253

    Number of logic level(s):                25
    Starting point:                          sEEACQ[2] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[2]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[2]                     Net          -        -       1.599     -           4         
sEEACQ_RNIPMKP[2]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIPMKP[2]             SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIPMKP[2]             Net          -        -       1.371     -           2         
sEEPoff_RNINS0A2_0[3]         SB_LUT4      I0       In      -         3.959       -         
sEEPoff_RNINS0A2_0[3]         SB_LUT4      O        Out     0.449     4.408       -         
sEEPoff_RNINS0A2_0[3]         Net          -        -       1.371     -           1         
sEEPoff_RNIVUR25[3]           SB_LUT4      I3       In      -         5.779       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.316     6.094       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      I1       In      -         7.465       -         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      O        Out     0.400     7.865       -         
sEEDelayACQ_RNI16BR7[0]       Net          -        -       1.371     -           2         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      I1       In      -         9.236       -         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      O        Out     0.400     9.636       -         
un1_sEEPoff_6_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     I0       In      -         10.541      -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.258     10.798      -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         10.812      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     10.938      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         10.952      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.079      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.092      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.219      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.233      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.359      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.373      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.499      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.513      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.639      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.653      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.780      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.794      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.920      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.934      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.060      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.074      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.200      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.214      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.340      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.354      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.480      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.495      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.621      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.635      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.761      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.775      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.901      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.915      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.041      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.055      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.182      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.195      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.322      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.708      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.023      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.530      -         
============================================================================================
Total path delay (propagation time + setup) of 15.636 is 5.502(35.2%) logic and 10.133(64.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.220

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
sEEACQ[1]                      SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                      Net          -        -       1.599     -           6         
sEEACQ_RNIVU431[1]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIVU431[1]             SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIVU431[1]             Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]             SB_LUT4      I2       In      -         3.959       -         
sEEACQ_RNIPNH51[0]             SB_LUT4      O        Out     0.379     4.338       -         
sEEACQ_RNIPNH51[0]             Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]            SB_LUT4      I1       In      -         5.708       -         
sEEPoff_RNIVUR25[3]            SB_LUT4      O        Out     0.400     6.108       -         
un1_sEEPoff_5_axb_3            Net          -        -       1.371     -           1         
sEEDelayACQ_RNI16BR7[0]        SB_LUT4      I1       In      -         7.479       -         
sEEDelayACQ_RNI16BR7[0]        SB_LUT4      O        Out     0.400     7.879       -         
sEEDelayACQ_RNI16BR7[0]        Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c          SB_CARRY     I0       In      -         8.784       -         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CO       Out     0.258     9.041       -         
un1_sEEPoff_5_cry_3            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CI       In      -         9.055       -         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CO       Out     0.126     9.182       -         
un1_sEEPoff_5_cry_4            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CI       In      -         9.196       -         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CO       Out     0.126     9.322       -         
un1_sEEPoff_5_cry_5            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CI       In      -         9.336       -         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CO       Out     0.126     9.462       -         
un1_sEEPoff_5_cry_6            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CI       In      -         9.476       -         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CO       Out     0.126     9.602       -         
un1_sEEPoff_5_cry_7            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CI       In      -         9.616       -         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CO       Out     0.126     9.742       -         
un1_sEEPoff_5_cry_8            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CI       In      -         9.756       -         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CO       Out     0.126     9.883       -         
un1_sEEPoff_5_cry_9            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CI       In      -         9.897       -         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CO       Out     0.126     10.023      -         
un1_sEEPoff_5_cry_10           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CI       In      -         10.037      -         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CO       Out     0.126     10.163      -         
un1_sEEPoff_5_cry_11           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CI       In      -         10.177      -         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CO       Out     0.126     10.303      -         
un1_sEEPoff_5_cry_12           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CI       In      -         10.317      -         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CO       Out     0.126     10.443      -         
un1_sEEPoff_5_cry_13           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CI       In      -         10.457      -         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CO       Out     0.126     10.584      -         
un1_sEEPoff_5_cry_14           Net          -        -       0.386     -           1         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      I3       In      -         10.970      -         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      O        Out     0.316     11.285      -         
un1_sEEPoff_6_cry_15_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_15_c         SB_CARRY     I0       In      -         12.190      -         
un1_sEEPoff_6_cry_15_c         SB_CARRY     CO       Out     0.258     12.448      -         
un1_sEEPoff_6_cry_15           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CI       In      -         12.462      -         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CO       Out     0.126     12.588      -         
un1_sEEPoff_6_cry_16           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CI       In      -         12.602      -         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CO       Out     0.126     12.728      -         
un1_sEEPoff_6_cry_17           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CI       In      -         12.742      -         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CO       Out     0.126     12.868      -         
un1_sEEPoff_6_cry_18           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CI       In      -         12.882      -         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CO       Out     0.126     13.009      -         
un1_sEEPoff_6_cry_19           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CI       In      -         13.023      -         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CO       Out     0.126     13.149      -         
un1_sEEPoff_6_cry_20           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CI       In      -         13.163      -         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CO       Out     0.126     13.289      -         
un1_sEEPoff_6_cry_21           Net          -        -       0.386     -           1         
sACQtime_RNO                   SB_LUT4      I3       In      -         13.675      -         
sACQtime_RNO                   SB_LUT4      O        Out     0.316     13.991      -         
sacqtime2                      Net          -        -       1.507     -           1         
sACQtime                       SB_DFFR      D        In      -         15.498      -         
=============================================================================================
Total path delay (propagation time + setup) of 15.603 is 5.564(35.7%) logic and 10.039(64.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.220

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNIVU431[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIVU431[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIVU431[1]            Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I2       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.379     4.338       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.708       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.108       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      I1       In      -         7.479       -         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      O        Out     0.400     7.879       -         
sEEDelayACQ_RNI16BR7[0]       Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     I0       In      -         8.784       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.258     9.041       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      I3       In      -         9.427       -         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      O        Out     0.316     9.743       -         
un1_sEEPoff_6_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     I0       In      -         10.648      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.258     10.906      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         10.919      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.046      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.060      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.186      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.200      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.326      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.340      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.466      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.480      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.607      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.621      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.747      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.761      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.887      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.901      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.027      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.041      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.167      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.181      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.307      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.322      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.448      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.462      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.588      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.602      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.728      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.742      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.868      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.882      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.009      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.023      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.149      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.163      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.289      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.675      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     13.991      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.498      -         
============================================================================================
Total path delay (propagation time + setup) of 15.603 is 5.564(35.7%) logic and 10.039(64.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.220

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNIVU431[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIVU431[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIVU431[1]            Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I2       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.379     4.338       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.708       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.108       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      I1       In      -         7.479       -         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      O        Out     0.400     7.879       -         
sEEDelayACQ_RNI16BR7[0]       Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     I0       In      -         8.784       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.258     9.041       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CI       In      -         9.055       -         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CO       Out     0.126     9.182       -         
un1_sEEPoff_5_cry_4           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      I3       In      -         9.568       -         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      O        Out     0.316     9.883       -         
un1_sEEPoff_6_cry_5_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     I0       In      -         10.788      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.258     11.046      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.060      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.186      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.200      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.326      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.340      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.466      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.480      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.607      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.621      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.747      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.761      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.887      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.901      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.027      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.041      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.167      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.181      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.307      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.322      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.448      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.462      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.588      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.602      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.728      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.742      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.868      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.882      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.009      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.023      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.149      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.163      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.289      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.675      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     13.991      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.498      -         
============================================================================================
Total path delay (propagation time + setup) of 15.603 is 5.564(35.7%) logic and 10.039(64.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 143MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 143MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        364 uses
SB_DFF          4 uses
SB_DFFE         185 uses
SB_DFFER        108 uses
SB_DFFES        4 uses
SB_DFFESR       1 use
SB_DFFNR        14 uses
SB_DFFR         125 uses
SB_DFFS         9 uses
SB_DFFSR        32 uses
SB_DFFSS        1 use
SB_GB           6 uses
SB_PLL40_2F_CORE  1 use
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         699 uses

I/O ports: 69
I/O primitives: 69
SB_GB_IO       2 uses
SB_IO          67 uses

I/O Register bits:                  0
Register bits not including I/Os:   483 (13%)
Total load per clock:
   pll100M|PLLOUTCORE_derived_clock: 149
   pll128M2|PLLOUTCOREA_derived_clock: 150
   pll128M2|PLLOUTCOREB_derived_clock: 155
   MATTY_MAIN_VHDL|spi_sclk: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 699 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 699 = 699 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 29MB peak: 143MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Feb 27 23:16:19 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf " "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yE:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf ...
start to read sdc/scf file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
sdc_reader OK E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
Stored edif netlist at E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC

write Timing Constraint to E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	699
    Number of DFFs      	:	483
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	364
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	67
    Number of GBIOs     	:	2
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'spi_sclk_ibuf_gb_io' is assigned to a non-GB pin '70'. Replacing it with SB_IO 'spi_sclk_ibuf_gb_io' and SB_GB 'spi_sclk_ibuf_gb_io_gb'
W2216: SB_GB_IO 'reset_ibuf_gb_io' is assigned to a non-GB pin '48'. Replacing it with SB_IO 'reset_ibuf_gb_io' and SB_GB 'reset_ibuf_gb_io_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	154
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	2
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	164
    Total CARRYs inserted                                          	:	2


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	864
    Number of DFFs      	:	483
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	371

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	351
        LUT, DFF and CARRY	:	132
    Combinational LogicCells
        Only LUT         	:	263
        CARRY Only       	:	121
        LUT with CARRY   	:	118
    LogicCells                  :	985/3520
    PLBs                        :	146/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 36.0 (sec)

Final Design Statistics
    Number of LUTs      	:	864
    Number of DFFs      	:	483
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	371
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	69
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2

Device Utilization Summary
    LogicCells                  :	985/3520
    PLBs                        :	207/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 8
Clock: MATTY_MAIN_VHDL|spi_sclk | Frequency: 196.60 MHz | Target: 1.00 MHz
Clock: clk | Frequency: N/A | Target: 12.00 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTCORE | Frequency: 122.29 MHz | Target: 100.50 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 100.50 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREA | Frequency: 206.37 MHz | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREB | Frequency: 117.42 MHz | Target: 63.75 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 63.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 43.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4407
used logic cells: 985
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4407
used logic cells: 985
Translating sdc file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc...
Translated sdc file is E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --outdir "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router" --sdf_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc --outdir E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router --sdf_file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MATTY_MAIN_VHDL
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1178 
I1212: Iteration  1 :   332 unrouted : 7 seconds
I1212: Iteration  2 :    56 unrouted : 4 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 12
I1206: Completed routing
I1204: Writing Design MATTY_MAIN_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 23 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v" --vhdl "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd" --lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 26 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc" --sdf-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --report-file "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc --sdf-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --report-file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 185 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --design "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --device_name iCE40HX4K --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 8 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-BO7P8I0

# Tue Feb 27 23:25:38 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Top entity is set to MATTY_MAIN_VHDL.
File E:\iCE40HX8kLED\test\MATTY\MATTY\gray_counter.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\asyn_fifo.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd changed - recompiling
VHDL syntax check successful!
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd changed - recompiling
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":110:8:110:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":111:8:111:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":116:8:116:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":146:8:146:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":171:8:171:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":173:11:173:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":174:11:174:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":175:11:175:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":176:11:176:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":177:11:177:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":178:11:178:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":179:11:179:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":180:11:180:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":181:11:181:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":182:11:182:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":183:11:183:20|Signal sadc0_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":184:11:184:20|Signal sadc1_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":185:11:185:20|Signal sadc2_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":186:11:186:20|Signal sadc3_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":187:11:187:20|Signal sadc4_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":188:11:188:20|Signal sadc5_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":189:11:189:20|Signal sadc6_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":190:11:190:20|Signal sadc7_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":191:11:191:20|Signal sadc8_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":192:11:192:20|Signal sadc9_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":193:11:193:21|Signal sadc0_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":194:11:194:21|Signal sadc1_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":195:11:195:21|Signal sadc2_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":196:11:196:21|Signal sadc3_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":197:11:197:21|Signal sadc4_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":198:11:198:21|Signal sadc5_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":199:11:199:21|Signal sadc6_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":200:11:200:21|Signal sadc7_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":201:11:201:21|Signal sadc8_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":202:11:202:21|Signal sadc9_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":223:8:223:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":4:7:4:13|Synthesizing work.pll100m.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll100m.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input extfeedback of instance pll100M_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input latchinputvalue of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sdi of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sclk of instance pll100M_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Pruning unused register spi_cs_prev_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_41_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_40_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_39_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_38_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_37_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_36_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_35_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_34_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_33_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_32_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_31_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_30_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_29_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_28_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_27_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_26_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_25_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_24_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_23_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_22_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_21_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_20_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_19_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_18_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_17_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_16_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_15_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_14_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_13_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_12_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_11_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_10_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_9_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_8_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_7_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_6_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_5_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_4_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_3_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_2_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_1_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sCounterTemp_3(23 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":420:0:420:1|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEETrigInternal. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPeriod[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPoff[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEDelayACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEETrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPonPoff[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPon[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEESingleCont. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":143:36:143:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":143:36:143:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":789:0:789:1|Feedback mux created for signal sDAC_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal spi_mosi_ready_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":105:46:105:48|Feedback mux created for signal spi_mosi_ready_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":420:0:420:1|Feedback mux created for signal sEETrigInternal_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":151:38:151:40|Feedback mux created for signal trig_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":141:46:141:48|Feedback mux created for signal sPeriod_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":104:47:104:49|Feedback mux created for signal spi_mosi_ready_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[1:1]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[2:2]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[3:3]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[4:4]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[5:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[6:6]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[7:7]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[8:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[9:9]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[10:10]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[11:11]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[12:12]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[13:13]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[14:14]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:25:40 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:25:40 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:25:40 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:25:42 2018

###########################################################]
Pre-mapping Report

# Tue Feb 27 23:25:42 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
@L: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                                               Clock                   Clock
Clock                                  Frequency     Period        Type                                                Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       1000.000      inferred                                            Inferred_clkgroup_0     45   
clk                                    12.0 MHz      83.333        declared                                            default_clkgroup_0      0    
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     9.950         derived (from clk)                                  default_clkgroup_0      145  
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     7.842         derived (from clk)                                  default_clkgroup_0      118  
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      15.683        derived (from clk)                                  default_clkgroup_0      186  
sclk_gen|o_sclk_derived_clock          100.5 MHz     9.950         derived (from pll100M|PLLOUTCORE_derived_clock)     default_clkgroup_0      43   
====================================================================================================================================================

@W: MT529 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk which controls 45 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 27 23:25:43 2018

###########################################################]
Map & Optimize Report

# Tue Feb 27 23:25:43 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Boundary register rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":420:0:420:1|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":824:0:824:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":558:0:558:1|User-specified initial value defined for instance sACQtime is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":420:0:420:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":524:0:524:1|User-specified initial value defined for instance sPoff is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":420:0:420:1|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRead_data is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":789:0:789:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":143:36:143:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance spi_data_miso[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":789:0:789:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":454:0:454:1|User-specified initial value defined for instance sACQ is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sCounterRAM[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":141:46:141:48|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":510:0:510:1|User-specified initial value defined for instance sPon is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":581:0:581:1|User-specified initial value defined for instance sPeriod is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":824:0:824:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":789:0:789:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":143:36:143:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_nWE is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":1078:0:1078:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":105:46:105:48|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":151:38:151:40|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":104:47:104:49|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":824:0:824:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":476:0:476:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterRAM[7:0] 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -9.09ns		 899 /       482
   2		0h:00m:01s		    -9.09ns		 899 /       482
   3		0h:00m:01s		    -8.92ns		 899 /       482
   4		0h:00m:01s		    -8.75ns		 899 /       482

   5		0h:00m:01s		    -8.75ns		 905 /       482


   6		0h:00m:01s		    -7.44ns		 901 /       482
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":151:38:151:40|Boundary register trig_prev (in view: work.MATTY_MAIN_VHDL(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 1955 signals to level zero using alternate method
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":332:1:332:13|SB_GB inserted on the net pll_clk64.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":324:1:324:12|SB_GB inserted on the net pll_clk100_0.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":332:1:332:13|SB_GB inserted on the net pll_clk128.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":37:6:37:13|SB_GB_IO inserted on the port spi_sclk.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: FX1017 :|SB_GB inserted on the net un1_sEETrigInternal_2_sqmuxa_2.
@N: FX1017 :|SB_GB inserted on the net N_1647.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":32:7:32:11|SB_GB_IO inserted on the port reset.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 453 clock pin(s) of sequential element(s)
0 instances converted, 453 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                           
----------------------------------------------------------------------------------------------------------------------
@K:CKID0004       spi_sclk_ibuf_gb_io     SB_GB_IO               29         spi_slave_inst.rx_data_count_pos_sclk_i[2]
======================================================================================================================
=============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       186        button_debounce_counter_esr[23]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll100M_inst.pll100M_inst       SB_PLL40_CORE          149        sPeriod_prev_e_0                    Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       118        sRAM_pointer_write[10]              Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 113MB peak: 142MB)

Writing Analyst data base E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk with period 1000.00ns. Please declare a user-defined clock on object "p:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 
@N: MT615 |Found clock pll100M|PLLOUTCORE_derived_clock with period 9.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 27 23:25:46 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -15.337

                                       Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       122.7 MHz     1000.000      8.152         991.848     inferred               Inferred_clkgroup_0
clk                                    12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     2.4 MHz       9.950         408.911       -7.197      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     8.7 MHz       7.842         115.601       -1.685      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      1.6 MHz       15.683        644.537       -15.337     derived (from clk)     default_clkgroup_0 
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (pll128M2|PLLOUTCOREB_derived_clock:r) to clock (pll100M|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 0.38 ns is too small.  
@W: MT116 |Paths from clock (pll100M|PLLOUTCORE_derived_clock:r) to clock (pll128M2|PLLOUTCOREA_derived_clock:r) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll100M|PLLOUTCORE_derived_clock    pll100M|PLLOUTCORE_derived_clock    |  9.950       -4.910   |  No paths    -        |  No paths    -      |  No paths    -    
pll100M|PLLOUTCORE_derived_clock    pll128M2|PLLOUTCOREA_derived_clock  |  0.524       -7.197   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREA_derived_clock  |  7.842       -1.685   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  7.842       4.628    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll100M|PLLOUTCORE_derived_clock    |  0.383       -15.337  |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll128M2|PLLOUTCOREA_derived_clock  |  7.842       -1.572   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  15.683      1.679    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk            pll128M2|PLLOUTCOREB_derived_clock  |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk            MATTY_MAIN_VHDL|spi_sclk            |  1000.000    991.848  |  1000.000    991.848  |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                          Arrival            
Instance                                       Reference                    Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       991.848
spi_slave_inst.tx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       991.890
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       991.890
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[3]     0.540       991.890
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       991.918
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       991.918
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[4]     0.540       991.918
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[5]     0.540       991.981
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                              Required            
Instance                                       Reference                    Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.tx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      992.184
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      8.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.848

    Number of logic level(s):                8
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           2         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      I3       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      O        Out     0.287     4.246       -         
rx_data_count_neg_sclk_i_RNIR8S53[3]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         5.151       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         5.292       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     5.418       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         5.432       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     5.558       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         5.572       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     5.698       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         5.712       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         6.224       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     6.540       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         8.047       -         
======================================================================================================================
Total path delay (propagation time + setup) of 8.152 is 2.328(28.6%) logic and 5.824(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll100M|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                  Arrival           
Instance         Reference                            Type        Pin     Net              Time        Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
sACQtime         pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sACQtime         0.540       -7.197
sCounter[10]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[10]     0.540       -4.910
sCounter[11]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[11]     0.540       -4.860
sCounter[20]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[20]     0.540       -4.846
sCounter[16]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[16]     0.540       -4.839
sCounter[21]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[21]     0.540       -4.797
sCounter[18]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[18]     0.540       -4.783
sCounter[17]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[17]     0.540       -4.776
sCounter[19]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[19]     0.540       -4.734
sCounter[22]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[22]     0.540       -4.713
=============================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                       Required           
Instance           Reference                            Type        Pin     Net                   Time         Slack 
                   Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------
sCounterRAM[0]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[0]     0.418        -7.197
sCounterRAM[1]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[1]     0.418        -7.197
sCounterRAM[2]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[2]     0.418        -7.197
sCounterRAM[3]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[3]     0.418        -7.197
sCounterRAM[4]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[4]     0.418        -7.197
sCounterRAM[5]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[5]     0.418        -7.197
sCounterRAM[6]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[6]     0.418        -7.197
sCounterRAM[7]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[7]     0.418        -7.127
sRAM_ADD[0]        pll100M|PLLOUTCORE_derived_clock     SB_DFFE     E       un1_reset_inv_0       0.524        -5.342
sRAM_ADD[1]        pll100M|PLLOUTCORE_derived_clock     SB_DFFE     E       un1_reset_inv_0       0.524        -5.342
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[0] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNI9QL22                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNI9QL22                SB_LUT4     O        Out     0.400     2.539       -         
N_140_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNIMR8P2                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNIMR8P2                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[0]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[0]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[0]                     Net         -        -       1.507     -           1         
sCounterRAM[0]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[6] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNI9QL22                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNI9QL22                SB_LUT4     O        Out     0.400     2.539       -         
N_140_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNIMR8P2                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNIMR8P2                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[6]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[6]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[6]                     Net         -        -       1.507     -           1         
sCounterRAM[6]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[5] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNI9QL22                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNI9QL22                SB_LUT4     O        Out     0.400     2.539       -         
N_140_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNIMR8P2                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNIMR8P2                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[5]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[5]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[5]                     Net         -        -       1.507     -           1         
sCounterRAM[5]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[4] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNI9QL22                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNI9QL22                SB_LUT4     O        Out     0.400     2.539       -         
N_140_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNIMR8P2                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNIMR8P2                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[4]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[4]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[4]                     Net         -        -       1.507     -           1         
sCounterRAM[4]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[3] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           62        
sADC_clk_prev_RNI9QL22                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNI9QL22                SB_LUT4     O        Out     0.400     2.539       -         
N_140_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNIMR8P2                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNIMR8P2                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[3]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[3]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[3]                     Net         -        -       1.507     -           1         
sCounterRAM[3]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                       Arrival           
Instance           Reference                              Type         Pin     Net                Time        Slack 
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sCounterRAM[5]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[5]     0.540       -1.685
sCounterRAM[6]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[6]     0.540       -1.650
sCounterRAM[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[0]     0.540       -1.621
sCounterRAM[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[1]     0.540       -1.586
sCounterRAM[2]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[2]     0.540       -1.558
sCounterRAM[7]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[7]     0.540       -1.495
sCounterADC[2]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sCounterADC[2]     0.540       0.065 
sCounterRAM[3]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[3]     0.540       0.065 
sCounterADC[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sCounterADC[0]     0.540       0.072 
sCounterRAM[4]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[4]     0.540       0.072 
====================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                              Type         Pin     Net             Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
spi_data_miso[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       N_189_0_i       7.736        -1.685
spi_data_miso[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFES     D       N_171_0         7.736        -1.685
spi_data_miso[2]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFES     D       N_174_0         7.736        -1.685
spi_data_miso[3]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       N_177_0         7.736        -1.685
spi_data_miso[4]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFES     D       N_180_0         7.736        -1.685
spi_data_miso[5]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFES     D       N_183_0         7.736        -1.685
spi_data_miso[6]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       N_186_0         7.736        -1.685
spi_data_miso[7]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       N_192_0_i       7.736        -1.685
spi_data_miso[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     E       N_286_mux_i     7.842        -1.551
spi_data_miso[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFES     E       N_286_mux_i     7.842        -1.551
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.736

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.685

    Number of logic level(s):                4
    Starting point:                          sCounterRAM[5] / Q
    Ending point:                            spi_data_miso[0] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
sCounterRAM[5]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounterRAM[5]                        Net          -        -       1.599     -           3         
sCounterRAM_RNI1H7P[5]                SB_LUT4      I0       In      -         2.139       -         
sCounterRAM_RNI1H7P[5]                SB_LUT4      O        Out     0.449     2.588       -         
spi_data_miso_0_sqmuxa_2_i_o2_0_3     Net          -        -       1.371     -           1         
sCounterRAM_RNIKJT43[3]               SB_LUT4      I2       In      -         3.959       -         
sCounterRAM_RNIKJT43[3]               SB_LUT4      O        Out     0.379     4.338       -         
sCounterRAM_RNIKJT43[3]               Net          -        -       1.371     -           2         
sRead_data_RNIS8L63                   SB_LUT4      I0       In      -         5.708       -         
sRead_data_RNIS8L63                   SB_LUT4      O        Out     0.386     6.094       -         
N_164_0                               Net          -        -       1.371     -           9         
spi_data_miso_RNO[0]                  SB_LUT4      I0       In      -         7.465       -         
spi_data_miso_RNO[0]                  SB_LUT4      O        Out     0.449     7.914       -         
N_189_0_i                             Net          -        -       1.507     -           1         
spi_data_miso[0]                      SB_DFFER     D        In      -         9.421       -         
====================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.736

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.685

    Number of logic level(s):                4
    Starting point:                          sCounterRAM[5] / Q
    Ending point:                            spi_data_miso[6] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
sCounterRAM[5]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounterRAM[5]                        Net          -        -       1.599     -           3         
sCounterRAM_RNI1H7P[5]                SB_LUT4      I0       In      -         2.139       -         
sCounterRAM_RNI1H7P[5]                SB_LUT4      O        Out     0.449     2.588       -         
spi_data_miso_0_sqmuxa_2_i_o2_0_3     Net          -        -       1.371     -           1         
sCounterRAM_RNIKJT43[3]               SB_LUT4      I2       In      -         3.959       -         
sCounterRAM_RNIKJT43[3]               SB_LUT4      O        Out     0.379     4.338       -         
sCounterRAM_RNIKJT43[3]               Net          -        -       1.371     -           2         
sRead_data_RNIS8L63                   SB_LUT4      I0       In      -         5.708       -         
sRead_data_RNIS8L63                   SB_LUT4      O        Out     0.386     6.094       -         
N_164_0                               Net          -        -       1.371     -           9         
spi_data_miso_RNO[6]                  SB_LUT4      I0       In      -         7.465       -         
spi_data_miso_RNO[6]                  SB_LUT4      O        Out     0.449     7.914       -         
N_186_0                               Net          -        -       1.507     -           1         
spi_data_miso[6]                      SB_DFFER     D        In      -         9.421       -         
====================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.736

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.685

    Number of logic level(s):                4
    Starting point:                          sCounterRAM[5] / Q
    Ending point:                            spi_data_miso[5] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
sCounterRAM[5]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounterRAM[5]                        Net          -        -       1.599     -           3         
sCounterRAM_RNI1H7P[5]                SB_LUT4      I0       In      -         2.139       -         
sCounterRAM_RNI1H7P[5]                SB_LUT4      O        Out     0.449     2.588       -         
spi_data_miso_0_sqmuxa_2_i_o2_0_3     Net          -        -       1.371     -           1         
sCounterRAM_RNIKJT43[3]               SB_LUT4      I2       In      -         3.959       -         
sCounterRAM_RNIKJT43[3]               SB_LUT4      O        Out     0.379     4.338       -         
sCounterRAM_RNIKJT43[3]               Net          -        -       1.371     -           2         
sRead_data_RNIS8L63                   SB_LUT4      I0       In      -         5.708       -         
sRead_data_RNIS8L63                   SB_LUT4      O        Out     0.386     6.094       -         
N_164_0                               Net          -        -       1.371     -           9         
spi_data_miso_RNO[5]                  SB_LUT4      I0       In      -         7.465       -         
spi_data_miso_RNO[5]                  SB_LUT4      O        Out     0.449     7.914       -         
N_183_0                               Net          -        -       1.507     -           1         
spi_data_miso[5]                      SB_DFFES     D        In      -         9.421       -         
====================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.736

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.685

    Number of logic level(s):                4
    Starting point:                          sCounterRAM[5] / Q
    Ending point:                            spi_data_miso[4] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
sCounterRAM[5]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounterRAM[5]                        Net          -        -       1.599     -           3         
sCounterRAM_RNI1H7P[5]                SB_LUT4      I0       In      -         2.139       -         
sCounterRAM_RNI1H7P[5]                SB_LUT4      O        Out     0.449     2.588       -         
spi_data_miso_0_sqmuxa_2_i_o2_0_3     Net          -        -       1.371     -           1         
sCounterRAM_RNIKJT43[3]               SB_LUT4      I2       In      -         3.959       -         
sCounterRAM_RNIKJT43[3]               SB_LUT4      O        Out     0.379     4.338       -         
sCounterRAM_RNIKJT43[3]               Net          -        -       1.371     -           2         
sRead_data_RNIS8L63                   SB_LUT4      I0       In      -         5.708       -         
sRead_data_RNIS8L63                   SB_LUT4      O        Out     0.386     6.094       -         
N_164_0                               Net          -        -       1.371     -           9         
spi_data_miso_RNO[4]                  SB_LUT4      I0       In      -         7.465       -         
spi_data_miso_RNO[4]                  SB_LUT4      O        Out     0.449     7.914       -         
N_180_0                               Net          -        -       1.507     -           1         
spi_data_miso[4]                      SB_DFFES     D        In      -         9.421       -         
====================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.736

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.685

    Number of logic level(s):                4
    Starting point:                          sCounterRAM[5] / Q
    Ending point:                            spi_data_miso[3] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
sCounterRAM[5]                        SB_DFFR      Q        Out     0.540     0.540       -         
sCounterRAM[5]                        Net          -        -       1.599     -           3         
sCounterRAM_RNI1H7P[5]                SB_LUT4      I0       In      -         2.139       -         
sCounterRAM_RNI1H7P[5]                SB_LUT4      O        Out     0.449     2.588       -         
spi_data_miso_0_sqmuxa_2_i_o2_0_3     Net          -        -       1.371     -           1         
sCounterRAM_RNIKJT43[3]               SB_LUT4      I2       In      -         3.959       -         
sCounterRAM_RNIKJT43[3]               SB_LUT4      O        Out     0.379     4.338       -         
sCounterRAM_RNIKJT43[3]               Net          -        -       1.371     -           2         
sRead_data_RNIS8L63                   SB_LUT4      I0       In      -         5.708       -         
sRead_data_RNIS8L63                   SB_LUT4      O        Out     0.386     6.094       -         
N_164_0                               Net          -        -       1.371     -           9         
spi_data_miso_RNO[3]                  SB_LUT4      I0       In      -         7.465       -         
spi_data_miso_RNO[3]                  SB_LUT4      O        Out     0.449     7.914       -         
N_177_0                               Net          -        -       1.507     -           1         
spi_data_miso[3]                      SB_DFFER     D        In      -         9.421       -         
====================================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                      Arrival            
Instance           Reference                              Type        Pin     Net                Time        Slack  
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sEEACQ[1]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEACQ[1]          0.540       -15.337
sEEDelayACQ[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEDelayACQ[1]     0.540       -15.288
sEEACQ[2]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEACQ[2]          0.540       -15.253
sEEPon[0]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPon[0]          0.540       -15.209
sEEDelayACQ[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEDelayACQ[2]     0.540       -15.204
sEEPoff[2]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPoff[2]         0.540       -15.183
sEEPonPoff[0]      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPonPoff[0]      0.540       -15.180
sEEPon[3]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPon[3]          0.540       -15.134
sEEACQ[3]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEACQ[3]          0.540       -15.120
sEEPonPoff[3]      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPonPoff[3]      0.540       -15.113
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required            
Instance            Reference                              Type         Pin     Net                     Time         Slack  
                    Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------
sACQtime            pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sacqtime2               0.277        -15.337
sPoff               pll128M2|PLLOUTCOREB_derived_clock     SB_DFFS      D       spoff2_i                0.277        -10.537
sTrigCounter[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     0.277        -9.594 
sTrigCounter[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     0.277        -9.573 
sTrigCounter[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     0.277        -9.573 
sTrigCounter[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     0.277        -9.573 
sTrigCounter[3]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     0.277        -9.510 
sTrigCounter[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     0.277        -9.510 
sTrigCounter[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     0.277        -9.510 
sTrigInternal       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sTrigInternal_0         0.277        -9.510 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.614
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -15.337

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNI56TB[1]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNI56TB[1]             SB_LUT4      O        Out     0.449     2.588       -         
g0_0_0                        Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.779       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.178       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      I1       In      -         7.549       -         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      O        Out     0.400     7.949       -         
sEEDelayACQ_RNI71NR7[0]       Net          -        -       1.371     -           2         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      I1       In      -         9.320       -         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      O        Out     0.400     9.720       -         
un1_sEEPoff_6_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     I0       In      -         10.625      -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.258     10.882      -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         10.896      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     11.022      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         11.036      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.163      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.177      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.303      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.317      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.443      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.457      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.583      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.597      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.723      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.737      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.864      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.878      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     12.004      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         12.018      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.144      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.158      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.284      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.298      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.424      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.438      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.565      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.579      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.705      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.719      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.845      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.859      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.985      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.999      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.125      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.139      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.266      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.280      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.406      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.792      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.107      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.614      -         
============================================================================================
Total path delay (propagation time + setup) of 15.720 is 5.587(35.5%) logic and 10.133(64.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.290

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
sEEACQ[1]                      SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                      Net          -        -       1.599     -           6         
sEEACQ_RNI56TB[1]              SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNI56TB[1]              SB_LUT4      O        Out     0.449     2.588       -         
g0_0_0                         Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]             SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNIPNH51[0]             SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNIPNH51[0]             Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]            SB_LUT4      I1       In      -         5.779       -         
sEEPoff_RNIVUR25[3]            SB_LUT4      O        Out     0.400     6.178       -         
un1_sEEPoff_5_axb_3            Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]        SB_LUT4      I1       In      -         7.549       -         
sEEDelayACQ_RNI71NR7[0]        SB_LUT4      O        Out     0.400     7.949       -         
sEEDelayACQ_RNI71NR7[0]        Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c          SB_CARRY     I0       In      -         8.854       -         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CO       Out     0.258     9.111       -         
un1_sEEPoff_5_cry_3            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CI       In      -         9.126       -         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CO       Out     0.126     9.252       -         
un1_sEEPoff_5_cry_4            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CI       In      -         9.266       -         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CO       Out     0.126     9.392       -         
un1_sEEPoff_5_cry_5            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CI       In      -         9.406       -         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CO       Out     0.126     9.532       -         
un1_sEEPoff_5_cry_6            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CI       In      -         9.546       -         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CO       Out     0.126     9.672       -         
un1_sEEPoff_5_cry_7            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CI       In      -         9.686       -         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CO       Out     0.126     9.813       -         
un1_sEEPoff_5_cry_8            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CI       In      -         9.826       -         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CO       Out     0.126     9.953       -         
un1_sEEPoff_5_cry_9            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CI       In      -         9.967       -         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CO       Out     0.126     10.093      -         
un1_sEEPoff_5_cry_10           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CI       In      -         10.107      -         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CO       Out     0.126     10.233      -         
un1_sEEPoff_5_cry_11           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CI       In      -         10.247      -         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CO       Out     0.126     10.373      -         
un1_sEEPoff_5_cry_12           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CI       In      -         10.387      -         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CO       Out     0.126     10.514      -         
un1_sEEPoff_5_cry_13           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CI       In      -         10.528      -         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CO       Out     0.126     10.654      -         
un1_sEEPoff_5_cry_14           Net          -        -       0.386     -           1         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      I3       In      -         11.040      -         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      O        Out     0.316     11.355      -         
un1_sEEPoff_6_cry_15_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_15_c         SB_CARRY     I0       In      -         12.260      -         
un1_sEEPoff_6_cry_15_c         SB_CARRY     CO       Out     0.258     12.518      -         
un1_sEEPoff_6_cry_15           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CI       In      -         12.532      -         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CO       Out     0.126     12.658      -         
un1_sEEPoff_6_cry_16           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CI       In      -         12.672      -         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CO       Out     0.126     12.798      -         
un1_sEEPoff_6_cry_17           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CI       In      -         12.812      -         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CO       Out     0.126     12.938      -         
un1_sEEPoff_6_cry_18           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CI       In      -         12.952      -         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CO       Out     0.126     13.079      -         
un1_sEEPoff_6_cry_19           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CI       In      -         13.093      -         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CO       Out     0.126     13.219      -         
un1_sEEPoff_6_cry_20           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CI       In      -         13.233      -         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CO       Out     0.126     13.359      -         
un1_sEEPoff_6_cry_21           Net          -        -       0.386     -           1         
sACQtime_RNO                   SB_LUT4      I3       In      -         13.745      -         
sACQtime_RNO                   SB_LUT4      O        Out     0.316     14.061      -         
sacqtime2                      Net          -        -       1.507     -           1         
sACQtime                       SB_DFFR      D        In      -         15.568      -         
=============================================================================================
Total path delay (propagation time + setup) of 15.673 is 5.634(35.9%) logic and 10.039(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.290

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNI56TB[1]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNI56TB[1]             SB_LUT4      O        Out     0.449     2.588       -         
g0_0_0                        Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.779       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.178       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      I1       In      -         7.549       -         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      O        Out     0.400     7.949       -         
sEEDelayACQ_RNI71NR7[0]       Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     I0       In      -         8.854       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.258     9.111       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      I3       In      -         9.498       -         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      O        Out     0.316     9.813       -         
un1_sEEPoff_6_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     I0       In      -         10.718      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.258     10.976      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         10.990      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.116      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.130      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.256      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.270      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.396      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.410      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.536      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.550      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.677      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.691      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.817      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.831      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.957      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.971      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.097      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.111      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.237      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.251      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.378      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.392      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.518      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.532      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.658      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.672      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.798      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.812      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.938      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.952      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.079      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.093      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.219      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.233      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.359      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.745      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.061      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.568      -         
============================================================================================
Total path delay (propagation time + setup) of 15.673 is 5.634(35.9%) logic and 10.039(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.290

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNI56TB[1]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNI56TB[1]             SB_LUT4      O        Out     0.449     2.588       -         
g0_0_0                        Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.779       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.178       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      I1       In      -         7.549       -         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      O        Out     0.400     7.949       -         
sEEDelayACQ_RNI71NR7[0]       Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     I0       In      -         8.854       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.258     9.111       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CI       In      -         9.126       -         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CO       Out     0.126     9.252       -         
un1_sEEPoff_5_cry_4           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      I3       In      -         9.638       -         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      O        Out     0.316     9.953       -         
un1_sEEPoff_6_cry_5_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     I0       In      -         10.858      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.258     11.116      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.130      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.256      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.270      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.396      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.410      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.536      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.550      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.677      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.691      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.817      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.831      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.957      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.971      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.097      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.111      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.237      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.251      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.378      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.392      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.518      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.532      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.658      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.672      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.798      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.812      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.938      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.952      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.079      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.093      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.219      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.233      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.359      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.745      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.061      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.568      -         
============================================================================================
Total path delay (propagation time + setup) of 15.673 is 5.634(35.9%) logic and 10.039(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.290

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNI56TB[1]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNI56TB[1]             SB_LUT4      O        Out     0.449     2.588       -         
g0_0_0                        Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I0       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.449     4.408       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.779       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.178       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      I1       In      -         7.549       -         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      O        Out     0.400     7.949       -         
sEEDelayACQ_RNI71NR7[0]       Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     I0       In      -         8.854       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.258     9.111       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CI       In      -         9.126       -         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CO       Out     0.126     9.252       -         
un1_sEEPoff_5_cry_4           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_5_c         SB_CARRY     CI       In      -         9.266       -         
un1_sEEPoff_5_cry_5_c         SB_CARRY     CO       Out     0.126     9.392       -         
un1_sEEPoff_5_cry_5           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_6_c_RNO     SB_LUT4      I3       In      -         9.778       -         
un1_sEEPoff_6_cry_6_c_RNO     SB_LUT4      O        Out     0.316     10.094      -         
un1_sEEPoff_6_cry_6_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     I0       In      -         10.999      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.258     11.256      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.270      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.396      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.410      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.536      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.550      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.677      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.691      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.817      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.831      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.957      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.971      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.097      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.111      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.237      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.251      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.378      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.392      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.518      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.532      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.658      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.672      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.798      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.812      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.938      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.952      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.079      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.093      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.219      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.233      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.359      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.745      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.061      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.568      -         
============================================================================================
Total path delay (propagation time + setup) of 15.673 is 5.634(35.9%) logic and 10.039(64.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 139MB peak: 142MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        364 uses
SB_DFF          4 uses
SB_DFFE         184 uses
SB_DFFER        107 uses
SB_DFFES        4 uses
SB_DFFESR       1 use
SB_DFFNR        14 uses
SB_DFFR         126 uses
SB_DFFS         9 uses
SB_DFFSR        32 uses
SB_DFFSS        1 use
SB_GB           6 uses
SB_PLL40_2F_CORE  1 use
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         685 uses

I/O ports: 69
I/O primitives: 69
SB_GB_IO       2 uses
SB_IO          67 uses

I/O Register bits:                  0
Register bits not including I/Os:   482 (13%)
Total load per clock:
   pll100M|PLLOUTCORE_derived_clock: 149
   pll128M2|PLLOUTCOREA_derived_clock: 118
   pll128M2|PLLOUTCOREB_derived_clock: 186
   MATTY_MAIN_VHDL|spi_sclk: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 685 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 685 = 685 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 142MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Tue Feb 27 23:25:46 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf " "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yE:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf ...
start to read sdc/scf file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
sdc_reader OK E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
Stored edif netlist at E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC

write Timing Constraint to E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	685
    Number of DFFs      	:	482
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	364
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	67
    Number of GBIOs     	:	2
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'spi_sclk_ibuf_gb_io' is assigned to a non-GB pin '70'. Replacing it with SB_IO 'spi_sclk_ibuf_gb_io' and SB_GB 'spi_sclk_ibuf_gb_io_gb'
W2216: SB_GB_IO 'reset_ibuf_gb_io' is assigned to a non-GB pin '48'. Replacing it with SB_IO 'reset_ibuf_gb_io' and SB_GB 'reset_ibuf_gb_io_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	154
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	2
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	164
    Total CARRYs inserted                                          	:	2


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	850
    Number of DFFs      	:	482
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	371

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	350
        LUT, DFF and CARRY	:	132
    Combinational LogicCells
        Only LUT         	:	250
        CARRY Only       	:	121
        LUT with CARRY   	:	118
    LogicCells                  :	971/3520
    PLBs                        :	143/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 39.2 (sec)

Final Design Statistics
    Number of LUTs      	:	850
    Number of DFFs      	:	482
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	371
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	69
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2

Device Utilization Summary
    LogicCells                  :	971/3520
    PLBs                        :	190/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 8
Clock: MATTY_MAIN_VHDL|spi_sclk | Frequency: 196.60 MHz | Target: 1.00 MHz
Clock: clk | Frequency: N/A | Target: 12.00 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTCORE | Frequency: 114.08 MHz | Target: 100.50 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 100.50 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREA | Frequency: 182.01 MHz | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREB | Frequency: 113.77 MHz | Target: 63.75 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 63.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 45.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3917
used logic cells: 971
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3917
used logic cells: 971
Translating sdc file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc...
Translated sdc file is E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --outdir "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router" --sdf_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc --outdir E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router --sdf_file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MATTY_MAIN_VHDL
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1163 
I1212: Iteration  1 :   332 unrouted : 5 seconds
I1212: Iteration  2 :    36 unrouted : 4 seconds
I1212: Iteration  3 :     7 unrouted : 1 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 11
I1206: Completed routing
I1204: Writing Design MATTY_MAIN_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 22 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v" --vhdl "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd" --lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 24 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc" --sdf-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --report-file "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc --sdf-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --report-file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 182 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --design "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --device_name iCE40HX4K --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 8 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-BO7P8I0

# Tue Feb 27 23:35:33 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Top entity is set to MATTY_MAIN_VHDL.
File E:\iCE40HX8kLED\test\MATTY\MATTY\gray_counter.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\asyn_fifo.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd changed - recompiling
VHDL syntax check successful!
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd changed - recompiling
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":110:8:110:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":111:8:111:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":116:8:116:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":146:8:146:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":171:8:171:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":173:11:173:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":174:11:174:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":175:11:175:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":176:11:176:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":177:11:177:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":178:11:178:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":179:11:179:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":180:11:180:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":181:11:181:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":182:11:182:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":183:11:183:20|Signal sadc0_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":184:11:184:20|Signal sadc1_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":185:11:185:20|Signal sadc2_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":186:11:186:20|Signal sadc3_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":187:11:187:20|Signal sadc4_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":188:11:188:20|Signal sadc5_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":189:11:189:20|Signal sadc6_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":190:11:190:20|Signal sadc7_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":191:11:191:20|Signal sadc8_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":192:11:192:20|Signal sadc9_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":193:11:193:21|Signal sadc0_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":194:11:194:21|Signal sadc1_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":195:11:195:21|Signal sadc2_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":196:11:196:21|Signal sadc3_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":197:11:197:21|Signal sadc4_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":198:11:198:21|Signal sadc5_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":199:11:199:21|Signal sadc6_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":200:11:200:21|Signal sadc7_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":201:11:201:21|Signal sadc8_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":202:11:202:21|Signal sadc9_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":223:8:223:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":4:7:4:13|Synthesizing work.pll100m.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll100m.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input extfeedback of instance pll100M_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input latchinputvalue of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sdi of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sclk of instance pll100M_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Pruning unused register spi_cs_prev_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_41_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_40_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_39_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_38_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_37_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_36_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_35_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_34_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_33_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_32_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_31_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_30_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_29_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_28_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_27_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_26_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_25_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_24_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_23_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_22_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_21_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_20_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_19_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_18_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_17_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_16_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_15_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_14_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_13_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_12_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_11_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_10_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_9_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_8_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_7_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_6_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_5_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_4_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_3_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_2_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sDAC_mem_1_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Pruning unused register sCounterTemp_3(23 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":420:0:420:1|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEETrigInternal. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPeriod[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPoff[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEDelayACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEETrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPonPoff[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEPon[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":602:0:602:1|Feedback mux created for signal sEESingleCont. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":143:36:143:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":143:36:143:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":789:0:789:1|Feedback mux created for signal sDAC_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal spi_mosi_ready_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal spi_mosi_ready_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal spi_mosi_ready_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":420:0:420:1|Feedback mux created for signal sEETrigInternal_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":151:38:151:40|Feedback mux created for signal trig_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":141:46:141:48|Feedback mux created for signal sPeriod_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[1:1]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[2:2]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[3:3]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[4:4]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[5:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[6:6]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[7:7]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[8:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[9:9]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[10:10]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[11:11]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[12:12]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[13:13]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[14:14]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":959:0:959:1|Feedback mux created for signal RAM_DATA[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000

At c_vhdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 83MB peak: 85MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:35:35 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:35:35 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:35:35 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:35:37 2018

###########################################################]
Pre-mapping Report

# Tue Feb 27 23:35:37 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
@L: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                                               Clock                   Clock
Clock                                  Frequency     Period        Type                                                Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       1000.000      inferred                                            Inferred_clkgroup_0     45   
clk                                    12.0 MHz      83.333        declared                                            default_clkgroup_0      0    
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     9.950         derived (from clk)                                  default_clkgroup_0      145  
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     7.842         derived (from clk)                                  default_clkgroup_0      153  
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      15.683        derived (from clk)                                  default_clkgroup_0      151  
sclk_gen|o_sclk_derived_clock          100.5 MHz     9.950         derived (from pll100M|PLLOUTCORE_derived_clock)     default_clkgroup_0      43   
====================================================================================================================================================

@W: MT529 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk which controls 45 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 27 23:35:38 2018

###########################################################]
Map & Optimize Report

# Tue Feb 27 23:35:38 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Boundary register rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":420:0:420:1|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":824:0:824:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":558:0:558:1|User-specified initial value defined for instance sACQtime is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":420:0:420:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":524:0:524:1|User-specified initial value defined for instance sPoff is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":420:0:420:1|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRead_data is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":789:0:789:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":143:36:143:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance spi_data_miso[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":789:0:789:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":454:0:454:1|User-specified initial value defined for instance sACQ is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sCounterRAM[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":141:46:141:48|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":510:0:510:1|User-specified initial value defined for instance sPon is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":581:0:581:1|User-specified initial value defined for instance sPeriod is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":824:0:824:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":789:0:789:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":602:0:602:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":143:36:143:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance sRAM_nWE is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":1081:0:1081:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":151:38:151:40|User-specified initial value defined for instance trig_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":824:0:824:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":476:0:476:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":959:0:959:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterRAM[7:0] 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 138MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 143MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -9.09ns		 906 /       482
   2		0h:00m:01s		    -9.09ns		 905 /       482
   3		0h:00m:01s		    -8.92ns		 905 /       482
   4		0h:00m:01s		    -8.75ns		 905 /       482

   5		0h:00m:01s		    -8.75ns		 911 /       482


   6		0h:00m:01s		    -7.35ns		 911 /       482
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":151:38:151:40|Boundary register trig_prev (in view: work.MATTY_MAIN_VHDL(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 1965 signals to level zero using alternate method
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":332:1:332:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":332:1:332:13|SB_GB inserted on the net pll_clk64.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":324:1:324:12|SB_GB inserted on the net pll_clk100_0.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":37:6:37:13|SB_GB_IO inserted on the port spi_sclk.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: FX1017 :|SB_GB inserted on the net N_1663.
@N: FX1017 :|SB_GB inserted on the net un1_sEETrigInternal_2_sqmuxa_2.
@N: FX1017 :|SB_GB inserted on the net un1_reset_inv_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 143MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 453 clock pin(s) of sequential element(s)
0 instances converted, 453 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                           
----------------------------------------------------------------------------------------------------------------------
@K:CKID0004       spi_sclk_ibuf_gb_io     SB_GB_IO               29         spi_slave_inst.rx_data_count_pos_sclk_i[2]
======================================================================================================================
=============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       153        sRAM_pointer_write[10]              Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       151        button_debounce_counter_esr[23]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       pll100M_inst.pll100M_inst       SB_PLL40_CORE          149        sPeriod_prev_e_0                    Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 114MB peak: 143MB)

Writing Analyst data base E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 140MB peak: 144MB)

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk with period 1000.00ns. Please declare a user-defined clock on object "p:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 
@N: MT615 |Found clock pll100M|PLLOUTCORE_derived_clock with period 9.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 27 23:35:41 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -15.267

                                       Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       122.7 MHz     1000.000      8.152         991.848     inferred               Inferred_clkgroup_0
clk                                    12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     2.5 MHz       9.950         407.087       -7.197      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     8.7 MHz       7.842         115.601       -3.518      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      1.6 MHz       15.683        641.662       -15.267     derived (from clk)     default_clkgroup_0 
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (pll128M2|PLLOUTCOREB_derived_clock:r) to clock (pll100M|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 0.38 ns is too small.  
@W: MT116 |Paths from clock (pll100M|PLLOUTCORE_derived_clock:r) to clock (pll128M2|PLLOUTCOREA_derived_clock:r) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll100M|PLLOUTCORE_derived_clock    pll100M|PLLOUTCORE_derived_clock    |  9.950       -3.209   |  No paths    -        |  No paths    -      |  No paths    -    
pll100M|PLLOUTCORE_derived_clock    pll128M2|PLLOUTCOREA_derived_clock  |  0.524       -7.197   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREA_derived_clock  |  7.842       -1.685   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  7.842       -3.518   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll100M|PLLOUTCORE_derived_clock    |  0.383       -15.267  |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll128M2|PLLOUTCOREA_derived_clock  |  7.842       0.135    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  15.683      6.073    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk            pll128M2|PLLOUTCOREA_derived_clock  |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk            MATTY_MAIN_VHDL|spi_sclk            |  1000.000    991.848  |  1000.000    991.848  |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                          Arrival            
Instance                                       Reference                    Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       991.848
spi_slave_inst.tx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       991.890
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       991.890
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[3]     0.540       991.890
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       991.918
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       991.918
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[4]     0.540       991.918
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[5]     0.540       991.981
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                              Required            
Instance                                       Reference                    Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.tx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      992.184
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      8.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.848

    Number of logic level(s):                8
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           2         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      I3       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      O        Out     0.287     4.246       -         
rx_data_count_neg_sclk_i_RNIR8S53[3]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         5.151       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         5.292       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     5.418       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         5.432       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     5.558       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         5.572       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     5.698       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         5.712       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         6.224       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     6.540       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         8.047       -         
======================================================================================================================
Total path delay (propagation time + setup) of 8.152 is 2.328(28.6%) logic and 5.824(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll100M|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                  Arrival           
Instance         Reference                            Type        Pin     Net              Time        Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
sACQtime         pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sACQtime         0.540       -7.197
sCounter[10]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[10]     0.540       -3.209
sCounter[11]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[11]     0.540       -3.160
sCounter[20]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[20]     0.540       -3.146
sCounter[14]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[14]     0.540       -3.139
sCounter[21]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[21]     0.540       -3.097
sCounter[18]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[18]     0.540       -3.083
sCounter[15]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[15]     0.540       -3.076
sCounter[19]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[19]     0.540       -3.034
sCounter[22]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[22]     0.540       -3.013
=============================================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                                       Required           
Instance           Reference                            Type        Pin     Net                   Time         Slack 
                   Clock                                                                                             
---------------------------------------------------------------------------------------------------------------------
sCounterRAM[0]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[0]     0.418        -7.197
sCounterRAM[1]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[1]     0.418        -7.197
sCounterRAM[2]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[2]     0.418        -7.197
sCounterRAM[3]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[3]     0.418        -7.197
sCounterRAM[4]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[4]     0.418        -7.197
sCounterRAM[5]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[5]     0.418        -7.197
sCounterRAM[6]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[6]     0.418        -7.197
sCounterRAM[7]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     D       sCounterRAM_lm[7]     0.418        -7.127
sRAM_ADD[0]        pll100M|PLLOUTCORE_derived_clock     SB_DFFE     E       un1_reset_inv_0_g     0.524        -4.452
sRAM_ADD[1]        pll100M|PLLOUTCORE_derived_clock     SB_DFFE     E       un1_reset_inv_0_g     0.524        -4.452
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[0] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           65        
sADC_clk_prev_RNIGG4E1                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIGG4E1                SB_LUT4     O        Out     0.400     2.539       -         
N_197_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[0]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[0]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[0]                     Net         -        -       1.507     -           1         
sCounterRAM[0]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[6] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           65        
sADC_clk_prev_RNIGG4E1                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIGG4E1                SB_LUT4     O        Out     0.400     2.539       -         
N_197_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[6]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[6]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[6]                     Net         -        -       1.507     -           1         
sCounterRAM[6]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[5] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           65        
sADC_clk_prev_RNIGG4E1                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIGG4E1                SB_LUT4     O        Out     0.400     2.539       -         
N_197_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[5]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[5]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[5]                     Net         -        -       1.507     -           1         
sCounterRAM[5]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[4] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           65        
sADC_clk_prev_RNIGG4E1                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIGG4E1                SB_LUT4     O        Out     0.400     2.539       -         
N_197_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[4]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[4]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[4]                     Net         -        -       1.507     -           1         
sCounterRAM[4]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -7.197

    Number of logic level(s):                3
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[3] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           65        
sADC_clk_prev_RNIGG4E1                SB_LUT4     I1       In      -         2.139       -         
sADC_clk_prev_RNIGG4E1                SB_LUT4     O        Out     0.400     2.539       -         
N_197_0                               Net         -        -       1.371     -           2         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     I1       In      -         3.910       -         
sSPI_MSB0LSB1_RNITHN42                SB_LUT4     O        Out     0.379     4.288       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[3]                    SB_LUT4     I0       In      -         5.659       -         
sCounterRAM_RNO[3]                    SB_LUT4     O        Out     0.449     6.108       -         
sCounterRAM_lm[3]                     Net         -        -       1.507     -           1         
sCounterRAM[3]                        SB_DFFR     D        In      -         7.615       -         
===================================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                            Arrival           
Instance                      Reference                              Type        Pin     Net                      Time        Slack 
                              Clock                                                                                                 
------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       spi_mosi_ready           0.540       -3.518
spi_mosi_ready_prev           pll128M2|PLLOUTCOREA_derived_clock     SB_DFF      Q       spi_mosi_ready_prev      0.540       -3.469
spi_mosi_ready_prev2          pll128M2|PLLOUTCOREA_derived_clock     SB_DFF      Q       spi_mosi_ready_prev2     0.540       -3.448
spi_mosi_ready_prev3          pll128M2|PLLOUTCOREA_derived_clock     SB_DFF      Q       spi_mosi_ready_prev3     0.540       -3.385
sCounterRAM[5]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       sCounterRAM[5]           0.540       -1.685
sCounterRAM[6]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       sCounterRAM[6]           0.540       -1.650
sCounterRAM[0]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       sCounterRAM[0]           0.540       -1.621
sCounterRAM[1]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       sCounterRAM[1]           0.540       -1.586
sCounterRAM[2]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       sCounterRAM[2]           0.540       -1.558
sCounterRAM[7]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR     Q       sCounterRAM[7]           0.540       -1.495
====================================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                          Required           
Instance             Reference                              Type         Pin     Net                   Time         Slack 
                     Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------
sEEPointerReset      pll128M2|PLLOUTCOREA_derived_clock     SB_DFF       D       sEEPointerReset_2     7.737        -3.518
sEESingleCont        pll128M2|PLLOUTCOREA_derived_clock     SB_DFF       D       sEESingleCont_0       7.737        -1.748
sEETrigInternal      pll128M2|PLLOUTCOREA_derived_clock     SB_DFF       D       sEETrigInternal_0     7.737        -1.748
spi_data_miso[0]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       N_900_i               7.736        -1.685
spi_data_miso[1]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFES     D       N_239                 7.736        -1.685
spi_data_miso[2]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFES     D       N_242                 7.736        -1.685
spi_data_miso[3]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       N_245                 7.736        -1.685
spi_data_miso[4]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFES     D       N_248                 7.736        -1.685
spi_data_miso[5]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFES     D       N_251                 7.736        -1.685
spi_data_miso[6]     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     D       N_254                 7.736        -1.685
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      11.255
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.518

    Number of logic level(s):                5
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPointerReset / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i        SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                   Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_RNILKER     SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_RNILKER     SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_RNILKER     Net         -        -       1.371     -           11        
sPointer_RNIP5811[0]             SB_LUT4     I2       In      -         3.959       -         
sPointer_RNIP5811[0]             SB_LUT4     O        Out     0.379     4.338       -         
N_5_0                            Net         -        -       1.371     -           7         
sAddress_RNIM2SD1[2]             SB_LUT4     I0       In      -         5.708       -         
sAddress_RNIM2SD1[2]             SB_LUT4     O        Out     0.449     6.157       -         
N_153_0                          Net         -        -       1.371     -           4         
sEEPointerReset_RNO_0            SB_LUT4     I1       In      -         7.528       -         
sEEPointerReset_RNO_0            SB_LUT4     O        Out     0.400     7.928       -         
N_93_mux                         Net         -        -       1.371     -           1         
sEEPointerReset_RNO              SB_LUT4     I0       In      -         9.299       -         
sEEPointerReset_RNO              SB_LUT4     O        Out     0.449     9.748       -         
sEEPointerReset_2                Net         -        -       1.507     -           1         
sEEPointerReset                  SB_DFF      D        In      -         11.255      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.360 is 2.770(24.4%) logic and 8.590(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      11.206
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.469

    Number of logic level(s):                5
    Starting point:                          spi_mosi_ready_prev / Q
    Ending point:                            sEEPointerReset / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
spi_mosi_ready_prev              SB_DFF      Q        Out     0.540     0.540       -         
spi_mosi_ready_prev              Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_RNILKER     SB_LUT4     I1       In      -         2.139       -         
spi_mosi_ready_prev3_RNILKER     SB_LUT4     O        Out     0.400     2.539       -         
spi_mosi_ready_prev3_RNILKER     Net         -        -       1.371     -           11        
sPointer_RNIP5811[0]             SB_LUT4     I2       In      -         3.910       -         
sPointer_RNIP5811[0]             SB_LUT4     O        Out     0.379     4.288       -         
N_5_0                            Net         -        -       1.371     -           7         
sAddress_RNIM2SD1[2]             SB_LUT4     I0       In      -         5.659       -         
sAddress_RNIM2SD1[2]             SB_LUT4     O        Out     0.449     6.108       -         
N_153_0                          Net         -        -       1.371     -           4         
sEEPointerReset_RNO_0            SB_LUT4     I1       In      -         7.479       -         
sEEPointerReset_RNO_0            SB_LUT4     O        Out     0.400     7.879       -         
N_93_mux                         Net         -        -       1.371     -           1         
sEEPointerReset_RNO              SB_LUT4     I0       In      -         9.250       -         
sEEPointerReset_RNO              SB_LUT4     O        Out     0.449     9.699       -         
sEEPointerReset_2                Net         -        -       1.507     -           1         
sEEPointerReset                  SB_DFF      D        In      -         11.206      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.311 is 2.721(24.1%) logic and 8.590(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      11.185
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.448

    Number of logic level(s):                5
    Starting point:                          spi_mosi_ready_prev2 / Q
    Ending point:                            sEEPointerReset / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
spi_mosi_ready_prev2             SB_DFF      Q        Out     0.540     0.540       -         
spi_mosi_ready_prev2             Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_RNILKER     SB_LUT4     I2       In      -         2.139       -         
spi_mosi_ready_prev3_RNILKER     SB_LUT4     O        Out     0.379     2.518       -         
spi_mosi_ready_prev3_RNILKER     Net         -        -       1.371     -           11        
sPointer_RNIP5811[0]             SB_LUT4     I2       In      -         3.889       -         
sPointer_RNIP5811[0]             SB_LUT4     O        Out     0.379     4.267       -         
N_5_0                            Net         -        -       1.371     -           7         
sAddress_RNIM2SD1[2]             SB_LUT4     I0       In      -         5.638       -         
sAddress_RNIM2SD1[2]             SB_LUT4     O        Out     0.449     6.087       -         
N_153_0                          Net         -        -       1.371     -           4         
sEEPointerReset_RNO_0            SB_LUT4     I1       In      -         7.458       -         
sEEPointerReset_RNO_0            SB_LUT4     O        Out     0.400     7.858       -         
N_93_mux                         Net         -        -       1.371     -           1         
sEEPointerReset_RNO              SB_LUT4     I0       In      -         9.229       -         
sEEPointerReset_RNO              SB_LUT4     O        Out     0.449     9.678       -         
sEEPointerReset_2                Net         -        -       1.507     -           1         
sEEPointerReset                  SB_DFF      D        In      -         11.185      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.290 is 2.700(23.9%) logic and 8.590(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      11.122
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.385

    Number of logic level(s):                5
    Starting point:                          spi_mosi_ready_prev3 / Q
    Ending point:                            sEEPointerReset / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
spi_mosi_ready_prev3             SB_DFF      Q        Out     0.540     0.540       -         
spi_mosi_ready_prev3             Net         -        -       1.599     -           2         
spi_mosi_ready_prev3_RNILKER     SB_LUT4     I3       In      -         2.139       -         
spi_mosi_ready_prev3_RNILKER     SB_LUT4     O        Out     0.316     2.455       -         
spi_mosi_ready_prev3_RNILKER     Net         -        -       1.371     -           11        
sPointer_RNIP5811[0]             SB_LUT4     I2       In      -         3.826       -         
sPointer_RNIP5811[0]             SB_LUT4     O        Out     0.379     4.204       -         
N_5_0                            Net         -        -       1.371     -           7         
sAddress_RNIM2SD1[2]             SB_LUT4     I0       In      -         5.575       -         
sAddress_RNIM2SD1[2]             SB_LUT4     O        Out     0.449     6.024       -         
N_153_0                          Net         -        -       1.371     -           4         
sEEPointerReset_RNO_0            SB_LUT4     I1       In      -         7.395       -         
sEEPointerReset_RNO_0            SB_LUT4     O        Out     0.400     7.795       -         
N_93_mux                         Net         -        -       1.371     -           1         
sEEPointerReset_RNO              SB_LUT4     I0       In      -         9.166       -         
sEEPointerReset_RNO              SB_LUT4     O        Out     0.449     9.615       -         
sEEPointerReset_2                Net         -        -       1.507     -           1         
sEEPointerReset                  SB_DFF      D        In      -         11.122      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.227 is 2.637(23.5%) logic and 8.590(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.748

    Number of logic level(s):                4
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPointerReset / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i        SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                   Net         -        -       1.599     -           3         
spi_mosi_ready_prev3_RNILKER     SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_RNILKER     SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_RNILKER     Net         -        -       1.371     -           11        
sEEPointerReset_RNO_1            SB_LUT4     I2       In      -         3.959       -         
sEEPointerReset_RNO_1            SB_LUT4     O        Out     0.379     4.338       -         
N_151_0                          Net         -        -       1.371     -           1         
sEEPointerReset_RNO_0            SB_LUT4     I0       In      -         5.708       -         
sEEPointerReset_RNO_0            SB_LUT4     O        Out     0.449     6.157       -         
N_93_mux                         Net         -        -       1.371     -           1         
sEEPointerReset_RNO              SB_LUT4     I0       In      -         7.528       -         
sEEPointerReset_RNO              SB_LUT4     O        Out     0.449     7.977       -         
sEEPointerReset_2                Net         -        -       1.507     -           1         
sEEPointerReset                  SB_DFF      D        In      -         9.484       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.589 is 2.370(24.7%) logic and 7.219(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                      Arrival            
Instance           Reference                              Type        Pin     Net                Time        Slack  
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sEEACQ[1]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEACQ[1]          0.540       -15.267
sEEACQ[2]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEACQ[2]          0.540       -15.253
sEEDelayACQ[0]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEDelayACQ[0]     0.540       -15.218
sEEPon[0]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPon[0]          0.540       -15.209
sEEDelayACQ[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEDelayACQ[2]     0.540       -15.204
sEEDelayACQ[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEDelayACQ[1]     0.540       -15.197
sEEPoff[2]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPoff[2]         0.540       -15.183
sEEPonPoff[0]      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPonPoff[0]      0.540       -15.180
sEEPoff[1]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPoff[1]         0.540       -15.134
sEEPon[3]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPon[3]          0.540       -15.134
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required            
Instance            Reference                              Type         Pin     Net                     Time         Slack  
                    Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------
sACQtime            pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sacqtime2               0.277        -15.267
sTrigCounter[0]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[0]     0.277        -11.358
sTrigCounter[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     0.277        -11.358
sTrigCounter[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     0.277        -11.358
sTrigCounter[3]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     0.277        -11.358
sTrigCounter[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     0.277        -11.358
sTrigCounter[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     0.277        -11.358
sTrigCounter[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     0.277        -11.358
sTrigCounter[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     0.277        -11.358
sTrigInternal       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sTrigInternal_0         0.277        -11.196
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.544
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -15.267

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNIVU431[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIVU431[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIVU431[1]            Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I2       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.379     4.338       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.708       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.108       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      I1       In      -         7.479       -         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      O        Out     0.400     7.879       -         
sEEDelayACQ_RNI71NR7[0]       Net          -        -       1.371     -           2         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      I1       In      -         9.250       -         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      O        Out     0.400     9.650       -         
un1_sEEPoff_6_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     I0       In      -         10.555      -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.258     10.812      -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         10.826      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     10.952      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         10.966      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.092      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.107      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.233      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.247      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.373      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.387      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.513      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.527      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.653      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.667      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.794      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.807      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.934      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.948      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.074      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.088      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.214      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.228      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.354      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.368      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.495      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.509      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.635      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.649      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.775      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.789      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.915      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.929      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.055      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.069      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.195      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.210      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.336      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.722      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.037      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.544      -         
============================================================================================
Total path delay (propagation time + setup) of 15.650 is 5.516(35.3%) logic and 10.133(64.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.530
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.253

    Number of logic level(s):                25
    Starting point:                          sEEACQ[2] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[2]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[2]                     Net          -        -       1.599     -           4         
sEEACQ_RNIPMKP[2]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIPMKP[2]             SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIPMKP[2]             Net          -        -       1.371     -           2         
sEEPoff_RNINS0A2_0[3]         SB_LUT4      I0       In      -         3.959       -         
sEEPoff_RNINS0A2_0[3]         SB_LUT4      O        Out     0.449     4.408       -         
sEEPoff_RNINS0A2_0[3]         Net          -        -       1.371     -           1         
sEEPoff_RNIVUR25[3]           SB_LUT4      I3       In      -         5.779       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.316     6.094       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      I1       In      -         7.465       -         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      O        Out     0.400     7.865       -         
sEEDelayACQ_RNI71NR7[0]       Net          -        -       1.371     -           2         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      I1       In      -         9.236       -         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      O        Out     0.400     9.636       -         
un1_sEEPoff_6_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     I0       In      -         10.541      -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.258     10.798      -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         10.812      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     10.938      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         10.952      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.079      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.092      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.219      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.233      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.359      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.373      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.499      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.513      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.639      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.653      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.780      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.794      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.920      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.934      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.060      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.074      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.200      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.214      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.340      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.354      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.480      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.495      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.621      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.635      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.761      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.775      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.901      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.915      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.041      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.055      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.182      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.195      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.322      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.708      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.023      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.530      -         
============================================================================================
Total path delay (propagation time + setup) of 15.636 is 5.502(35.2%) logic and 10.133(64.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.220

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
sEEACQ[1]                      SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                      Net          -        -       1.599     -           6         
sEEACQ_RNIVU431[1]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIVU431[1]             SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIVU431[1]             Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]             SB_LUT4      I2       In      -         3.959       -         
sEEACQ_RNIPNH51[0]             SB_LUT4      O        Out     0.379     4.338       -         
sEEACQ_RNIPNH51[0]             Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]            SB_LUT4      I1       In      -         5.708       -         
sEEPoff_RNIVUR25[3]            SB_LUT4      O        Out     0.400     6.108       -         
un1_sEEPoff_5_axb_3            Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]        SB_LUT4      I1       In      -         7.479       -         
sEEDelayACQ_RNI71NR7[0]        SB_LUT4      O        Out     0.400     7.879       -         
sEEDelayACQ_RNI71NR7[0]        Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c          SB_CARRY     I0       In      -         8.784       -         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CO       Out     0.258     9.041       -         
un1_sEEPoff_5_cry_3            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CI       In      -         9.055       -         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CO       Out     0.126     9.182       -         
un1_sEEPoff_5_cry_4            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CI       In      -         9.196       -         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CO       Out     0.126     9.322       -         
un1_sEEPoff_5_cry_5            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CI       In      -         9.336       -         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CO       Out     0.126     9.462       -         
un1_sEEPoff_5_cry_6            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CI       In      -         9.476       -         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CO       Out     0.126     9.602       -         
un1_sEEPoff_5_cry_7            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CI       In      -         9.616       -         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CO       Out     0.126     9.742       -         
un1_sEEPoff_5_cry_8            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CI       In      -         9.756       -         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CO       Out     0.126     9.883       -         
un1_sEEPoff_5_cry_9            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CI       In      -         9.897       -         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CO       Out     0.126     10.023      -         
un1_sEEPoff_5_cry_10           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CI       In      -         10.037      -         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CO       Out     0.126     10.163      -         
un1_sEEPoff_5_cry_11           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CI       In      -         10.177      -         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CO       Out     0.126     10.303      -         
un1_sEEPoff_5_cry_12           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CI       In      -         10.317      -         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CO       Out     0.126     10.443      -         
un1_sEEPoff_5_cry_13           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CI       In      -         10.457      -         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CO       Out     0.126     10.584      -         
un1_sEEPoff_5_cry_14           Net          -        -       0.386     -           1         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      I3       In      -         10.970      -         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      O        Out     0.316     11.285      -         
un1_sEEPoff_6_cry_15_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_15_c         SB_CARRY     I0       In      -         12.190      -         
un1_sEEPoff_6_cry_15_c         SB_CARRY     CO       Out     0.258     12.448      -         
un1_sEEPoff_6_cry_15           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CI       In      -         12.462      -         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CO       Out     0.126     12.588      -         
un1_sEEPoff_6_cry_16           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CI       In      -         12.602      -         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CO       Out     0.126     12.728      -         
un1_sEEPoff_6_cry_17           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CI       In      -         12.742      -         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CO       Out     0.126     12.868      -         
un1_sEEPoff_6_cry_18           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CI       In      -         12.882      -         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CO       Out     0.126     13.009      -         
un1_sEEPoff_6_cry_19           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CI       In      -         13.023      -         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CO       Out     0.126     13.149      -         
un1_sEEPoff_6_cry_20           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CI       In      -         13.163      -         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CO       Out     0.126     13.289      -         
un1_sEEPoff_6_cry_21           Net          -        -       0.386     -           1         
sACQtime_RNO                   SB_LUT4      I3       In      -         13.675      -         
sACQtime_RNO                   SB_LUT4      O        Out     0.316     13.991      -         
sacqtime2                      Net          -        -       1.507     -           1         
sACQtime                       SB_DFFR      D        In      -         15.498      -         
=============================================================================================
Total path delay (propagation time + setup) of 15.603 is 5.564(35.7%) logic and 10.039(64.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.220

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNIVU431[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIVU431[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIVU431[1]            Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I2       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.379     4.338       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.708       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.108       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      I1       In      -         7.479       -         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      O        Out     0.400     7.879       -         
sEEDelayACQ_RNI71NR7[0]       Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     I0       In      -         8.784       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.258     9.041       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      I3       In      -         9.427       -         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      O        Out     0.316     9.743       -         
un1_sEEPoff_6_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     I0       In      -         10.648      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.258     10.906      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         10.919      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.046      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.060      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.186      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.200      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.326      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.340      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.466      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.480      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.607      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.621      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.747      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.761      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.887      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.901      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.027      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.041      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.167      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.181      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.307      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.322      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.448      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.462      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.588      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.602      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.728      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.742      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.868      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.882      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.009      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.023      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.149      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.163      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.289      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.675      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     13.991      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.498      -         
============================================================================================
Total path delay (propagation time + setup) of 15.603 is 5.564(35.7%) logic and 10.039(64.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.220

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFFE      Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNIVU431[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIVU431[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIVU431[1]            Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I2       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.379     4.338       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.708       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.108       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      I1       In      -         7.479       -         
sEEDelayACQ_RNI71NR7[0]       SB_LUT4      O        Out     0.400     7.879       -         
sEEDelayACQ_RNI71NR7[0]       Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     I0       In      -         8.784       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.258     9.041       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CI       In      -         9.055       -         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CO       Out     0.126     9.182       -         
un1_sEEPoff_5_cry_4           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      I3       In      -         9.568       -         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      O        Out     0.316     9.883       -         
un1_sEEPoff_6_cry_5_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     I0       In      -         10.788      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.258     11.046      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.060      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.186      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.200      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.326      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.340      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.466      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.480      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.607      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.621      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.747      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.761      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.887      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.901      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.027      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.041      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.167      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.181      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.307      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.322      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.448      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.462      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.588      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.602      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.728      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.742      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.868      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.882      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.009      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.023      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.149      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.163      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.289      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.675      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     13.991      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.498      -         
============================================================================================
Total path delay (propagation time + setup) of 15.603 is 5.564(35.7%) logic and 10.039(64.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 144MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        364 uses
SB_DFF          8 uses
SB_DFFE         180 uses
SB_DFFER        107 uses
SB_DFFES        4 uses
SB_DFFESR       1 use
SB_DFFNR        14 uses
SB_DFFR         126 uses
SB_DFFS         9 uses
SB_DFFSR        32 uses
SB_DFFSS        1 use
SB_GB           7 uses
SB_PLL40_2F_CORE  1 use
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         698 uses

I/O ports: 69
I/O primitives: 69
SB_GB_IO       1 use
SB_IO          68 uses

I/O Register bits:                  0
Register bits not including I/Os:   482 (13%)
Total load per clock:
   pll100M|PLLOUTCORE_derived_clock: 149
   pll128M2|PLLOUTCOREA_derived_clock: 153
   pll128M2|PLLOUTCOREB_derived_clock: 151
   MATTY_MAIN_VHDL|spi_sclk: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 698 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 698 = 698 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 29MB peak: 144MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Feb 27 23:35:41 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf " "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yE:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf ...
start to read sdc/scf file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
sdc_reader OK E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
Stored edif netlist at E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC

write Timing Constraint to E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	698
    Number of DFFs      	:	482
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	364
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	68
    Number of GBIOs     	:	1
    Number of GBs       	:	7
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'spi_sclk_ibuf_gb_io' is assigned to a non-GB pin '70'. Replacing it with SB_IO 'spi_sclk_ibuf_gb_io' and SB_GB 'spi_sclk_ibuf_gb_io_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	151
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	2
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	160
    Total CARRYs inserted                                          	:	2


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	859
    Number of DFFs      	:	482
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	371

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	350
        LUT, DFF and CARRY	:	132
    Combinational LogicCells
        Only LUT         	:	259
        CARRY Only       	:	121
        LUT with CARRY   	:	118
    LogicCells                  :	980/3520
    PLBs                        :	144/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 42.2 (sec)

Final Design Statistics
    Number of LUTs      	:	859
    Number of DFFs      	:	482
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	371
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	69
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2

Device Utilization Summary
    LogicCells                  :	980/3520
    PLBs                        :	213/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 8
Clock: MATTY_MAIN_VHDL|spi_sclk | Frequency: 196.60 MHz | Target: 1.00 MHz
Clock: clk | Frequency: N/A | Target: 12.00 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTCORE | Frequency: 118.12 MHz | Target: 100.50 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 100.50 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREA | Frequency: 159.40 MHz | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREB | Frequency: 133.62 MHz | Target: 63.75 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 63.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 48.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4410
used logic cells: 980
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4410
used logic cells: 980
Translating sdc file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc...
Translated sdc file is E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --outdir "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router" --sdf_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc --outdir E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router --sdf_file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MATTY_MAIN_VHDL
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1173 
I1212: Iteration  1 :   320 unrouted : 7 seconds
I1212: Iteration  2 :    61 unrouted : 4 seconds
I1212: Iteration  3 :     6 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 13
I1206: Completed routing
I1204: Writing Design MATTY_MAIN_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 23 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v" --vhdl "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd" --lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 25 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc" --sdf-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --report-file "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc --sdf-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --report-file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 185 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --design "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --device_name iCE40HX4K --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 8 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "MATTY_syn.prj" -log "MATTY_Implmnt/MATTY.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of MATTY_Implmnt/MATTY.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-BO7P8I0

# Tue Feb 27 23:44:08 2018

#Implementation: MATTY_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Top entity is set to MATTY_MAIN_VHDL.
File E:\iCE40HX8kLED\test\MATTY\MATTY\gray_counter.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\pll256M2.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\asyn_fifo.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd changed - recompiling
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd changed - recompiling
VHDL syntax check successful!
File E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd changed - recompiling
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Synthesizing work.matty_main_vhdl.behavioral.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":113:8:113:17|Signal stop_tour1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":114:8:114:17|Signal stop_tour2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":119:8:119:16|Signal sspi_miso is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":149:8:149:16|Signal sdelayacq is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":174:8:174:16|Signal sadc_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":176:11:176:15|Signal sadc0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":177:11:177:15|Signal sadc1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":178:11:178:15|Signal sadc2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":179:11:179:15|Signal sadc3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":180:11:180:15|Signal sadc4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":181:11:181:15|Signal sadc5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":182:11:182:15|Signal sadc6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":183:11:183:15|Signal sadc7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":184:11:184:15|Signal sadc8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":185:11:185:15|Signal sadc9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":186:11:186:20|Signal sadc0_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":187:11:187:20|Signal sadc1_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":188:11:188:20|Signal sadc2_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":189:11:189:20|Signal sadc3_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":190:11:190:20|Signal sadc4_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":191:11:191:20|Signal sadc5_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":192:11:192:20|Signal sadc6_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":193:11:193:20|Signal sadc7_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":194:11:194:20|Signal sadc8_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":195:11:195:20|Signal sadc9_prev is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":196:11:196:21|Signal sadc0_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":197:11:197:21|Signal sadc1_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":198:11:198:21|Signal sadc2_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":199:11:199:21|Signal sadc3_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":200:11:200:21|Signal sadc4_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":201:11:201:21|Signal sadc5_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":202:11:202:21|Signal sadc6_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":203:11:203:21|Signal sadc7_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":204:11:204:21|Signal sadc8_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":205:11:205:21|Signal sadc9_prev2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":226:8:226:23|Signal button_mode_prev is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":9:7:9:16|Synthesizing work.spi_master.spi_master_rtl.
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_master.vhd":118:16:118:44|OTHERS clause is not synthesized.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":9:7:9:19|Synthesizing work.spi_data_path.rtl_arch.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":62:11:62:23|Signal data_in_reg_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":73:11:73:23|Signal rxfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":75:11:75:24|Signal readhalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal rxfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":78:11:78:23|Signal txfifoempty_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":80:11:80:26|Signal txfifohalffull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal txfifofull_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":104:11:104:17|Signal dummy_i is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":105:11:105:18|Signal dummy_rd is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.spi_data_path.rtl_arch
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":81:11:81:22|Signal TxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":76:11:76:22|Signal RxFifoFull_i is floating; a simulation mismatch is possible.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d2_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":277:8:277:9|Pruning unused register d1_RxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d2_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":264:8:264:9|Pruning unused register d1_TxReady_i_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":249:8:249:9|Pruning unused register rx_fifo_rd_en_i_1. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_data_path.vhd":232:8:232:9|Pruning unused register tx_fifo_wr_en_i_2. Make sure that there are no unused intermediate registers.
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":9:7:9:14|Synthesizing work.sclk_gen.count_arch.
@N: CD231 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":45:25:45:26|Using onehot encoding for type spim_clk_states. For example, enumeration spim_idle_state is mapped to "10000".
@N: CD604 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":191:16:191:44|OTHERS clause is not synthesized.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":29:11:29:23|Signal sclk_period_i is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.sclk_gen.count_arch
Post processing for work.spi_master.spi_master_rtl
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\spi_slave_ice.vhd":48:7:48:19|Synthesizing work.spi_slave_ice.rtl_arch.
Post processing for work.spi_slave_ice.rtl_arch
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":4:7:4:14|Synthesizing work.pll128m2.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Unbound component SB_PLL40_2F_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":18:10:18:25|Synthesizing work.sb_pll40_2f_core.syn_black_box.
Post processing for work.sb_pll40_2f_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll128m2.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":17:7:17:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":16:7:16:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input extfeedback of instance pll128M2_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 0 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 1 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 2 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 3 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 4 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 5 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 6 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Bit 7 of input dynamicdelay of instance pll128M2_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input latchinputvalue of instance pll128M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sdi of instance pll128M2_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll128M2.vhd":63:0:63:12|Input sclk of instance pll128M2_inst is floating
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":4:7:4:13|Synthesizing work.pll100m.behavior.
@W: CD280 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Unbound component SB_PLL40_CORE mapped to black box
@N: CD630 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":16:10:16:22|Synthesizing work.sb_pll40_core.syn_black_box.
Post processing for work.sb_pll40_core.syn_black_box
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Signal openwirebus is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.pll100m.behavior
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 0 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 1 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 2 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 3 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 4 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 5 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 6 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL252 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":15:7:15:17|Bit 7 of signal openwirebus is floating -- simulation mismatch possible.
@W: CL240 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":14:7:14:14|Signal openwire is floating; a simulation mismatch is possible.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input extfeedback of instance pll100M_inst is floating
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 0 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 1 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 2 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 3 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 4 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 5 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 6 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Bit 7 of input dynamicdelay of instance pll100M_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input latchinputvalue of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sdi of instance pll100M_inst is floating
@W: CL167 :"E:\iCE40HX8kLED\test\MATTY\MATTY\pll100M.vhd":57:0:57:11|Input sclk of instance pll100M_inst is floating
Post processing for work.matty_main_vhdl.behavioral
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Pruning unused register spi_cs_prev_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_41_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_40_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_39_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_38_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_37_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_36_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_35_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_34_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_33_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_32_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_31_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_30_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_29_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_28_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_27_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_26_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_25_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_24_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_23_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_22_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_21_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_20_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_19_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_18_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_17_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_16_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_15_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_14_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_13_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_12_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_11_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_10_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_9_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_8_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_7_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_6_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_5_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_4_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_3_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_2_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sDAC_mem_1_4(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Pruning unused register sCounterTemp_3(23 downto 0). Make sure that there are no unused intermediate registers.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":423:0:423:1|Feedback mux created for signal sTrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal sEETrigInternal. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal sEEPointerReset. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal sEEPeriod[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal sEEPoff[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal sEEDelayACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal sEEACQ[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal sEETrigCounter[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal sEEPonPoff[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal sEEPon[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal sEEDAC[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal sEEADC_freq[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal sEESingleCont. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":146:36:146:38|Feedback mux created for signal button_debounce_counter[23:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal sRAM_ADD[18:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":146:36:146:38|Feedback mux created for signal sbuttonModeStatus. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":792:0:792:1|Feedback mux created for signal sDAC_data[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal spi_mosi_ready128_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal spi_mosi_ready128_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal spi_mosi_ready128_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal sADC_clk_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":605:0:605:1|Feedback mux created for signal spi_mosi_ready_prev3. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":105:46:105:48|Feedback mux created for signal spi_mosi_ready_prev2. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":423:0:423:1|Feedback mux created for signal sEETrigInternal_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":154:38:154:40|Feedback mux created for signal trig_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":144:46:144:48|Feedback mux created for signal sPeriod_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":104:47:104:49|Feedback mux created for signal spi_mosi_ready_prev. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[1:1]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[2:2]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[3:3]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[4:4]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[5:5]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[6:6]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[7:7]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[8:8]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[9:9]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[10:10]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[11:11]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[12:12]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[13:13]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[14:14]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA_cl[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":962:0:962:1|Feedback mux created for signal RAM_DATA[15:15]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@N: CL201 :"E:\iCE40HX8kLED\test\MATTY\MATTY\sclk_gen.vhd":134:8:134:9|Trying to extract state machine for register spim_clk_state_i.
Extracted state machine for register spim_clk_state_i
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000

At c_vhdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 83MB peak: 85MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:44:11 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:44:11 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:44:11 2018

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_comp.srs changed - recompiling
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level
@N: NF107 :"E:\iCE40HX8kLED\test\MATTY\MATTY\matty_main.vhd":25:7:25:21|Selected library: work cell: MATTY_MAIN_VHDL view behavioral as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Feb 27 23:44:13 2018

###########################################################]
Pre-mapping Report

# Tue Feb 27 23:44:13 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
@L: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt 
Printing clock  summary report in "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":548:1:548:2|Removing sequential instance o_tx_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":563:1:563:2|Removing sequential instance o_tx_no_ack (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":294:8:294:9|Removing sequential instance rxdata_reg_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":637:8:637:9|Removing sequential instance o_intr (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":517:8:517:9|Removing sequential instance tx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":327:8:327:9|Removing sequential instance rx_error_reg_1_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":504:8:504:9|Removing sequential instance tx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":314:8:314:9|Removing sequential instance rx_error_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":621:8:621:9|Removing sequential instance tx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":445:8:445:9|Removing sequential instance rx_error_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":532:1:532:2|Removing sequential instance data_valid_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":429:8:429:9|Removing sequential instance rx_ready_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg3_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg2_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":408:8:408:9|Removing sequential instance rx_done_reg1_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_done_pos_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_done_neg_sclk_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist MATTY_MAIN_VHDL

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start                                  Requested     Requested     Clock                                               Clock                   Clock
Clock                                  Frequency     Period        Type                                                Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       1000.000      inferred                                            Inferred_clkgroup_0     45   
clk                                    12.0 MHz      83.333        declared                                            default_clkgroup_0      0    
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     9.950         derived (from clk)                                  default_clkgroup_0      145  
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     7.842         derived (from clk)                                  default_clkgroup_0      153  
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      15.683        derived (from clk)                                  default_clkgroup_0      154  
sclk_gen|o_sclk_derived_clock          100.5 MHz     9.950         derived (from pll100M|PLLOUTCORE_derived_clock)     default_clkgroup_0      43   
====================================================================================================================================================

@W: MT529 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":213:8:213:9|Found inferred clock MATTY_MAIN_VHDL|spi_sclk which controls 45 sequential elements including spi_slave_inst.rx_data_count_pos_sclk_i[5:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BN225 |Writing default property annotation file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[14] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[13] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[12] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[11] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[10] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[9] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[8] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[7] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[6] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[5] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[4] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[3] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[2] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[1] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[6] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[5] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[4] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[3] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[2] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[1] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 27 23:44:13 2018

###########################################################]
Map & Optimize Report

# Tue Feb 27 23:44:14 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":371:8:371:9|Removing sequential instance miso_01_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":388:8:388:9|Removing sequential instance miso_11_i (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":490:8:490:9|Removing sequential instance mosi_01_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":507:8:507:9|Removing sequential instance mosi_11_i (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffs(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            clk

@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":426:8:426:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Removing sequential instance rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_slave_ice.vhd":236:8:236:9|Boundary register rx_shift_data_neg_sclk_i[7:0] (in view: work.SPI_SLAVE_ICE(rtl_arch)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":349:8:349:9|Removing sequential instance rx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":545:8:545:9|Removing sequential instance tx_data_count_pos_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":387:8:387:9|Removing sequential instance rx_data_count_neg_sclk_i[5:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_data_path.vhd":334:8:334:9|Removing sequential instance rx_shift_data_pos_sclk_i[15:0] (in view: work.spi_data_path(rtl_arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":423:0:423:1|User-specified initial value defined for instance sTrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":827:0:827:1|User-specified initial value defined for instance sCounterADC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":561:0:561:1|User-specified initial value defined for instance sACQtime is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":423:0:423:1|User-specified initial value defined for instance sTrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":527:0:527:1|User-specified initial value defined for instance sPoff is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|User-specified initial value defined for instance sRAM_pointer_read[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|User-specified initial value defined for instance sRAM_pointer_write[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":423:0:423:1|User-specified initial value defined for instance sEETrigInternal_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sEETrigInternal is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sEEPointerReset is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|User-specified initial value defined for instance sRead_data is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":792:0:792:1|User-specified initial value defined for instance sDAC_spi_start is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":146:36:146:38|User-specified initial value defined for instance button_debounce_counter[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|User-specified initial value defined for instance spi_data_miso[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":792:0:792:1|User-specified initial value defined for instance sCounterDAC[9:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":457:0:457:1|User-specified initial value defined for instance sACQ is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sEETrigCounter[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sEEPonPoff[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sEEPon[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sEEDAC[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sEEADC_freq[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sEESingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|User-specified initial value defined for instance sCounterRAM[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":144:46:144:48|User-specified initial value defined for instance sPeriod_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":513:0:513:1|User-specified initial value defined for instance sPon is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sPointer[1:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":584:0:584:1|User-specified initial value defined for instance sPeriod is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sEEPeriod[23:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sEEPoff[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sEEDelayACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sEEACQ[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|User-specified initial value defined for instance sRAM_ADD[18:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|User-specified initial value defined for instance sADC_clk_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":827:0:827:1|User-specified initial value defined for instance sADC_clk is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":792:0:792:1|User-specified initial value defined for instance sDAC_data[15:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance sAddress[7:0] is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|User-specified initial value defined for instance sSPI_MSB0LSB1 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":146:36:146:38|User-specified initial value defined for instance sbuttonModeStatus is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|User-specified initial value defined for instance spi_mosi_ready128_prev3 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|User-specified initial value defined for instance spi_mosi_ready128_prev2 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|User-specified initial value defined for instance sRAM_nWE is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|User-specified initial value defined for instance spi_mosi_ready128_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":1084:0:1084:1|User-specified initial value defined for instance sSingleCont is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|User-specified initial value defined for instance spi_mosi_ready_prev3 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":105:46:105:48|User-specified initial value defined for instance spi_mosi_ready_prev2 is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":154:38:154:40|User-specified initial value defined for instance trig_prev is being ignored. 
@W: FX1039 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":104:47:104:49|User-specified initial value defined for instance spi_mosi_ready_prev is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":827:0:827:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterADC[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_read[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sRAM_pointer_write[18:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":479:0:479:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounter[23:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":962:0:962:1|Found counter in view:work.MATTY_MAIN_VHDL(behavioral) instance sCounterRAM[7:0] 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[1] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[2] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Removing sequential instance o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\spi_master.vhd":106:8:106:9|Boundary register o_slave_csn[3] (in view: work.spi_master(spi_master_rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine spim_clk_state_i[0:4] (in view: work.sclk_gen(count_arch))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":63:8:63:9|Found counter in view:work.sclk_gen(count_arch) instance sclk_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":207:8:207:9|Found counter in view:work.sclk_gen(count_arch) instance delay_count_i[7:0] 
@N: MO231 :"e:\ice40hx8kled\test\matty\matty\sclk_gen.vhd":226:8:226:9|Found counter in view:work.sclk_gen(count_arch) instance clk_falling_count_i[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -9.09ns		 880 /       485
   2		0h:00m:01s		    -9.09ns		 879 /       485
   3		0h:00m:01s		    -8.92ns		 879 /       485
   4		0h:00m:01s		    -8.75ns		 879 /       485

   5		0h:00m:01s		    -8.75ns		 885 /       485

@N: FX271 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":605:0:605:1|Replicating instance sEEPoff[1] (in view: work.MATTY_MAIN_VHDL(behavioral)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   6		0h:00m:01s		    -7.35ns		 890 /       486
@A: BN291 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":154:38:154:40|Boundary register trig_prev (in view: work.MATTY_MAIN_VHDL(behavioral)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Re-levelizing using alternate method
Assigned 0 out of 1951 signals to level zero using alternate method
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":335:1:335:13|SB_GB inserted on the net pll_clk64.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":335:1:335:13|SB_GB inserted on the net pll_clk128.
@N: FX1017 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":327:1:327:12|SB_GB inserted on the net pll_clk100_0.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":37:6:37:13|SB_GB_IO inserted on the port spi_sclk.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: FX1017 :|SB_GB inserted on the net N_1615.
@N: FX1016 :"e:\ice40hx8kled\test\matty\matty\matty_main.vhd":32:7:32:11|SB_GB_IO inserted on the port reset.
@N: FX1017 :|SB_GB inserted on the net un1_reset_inv_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 143MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 143MB)

@N: MT611 :|Automatically generated clock sclk_gen|o_sclk_derived_clock is not used and is being removed
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 29 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 457 clock pin(s) of sequential element(s)
0 instances converted, 457 sequential instances remain driven by gated/generated clocks

=========================================== Non-Gated/Non-Generated Clocks ===========================================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance                           
----------------------------------------------------------------------------------------------------------------------
@K:CKID0004       spi_sclk_ibuf_gb_io     SB_GB_IO               29         spi_slave_inst.rx_data_count_pos_sclk_i[2]
======================================================================================================================
=============================================================================================================== Gated/Generated Clocks ===============================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                     Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       155        button_debounce_counter_esr[23]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       153        sRAM_pointer_write[10]              Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       pll100M_inst.pll100M_inst       SB_PLL40_CORE          149        sPeriod_prev_e_0                    Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
======================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 114MB peak: 143MB)

Writing Analyst data base E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\synwork\MATTY_m.srm
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 143MB)

Writing EDIF Netlist and constraint files
@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\MATTY.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 144MB)

@N: MT480 :"e:/ice40hx8kled/test/matty/matty/timing_const_matty.sdc":12:0:12:0|Assigning clock "clk" to command: define_clock p:CLK -freq 12 -clockgroup default_clkgroup_0 
@N: MT615 |Found clock clk with period 83.33ns 
@W: MT420 |Found inferred clock MATTY_MAIN_VHDL|spi_sclk with period 1000.00ns. Please declare a user-defined clock on object "p:spi_sclk"
@N: MT615 |Found clock pll128M2|PLLOUTCOREB_derived_clock with period 15.68ns 
@N: MT615 |Found clock pll128M2|PLLOUTCOREA_derived_clock with period 7.84ns 
@N: MT615 |Found clock pll100M|PLLOUTCORE_derived_clock with period 9.95ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Feb 27 23:44:17 2018
#


Top view:               MATTY_MAIN_VHDL
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    E:\iCE40HX8kLED\test\MATTY\MATTY\timing_const_matty.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -15.267

                                       Requested     Estimated     Requested     Estimated                 Clock                  Clock              
Starting Clock                         Frequency     Frequency     Period        Period        Slack       Type                   Group              
-----------------------------------------------------------------------------------------------------------------------------------------------------
MATTY_MAIN_VHDL|spi_sclk               1.0 MHz       122.7 MHz     1000.000      8.152         991.848     inferred               Inferred_clkgroup_0
clk                                    12.0 MHz      NA            83.333        NA            DCM/PLL     declared               default_clkgroup_0 
pll100M|PLLOUTCORE_derived_clock       100.5 MHz     2.5 MHz       9.950         407.087       -5.447      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREA_derived_clock     127.5 MHz     11.2 MHz      7.842         89.402        -1.748      derived (from clk)     default_clkgroup_0 
pll128M2|PLLOUTCOREB_derived_clock     63.8 MHz      1.6 MHz       15.683        641.662       -15.267     derived (from clk)     default_clkgroup_0 
=====================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack


@W: MT116 |Paths from clock (pll128M2|PLLOUTCOREB_derived_clock:r) to clock (pll100M|PLLOUTCORE_derived_clock:r) are overconstrained because the required time of 0.38 ns is too small.  
@W: MT116 |Paths from clock (pll100M|PLLOUTCORE_derived_clock:r) to clock (pll128M2|PLLOUTCOREA_derived_clock:r) are overconstrained because the required time of 0.52 ns is too small.  



Clock Relationships
*******************

Clocks                                                                  |    rise  to  rise     |    fall  to  fall     |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                            Ending                              |  constraint  slack    |  constraint  slack    |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------
pll100M|PLLOUTCORE_derived_clock    pll100M|PLLOUTCORE_derived_clock    |  9.950       -4.910   |  No paths    -        |  No paths    -      |  No paths    -    
pll100M|PLLOUTCORE_derived_clock    pll128M2|PLLOUTCOREA_derived_clock  |  0.524       -5.447   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREA_derived_clock  |  7.842       0.065    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREA_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  7.842       -1.748   |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll100M|PLLOUTCORE_derived_clock    |  0.383       -15.267  |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll128M2|PLLOUTCOREA_derived_clock  |  7.842       0.135    |  No paths    -        |  No paths    -      |  No paths    -    
pll128M2|PLLOUTCOREB_derived_clock  pll128M2|PLLOUTCOREB_derived_clock  |  15.683      4.393    |  No paths    -        |  No paths    -      |  No paths    -    
MATTY_MAIN_VHDL|spi_sclk            pll128M2|PLLOUTCOREA_derived_clock  |  Diff grp    -        |  No paths    -        |  No paths    -      |  Diff grp    -    
MATTY_MAIN_VHDL|spi_sclk            MATTY_MAIN_VHDL|spi_sclk            |  1000.000    991.848  |  1000.000    991.848  |  No paths    -      |  No paths    -    
==================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: MATTY_MAIN_VHDL|spi_sclk
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                          Arrival            
Instance                                       Reference                    Type         Pin     Net                             Time        Slack  
                                               Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_pos_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[0]     0.540       991.848
spi_slave_inst.tx_data_count_neg_sclk_i[0]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[0]     0.540       991.848
spi_slave_inst.rx_data_count_neg_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[1]     0.540       991.890
spi_slave_inst.rx_data_count_pos_sclk_i[1]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[1]     0.540       991.890
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[3]     0.540       991.890
spi_slave_inst.rx_data_count_neg_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[2]     0.540       991.918
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      Q       rx_data_count_pos_sclk_i[2]     0.540       991.918
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       tx_data_count_neg_sclk_i[4]     0.540       991.918
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     Q       rx_data_count_neg_sclk_i[5]     0.540       991.981
====================================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                              Required            
Instance                                       Reference                    Type         Pin     Net                                 Time         Slack  
                                               Clock                                                                                                     
---------------------------------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_pos_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.tx_data_count_neg_sclk_i[5]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[5]     999.895      991.848
spi_slave_inst.rx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_pos_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.tx_data_count_neg_sclk_i[4]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[4]     999.895      991.988
spi_slave_inst.rx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       rx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.tx_data_count_neg_sclk_i[3]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFNR     D       tx_data_count_neg_sclk_i_RNO[3]     999.895      992.128
spi_slave_inst.rx_data_count_pos_sclk_i[2]     MATTY_MAIN_VHDL|spi_sclk     SB_DFFR      D       rx_data_count_pos_sclk_i_4[2]       999.895      992.184
=========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.895

    - Propagation time:                      8.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 991.848

    Number of logic level(s):                8
    Starting point:                          spi_slave_inst.rx_data_count_neg_sclk_i[0] / Q
    Ending point:                            spi_slave_inst.rx_data_count_neg_sclk_i[5] / D
    The start point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C
    The end   point is clocked by            MATTY_MAIN_VHDL|spi_sclk [falling] on pin C

Instance / Net                                                       Pin      Pin               Arrival     No. of    
Name                                                    Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_data_count_neg_sclk_i[0]              SB_DFFNR     Q        Out     0.540     0.540       -         
rx_data_count_neg_sclk_i[0]                             Net          -        -       1.599     -           3         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      I0       In      -         2.139       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNICMDR1[5]     SB_LUT4      O        Out     0.449     2.588       -         
rx_data_count_neg_sclk_i6_3                             Net          -        -       1.371     -           2         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      I3       In      -         3.959       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNIR8S53[3]     SB_LUT4      O        Out     0.287     4.246       -         
rx_data_count_neg_sclk_i_RNIR8S53[3]                    Net          -        -       0.905     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CI       In      -         5.151       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_0_c     SB_CARRY     CO       Out     0.126     5.277       -         
un1_rx_data_count_neg_sclk_i_cry_0                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CI       In      -         5.292       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_1_c     SB_CARRY     CO       Out     0.126     5.418       -         
un1_rx_data_count_neg_sclk_i_cry_1                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CI       In      -         5.432       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_2_c     SB_CARRY     CO       Out     0.126     5.558       -         
un1_rx_data_count_neg_sclk_i_cry_2                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CI       In      -         5.572       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_3_c     SB_CARRY     CO       Out     0.126     5.698       -         
un1_rx_data_count_neg_sclk_i_cry_3                      Net          -        -       0.014     -           2         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CI       In      -         5.712       -         
spi_slave_inst.un1_rx_data_count_neg_sclk_i_cry_4_c     SB_CARRY     CO       Out     0.126     5.838       -         
un1_rx_data_count_neg_sclk_i_cry_4                      Net          -        -       0.386     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      I3       In      -         6.224       -         
spi_slave_inst.rx_data_count_neg_sclk_i_RNO[5]          SB_LUT4      O        Out     0.316     6.540       -         
rx_data_count_neg_sclk_i_RNO[5]                         Net          -        -       1.507     -           1         
spi_slave_inst.rx_data_count_neg_sclk_i[5]              SB_DFFNR     D        In      -         8.047       -         
======================================================================================================================
Total path delay (propagation time + setup) of 8.152 is 2.328(28.6%) logic and 5.824(71.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll100M|PLLOUTCORE_derived_clock
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                                  Arrival           
Instance         Reference                            Type        Pin     Net              Time        Slack 
                 Clock                                                                                       
-------------------------------------------------------------------------------------------------------------
sACQtime         pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sACQtime         0.540       -5.447
sCounter[10]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[10]     0.540       -4.910
sCounter[11]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[11]     0.540       -4.860
sCounter[20]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[20]     0.540       -4.846
sCounter[16]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[16]     0.540       -4.839
sCounter[21]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[21]     0.540       -4.797
sCounter[18]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[18]     0.540       -4.783
sCounter[17]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[17]     0.540       -4.776
sCounter[19]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[19]     0.540       -4.734
sCounter[22]     pll100M|PLLOUTCORE_derived_clock     SB_DFFR     Q       sCounter[22]     0.540       -4.713
=============================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                          Required           
Instance            Reference                            Type         Pin     Net                     Time         Slack 
                    Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------
sCounterRAM[0]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[0]       0.418        -5.447
sCounterRAM[1]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[1]       0.418        -5.447
sCounterRAM[2]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[2]       0.418        -5.447
sCounterRAM[3]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[3]       0.418        -5.447
sCounterRAM[4]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[4]       0.418        -5.447
sCounterRAM[5]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[5]       0.418        -5.447
sCounterRAM[6]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[6]       0.418        -5.447
sCounterRAM[7]      pll100M|PLLOUTCORE_derived_clock     SB_DFFR      D       sCounterRAM_lm[7]       0.418        -5.377
sTrigCounter[1]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     9.845        -4.910
sTrigCounter[2]     pll100M|PLLOUTCORE_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     9.845        -4.888
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.447

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[0] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           65        
sSPI_MSB0LSB1_RNI3LL32                SB_LUT4     I1       In      -         2.139       -         
sSPI_MSB0LSB1_RNI3LL32                SB_LUT4     O        Out     0.400     2.539       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[0]                    SB_LUT4     I0       In      -         3.910       -         
sCounterRAM_RNO[0]                    SB_LUT4     O        Out     0.449     4.359       -         
sCounterRAM_lm[0]                     Net         -        -       1.507     -           1         
sCounterRAM[0]                        SB_DFFR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.447

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[6] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           65        
sSPI_MSB0LSB1_RNI3LL32                SB_LUT4     I1       In      -         2.139       -         
sSPI_MSB0LSB1_RNI3LL32                SB_LUT4     O        Out     0.400     2.539       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[6]                    SB_LUT4     I0       In      -         3.910       -         
sCounterRAM_RNO[6]                    SB_LUT4     O        Out     0.449     4.359       -         
sCounterRAM_lm[6]                     Net         -        -       1.507     -           1         
sCounterRAM[6]                        SB_DFFR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.447

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[5] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           65        
sSPI_MSB0LSB1_RNI3LL32                SB_LUT4     I1       In      -         2.139       -         
sSPI_MSB0LSB1_RNI3LL32                SB_LUT4     O        Out     0.400     2.539       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[5]                    SB_LUT4     I0       In      -         3.910       -         
sCounterRAM_RNO[5]                    SB_LUT4     O        Out     0.449     4.359       -         
sCounterRAM_lm[5]                     Net         -        -       1.507     -           1         
sCounterRAM[5]                        SB_DFFR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.447

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[4] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           65        
sSPI_MSB0LSB1_RNI3LL32                SB_LUT4     I1       In      -         2.139       -         
sSPI_MSB0LSB1_RNI3LL32                SB_LUT4     O        Out     0.400     2.539       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[4]                    SB_LUT4     I0       In      -         3.910       -         
sCounterRAM_RNO[4]                    SB_LUT4     O        Out     0.449     4.359       -         
sCounterRAM_lm[4]                     Net         -        -       1.507     -           1         
sCounterRAM[4]                        SB_DFFR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.524
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.418

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.447

    Number of logic level(s):                2
    Starting point:                          sACQtime / Q
    Ending point:                            sCounterRAM[3] / D
    The start point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                  Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
sACQtime                              SB_DFFR     Q        Out     0.540     0.540       -         
sACQtime                              Net         -        -       1.599     -           65        
sSPI_MSB0LSB1_RNI3LL32                SB_LUT4     I1       In      -         2.139       -         
sSPI_MSB0LSB1_RNI3LL32                SB_LUT4     O        Out     0.400     2.539       -         
un1_spi_data_miso_0_sqmuxa_1_0[0]     Net         -        -       1.371     -           8         
sCounterRAM_RNO[3]                    SB_LUT4     I0       In      -         3.910       -         
sCounterRAM_RNO[3]                    SB_LUT4     O        Out     0.449     4.359       -         
sCounterRAM_lm[3]                     Net         -        -       1.507     -           1         
sCounterRAM[3]                        SB_DFFR     D        In      -         5.865       -         
===================================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREA_derived_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                       Arrival           
Instance                      Reference                              Type         Pin     Net                Time        Slack 
                              Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i     pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       spi_mosi_ready     0.540       -1.748
sADC_clk                      pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       ADC_clk_c          0.540       0.065 
sCounterADC[2]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sCounterADC[2]     0.540       0.065 
sCounterADC[0]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sCounterADC[0]     0.540       0.072 
sCounterRAM[5]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[5]     0.540       0.072 
sCounterADC[6]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sCounterADC[6]     0.540       0.100 
sADC_clk_prev                 pll128M2|PLLOUTCOREA_derived_clock     SB_DFF       Q       sADC_clk_prev      0.540       0.114 
sCounterADC[3]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sCounterADC[3]     0.540       0.114 
sCounterADC[1]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFER     Q       sCounterADC[1]     0.540       0.121 
sCounterRAM[6]                pll128M2|PLLOUTCOREA_derived_clock     SB_DFFR      Q       sCounterRAM[6]     0.540       0.121 
===============================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                        Required           
Instance            Reference                              Type       Pin     Net                   Time         Slack 
                    Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------
sEEPointerReset     pll128M2|PLLOUTCOREA_derived_clock     SB_DFF     D       sEEPointerReset_2     7.737        -1.748
sEETrigInternal     pll128M2|PLLOUTCOREA_derived_clock     SB_DFF     D       sEETrigInternal_0     7.737        -1.720
sEEACQ[0]           pll128M2|PLLOUTCOREA_derived_clock     SB_DFF     D       sEEACQ_9              7.737        -1.635
sEEACQ[1]           pll128M2|PLLOUTCOREA_derived_clock     SB_DFF     D       sEEACQ_10             7.737        -1.635
sEEACQ[2]           pll128M2|PLLOUTCOREA_derived_clock     SB_DFF     D       sEEACQ_11             7.737        -1.635
sEEACQ[3]           pll128M2|PLLOUTCOREA_derived_clock     SB_DFF     D       sEEACQ                7.737        -1.635
sEEACQ[4]           pll128M2|PLLOUTCOREA_derived_clock     SB_DFF     D       sEEACQ_12             7.737        -1.635
sEEACQ[5]           pll128M2|PLLOUTCOREA_derived_clock     SB_DFF     D       sEEACQ_13             7.737        -1.635
sEEACQ[6]           pll128M2|PLLOUTCOREA_derived_clock     SB_DFF     D       sEEACQ_14             7.737        -1.635
sEEACQ[7]           pll128M2|PLLOUTCOREA_derived_clock     SB_DFF     D       sEEACQ_0              7.737        -1.635
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.748

    Number of logic level(s):                4
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPointerReset / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i                SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                           Net         -        -       1.599     -           6         
spi_mosi_ready_prev3_e_0_RNIEUVF1        SB_LUT4     I0       In      -         2.139       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1        SB_LUT4     O        Out     0.449     2.588       -         
spi_mosi_ready_prev3_e_0_RNIEUVF1        Net         -        -       1.371     -           5         
spi_slave_inst.m61                       SB_LUT4     I2       In      -         3.959       -         
spi_slave_inst.m61                       SB_LUT4     O        Out     0.379     4.338       -         
N_62                                     Net         -        -       1.371     -           1         
spi_slave_inst.rx_ready_i_RNI3QV54_0     SB_LUT4     I0       In      -         5.708       -         
spi_slave_inst.rx_ready_i_RNI3QV54_0     SB_LUT4     O        Out     0.449     6.157       -         
N_93_mux                                 Net         -        -       1.371     -           1         
sEEPointerReset_RNO                      SB_LUT4     I0       In      -         7.528       -         
sEEPointerReset_RNO                      SB_LUT4     O        Out     0.449     7.977       -         
sEEPointerReset_2                        Net         -        -       1.507     -           1         
sEEPointerReset                          SB_DFF      D        In      -         9.484       -         
======================================================================================================
Total path delay (propagation time + setup) of 9.589 is 2.370(24.7%) logic and 7.219(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.719

    Number of logic level(s):                4
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEETrigInternal / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i              SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                         Net         -        -       1.599     -           6         
spi_slave_inst.rx_ready_i_RNIHMIO1     SB_LUT4     I1       In      -         2.139       -         
spi_slave_inst.rx_ready_i_RNIHMIO1     SB_LUT4     O        Out     0.400     2.539       -         
N_9_0                                  Net         -        -       1.371     -           6         
spi_slave_inst.rx_ready_i_RNIFK652     SB_LUT4     I0       In      -         3.910       -         
spi_slave_inst.rx_ready_i_RNIFK652     SB_LUT4     O        Out     0.449     4.359       -         
N_85_mux                               Net         -        -       1.371     -           7         
spi_slave_inst.rx_ready_i_RNI3QV54     SB_LUT4     I1       In      -         5.729       -         
spi_slave_inst.rx_ready_i_RNI3QV54     SB_LUT4     O        Out     0.400     6.129       -         
N_94_mux                               Net         -        -       1.371     -           1         
sEETrigInternal_RNO                    SB_LUT4     I0       In      -         7.500       -         
sEETrigInternal_RNO                    SB_LUT4     O        Out     0.449     7.949       -         
sEETrigInternal_0                      Net         -        -       1.507     -           1         
sEETrigInternal                        SB_DFF      D        In      -         9.456       -         
====================================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.719

    Number of logic level(s):                4
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPointerReset / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i                SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                           Net         -        -       1.599     -           6         
spi_slave_inst.rx_ready_i_RNIHMIO1       SB_LUT4     I1       In      -         2.139       -         
spi_slave_inst.rx_ready_i_RNIHMIO1       SB_LUT4     O        Out     0.400     2.539       -         
N_9_0                                    Net         -        -       1.371     -           6         
spi_slave_inst.rx_ready_i_RNIFK652       SB_LUT4     I0       In      -         3.910       -         
spi_slave_inst.rx_ready_i_RNIFK652       SB_LUT4     O        Out     0.449     4.359       -         
N_85_mux                                 Net         -        -       1.371     -           7         
spi_slave_inst.rx_ready_i_RNI3QV54_0     SB_LUT4     I1       In      -         5.729       -         
spi_slave_inst.rx_ready_i_RNI3QV54_0     SB_LUT4     O        Out     0.400     6.129       -         
N_93_mux                                 Net         -        -       1.371     -           1         
sEEPointerReset_RNO                      SB_LUT4     I0       In      -         7.500       -         
sEEPointerReset_RNO                      SB_LUT4     O        Out     0.449     7.949       -         
sEEPointerReset_2                        Net         -        -       1.507     -           1         
sEEPointerReset                          SB_DFF      D        In      -         9.456       -         
======================================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.635

    Number of logic level(s):                4
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEACQ[0] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                     Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i                SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                           Net         -        -       1.599     -           6         
spi_slave_inst.rx_ready_i_RNIHMIO1       SB_LUT4     I1       In      -         2.139       -         
spi_slave_inst.rx_ready_i_RNIHMIO1       SB_LUT4     O        Out     0.400     2.539       -         
N_9_0                                    Net         -        -       1.371     -           6         
spi_slave_inst.rx_ready_i_RNIC4R52       SB_LUT4     I0       In      -         3.910       -         
spi_slave_inst.rx_ready_i_RNIC4R52       SB_LUT4     O        Out     0.449     4.359       -         
N_87_mux                                 Net         -        -       1.371     -           7         
spi_slave_inst.rx_ready_i_RNII3DD2_4     SB_LUT4     I0       In      -         5.729       -         
spi_slave_inst.rx_ready_i_RNII3DD2_4     SB_LUT4     O        Out     0.449     6.178       -         
rx_ready_i_RNII3DD2_4                    Net         -        -       1.371     -           16        
sEEACQ_RNO[0]                            SB_LUT4     I3       In      -         7.549       -         
sEEACQ_RNO[0]                            SB_LUT4     O        Out     0.316     7.865       -         
sEEACQ_9                                 Net         -        -       1.507     -           1         
sEEACQ[0]                                SB_DFF      D        In      -         9.372       -         
======================================================================================================
Total path delay (propagation time + setup) of 9.477 is 2.258(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.842
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.737

    - Propagation time:                      9.372
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.635

    Number of logic level(s):                4
    Starting point:                          spi_slave_inst.rx_ready_i / Q
    Ending point:                            sEEPeriod[8] / D
    The start point is clocked by            pll128M2|PLLOUTCOREA_derived_clock [rising] on pin C
    The end   point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                   Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
spi_slave_inst.rx_ready_i              SB_DFFR     Q        Out     0.540     0.540       -         
spi_mosi_ready                         Net         -        -       1.599     -           6         
spi_slave_inst.rx_ready_i_RNIHMIO1     SB_LUT4     I1       In      -         2.139       -         
spi_slave_inst.rx_ready_i_RNIHMIO1     SB_LUT4     O        Out     0.400     2.539       -         
N_9_0                                  Net         -        -       1.371     -           6         
spi_slave_inst.rx_ready_i_RNIFK652     SB_LUT4     I0       In      -         3.910       -         
spi_slave_inst.rx_ready_i_RNIFK652     SB_LUT4     O        Out     0.449     4.359       -         
N_85_mux                               Net         -        -       1.371     -           7         
spi_slave_inst.rx_ready_i_RNI0TOL4     SB_LUT4     I0       In      -         5.729       -         
spi_slave_inst.rx_ready_i_RNI0TOL4     SB_LUT4     O        Out     0.449     6.178       -         
rx_ready_i_RNI0TOL4                    Net         -        -       1.371     -           7         
sEEPeriod_RNO[8]                       SB_LUT4     I3       In      -         7.549       -         
sEEPeriod_RNO[8]                       SB_LUT4     O        Out     0.316     7.865       -         
sEEPeriod_2                            Net         -        -       1.507     -           1         
sEEPeriod[8]                           SB_DFF      D        In      -         9.372       -         
====================================================================================================
Total path delay (propagation time + setup) of 9.477 is 2.258(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pll128M2|PLLOUTCOREB_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                                      Arrival            
Instance           Reference                              Type        Pin     Net                Time        Slack  
                   Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------
sEEACQ[1]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFF      Q       sEEACQ[1]          0.540       -15.267
sEEACQ[2]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFF      Q       sEEACQ[2]          0.540       -15.253
sEEDelayACQ[0]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFF      Q       sEEDelayACQ[0]     0.540       -15.218
sEEPon[0]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPon[0]          0.540       -15.209
sEEDelayACQ[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFF      Q       sEEDelayACQ[2]     0.540       -15.204
sEEDelayACQ[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFF      Q       sEEDelayACQ[1]     0.540       -15.197
sEEPoff[2]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFF      Q       sEEPoff[2]         0.540       -15.183
sEEPonPoff[0]      pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPonPoff[0]      0.540       -15.180
sEEPoff[1]         pll128M2|PLLOUTCOREB_derived_clock     SB_DFF      Q       sEEPoff[1]         0.540       -15.134
sEEPon[3]          pll128M2|PLLOUTCOREB_derived_clock     SB_DFFE     Q       sEEPon[3]          0.540       -15.134
====================================================================================================================


Ending Points with Worst Slack
******************************

                    Starting                                                                            Required            
Instance            Reference                              Type         Pin     Net                     Time         Slack  
                    Clock                                                                                                   
----------------------------------------------------------------------------------------------------------------------------
sACQtime            pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sacqtime2               0.277        -15.267
sPoff               pll128M2|PLLOUTCOREB_derived_clock     SB_DFFS      D       spoff2_i                0.277        -10.537
sTrigCounter[1]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[1]     0.277        -9.594 
sTrigCounter[2]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[2]     0.277        -9.573 
sTrigCounter[4]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[4]     0.277        -9.573 
sTrigCounter[6]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[6]     0.277        -9.573 
sTrigCounter[3]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[3]     0.277        -9.510 
sTrigCounter[5]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[5]     0.277        -9.510 
sTrigCounter[7]     pll128M2|PLLOUTCOREB_derived_clock     SB_DFFSR     D       sTrigCounter_RNO[7]     0.277        -9.510 
sTrigInternal       pll128M2|PLLOUTCOREB_derived_clock     SB_DFFR      D       sTrigInternal_0         0.277        -9.510 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.544
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -15.267

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFF       Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNIVU431[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIVU431[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIVU431[1]            Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I2       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.379     4.338       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.708       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.108       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      I1       In      -         7.479       -         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      O        Out     0.400     7.879       -         
sEEDelayACQ_RNI16BR7[0]       Net          -        -       1.371     -           2         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      I1       In      -         9.250       -         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      O        Out     0.400     9.650       -         
un1_sEEPoff_6_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     I0       In      -         10.555      -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.258     10.812      -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         10.826      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     10.952      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         10.966      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.092      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.107      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.233      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.247      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.373      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.387      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.513      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.527      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.653      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.667      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.794      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.807      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.934      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.948      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.074      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.088      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.214      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.228      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.354      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.368      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.495      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.509      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.635      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.649      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.775      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.789      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.915      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.929      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.055      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.069      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.195      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.210      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.336      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.722      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.037      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.544      -         
============================================================================================
Total path delay (propagation time + setup) of 15.650 is 5.516(35.3%) logic and 10.133(64.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.530
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.253

    Number of logic level(s):                25
    Starting point:                          sEEACQ[2] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[2]                     SB_DFF       Q        Out     0.540     0.540       -         
sEEACQ[2]                     Net          -        -       1.599     -           4         
sEEACQ_RNIPMKP[2]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIPMKP[2]             SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIPMKP[2]             Net          -        -       1.371     -           2         
sEEPoff_RNINS0A2_0[3]         SB_LUT4      I0       In      -         3.959       -         
sEEPoff_RNINS0A2_0[3]         SB_LUT4      O        Out     0.449     4.408       -         
sEEPoff_RNINS0A2_0[3]         Net          -        -       1.371     -           1         
sEEPoff_RNIVUR25[3]           SB_LUT4      I3       In      -         5.779       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.316     6.094       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      I1       In      -         7.465       -         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      O        Out     0.400     7.865       -         
sEEDelayACQ_RNI16BR7[0]       Net          -        -       1.371     -           2         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      I1       In      -         9.236       -         
un1_sEEPoff_6_cry_3_c_RNO     SB_LUT4      O        Out     0.400     9.636       -         
un1_sEEPoff_6_cry_3_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_3_c         SB_CARRY     I0       In      -         10.541      -         
un1_sEEPoff_6_cry_3_c         SB_CARRY     CO       Out     0.258     10.798      -         
un1_sEEPoff_6_cry_3           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CI       In      -         10.812      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.126     10.938      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         10.952      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.079      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.092      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.219      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.233      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.359      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.373      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.499      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.513      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.639      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.653      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.780      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.794      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.920      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.934      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.060      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.074      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.200      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.214      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.340      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.354      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.480      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.495      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.621      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.635      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.761      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.775      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.901      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.915      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.041      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.055      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.182      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.195      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.322      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.708      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     14.023      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.530      -         
============================================================================================
Total path delay (propagation time + setup) of 15.636 is 5.502(35.2%) logic and 10.133(64.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.220

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
sEEACQ[1]                      SB_DFF       Q        Out     0.540     0.540       -         
sEEACQ[1]                      Net          -        -       1.599     -           6         
sEEACQ_RNIVU431[1]             SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIVU431[1]             SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIVU431[1]             Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]             SB_LUT4      I2       In      -         3.959       -         
sEEACQ_RNIPNH51[0]             SB_LUT4      O        Out     0.379     4.338       -         
sEEACQ_RNIPNH51[0]             Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]            SB_LUT4      I1       In      -         5.708       -         
sEEPoff_RNIVUR25[3]            SB_LUT4      O        Out     0.400     6.108       -         
un1_sEEPoff_5_axb_3            Net          -        -       1.371     -           1         
sEEDelayACQ_RNI16BR7[0]        SB_LUT4      I1       In      -         7.479       -         
sEEDelayACQ_RNI16BR7[0]        SB_LUT4      O        Out     0.400     7.879       -         
sEEDelayACQ_RNI16BR7[0]        Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c          SB_CARRY     I0       In      -         8.784       -         
un1_sEEPoff_5_cry_3_c          SB_CARRY     CO       Out     0.258     9.041       -         
un1_sEEPoff_5_cry_3            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CI       In      -         9.055       -         
un1_sEEPoff_5_cry_4_c          SB_CARRY     CO       Out     0.126     9.182       -         
un1_sEEPoff_5_cry_4            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CI       In      -         9.196       -         
un1_sEEPoff_5_cry_5_c          SB_CARRY     CO       Out     0.126     9.322       -         
un1_sEEPoff_5_cry_5            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CI       In      -         9.336       -         
un1_sEEPoff_5_cry_6_c          SB_CARRY     CO       Out     0.126     9.462       -         
un1_sEEPoff_5_cry_6            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CI       In      -         9.476       -         
un1_sEEPoff_5_cry_7_c          SB_CARRY     CO       Out     0.126     9.602       -         
un1_sEEPoff_5_cry_7            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CI       In      -         9.616       -         
un1_sEEPoff_5_cry_8_c          SB_CARRY     CO       Out     0.126     9.742       -         
un1_sEEPoff_5_cry_8            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CI       In      -         9.756       -         
un1_sEEPoff_5_cry_9_c          SB_CARRY     CO       Out     0.126     9.883       -         
un1_sEEPoff_5_cry_9            Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CI       In      -         9.897       -         
un1_sEEPoff_5_cry_10_0_c       SB_CARRY     CO       Out     0.126     10.023      -         
un1_sEEPoff_5_cry_10           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CI       In      -         10.037      -         
un1_sEEPoff_5_cry_11_0_c       SB_CARRY     CO       Out     0.126     10.163      -         
un1_sEEPoff_5_cry_11           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CI       In      -         10.177      -         
un1_sEEPoff_5_cry_12_0_c       SB_CARRY     CO       Out     0.126     10.303      -         
un1_sEEPoff_5_cry_12           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CI       In      -         10.317      -         
un1_sEEPoff_5_cry_13_0_c       SB_CARRY     CO       Out     0.126     10.443      -         
un1_sEEPoff_5_cry_13           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CI       In      -         10.457      -         
un1_sEEPoff_5_cry_14_0_c       SB_CARRY     CO       Out     0.126     10.584      -         
un1_sEEPoff_5_cry_14           Net          -        -       0.386     -           1         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      I3       In      -         10.970      -         
un1_sEEPoff_6_cry_15_c_RNO     SB_LUT4      O        Out     0.316     11.285      -         
un1_sEEPoff_6_cry_15_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_15_c         SB_CARRY     I0       In      -         12.190      -         
un1_sEEPoff_6_cry_15_c         SB_CARRY     CO       Out     0.258     12.448      -         
un1_sEEPoff_6_cry_15           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CI       In      -         12.462      -         
un1_sEEPoff_6_cry_16_c         SB_CARRY     CO       Out     0.126     12.588      -         
un1_sEEPoff_6_cry_16           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CI       In      -         12.602      -         
un1_sEEPoff_6_cry_17_c         SB_CARRY     CO       Out     0.126     12.728      -         
un1_sEEPoff_6_cry_17           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CI       In      -         12.742      -         
un1_sEEPoff_6_cry_18_c         SB_CARRY     CO       Out     0.126     12.868      -         
un1_sEEPoff_6_cry_18           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CI       In      -         12.882      -         
un1_sEEPoff_6_cry_19_c         SB_CARRY     CO       Out     0.126     13.009      -         
un1_sEEPoff_6_cry_19           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CI       In      -         13.023      -         
un1_sEEPoff_6_cry_20_c         SB_CARRY     CO       Out     0.126     13.149      -         
un1_sEEPoff_6_cry_20           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CI       In      -         13.163      -         
un1_sEEPoff_6_cry_21_c         SB_CARRY     CO       Out     0.126     13.289      -         
un1_sEEPoff_6_cry_21           Net          -        -       0.386     -           1         
sACQtime_RNO                   SB_LUT4      I3       In      -         13.675      -         
sACQtime_RNO                   SB_LUT4      O        Out     0.316     13.991      -         
sacqtime2                      Net          -        -       1.507     -           1         
sACQtime                       SB_DFFR      D        In      -         15.498      -         
=============================================================================================
Total path delay (propagation time + setup) of 15.603 is 5.564(35.7%) logic and 10.039(64.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.220

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFF       Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNIVU431[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIVU431[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIVU431[1]            Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I2       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.379     4.338       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.708       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.108       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      I1       In      -         7.479       -         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      O        Out     0.400     7.879       -         
sEEDelayACQ_RNI16BR7[0]       Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     I0       In      -         8.784       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.258     9.041       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      I3       In      -         9.427       -         
un1_sEEPoff_6_cry_4_c_RNO     SB_LUT4      O        Out     0.316     9.743       -         
un1_sEEPoff_6_cry_4_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_4_c         SB_CARRY     I0       In      -         10.648      -         
un1_sEEPoff_6_cry_4_c         SB_CARRY     CO       Out     0.258     10.906      -         
un1_sEEPoff_6_cry_4           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CI       In      -         10.919      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.126     11.046      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.060      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.186      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.200      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.326      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.340      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.466      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.480      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.607      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.621      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.747      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.761      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.887      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.901      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.027      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.041      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.167      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.181      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.307      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.322      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.448      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.462      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.588      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.602      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.728      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.742      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.868      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.882      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.009      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.023      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.149      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.163      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.289      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.675      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     13.991      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.498      -         
============================================================================================
Total path delay (propagation time + setup) of 15.603 is 5.564(35.7%) logic and 10.039(64.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      0.383
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         0.277

    - Propagation time:                      15.498
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -15.220

    Number of logic level(s):                25
    Starting point:                          sEEACQ[1] / Q
    Ending point:                            sACQtime / D
    The start point is clocked by            pll128M2|PLLOUTCOREB_derived_clock [rising] on pin C
    The end   point is clocked by            pll100M|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
sEEACQ[1]                     SB_DFF       Q        Out     0.540     0.540       -         
sEEACQ[1]                     Net          -        -       1.599     -           6         
sEEACQ_RNIVU431[1]            SB_LUT4      I0       In      -         2.139       -         
sEEACQ_RNIVU431[1]            SB_LUT4      O        Out     0.449     2.588       -         
sEEACQ_RNIVU431[1]            Net          -        -       1.371     -           1         
sEEACQ_RNIPNH51[0]            SB_LUT4      I2       In      -         3.959       -         
sEEACQ_RNIPNH51[0]            SB_LUT4      O        Out     0.379     4.338       -         
sEEACQ_RNIPNH51[0]            Net          -        -       1.371     -           2         
sEEPoff_RNIVUR25[3]           SB_LUT4      I1       In      -         5.708       -         
sEEPoff_RNIVUR25[3]           SB_LUT4      O        Out     0.400     6.108       -         
un1_sEEPoff_5_axb_3           Net          -        -       1.371     -           1         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      I1       In      -         7.479       -         
sEEDelayACQ_RNI16BR7[0]       SB_LUT4      O        Out     0.400     7.879       -         
sEEDelayACQ_RNI16BR7[0]       Net          -        -       0.905     -           2         
un1_sEEPoff_5_cry_3_c         SB_CARRY     I0       In      -         8.784       -         
un1_sEEPoff_5_cry_3_c         SB_CARRY     CO       Out     0.258     9.041       -         
un1_sEEPoff_5_cry_3           Net          -        -       0.014     -           2         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CI       In      -         9.055       -         
un1_sEEPoff_5_cry_4_c         SB_CARRY     CO       Out     0.126     9.182       -         
un1_sEEPoff_5_cry_4           Net          -        -       0.386     -           2         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      I3       In      -         9.568       -         
un1_sEEPoff_6_cry_5_c_RNO     SB_LUT4      O        Out     0.316     9.883       -         
un1_sEEPoff_6_cry_5_c_RNO     Net          -        -       0.905     -           1         
un1_sEEPoff_6_cry_5_c         SB_CARRY     I0       In      -         10.788      -         
un1_sEEPoff_6_cry_5_c         SB_CARRY     CO       Out     0.258     11.046      -         
un1_sEEPoff_6_cry_5           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CI       In      -         11.060      -         
un1_sEEPoff_6_cry_6_c         SB_CARRY     CO       Out     0.126     11.186      -         
un1_sEEPoff_6_cry_6           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CI       In      -         11.200      -         
un1_sEEPoff_6_cry_7_c         SB_CARRY     CO       Out     0.126     11.326      -         
un1_sEEPoff_6_cry_7           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CI       In      -         11.340      -         
un1_sEEPoff_6_cry_8_c         SB_CARRY     CO       Out     0.126     11.466      -         
un1_sEEPoff_6_cry_8           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CI       In      -         11.480      -         
un1_sEEPoff_6_cry_9_c         SB_CARRY     CO       Out     0.126     11.607      -         
un1_sEEPoff_6_cry_9           Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CI       In      -         11.621      -         
un1_sEEPoff_6_cry_10_c        SB_CARRY     CO       Out     0.126     11.747      -         
un1_sEEPoff_6_cry_10          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CI       In      -         11.761      -         
un1_sEEPoff_6_cry_11_c        SB_CARRY     CO       Out     0.126     11.887      -         
un1_sEEPoff_6_cry_11          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CI       In      -         11.901      -         
un1_sEEPoff_6_cry_12_c        SB_CARRY     CO       Out     0.126     12.027      -         
un1_sEEPoff_6_cry_12          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CI       In      -         12.041      -         
un1_sEEPoff_6_cry_13_c        SB_CARRY     CO       Out     0.126     12.167      -         
un1_sEEPoff_6_cry_13          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CI       In      -         12.181      -         
un1_sEEPoff_6_cry_14_c        SB_CARRY     CO       Out     0.126     12.307      -         
un1_sEEPoff_6_cry_14          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CI       In      -         12.322      -         
un1_sEEPoff_6_cry_15_c        SB_CARRY     CO       Out     0.126     12.448      -         
un1_sEEPoff_6_cry_15          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CI       In      -         12.462      -         
un1_sEEPoff_6_cry_16_c        SB_CARRY     CO       Out     0.126     12.588      -         
un1_sEEPoff_6_cry_16          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CI       In      -         12.602      -         
un1_sEEPoff_6_cry_17_c        SB_CARRY     CO       Out     0.126     12.728      -         
un1_sEEPoff_6_cry_17          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CI       In      -         12.742      -         
un1_sEEPoff_6_cry_18_c        SB_CARRY     CO       Out     0.126     12.868      -         
un1_sEEPoff_6_cry_18          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CI       In      -         12.882      -         
un1_sEEPoff_6_cry_19_c        SB_CARRY     CO       Out     0.126     13.009      -         
un1_sEEPoff_6_cry_19          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CI       In      -         13.023      -         
un1_sEEPoff_6_cry_20_c        SB_CARRY     CO       Out     0.126     13.149      -         
un1_sEEPoff_6_cry_20          Net          -        -       0.014     -           1         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CI       In      -         13.163      -         
un1_sEEPoff_6_cry_21_c        SB_CARRY     CO       Out     0.126     13.289      -         
un1_sEEPoff_6_cry_21          Net          -        -       0.386     -           1         
sACQtime_RNO                  SB_LUT4      I3       In      -         13.675      -         
sACQtime_RNO                  SB_LUT4      O        Out     0.316     13.991      -         
sacqtime2                     Net          -        -       1.507     -           1         
sACQtime                      SB_DFFR      D        In      -         15.498      -         
============================================================================================
Total path delay (propagation time + setup) of 15.603 is 5.564(35.7%) logic and 10.039(64.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 141MB peak: 144MB)

---------------------------------------
Resource Usage Report for MATTY_MAIN_VHDL 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             6 uses
SB_CARRY        364 uses
SB_DFF          54 uses
SB_DFFE         138 uses
SB_DFFER        107 uses
SB_DFFES        4 uses
SB_DFFESR       1 use
SB_DFFNR        14 uses
SB_DFFR         126 uses
SB_DFFS         9 uses
SB_DFFSR        32 uses
SB_DFFSS        1 use
SB_GB           6 uses
SB_PLL40_2F_CORE  1 use
SB_PLL40_CORE   1 use
VCC             6 uses
SB_LUT4         677 uses

I/O ports: 69
I/O primitives: 69
SB_GB_IO       2 uses
SB_IO          67 uses

I/O Register bits:                  0
Register bits not including I/Os:   486 (13%)
Total load per clock:
   pll100M|PLLOUTCORE_derived_clock: 149
   pll128M2|PLLOUTCOREA_derived_clock: 153
   pll128M2|PLLOUTCOREB_derived_clock: 155
   MATTY_MAIN_VHDL|spi_sclk: 1
   clk: 1

@S |Mapping Summary:
Total  LUTs: 677 (19%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 677 = 677 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 29MB peak: 144MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Tue Feb 27 23:44:17 2018

###########################################################]


Synthesis exit by 0.
Current Implementation MATTY_Implmnt its sbt path: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf " "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist" "-pTQ144" "-yE:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.edf...
Parsing constraint file: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_pinout.pcf ...
start to read sdc/scf file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
sdc_reader OK E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/MATTY.scf
Stored edif netlist at E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL...
Warning: The terminal RAM_DATA_1[15]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[12]:D is driven by non-default constant value VCC
Warning: The terminal sDAC_data[13]:D is driven by non-default constant value VCC

write Timing Constraint to E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: MATTY_MAIN_VHDL

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --outdir E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL
SDC file             - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	677
    Number of DFFs      	:	486
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	364
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	67
    Number of GBIOs     	:	2
    Number of GBs       	:	6
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'spi_sclk_ibuf_gb_io' is assigned to a non-GB pin '70'. Replacing it with SB_IO 'spi_sclk_ibuf_gb_io' and SB_GB 'spi_sclk_ibuf_gb_io_gb'
W2216: SB_GB_IO 'reset_ibuf_gb_io' is assigned to a non-GB pin '48'. Replacing it with SB_IO 'reset_ibuf_gb_io' and SB_GB 'reset_ibuf_gb_io_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	180
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	2
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	190
    Total CARRYs inserted                                          	:	2


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	868
    Number of DFFs      	:	486
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	371

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	354
        LUT, DFF and CARRY	:	132
    Combinational LogicCells
        Only LUT         	:	264
        CARRY Only       	:	121
        LUT with CARRY   	:	118
    LogicCells                  :	989/3520
    PLBs                        :	147/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 32.3 (sec)

Final Design Statistics
    Number of LUTs      	:	868
    Number of DFFs      	:	486
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	371
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	69
    Number of GBIOs     	:	0
    Number of GBs       	:	8
    Number of WarmBoot  	:	0
    Number of PLLs      	:	2

Device Utilization Summary
    LogicCells                  :	989/3520
    PLBs                        :	209/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	2/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 8
Clock: MATTY_MAIN_VHDL|spi_sclk | Frequency: 196.60 MHz | Target: 1.00 MHz
Clock: clk | Frequency: N/A | Target: 12.00 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTCORE | Frequency: 110.21 MHz | Target: 100.50 MHz
Clock: pll100M_inst.pll100M_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 100.50 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREA | Frequency: 179.89 MHz | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTCOREB | Frequency: 138.13 MHz | Target: 63.75 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA | Frequency: N/A | Target: 127.51 MHz
Clock: pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB | Frequency: N/A | Target: 63.75 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 39.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4375
used logic cells: 989
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc" --dst_sdc_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4375
used logic cells: 989
Translating sdc file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\placer\MATTY_MAIN_VHDL_pl.sdc...
Translated sdc file is E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --outdir "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router" --sdf_file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc --outdir E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\router --sdf_file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design MATTY_MAIN_VHDL
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1188 
I1212: Iteration  1 :   354 unrouted : 6 seconds
I1212: Iteration  2 :    64 unrouted : 4 seconds
I1212: Iteration  3 :     9 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 1 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 12
I1206: Completed routing
I1204: Writing Design MATTY_MAIN_VHDL
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 22 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v" --vhdl "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd" --lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\packer\MATTY_MAIN_VHDL_pk.sdc" --out-sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.v
Writing E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt/sbt/outputs/simulation_netlist\MATTY_MAIN_VHDL_sbt.vhd
Netlister succeeded.

Netlister run-time: 25 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib" --sdc-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc" --sdf-file "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf" --report-file "E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX8K.lib --sdc-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\netlister\MATTY_MAIN_VHDL_sbt.sdc --sdf-file E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\simulation_netlist\MATTY_MAIN_VHDL_sbt.sdf --report-file E:\iCE40HX8kLED\test\MATTY\MATTY\MATTY_Implmnt\sbt\outputs\timer\MATTY_MAIN_VHDL_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTGLOBALB
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREA
Info-1404: Inferred PLL generated clock at pll128M2_inst.pll128M2_inst/PLLOUTCOREB
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll100M_inst.pll100M_inst/PLLOUTCORE
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "spi_sclk_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "clk_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 186 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P04.dev" --design "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\netlist\oadb-MATTY_MAIN_VHDL" --device_name iCE40HX4K --package TQ144 --outdir "E:/iCE40HX8kLED/test/MATTY/MATTY/MATTY_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 9 (sec)
bitmap succeed.
14:34:41
