# UART_Communication_on_Basys3
<img width="931" alt="image" src="https://user-images.githubusercontent.com/49667585/230661644-889b4489-051e-4e9a-b4a1-743b27c13e46.png">

## 1. UART Transmitter Block
It is a shift reg. that **loads data in parallel** and **shifts bits out serially** at a _specific Baude Rate_.
<img width="815" alt="image" src="https://user-images.githubusercontent.com/49667585/230662199-a2f473dc-7475-4fc3-a172-734155c183c8.png">

## 2. UART Receiver Block
It is a shift reg. that 
