vendor_name = ModelSim
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/microprograma1.mif
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/lpm_mux0.cmp
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_UNIT_istore.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_UNIT_iload.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_UNIT_iadd_isub.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_UNIT_bipush.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/mpc_generator.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_32bit_2.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_32bit.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_32bit.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_32bit.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_8bit_2.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_8bit.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_8bit.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_8bit.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit_b.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/TOS.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/TOS.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/TOS.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/SP.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/SP.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/SP.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/SHIFTER.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/SHIFTER.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/SHIFTER.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTERS.qsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER8bit.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER8bit.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER8bit.bdf
source_file = 1, pc_init.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/pc_init.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/PC.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/PC.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/PC.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/OPC.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/OPC.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/OPC.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/MIC1.qsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/MDR.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/MDR.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/MDR.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/mbr_extensor.vwf
source_file = 1, mbr_extensor.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/mbr_extensor.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/MBR.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/MBR.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/MBR.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/MAR.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/MAR.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/MAR.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/LV_initial_address.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/LV_initial_address.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/LV.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/LV.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/LV.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/H.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/H.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/H.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/FULLADDER_1bit.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/FULLADDER_1bit.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/FULLADDER_1bit.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/decoder2x4.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/decoder2x4.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/decoder2x4.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/DATAPATH3.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/DATAPATH.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/DATAPATH.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/DATAHPATHPORTAS.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/CPP_initial_address.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/CPP_initial_address.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/CPP.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/CPP.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.vwf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bsf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/MPC_GENERATOR.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/lpm_mux0.qip
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/lpm_mux0.vhd
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_UNIT.bdf
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/db/MIC1.cbx.xml
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/control_store.vhd
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/users/joaqu/documents/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/joaqu/Documents/MIC1-1/MIC1/db/altsyncram_jrs3.tdf
design_name = CONTROL_UNIT
instance = comp, \MIR[35]~output , MIR[35]~output, CONTROL_UNIT, 1
instance = comp, \MIR[34]~output , MIR[34]~output, CONTROL_UNIT, 1
instance = comp, \MIR[33]~output , MIR[33]~output, CONTROL_UNIT, 1
instance = comp, \MIR[32]~output , MIR[32]~output, CONTROL_UNIT, 1
instance = comp, \MIR[31]~output , MIR[31]~output, CONTROL_UNIT, 1
instance = comp, \MIR[30]~output , MIR[30]~output, CONTROL_UNIT, 1
instance = comp, \MIR[29]~output , MIR[29]~output, CONTROL_UNIT, 1
instance = comp, \MIR[28]~output , MIR[28]~output, CONTROL_UNIT, 1
instance = comp, \MIR[27]~output , MIR[27]~output, CONTROL_UNIT, 1
instance = comp, \MIR[26]~output , MIR[26]~output, CONTROL_UNIT, 1
instance = comp, \MIR[25]~output , MIR[25]~output, CONTROL_UNIT, 1
instance = comp, \MIR[24]~output , MIR[24]~output, CONTROL_UNIT, 1
instance = comp, \MIR[23]~output , MIR[23]~output, CONTROL_UNIT, 1
instance = comp, \MIR[22]~output , MIR[22]~output, CONTROL_UNIT, 1
instance = comp, \MIR[21]~output , MIR[21]~output, CONTROL_UNIT, 1
instance = comp, \MIR[20]~output , MIR[20]~output, CONTROL_UNIT, 1
instance = comp, \MIR[19]~output , MIR[19]~output, CONTROL_UNIT, 1
instance = comp, \MIR[18]~output , MIR[18]~output, CONTROL_UNIT, 1
instance = comp, \MIR[17]~output , MIR[17]~output, CONTROL_UNIT, 1
instance = comp, \MIR[16]~output , MIR[16]~output, CONTROL_UNIT, 1
instance = comp, \MIR[15]~output , MIR[15]~output, CONTROL_UNIT, 1
instance = comp, \MIR[14]~output , MIR[14]~output, CONTROL_UNIT, 1
instance = comp, \MIR[13]~output , MIR[13]~output, CONTROL_UNIT, 1
instance = comp, \MIR[12]~output , MIR[12]~output, CONTROL_UNIT, 1
instance = comp, \MIR[11]~output , MIR[11]~output, CONTROL_UNIT, 1
instance = comp, \MIR[10]~output , MIR[10]~output, CONTROL_UNIT, 1
instance = comp, \MIR[9]~output , MIR[9]~output, CONTROL_UNIT, 1
instance = comp, \MIR[8]~output , MIR[8]~output, CONTROL_UNIT, 1
instance = comp, \MIR[7]~output , MIR[7]~output, CONTROL_UNIT, 1
instance = comp, \MIR[6]~output , MIR[6]~output, CONTROL_UNIT, 1
instance = comp, \MIR[5]~output , MIR[5]~output, CONTROL_UNIT, 1
instance = comp, \MIR[4]~output , MIR[4]~output, CONTROL_UNIT, 1
instance = comp, \MIR[3]~output , MIR[3]~output, CONTROL_UNIT, 1
instance = comp, \MIR[2]~output , MIR[2]~output, CONTROL_UNIT, 1
instance = comp, \MIR[1]~output , MIR[1]~output, CONTROL_UNIT, 1
instance = comp, \MIR[0]~output , MIR[0]~output, CONTROL_UNIT, 1
instance = comp, \MPC[8]~output , MPC[8]~output, CONTROL_UNIT, 1
instance = comp, \MPC[7]~output , MPC[7]~output, CONTROL_UNIT, 1
instance = comp, \MPC[6]~output , MPC[6]~output, CONTROL_UNIT, 1
instance = comp, \MPC[5]~output , MPC[5]~output, CONTROL_UNIT, 1
instance = comp, \MPC[4]~output , MPC[4]~output, CONTROL_UNIT, 1
instance = comp, \MPC[3]~output , MPC[3]~output, CONTROL_UNIT, 1
instance = comp, \MPC[2]~output , MPC[2]~output, CONTROL_UNIT, 1
instance = comp, \MPC[1]~output , MPC[1]~output, CONTROL_UNIT, 1
instance = comp, \MPC[0]~output , MPC[0]~output, CONTROL_UNIT, 1
instance = comp, \CLOCK~input , CLOCK~input, CONTROL_UNIT, 1
instance = comp, \CLOCK~inputclkctrl , CLOCK~inputclkctrl, CONTROL_UNIT, 1
instance = comp, \MBR_IN[1]~input , MBR_IN[1]~input, CONTROL_UNIT, 1
instance = comp, \MBR_IN[5]~input , MBR_IN[5]~input, CONTROL_UNIT, 1
instance = comp, \MBR_IN[6]~input , MBR_IN[6]~input, CONTROL_UNIT, 1
instance = comp, \MBR_IN[7]~input , MBR_IN[7]~input, CONTROL_UNIT, 1
instance = comp, \inst8|altsyncram_component|auto_generated|ram_block1a18 , inst8|altsyncram_component|auto_generated|ram_block1a18, CONTROL_UNIT, 1
instance = comp, \Z~input , Z~input, CONTROL_UNIT, 1
instance = comp, \inst|inst8 , inst|inst8, CONTROL_UNIT, 1
instance = comp, \N~input , N~input, CONTROL_UNIT, 1
instance = comp, \inst|inst1 , inst|inst1, CONTROL_UNIT, 1
instance = comp, \inst|inst~0 , inst|inst~0, CONTROL_UNIT, 1
instance = comp, \inst|inst , inst|inst, CONTROL_UNIT, 1
instance = comp, \inst|inst12[7] , inst|inst12[7], CONTROL_UNIT, 1
instance = comp, \inst|inst12[6] , inst|inst12[6], CONTROL_UNIT, 1
instance = comp, \inst|inst12[5] , inst|inst12[5], CONTROL_UNIT, 1
instance = comp, \MBR_IN[4]~input , MBR_IN[4]~input, CONTROL_UNIT, 1
instance = comp, \inst|inst12[4] , inst|inst12[4], CONTROL_UNIT, 1
instance = comp, \MBR_IN[3]~input , MBR_IN[3]~input, CONTROL_UNIT, 1
instance = comp, \inst|inst12[3] , inst|inst12[3], CONTROL_UNIT, 1
instance = comp, \MBR_IN[2]~input , MBR_IN[2]~input, CONTROL_UNIT, 1
instance = comp, \inst|inst12[2] , inst|inst12[2], CONTROL_UNIT, 1
instance = comp, \inst|inst12[1] , inst|inst12[1], CONTROL_UNIT, 1
instance = comp, \MBR_IN[0]~input , MBR_IN[0]~input, CONTROL_UNIT, 1
instance = comp, \inst|inst12[0] , inst|inst12[0], CONTROL_UNIT, 1
instance = comp, \inst8|altsyncram_component|auto_generated|ram_block1a0 , inst8|altsyncram_component|auto_generated|ram_block1a0, CONTROL_UNIT, 1
