TimeQuest Timing Analyzer report for g47_enigma
Fri Apr 15 16:01:25 2016
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. SDC File List
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Recovery: 'clock'
 14. Slow Model Removal: 'clock'
 15. Slow Model Minimum Pulse Width: 'clock'
 16. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clock'
 29. Fast Model Hold: 'clock'
 30. Fast Model Recovery: 'clock'
 31. Fast Model Removal: 'clock'
 32. Fast Model Minimum Pulse Width: 'clock'
 33. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Recovery Transfers
 50. Removal Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g47_enigma                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; g47_testbed.sdc ; OK     ; Fri Apr 15 16:01:21 2016 ;
; g47_enigma.sdc  ; OK     ; Fri Apr 15 16:01:21 2016 ;
+-----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock               ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }               ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 43.04 MHz ; 43.04 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -1.616 ; -23.860       ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+--------------------------------+
; Slow Model Recovery Summary    ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.493 ; -2.493        ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.642 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; 7.436  ; 0.000         ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                         ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.616 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; 0.465      ; 12.119     ;
; -1.616 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; 0.465      ; 12.119     ;
; -1.616 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; 0.465      ; 12.119     ;
; -1.616 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; 0.465      ; 12.119     ;
; -1.616 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; 0.465      ; 12.119     ;
; -1.603 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; 0.468      ; 12.109     ;
; -1.603 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; 0.468      ; 12.109     ;
; -1.603 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; 0.468      ; 12.109     ;
; -1.603 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; 0.468      ; 12.109     ;
; -1.603 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; 0.468      ; 12.109     ;
; -1.553 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; 0.468      ; 12.059     ;
; -1.553 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; 0.468      ; 12.059     ;
; -1.553 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; 0.468      ; 12.059     ;
; -1.553 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; 0.468      ; 12.059     ;
; -1.553 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; 0.468      ; 12.059     ;
; 0.506  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; 0.465      ; 9.997      ;
; 0.506  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; 0.465      ; 9.997      ;
; 0.506  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; 0.465      ; 9.997      ;
; 0.506  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; 0.465      ; 9.997      ;
; 0.506  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; 0.465      ; 9.997      ;
; 0.818  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; 0.468      ; 9.688      ;
; 0.818  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; 0.468      ; 9.688      ;
; 0.818  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; 0.468      ; 9.688      ;
; 0.818  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; 0.468      ; 9.688      ;
; 0.818  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; 0.468      ; 9.688      ;
; 0.841  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; 0.468      ; 9.665      ;
; 0.841  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; 0.468      ; 9.665      ;
; 0.841  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; 0.468      ; 9.665      ;
; 0.841  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; 0.468      ; 9.665      ;
; 0.841  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; 0.468      ; 9.665      ;
; 1.751  ; state[0]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.825      ; 9.112      ;
; 1.751  ; state[0]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.825      ; 9.112      ;
; 1.751  ; state[0]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.825      ; 9.112      ;
; 1.878  ; state[0]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.826      ; 8.986      ;
; 1.878  ; state[0]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.826      ; 8.986      ;
; 1.878  ; state[0]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.826      ; 8.986      ;
; 1.878  ; state[0]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.826      ; 8.986      ;
; 1.878  ; state[0]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.826      ; 8.986      ;
; 1.885  ; state[0]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.826      ; 8.979      ;
; 1.885  ; state[0]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.826      ; 8.979      ;
; 1.885  ; state[0]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.826      ; 8.979      ;
; 1.885  ; state[0]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.826      ; 8.979      ;
; 1.885  ; state[0]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.826      ; 8.979      ;
; 2.001  ; state[0]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.825      ; 8.862      ;
; 2.001  ; state[0]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.825      ; 8.862      ;
; 2.130  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                              ; clock        ; clock       ; 10.000       ; 0.463      ; 8.371      ;
; 2.154  ; state[0]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.825      ; 8.709      ;
; 2.154  ; state[0]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.825      ; 8.709      ;
; 2.154  ; state[0]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.825      ; 8.709      ;
; 2.154  ; state[0]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.825      ; 8.709      ;
; 2.154  ; state[0]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.825      ; 8.709      ;
; 2.463  ; state[0]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 8.399      ;
; 2.463  ; state[0]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 8.399      ;
; 2.465  ; state[0]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 8.397      ;
; 2.465  ; state[0]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 8.397      ;
; 2.630  ; state[0]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.821      ; 8.229      ;
; 2.630  ; state[0]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.821      ; 8.229      ;
; 2.785  ; state[0]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 8.075      ;
; 2.785  ; state[0]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 8.075      ;
; 2.785  ; state[0]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 8.075      ;
; 2.785  ; state[0]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 8.075      ;
; 2.785  ; state[0]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 8.075      ;
; 2.845  ; state[0]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 8.015      ;
; 2.845  ; state[0]~_emulated                               ; middle_data[2]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 8.015      ;
; 2.845  ; state[0]~_emulated                               ; middle_data[4]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 8.015      ;
; 2.845  ; state[0]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 8.015      ;
; 2.845  ; state[0]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 8.015      ;
; 3.088  ; state[1]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.825      ; 7.775      ;
; 3.088  ; state[1]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.825      ; 7.775      ;
; 3.088  ; state[1]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.825      ; 7.775      ;
; 3.180  ; state[0]~_emulated                               ; reflector_type                                                                                  ; clock        ; clock       ; 10.000       ; 0.824      ; 7.682      ;
; 3.215  ; state[1]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.826      ; 7.649      ;
; 3.215  ; state[1]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.826      ; 7.649      ;
; 3.215  ; state[1]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.826      ; 7.649      ;
; 3.215  ; state[1]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.826      ; 7.649      ;
; 3.215  ; state[1]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.826      ; 7.649      ;
; 3.222  ; state[1]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.826      ; 7.642      ;
; 3.222  ; state[1]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.826      ; 7.642      ;
; 3.222  ; state[1]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.826      ; 7.642      ;
; 3.222  ; state[1]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.826      ; 7.642      ;
; 3.222  ; state[1]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.826      ; 7.642      ;
; 3.338  ; state[1]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.825      ; 7.525      ;
; 3.338  ; state[1]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.825      ; 7.525      ;
; 3.491  ; state[1]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.825      ; 7.372      ;
; 3.491  ; state[1]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.825      ; 7.372      ;
; 3.491  ; state[1]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.825      ; 7.372      ;
; 3.491  ; state[1]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.825      ; 7.372      ;
; 3.491  ; state[1]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.825      ; 7.372      ;
; 3.800  ; state[1]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 7.062      ;
; 3.800  ; state[1]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.824      ; 7.062      ;
; 3.802  ; state[1]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 7.060      ;
; 3.802  ; state[1]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.824      ; 7.060      ;
; 3.967  ; state[1]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.821      ; 6.892      ;
; 3.967  ; state[1]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.821      ; 6.892      ;
; 4.122  ; state[1]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 6.738      ;
; 4.122  ; state[1]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 6.738      ;
; 4.122  ; state[1]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 6.738      ;
; 4.122  ; state[1]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 6.738      ;
; 4.122  ; state[1]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.822      ; 6.738      ;
; 4.182  ; state[1]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.822      ; 6.678      ;
+--------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; hold                                                                                                                                                                                                                                                                                                                                       ; hold                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; reflector_type                                                                                                                                                                                                                                                                                                                             ; reflector_type                                                                                                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.611 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.897      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.615 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.901      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.626 ; input_error                                                                                                                                                                                                                                                                                                                                ; led_error[4]~reg0                                                                                                                                                                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.912      ;
; 0.629 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.641 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.927      ;
; 0.648 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.934      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.082      ; 1.078      ;
; 0.747 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.082      ; 1.079      ;
; 0.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.082      ; 1.080      ;
; 0.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.082      ; 1.080      ;
; 0.759 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.082      ; 1.091      ;
; 0.760 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.046      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.765 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.788 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.074      ;
; 0.793 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.006      ; 1.085      ;
; 0.846 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.006      ; 1.138      ;
; 0.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.137      ;
; 0.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.136      ;
; 0.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 1.135      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.006     ; 1.137      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.144      ;
; 0.858 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.145      ;
; 0.859 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.146      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.146      ;
; 0.861 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.146      ;
; 0.869 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.154      ;
; 0.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.155      ;
; 0.870 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.155      ;
; 0.873 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.158      ;
; 0.875 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.160      ;
; 0.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.161      ;
; 0.876 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.161      ;
; 0.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.163      ;
; 0.878 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.163      ;
; 0.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.164      ;
; 0.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.164      ;
; 0.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.164      ;
; 0.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.165      ;
; 0.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.165      ;
; 0.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.166      ;
; 0.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.166      ;
; 0.882 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.167      ;
; 0.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.170      ;
; 0.963 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.003      ; 1.252      ;
; 0.965 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 1.252      ;
; 0.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 1.271      ;
; 0.986 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.272      ;
; 0.987 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.273      ;
; 0.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.274      ;
; 0.992 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.278      ;
; 0.999 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.284      ;
; 1.000 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.285      ;
; 1.002 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.287      ;
; 1.003 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.288      ;
; 1.012 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.298      ;
; 1.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.300      ;
; 1.017 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 1.302      ;
; 1.018 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.303      ;
; 1.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.307      ;
; 1.021 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 1.307      ;
; 1.026 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.312      ;
; 1.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.325      ;
; 1.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.331      ;
; 1.045 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.331      ;
; 1.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.076      ; 1.393      ;
; 1.076 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.076      ; 1.402      ;
; 1.104 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.390      ;
; 1.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.075      ; 1.439      ;
; 1.124 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.075      ; 1.449      ;
; 1.125 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.075      ; 1.450      ;
; 1.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.075      ; 1.452      ;
; 1.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.075      ; 1.458      ;
; 1.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.075      ; 1.461      ;
; 1.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.002     ; 1.422      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                       ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.493 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.463      ; 12.994     ;
; 0.071  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.463      ; 10.430     ;
; 5.594  ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.823      ; 5.267      ;
; 5.842  ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.823      ; 5.019      ;
; 7.924  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.465      ; 12.579     ;
; 7.927  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 12.111     ;
; 7.927  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 12.111     ;
; 8.147  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.467      ; 12.358     ;
; 8.147  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.467      ; 12.358     ;
; 10.414 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.467      ; 10.091     ;
; 10.488 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.465      ; 10.015     ;
; 10.491 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 9.547      ;
; 10.491 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 9.547      ;
; 10.711 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.467      ; 9.794      ;
; 10.711 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.467      ; 9.794      ;
; 11.595 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.467      ; 8.910      ;
; 13.470 ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 6.568      ;
; 13.470 ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 6.568      ;
; 13.718 ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 6.320      ;
; 13.718 ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 6.320      ;
; 14.066 ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.823      ; 6.795      ;
; 14.066 ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.823      ; 6.795      ;
; 15.369 ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.823      ; 5.492      ;
; 15.369 ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.823      ; 5.492      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.642  ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.928      ;
; 2.642  ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.928      ;
; 2.780  ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.823      ; 3.889      ;
; 2.780  ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.823      ; 3.889      ;
; 2.865  ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.823      ; 3.974      ;
; 2.865  ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.823      ; 3.974      ;
; 2.925  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.467      ; 3.678      ;
; 3.261  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.467      ; 4.014      ;
; 3.535  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.467      ; 4.288      ;
; 3.535  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.467      ; 4.288      ;
; 3.758  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.465      ; 4.509      ;
; 3.968  ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 4.254      ;
; 3.968  ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 4.254      ;
; 4.167  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 4.453      ;
; 4.167  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 4.453      ;
; 5.192  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.467      ; 5.945      ;
; 5.192  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.467      ; 5.945      ;
; 5.412  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 5.698      ;
; 5.412  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 5.698      ;
; 5.415  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.465      ; 6.166      ;
; 12.392 ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.823      ; 3.501      ;
; 12.832 ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.823      ; 3.941      ;
; 15.364 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.463      ; 6.113      ;
; 15.832 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.463      ; 6.581      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 6.107  ; 6.107  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 5.463  ; 5.463  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 6.107  ; 6.107  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 5.839  ; 5.839  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 5.600  ; 5.600  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 5.525  ; 5.525  ; Rise       ; clock           ;
; keypress          ; clock      ; 18.370 ; 18.370 ; Rise       ; clock           ;
; setting_init      ; clock      ; 13.265 ; 13.265 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 7.831  ; 7.831  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 7.593  ; 7.593  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 7.831  ; 7.831  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 5.380  ; 5.380  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 4.867  ; 4.867  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 5.380  ; 5.380  ; Rise       ; clock           ;
; keypress          ; clock      ; 17.340 ; 17.340 ; Fall       ; clock           ;
; setting_init      ; clock      ; 12.014 ; 12.014 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; -0.068 ; -0.068 ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; -0.489 ; -0.489 ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; -0.359 ; -0.359 ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; -0.424 ; -0.424 ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; -0.068 ; -0.068 ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; -0.721 ; -0.721 ; Rise       ; clock           ;
; keypress          ; clock      ; -6.664 ; -6.664 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.813  ; 0.813  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; -0.089 ; -0.089 ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; -0.291 ; -0.291 ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; -0.089 ; -0.089 ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.499  ; 0.499  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.325  ; 0.325  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.499  ; 0.499  ; Rise       ; clock           ;
; keypress          ; clock      ; -6.980 ; -6.980 ; Fall       ; clock           ;
; setting_init      ; clock      ; -0.376 ; -0.376 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 9.312  ; 9.312  ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 9.312  ; 9.312  ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 10.116 ; 10.116 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 9.900  ; 9.900  ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 8.629  ; 8.629  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 10.116 ; 10.116 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 9.838  ; 9.838  ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 9.517  ; 9.517  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 9.568  ; 9.568  ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 9.968  ; 9.968  ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 11.583 ; 11.583 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 11.583 ; 11.583 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 10.970 ; 10.970 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 11.545 ; 11.545 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 10.965 ; 10.965 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 10.702 ; 10.702 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 11.252 ; 11.252 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 11.188 ; 11.188 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 8.760  ; 8.760  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 8.639  ; 8.639  ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 7.467  ; 7.467  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 8.383  ; 8.383  ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 8.492  ; 8.492  ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 8.319  ; 8.319  ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 8.760  ; 8.760  ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 8.747  ; 8.747  ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 11.188 ; 11.188 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 10.592 ; 10.592 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 10.814 ; 10.814 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 10.386 ; 10.386 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 10.194 ; 10.194 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 10.375 ; 10.375 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 10.729 ; 10.729 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 11.188 ; 11.188 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 15.252 ; 15.252 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 15.252 ; 15.252 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 9.312  ; 9.312  ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 9.312  ; 9.312  ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 8.629  ; 8.629  ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 9.176  ; 9.176  ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 8.629  ; 8.629  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 9.387  ; 9.387  ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 9.114  ; 9.114  ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 8.780  ; 8.780  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 8.843  ; 8.843  ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 9.241  ; 9.241  ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 8.771  ; 8.771  ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 8.938  ; 8.938  ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 8.939  ; 8.939  ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 9.316  ; 9.316  ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 8.772  ; 8.772  ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 9.293  ; 9.293  ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 8.952  ; 8.952  ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 8.771  ; 8.771  ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 7.467  ; 7.467  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 8.391  ; 8.391  ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 7.467  ; 7.467  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 8.139  ; 8.139  ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 8.244  ; 8.244  ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 8.156  ; 8.156  ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 8.508  ; 8.508  ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 8.502  ; 8.502  ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 8.664  ; 8.664  ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 8.747  ; 8.747  ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 8.728  ; 8.728  ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 8.664  ; 8.664  ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 8.694  ; 8.694  ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 9.187  ; 9.187  ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 9.015  ; 9.015  ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 8.988  ; 8.988  ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 11.009 ; 11.009 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 11.009 ; 11.009 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 20.633 ; 19.554 ; 19.554 ; 20.633 ;
+------------+--------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 17.564 ; 18.310 ; 18.310 ; 17.564 ;
+------------+--------------+--------+--------+--------+--------+


+-------------------------------+
; Fast Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 5.504 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 4.606 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.751 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.504 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; 0.609      ; 5.137      ;
; 5.504 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; 0.609      ; 5.137      ;
; 5.504 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; 0.609      ; 5.137      ;
; 5.504 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; 0.609      ; 5.137      ;
; 5.504 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; 0.609      ; 5.137      ;
; 5.512 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; 0.611      ; 5.131      ;
; 5.512 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; 0.611      ; 5.131      ;
; 5.512 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; 0.611      ; 5.131      ;
; 5.512 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; 0.611      ; 5.131      ;
; 5.512 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; 0.611      ; 5.131      ;
; 5.519 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; 0.611      ; 5.124      ;
; 5.519 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; 0.611      ; 5.124      ;
; 5.519 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; 0.611      ; 5.124      ;
; 5.519 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; 0.611      ; 5.124      ;
; 5.519 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; 0.611      ; 5.124      ;
; 6.842 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]   ; clock        ; clock       ; 10.000       ; 0.609      ; 3.799      ;
; 6.842 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]   ; clock        ; clock       ; 10.000       ; 0.609      ; 3.799      ;
; 6.842 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]   ; clock        ; clock       ; 10.000       ; 0.609      ; 3.799      ;
; 6.842 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]   ; clock        ; clock       ; 10.000       ; 0.609      ; 3.799      ;
; 6.842 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]   ; clock        ; clock       ; 10.000       ; 0.609      ; 3.799      ;
; 6.949 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; clock        ; clock       ; 10.000       ; 0.611      ; 3.694      ;
; 6.949 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; clock        ; clock       ; 10.000       ; 0.611      ; 3.694      ;
; 6.949 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; clock        ; clock       ; 10.000       ; 0.611      ; 3.694      ;
; 6.949 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; clock        ; clock       ; 10.000       ; 0.611      ; 3.694      ;
; 6.949 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; clock        ; clock       ; 10.000       ; 0.611      ; 3.694      ;
; 6.953 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; clock        ; clock       ; 10.000       ; 0.611      ; 3.690      ;
; 6.953 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; clock        ; clock       ; 10.000       ; 0.611      ; 3.690      ;
; 6.953 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; clock        ; clock       ; 10.000       ; 0.611      ; 3.690      ;
; 6.953 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; clock        ; clock       ; 10.000       ; 0.611      ; 3.690      ;
; 6.953 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; clock        ; clock       ; 10.000       ; 0.611      ; 3.690      ;
; 7.276 ; state[0]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.759      ; 3.515      ;
; 7.276 ; state[0]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.759      ; 3.515      ;
; 7.276 ; state[0]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.759      ; 3.515      ;
; 7.345 ; state[0]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.759      ; 3.446      ;
; 7.345 ; state[0]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.759      ; 3.446      ;
; 7.345 ; state[0]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.759      ; 3.446      ;
; 7.345 ; state[0]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.759      ; 3.446      ;
; 7.345 ; state[0]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.759      ; 3.446      ;
; 7.351 ; state[0]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.759      ; 3.440      ;
; 7.351 ; state[0]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.759      ; 3.440      ;
; 7.351 ; state[0]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.759      ; 3.440      ;
; 7.351 ; state[0]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.759      ; 3.440      ;
; 7.351 ; state[0]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.759      ; 3.440      ;
; 7.367 ; state[0]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.759      ; 3.424      ;
; 7.367 ; state[0]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.759      ; 3.424      ;
; 7.447 ; state[0]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.759      ; 3.344      ;
; 7.447 ; state[0]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.759      ; 3.344      ;
; 7.447 ; state[0]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.759      ; 3.344      ;
; 7.447 ; state[0]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.759      ; 3.344      ;
; 7.447 ; state[0]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.759      ; 3.344      ;
; 7.512 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                              ; clock        ; clock       ; 10.000       ; 0.606      ; 3.126      ;
; 7.524 ; state[0]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.758      ; 3.266      ;
; 7.524 ; state[0]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.758      ; 3.266      ;
; 7.529 ; state[0]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.758      ; 3.261      ;
; 7.529 ; state[0]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.758      ; 3.261      ;
; 7.595 ; state[0]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.755      ; 3.192      ;
; 7.595 ; state[0]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.755      ; 3.192      ;
; 7.657 ; state[0]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.131      ;
; 7.657 ; state[0]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.131      ;
; 7.657 ; state[0]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.131      ;
; 7.657 ; state[0]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.131      ;
; 7.657 ; state[0]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 3.131      ;
; 7.669 ; state[0]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.119      ;
; 7.669 ; state[0]~_emulated                               ; middle_data[2]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.119      ;
; 7.669 ; state[0]~_emulated                               ; middle_data[4]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.119      ;
; 7.669 ; state[0]~_emulated                               ; middle_data[3]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.119      ;
; 7.669 ; state[0]~_emulated                               ; middle_data[0]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 3.119      ;
; 7.772 ; state[1]~_emulated                               ; left_data[0]                                                                                    ; clock        ; clock       ; 10.000       ; 0.759      ; 3.019      ;
; 7.772 ; state[1]~_emulated                               ; left_data[3]                                                                                    ; clock        ; clock       ; 10.000       ; 0.759      ; 3.019      ;
; 7.772 ; state[1]~_emulated                               ; left_data[4]                                                                                    ; clock        ; clock       ; 10.000       ; 0.759      ; 3.019      ;
; 7.841 ; state[1]~_emulated                               ; right_ring_shift[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.759      ; 2.950      ;
; 7.841 ; state[1]~_emulated                               ; right_ring_shift[2]                                                                             ; clock        ; clock       ; 10.000       ; 0.759      ; 2.950      ;
; 7.841 ; state[1]~_emulated                               ; right_ring_shift[3]                                                                             ; clock        ; clock       ; 10.000       ; 0.759      ; 2.950      ;
; 7.841 ; state[1]~_emulated                               ; right_ring_shift[4]                                                                             ; clock        ; clock       ; 10.000       ; 0.759      ; 2.950      ;
; 7.841 ; state[1]~_emulated                               ; right_ring_shift[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.759      ; 2.950      ;
; 7.847 ; state[1]~_emulated                               ; right_data[0]                                                                                   ; clock        ; clock       ; 10.000       ; 0.759      ; 2.944      ;
; 7.847 ; state[1]~_emulated                               ; right_data[3]                                                                                   ; clock        ; clock       ; 10.000       ; 0.759      ; 2.944      ;
; 7.847 ; state[1]~_emulated                               ; right_data[1]                                                                                   ; clock        ; clock       ; 10.000       ; 0.759      ; 2.944      ;
; 7.847 ; state[1]~_emulated                               ; right_data[2]                                                                                   ; clock        ; clock       ; 10.000       ; 0.759      ; 2.944      ;
; 7.847 ; state[1]~_emulated                               ; right_data[4]                                                                                   ; clock        ; clock       ; 10.000       ; 0.759      ; 2.944      ;
; 7.863 ; state[1]~_emulated                               ; left_data[1]                                                                                    ; clock        ; clock       ; 10.000       ; 0.759      ; 2.928      ;
; 7.863 ; state[1]~_emulated                               ; left_data[2]                                                                                    ; clock        ; clock       ; 10.000       ; 0.759      ; 2.928      ;
; 7.925 ; state[0]~_emulated                               ; reflector_type                                                                                  ; clock        ; clock       ; 10.000       ; 0.757      ; 2.864      ;
; 7.943 ; state[1]~_emulated                               ; left_ring_shift[2]                                                                              ; clock        ; clock       ; 10.000       ; 0.759      ; 2.848      ;
; 7.943 ; state[1]~_emulated                               ; left_ring_shift[4]                                                                              ; clock        ; clock       ; 10.000       ; 0.759      ; 2.848      ;
; 7.943 ; state[1]~_emulated                               ; left_ring_shift[3]                                                                              ; clock        ; clock       ; 10.000       ; 0.759      ; 2.848      ;
; 7.943 ; state[1]~_emulated                               ; left_ring_shift[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.759      ; 2.848      ;
; 7.943 ; state[1]~_emulated                               ; left_ring_shift[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.759      ; 2.848      ;
; 8.020 ; state[1]~_emulated                               ; left_rotor_type[1]                                                                              ; clock        ; clock       ; 10.000       ; 0.758      ; 2.770      ;
; 8.020 ; state[1]~_emulated                               ; left_rotor_type[0]                                                                              ; clock        ; clock       ; 10.000       ; 0.758      ; 2.770      ;
; 8.025 ; state[1]~_emulated                               ; right_rotor_type[0]                                                                             ; clock        ; clock       ; 10.000       ; 0.758      ; 2.765      ;
; 8.025 ; state[1]~_emulated                               ; right_rotor_type[1]                                                                             ; clock        ; clock       ; 10.000       ; 0.758      ; 2.765      ;
; 8.091 ; state[1]~_emulated                               ; middle_rotor_type[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.755      ; 2.696      ;
; 8.091 ; state[1]~_emulated                               ; middle_rotor_type[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.755      ; 2.696      ;
; 8.153 ; state[1]~_emulated                               ; middle_ring_shift[3]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 2.635      ;
; 8.153 ; state[1]~_emulated                               ; middle_ring_shift[2]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 2.635      ;
; 8.153 ; state[1]~_emulated                               ; middle_ring_shift[4]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 2.635      ;
; 8.153 ; state[1]~_emulated                               ; middle_ring_shift[1]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 2.635      ;
; 8.153 ; state[1]~_emulated                               ; middle_ring_shift[0]                                                                            ; clock        ; clock       ; 10.000       ; 0.756      ; 2.635      ;
; 8.165 ; state[1]~_emulated                               ; middle_data[1]                                                                                  ; clock        ; clock       ; 10.000       ; 0.756      ; 2.623      ;
+-------+--------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hold                                                                                                                                                                                                                                                                                                                                       ; hold                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; reflector_type                                                                                                                                                                                                                                                                                                                             ; reflector_type                                                                                                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; input_error                                                                                                                                                                                                                                                                                                                                ; led_error[4]~reg0                                                                                                                                                                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.452      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.452      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.453      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.453      ;
; 0.245 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.458      ;
; 0.252 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.300 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.452      ;
; 0.308 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.007      ; 0.467      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.007      ; 0.476      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.471      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.476      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.478      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.479      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.480      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 0.479      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.007     ; 0.474      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 0.480      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.007     ; 0.475      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.481      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.482      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.483      ;
; 0.334 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.485      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.486      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 0.486      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 0.486      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.486      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.487      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.487      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.488      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 0.488      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.489      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.489      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 0.489      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.489      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.491      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.493      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.576      ;
; 0.380 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.582      ;
; 0.384 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.537      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.539      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.539      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.003      ; 0.554      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.001      ; 0.554      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.555      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.001      ; 0.557      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 0.607      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 0.612      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 0.612      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.564      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 0.613      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.563      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.564      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.564      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.565      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 0.616      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 0.618      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.063      ; 0.619      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 0.570      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; -0.001     ; 0.571      ;
; 0.422 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.573      ;
; 0.425 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.577      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                       ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.606  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.606      ; 6.032      ;
; 6.127  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.606      ; 4.511      ;
; 8.611  ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.757      ; 2.178      ;
; 8.743  ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.757      ; 2.046      ;
; 14.840 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 5.192      ;
; 14.840 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 5.192      ;
; 15.307 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.609      ; 5.334      ;
; 15.386 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.610      ; 5.256      ;
; 15.386 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.610      ; 5.256      ;
; 16.223 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.610      ; 4.419      ;
; 16.361 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 3.671      ;
; 16.361 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 3.671      ;
; 16.828 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.609      ; 3.813      ;
; 16.907 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.610      ; 3.735      ;
; 16.907 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.610      ; 3.735      ;
; 17.193 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.610      ; 3.449      ;
; 17.376 ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.656      ;
; 17.376 ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.656      ;
; 17.508 ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.524      ;
; 17.508 ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.524      ;
; 18.086 ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.757      ; 2.703      ;
; 18.086 ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.757      ; 2.703      ;
; 18.577 ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.757      ; 2.212      ;
; 18.577 ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.757      ; 2.212      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.751  ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.757      ; 1.660      ;
; 0.751  ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.757      ; 1.660      ;
; 0.758  ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.757      ; 1.667      ;
; 0.758  ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.757      ; 1.667      ;
; 0.794  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.610      ; 1.556      ;
; 0.913  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.610      ; 1.675      ;
; 1.012  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.610      ; 1.774      ;
; 1.012  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.610      ; 1.774      ;
; 1.091  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.609      ; 1.852      ;
; 1.154  ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.306      ;
; 1.154  ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.306      ;
; 1.631  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.610      ; 2.393      ;
; 1.631  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.610      ; 2.393      ;
; 1.658  ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.810      ;
; 1.658  ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.810      ;
; 1.710  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.609      ; 2.471      ;
; 1.713  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 1.865      ;
; 1.713  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 1.865      ;
; 2.177  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.329      ;
; 2.177  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 2.329      ;
; 10.592 ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.757      ; 1.501      ;
; 10.765 ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.757      ; 1.674      ;
; 12.201 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.606      ; 2.959      ;
; 12.411 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.606      ; 3.169      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Setup Times                                                                   ;
+-------------------+------------+-------+-------+------------+-----------------+
; Data Port         ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------+------------+-------+-------+------------+-----------------+
; input_code[*]     ; clock      ; 1.739 ; 1.739 ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 1.508 ; 1.508 ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 1.739 ; 1.739 ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 1.675 ; 1.675 ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 1.560 ; 1.560 ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 1.566 ; 1.566 ; Rise       ; clock           ;
; keypress          ; clock      ; 7.728 ; 7.728 ; Rise       ; clock           ;
; setting_init      ; clock      ; 4.867 ; 4.867 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 2.380 ; 2.380 ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 2.279 ; 2.279 ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 2.380 ; 2.380 ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 1.442 ; 1.442 ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 1.204 ; 1.204 ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 1.442 ; 1.442 ; Rise       ; clock           ;
; keypress          ; clock      ; 7.742 ; 7.742 ; Fall       ; clock           ;
; setting_init      ; clock      ; 4.804 ; 4.804 ; Fall       ; clock           ;
+-------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.491  ; 0.491  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 0.284  ; 0.284  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.318  ; 0.318  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 0.305  ; 0.305  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 0.491  ; 0.491  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 0.225  ; 0.225  ; Rise       ; clock           ;
; keypress          ; clock      ; -2.873 ; -2.873 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.812  ; 0.812  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 0.425  ; 0.425  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 0.375  ; 0.375  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 0.425  ; 0.425  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.767  ; 0.767  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.724  ; 0.724  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.767  ; 0.767  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.422 ; -3.422 ; Fall       ; clock           ;
; setting_init      ; clock      ; -0.059 ; -0.059 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 4.706 ; 4.706 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 4.706 ; 4.706 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 5.021 ; 5.021 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 4.863 ; 4.863 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.479 ; 4.479 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 5.021 ; 5.021 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.821 ; 4.821 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.722 ; 4.722 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 4.764 ; 4.764 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.939 ; 4.939 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 5.480 ; 5.480 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 5.459 ; 5.459 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 5.211 ; 5.211 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 5.480 ; 5.480 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 5.257 ; 5.257 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 5.176 ; 5.176 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 5.341 ; 5.341 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 5.340 ; 5.340 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 4.509 ; 4.509 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 4.429 ; 4.429 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 4.002 ; 4.002 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 4.331 ; 4.331 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 4.346 ; 4.346 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 4.322 ; 4.322 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 4.509 ; 4.509 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 4.501 ; 4.501 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 5.368 ; 5.368 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 5.111 ; 5.111 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 5.193 ; 5.193 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 5.066 ; 5.066 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 4.962 ; 4.962 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 5.060 ; 5.060 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 5.222 ; 5.222 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 5.368 ; 5.368 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 6.420 ; 6.420 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 6.420 ; 6.420 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 4.706 ; 4.706 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 4.706 ; 4.706 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 4.420 ; 4.420 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 4.600 ; 4.600 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.479 ; 4.479 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 4.752 ; 4.752 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.558 ; 4.558 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.420 ; 4.420 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 4.470 ; 4.470 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.642 ; 4.642 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 4.519 ; 4.519 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 4.531 ; 4.531 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 4.534 ; 4.534 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 4.655 ; 4.655 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 4.521 ; 4.521 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 4.638 ; 4.638 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 4.569 ; 4.569 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 4.519 ; 4.519 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 4.002 ; 4.002 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 4.348 ; 4.348 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 4.002 ; 4.002 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 4.250 ; 4.250 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 4.265 ; 4.265 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 4.291 ; 4.291 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 4.444 ; 4.444 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 4.413 ; 4.413 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 4.445 ; 4.445 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 4.479 ; 4.479 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 4.472 ; 4.472 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 4.454 ; 4.454 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 4.445 ; 4.445 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 4.646 ; 4.646 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 4.587 ; 4.587 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 4.571 ; 4.571 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 5.348 ; 5.348 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 5.348 ; 5.348 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 9.210 ; 8.851 ; 8.851 ; 9.210 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 8.121 ; 8.383 ; 8.383 ; 8.121 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                               ;
+----------------------+---------+-------+----------+---------+---------------------+
; Clock                ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -1.616  ; 0.215 ; -2.493   ; 0.751   ; 7.436               ;
;  altera_reserved_tck ; N/A     ; N/A   ; N/A      ; N/A     ; 97.531              ;
;  clock               ; -1.616  ; 0.215 ; -2.493   ; 0.751   ; 7.436               ;
; Design-wide TNS      ; -23.86  ; 0.0   ; -2.493   ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock               ; -23.860 ; 0.000 ; -2.493   ; 0.000   ; 0.000               ;
+----------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 6.107  ; 6.107  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 5.463  ; 5.463  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 6.107  ; 6.107  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 5.839  ; 5.839  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 5.600  ; 5.600  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 5.525  ; 5.525  ; Rise       ; clock           ;
; keypress          ; clock      ; 18.370 ; 18.370 ; Rise       ; clock           ;
; setting_init      ; clock      ; 13.265 ; 13.265 ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 7.831  ; 7.831  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 7.593  ; 7.593  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 7.831  ; 7.831  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 5.380  ; 5.380  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 4.867  ; 4.867  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 5.380  ; 5.380  ; Rise       ; clock           ;
; keypress          ; clock      ; 17.340 ; 17.340 ; Fall       ; clock           ;
; setting_init      ; clock      ; 12.014 ; 12.014 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.491  ; 0.491  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 0.284  ; 0.284  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.318  ; 0.318  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 0.305  ; 0.305  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 0.491  ; 0.491  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 0.225  ; 0.225  ; Rise       ; clock           ;
; keypress          ; clock      ; -2.873 ; -2.873 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.813  ; 0.813  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 0.425  ; 0.425  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 0.375  ; 0.375  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 0.425  ; 0.425  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.767  ; 0.767  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.724  ; 0.724  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.767  ; 0.767  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.422 ; -3.422 ; Fall       ; clock           ;
; setting_init      ; clock      ; -0.059 ; -0.059 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 9.312  ; 9.312  ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 9.312  ; 9.312  ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 10.116 ; 10.116 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 9.900  ; 9.900  ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 8.629  ; 8.629  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 10.116 ; 10.116 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 9.838  ; 9.838  ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 9.517  ; 9.517  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 9.568  ; 9.568  ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 9.968  ; 9.968  ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 11.583 ; 11.583 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 11.583 ; 11.583 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 10.970 ; 10.970 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 11.545 ; 11.545 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 10.965 ; 10.965 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 10.702 ; 10.702 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 11.252 ; 11.252 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 11.188 ; 11.188 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 8.760  ; 8.760  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 8.639  ; 8.639  ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 7.467  ; 7.467  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 8.383  ; 8.383  ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 8.492  ; 8.492  ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 8.319  ; 8.319  ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 8.760  ; 8.760  ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 8.747  ; 8.747  ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 11.188 ; 11.188 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 10.592 ; 10.592 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 10.814 ; 10.814 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 10.386 ; 10.386 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 10.194 ; 10.194 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 10.375 ; 10.375 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 10.729 ; 10.729 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 11.188 ; 11.188 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 15.252 ; 15.252 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 15.252 ; 15.252 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 4.706 ; 4.706 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 4.706 ; 4.706 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 4.420 ; 4.420 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 4.600 ; 4.600 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.479 ; 4.479 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 4.752 ; 4.752 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.558 ; 4.558 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.420 ; 4.420 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 4.470 ; 4.470 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.642 ; 4.642 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 4.519 ; 4.519 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 4.531 ; 4.531 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 4.534 ; 4.534 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 4.655 ; 4.655 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 4.521 ; 4.521 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 4.638 ; 4.638 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 4.569 ; 4.569 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 4.519 ; 4.519 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 4.002 ; 4.002 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 4.348 ; 4.348 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 4.002 ; 4.002 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 4.250 ; 4.250 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 4.265 ; 4.265 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 4.291 ; 4.291 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 4.444 ; 4.444 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 4.413 ; 4.413 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 4.445 ; 4.445 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 4.479 ; 4.479 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 4.472 ; 4.472 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 4.454 ; 4.454 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 4.445 ; 4.445 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 4.646 ; 4.646 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 4.587 ; 4.587 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 4.571 ; 4.571 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 5.348 ; 5.348 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 5.348 ; 5.348 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 20.633 ; 19.554 ; 19.554 ; 20.633 ;
+------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 8.121 ; 8.383 ; 8.383 ; 8.121 ;
+------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 2043     ; 414      ; 10       ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 2043     ; 414      ; 10       ; 4        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 0        ; 4        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 0        ; 4        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 622   ; 622  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 128   ; 128  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 15 16:01:18 2016
Info: Command: quartus_sta g47_enigma -c g47_enigma
Info: qsta_default_script.tcl version: #1
Info (20029): Only one processor detected - disabling parallel compilation
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g47_testbed.sdc'
Info (332104): Reading SDC File: 'g47_enigma.sdc'
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "ENIGMA|state[0]~2|combout"
    Warning (332126): Node "ENIGMA|state[0]~2|datab"
Warning (332125): Found combinational loop of 16 nodes
    Warning (332126): Node "Equal2~0|combout"
    Warning (332126): Node "state[0]~7|dataa"
    Warning (332126): Node "state[0]~7|combout"
    Warning (332126): Node "state[0]~17|datab"
    Warning (332126): Node "state[0]~17|combout"
    Warning (332126): Node "state[0]~7|datab"
    Warning (332126): Node "state[1]~16|datac"
    Warning (332126): Node "state[1]~16|combout"
    Warning (332126): Node "state[1]~2|datac"
    Warning (332126): Node "state[1]~2|combout"
    Warning (332126): Node "Equal2~0|datab"
    Warning (332126): Node "state[0]~7|datac"
    Warning (332126): Node "state[0]~17|datac"
    Warning (332126): Node "state[1]~2|dataa"
    Warning (332126): Node "Equal2~0|datad"
    Warning (332126): Node "state[1]~2|datab"
Warning (332125): Found combinational loop of 40 nodes
    Warning (332126): Node "ENIGMA|FSM|en_l~7|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|combout"
    Warning (332126): Node "ENIGMA|FSM|en_l~7|datac"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~16|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~16|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|datab"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datab"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15clkctrl|inclk[0]"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15clkctrl|outclk"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|datad"
    Warning (332126): Node "ENIGMA|FSM|en_l~7|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|datad"
Warning (332060): Node: keypress was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.616
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.616       -23.860 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332146): Worst-case recovery slack is -2.493
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.493        -2.493 clock 
Info (332146): Worst-case removal slack is 2.642
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.642         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.436         0.000 clock 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: keypress was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 5.504
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.504         0.000 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is 4.606
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.606         0.000 clock 
Info (332146): Worst-case removal slack is 0.751
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.751         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 385 megabytes
    Info: Processing ended: Fri Apr 15 16:01:25 2016
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


