// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module yuv2rgb (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_channels_ch1_address0,
        in_channels_ch1_ce0,
        in_channels_ch1_q0,
        in_channels_ch2_address0,
        in_channels_ch2_ce0,
        in_channels_ch2_q0,
        in_channels_ch3_address0,
        in_channels_ch3_ce0,
        in_channels_ch3_q0,
        in_width_read,
        in_height_read,
        out_channels_ch1_address0,
        out_channels_ch1_ce0,
        out_channels_ch1_we0,
        out_channels_ch1_d0,
        out_channels_ch2_address0,
        out_channels_ch2_ce0,
        out_channels_ch2_we0,
        out_channels_ch2_d0,
        out_channels_ch3_address0,
        out_channels_ch3_ce0,
        out_channels_ch3_we0,
        out_channels_ch3_d0,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state13 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [21:0] in_channels_ch1_address0;
output   in_channels_ch1_ce0;
input  [7:0] in_channels_ch1_q0;
output  [21:0] in_channels_ch2_address0;
output   in_channels_ch2_ce0;
input  [7:0] in_channels_ch2_q0;
output  [21:0] in_channels_ch3_address0;
output   in_channels_ch3_ce0;
input  [7:0] in_channels_ch3_q0;
input  [15:0] in_width_read;
input  [15:0] in_height_read;
output  [21:0] out_channels_ch1_address0;
output   out_channels_ch1_ce0;
output   out_channels_ch1_we0;
output  [7:0] out_channels_ch1_d0;
output  [21:0] out_channels_ch2_address0;
output   out_channels_ch2_ce0;
output   out_channels_ch2_we0;
output  [7:0] out_channels_ch2_d0;
output  [21:0] out_channels_ch3_address0;
output   out_channels_ch3_ce0;
output   out_channels_ch3_we0;
output  [7:0] out_channels_ch3_d0;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_channels_ch1_ce0;
reg in_channels_ch2_ce0;
reg in_channels_ch3_ce0;
reg out_channels_ch1_ce0;
reg out_channels_ch1_we0;
reg out_channels_ch2_ce0;
reg out_channels_ch2_we0;
reg out_channels_ch3_ce0;
reg out_channels_ch3_we0;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] indvar_flatten_reg_194;
reg   [15:0] x_reg_205;
reg   [15:0] y_reg_216;
wire   [31:0] bound_fu_567_p2;
reg   [31:0] bound_reg_610;
wire   [0:0] exitcond_flatten_fu_235_p2;
reg   [0:0] exitcond_flatten_reg_615;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_flag00011001;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten_reg_615;
reg   [0:0] ap_reg_pp0_iter2_exitcond_flatten_reg_615;
reg   [0:0] ap_reg_pp0_iter3_exitcond_flatten_reg_615;
reg   [0:0] ap_reg_pp0_iter4_exitcond_flatten_reg_615;
reg   [0:0] ap_reg_pp0_iter5_exitcond_flatten_reg_615;
reg   [0:0] ap_reg_pp0_iter6_exitcond_flatten_reg_615;
reg   [0:0] ap_reg_pp0_iter7_exitcond_flatten_reg_615;
reg   [0:0] ap_reg_pp0_iter8_exitcond_flatten_reg_615;
wire   [31:0] indvar_flatten_next_fu_240_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [15:0] y_mid2_fu_257_p3;
reg   [15:0] y_mid2_reg_624;
wire   [15:0] tmp_mid2_v_fu_265_p3;
reg   [15:0] tmp_mid2_v_reg_630;
wire   [12:0] tmp_fu_273_p1;
reg   [12:0] tmp_reg_635;
wire   [14:0] tmp_2_fu_277_p1;
reg   [14:0] tmp_2_reg_640;
wire   [22:0] tmp_8_fu_304_p2;
reg   [22:0] tmp_8_reg_645;
wire   [15:0] y_2_fu_310_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] tmp_28_cast_fu_315_p1;
reg   [31:0] tmp_28_cast_reg_655;
reg   [31:0] ap_reg_pp0_iter3_tmp_28_cast_reg_655;
reg   [31:0] ap_reg_pp0_iter4_tmp_28_cast_reg_655;
reg   [31:0] ap_reg_pp0_iter5_tmp_28_cast_reg_655;
reg   [31:0] ap_reg_pp0_iter6_tmp_28_cast_reg_655;
reg   [31:0] ap_reg_pp0_iter7_tmp_28_cast_reg_655;
reg   [31:0] ap_reg_pp0_iter8_tmp_28_cast_reg_655;
wire   [7:0] E_fu_319_p2;
reg   [7:0] E_reg_679;
reg   [7:0] ap_reg_pp0_iter6_E_reg_679;
reg  signed [7:0] ap_reg_pp0_iter7_E_reg_679;
reg   [7:0] Y_reg_685;
wire   [7:0] D_fu_325_p2;
reg  signed [7:0] D_reg_690;
reg   [7:0] ap_reg_pp0_iter7_D_reg_690;
wire   [16:0] tmp_14_fu_334_p2;
reg   [16:0] tmp_14_reg_697;
wire  signed [17:0] grp_fu_573_p4;
reg  signed [17:0] tmp_10_reg_702;
reg    ap_enable_reg_pp0_iter7;
wire  signed [16:0] grp_fu_584_p3;
reg  signed [16:0] tmp1_reg_708;
(* use_dsp48 = "no" *) wire   [17:0] tmp2_fu_357_p2;
reg   [17:0] tmp2_reg_713;
wire  signed [17:0] grp_fu_591_p3;
reg  signed [17:0] tmp_11_reg_718;
reg    ap_enable_reg_pp0_iter8;
wire   [0:0] icmp_fu_374_p2;
reg   [0:0] icmp_reg_724;
wire   [7:0] G_fu_436_p3;
reg   [7:0] G_reg_730;
wire   [7:0] B_fu_512_p3;
reg   [7:0] B_reg_735;
wire    ap_block_pp0_stage0_flag00011011;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg   [15:0] x_phi_fu_209_p4;
wire    ap_block_pp0_stage0_flag00000000;
reg   [15:0] y_phi_fu_220_p4;
wire   [0:0] exitcond5_fu_252_p2;
wire   [15:0] x_2_fu_246_p2;
wire   [22:0] p_shl3_cast_fu_288_p3;
wire   [22:0] p_shl2_cast_fu_281_p3;
wire   [22:0] tmp_s_fu_295_p2;
wire   [22:0] tmp_cast_fu_301_p1;
wire  signed [7:0] tmp_14_fu_334_p1;
wire   [9:0] p_shl1_fu_346_p3;
wire  signed [17:0] p_shl1_cast_fu_353_p1;
wire   [1:0] tmp_5_fu_365_p4;
wire  signed [17:0] tmp1_cast_fu_380_p1;
(* use_dsp48 = "no" *) wire   [17:0] tmp_15_fu_383_p2;
wire   [1:0] tmp_16_fu_388_p4;
wire   [0:0] icmp1_fu_398_p2;
wire   [0:0] tmp_17_fu_404_p3;
wire   [0:0] tmp_6_fu_430_p2;
wire   [7:0] p_phitmp2_fu_422_p3;
wire   [7:0] phitmp2_fu_412_p4;
wire   [16:0] p_shl_fu_444_p3;
wire  signed [18:0] p_shl_cast_fu_451_p1;
wire  signed [18:0] tmp2_cast_fu_455_p1;
wire   [18:0] tmp_18_fu_458_p2;
wire   [2:0] tmp_19_fu_464_p4;
wire   [0:0] icmp2_fu_474_p2;
wire   [0:0] tmp_20_fu_480_p3;
wire   [0:0] tmp_9_fu_506_p2;
wire   [7:0] p_phitmp3_fu_498_p3;
wire   [7:0] phitmp3_fu_488_p4;
wire   [0:0] tmp_12_fu_520_p3;
wire   [0:0] tmp_3_fu_543_p2;
wire   [7:0] p_phitmp_fu_536_p3;
wire   [7:0] phitmp_fu_527_p4;
wire    ap_CS_fsm_state13;
wire   [15:0] bound_fu_567_p0;
wire   [15:0] bound_fu_567_p1;
wire  signed [4:0] grp_fu_573_p0;
wire   [7:0] grp_fu_573_p1;
wire   [9:0] grp_fu_573_p2;
wire   [8:0] grp_fu_573_p3;
wire  signed [7:0] grp_fu_584_p0;
wire   [9:0] grp_fu_591_p0;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] bound_fu_567_p00;
wire   [31:0] bound_fu_567_p10;
wire   [8:0] grp_fu_573_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
end

yuv_filter_mul_mubkb #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
yuv_filter_mul_mubkb_x_U24(
    .din0(bound_fu_567_p0),
    .din1(bound_fu_567_p1),
    .dout(bound_fu_567_p2)
);

yuv_filter_ama_adfYi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 9 ),
    .dout_WIDTH( 18 ))
yuv_filter_ama_adfYi_U25(
    .din0(grp_fu_573_p0),
    .din1(grp_fu_573_p1),
    .din2(grp_fu_573_p2),
    .din3(grp_fu_573_p3),
    .dout(grp_fu_573_p4)
);

yuv_filter_mac_mug8j #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
yuv_filter_mac_mug8j_U26(
    .din0(grp_fu_584_p0),
    .din1(D_reg_690),
    .din2(tmp_14_reg_697),
    .dout(grp_fu_584_p3)
);

yuv_filter_mac_muhbi #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
yuv_filter_mac_muhbi_U27(
    .din0(grp_fu_591_p0),
    .din1(ap_reg_pp0_iter7_E_reg_679),
    .din2(tmp_10_reg_702),
    .dout(grp_fu_591_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state2 ^ 1'b1);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_flag00011011 == 1'b0)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_235_p2 == 1'd0))) begin
        indvar_flatten_reg_194 <= indvar_flatten_next_fu_240_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_194 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond_flatten_reg_615 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        x_reg_205 <= tmp_mid2_v_reg_630;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        x_reg_205 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond_flatten_reg_615 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        y_reg_216 <= y_2_fu_310_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        y_reg_216 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_reg_pp0_iter7_exitcond_flatten_reg_615 == 1'd0))) begin
        B_reg_735 <= B_fu_512_p3;
        G_reg_730 <= G_fu_436_p3;
        icmp_reg_724 <= icmp_fu_374_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_reg_pp0_iter5_exitcond_flatten_reg_615 == 1'd0))) begin
        D_reg_690 <= D_fu_325_p2;
        Y_reg_685 <= in_channels_ch1_q0;
        tmp_14_reg_697 <= tmp_14_fu_334_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_reg_pp0_iter4_exitcond_flatten_reg_615 == 1'd0))) begin
        E_reg_679 <= E_fu_319_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond_flatten_reg_615 <= exitcond_flatten_reg_615;
        exitcond_flatten_reg_615 <= exitcond_flatten_fu_235_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_block_pp0_stage0_flag00011001 == 1'b0)) begin
        ap_reg_pp0_iter2_exitcond_flatten_reg_615 <= ap_reg_pp0_iter1_exitcond_flatten_reg_615;
        ap_reg_pp0_iter3_exitcond_flatten_reg_615 <= ap_reg_pp0_iter2_exitcond_flatten_reg_615;
        ap_reg_pp0_iter3_tmp_28_cast_reg_655[22 : 0] <= tmp_28_cast_reg_655[22 : 0];
        ap_reg_pp0_iter4_exitcond_flatten_reg_615 <= ap_reg_pp0_iter3_exitcond_flatten_reg_615;
        ap_reg_pp0_iter4_tmp_28_cast_reg_655[22 : 0] <= ap_reg_pp0_iter3_tmp_28_cast_reg_655[22 : 0];
        ap_reg_pp0_iter5_exitcond_flatten_reg_615 <= ap_reg_pp0_iter4_exitcond_flatten_reg_615;
        ap_reg_pp0_iter5_tmp_28_cast_reg_655[22 : 0] <= ap_reg_pp0_iter4_tmp_28_cast_reg_655[22 : 0];
        ap_reg_pp0_iter6_E_reg_679 <= E_reg_679;
        ap_reg_pp0_iter6_exitcond_flatten_reg_615 <= ap_reg_pp0_iter5_exitcond_flatten_reg_615;
        ap_reg_pp0_iter6_tmp_28_cast_reg_655[22 : 0] <= ap_reg_pp0_iter5_tmp_28_cast_reg_655[22 : 0];
        ap_reg_pp0_iter7_D_reg_690 <= D_reg_690;
        ap_reg_pp0_iter7_E_reg_679 <= ap_reg_pp0_iter6_E_reg_679;
        ap_reg_pp0_iter7_exitcond_flatten_reg_615 <= ap_reg_pp0_iter6_exitcond_flatten_reg_615;
        ap_reg_pp0_iter7_tmp_28_cast_reg_655[22 : 0] <= ap_reg_pp0_iter6_tmp_28_cast_reg_655[22 : 0];
        ap_reg_pp0_iter8_exitcond_flatten_reg_615 <= ap_reg_pp0_iter7_exitcond_flatten_reg_615;
        ap_reg_pp0_iter8_tmp_28_cast_reg_655[22 : 0] <= ap_reg_pp0_iter7_tmp_28_cast_reg_655[22 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        bound_reg_610 <= bound_fu_567_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter7) & (ap_reg_pp0_iter6_exitcond_flatten_reg_615 == 1'd0))) begin
        tmp1_reg_708 <= grp_fu_584_p3;
        tmp_10_reg_702 <= grp_fu_573_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_reg_pp0_iter6_exitcond_flatten_reg_615 == 1'd0))) begin
        tmp2_reg_713 <= tmp2_fu_357_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter8) & (ap_reg_pp0_iter7_exitcond_flatten_reg_615 == 1'd0))) begin
        tmp_11_reg_718 <= grp_fu_591_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_reg_pp0_iter1_exitcond_flatten_reg_615 == 1'd0))) begin
        tmp_28_cast_reg_655[22 : 0] <= tmp_28_cast_fu_315_p1[22 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond_flatten_fu_235_p2 == 1'd0))) begin
        tmp_2_reg_640 <= tmp_2_fu_277_p1;
        tmp_reg_635 <= tmp_fu_273_p1;
        y_mid2_reg_624 <= y_mid2_fu_257_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (exitcond_flatten_reg_615 == 1'd0))) begin
        tmp_8_reg_645 <= tmp_8_fu_304_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_fu_235_p2 == 1'd0))) begin
        tmp_mid2_v_reg_630 <= tmp_mid2_v_fu_265_p3;
    end
end

always @ (*) begin
    if ((exitcond_flatten_fu_235_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | (1'b1 == ap_CS_fsm_state13))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_enable_reg_pp0_iter6) & (1'b0 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_enable_reg_pp0_iter10))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        in_channels_ch1_ce0 = 1'b1;
    end else begin
        in_channels_ch1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter6)))) begin
        in_channels_ch2_ce0 = 1'b1;
    end else begin
        in_channels_ch2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5)))) begin
        in_channels_ch3_ce0 = 1'b1;
    end else begin
        in_channels_ch3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter9)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter10)))) begin
        out_channels_ch1_ce0 = 1'b1;
    end else begin
        out_channels_ch1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_reg_pp0_iter8_exitcond_flatten_reg_615 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        out_channels_ch1_we0 = 1'b1;
    end else begin
        out_channels_ch1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter9)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter10)))) begin
        out_channels_ch2_ce0 = 1'b1;
    end else begin
        out_channels_ch2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_reg_pp0_iter8_exitcond_flatten_reg_615 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        out_channels_ch2_we0 = 1'b1;
    end else begin
        out_channels_ch2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter9)) | ((ap_block_pp0_stage0_flag00011001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter10)))) begin
        out_channels_ch3_ce0 = 1'b1;
    end else begin
        out_channels_ch3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0_flag00011001 == 1'b0) & (ap_reg_pp0_iter8_exitcond_flatten_reg_615 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        out_channels_ch3_we0 = 1'b1;
    end else begin
        out_channels_ch3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_615 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        x_phi_fu_209_p4 = tmp_mid2_v_reg_630;
    end else begin
        x_phi_fu_209_p4 = x_reg_205;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (exitcond_flatten_reg_615 == 1'd0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0_flag00000000 == 1'b0))) begin
        y_phi_fu_220_p4 = y_2_fu_310_p2;
    end else begin
        y_phi_fu_220_p4 = y_reg_216;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter10) & (ap_enable_reg_pp0_iter9 == 1'b0)) & ~((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten_fu_235_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_block_pp0_stage0_flag00011011 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter10) & (ap_enable_reg_pp0_iter9 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (ap_block_pp0_stage0_flag00011011 == 1'b0) & (exitcond_flatten_fu_235_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign B_fu_512_p3 = ((tmp_9_fu_506_p2[0:0] === 1'b1) ? p_phitmp3_fu_498_p3 : phitmp3_fu_488_p4);

assign D_fu_325_p2 = (in_channels_ch2_q0 ^ 8'd128);

assign E_fu_319_p2 = (in_channels_ch3_q0 ^ 8'd128);

assign G_fu_436_p3 = ((tmp_6_fu_430_p2[0:0] === 1'b1) ? p_phitmp2_fu_422_p3 : phitmp2_fu_412_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0_flag00000000 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_flag00011011 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = in_width_read;

assign ap_return_1 = in_height_read;

assign bound_fu_567_p0 = bound_fu_567_p00;

assign bound_fu_567_p00 = in_height_read;

assign bound_fu_567_p1 = bound_fu_567_p10;

assign bound_fu_567_p10 = in_width_read;

assign exitcond5_fu_252_p2 = ((y_phi_fu_220_p4 == in_height_read) ? 1'b1 : 1'b0);

assign exitcond_flatten_fu_235_p2 = ((indvar_flatten_reg_194 == bound_reg_610) ? 1'b1 : 1'b0);

assign grp_fu_573_p0 = 9'd496;

assign grp_fu_573_p1 = grp_fu_573_p10;

assign grp_fu_573_p10 = Y_reg_685;

assign grp_fu_573_p2 = 18'd298;

assign grp_fu_573_p3 = 18'd128;

assign grp_fu_584_p0 = 16'd65436;

assign grp_fu_591_p0 = 18'd409;

assign icmp1_fu_398_p2 = ((tmp_16_fu_388_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp2_fu_474_p2 = (($signed(tmp_19_fu_464_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_fu_374_p2 = ((tmp_5_fu_365_p4 == 2'd1) ? 1'b1 : 1'b0);

assign in_channels_ch1_address0 = tmp_28_cast_reg_655;

assign in_channels_ch2_address0 = tmp_28_cast_reg_655;

assign in_channels_ch3_address0 = tmp_28_cast_fu_315_p1;

assign indvar_flatten_next_fu_240_p2 = (indvar_flatten_reg_194 + 32'd1);

assign out_channels_ch1_address0 = ap_reg_pp0_iter8_tmp_28_cast_reg_655;

assign out_channels_ch1_d0 = ((tmp_3_fu_543_p2[0:0] === 1'b1) ? p_phitmp_fu_536_p3 : phitmp_fu_527_p4);

assign out_channels_ch2_address0 = ap_reg_pp0_iter8_tmp_28_cast_reg_655;

assign out_channels_ch2_d0 = G_reg_730;

assign out_channels_ch3_address0 = ap_reg_pp0_iter8_tmp_28_cast_reg_655;

assign out_channels_ch3_d0 = B_reg_735;

assign p_phitmp2_fu_422_p3 = ((icmp1_fu_398_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_phitmp3_fu_498_p3 = ((icmp2_fu_474_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_phitmp_fu_536_p3 = ((icmp_reg_724[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign p_shl1_cast_fu_353_p1 = $signed(p_shl1_fu_346_p3);

assign p_shl1_fu_346_p3 = {{D_reg_690}, {2'd0}};

assign p_shl2_cast_fu_281_p3 = {{tmp_reg_635}, {10'd0}};

assign p_shl3_cast_fu_288_p3 = {{tmp_2_reg_640}, {8'd0}};

assign p_shl_cast_fu_451_p1 = $signed(p_shl_fu_444_p3);

assign p_shl_fu_444_p3 = {{ap_reg_pp0_iter7_D_reg_690}, {9'd0}};

assign phitmp2_fu_412_p4 = {{tmp_15_fu_383_p2[15:8]}};

assign phitmp3_fu_488_p4 = {{tmp_18_fu_458_p2[15:8]}};

assign phitmp_fu_527_p4 = {{tmp_11_reg_718[15:8]}};

assign tmp1_cast_fu_380_p1 = tmp1_reg_708;

assign tmp2_cast_fu_455_p1 = $signed(tmp2_reg_713);

assign tmp2_fu_357_p2 = ($signed(grp_fu_573_p4) + $signed(p_shl1_cast_fu_353_p1));

assign tmp_12_fu_520_p3 = tmp_11_reg_718[32'd17];

assign tmp_14_fu_334_p1 = E_reg_679;

assign tmp_14_fu_334_p2 = ($signed(17'd130864) * $signed(tmp_14_fu_334_p1));

assign tmp_15_fu_383_p2 = ($signed(tmp_10_reg_702) + $signed(tmp1_cast_fu_380_p1));

assign tmp_16_fu_388_p4 = {{tmp_15_fu_383_p2[17:16]}};

assign tmp_17_fu_404_p3 = tmp_15_fu_383_p2[32'd17];

assign tmp_18_fu_458_p2 = ($signed(p_shl_cast_fu_451_p1) + $signed(tmp2_cast_fu_455_p1));

assign tmp_19_fu_464_p4 = {{tmp_18_fu_458_p2[18:16]}};

assign tmp_20_fu_480_p3 = tmp_18_fu_458_p2[32'd18];

assign tmp_28_cast_fu_315_p1 = tmp_8_reg_645;

assign tmp_2_fu_277_p1 = tmp_mid2_v_fu_265_p3[14:0];

assign tmp_3_fu_543_p2 = (icmp_reg_724 | tmp_12_fu_520_p3);

assign tmp_5_fu_365_p4 = {{grp_fu_591_p3[17:16]}};

assign tmp_6_fu_430_p2 = (icmp1_fu_398_p2 | tmp_17_fu_404_p3);

assign tmp_8_fu_304_p2 = (tmp_s_fu_295_p2 + tmp_cast_fu_301_p1);

assign tmp_9_fu_506_p2 = (icmp2_fu_474_p2 | tmp_20_fu_480_p3);

assign tmp_cast_fu_301_p1 = y_mid2_reg_624;

assign tmp_fu_273_p1 = tmp_mid2_v_fu_265_p3[12:0];

assign tmp_mid2_v_fu_265_p3 = ((exitcond5_fu_252_p2[0:0] === 1'b1) ? x_2_fu_246_p2 : x_phi_fu_209_p4);

assign tmp_s_fu_295_p2 = (p_shl3_cast_fu_288_p3 + p_shl2_cast_fu_281_p3);

assign x_2_fu_246_p2 = (16'd1 + x_phi_fu_209_p4);

assign y_2_fu_310_p2 = (16'd1 + y_mid2_reg_624);

assign y_mid2_fu_257_p3 = ((exitcond5_fu_252_p2[0:0] === 1'b1) ? 16'd0 : y_phi_fu_220_p4);

always @ (posedge ap_clk) begin
    tmp_28_cast_reg_655[31:23] <= 9'b000000000;
    ap_reg_pp0_iter3_tmp_28_cast_reg_655[31:23] <= 9'b000000000;
    ap_reg_pp0_iter4_tmp_28_cast_reg_655[31:23] <= 9'b000000000;
    ap_reg_pp0_iter5_tmp_28_cast_reg_655[31:23] <= 9'b000000000;
    ap_reg_pp0_iter6_tmp_28_cast_reg_655[31:23] <= 9'b000000000;
    ap_reg_pp0_iter7_tmp_28_cast_reg_655[31:23] <= 9'b000000000;
    ap_reg_pp0_iter8_tmp_28_cast_reg_655[31:23] <= 9'b000000000;
end

endmodule //yuv2rgb
