Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 16 14:34:42 2023
| Host         : DESKTOP-V221TGG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SOC_DMA_V2_wrapper_timing_summary_routed.rpt -pb SOC_DMA_V2_wrapper_timing_summary_routed.pb -rpx SOC_DMA_V2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SOC_DMA_V2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__0/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__1/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__2/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__3/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__4/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__5/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__6/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/MEMWRRESET_reg_rep__7/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[3]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WROFFSET_reg[9]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRaddrCounter_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRaddrCounter_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRaddrCounter_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRaddrCounter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.664        0.000                      0                75531        0.012        0.000                      0                75531        7.250        0.000                       0                 28635  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 8.500}      17.000          58.824          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.664        0.000                      0                54176        0.012        0.000                      0                54176        7.250        0.000                       0                 28635  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               5.560        0.000                      0                21355        0.482        0.000                      0                21355  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/addrCounter_reg[2]_rep__2/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[13][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.219ns  (logic 1.067ns (6.579%)  route 15.152ns (93.421%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns = ( 19.760 - 17.000 ) 
    Source Clock Delay      (SCD):    2.962ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.668     2.962    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X42Y44         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/addrCounter_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.478     3.440 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/addrCounter_reg[2]_rep__2/Q
                         net (fo=122, routed)        15.152    18.592    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/PEaddIn2_reg[14][2]
    SLICE_X8Y2           MUXF7 (Prop_muxf7_S_O)       0.491    19.083 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/PEaddIn2_reg[13][1]_i_2/O
                         net (fo=1, routed)           0.000    19.083    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/PEaddIn2_reg[13][1]_i_2_n_0
    SLICE_X8Y2           MUXF8 (Prop_muxf8_I0_O)      0.098    19.181 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/PEaddIn2_reg[13][1]_i_1/O
                         net (fo=1, routed)           0.000    19.181    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf_n_958
    SLICE_X8Y2           FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.581    19.760    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X8Y2           FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[13][1]/C
                         clock pessimism              0.230    19.990    
                         clock uncertainty           -0.257    19.733    
    SLICE_X8Y2           FDCE (Setup_fdce_C_D)        0.113    19.846    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[13][1]
  -------------------------------------------------------------------
                         required time                         19.846    
                         arrival time                         -19.181    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/addrCounter_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[11][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.605ns  (logic 0.729ns (4.671%)  route 14.876ns (95.329%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 19.739 - 17.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.746     3.040    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X27Y38         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/addrCounter_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y38         FDCE (Prop_fdce_C_Q)         0.456     3.496 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/addrCounter_reg[3]_rep__0/Q
                         net (fo=109, routed)        14.876    18.372    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/PEaddIn2_reg[12][19]
    SLICE_X81Y11         MUXF8 (Prop_muxf8_S_O)       0.273    18.645 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/PEaddIn2_reg[11][4]_i_1/O
                         net (fo=1, routed)           0.000    18.645    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf_n_891
    SLICE_X81Y11         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.559    19.739    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X81Y11         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[11][4]/C
                         clock pessimism              0.129    19.867    
                         clock uncertainty           -0.257    19.610    
    SLICE_X81Y11         FDCE (Setup_fdce_C_D)        0.064    19.674    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[11][4]
  -------------------------------------------------------------------
                         required time                         19.674    
                         arrival time                         -18.645    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.773ns  (logic 8.818ns (55.904%)  route 6.955ns (44.096%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 19.791 - 17.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.714     3.008    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/clk
    SLICE_X64Y26         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/Q
                         net (fo=90, routed)          2.655     6.119    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_41__1_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.243 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_112__1/O
                         net (fo=1, routed)           0.000     6.243    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_112__1_n_0
    SLICE_X9Y3           MUXF7 (Prop_muxf7_I0_O)      0.238     6.481 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_48__1/O
                         net (fo=1, routed)           0.000     6.481    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_48__1_n_0
    SLICE_X9Y3           MUXF8 (Prop_muxf8_I0_O)      0.104     6.585 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_16__1/O
                         net (fo=1, routed)           2.717     9.302    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/in1[1]
    DSP48_X4Y9           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.228    13.530 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.586    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__0_n_106
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.104 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__1/P[3]
                         net (fo=2, routed)           0.933    16.037    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__1_n_102
    SLICE_X102Y26        LUT2 (Prop_lut2_I0_O)        0.124    16.161 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[23]_i_10__1/O
                         net (fo=1, routed)           0.000    16.161    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[23]_i_10__1_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.674 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    16.674    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_6__1_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.997 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_6__1/O[1]
                         net (fo=1, routed)           0.594    17.591    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_6__1_n_6
    SLICE_X99Y26         LUT2 (Prop_lut2_I1_O)        0.306    17.897 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[27]_i_4__1/O
                         net (fo=1, routed)           0.000    17.897    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[27]_i_4__1_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.447 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.447    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_1__1_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.781 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[31]_i_2__1/O[1]
                         net (fo=1, routed)           0.000    18.781    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[31]_i_2__1_n_6
    SLICE_X99Y27         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.611    19.791    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/clk
    SLICE_X99Y27         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[29]/C
                         clock pessimism              0.230    20.020    
                         clock uncertainty           -0.257    19.763    
    SLICE_X99Y27         FDCE (Setup_fdce_C_D)        0.062    19.825    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[29]
  -------------------------------------------------------------------
                         required time                         19.825    
                         arrival time                         -18.781    
  -------------------------------------------------------------------
                         slack                                  1.043    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.752ns  (logic 8.797ns (55.845%)  route 6.955ns (44.155%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 19.791 - 17.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.714     3.008    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/clk
    SLICE_X64Y26         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/Q
                         net (fo=90, routed)          2.655     6.119    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_41__1_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.243 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_112__1/O
                         net (fo=1, routed)           0.000     6.243    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_112__1_n_0
    SLICE_X9Y3           MUXF7 (Prop_muxf7_I0_O)      0.238     6.481 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_48__1/O
                         net (fo=1, routed)           0.000     6.481    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_48__1_n_0
    SLICE_X9Y3           MUXF8 (Prop_muxf8_I0_O)      0.104     6.585 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_16__1/O
                         net (fo=1, routed)           2.717     9.302    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/in1[1]
    DSP48_X4Y9           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.228    13.530 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.586    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__0_n_106
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.104 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__1/P[3]
                         net (fo=2, routed)           0.933    16.037    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__1_n_102
    SLICE_X102Y26        LUT2 (Prop_lut2_I0_O)        0.124    16.161 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[23]_i_10__1/O
                         net (fo=1, routed)           0.000    16.161    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[23]_i_10__1_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.674 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    16.674    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_6__1_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.997 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_6__1/O[1]
                         net (fo=1, routed)           0.594    17.591    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_6__1_n_6
    SLICE_X99Y26         LUT2 (Prop_lut2_I1_O)        0.306    17.897 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[27]_i_4__1/O
                         net (fo=1, routed)           0.000    17.897    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[27]_i_4__1_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.447 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.447    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_1__1_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.760 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[31]_i_2__1/O[3]
                         net (fo=1, routed)           0.000    18.760    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[31]_i_2__1_n_4
    SLICE_X99Y27         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.611    19.791    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/clk
    SLICE_X99Y27         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[31]/C
                         clock pessimism              0.230    20.020    
                         clock uncertainty           -0.257    19.763    
    SLICE_X99Y27         FDCE (Setup_fdce_C_D)        0.062    19.825    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[31]
  -------------------------------------------------------------------
                         required time                         19.825    
                         arrival time                         -18.760    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.678ns  (logic 8.723ns (55.637%)  route 6.955ns (44.363%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 19.791 - 17.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.714     3.008    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/clk
    SLICE_X64Y26         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/Q
                         net (fo=90, routed)          2.655     6.119    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_41__1_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.243 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_112__1/O
                         net (fo=1, routed)           0.000     6.243    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_112__1_n_0
    SLICE_X9Y3           MUXF7 (Prop_muxf7_I0_O)      0.238     6.481 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_48__1/O
                         net (fo=1, routed)           0.000     6.481    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_48__1_n_0
    SLICE_X9Y3           MUXF8 (Prop_muxf8_I0_O)      0.104     6.585 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_16__1/O
                         net (fo=1, routed)           2.717     9.302    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/in1[1]
    DSP48_X4Y9           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.228    13.530 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.586    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__0_n_106
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.104 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__1/P[3]
                         net (fo=2, routed)           0.933    16.037    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__1_n_102
    SLICE_X102Y26        LUT2 (Prop_lut2_I0_O)        0.124    16.161 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[23]_i_10__1/O
                         net (fo=1, routed)           0.000    16.161    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[23]_i_10__1_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.674 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    16.674    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_6__1_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.997 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_6__1/O[1]
                         net (fo=1, routed)           0.594    17.591    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_6__1_n_6
    SLICE_X99Y26         LUT2 (Prop_lut2_I1_O)        0.306    17.897 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[27]_i_4__1/O
                         net (fo=1, routed)           0.000    17.897    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[27]_i_4__1_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.447 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.447    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_1__1_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.686 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[31]_i_2__1/O[2]
                         net (fo=1, routed)           0.000    18.686    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[31]_i_2__1_n_5
    SLICE_X99Y27         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.611    19.791    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/clk
    SLICE_X99Y27         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[30]/C
                         clock pessimism              0.230    20.020    
                         clock uncertainty           -0.257    19.763    
    SLICE_X99Y27         FDCE (Setup_fdce_C_D)        0.062    19.825    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[30]
  -------------------------------------------------------------------
                         required time                         19.825    
                         arrival time                         -18.686    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.154ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.662ns  (logic 8.707ns (55.592%)  route 6.955ns (44.408%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 19.791 - 17.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.714     3.008    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/clk
    SLICE_X64Y26         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/Q
                         net (fo=90, routed)          2.655     6.119    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_41__1_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.243 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_112__1/O
                         net (fo=1, routed)           0.000     6.243    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_112__1_n_0
    SLICE_X9Y3           MUXF7 (Prop_muxf7_I0_O)      0.238     6.481 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_48__1/O
                         net (fo=1, routed)           0.000     6.481    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_48__1_n_0
    SLICE_X9Y3           MUXF8 (Prop_muxf8_I0_O)      0.104     6.585 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_16__1/O
                         net (fo=1, routed)           2.717     9.302    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/in1[1]
    DSP48_X4Y9           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.228    13.530 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.586    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__0_n_106
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    15.104 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__1/P[3]
                         net (fo=2, routed)           0.933    16.037    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__1_n_102
    SLICE_X102Y26        LUT2 (Prop_lut2_I0_O)        0.124    16.161 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[23]_i_10__1/O
                         net (fo=1, routed)           0.000    16.161    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[23]_i_10__1_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.674 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    16.674    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_6__1_n_0
    SLICE_X102Y27        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.997 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_6__1/O[1]
                         net (fo=1, routed)           0.594    17.591    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_6__1_n_6
    SLICE_X99Y26         LUT2 (Prop_lut2_I1_O)        0.306    17.897 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[27]_i_4__1/O
                         net (fo=1, routed)           0.000    17.897    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[27]_i_4__1_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.447 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.447    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_1__1_n_0
    SLICE_X99Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.670 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[31]_i_2__1/O[0]
                         net (fo=1, routed)           0.000    18.670    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[31]_i_2__1_n_7
    SLICE_X99Y27         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.611    19.791    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/clk
    SLICE_X99Y27         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[28]/C
                         clock pessimism              0.230    20.020    
                         clock uncertainty           -0.257    19.763    
    SLICE_X99Y27         FDCE (Setup_fdce_C_D)        0.062    19.825    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[28]
  -------------------------------------------------------------------
                         required time                         19.825    
                         arrival time                         -18.670    
  -------------------------------------------------------------------
                         slack                                  1.154    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.626ns  (logic 8.838ns (56.558%)  route 6.788ns (43.442%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 19.789 - 17.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.714     3.008    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/clk
    SLICE_X64Y26         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/Q
                         net (fo=90, routed)          2.655     6.119    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_41__1_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.243 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_112__1/O
                         net (fo=1, routed)           0.000     6.243    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_112__1_n_0
    SLICE_X9Y3           MUXF7 (Prop_muxf7_I0_O)      0.238     6.481 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_48__1/O
                         net (fo=1, routed)           0.000     6.481    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_48__1_n_0
    SLICE_X9Y3           MUXF8 (Prop_muxf8_I0_O)      0.104     6.585 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_16__1/O
                         net (fo=1, routed)           2.717     9.302    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/in1[1]
    DSP48_X4Y9           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.228    13.530 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.586    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__0_n_106
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.104 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__1/P[0]
                         net (fo=2, routed)           0.767    15.870    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__1_n_105
    SLICE_X102Y25        LUT2 (Prop_lut2_I0_O)        0.124    15.994 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[19]_i_9__1/O
                         net (fo=1, routed)           0.000    15.994    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[19]_i_9__1_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.527 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    16.527    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[19]_i_6__1_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.850 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_6__1/O[1]
                         net (fo=1, routed)           0.594    17.444    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_6__1_n_6
    SLICE_X99Y25         LUT2 (Prop_lut2_I1_O)        0.306    17.750 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[23]_i_4__1/O
                         net (fo=1, routed)           0.000    17.750    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[23]_i_4__1_n_0
    SLICE_X99Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.300 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.300    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_1__1_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.634 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    18.634    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_1__1_n_6
    SLICE_X99Y26         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.610    19.789    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/clk
    SLICE_X99Y26         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[25]/C
                         clock pessimism              0.230    20.019    
                         clock uncertainty           -0.257    19.762    
    SLICE_X99Y26         FDCE (Setup_fdce_C_D)        0.062    19.824    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[25]
  -------------------------------------------------------------------
                         required time                         19.824    
                         arrival time                         -18.634    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.524ns  (logic 9.014ns (58.063%)  route 6.510ns (41.937%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 19.645 - 17.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.717     3.011    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/clk
    SLICE_X62Y28         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.518     3.529 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/counter_reg[1]/Q
                         net (fo=90, routed)          2.819     6.348    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_41__12_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_96__12/O
                         net (fo=1, routed)           0.000     6.472    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_96__12_n_0
    SLICE_X19Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     6.710 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_40__12/O
                         net (fo=1, routed)           0.000     6.710    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_40__12_n_0
    SLICE_X19Y8          MUXF8 (Prop_muxf8_I0_O)      0.104     6.814 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_12__12/O
                         net (fo=1, routed)           1.709     8.523    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/in1[5]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.228    12.751 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.753    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total1__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.271 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total1__1/P[0]
                         net (fo=2, routed)           1.478    15.749    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total1__1_n_105
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.124    15.873 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total[19]_i_9__12/O
                         net (fo=1, routed)           0.000    15.873    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total[19]_i_9__12_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.423 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[19]_i_6__12/CO[3]
                         net (fo=1, routed)           0.000    16.423    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[19]_i_6__12_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.757 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[23]_i_6__12/O[1]
                         net (fo=1, routed)           0.494    17.250    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[23]_i_6__12_n_6
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.303    17.553 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total[23]_i_4__12/O
                         net (fo=1, routed)           0.000    17.553    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total[23]_i_4__12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.086 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[23]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    18.086    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[23]_i_1__12_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.203 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[27]_i_1__12/CO[3]
                         net (fo=1, routed)           0.009    18.212    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[27]_i_1__12_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    18.535 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[31]_i_2__12/O[1]
                         net (fo=1, routed)           0.000    18.535    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[31]_i_2__12_n_6
    SLICE_X50Y25         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.465    19.645    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/clk
    SLICE_X50Y25         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[29]/C
                         clock pessimism              0.230    19.874    
                         clock uncertainty           -0.257    19.617    
    SLICE_X50Y25         FDCE (Setup_fdce_C_D)        0.109    19.726    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[29]
  -------------------------------------------------------------------
                         required time                         19.726    
                         arrival time                         -18.535    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.198ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.516ns  (logic 9.006ns (58.042%)  route 6.510ns (41.958%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 19.645 - 17.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.717     3.011    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/clk
    SLICE_X62Y28         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDCE (Prop_fdce_C_Q)         0.518     3.529 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/counter_reg[1]/Q
                         net (fo=90, routed)          2.819     6.348    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_41__12_0
    SLICE_X19Y8          LUT6 (Prop_lut6_I2_O)        0.124     6.472 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_96__12/O
                         net (fo=1, routed)           0.000     6.472    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_96__12_n_0
    SLICE_X19Y8          MUXF7 (Prop_muxf7_I0_O)      0.238     6.710 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_40__12/O
                         net (fo=1, routed)           0.000     6.710    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_40__12_n_0
    SLICE_X19Y8          MUXF8 (Prop_muxf8_I0_O)      0.104     6.814 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_12__12/O
                         net (fo=1, routed)           1.709     8.523    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/in1[5]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_A[5]_PCOUT[47])
                                                      4.228    12.751 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.753    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total1__0_n_106
    DSP48_X2Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.271 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total1__1/P[0]
                         net (fo=2, routed)           1.478    15.749    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total1__1_n_105
    SLICE_X52Y22         LUT2 (Prop_lut2_I0_O)        0.124    15.873 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total[19]_i_9__12/O
                         net (fo=1, routed)           0.000    15.873    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total[19]_i_9__12_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.423 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[19]_i_6__12/CO[3]
                         net (fo=1, routed)           0.000    16.423    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[19]_i_6__12_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.757 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[23]_i_6__12/O[1]
                         net (fo=1, routed)           0.494    17.250    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[23]_i_6__12_n_6
    SLICE_X50Y23         LUT2 (Prop_lut2_I1_O)        0.303    17.553 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total[23]_i_4__12/O
                         net (fo=1, routed)           0.000    17.553    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total[23]_i_4__12_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.086 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[23]_i_1__12/CO[3]
                         net (fo=1, routed)           0.000    18.086    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[23]_i_1__12_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.203 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[27]_i_1__12/CO[3]
                         net (fo=1, routed)           0.009    18.212    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[27]_i_1__12_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    18.527 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[31]_i_2__12/O[3]
                         net (fo=1, routed)           0.000    18.527    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[31]_i_2__12_n_4
    SLICE_X50Y25         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.465    19.645    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/clk
    SLICE_X50Y25         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[31]/C
                         clock pessimism              0.230    19.874    
                         clock uncertainty           -0.257    19.617    
    SLICE_X50Y25         FDCE (Setup_fdce_C_D)        0.109    19.726    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[13].ProcElem_inst/total_reg[31]
  -------------------------------------------------------------------
                         required time                         19.726    
                         arrival time                         -18.527    
  -------------------------------------------------------------------
                         slack                                  1.198    

Slack (MET) :             1.210ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.605ns  (logic 8.817ns (56.499%)  route 6.788ns (43.501%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.789ns = ( 19.789 - 17.000 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.714     3.008    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/clk
    SLICE_X64Y26         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDCE (Prop_fdce_C_Q)         0.456     3.464 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/counter_reg[1]/Q
                         net (fo=90, routed)          2.655     6.119    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_41__1_0
    SLICE_X9Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.243 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_112__1/O
                         net (fo=1, routed)           0.000     6.243    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_112__1_n_0
    SLICE_X9Y3           MUXF7 (Prop_muxf7_I0_O)      0.238     6.481 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_48__1/O
                         net (fo=1, routed)           0.000     6.481    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_48__1_n_0
    SLICE_X9Y3           MUXF8 (Prop_muxf8_I0_O)      0.104     6.585 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/total1__0_i_16__1/O
                         net (fo=1, routed)           2.717     9.302    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/in1[1]
    DSP48_X4Y9           DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.228    13.530 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.586    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__0_n_106
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.104 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__1/P[0]
                         net (fo=2, routed)           0.767    15.870    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total1__1_n_105
    SLICE_X102Y25        LUT2 (Prop_lut2_I0_O)        0.124    15.994 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[19]_i_9__1/O
                         net (fo=1, routed)           0.000    15.994    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[19]_i_9__1_n_0
    SLICE_X102Y25        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.527 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[19]_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    16.527    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[19]_i_6__1_n_0
    SLICE_X102Y26        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.850 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_6__1/O[1]
                         net (fo=1, routed)           0.594    17.444    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_6__1_n_6
    SLICE_X99Y25         LUT2 (Prop_lut2_I1_O)        0.306    17.750 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[23]_i_4__1/O
                         net (fo=1, routed)           0.000    17.750    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total[23]_i_4__1_n_0
    SLICE_X99Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.300 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.300    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[23]_i_1__1_n_0
    SLICE_X99Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.613 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    18.613    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]_i_1__1_n_4
    SLICE_X99Y26         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.610    19.789    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/clk
    SLICE_X99Y26         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]/C
                         clock pessimism              0.230    20.019    
                         clock uncertainty           -0.257    19.762    
    SLICE_X99Y26         FDCE (Setup_fdce_C_D)        0.062    19.824    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEs[2].ProcElem_inst/total_reg[27]
  -------------------------------------------------------------------
                         required time                         19.824    
                         arrival time                         -18.613    
  -------------------------------------------------------------------
                         slack                                  1.210    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.640%)  route 0.206ns (59.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.545     0.881    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X49Y71         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60]/Q
                         net (fo=1, routed)           0.206     1.228    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Q[41]
    SLICE_X51Y69         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.810     1.176    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y69         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.075     1.216    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1034]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.714%)  route 0.159ns (49.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.591     0.927    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X30Y49         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.091 r  SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[27]/Q
                         net (fo=2, routed)           0.159     1.250    SOC_DMA_V2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/D[10]
    SLICE_X26Y51         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1034]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.844     1.210    SOC_DMA_V2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/aclk
    SLICE_X26Y51         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1034]/C
                         clock pessimism             -0.030     1.180    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.053     1.233    SOC_DMA_V2_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer_reg[1034]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[15][0][16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][0][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.174%)  route 0.193ns (57.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.551     0.887    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X53Y31         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[15][0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[15][0][16]/Q
                         net (fo=1, routed)           0.193     1.221    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[15][0]_2[16]
    SLICE_X49Y33         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][0][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.822     1.188    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X49Y33         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][0][16]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y33         FDCE (Hold_fdce_C_D)         0.047     1.200    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[15][0][16]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[12][14][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[1][3][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.649%)  route 0.196ns (48.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.607     0.943    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X92Y50         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[12][14][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDCE (Prop_fdce_C_Q)         0.164     1.107 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[12][14][24]/Q
                         net (fo=2, routed)           0.196     1.302    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/mem_reg[12][14]_108[24]
    SLICE_X91Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.347 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[1][3][24]_i_1/O
                         net (fo=1, routed)           0.000     1.347    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut[1][3][24]_i_1_n_0
    SLICE_X91Y49         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[1][3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.882     1.248    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/clk
    SLICE_X91Y49         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[1][3][24]/C
                         clock pessimism             -0.030     1.218    
    SLICE_X91Y49         FDCE (Hold_fdce_C_D)         0.107     1.325    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/rf/dataOut_reg[1][3][24]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.274%)  route 0.218ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.548     0.884    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y68         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[30]/Q
                         net (fo=1, routed)           0.218     1.243    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[30]
    SLICE_X52Y67         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.812     1.178    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y67         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[30]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.076     1.219    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.206%)  route 0.201ns (58.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.552     0.888    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X52Y53         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[20]/Q
                         net (fo=2, routed)           0.201     1.230    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[20]
    SLICE_X49Y51         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.825     1.191    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X49Y51         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[20]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y51         FDRE (Hold_fdre_C_D)         0.047     1.203    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.203    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.212ns (52.651%)  route 0.191ns (47.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.553     0.889    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X50Y52         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y52         FDRE (Prop_fdre_C_Q)         0.164     1.053 r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[25]/Q
                         net (fo=2, routed)           0.191     1.243    SOC_DMA_V2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[26]
    SLICE_X49Y52         LUT3 (Prop_lut3_I1_O)        0.048     1.291 r  SOC_DMA_V2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i[1050]_i_1/O
                         net (fo=1, routed)           0.000     1.291    SOC_DMA_V2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i[1050]_i_1_n_0
    SLICE_X49Y52         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.825     1.191    SOC_DMA_V2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X49Y52         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.107     1.263    SOC_DMA_V2_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i_reg[1050]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.806%)  route 0.162ns (52.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.557     0.893    SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y50         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  SOC_DMA_V2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[26]/Q
                         net (fo=1, routed)           0.162     1.202    SOC_DMA_V2_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[25]
    SLICE_X36Y49         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.830     1.196    SOC_DMA_V2_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X36Y49         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.006     1.172    SOC_DMA_V2_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][26]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][67]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.326%)  route 0.234ns (64.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.563     0.899    SOC_DMA_V2_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y49         FDRE                                         r  SOC_DMA_V2_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y49         FDRE (Prop_fdre_C_Q)         0.128     1.027 r  SOC_DMA_V2_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][67]/Q
                         net (fo=1, routed)           0.234     1.261    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA1
    SLICE_X32Y50         RAMD32                                       r  SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.826     1.192    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X32Y50         RAMD32                                       r  SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
                         clock pessimism             -0.030     1.162    
    SLICE_X32Y50         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.067     1.229    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.247ns (59.020%)  route 0.172ns (40.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.563     0.899    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X36Y47         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg_reg[9]/Q
                         net (fo=1, routed)           0.172     1.218    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_reg[9]
    SLICE_X36Y50         LUT3 (Prop_lut3_I2_O)        0.099     1.317 r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.317    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_skid_mux_out[9]
    SLICE_X36Y50         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.825     1.191    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X36Y50         FDRE                                         r  SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[9]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.121     1.282    SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 8.500 }
Period(ns):         17.000
Sources:            { SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         17.000      14.424     RAMB36_X2Y9     SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.000      14.424     RAMB36_X2Y9     SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         17.000      14.424     RAMB36_X3Y9     SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.000      14.424     RAMB36_X3Y9     SOC_DMA_V2_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         17.000      14.424     RAMB36_X2Y7     SOC_DMA_V2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.000      14.424     RAMB36_X2Y7     SOC_DMA_V2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         17.000      14.424     RAMB36_X2Y8     SOC_DMA_V2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         17.000      14.424     RAMB36_X2Y8     SOC_DMA_V2_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         17.000      14.845     BUFGCTRL_X0Y16  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         17.000      16.000     SLICE_X42Y71    SOC_DMA_V2_i/S2MMV2_0/inst/S2MMV2_v1_0_M00_AXIS_inst/FSM_sequential_mst_exec_state_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X32Y61    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X32Y61    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X32Y61    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X32Y61    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X32Y61    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X32Y61    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.500       7.250      SLICE_X32Y61    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         8.500       7.250      SLICE_X32Y61    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X38Y58    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X38Y58    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y68    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y68    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y68    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y68    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y68    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y68    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y68    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         8.500       7.250      SLICE_X30Y68    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X26Y67    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         8.500       7.250      SLICE_X26Y67    SOC_DMA_V2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/FURESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[10][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.539ns  (logic 0.668ns (6.339%)  route 9.871ns (93.661%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 19.734 - 17.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.663     2.957    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X42Y35         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/FURESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     3.475 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/FURESET_reg/Q
                         net (fo=2, routed)           0.869     4.344    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/delay_reg_0
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.150     4.494 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut[15][31]_i_3/O
                         net (fo=520, routed)         9.002    13.496    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/clear
    SLICE_X66Y10         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[10][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.555    19.734    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/clk
    SLICE_X66Y10         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[10][10]/C
                         clock pessimism              0.129    19.863    
                         clock uncertainty           -0.257    19.606    
    SLICE_X66Y10         FDCE (Recov_fdce_C_CLR)     -0.550    19.056    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[10][10]
  -------------------------------------------------------------------
                         required time                         19.056    
                         arrival time                         -13.496    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[11][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.635ns  (logic 0.774ns (7.278%)  route 9.861ns (92.722%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 19.750 - 17.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.650     2.944    SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.824     6.246    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RESET
    SLICE_X81Y47         LUT1 (Prop_lut1_I0_O)        0.296     6.542 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/done_i_2/O
                         net (fo=1697, routed)        7.037    13.579    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/done_i_2_n_0
    SLICE_X28Y7          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[11][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.570    19.750    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X28Y7          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[11][13]/C
                         clock pessimism              0.115    19.864    
                         clock uncertainty           -0.257    19.607    
    SLICE_X28Y7          FDCE (Recov_fdce_C_CLR)     -0.405    19.202    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[11][13]
  -------------------------------------------------------------------
                         required time                         19.202    
                         arrival time                         -13.579    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/row_reg[0][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 0.774ns (7.386%)  route 9.706ns (92.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 19.670 - 17.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.650     2.944    SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.824     6.246    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RESET
    SLICE_X81Y47         LUT1 (Prop_lut1_I0_O)        0.296     6.542 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/done_i_2/O
                         net (fo=1697, routed)        6.882    13.424    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/done_i_2_n_0
    SLICE_X33Y13         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/row_reg[0][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.490    19.670    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y13         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/row_reg[0][13]/C
                         clock pessimism              0.115    19.784    
                         clock uncertainty           -0.257    19.527    
    SLICE_X33Y13         FDCE (Recov_fdce_C_CLR)     -0.405    19.122    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/row_reg[0][13]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -13.424    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/row_reg[0][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 0.774ns (7.386%)  route 9.706ns (92.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 19.670 - 17.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.650     2.944    SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.824     6.246    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RESET
    SLICE_X81Y47         LUT1 (Prop_lut1_I0_O)        0.296     6.542 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/done_i_2/O
                         net (fo=1697, routed)        6.882    13.424    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/done_i_2_n_0
    SLICE_X33Y13         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/row_reg[0][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.490    19.670    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y13         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/row_reg[0][5]/C
                         clock pessimism              0.115    19.784    
                         clock uncertainty           -0.257    19.527    
    SLICE_X33Y13         FDCE (Recov_fdce_C_CLR)     -0.405    19.122    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/row_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -13.424    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/row_reg[8][13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 0.774ns (7.386%)  route 9.706ns (92.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 19.670 - 17.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.650     2.944    SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.824     6.246    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RESET
    SLICE_X81Y47         LUT1 (Prop_lut1_I0_O)        0.296     6.542 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/done_i_2/O
                         net (fo=1697, routed)        6.882    13.424    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/done_i_2_n_0
    SLICE_X33Y13         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/row_reg[8][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.490    19.670    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X33Y13         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/row_reg[8][13]/C
                         clock pessimism              0.115    19.784    
                         clock uncertainty           -0.257    19.527    
    SLICE_X33Y13         FDCE (Recov_fdce_C_CLR)     -0.405    19.122    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/row_reg[8][13]
  -------------------------------------------------------------------
                         required time                         19.122    
                         arrival time                         -13.424    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[7][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.483ns  (logic 0.774ns (7.383%)  route 9.709ns (92.617%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 19.674 - 17.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.650     2.944    SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.824     6.246    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RESET
    SLICE_X81Y47         LUT1 (Prop_lut1_I0_O)        0.296     6.542 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/done_i_2/O
                         net (fo=1697, routed)        6.885    13.427    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/done_i_2_n_0
    SLICE_X41Y5          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[7][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.495    19.674    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X41Y5          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[7][2]/C
                         clock pessimism              0.115    19.789    
                         clock uncertainty           -0.257    19.532    
    SLICE_X41Y5          FDCE (Recov_fdce_C_CLR)     -0.405    19.127    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[7][2]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -13.427    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[10][26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.643ns  (logic 0.774ns (7.272%)  route 9.869ns (92.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 19.837 - 17.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.650     2.944    SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y89         FDRE                                         r  SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y89         FDRE (Prop_fdre_C_Q)         0.478     3.422 r  SOC_DMA_V2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           2.824     6.246    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/RESET
    SLICE_X81Y47         LUT1 (Prop_lut1_I0_O)        0.296     6.542 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/done_i_2/O
                         net (fo=1697, routed)        7.045    13.587    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/done_i_2_n_0
    SLICE_X7Y42          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[10][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.657    19.837    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X7Y42          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[10][26]/C
                         clock pessimism              0.115    19.951    
                         clock uncertainty           -0.257    19.694    
    SLICE_X7Y42          FDCE (Recov_fdce_C_CLR)     -0.405    19.289    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/PEaddIn2_reg[10][26]
  -------------------------------------------------------------------
                         required time                         19.289    
                         arrival time                         -13.587    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/FURESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[6][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.191ns  (logic 0.668ns (6.555%)  route 9.523ns (93.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 19.737 - 17.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.663     2.957    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X42Y35         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/FURESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     3.475 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/FURESET_reg/Q
                         net (fo=2, routed)           0.869     4.344    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/delay_reg_0
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.150     4.494 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut[15][31]_i_3/O
                         net (fo=520, routed)         8.654    13.148    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/clear
    SLICE_X70Y4          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[6][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.558    19.737    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/clk
    SLICE_X70Y4          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[6][3]/C
                         clock pessimism              0.129    19.866    
                         clock uncertainty           -0.257    19.609    
    SLICE_X70Y4          FDCE (Recov_fdce_C_CLR)     -0.636    18.973    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[6][3]
  -------------------------------------------------------------------
                         required time                         18.973    
                         arrival time                         -13.148    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/FURESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[4][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.186ns  (logic 0.668ns (6.558%)  route 9.518ns (93.442%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 19.737 - 17.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.663     2.957    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X42Y35         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/FURESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     3.475 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/FURESET_reg/Q
                         net (fo=2, routed)           0.869     4.344    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/delay_reg_0
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.150     4.494 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut[15][31]_i_3/O
                         net (fo=520, routed)         8.650    13.143    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/clear
    SLICE_X71Y4          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[4][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.558    19.737    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/clk
    SLICE_X71Y4          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[4][0]/C
                         clock pessimism              0.129    19.866    
                         clock uncertainty           -0.257    19.609    
    SLICE_X71Y4          FDCE (Recov_fdce_C_CLR)     -0.636    18.973    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[4][0]
  -------------------------------------------------------------------
                         required time                         18.973    
                         arrival time                         -13.143    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.835ns  (required time - arrival time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/FURESET_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[3][10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            17.000ns  (clk_fpga_0 rise@17.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.182ns  (logic 0.668ns (6.561%)  route 9.514ns (93.439%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 19.739 - 17.000 ) 
    Source Clock Delay      (SCD):    2.957ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.510ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.663     2.957    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X42Y35         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/FURESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     3.475 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/FURESET_reg/Q
                         net (fo=2, routed)           0.869     4.344    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/delay_reg_0
    SLICE_X42Y35         LUT1 (Prop_lut1_I0_O)        0.150     4.494 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut[15][31]_i_3/O
                         net (fo=520, routed)         8.645    13.139    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/clear
    SLICE_X69Y2          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[3][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     17.000    17.000 r  
    PS7_X0Y0             PS7                          0.000    17.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    18.088    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.179 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       1.559    19.739    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/clk
    SLICE_X69Y2          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[3][10]/C
                         clock pessimism              0.129    19.867    
                         clock uncertainty           -0.257    19.610    
    SLICE_X69Y2          FDCE (Recov_fdce_C_CLR)     -0.636    18.974    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/fu/dataOut_reg[3][10]
  -------------------------------------------------------------------
                         required time                         18.974    
                         arrival time                         -13.139    
  -------------------------------------------------------------------
                         slack                                  5.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][5]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.226ns (34.387%)  route 0.431ns (65.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.553     0.889    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X52Y16         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDCE (Prop_fdce_C_Q)         0.128     1.016 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[2][5]/Q
                         net (fo=2, routed)           0.301     1.317    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][31]_C_0[5]
    SLICE_X48Y9          LUT2 (Prop_lut2_I0_O)        0.098     1.415 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][5]_LDC_i_1/O
                         net (fo=2, routed)           0.131     1.546    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][5]_LDC_i_1_n_0
    SLICE_X48Y8          FDPE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.828     1.194    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X48Y8          FDPE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][5]_P/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y8          FDPE (Remov_fdpe_C_PRE)     -0.095     1.064    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[2][5]_P
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.546    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[10][21]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.137%)  route 0.254ns (54.863%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.589     0.925    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X18Y32         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.164     1.089 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[10][21]/Q
                         net (fo=2, routed)           0.126     1.214    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[10][31]_C_0[21]
    SLICE_X14Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.259 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[10][21]_LDC_i_2/O
                         net (fo=2, routed)           0.128     1.388    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[10][21]_LDC_i_2_n_0
    SLICE_X14Y31         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[10][21]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.856     1.222    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X14Y31         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[10][21]_C/C
                         clock pessimism             -0.263     0.959    
    SLICE_X14Y31         FDCE (Remov_fdce_C_CLR)     -0.067     0.891    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[10][21]_C
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][29]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.209ns (30.427%)  route 0.478ns (69.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.559     0.895    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X38Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.164     1.059 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][29]/Q
                         net (fo=2, routed)           0.159     1.218    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][31]_C_0[29]
    SLICE_X37Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.263 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][29]_LDC_i_1/O
                         net (fo=2, routed)           0.319     1.581    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][29]_LDC_i_1_n_0
    SLICE_X37Y52         FDPE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][29]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.825     1.191    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X37Y52         FDPE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][29]_P/C
                         clock pessimism             -0.030     1.161    
    SLICE_X37Y52         FDPE (Remov_fdpe_C_PRE)     -0.095     1.066    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][29]_P
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][3]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.246ns (35.274%)  route 0.451ns (64.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.556     0.891    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X50Y11         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y11         FDCE (Prop_fdce_C_Q)         0.148     1.039 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][3]/Q
                         net (fo=2, routed)           0.218     1.258    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][31]_C_0[3]
    SLICE_X49Y7          LUT2 (Prop_lut2_I0_O)        0.098     1.356 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][3]_LDC_i_2/O
                         net (fo=2, routed)           0.233     1.589    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][3]_LDC_i_2_n_0
    SLICE_X40Y1          FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.830     1.196    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X40Y1          FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][3]_C/C
                         clock pessimism             -0.035     1.161    
    SLICE_X40Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.069    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][3]_C
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][29]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.209ns (28.967%)  route 0.513ns (71.033%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.559     0.895    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X38Y37         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.164     1.059 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[14][29]/Q
                         net (fo=2, routed)           0.162     1.221    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][31]_C_0[29]
    SLICE_X37Y38         LUT2 (Prop_lut2_I0_O)        0.045     1.266 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][29]_LDC_i_2/O
                         net (fo=2, routed)           0.350     1.616    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][29]_LDC_i_2_n_0
    SLICE_X36Y52         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][29]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.825     1.191    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X36Y52         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][29]_C/C
                         clock pessimism             -0.030     1.161    
    SLICE_X36Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.094    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[14][29]_C
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][24]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.227ns (30.888%)  route 0.508ns (69.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.549     0.885    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X52Y29         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDCE (Prop_fdce_C_Q)         0.128     1.013 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][24]/Q
                         net (fo=2, routed)           0.237     1.249    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][31]_C_0[24]
    SLICE_X52Y32         LUT2 (Prop_lut2_I0_O)        0.099     1.348 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][24]_LDC_i_1/O
                         net (fo=2, routed)           0.271     1.619    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][24]_LDC_i_1_n_0
    SLICE_X49Y31         FDPE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][24]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.820     1.186    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X49Y31         FDPE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][24]_P/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y31         FDPE (Remov_fdpe_C_PRE)     -0.095     1.056    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][24]_P
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[5][1]_P/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.687%)  route 0.335ns (64.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.587     0.923    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X27Y15         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y15         FDCE (Prop_fdce_C_Q)         0.141     1.064 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[5][1]/Q
                         net (fo=2, routed)           0.148     1.211    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[5][31]_C_0[1]
    SLICE_X26Y13         LUT2 (Prop_lut2_I0_O)        0.045     1.256 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[5][1]_LDC_i_1/O
                         net (fo=2, routed)           0.187     1.444    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[5][1]_LDC_i_1_n_0
    SLICE_X26Y13         FDPE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[5][1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.854     1.220    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X26Y13         FDPE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[5][1]_P/C
                         clock pessimism             -0.282     0.938    
    SLICE_X26Y13         FDPE (Remov_fdpe_C_PRE)     -0.071     0.867    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[5][1]_P
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][18]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[0][18]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.496%)  route 0.338ns (64.504%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.585     0.921    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X21Y27         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y27         FDCE (Prop_fdce_C_Q)         0.141     1.062 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[0][18]/Q
                         net (fo=2, routed)           0.207     1.268    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[0][31]_C_0[18]
    SLICE_X15Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.313 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[0][18]_LDC_i_2/O
                         net (fo=2, routed)           0.131     1.445    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[0][18]_LDC_i_2_n_0
    SLICE_X15Y29         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[0][18]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.854     1.220    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X15Y29         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[0][18]_C/C
                         clock pessimism             -0.263     0.957    
    SLICE_X15Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.865    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[0][18]_C
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][21]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][21]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.102%)  route 0.344ns (64.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.548     0.884    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X52Y28         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y28         FDCE (Prop_fdce_C_Q)         0.141     1.025 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[4][21]/Q
                         net (fo=2, routed)           0.218     1.242    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][31]_C_0[21]
    SLICE_X50Y28         LUT2 (Prop_lut2_I0_O)        0.045     1.287 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][21]_LDC_i_2/O
                         net (fo=2, routed)           0.126     1.413    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][21]_LDC_i_2_n_0
    SLICE_X50Y29         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][21]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.814     1.180    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X50Y29         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][21]_C/C
                         clock pessimism             -0.281     0.899    
    SLICE_X50Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.832    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[4][21]_C
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Destination:            SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][1]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@8.500ns period=17.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.227ns (43.882%)  route 0.290ns (56.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.586     0.922    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/clk
    SLICE_X29Y13         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDCE (Prop_fdce_C_Q)         0.128     1.050 r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/WRdata_reg[7][1]/Q
                         net (fo=2, routed)           0.155     1.204    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][31]_C_0[1]
    SLICE_X29Y13         LUT2 (Prop_lut2_I0_O)        0.099     1.303 f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][1]_LDC_i_2/O
                         net (fo=2, routed)           0.135     1.439    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][1]_LDC_i_2_n_0
    SLICE_X28Y13         FDCE                                         f  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SOC_DMA_V2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SOC_DMA_V2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SOC_DMA_V2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=28636, routed)       0.853     1.219    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/clk
    SLICE_X28Y13         FDCE                                         r  SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][1]_C/C
                         clock pessimism             -0.284     0.935    
    SLICE_X28Y13         FDCE (Remov_fdce_C_CLR)     -0.092     0.843    SOC_DMA_V2_i/VCU_bd_0/inst/inst_1/memoryWriteBuff/dataBuffer_reg[7][1]_C
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.596    





