<InterfaceSummary>
<RtlPorts>
<name>mua_stream_V_user</name>
<CType>
<TypeName>int</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>mua_stream_V_id_V</name>
<CType>
<TypeName>ap_uint 5</TypeName>
<TypeWidth>5</TypeWidth>
<PhysicalWidth>5</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>mua_stream_V_data_V</name>
<CType>
<TypeName>ap_uint 96</TypeName>
<TypeWidth>96</TypeWidth>
<PhysicalWidth>96</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_pre_V_user_V</name>
<CType>
<TypeName>ap_uint 5</TypeName>
<TypeWidth>5</TypeWidth>
<PhysicalWidth>5</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_pre_V_id_V</name>
<CType>
<TypeName>ap_uint 5</TypeName>
<TypeWidth>5</TypeWidth>
<PhysicalWidth>5</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_pre_V_last</name>
<CType>
<TypeName>bool</TypeName>
<TypeWidth>1</TypeWidth>
<PhysicalWidth>1</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_pre_V_data_V</name>
<CType>
<TypeName>ap_uint 96</TypeName>
<TypeWidth>96</TypeWidth>
<PhysicalWidth>96</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_post_V_user_V</name>
<CType>
<TypeName>ap_uint 5</TypeName>
<TypeWidth>5</TypeWidth>
<PhysicalWidth>5</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_post_V_id_V</name>
<CType>
<TypeName>ap_uint 5</TypeName>
<TypeWidth>5</TypeWidth>
<PhysicalWidth>5</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_post_V_last</name>
<CType>
<TypeName>bool</TypeName>
<TypeWidth>1</TypeWidth>
<PhysicalWidth>1</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>out_post_V_data_V</name>
<CType>
<TypeName>ap_uint 96</TypeName>
<TypeWidth>96</TypeWidth>
<PhysicalWidth>96</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>time_stamp_V</name>
<CType>
<TypeName>int</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
<RtlPorts>
<name>busy_V</name>
<CType>
<TypeName>ap_uint 32</TypeName>
<TypeWidth>32</TypeWidth>
<PhysicalWidth>32</PhysicalWidth>
</CType>
<CFractionWidth>0</CFractionWidth>
<InvalidType>0</InvalidType>
</RtlPorts>
</InterfaceSummary>

