# Reading G:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {G:/intelFPGA/verilog projelerim/adders-full.v}
