<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3960" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3960{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3960{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3960{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3960{left:69px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t5_3960{left:69px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t6_3960{left:69px;bottom:583px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#t7_3960{left:69px;bottom:558px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t8_3960{left:69px;bottom:542px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#t9_3960{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_3960{left:69px;bottom:508px;letter-spacing:-0.14px;word-spacing:-1px;}
#tb_3960{left:69px;bottom:491px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_3960{left:69px;bottom:433px;letter-spacing:0.13px;}
#td_3960{left:151px;bottom:433px;letter-spacing:0.15px;word-spacing:0.01px;}
#te_3960{left:69px;bottom:409px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_3960{left:69px;bottom:392px;letter-spacing:-0.14px;}
#tg_3960{left:69px;bottom:366px;}
#th_3960{left:95px;bottom:369px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#ti_3960{left:295px;bottom:369px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tj_3960{left:95px;bottom:352px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3960{left:95px;bottom:335px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#tl_3960{left:399px;bottom:342px;}
#tm_3960{left:69px;bottom:309px;}
#tn_3960{left:95px;bottom:313px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#to_3960{left:312px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_3960{left:95px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3960{left:95px;bottom:279px;letter-spacing:-0.17px;word-spacing:-0.63px;}
#tr_3960{left:95px;bottom:262px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ts_3960{left:69px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tt_3960{left:69px;bottom:179px;letter-spacing:0.13px;}
#tu_3960{left:151px;bottom:179px;letter-spacing:0.15px;word-spacing:0.01px;}
#tv_3960{left:76px;bottom:1043px;letter-spacing:-0.2px;}
#tw_3960{left:175px;bottom:1043px;letter-spacing:-0.13px;}
#tx_3960{left:175px;bottom:1027px;letter-spacing:-0.14px;}
#ty_3960{left:175px;bottom:1010px;letter-spacing:-0.15px;}
#tz_3960{left:298px;bottom:1043px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t10_3960{left:76px;bottom:987px;letter-spacing:-0.18px;}
#t11_3960{left:175px;bottom:987px;letter-spacing:-0.13px;}
#t12_3960{left:298px;bottom:987px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_3960{left:76px;bottom:964px;letter-spacing:-0.21px;}
#t14_3960{left:175px;bottom:964px;letter-spacing:-0.13px;}
#t15_3960{left:298px;bottom:964px;letter-spacing:-0.12px;}
#t16_3960{left:76px;bottom:941px;letter-spacing:-0.2px;}
#t17_3960{left:175px;bottom:941px;letter-spacing:-0.13px;}
#t18_3960{left:175px;bottom:924px;letter-spacing:-0.15px;}
#t19_3960{left:298px;bottom:941px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_3960{left:76px;bottom:901px;letter-spacing:-0.21px;}
#t1b_3960{left:175px;bottom:901px;letter-spacing:-0.12px;}
#t1c_3960{left:175px;bottom:885px;letter-spacing:-0.17px;}
#t1d_3960{left:298px;bottom:901px;letter-spacing:-0.11px;word-spacing:-0.24px;}
#t1e_3960{left:298px;bottom:885px;letter-spacing:-0.12px;}
#t1f_3960{left:76px;bottom:862px;letter-spacing:-0.2px;}
#t1g_3960{left:175px;bottom:862px;letter-spacing:-0.13px;}
#t1h_3960{left:175px;bottom:845px;letter-spacing:-0.14px;}
#t1i_3960{left:298px;bottom:862px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1j_3960{left:76px;bottom:822px;letter-spacing:-0.16px;}
#t1k_3960{left:175px;bottom:822px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1l_3960{left:298px;bottom:822px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1m_3960{left:76px;bottom:799px;letter-spacing:-0.21px;}
#t1n_3960{left:175px;bottom:799px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_3960{left:298px;bottom:799px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_3960{left:76px;bottom:776px;letter-spacing:-0.19px;}
#t1q_3960{left:175px;bottom:776px;letter-spacing:-0.11px;}
#t1r_3960{left:175px;bottom:759px;letter-spacing:-0.14px;}
#t1s_3960{left:298px;bottom:776px;letter-spacing:-0.12px;}
#t1t_3960{left:76px;bottom:736px;letter-spacing:-0.17px;}
#t1u_3960{left:175px;bottom:736px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1v_3960{left:298px;bottom:736px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1w_3960{left:72px;bottom:707px;letter-spacing:-0.14px;}
#t1x_3960{left:71px;bottom:688px;letter-spacing:-0.12px;}
#t1y_3960{left:86px;bottom:672px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1z_3960{left:86px;bottom:655px;letter-spacing:-0.11px;}
#t20_3960{left:69px;bottom:133px;letter-spacing:-0.11px;}
#t21_3960{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t22_3960{left:91px;bottom:116px;letter-spacing:-0.12px;}
#t23_3960{left:272px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t24_3960{left:368px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t25_3960{left:76px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t26_3960{left:175px;bottom:1066px;letter-spacing:-0.17px;}
#t27_3960{left:298px;bottom:1066px;letter-spacing:-0.12px;}

.s1_3960{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3960{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3960{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3960{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3960{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3960{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3960{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3960{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3960{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3960{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sb_3960{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3960" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3960Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3960" style="-webkit-user-select: none;"><object width="935" height="1210" data="3960/3960.svg" type="image/svg+xml" id="pdf3960" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3960" class="t s1_3960">25-24 </span><span id="t2_3960" class="t s1_3960">Vol. 3C </span>
<span id="t3_3960" class="t s2_3960">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3960" class="t s3_3960">All other bits in this field are reserved, some to 0 and some to 1. Software should consult the VMX capability MSRs </span>
<span id="t5_3960" class="t s3_3960">IA32_VMX_ENTRY_CTLS and IA32_VMX_TRUE_ENTRY_CTLS (see Appendix A.5) to determine how it should set </span>
<span id="t6_3960" class="t s3_3960">the reserved bits. Failure to set reserved bits properly causes subsequent VM entries to fail (see Section 27.2.1.3). </span>
<span id="t7_3960" class="t s3_3960">The first processors to support the virtual-machine extensions supported only the 1-settings of bits 0–8 and 12. </span>
<span id="t8_3960" class="t s3_3960">The VMX capability MSR IA32_VMX_ENTRY_CTLS always reports that these bits must be 1. Logical processors that </span>
<span id="t9_3960" class="t s3_3960">support the 0-settings of any of these bits will support the VMX capability MSR IA32_VMX_TRUE_ENTRY_CTLS </span>
<span id="ta_3960" class="t s3_3960">MSR, and software should consult this MSR to discover support for the 0-settings of these bits. Software that is not </span>
<span id="tb_3960" class="t s3_3960">aware of the functionality of any one of these bits should set that bit to 1. </span>
<span id="tc_3960" class="t s4_3960">25.8.2 </span><span id="td_3960" class="t s4_3960">VM-Entry Controls for MSRs </span>
<span id="te_3960" class="t s3_3960">A VMM may specify a list of MSRs to be loaded on VM entries. The following VM-entry control fields manage this </span>
<span id="tf_3960" class="t s3_3960">functionality: </span>
<span id="tg_3960" class="t s5_3960">• </span><span id="th_3960" class="t s6_3960">VM-entry MSR-load count </span><span id="ti_3960" class="t s3_3960">(32 bits). This field contains the number of MSRs to be loaded on VM entry. It is </span>
<span id="tj_3960" class="t s3_3960">recommended that this count not exceed 512. Otherwise, unpredictable processor behavior (including a </span>
<span id="tk_3960" class="t s3_3960">machine check) may result during VM entry. </span>
<span id="tl_3960" class="t s7_3960">1 </span>
<span id="tm_3960" class="t s5_3960">• </span><span id="tn_3960" class="t s6_3960">VM-entry MSR-load address </span><span id="to_3960" class="t s3_3960">(64 bits). This field contains the physical address of the VM-entry MSR-load </span>
<span id="tp_3960" class="t s3_3960">area. The area is a table of entries, 16 bytes per entry, where the number of entries is given by the VM-entry </span>
<span id="tq_3960" class="t s3_3960">MSR-load count. The format of entries is described in Table 25-15. If the VM-entry MSR-load count is not zero, </span>
<span id="tr_3960" class="t s3_3960">the address must be 16-byte aligned. </span>
<span id="ts_3960" class="t s3_3960">See Section 27.4 for details of how this area is used on VM entries. </span>
<span id="tt_3960" class="t s4_3960">25.8.3 </span><span id="tu_3960" class="t s4_3960">VM-Entry Controls for Event Injection </span>
<span id="tv_3960" class="t s8_3960">13 </span><span id="tw_3960" class="t s8_3960">Load </span>
<span id="tx_3960" class="t s8_3960">IA32_PERF_GLOBA </span>
<span id="ty_3960" class="t s8_3960">L_CTRL </span>
<span id="tz_3960" class="t s8_3960">This control determines whether the IA32_PERF_GLOBAL_CTRL MSR is loaded on VM entry. </span>
<span id="t10_3960" class="t s8_3960">14 </span><span id="t11_3960" class="t s8_3960">Load IA32_PAT </span><span id="t12_3960" class="t s8_3960">This control determines whether the IA32_PAT MSR is loaded on VM entry. </span>
<span id="t13_3960" class="t s8_3960">15 </span><span id="t14_3960" class="t s8_3960">Load IA32_EFER </span><span id="t15_3960" class="t s8_3960">This control determines whether the IA32_EFER MSR is loaded on VM entry. </span>
<span id="t16_3960" class="t s8_3960">16 </span><span id="t17_3960" class="t s8_3960">Load </span>
<span id="t18_3960" class="t s8_3960">IA32_BNDCFGS </span>
<span id="t19_3960" class="t s8_3960">This control determines whether the IA32_BNDCFGS MSR is loaded on VM entry. </span>
<span id="t1a_3960" class="t s8_3960">17 </span><span id="t1b_3960" class="t s8_3960">Conceal VMX from </span>
<span id="t1c_3960" class="t s8_3960">PT </span>
<span id="t1d_3960" class="t s8_3960">If this control is 1, Intel Processor Trace does not produce a paging information packet (PIP) on </span>
<span id="t1e_3960" class="t s8_3960">a VM entry or a VMCS packet on a VM entry that returns from SMM (see Chapter 33). </span>
<span id="t1f_3960" class="t s8_3960">18 </span><span id="t1g_3960" class="t s8_3960">Load </span>
<span id="t1h_3960" class="t s8_3960">IA32_RTIT_CTL </span>
<span id="t1i_3960" class="t s8_3960">This control determines whether the IA32_RTIT_CTL MSR is loaded on VM entry. </span>
<span id="t1j_3960" class="t s8_3960">19 </span><span id="t1k_3960" class="t s8_3960">Load UINV </span><span id="t1l_3960" class="t s8_3960">This control determines whether UINV is loaded on VM entry. </span>
<span id="t1m_3960" class="t s8_3960">20 </span><span id="t1n_3960" class="t s8_3960">Load CET state </span><span id="t1o_3960" class="t s8_3960">This control determines whether CET-related MSRs and SSP are loaded on VM entry. </span>
<span id="t1p_3960" class="t s8_3960">21 </span><span id="t1q_3960" class="t s8_3960">Load guest </span>
<span id="t1r_3960" class="t s8_3960">IA32_LBR_CTL </span>
<span id="t1s_3960" class="t s8_3960">This control determines whether the IA32_LBR_CTL MSR is loaded on VM entry. </span>
<span id="t1t_3960" class="t s8_3960">22 </span><span id="t1u_3960" class="t s8_3960">Load PKRS </span><span id="t1v_3960" class="t s8_3960">This control determines whether the IA32_PKRS MSR is loaded on VM entry. </span>
<span id="t1w_3960" class="t s9_3960">NOTES: </span>
<span id="t1x_3960" class="t s8_3960">1. Bit 5 of the IA32_VMX_MISC MSR is read as 1 on any logical processor that supports the 1-setting of the “unrestricted guest” VM- </span>
<span id="t1y_3960" class="t s8_3960">execution control. If it is read as 1, every VM exit stores the value of IA32_EFER.LMA into the “IA-32e mode guest” VM-entry control </span>
<span id="t1z_3960" class="t s8_3960">(see Section 28.2). </span>
<span id="t20_3960" class="t s8_3960">1. </span><span id="t21_3960" class="t s8_3960">Future implementations may allow more MSRs to be loaded reliably. Software should consult the VMX capability MSR IA32_VMX_- </span>
<span id="t22_3960" class="t s8_3960">MISC to determine the number supported (see Appendix A.6). </span>
<span id="t23_3960" class="t sa_3960">Table 25-16. </span><span id="t24_3960" class="t sa_3960">Definitions of VM-Entry Controls (Contd.) </span>
<span id="t25_3960" class="t sb_3960">Bit Position(s) </span><span id="t26_3960" class="t sb_3960">Name </span><span id="t27_3960" class="t sb_3960">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
