set tool_name "Active-HDL (SystemVerilog)"
