
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006818                       # Number of seconds simulated
sim_ticks                                  6818143000                       # Number of ticks simulated
final_tick                                 6818143000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93793                       # Simulator instruction rate (inst/s)
host_op_rate                                   144603                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               44411206                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669428                       # Number of bytes of host memory used
host_seconds                                   153.52                       # Real time elapsed on the host
sim_insts                                    14399366                       # Number of instructions simulated
sim_ops                                      22199922                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         292032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             343424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5366                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           7537536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          42831604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50369140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      7537536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7537536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7537536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         42831604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             50369140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001117250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11048                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5366                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  343424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6818031000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5366                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          752                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    455.148936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.794015                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   354.861567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          174     23.14%     23.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          115     15.29%     38.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           57      7.58%     46.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           55      7.31%     53.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          135     17.95%     71.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           29      3.86%     75.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      3.32%     78.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           22      2.93%     81.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          140     18.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          752                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        51392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 7537536.247039699927                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 42831603.854597948492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          803                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26942000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    258076750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     33551.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     56558.57                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    184406250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               285018750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26830000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34365.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53115.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        50.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     50.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.79                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4605                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1270598.40                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2841720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1499025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21855540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         146284320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             63983640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             13513440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       462258600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       266516160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1234620240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2213372685                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            324.629842                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           6642419750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     29390000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      61880000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   4934857500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    694043250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      84245750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1013726500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2591820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1354815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16457700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         68839680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             42481530                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4722720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       248646540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        89290080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1441490640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1915875525                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            280.996677                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           6712618500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      9215000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      29120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5934879000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    232524750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      67125250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    545279000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  326065                       # Number of BP lookups
system.cpu.branchPred.condPredicted            326065                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              3042                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               290067                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1397                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                338                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          290067                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             270488                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19579                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1844                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4945866                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2110668                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           505                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            71                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1625824                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           110                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6818144                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1646694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14500779                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      326065                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             271885                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       5132414                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    6442                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        106                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   18                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           273                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1625785                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1151                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6782771                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.299677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.598778                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3255490     48.00%     48.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   359496      5.30%     53.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    54979      0.81%     54.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   147934      2.18%     56.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   215375      3.18%     59.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   108701      1.60%     61.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   282396      4.16%     65.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   498886      7.36%     72.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1859514     27.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6782771                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.047823                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.126793                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   564822                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3250400                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1850706                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1113622                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3221                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               22353729                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   3221                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   994977                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  112184                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2066                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2533534                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3136789                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22339887                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   395                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 345411                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2645329                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  17565                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            21670756                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              48527295                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         24907503                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          14702990                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              21512928                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   157828                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 89                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4994040                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              4527057                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2114498                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2098323                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2080229                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22313651                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  78                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  22437944                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               885                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          113806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       158922                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             51                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6782771                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.308079                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.077379                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              749206     11.05%     11.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              669563      9.87%     20.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1115519     16.45%     37.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1085975     16.01%     53.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1176678     17.35%     70.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1088841     16.05%     86.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              424071      6.25%     93.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              199269      2.94%     95.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              273649      4.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6782771                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   34550     51.10%     51.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     51.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     51.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4334      6.41%     57.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     57.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     57.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     57.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     57.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     57.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     57.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     57.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      2      0.00%     57.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     57.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.03%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     57.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     23      0.03%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            27475     40.63%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.21% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    667      0.99%     99.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   457      0.68%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                63      0.09%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35602      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7209846     32.13%     32.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     32.29% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1159      0.01%     32.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196954     18.70%     51.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     51.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  434      0.00%     51.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  854      0.00%     51.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     51.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1060      0.00%     51.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 631      0.00%     51.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     51.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     51.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                234      0.00%     51.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     51.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     51.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097249      9.35%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097350      9.35%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                62817      0.28%     69.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13599      0.06%     70.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4622495     20.60%     90.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097631      9.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22437944                       # Type of FU issued
system.cpu.iq.rate                           3.290917                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       67615                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003013                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           21465157                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           7459314                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7313844                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            30262002                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           14968402                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     14949816                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                7323046                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                15146911                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2328                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        16999                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         7551                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       162366                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1268                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3221                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   51297                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 52997                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22313729                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                85                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               4527057                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2114498                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    668                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 49230                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            185                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            945                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2836                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3781                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              22431172                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               4683641                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              6772                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      6794307                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   313745                       # Number of branches executed
system.cpu.iew.exec_stores                    2110666                       # Number of stores executed
system.cpu.iew.exec_rate                     3.289923                       # Inst execution rate
system.cpu.iew.wb_sent                       22265211                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      22263660                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  13974968                       # num instructions producing a value
system.cpu.iew.wb_consumers                  20025053                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.265355                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.697874                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          113895                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3058                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      6765926                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.281136                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.499872                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2029961     30.00%     30.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1983667     29.32%     59.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        23872      0.35%     59.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        11988      0.18%     59.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       255063      3.77%     63.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        37353      0.55%     64.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       188937      2.79%     66.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        88772      1.31%     68.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      2146313     31.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      6765926                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             14399366                       # Number of instructions committed
system.cpu.commit.committedOps               22199922                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        6617005                       # Number of memory references committed
system.cpu.commit.loads                       4510058                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     310201                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   14945212                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  13775406                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  587                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        34176      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7157080     32.24%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     32.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.00%     32.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194322     18.89%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     51.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.30% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.45%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.45%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           52948      0.24%     70.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9459      0.04%     70.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4457110     20.08%     90.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097488      9.45%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22199922                       # Class of committed instruction
system.cpu.commit.bw_lim_events               2146313                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     26933430                       # The number of ROB reads
system.cpu.rob.rob_writes                    44644658                       # The number of ROB writes
system.cpu.timesIdled                             488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           35373                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    14399366                       # Number of Instructions Simulated
system.cpu.committedOps                      22199922                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.473503                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.473503                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.111919                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.111919                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25112617                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6955920                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  14688845                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12851928                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1577629                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1774504                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7426495                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1014.502773                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6846640                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40784                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.875638                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            232000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1014.502773                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990725                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          178                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          451                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         110225664                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        110225664                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4699521                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4699521                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      2106335                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2106335                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      6805856                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6805856                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6805856                       # number of overall hits
system.cpu.dcache.overall_hits::total         6805856                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80087                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80087                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          612                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          612                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        80699                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          80699                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        80699                       # number of overall misses
system.cpu.dcache.overall_misses::total         80699                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2547855000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2547855000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     50157000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     50157000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   2598012000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2598012000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2598012000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2598012000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4779608                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4779608                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2106947                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      6886555                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6886555                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6886555                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6886555                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016756                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016756                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000290                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000290                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011718                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011718                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011718                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011718                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31813.590221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31813.590221                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81955.882353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81955.882353                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32193.856182                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32193.856182                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32193.856182                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32193.856182                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15845                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               534                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.672285                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16501                       # number of writebacks
system.cpu.dcache.writebacks::total             16501                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        39752                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        39752                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          163                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          163                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        39915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        39915                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        39915                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        39915                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40335                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40335                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          449                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          449                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        40784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        40784                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40784                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1422794000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1422794000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     44902000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     44902000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1467696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1467696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1467696000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1467696000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005922                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005922                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005922                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005922                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35274.426677                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35274.426677                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100004.454343                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100004.454343                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35987.053747                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35987.053747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35987.053747                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35987.053747                       # average overall mshr miss latency
system.cpu.dcache.replacements                  39760                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           693.993407                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1625497                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               815                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1994.474847                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   693.993407                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.677728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.677728                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          724                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          674                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3252385                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3252385                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1624682                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1624682                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1624682                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1624682                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1624682                       # number of overall hits
system.cpu.icache.overall_hits::total         1624682                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1103                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1103                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1103                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1103                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1103                       # number of overall misses
system.cpu.icache.overall_misses::total          1103                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    109465999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    109465999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    109465999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    109465999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    109465999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    109465999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1625785                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1625785                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1625785                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1625785                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1625785                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1625785                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000678                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000678                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000678                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000678                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000678                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000678                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 99243.879420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 99243.879420                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 99243.879420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 99243.879420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 99243.879420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 99243.879420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          485                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           97                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           91                       # number of writebacks
system.cpu.icache.writebacks::total                91                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          288                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          288                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          288                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          288                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          288                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          288                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          815                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          815                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          815                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          815                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          815                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     86922999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     86922999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     86922999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     86922999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     86922999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     86922999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000501                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000501                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000501                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000501                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000501                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 106653.986503                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 106653.986503                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 106653.986503                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 106653.986503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 106653.986503                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 106653.986503                       # average overall mshr miss latency
system.cpu.icache.replacements                     91                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4457.243254                       # Cycle average of tags in use
system.l2.tags.total_refs                       81442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5366                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.177413                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       746.175560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3711.067694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022771                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.113253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.136024                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5308                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.163757                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    656902                       # Number of tag accesses
system.l2.tags.data_accesses                   656902                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        16501                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16501                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           90                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               90                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   107                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         36114                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36114                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                36221                       # number of demand (read+write) hits
system.l2.demand_hits::total                    36233                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data               36221                       # number of overall hits
system.l2.overall_hits::total                   36233                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             416                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 416                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          803                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              803                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         4147                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4147                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4563                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5366                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               803                       # number of overall misses
system.l2.overall_misses::.cpu.data              4563                       # number of overall misses
system.l2.overall_misses::total                  5366                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     42805000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      42805000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     84204000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     84204000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    540600000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    540600000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     84204000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    583405000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        667609000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     84204000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    583405000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       667609000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        16501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           90                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           90                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        40261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         40261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            40784                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41599                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           40784                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41599                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.795411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.795411                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985276                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985276                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.103003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.103003                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.111882                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128993                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.111882                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128993                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102896.634615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102896.634615                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104861.768369                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104861.768369                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 130359.295877                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 130359.295877                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 104861.768369                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 127855.577471                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 124414.647782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104861.768369                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 127855.577471                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 124414.647782                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          416                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            416                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4147                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4147                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           803                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5366                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5366                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     34485000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34485000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     68144000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68144000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    457660000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    457660000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     68144000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    492145000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    560289000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     68144000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    492145000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    560289000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.795411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.795411                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985276                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.103003                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.103003                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.111882                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128993                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985276                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.111882                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128993                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82896.634615                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82896.634615                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84861.768369                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84861.768369                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 110359.295877                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110359.295877                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84861.768369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107855.577471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104414.647782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84861.768369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107855.577471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104414.647782                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          5366                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4950                       # Transaction distribution
system.membus.trans_dist::ReadExReq               416                       # Transaction distribution
system.membus.trans_dist::ReadExResp              416                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4950                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10732                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       343424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       343424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  343424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5366                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5366    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5366                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5366000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           28298750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        81450                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        39853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6818143000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             41076                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        16501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           91                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23259                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              523                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             523                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           815                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        40261                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1721                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       121328                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                123049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3666240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3724224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            41599                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000240                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.015503                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  41589     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41599                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          114634000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2446998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         122352000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
