
*** Running vivado
    with args -log stream_jpg_yy_nv_mn_v1_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source stream_jpg_yy_nv_mn_v1_0.tcl -notrace


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source stream_jpg_yy_nv_mn_v1_0.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 571 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU15 and the macro is 16 columns by 29 rows.
CRITICAL WARNING: [Shape Builder 18-146] Failed to build an RLOC shape for set im_proc/jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p. No placement was found that satisfies the grid spacing requirements for all instances in the set. This may be due to an invalid RLOC constraint causing incorrect column spacing. The macro reference instance is im_proc/jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/BU10 and the macro is 1 columns by 6 rows.
Parsing XDC File [c:/Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'im_proc/edge_fifo/U0'
Finished Parsing XDC File [c:/Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0/fifo_generator_0.xdc] for cell 'im_proc/edge_fifo/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file c:/Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_wiz_0'. The XDC file c:/Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc will not be read for any cell of this module.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 556.594 ; gain = 298.441
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 565.801 ; gain = 9.207
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 11e25b534

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 15 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 42fffef0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.892 . Memory (MB): peak = 1076.973 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT2 with RLOC has been removed by Opt_design
INFO: [Opt 31-138] Pushed 16 inverter(s) to 640 load pin(s).
INFO: [Opt 31-10] Eliminated 2003 cells.
Phase 2 Constant propagation | Checksum: 1aea94dc0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1076.973 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1628 unconnected nets.
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU143 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU147 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU149 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU154 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU158 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU160 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU165 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU169 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU171 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU176 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU180 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU182 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU187 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU191 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU193 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU198 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU202 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU204 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU209 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU213 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU215 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU220 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU224 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance im_proc/jpeg_inst/jpeg_huffman_p/ht_nr_of_symbols/BU226 with RLOC has been removed by Opt_design
INFO: [Opt 31-11] Eliminated 434 unconnected cells.
Phase 3 Sweep | Checksum: 1aee34d76

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1076.973 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 1aee34d76

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1076.973 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1076.973 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1aee34d76

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1076.973 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 47 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 46 Total Ports: 94
Ending PowerOpt Patch Enables Task | Checksum: eda4146e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1460.996 ; gain = 0.000
Ending Power Optimization Task | Checksum: eda4146e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.996 ; gain = 384.023
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 1 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 1460.996 ; gain = 904.402
INFO: [Common 17-1381] The checkpoint 'C:/Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.runs/impl_1/stream_jpg_yy_nv_mn_v1_0_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.runs/impl_1/stream_jpg_yy_nv_mn_v1_0_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA) which is driven by a register (im_proc/y_base_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA) which is driven by a register (im_proc/y_base_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA) which is driven by a register (im_proc/y_base_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA) which is driven by a register (im_proc/y_base_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA) which is driven by a register (im_proc/y_base_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: im_proc/edge_detector_inst/row_sums/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA) which is driven by a register (im_proc/y_base_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[10]) which is driven by a register (im_proc/x_base_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[10]) which is driven by a register (im_proc/x_base_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[10]) which is driven by a register (im_proc/x_base_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[10]) which is driven by a register (im_proc/x_base_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[10]) which is driven by a register (im_proc/x_base_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[10]) which is driven by a register (im_proc/x_base_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[10]) which is driven by a register (im_proc/y_base_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[11]) which is driven by a register (im_proc/x_base_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[11]) which is driven by a register (im_proc/x_base_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[11]) which is driven by a register (im_proc/x_base_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[11]) which is driven by a register (im_proc/x_base_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[11]) which is driven by a register (im_proc/x_base_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[11]) which is driven by a register (im_proc/x_base_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ADDRA[11]) which is driven by a register (im_proc/y_base_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has an input control pin im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: im_proc/jpeg_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ADDRA[13]) which is driven by a register (im_proc/x_base_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[10] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[8]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[11] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[9]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[12] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[10]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[2] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[0]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[3] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[1]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[4] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[2]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[5] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[3]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[6] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[4]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[7] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[5]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[8] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[6]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[9] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[7]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[10] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[8]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[11] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[9]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[12] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[10]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[5] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[3]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[6] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[4]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[7] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[5]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[8] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[6]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[9] (net: im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[7]) which is driven by a register (im_proc/jpeg_inst/jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 43 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1460.996 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 114211a94

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 171c1bd31

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 171c1bd31

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1460.996 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 171c1bd31

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 182590185

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 182590185

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ca3ceeb3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 206aa157d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12b39de47

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f9ee999a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f9ee999a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 290bdb54c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1460.996 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 290bdb54c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 290bdb54c

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 290bdb54c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 290bdb54c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 203ce891f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1460.996 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 203ce891f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1460.996 ; gain = 0.000
Ending Placer Task | Checksum: 112c63ff2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1460.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 44 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1460.996 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 1460.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.runs/impl_1/stream_jpg_yy_nv_mn_v1_0_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1460.996 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.172 . Memory (MB): peak = 1460.996 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1460.996 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c298f4f1 ConstDB: 0 ShapeSum: 502d4b01 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1e0b853c5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:49 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1e0b853c5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:50 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1e0b853c5

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 1460.996 ; gain = 0.000
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: c2321d32

Time (s): cpu = 00:00:59 ; elapsed = 00:00:51 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 111bdb55d

Time (s): cpu = 00:01:04 ; elapsed = 00:00:53 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 303
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 134b0a91e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1460.996 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 134b0a91e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 134b0a91e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 134b0a91e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1460.996 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 134b0a91e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.968011 %
  Global Horizontal Routing Utilization  = 1.32218 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 41.4414%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 29.7297%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
Phase 7 Route finalize | Checksum: 134b0a91e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 134b0a91e

Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1460.996 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7ab1e5e6

Time (s): cpu = 00:01:09 ; elapsed = 00:00:56 . Memory (MB): peak = 1460.996 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:09 ; elapsed = 00:00:56 . Memory (MB): peak = 1460.996 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 44 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:11 . Memory (MB): peak = 1460.996 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 1460.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.runs/impl_1/stream_jpg_yy_nv_mn_v1_0_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.runs/impl_1/stream_jpg_yy_nv_mn_v1_0_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/yy/Desktop/ece532_debug/img_proc_full/jpeg.runs/impl_1/stream_jpg_yy_nv_mn_v1_0_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1460.996 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
Command: report_power -file stream_jpg_yy_nv_mn_v1_0_power_routed.rpt -pb stream_jpg_yy_nv_mn_v1_0_power_summary_routed.pb -rpx stream_jpg_yy_nv_mn_v1_0_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
131 Infos, 46 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 16:57:44 2017...
