INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/48576/Desktop/STUDIA/6 sem/SR/lab2/modulo/modulo.srcs/sources_1/new/modulo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/48576/Desktop/STUDIA/6 sem/SR/lab2/modulo/modulo.srcs/sim_1/new/tb_modulo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_modulo
