<dec f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.h' l='79' type='std::vector&lt;MachineInstr *&gt;'/>
<offset>3712</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='318' u='m' c='_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='319' u='r' c='_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='321' u='m' c='_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='325' u='m' c='_ZN4llvm17R600SchedStrategy7PopInstERSt6vectorIPNS_5SUnitESaIS3_EEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='346' u='m' c='_ZN4llvm17R600SchedStrategy15PrepareNextSlotEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600MachineScheduler.cpp' l='438' u='m' c='_ZN4llvm17R600SchedStrategy7pickAluEv'/>
