Title,Authors,Platform,Cited_url,Cited_count,Year
Physical unclonable functions for device authentication and secret key generation,"GE Suh, S Devadas","2007 44th ACM/IEEE Design Automation Conference, 9-14",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14317001779923340300,1871,2007
Silicon physical random functions,"B Gassend, D Clarke, M Van Dijk, S Devadas",Proceedings of the 9th ACM conference on Computer and communications …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11129566977637088209,12521243977908173217,11299269896899567020",1351,2002
Secure program execution via dynamic information flow tracking,"GE Suh, JW Lee, D Zhang, S Devadas","Acm Sigplan Notices 39 (11), 85-96",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=593250360265040333,851,2004
Extracting secret keys from integrated circuits,"D Lim, JW Lee, B Gassend, GE Suh, M Van Dijk, S Devadas",IEEE Transactions on Very Large Scale Integration (VLSI) Systems 13 (10 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6895380211674490794,825,2005
AEGIS: architecture for tamper-evident and tamper-resistant processing,"GE Suh, D Clarke, B Gassend, M Van Dijk, S Devadas",Proceedings of the 17th annual international conference on Supercomputing …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7389654452992353886,9516366115057153680,3587262503960422975",690,2003
A technique to build a secret key in integrated circuits for identification and authentication applications,"JW Lee, D Lim, B Gassend, GE Suh, M Van Dijk, S Devadas",2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1218364283844387821,685,2004
Estimation of average switching activity in combinational and sequential circuits,"A Ghosh, S Devadas, K Keutzer, J White","[1992] Proceedings 29th ACM/IEEE Design Automation Conference, 253-259",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14991249233823982545,679,1992
Modeling attacks on physical unclonable functions,"U Rührmair, F Sehnke, J Sölter, G Dror, S Devadas, J Schmidhuber",Proceedings of the 17th ACM conference on Computer and communications …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9639503480771162368,638,2010
Path ORAM: an extremely simple oblivious RAM protocol,"E Stefanov, M Van Dijk, E Shi, C Fletcher, L Ren, X Yu, S Devadas",Proceedings of the 2013 ACM SIGSAC conference on Computer & communications …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7545234996409279088,629,2013
Intel SGX Explained.,"V Costan, S Devadas","IACR Cryptology ePrint Archive 2016 (086), 1-118",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10771426624488129200,624,2016
Physical unclonable functions and applications: A tutorial,"C Herder, MD Yu, F Koushanfar, S Devadas","Proceedings of the IEEE 102 (8), 1126-1141",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1855823565306776581,491,2014
Dynamic partitioning of shared cache memory,"E Suh, L Rudolph, S Devadas",Journal of Supercomputing,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17136293948886738845,7055270022540969451,2621288523635921886",479,2004
Precomputation-based sequential logic optimization for low power,"M Alidina, J Monteiro, S Devadas, A Ghosh, M Papaefthymiou","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2 (4), 426-436",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15943242306779238552,435,1994
ISDL: An instruction set description language for retargetability,"G Hadjiyiannis, S Hanono, S Devadas","Proceedings of the 34th annual Design Automation Conference, 299-302",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6451935503150306446,405,1997
A survey of optimization techniques targeting low power VLSI circuits,"S Devadas, S Malik","Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, 242-247",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5316011963987962292,382,1995
Controlled physical random functions,"B Gassend, D Clarke, M Van Dijk, S Devadas","18th Annual Computer Security Applications Conference, 2002. Proceedings …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8372704019693482720,380,2002
A new memory monitoring scheme for memory-aware scheduling and partitioning,"GE Suh, S Devadas, L Rudolph",Proceedings Eighth International Symposium on High Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=517499433864766350,380,2002
MUSTANG: State assignment of finite state machines targeting multilevel logic implementations,"S Devadas, HK Ma, AR Newton, A Sangiovanni-Vincentelli",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17771105254217932371,372,1988
Efficient memory integrity verification and encryption for secure processors,"GE Suh, D Clarke, B Gassend, M Dijk, S Devadas",Proceedings of the 36th annual IEEE/ACM International Symposium on …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14224288474479085925,1862505621565389714",346,2003
Caches and hash trees for efficient memory integrity verification,"B Gassend, GE Suh, D Clarke, M Van Dijk, S Devadas",The Ninth International Symposium on High-Performance Computer Architecture …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16853878600264926502,2553568718826101011",337,2003
Secure and robust error correction for physical unclonable functions,"MD Yu, S Devadas","IEEE Design & Test of Computers 27 (1), 48-65",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10020436143648111725,333,2010
Algorithms for hardware allocation in data path synthesis,"S Devadas, AR Newton",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1772497262832616331,313,1989
"Design and implementation of PUF-based"" unclonable"" RFID ICs for anti-counterfeiting and security applications","S Devadas, E Suh, S Paral, R Sowell, T Ziola, V Khandelwal","2008 IEEE international conference on RFID, 58-64",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1957770624488822366,311,2008
PUF modeling attacks on simulated and silicon data,"U Rührmair, J Sölter, F Sehnke, X Xu, A Mahmoud, V Stoyanova, G Dror, ...","IEEE Transactions on Information Forensics and Security 8 (11), 1876-1891",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7533349051649166063,301,2013
On average power dissipation and random pattern testability of CMOS combinational logic networks,"A Shen, A Ghosh, S Devadas, K Keutzer","ICCAD, 402-407",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15422762167162844561,284,1992
Design and implementation of the AEGIS single-chip secure processor using physical random functions,"GE Suh, CW O'Donnell, I Sachdev, S Devadas","ACM SIGARCH Computer Architecture News 33 (2), 25-36",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10146876581507961126,269,2005
Retiming sequential circuits for low power,"J Monteiro, S Devadas, A Ghosh","International journal of high speed electronics and systems 7 (02), 323-340",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7821731476576140132,251,1996
Identification and authentication of integrated circuits,"B Gassend, D Lim, D Clarke, M Van Dijk, S Devadas","Concurrency and Computation: Practice and Experience 16 (11), 1077-1098",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11320442408584096985,245,2004
Logic synthesis,"S Devadas, A Ghosh, KW Keutzer",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=664407321274971743,243,1994
Sanctum: Minimal hardware extensions for strong software isolation,"V Costan, I Lebedev, S Devadas","25th {USENIX} Security Symposium ({USENIX} Security 16), 857-874","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13480239826698268348,11153018888392360164",232,2016
Test generation for sequential circuits,"HKT Ma, S Devadas, AR Newton, A Sangiovanni-Vincentelli",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6943360212592124728,229,1988
OCCOM-efficient computation of observability-based code coverage metrics for functional verification,"F Fallah, S Devadas, K Keutzer",IEEE Transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12781267640968420104,225,2001
Estimation of power dissipation in CMOS combinational circuits using boolean function manipulation,"S Devadas, K Keutzer, J White",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16093526792070503355,206,1992
Authentication of integrated circuits,"D Clarke, B Gassend, M Van Dijk, S Devadas","US Patent 7,840,803",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10916286272819205364,201,2010
Volatile device keys and applications thereof,"S Devadas, T Ziola","US Patent 7,564,345",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14774454689368416843,185,2009
Analytical cache models with applications to cache partitioning,"GE Suh, S Devadas, L Rudolph","Proceedings of the 15th international conference on Supercomputing, 1-12",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17219647865594773399,182,2001
Power estimation methods for sequential logic circuits,"CY Tsui, J Monteiro, M Pedram, S Devadas, AM Despain, B Lin","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 3 (3), 404-416",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9774628310641035902,181,1995
Storage assignment to decrease code size,"S Liao, S Devadas, K Keutzer, S Tjiang, A Wang","ACM SIGPLAN Notices 30 (6), 186-195",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14480787732789918226,180,1995
Authentication with physical unclonable functions,"T Ziola, Z Paral, S Devadas, GE Suh, V Khandelwal","US Patent 8,782,396",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17794159933215562257,172,2014
An observability-based code coverage metric for functional simulation,"S Devadas, A Ghosh, K Keutzer",Proceedings of the 1996 IEEE/ACM international conference on Computer-aided …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3564699121582542228,171,1997
A secure processor architecture for encrypted computation on untrusted programs,"CW Fletcher, M Dijk, S Devadas","Proceedings of the seventh ACM workshop on Scalable trusted computing, 3-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=573549693110307991,169,2012
Sequential logic synthesis,"P Ashar, S Devadas, AR Newton",Springer Science & Business Media,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8629486145206336976,167,2012
Staring into the abyss: An evaluation of concurrency control with one thousand cores,"X Yu, G Bezerra, A Pavlo, S Devadas, M Stonebraker","Proceedings of the VLDB Endowment 8 (3), 209-220",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15264909723130198786,159,2014
Aegis: A single-chip secure processor,"GE Suh, CW O'Donnell, S Devadas","IEEE Design & Test of Computers 24 (6), 570-580",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1394235232627648103,159,2007
Reliable generation of a device-specific value,"S Devadas, B Gassend","US Patent 7,681,103",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11093702209256196380,158,2010
AEGIS: A single-chip secure processor,"GE Suh, CW O'Donnell, S Devadas","Information Security Technical Report 10 (2), 63-73",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1145196626316645180,158,2005
"Instruction selection, resource allocation, and scheduling in the AVIV retargetable code generator","S Hanono, S Devadas","Proceedings of the 35th annual Design Automation Conference, 510-515",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3769559092248724982,158,1998
CD4 and CD8 binding to MHC molecules primarily acts to enhance Lck delivery,"MN Artyomov, M Lis, S Devadas, MM Davis, AK Chakraborty","Proceedings of the National Academy of Sciences 107 (39), 16916-16921",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18262185035120698887,155,2010
FPGA PUF using programmable delay lines,"M Majzoobi, F Koushanfar, S Devadas","2010 IEEE International Workshop on Information Forensics and Security, 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7175254570493358632,147,2010
Code density optimization for embedded DSP processors using data compression techniques,"SY Liao, S Devadas, K Keutzer","Proceedings Sixteenth Conference on Advanced Research in VLSI, 272-285",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=629425701315095511,147,1995
Application-specific memory management for embedded systems using software-controlled caches,"D Chiou, P Jain, L Rudolph, S Devadas","Proceedings of the 37th Annual Design Automation Conference, 416-419",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5274902218450966919,145,2000
Scheduling techniques to enable power management,"J Monteiro, S Devadas, P Ashar, A Mauskar","33rd Design Automation Conference Proceedings, 1996, 349-352",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7916528722879298081,140,1996
A methodology for efficient estimation of switching activity in sequential logic circuits,"J Monteiro, S Devadas, B Lin","31st Design Automation Conference, 12-17",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1891057408441465240,140,1994
Test generation and verification for highly sequential circuits,"A Ghosh, S Devadas, AR Newton",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12309742905801069155,140,1991
Security based on physical unclonability and disorder,"U Rührmair, S Devadas, F Koushanfar","Introduction to Hardware Security and Trust, 65-102",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11968798982132586112,139,2012
Synthesis of robust delay-fault-testable circuits: Theory,"S Devadas, K Keutzer",IEEE transactions on computer-aided design of integrated circuits and …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6094272196045072810,10731925666110054754",132,1992
Statistical timing analysis of combinational logic circuits,"HF Jyu, S Malik, S Devadas, KW Keutzer","IEEE Transactions on Very large Scale integration (VLSI) systems 1 (2), 126-137",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15626331731583822991,130,1993
"Exact algorithms for output encoding, state assignment, and four-level Boolean minimization","S Devadas, AR Newton",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15724146946375087413,126,1991
Virtual monotonic counters and count-limited objects using a TPM without a trusted OS,"LFG Sarmenta, M Van Dijk, CW O'Donnell, J Rhodes, S Devadas","Proceedings of the first ACM workshop on Scalable trusted computing, 27-42",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14582636257440358097,124,2006
Instruction selection using binate covering for code size optimization,"S Liao, S Devadas, K Keutzer, S Tjiang",Proceedings of the 1995 IEEE/ACM international conference on Computer-aided …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11855335299129836665,124,1995
A synthesis and optimization procedure for fully and easily testable sequential machines,"S Devadas, HKT Ma, AR Newton, A Sangiovanni-Vincentelli",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12675585246259158549,124,1989
Functional vector generation for HDL models using linear programming and 3-satisfiability,"F Fallah, S Devadas, K Keutzer","Proceedings of the 35th annual Design Automation Conference, 528-533",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4734981795739864022,123,1998
Decomposition and factorization of sequential finite state machines,"S Devadas, AR Newton",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5285374659142318075,122,1989
Onion ORAM: A constant bandwidth blowup oblivious RAM,"S Devadas, M van Dijk, CW Fletcher, L Ren, E Shi, D Wichs","Theory of Cryptography Conference, 145-174","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6715303053045652476,9774162578126664396",120,2016
Computation of floating mode delay in combinational circuits: Theory and algorithms,"S Devadas, K Keutzer, S Malik",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15060101209172600720,120,1993
CSAIL,"D Chiou, S Devadas, L Rudolph, BS Ang",,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13740927511050150202,17287663075742955904",116,1999
Design space exploration and optimization of path oblivious RAM in secure processors,"L Ren, X Yu, CW Fletcher, M Van Dijk, S Devadas","ACM SIGARCH Computer Architecture News 41 (3), 571-582",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4520969630729782315,115,2013
On the verification of sequential machines at differing levels of abstraction,"S Devadas, HKT Ma, AR Newton",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13532962378659278184,115,1988
"Slender PUF protocol: A lightweight, robust, and secure authentication by substring matching","M Majzoobi, M Rostami, F Koushanfar, DS Wallach, S Devadas","2012 IEEE Symposium on Security and Privacy Workshops, 33-44",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17586250458904502072,112,2012
Optimal layout via Boolean satisfiability,S Devadas,MASSACHUSETTS INST OF TECH CAMBRIDGE MICROSYSTEMS TECHNOLOGY LABS,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7088752922769929884,109,1989
Delay-based circuit authentication and applications,"B Gassend, D Clarke, M Van Dijk, S Devadas","Proceedings of the 2003 ACM symposium on Applied computing, 294-301",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1219584188876730701,108,2003
Non-networked RFID-PUF authentication,S Devadas,"US Patent 8,683,210",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17378710982039388351,107,2014
Delay-fault test generation and synthesis for testability under a standard scan design methodology,"KT Cheng, S Devadas, K Keutzer",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=304776594222663274,107,1993
Constants Count: Practical Improvements to Oblivious {RAM},"L Ren, C Fletcher, A Kwon, E Stefanov, E Shi, M Van Dijk, S Devadas","24th {USENIX} Security Symposium ({USENIX} Security 15), 415-430",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9138005305242362441,106,2015
Certified timing verification and the transition delay of a logic circuit,"S Devadas, K Keutzer, S Malik, A Wang","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 2 (3), 333-342",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18046073993341433285,106,1994
Reliable and efficient PUF-based key generation using pattern matching,"Z Paral, S Devadas",2011 IEEE International Symposium on Hardware-Oriented Security and Trust …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8435582081033762670,104,2011
CSAIL,"E Suh, L Rudolph, S Devadas",Conference on Supercomputing,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13634126617500402153,103,2001
Analysis and evaluation of address arithmetic capabilities in custom DSP architectures,"A Sudarsanam, S Liao, S Devadas","Design Automation for Embedded Systems 4 (1), 5-22",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=714202300787176816,103,1999
Storage assignment to decrease code size,"S Liao, S Devadas, K Keutzer, S Tjiang, A Wang","ACM transactions on programming languages and systems (TOPLAS) 18 (3), 235-253",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10985379434479896648,103,1996
Robust and reverse-engineering resilient PUF authentication and key-exchange by substring matching,"M Rostami, M Majzoobi, F Koushanfar, DS Wallach, S Devadas","IEEE Transactions on Emerging Topics in Computing 2 (1), 37-49",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14299367762599924721,101,2014
Estimation of average switching activity in combinational logic circuits using symbolic simulation,"J Monteiro, S Devadas, A Ghosh, K Keutzer, J White",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10538316395601417566,100,1997
Code optimization techniques in embedded DSP microprocessors,"S Liao, S Devadas, K Keutzer, S Tjiang, A Wang","Design Automation for Embedded Systems 3 (1), 59-73",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10507212661852821553,99,1998
Simulation vector generation from HDL descriptions for observability-enhanced statement coverage,"F Fallah, P Ashar, S Devadas","Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 666-671",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15726681430653599546,98,1999
Lightweight and secure PUF key storage using limits of machine learning,"MDM Yu, D M’Raihi, R Sowell, S Devadas","International Workshop on Cryptographic Hardware and Embedded Systems, 358-373",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7148439604827485299,94,2011
Test generation for highly sequential circuits,"A Ghosh, S Devadas, AR Newton",MASSACHUSETTS INST OF TECH CAMBRIDGE MICROSYSTEMS RESEARCH CENTER,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13318896287652408318,94,1989
FPGA-based true random number generation using circuit metastability with adaptive feedback control,"M Majzoobi, F Koushanfar, S Devadas","International Workshop on Cryptographic Hardware and Embedded Systems, 17-32",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=126123147302457284,93,2011
An incomplete scan design approach to test generation for sequential machines,"HKT Ma, S Devadas, AR Newton, A Sangiovanni-Vincentelli",International Test Conference 1988 Proceeding@ m_New Frontiers in Testing …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16833653305970091349,92,1988
Proxy-based security protocols in networked mobile devices,"M Burnside, D Clarke, T Mills, A Maywah, S Devadas, R Rivest","Proceedings of the 2002 ACM symposium on Applied computing, 265-272",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8963343966008822255,91,2002
Delay computation in combinational logic circuits: Theory and algorithms,"S Devadas, K Keutzer, S Malik",1991 IEEE International Conference on Computer-Aided Design Digest of …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4912631915734304467,91,1991
Irredundant sequential machines via optimal logic synthesis,"S Devadas, HKT Ma, AR Newton, A Sangiovanni-Vincentelli",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4238331179254576619,91,1990
Application-aware deadlock-free oblivious routing,"MA Kinsy, MH Cho, T Wen, E Suh, M Van Dijk, S Devadas","ACM SIGARCH Computer Architecture News 37 (3), 208-219",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10263223835080683365,89,2009
The untrusted computer problem and camera-based authentication,"D Clarke, B Gassend, T Kotwal, M Burnside, M Van Dijk, S Devadas, ...","International Conference on Pervasive Computing, 114-124",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16866894354031218538,87,2002
Incremental multiset hash functions and their application to memory integrity checking,"D Clarke, S Devadas, M Van Dijk, B Gassend, GE Suh",International conference on the theory and application of cryptology and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4823811866931787859,86,2003
Boolean satisfiability and equivalence checking using general binary decision diagrams,"P Ashar, A Ghosh, S Devadas","Integration, the VLSI journal 13 (1), 1-16",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14406208502911958274,86,1992
Self-aware computing in the Angstrom processor,"H Hoffmann, J Holt, G Kurian, E Lau, M Maggio, JE Miller, SM Neuman, ...","Proceedings of the 49th Annual Design Automation Conference, 259-264",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10948716198879251223,85,2012
Circuit fingerprinting attacks: Passive deanonymization of tor hidden services,"A Kwon, M AlSabah, D Lazar, M Dacier, S Devadas","24th {USENIX} Security Symposium ({USENIX} Security 15), 287-302",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17734940051050673226,83,2015
Method and apparatus for bandwidth guarantee and overload protection in a network switch,"H Balakrishnan, S Devadas, A Mithal","US Patent 7,724,760",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6203897054803636409,83,2010
Controlled physical random functions and applications,"B Gassend, MV Dijk, D Clarke, E Torlak, S Devadas, P Tuyls","ACM Transactions on Information and System Security (TISSEC) 10 (4), 3",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8306636944916014358,83,2008
PUF-based random number generation,"CW O’donnell, GE Suh, S Devadas",In MIT CSAIL CSG Technical Memo 481,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8121811120230833409,83,2004
A partial enhanced-scan approach to robust delay-fault test generation for sequential circuits,"KT Cheng, S Devadas, K Keutzer","1991, Proceedings. International Test Conference, 403",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11305387243876431826,83,1991
Delay test generation for synchronous sequential circuits,S Devadas,"Proceedings.'Meeting the Tests of Time'., International Test Conference, 144-152",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3750166766316740137,83,1989
Suppressing the oblivious ram timing channel while making information leakage and program efficiency trade-offs,"CW Fletchery, L Ren, X Yu, M Van Dijk, O Khan, S Devadas",2014 IEEE 20th International Symposium on High Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13680309223568745997,80,2014
Synthesis of robust delay-fault-testable circuits: Practice,"S Devadas, K Keutzer",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3089794472560249355,80,1992
Securely field configurable device,"S Devadas, TJ Ziola","US Patent 7,702,927",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5877784710529728275,79,2010
Switching activity estimation using limited depth reconvergent path analysis,"JC Costa, JC Monteiro, S Devadas",Proceedings of 1997 International Symposium on Low Power Electronics and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17223459510218533892,78,1997
Sequential logic testing and verification,"A Ghosh, S Devadas, AR Newton",Springer Science & Business Media,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1634531927672308090,77,2012
Synthesis and optimization procedures for robustly delay-fault testable combinational logic circuits,"S Devadas, K Keutzer","Proceedings of the 27th ACM/IEEE Design Automation Conference, 221-227",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=618683207653241173,77,1991
Riffle,"A Kwon, D Lazar, S Devadas, B Ford","Proceedings on Privacy Enhancing Technologies 2016 (2), 115-134",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13088791349779125725,73,2016
Catena: Efficient non-equivocation via bitcoin,"A Tomescu, S Devadas","2017 IEEE Symposium on Security and Privacy (SP), 393-409","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9925195131732121831,12369253487002775299",72,2017
Tictoc: Time traveling optimistic concurrency control,"X Yu, A Pavlo, D Sanchez, S Devadas","Proceedings of the 2016 International Conference on Management of Data, 1629 …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7246772973103959497,72,2016
A methodology for accurate performance evaluation in architecture exploration,"G Hadjiyiannis, P Russo, S Devadas","Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 927-932",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6043539271230375813,71,1999
Optimum and heuristic algorithms for an approach to finite state machine decomposition,"P Ashar, S Devadas, AR Newton",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17625471484219101111,71,1991
"Scalable, accurate multicore simulation in the 1000-core era","M Lis, P Ren, MH Cho, KS Shim, CW Fletcher, O Khan, S Devadas",(IEEE ISPASS) IEEE International Symposium on Performance Analysis of …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8598268771065306452,70,2011
Efficient stochastic simulation of reaction–diffusion processes via direct compilation,"M Lis, MN Artyomov, S Devadas, AK Chakraborty","Bioinformatics 25 (17), 2289-2291",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2864519371055580122,70,2009
Simulation vector generation from HDL descriptions for observability-enhanced statement coverage,"P Ashar, S Devadas, F Fallah","US Patent 6,816,825",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13816833304303785126,70,2004
Logic verification algorithms and their parallel implementation,"HKT Ma, S Devadas, RS Wei, A Sangiovanni-Vincentelli",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5139396430016863741,70,1989
A text-compression-based method for code size minimization in embedded systems,"S Liao, S Devadas, K Keutzer",ACM Transactions on Design Automation of Electronic Systems (TODAES) 4 (1 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3312127017901086756,69,1999
Chameleon: A new multi-layer channel router,"D Braun, J Burns, S Devadas, HK Ma, K Mayaram, F Romeo, ...","23rd ACM/IEEE Design Automation Conference, 495-502",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5921576170505965384,69,1986
Performance metrics and empirical results of a PUF cryptographic key generation ASIC,"MD Yu, R Sowell, A Singh, D M'Raïhi, S Devadas",2012 IEEE International Symposium on Hardware-Oriented Security and Trust …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6460885307188175249,68,2012
Boolean decomposition in multilevel logic optimization,"S Devadas, AR Wang, AR Newton, A Sangiovanni-Vincentelli","IEEE Journal of solid-state circuits 24 (2), 399-408",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10019217443180870883,68,1989
Robust delay-fault test generation and synthesis for testability under a standard scan design methodology,"KT Cheng, S Devadas, K Keutzer","Proceedings of the 28th ACM/IEEE Design Automation Conference, 80-86",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2776541135875297967,67,1991
Solving covering problems using LPR-based lower bounds,"S Liao, S Devadas","Proceedings of the 34th annual Design Automation Conference, 117-120",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10237494470758858664,66,1997
Hornet: A cycle-level multicore simulator,"P Ren, M Lis, MH Cho, KS Shim, CW Fletcher, O Khan, N Zheng, ...",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16323440413484251223,65,2012
Speeding up exponentiation using an untrusted computational resource,"M Van Dijk, D Clarke, B Gassend, GE Suh, S Devadas","Designs, Codes and Cryptography 39 (2), 253-273",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5927850310802237771,65,2006
Computation of floating mode delay in combinational circuits: practice and implementation,"S Devadas, K Keutzer, S Malik, A Wang",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8063477776549636287,64,1993
Freecursive oram:[nearly] free recursion and integrity verification for position-based oblivious ram,"CW Fletcher, L Ren, A Kwon, M van Dijk, S Devadas","ACM SIGARCH Computer Architecture News 43 (1), 103-116",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10368115464253192283,63,2015
DARSIM: a parallel cycle-level NoC simulator,"M Lis, KS Shim, MH Cho, P Ren, O Khan, S Devadas",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12017702798935123045,63,2010
Boolean decomposition of programmable logic arrays,"S Devadas, AR Wang, AR Newton, A Saniovanni-Vincentelli","Proceedings of the IEEE 1988 Custom Integrated Circuits Conference, 2.5/1-2.5/5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4328828110286608996,62,1988
A unified approach to the synthesis of fully testable sequential machines,"S Devadas, KW Keutzer",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=208092310536788637,60,1991
Integrated circuit that uses a dynamic characteristic of the circuit,"S Devadas, B Gassend","US Patent 7,757,083",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16582554665396333411,59,2010
Synthesis of hazard-free multilevel logic under multiple-input changes from binary decision diagrams,"B Lin, S Devadas",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15220336636249311625,59,1995
Functional vector generation for HDL models using linear programming and Boolean satisfiability,"F Fallah, S Devadas, K Keutzer",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13379359556745601694,55,2001
Path-delay-fault testability properties of multiplexor-based networks,"P Ashar, S Devadas, K Keutzer","Integration, the VLSI Journal 15 (1), 1-23",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2846293421314257525,55,1993
Estimation of power dissipation in CMOS combinational circuits,"S Devadas, K Keutzer, J White","IEEE Proceedings of the Custom Integrated Circuits Conference, 19.7/1-19.7/6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14063083213007681523,54,1990
Topological optimization of multiple-level array logic,"S Devadas, AR Newton",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3286228427724895434,54,1987
A lockdown technique to prevent machine learning on PUFs for lightweight authentication,"MD Yu, M Hiller, J Delvaux, R Sowell, S Devadas, I Verbauwhede","IEEE Transactions on Multi-Scale Computing Systems 2 (3), 146-159",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7452171990623552350,51,2016
Static virtual channel allocation in oblivious routing,"KS Shim, MH Cho, M Kinsy, T Wen, M Lis, GE Suh, S Devadas",Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6367919102879783704,50,2009
Software-assisted cache replacement mechanisms for embedded systems,"P Jain, S Devadas, D Engels, L Rudolph",IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15254154115852784744,50,2001
Reliable PUF value generation by pattern matching,"Z Paral, S Devadas","US Patent App. 13/009,205",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11942551165489118405,49,2012
Efficient algorithms for probing the RNA mutation landscape,"J Waldispühl, S Devadas, B Berger, P Clote","PLoS computational biology 4 (8), e1000124",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14890723413802738493,49,2008
Optimizing interacting finite state machines using sequential don't cares,S Devadas,IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9938084467908325537,49,1991
Necessary and sufficient conditions for robust delay-fault testability of combinational logic circuits,"S Devadas, K Keutzer","Proceedings of the sixth MIT conference on Advanced research in VLSI, 221-238",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12621624831884619513,49,1990
Trapdoor computational fuzzy extractors and stateless cryptographically-secure physical unclonable functions,"C Herder, L Ren, M van Dijk, MD Yu, S Devadas","IEEE Transactions on Dependable and Secure Computing 14 (1), 65-82","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7109337908008176840,9183513131038027393",48,2016
Computer-Aided Design Techniques for Low Power Sequential Logic Circuits,"J Monteiro, S Devadas",Springer Science & Business Media,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16983851694327744256,48,2012
Techniques for the power estimation of sequential logic circuits under user-specified input sequences and programs,"J Monteiro, S Devadas","Proceedings of the 1995 international symposium on Low power design, 33-38",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1405490011086617984,48,1995
Validatable nonrobust delay-fault testable circuits via logic synthesis,"S Devadas, K Keutzer","IEEE International Symposium on Circuits and Systems, 3109-3113",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=786658070297664495,48,1990
A method for probing the mutational landscape of amyloid structure,"CW O'Donnell, J Waldispühl, M Lis, R Halfmann, S Devadas, S Lindquist, ...","Bioinformatics 27 (13), i34-i42",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2720652087085193806,47,2011
The trusted execution module: Commodity general-purpose trusted computing,"V Costan, LFG Sarmenta, M Van Dijk, S Devadas",International Conference on Smart Card Research and Advanced Applications …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11509240534754482480,47,2008
A noise bifurcation architecture for linear additive physical functions,"MD Yu, D M'Raïhi, I Verbauwhede, S Devadas",2014 IEEE International Symposium on Hardware-Oriented Security and Trust …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4934948253013291176,46,2014
Optimization of combinational and sequential logic circuits for low power using precomputation,"J Monteiro, J Rinderknecht, S Devadas, A Ghosh","Proceedings Sixteenth Conference on Advanced Research in VLSI, 430-444",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16313432793533714988,46,1995
Redundancies and don't cares in sequential logic synthesis,"S Devadas, HKT Ma, AR Newton","Journal of Electronic Testing 1 (1), 15-30",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15798693610573359926,46,1990
IMP: Indirect memory prefetcher,"X Yu, CJ Hughes, N Satish, S Devadas","Proceedings of the 48th International Symposium on Microarchitecture, 178-190",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4440176624741026881,45,2015
Ring ORAM: Closing the Gap Between Small and Large Client Storage Oblivious RAM.,"L Ren, CW Fletcher, A Kwon, E Stefanov, E Shi, M van Dijk, S Devadas","IACR Cryptology ePrint Archive 2014, 997",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16184427255722512591,45,2014
Offline untrusted storage with immediate detection of forking and replay attacks,"M Van Dijk, J Rhodes, LFG Sarmenta, S Devadas","Proceedings of the 2007 ACM workshop on Scalable trusted computing, 41-48",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15883122870096692578,45,2007
DAWG: A defense against cache timing attacks in speculative execution processors,"V Kiriansky, I Lebedev, S Amarasinghe, S Devadas, J Emer",2018 51st Annual IEEE/ACM International Symposium on Microarchitecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10623314566848525038,44,2018
Oblivious routing in on-chip bandwidth-adaptive networks,"MH Cho, M Lis, KS Shim, M Kinsy, T Wen, S Devadas",2009 18th International Conference on Parallel Architectures and Compilation …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1690187784089638101,44,2009
Challenges in code generation for embedded processors,"G Araujo, S Devadas, K Keutzer, S Liao, S Malik, A Sudarsanam, S Tjiang, ...","Code Generation for Embedded Processors, 48-64",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14315247811102790626,44,2002
Sequential test generation and synthesis for testability at the register-transfer and logic levels,"A Ghosh, S Devadas, AR Newton",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1648141176644558452,44,1993
Integrity verification for path oblivious-ram,"L Ren, CW Fletcher, X Yu, M Van Dijk, S Devadas","2013 IEEE High Performance Extreme Computing Conference (HPEC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6460478998275130493,43,2013
The locality-aware adaptive cache coherence protocol,"G Kurian, O Khan, S Devadas","ACM SIGARCH Computer Architecture News 41 (3), 523-534",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6932382633318177299,43,2013
"Synchronous Byzantine Agreement with Expected O(1) Rounds, Expected ","I Abraham, S Devadas, D Dolev, K Nayak, L Ren","International Conference on Financial Cryptography and Data Security, 320-334","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1481537065295264397,13068939806305331089,14320801176005797354",42,2019
Hardware-in-the-loop testing for electric vehicle drive applications,"JJ Poon, MA Kinsy, NA Pallo, S Devadas, IL Celanovic",2012 Twenty-Seventh Annual IEEE Applied Power Electronics Conference and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18031225832095592521,42,2012
Method and apparatus for specifying encoded sub-networks,"S Teig, A Hetzel","US Patent 7,076,760",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11049440946020034594,42,2006
Data protection and cryptographic functions using a device-specific value,"S Devadas, B Gassend","US Patent 7,818,569",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2745714313047786613,41,2010
Towards constant bandwidth overhead integrity checking of untrusted data,"D Clarke, GE Suh, B Gassend, A Sudan, M Van Dijk, S Devadas","2005 IEEE Symposium on Security and Privacy (S&P'05), 139-153",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12363803358538647712,41,2005
Authentication of integrated circuits,"S Devadas, B Gassend","US Patent 8,386,801",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16009227009774686684,40,2013
Integrated circuit that uses a dynamic characteristic of the circuit,"S Devadas, B Gassend","US Patent 7,904,731",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6608837661669516496,39,2011
Gate-delay-fault testability properties of multiplexor-based networks,"P Ashar, S Devadas, K Keutzer","Formal Methods in System Design 2 (1), 93-112",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16531302253136717914,39,1993
Statistical timing analysis of combinational circuits,"S Devadas, HF Jyu, K Keutzer, S Malik",Proceedings 1992 IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5737289649026772574,39,1992
Techniques for multilayer channel routing,"D Braun, JL Burns, F Romeo, A Sangiovanni-Vincentelli, K Mayaram, ...",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15787809514747676290,38,1988
Heracles: a tool for fast RTL-based design space exploration of multicore processors,"MA Kinsy, M Pellauer, S Devadas",Association for Computing Machinery (ACM),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5761548651608508459,37,2013
Automatic verification of pipelined microprocessors,"V Bhagwati, S Devadas","31st Design Automation Conference, 603-608","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=170611603689674055,17703194208173755685",37,1994
Event suppression: Improving the efficiency of timing simulation for synchronous digital circuits,"S Devadas, K Keutzer, S Malik, A Wang",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8359729114140100473,37,1994
Testability properties of multilevel logic networks derived from binary decision diagrams,"P Ashar, S Devadas, K Keutzer",Proceedings of the 1991 University of California/Santa Cruz conference on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16028724934599242884,37,1991
Testability-preserving circuit transformations,"MJ Bryan, S Devadas, K Keutzer",1990 IEEE International Conference on Computer-Aided Design. Digest of …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14918127354150532594,37,1990
Banshee: Bandwidth-efficient DRAM caching via software/hardware cooperation,"X Yu, CJ Hughes, N Satish, O Mutlu, S Devadas",Proceedings of the 50th Annual IEEE/ACM International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5235258637361779415,36,2017
Volatile device keys and applications thereof,"S Devadas, T Ziola","US Patent 7,839,278",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7807526569357200049,36,2010
A formal foundation for secure remote execution of enclaves,"P Subramanyan, R Sinha, I Lebedev, S Devadas, SA Seshia",Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=691569561428198982,35,2017
Heracles: Fully synthesizable parameterized mips-based multicore system,"MA Kinsy, M Pellauer, S Devadas",2011 21st International Conference on Field Programmable Logic and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1020180717499678212,35,2011
Method and apparatus for allocating link bandwidth,"S Devadas, H Balakrishnan, D Rosenband","US Patent 7,415,477",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16894926853265765473,34,2008
A unified approach to the decomposition and re-decomposition of sequential machines,"P Ashar, S Devadas, AR Newton","27th ACM/IEEE Design Automation Conference, 601-606",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13044817131264409946,34,1990
A global sampling approach to designing and reengineering RNA secondary structures,"A Levin, M Lis, Y Ponty, CW O’donnell, S Devadas, B Berger, ...","Nucleic acids research 40 (20), 10041-10052",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15483692692422654110,33,2012
Sequential logic optimization for low power using input-disabling precomputation architectures,"J Monteiro, S Devadas, A Ghosh",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18313748328623012806,32,1998
Proof of space from stacked expanders,"L Ren, S Devadas","Theory of Cryptography Conference, 262-285","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9385782133718522924,2468114339808514053",31,2016
Recombination of physical unclonable functions,"MDM Yu, S Devadas",United States. Dept. of Defense,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5633012110930753385,31,2010
Modeling ensembles of transmembrane β‐barrel proteins,"J Waldispühl, CW O'Donnell, S Devadas, P Clote, B Berger","Proteins: Structure, Function, and Bioinformatics 71 (3), 1097-1112",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5477181183272190881,31,2008
A new viewpoint on code generation for directed acyclic graphs,"S Liao, K Keutzer, S Tjiang, S Devadas",ACM Transactions on Design Automation of Electronic Systems (TODAES) 3 (1 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3344197253700815094,31,1998
Comparing two-level and ordered binary decision diagram representations of logic functions,S Devadas,IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12727999683730929576,31,1993
Design verification and reachability analysis using algebraic manipulation,"S Devadas, K Keutzer, AS Krishnakumar",[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17959816036520819026,31,1991
Sequential test generation at the register-transfer and logic levels,"A Ghosh, S Devadas, AR Newton","Proceedings of the 27th ACM/IEEE Design Automation Conference, 580-586",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7806391846407935977,31,1991
Optimal logic synthesis and testability: Two faces of the same coin,"S Devadas, HKT Ma, AR Newton, A Sangiovanni-Vincentelli","International Test Conference 1988 Proceeding@ m_New Frontiers in Testing, 4-12",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2542795398642579713,30,1988
Verification of asynchronous interface circuits with bounded wire delays,"S Devadas, K Keutzer, S Malik, A Wang","Journal of VLSI signal processing systems for signal, image and video …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10181154959473804510,29,1994
Heuristic minimization of boolean relations using testing techniques,"A Ghosh, S Devadas, AR Newton",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8803210836947679415,29,1992
"A low-latency, low-area hardware oblivious RAM controller","CW Fletcher, L Ren, A Kwon, M Van Dijk, E Stefanov, D Serpanos, ...",2015 IEEE 23rd Annual International Symposium on Field-Programmable Custom …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16487091540455594865,28,2015
Controlling cache pollution in prefetching with software-assisted cache replacement,"P Jain, S Devadas, L Rudolph","Comptation Structures Group, Laboratory for Computer Science CSG Memo 462",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12128410100233536397,28,2001
Effects of memory performance on parallel job scheduling,"GE Suh, L Rudolph, S Devadas","Workshop on Job Scheduling Strategies for Parallel Processing, 116-132",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5579051003908313052,28,2001
Exact and approximate methods of switching activity estimation in sequential logic circuits,"J Monteiro, S Devadas, B Lin, CY Tsui, M Pedram, AM Despain","Proceedings of 1994 International Workshop on Low Power Design, 117-122",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13749867174880194855,28,1994
General decomposition of sequential machines: relationships to state assignment,S Devadas,"Proceedings of the 26th ACM/IEEE Design Automation Conference, 314-320",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15976015394486700423,28,1989
Approaches to multi-level sequential logic synthesis,S Devadas,"Proceedings of the 26th ACM/IEEE Design Automation Conference, 270-276",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15607312839273531094,28,1989
Random numbers from metastability and thermal noise,"DC Ranasinghe, D Lim, S Devadas, D Abbott, PH Cole","Electronics Letters 41 (16), 891-893",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8989611146947233725,27,2005
Towards an interpreter for efficient encrypted computation,"CW Fletcher, M Dijk, S Devadas","Proceedings of the 2012 ACM Workshop on Cloud computing security workshop, 83-94","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11544550303576364517,8534019336724674569",26,2012
"Path-based, randomized, oblivious, minimal routing","MH Cho, M Lis, KS Shim, M Kinsy, S Devadas",Proceedings of the 2nd International Workshop on Network on Chip …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12058548344673943857,26,2009
Tardis: Time traveling coherence algorithm for distributed shared memory,"X Yu, S Devadas",2015 International Conference on Parallel Architecture and Compilation (PACT …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8272304676641903984,7527791461779231021",25,2015
Lynx: A programmatic SAT solver for the RNA-folding problem,"V Ganesh, CW O’donnell, M Soos, S Devadas, MC Rinard, ...",International Conference on Theory and Applications of Satisfiability …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1954248046639207122,25,2012
Deadlock-free fine-grained thread migration,"MH Cho, KS Shim, M Lis, O Khan, S Devadas","Proceedings of the Fifth ACM/IEEE International Symposium, 33-40",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14097484400723428695,25,2011
Proram: dynamic prefetcher for oblivious ram,"X Yu, SK Haider, L Ren, C Fletcher, A Kwon, M van Dijk, S Devadas",2015 ACM/IEEE 42nd Annual International Symposium on Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4735780602807281496,24,2015
Execution migration,"S Devadas, O Khan, M Lis, KS Shim, MH Cho","US Patent 8,904,154",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1109342771655112492,24,2014
Locality-aware data replication in the last-level cache,"G Kurian, S Devadas, O Khan",2014 IEEE 20th International Symposium on High Performance Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6232839803589896487,24,2014
An automata-theoretic approach to behavioral equivalence,"S Devadas, K Keutzer","INTEGRATION, the VLSI journal 12 (2), 109-129",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13417690506774986499,24,1991
GENIE: A generalized array optimizer for VLSI synthesis,"S Devadas, AR Newton","Proceedings of the 23rd ACM/IEEE Design Automation Conference, 631-637",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15043903189967778337,24,1986
Atom: Horizontally scaling strong anonymity,"A Kwon, H Corrigan-Gibbs, S Devadas, B Ford","Proceedings of the 26th Symposium on Operating Systems Principles, 406-422",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5778608683181240934,23,2017
"RAW Path ORAM: A Low-Latency, Low-Area Hardware ORAM Controller with Integrity Verification.","CW Fletcher, L Ren, A Kwon, M Van Dijk, E Stefanov, S Devadas","IACR Cryptology ePrint Archive 2014, 431",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1340056510245976110,23,2014
Observability analysis of embedded software for coverage-directed validation,"JC Costa, S Devadas, JC Monteiro",IEEE/ACM International Conference on Computer Aided Design. ICCAD-2000. IEEE …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17497725736418013731,23,2000
Design of integrated circuits fully testable for delay-faults and multifaults,"S Devadas, K Keutzer","Proceedings. International Test Conference 1990, 284-293",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12845660175612102540,23,1990
Easily testable PLA-based finite state machines,"S Devadas, HKT Ma",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=201662944197826690,23,1990
Optimum and heuristic algorithms for finite state machine decomposition and partitioning,"P Ashar, S Devadas, AR Newton",MASSACHUSETTS INST OF TECH CAMBRIDGE MICROSYSTEMS TECHNOLOGY LABS,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5335279385796364607,23,1989
Path oram: An extremely simple oblivious ram protocol,"E Stefanov, MV Dijk, E Shi, THH Chan, C Fletcher, L Ren, X Yu, ...","Journal of the ACM (JACM) 65 (4), 18",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10415111961064551707,22,2018
Unified Oblivious-RAM: Improving Recursive ORAM with Locality and Pseudorandomness.,"L Ren, CW Fletcher, X Yu, A Kwon, M van Dijk, S Devadas","IACR Cryptology ePrint Archive 2014, 205",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2161520107776087135,22,2014
Generalized external interaction with tamper-resistant hardware with bounded information leakage,"X Yu, CW Fletcher, L Ren, M Dijk, S Devadas","Proceedings of the 2013 ACM workshop on Cloud computing security workshop, 23-34",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3961016019943908763,22,2013
Controlling access to device-specific information,"S Devadas, B Gassend, D Clarke, M Van Dijk","US Patent App. 11/421,609",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1111730458049582364,22,2007
Techniques for accurate performance evaluation in architecture exploration,"G Hadjiyiannis, S Devadas","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11 (4), 601-615",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=332954763214606580,22,2003
Coverage-directed validation of hardware models,F Fallah,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2099443630923130926,22,1999
Time-predictable computer architecture for cyber-physical systems: Digital emulation of power electronics systems,"M Kinsy, O Khan, I Celanovic, D Majstorovic, N Celanovic, S Devadas","2011 IEEE 32nd Real-Time Systems Symposium, 305-316",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13881641258948382780,21,2011
Memory coherence in the age of multicores,"M Lis, KS Shim, MH Cho, S Devadas","2011 IEEE 29th International Conference on Computer Design (ICCD), 1-8",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15987096781568978378,21,2011
Verification of interacting sequential circuits,"A Ghosh, S Devadas, AR Newton","Proceedings of the 27th ACM/IEEE Design Automation Conference, 213-219",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17014988787304745022,21,1991
Code generation and optimization techniques for embedded digital signal processors,"S Liao, S Devadas, K Keutzer, S Tjiang, A Wang, G Araujo, ...","Hardware/Software Co-Design, 165-186",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=683617227644744911,20,1996
Bandwidth hard functions for ASIC resistance,"L Ren, S Devadas","Theory of Cryptography Conference, 466-492",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7972663480733051812,19,2017
Securely field configurable device,"S Devadas, TJ Ziola","US Patent 8,756,438",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=626641249064209846,19,2014
A self-aware processor SoC using energy monitors integrated into power converters for self-adaptation,"Y Sinangil, SM Neuman, ME Sinangil, N Ickes, G Bezerra, E Lau, JE Miller, ...","2014 Symposium on VLSI Circuits Digest of Technical Papers, 1-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6740775157698046578,19,2014
"Automated design, implementation, and evaluation of arbiter-based PUF on FPGA using programmable delay lines","S Devadas, A Kharaya, F Koushanfar, M Majzoobi",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8705919777311998934,18,2014
Cryptographic security using fuzzy credentials for device and server communications,"MD Yu, S Devadas, D M'raihi, E Duprat","US Patent 8,762,723",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16980659658164069037,18,2014
Bitwise encoding of finite state machines,"J Monteiro, J Kukula, S Devadas, H Neto","Proceedings of 7th International Conference on VLSI Design, 379-382",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1099872198287520606,18,1994
Automatic generation and verification of sufficient correctness properties for synchronous processors,V Aelten,"1992 IEEE/ACM International Conference on Computer-Aided Design, 183-187",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11413047222514236626,18,1992
Authenticated storage using small trusted hardware,"HJ Yang, V Costan, N Zeldovich, S Devadas","Proceedings of the 2013 ACM workshop on Cloud computing security workshop, 35-46",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10442288316933395214,17,2013
Thread migration prediction for distributed shared caches,"KS Shim, M Lis, O Khan, S Devadas","IEEE Computer Architecture Letters 13 (1), 53-56",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4191221843647224447,17,2012
Bridging the gap between single-template and fragment based protein structure modeling using Spanner,"M Lis, T Kim, JJ Sarmiento, D Kuroda, HV Dinh, AR Kinjo, K Amada, ...","Immunome research 7 (1), 1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3788998081287782217,17,2011
Probabilistic construction and manipulation of free Boolean diagrams,"A Shen, S Devadas, A Ghosh",Proceedings of 1993 International Conference on Computer Aided Design (ICCAD …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5313087447567647702,17,1993
Finite state machine decomposition by transition pairing,"J Kukula, S Devadas",1991 IEEE International Conference on Computer-Aided Design Digest of …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10247919791143425922,17,1991
PUF authentication and key-exchange by substring matching,"M Rostami, M Majzoobi, F Koushanfar, DS Wallach, S Devadas","US Patent 9,628,272",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18210284274777908888,16,2017
Beaver: A Decentralized Anonymous Marketplace with Secure Reputation.,"K Soska, A Kwon, N Christin, S Devadas","IACR Cryptology ePrint Archive 2016, 464",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16533128037517037604,16,2016
Optimal and heuristic application-aware oblivious routing,"MA Kinsy, MH Cho, KS Shim, M Lis, GE Suh, S Devadas","IEEE Transactions on Computers 62 (1), 59-73",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6399518339135873013,16,2011
Guaranteed in-order packet delivery using exclusive dynamic virtual channel allocation,"S Devadas, MH Cho, KS Shim, M Lis",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13051427814797306465,16,2009
Private data processing,"M Van Dijk, J Chen, S Devadas","US Patent App. 12/335,083",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11583338178735084856,16,2009
Knowledge flow analysis for security protocols,"E Torlak, M Van Dijk, B Gassend, D Jackson, S Devadas",arXiv preprint cs/0605109,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17402852095684138370,16,2006
Exact and approximate methods for switching activity estimation in sequential logic circuits,"CY Tsui, M Pedram, A Despain","Proceedings of the 31st Design Automation Conference, 18-23",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3157277152741672181,16,1994
Index-based coding with a pseudo-random source,"MD Yu, S Devadas","US Patent 8,811,615",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12201466673377877724,15,2014
Directoryless shared memory coherence using execution migration,"M Lis, KS Shim, MH Cho, O Khan, S Devadas",Proceedings of the IASTED International Conference on Parallel and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=302182612738779237,15,2011
Logic synthesis in a nutshell,"JHR Jiang, S Devadas","Electronic Design Automation, 299-404",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3111742922010421253,15,2009
Diastolic arrays: throughput-driven reconfigurable computing,"MH Cho, CC Cheng, M Kinsy, GE Suh, S Devadas","2008 IEEE/ACM International Conference on Computer-Aided Design, 457-464",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3736787326324399899,15,2008
Controlled physical random functions,"B Gassend, M Van Dijk, D Clarke, S Devadas","Security with Noisy Data, 235-253",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7992344966961231978,15,2007
Checking the integrity of memory in a snooping-based symmetric multiprocessor (SMP) system,"D Clarke, GE Suh, B Gassend, M van Dijk, S Devadas","MIT CSAIL CSG-TR-470 42 (1-3), 335-346",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7266472430615821692,15,2004
Data path synthesis from behavioral descriptions: An algorithmic approach,"S Devadas, AR Newton","Proc. of the 1987 International Symposium on on Circuits and Systems, 398-401",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2771136605689489138,15,1987
Maximum-likelihood decoding of device-specific multi-bit symbols for reliable key generation,"MD Yu, M Hiller, S Devadas",2015 IEEE International Symposium on Hardware Oriented Security and Trust …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18336375378651319974,14,2015
RNAmutants: a web server to explore the mutational landscape of RNA secondary structures,"J Waldispühl, S Devadas, B Berger, P Clote","Nucleic acids research 37 (suppl_2), W281-W286",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7368123483920415831,14,2009
Interval obfuscation,"M van Dijk, S Devadas",as an MIT-CSAIL Technical Report in,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=450827973968629815,14,2009
Offline integrity checking of untrusted storage,"D Clarke, B Gassend, GE Suh, M van Dijk, S Devadas",Technical Report MIT-LCS-TR,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1633427496042958953,14,2002
Boolean minimization and algebraic factorization procedures for fully testable sequential machines,"S Devadas, K Keutzer",MASSACHUSETTS INST OF TECH CAMBRIDGE MICROSYSTEMS TECHNOLOGY LABS,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15963976975425068150,14,1989
Signal generator based device security,"GE Suh, S Devadas","US Patent 8,630,410",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1397688185939548245,13,2014
Brief announcement: distributed shared memory based on computation migration,"M Lis, KS Shim, MH Cho, CW Fletcher, M Kinsy, I Lebedev, O Khan, ...",Association for Computing Machinery (ACM),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12525747237464756668,13,2011
Physical unclonable functions and secure processors,S Devadas,"International Workshop on Cryptographic Hardware and Embedded Systems, 65-65",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2061893293114906148,13,2009
Scheduler-based prefetching for multilevel memories,"D Chiou, S Devadas, J Jacobs, P Jain, V Lee, E Peserico, P Portante, ...","Lab. Comput. Sci., MIT, Boston, MA, Group Memo 444",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13858707429737783473,13,2001
Performance-driven synthesis of asynchronous controllers,"KY Yun, B Lin, DL Dill, S Devadas",Proceedings of the 1994 IEEE/ACM international conference on Computer-aided …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6305711791251135250,13,1994
Performance-oriented decomposition of sequential circuits,"K Lam, S Devadas","IEEE International Symposium on circuits and Systems, 2642-2645",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9673616104624816245,13,1990
Library Cache Coherence,"KS Shim, MH Cho, M Lis, O Khan, S Devadas",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2348026209098417437,12,2011
System-level optimizations for memory access in the execution migration machine (EM2),"KS Shim, M Lis, MH Cho, O Khan, S Devadas",CAOS,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12028435810666284503,12,2011
Em2: A scalable shared-memory multicore architecture,"O Khan, M Lis, S Devadas",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11494620881107838715,12,2010
Functional vector generation for sequential HDL models under an observability-based code coverage metric,"F Fallah, P Ashar, S Devadas","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 10 (6), 919-923",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5463175887568361604,12,2002
Code generation for embedded processors: An introduction,P Marwedel,"Code Generation for Embedded Processors, 14-31",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9312800957677607012,12,2002
Verification of relations between synchronous machines,"F Van Aelten, J Allen, S Devadas",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12449058148662496316,12,1993
Irredundant interacting sequential machines via optimal logic synthesis,"P Ashar, S Devadas, AR Newton",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7235045649130044242,12,1991
Design and implementation of the ascend secure processor,"L Ren, CW Fletcher, A Kwon, M Van Dijk, S Devadas","IEEE Transactions on Dependable and Secure Computing 16 (2), 204-216","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13064126833444280731,6469736618656440348",11,2017
Toward a coherent multicore memory model,S Devadas,"Computer 46 (10), 30-31",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8710790068122020090,11,2013
Selecting spatiotemporal patterns for development of parallel applications,"H Hoffmann, A Agarwal, S Devadas","IEEE Transactions on Parallel and Distributed Systems 23 (10), 1970-1982",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14612940286657065953,11,2011
ARCc: A case for an architecturally redundant cache-coherence architecture for large multicores,"O Khan, H Hoffmann, M Lis, F Hijaz, A Agarwal, S Devadas","2011 IEEE 29th International Conference on Computer Design (ICCD), 411-418",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2933383499038930638,11,2011
Securing shared untrusted storage by using TPM 1.2 without requiring a trusted OS,"M Van Dijk, LFG Sarmenta, J Rhodes, S Devadas","Technical Report, MIT CSAIL CSG Technical Memo 498",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2910435014201222432,11,2007
Proof of freshness: How to efficiently use an online single secure clock to secure shared untrusted memory,"M Van Dijk, LFG Sarmenta, CW O’donnell, S Devadas",Technical report,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5739395681576068422,11,2006
A new approach to solving the hardware-software partitioning problem in embedded system design,"DW Engels, S Devadas",Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13989527275236522882,11,2000
"A low power, low bandwidth protocol for remote wireless terminals","G Hadjiyiannis, A Chandrakasan, S Devadas","Wireless Networks 4 (1), 3-15",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14579714152966886886,11,1998
Probabilistic manipulation of boolean functions using free boolean diagrams,"A Shen, S Devadas, A Ghosh",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17808729722212083906,11,1995
Boolean factorization using multiple-valued minimization,"S Liao, S Devadas, A Ghosh",Proceedings of 1993 International Conference on Computer Aided Design (ICCAD …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5289977248025143572,11,1993
Implicit state transition graphs: Applications to sequential logic synthesis and test,"P Ashar, A Ghosh, S Devadas, AR Newton",1990 IEEE International Conference on Computer-Aided Design. Digest of …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18401587344273151194,11,1990
Fpga implementation of a cryptographically-secure puf based on learning parity with noise,"C Jin, C Herder, L Ren, P Nguyen, B Fuller, S Devadas, M van Dijk","Cryptography 1 (3), 23",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2854591337995251811,10,2017
"Pervasive, dynamic authentication of physical items","MD Yu, S Devadas","Communications of the ACM 60 (4), 32-39","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3848822474577307963,9417831067813150138",10,2017
A proof of correctness for the Tardis cache coherence protocol,"X Yu, M Vijayaraghavan, S Devadas",arXiv preprint arXiv:1505.06459,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4095185963151803211,10,2015
Enhancing Oblivious RAM Performance Using Dynamic Prefetching.,"X Yu, L Ren, CW Fletcher, A Kwon, M van Dijk, S Devadas","IACR Cryptology ePrint Archive 2014, 234",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13339488976519588715,10,2014
Dcc: A dependable cache coherence multicore architecture,"O Khan, M Lis, Y Sinangil, S Devadas","IEEE Computer Architecture Letters 10 (1), 12-15",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18245587729917041490,10,2011
A low cost solution to authentication in passive RFID systems,"DC Ranasinghe, D Lim, PH Cole, S Devadas",Auto-ID Labs,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6336370766283457653,10,2006
Rate guarantees and overload protection in input-queued switches,"H Balakrishnan, S Devadas, D Ehlert","IEEE INFOCOM 2004 4, 2185-2195",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4507132007556391423,10,2004
Interconnect minimization in processor design,RS Schreiber,"US Patent 6,298,471",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15815880708874328076,10,2001
Solving covering problems using LPR-based lower bounds,"F Fallah, S Liao, S Devadas","IEEE Transactions on Very Large Scale Integration (VLSI) Systems 8 (1), 9-17",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16722267968865217245,10,2000
Secure boot and remote attestation in the sanctum processor,"I Lebedev, K Hogan, S Devadas","2018 IEEE 31st Computer Security Foundations Symposium (CSF), 46-60",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1917279770429887890,9,2018
"Secure processors part I: background, taxonomy for secure enclaves and Intel SGX architecture","V Costan, I Lebedev, S Devadas","Foundations and Trends® in Electronic Design Automation 11 (1-2), 1-248",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9164341187455205259,9,2017
Security and reliability properties of syndrome coding techniques used in PUF key generation,"MD Yu, D M’Raïhi, S Devadas, I Verbauwhede",Government Microcircuit Applications & Critical Technology Conference …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5816468078567098978,9,2013
Efficient traversal of beta-sheet protein folding pathways using ensemble models,"S Shenker, CW O'Donnell, S Devadas, B Berger, J Waldispühl","Journal of Computational Biology 18 (11), 1635-1647",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=337362616287892221,9,2011
Security challenges and opportunities in adaptive and reconfigurable hardware,"V Costan, S Devadas","2011 IEEE International Symposium on Hardware-Oriented Security and Trust, 1-5",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16367252436948002785,9,2011
Physical unclonable functions and applications,"S Devadas, D Clarke, B Gassend, D Lim, J Lee, M van Dijk",URl: http://people. csail. mit. edu/rudolph/Teaching/Lectures/Security …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14900511322438332098,9,2007
Embedded intelligent SRAM,"P Jain, GE Suh, S Devadas","Proceedings of the 40th annual Design Automation Conference, 869-874",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12027275961545815448,9,2003
"Logic verification, testing and their relationship to logic synthesis","S Devadas, HKT Ma, A Sangiovanni-Vincentelli","Testing and Diagnosis of VLSI and ULSI, 181-245",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10236155703578423956,9,1988
On iterative collision search for lpn and subset sum,"S Devadas, L Ren, H Xiao","Theory of Cryptography Conference, 729-746",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17423560642835895700,8,2017
Secure processors part ii: Intel sgx security analysis and mit sanctum architecture,"V Costan, I Lebedev, S Devadas","Foundations and Trends® in Electronic Design Automation 11 (3), 249-361",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14901438606648660331,8,2017
Brief announcement: Practical synchronous byzantine consensus,"I Abraham, S Devadas, K Nayak, L Ren",31st International Symposium on Distributed Computing (DISC 2017),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1359582165501500743,8,2017
"Tiny ORAM: A low-latency, low-area hardware ORAM controller","CW Fletcher, L Ren, A Kwon, M Van Dijk, E Stefanov, S Devadas","Cryptology ePrint Archive, Report 2014/431, 2014. http://eprint. iacr. org",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17769537062291187123,8,2014
Judicious thread migration when accessing distributed shared caches,"KS Shim, M Lis, O Khan, S Devadas",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12628176468311377692,8,2012
Path-diverse in-order routing,"M Lis, MH Cho, KS Shim, S Devadas","The 2010 International Conference on Green Circuits and Systems, 311-316",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10782888896911315258,8,2010
Hardware mechanisms for memory authentication,"E Suh, D Clarke, B Gassend, M Van Dijk, S Devadas, GE Suh, S Devadas",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15611162066831028732,8,2003
Job-speculative prefetching: Eliminating page faults from context switches in time-shared systems,"E Suh, E Peserico, S Devadas, L Rudolph",MIT Computation Structures Group Memo 442,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16372167771999098418,8,2001
ISDL: An instruction set description language for retargetability and architecture exploration,"G Hadjiyiannis, S Hanono, S Devadas","Design Automation for Embedded Systems 6 (1), 39-69",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=640301473435330771,8,2000
Tardis 2.0: Optimized time traveling coherence for relaxed consistency models,"X Yu, H Liu, E Zou, S Devadas",Proceedings of the 2016 International Conference on Parallel Architectures …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5478041098414212721,7,2016
Power modeling and other new features in the graphite simulator,"G Kurian, SM Neuman, G Bezerra, A Giovinazzo, S Devadas, JE Miller",2014 IEEE International Symposium on Performance Analysis of Systems and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=949982626910525145,7,2014
Design tradeoffs for simplicity and efficient verification in the Execution Migration Machine,"KS Shim, M Lis, MH Cho, I Lebedev, S Devadas","2013 IEEE 31st International Conference on Computer Design (ICCD), 145-153",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15180926213967903164,7,2013
High-speed real-time digital emulation for hardware-in-the-loop testing of power electronics: A new paradigm in the field of electronic design automation (EDA) for power …,"MA Kinsy, D Majstorovic, P Haessig, J Poon, N Celanovic, I Celanovic, ...",Mesago PCIM GmbH,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13681696495889990652,7,2011
A low cost solution to cloning and authentication based on a lightweight primitive,"DC Ranasinghe, S Devadas, PH Cole","Networked RFID Systems and Lightweight Cryptography, 289-309",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8186232150770972237,7,2008
Access‐controlled resource discovery in pervasive networks,"S Raman, D Clarke, M Burnside, S Devadas, R Rivest","Concurrency and Computation: Practice and Experience 16 (11), 1099-1120",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17960536533315461269,7,2004
Intelligent SRAM (ISRAM) for improved embedded system performance,"P Jain, GE Suh, S Devadas","Proc. Design Automation Conf, 869-874",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7738817482959800458,7,2003
An architecture and implementation of secure device communication in Oxygen,TJ Mills,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6210088744618505404,7,2001
"Event-based verification of synchronous, globally controlled, logic designs against signal flow graphs","F Van Aelten, J Allen, S Devadas",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18303635440362664017,7,1994
Hardware-level thread migration in a 110-core shared-memory multiprocessor,"M Lis, KS Shim, B Cho, I Lebedev, S Devadas","2013 IEEE Hot Chips 25 Symposium (HCS), 1-27",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3069724666081042982,6,2013
Partitioning strategies for concurrent programming,"H Hoffmann, A Agarwal, S Devadas",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2449381854530987264,6,2009
Offline count-limited certificates,"LFG Sarmenta, M van Dijk, J Rhodes, S Devadas","Proceedings of the 2008 ACM symposium on Applied computing, 2145-2152",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18296950896889032797,6,2008
Virtual monotonic counters and count-limited objects using a TPM without a trusted OS (extended version),"LFG Sarmenta, M van Dijk, CW O'Donnell, J Rhodes, S Devadas",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12601902528610018615,6,2006
Speeding up Exponentiation using an Untrusted Computational Resource,"D Clarke, S Devadas, M Van Dijk, B Gassend, GE Suh","MEMO 469, MIT CSAIL COMPUTATION STRUCTURES GROUP",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2960955549170621273,6,2003
A probabilistic approach for rt-level power modeling,"J Costa, J Monteiro, LM Silveira, S Devadas",ICECS'99. Proceedings of ICECS'99. 6th IEEE International Conference on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2721641336981636447,6,1999
BDD-based synthesis of extended burst-mode controllers,"KY Yun, B Lin, DL Dill, S Devadas",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7775069522039111662,6,1998
Techniques for power estimation and optimization at the logic level: a survey,"J Monteiro, S Devadas","Journal of VLSI signal processing systems for signal, image and video …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10252972593838745954,6,1996
A synthesis-based test generation and compaction algorithm for multifaults,"S Devadas, K Keutzer, S Malik","Journal of Electronic Testing 4 (1), 91-104",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17136796914382377743,6,1993
Automatic procedures for the behavioral verification of digital designs,FV Aelten,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12076363667595071189,6,1992
MI6: Secure enclaves in a speculative out-of-order processor,"T Bourgeat, I Lebedev, A Wright, S Zhang, S Devadas",Proceedings of the 52nd Annual IEEE/ACM International Symposium on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1455829895386400587,5,2019
XRD: Scalable Messaging System with Cryptographic Privacy,"A Kwon, D Lu, S Devadas",arXiv preprint arXiv:1901.04368,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11023710804498800879,5,2019
Leveraging hardware isolation for process level access control & authentication,"SK Haider, H Omar, I Lebedev, S Devadas, M van Dijk",Proceedings of the 22nd ACM on Symposium on Access Control Models and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15550853465093684217,5,2017
Locality-aware data replication in the last-level cache for large scale multicores,"F Hijaz, Q Shi, G Kurian, S Devadas, O Khan","The Journal of Supercomputing 72 (2), 718-752",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5903202720308744397,5,2016
OSPREY: implementation of memory consistency models for cache coherence protocols involving invalidation-free data access,"G Kurian, Q Shi, S Devadas, O Khan",2015 International Conference on Parallel Architecture and Compilation (PACT …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15084508594390645031,5,2015
System and method for generating constellation-based information coding using physical noisy pseudo-random sources,"MDM Yu, S Devadas","US Patent App. 14/335,858",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17357306464859477734,5,2015
Algorithms for scheduling task-based applications onto heterogeneous many-core architectures,"MA Kinsy, S Devadas","2014 IEEE High Performance Extreme Computing Conference (HPEC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11453413750044968821,5,2014
Soft message signing,"WH Bares, S Devadas, V Khandelwal, Z Paral, R Sowell, T Zhou","US Patent 8,667,283",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6628439288871956014,5,2014
Physical unclonable functions (pufs) and secure processors,S Devadas,Workshop on Cryptographic Hardware and Embedded Systems,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15947031611184929786,5,2009
Secondary structure prediction of all-helical proteins using hidden markov support vector machines,"B Gassend, CW O'donnell, W Thies, A Lee, M Van Dijk, S Devadas",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7688132494871845626,5,2005
An algorithmic approach to optimizing fault coverage for BIST logic synthesis,"S Devadas, K Keutzer",Proceedings International Test Conference 1998 (IEEE Cat. No. 98CH36270 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11283368705956592701,5,1998
Necessary and sufficient conditions for hazard-free robust transistor stuck-open-fault testability in multilevel networks,"MJ Bryan, S Devadas, K Keutzer",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8937769592125250179,5,1992
Synthesis for testability: A brief survey,"S Devadas, K Keutzer","IEEE International Symposium on Circuits and Systems, 3097-3100",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1279533137036985046,5,1990
Mission Assurance: Beyond Secure Processing,"M Vai, D Whelihan, J Leemaster, H Whitman, W Wan, Y Fei, R Khazan, ...","2018 IEEE International Conference on Software Quality, Reliability and …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10011042349031272297,4,2018
Var-CNN and DynaFlow: Improved Attacks and Defenses for Website Fingerprinting,"S Bhat, D Lu, A Kwon, S Devadas",arXiv preprint arXiv:1802.10215,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4591138247615718067,4,2018
The execution migration machine: Directoryless shared-memory architecture,"KS Shim, M Lis, O Khan, S Devadas","Computer 48 (9), 50-59",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4780945153702020626,4,2015
"VLSI: Systems on a Chip: IFIP TC10 WG10. 5 Tenth International Conference on Very Large Scale Integration (VLSI’99) December 1–4, 1999, Lisboa, Portugal","LM Silveira, S Devadas, RA Reis",Springer,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6739056934206610777,4,2013
Authentication token,"D M'raihi, S Devadas, WH Bares, MDM Yu, ZS Paral","US Patent App. 13/855,704",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14471858238293814945,4,2013
Efficient private information retrieval using secure hardware,"X Yu, C Fletcher, L Ren, M Van Dijk, S Devadas","MIT CSAIL CSG Technical Memo 509, April 2013.[Online]. Available: http://csg …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13184331530265054689,4,2013
MARTHA: Architecture for control and emulation of power electronics and smart grid systems,"MA Kinsy, I Celanovic, O Khan, S Devadas","Proceedings of the Conference on Design, Automation and Test in Europe, 519-524",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14059720888086078270,4,2013
Bacteriophages expressing amyloid peptides and uses thereof,"TKT Lu, S Lindquist, R Krishnan, J Collins, CW O'donnell, BB Leighton, ...","US Patent App. 13/387,888",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1889104030149079955,4,2012
Partitioning strategies: Spatiotemporal patterns of program decomposition,"H Hoffmann, A Agarwal, S Devadas",International Association of Science and Technology for Development,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17437648851266904564,4,2009
Learning biophysically-motivated parameters for alpha helix prediction,"B Gassend, CW O'Donnell, W Thies, A Lee, M Van Dijk, S Devadas","BMC bioinformatics 8 (5), S3",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11376861678628639918,4,2007
An integrable low-cost hardware random number generator,"DC Ranasinghe, D Lim, S Devadas, B Jamali, Z Zhu, PH Cole","Smart Structures, Devices, and Systems II 5649, 627-639",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17023441560727562793,4,2005
Power estimation using probability polynomials,"J Costa, L Silveira, S Devadas, J Monteiro","Design Automation for Embedded Systems 9 (1), 19-52",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11343782188281316871,4,2004
Distributed SPKI/SDSI-based security for networks of devices,"M Burnside, D Clarke, S Devadas, R Rivest",CSG Technical Report citeseer. nj. nec. com/burnside02spkisdsisecurity. html,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=771784992255491006,4,2002
PECS: A peak current and power simulator for CMOS combinational circuits,"KN Lam, S Devadas",1996 IEEE International Symposium on Circuits and Systems. Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14836716244657429797,4,1996
Synthesis of hazard-free multi-level logic implementations under multiple-input changes from binary decision diagrams,"B Lin, S Devadas",In Proceedings of the 1994 IEEE/ACM International Conference on Computer …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6991758445836935998,4,1994
Compositional Verification of Systems with Synchronous Globally Timed Control,"F Van Aelten, J Allen, S Devadas","Proc. of Advanced Research in VLSI and Parallel Systems, 195-209",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5427179389301452131,4,1992
Statistical timing analysis of combinational logic circuits,S Devadas,Proc. of ACM SIGDA Tau 92: Workshop on Timing Issues in the Specification …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16197899705100248888,4,1992
Analysis and design of regular structures for robust dynamic fault testability,"MJ Bryan, S Devadas, K Keutzer","1991., IEEE International Sympoisum on Circuits and Systems, 1968-1971",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5831438532745050775,4,1991
Transparency logs via append-only authenticated dictionaries,"A Tomescu, V Bhupatiraju, D Papadopoulos, C Papamanthou, ...",Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17843915616229962091,3,2019
Var-CNN: A data-efficient website fingerprinting attack based on deep learning,"S Bhat, D Lu, A Kwon, S Devadas","Proceedings on Privacy Enhancing Technologies 2019 (4), 292-310",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6528946579523000850,3,2019
Sanctorum: A lightweight security monitor for secure enclaves,"I Lebedev, K Hogan, J Drean, D Kohlbrenner, D Lee, K Asanović, D Song, ...",arXiv preprint arXiv:1812.10605,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11410298834454060367,10802263745394538478",3,2018
Public Key Cryptosystems with Noisy Secret Keys.,"C Herder, B Fuller, M van Dijk, S Devadas","IACR Cryptology ePrint Archive 2017, 210",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6953975784718809893,3,2017
Atom: Scalable anonymity resistant to traffic analysis,"A Kwon, H Corrigan-Gibbs, S Devadas, B Ford",CoRR abs/1612.07841,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7477882779806424376,3,2016
Low-overhead hard real-time aware interconnect network router,"MA Kinsy, S Devadas","2014 IEEE High Performance Extreme Computing Conference (HPEC), 1-6",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11587470327319851328,3,2014
A Case for Fine-Grain Adaptive Cache Coherence,"G Kurian, O Khan, S Devadas",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9950290490044623638,3,2012
Simultaneous alignment and folding of protein sequences,"J Waldispühl, CW O’donnell, S Will, S Devadas, R Backofen, B Berger",Annual International Conference on Research in Computational Molecular …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15206532048852805715,17418107202107698591",3,2009
Software-assisted cache mechanisms for embedded systems,P Jain,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14150345879075658822,3,2008
Development of a programming model for the AEGIS secure processor,I Sachdev,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14943630089223693726,3,2005
Design and implementation of a single-chip secure processor using physical random functions,"GE Suh, CW O’Donnell, I Sachdev, S Devadas",MIT Technical Report,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2803798300479026383,3,2004
An architecture synthesis system for embedded processors,GI Hadjiyiannis,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12033958334444298742,3,2000
The MASC composable computing infrastructure for intelligent environments,"S Chatterjee, S Devadas",IECON'99. Conference Proceedings. 25th Annual Conference of the IEEE …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3363825661082160679,3,1999
"A low power, low bandwidth protocol for remote wireless terminals","G Hadjiyiannis, A Chandrakasan, S Devadas",Proceedings of GLOBECOM'96. 1996 IEEE Global Telecommunications Conference 1 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13865575781312737942,3,1996
A computer-aided design methodology for low power circuits,JCAP Monteiro,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4884010514931699479,3,1996
Tutorial: A Survey of Optimization Techniques Targeting Low Power VLSI Circuits,"S Devadas, S Malik","DESIGN AUTOMATION CONFERENCE 1 (32), 242-242",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14199256208266972603,3,1995
Testability driven synthesis of interacting finite state machines,"P Ashar, S Devadas, AR Newton","Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7614314040163065965,3,1990
The relationship between logic synthesis and test,"S Devadas, HKT Ma, AR Newton, A Sangiovanni-Vincentelli",Proceedings of VLSI,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13142194128015056827,3,1989
DynaFlow: An Efficient Website Fingerprinting Defense Based on Dynamically-Adjusting Flows,"D Lu, S Bhat, A Kwon, S Devadas","Proceedings of the 2018 Workshop on Privacy in the Electronic Society, 109-113",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7577457527025446787,2,2018
Sundial: harmonizing concurrency control and caching in a distributed OLTP database management system,"X Yu, Y Xia, A Pavlo, D Sanchez, L Rudolph, S Devadas","Proceedings of the VLDB Endowment 11 (10), 1289-1302",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10577911931910136005,2,2018
PriviPK: Certificate-less and secure email communication,"M AlSabah, A Tomescu, I Lebedev, D Serpanos, S Devadas","Computers & Security 70, 1-15",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9726149795505144042,2,2017
FPGA-based hardware acceleration for a key-value store database,KD Hsiue,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13752322893418533753,2,2014
Directoryless shared memory architecture using thread migration and remote access,KS Shim,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5049611231487198719,2,2014
The execution migration machine,"M Lis, KS Shim, B Cho, I Lebedev, S Devadas",MIT CSAIL CSG Technical Memo 511,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18062155420816444795,2,2013
Ensemble modeling of [beta]-sheet proteins,CW O'Donnell,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5718470793601518435,2,2011
Scalable directoryless shared memory coherence using execution migration,"M Lis, KS Shim, MH Cho, O Khan, S Devadas",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=83633365595585040,2,2010
"6.00 Introduction to Computer Science and Programming, Fall 2008","E Grimson, J Guttag",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10550067373136090474,2,2008
Memoization attacks and copy protection in partitioned applications,"CW O'Donnell, GE Suh, M Van Dijk, S Devadas","2007 IEEE SMC Information Assurance and Security Workshop, 291-301",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8199499844393879081,2,2007
Exploiting metastability and thermal noise to build a reconfigurable hardware random number generator,"D Lim, DC Ranasinghe, S Devadas, B Jamali, D Abbott, PH Cole","Noise in Devices and Circuits III 5844, 294-309",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6194885709750398028,2,2005
PCoord: a decentralized network coordinate system for Internet distance prediction,LH Lehman,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8608823939240324340,2,2005
Software-assisted cache replacement and prefetch pollution control,"P Jain, S Devadas, L Rudolph",MIT Laboratory for Computer Science,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9539700594673200006,2,2003
Composable system resources as an architecture for networked systems,S Chatterjee,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9365277960337092213,2,2001
Implicit enumeration techniques applied to asynchronous circuit verification,"R Camposano, S Devadas, K Keutzer, S Malik, A Wang",[1993] Proceedings of the Twenty-sixth Hawaii International Conference on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13508437371211471443,2,1993
Finite State Machine Decomposition,"P Ashar, S Devadas, AR Newton","Sequential Logic Synthesis, 117-168",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9550035625491667512,2,1992
Recent progress in synthesis for testability,"S Devadas, K Keutzer, A Ghosh",Digest of Papers 1991 VLSI Test Symposium'Chip-to-System Test Concerns for …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11723151670713818168,2,1991
On Privacy-preserving Decentralized Optimization through Alternating Direction Method of Multipliers,"H Xiao, Y Yu, S Devadas",arXiv preprint arXiv:1902.06101,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11092342817361799440,1,2019
Using application-level thread progress information to manage power and performance,"SM Neuman, JE Miller, D Sanchez, S Devadas","2017 IEEE International Conference on Computer Design (ICCD), 501-508",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15361870808105915310,1,2017
Programming for the Puzzled: Learn to Program While Solving Puzzles,S Devadas,MIT Press,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1674587320322857072,1,2017
LDAC: Locality-Aware Data Access Control for Large-Scale Multicore Cache Hierarchies,"Q Shi, G Kurian, F Hijaz, S Devadas, O Khan","ACM Transactions on Architecture and Code Optimization (TACO) 13 (4), 37",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13586072810867312780,1,2016
A stateless cryptographically-secure physical unclonable function,"C Herder, L Ren, M van Dijk, MDM Yu, S Devadas","IACR Cryptol. ePrint Arch. 2015, 798",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17462832306062851111,1,2015
Let's stop trusting software with our sensitive data,"C Fletcher, M Van Dijk, S Devadas","IEEE Design & Test 30 (2), 103-104",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13022058065262110401,1,2013
Execution model and optimizing compilation for execution migration,IA Lebedev,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13792540144821559282,1,2013
A low-overhead dynamic optimization framework for multicores,"CW Fletcher, R Harding, O Khan, S Devadas",2012 21st International Conference on Parallel Architectures and Compilation …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9918732547985591963,1,2012
Heracles 2.0: A tool for design space exploration of multi/many-core processors,"MA Kinsy, S Devadas",Proceedings of the Workshop on the Intersections of Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5047216429302603709,1,2012
A commodity trusted computing module,VM Costan,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11404384572807144090,1,2008
Predicting secondary structure of all-helical proteins using hidden markov support vector machines,"B Gassend, CW O’donnell, W Thies, A Lee, M Van Dijk, S Devadas","International Workshop on Pattern Recognition in Bioinformatics, 93-104",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11471592599697256688,1,2006
Introduction to Probability,"E Lehman, S Devadas",Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1033869648742573581,1,2005
Secure application partitioning for intellectual property protection,CW O'Donnell,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9840289693392569875,1,2005
Offline Authentication of Untrusted Storage,"D Clarke, B Gassend, GE Suh, M van Dijk, S Devadas",August,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5688293210844258493,1,2002
A code reordering transformation for improved cache performance,"P Jain, S Devadas","Comptation Structures Group, Laboratory for Computer Science CSG Memo 436",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13098337535008910750,1,2001
A model for analysis of the effects of redundancy and error correction on DRAM memory yield and reliability,JA Croswell,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5266061618179624392,1,2000
IEEE Computer Society awards,GC Bowker,"IEEE Annals of the History of Computing 20 (2), 79-80",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2679607987080143181,1,1998
Test and diagnosis of microprocessor memory arrays using functional patterns,YC Lai,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8775713151245845954,1,1996
Short Papers_,"S Devadas, K Keutzer, S Malik, A Wang",IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4044890547260984373,1,1994
Probabilistic representation and manipulation of Boolean functions using free Boolean diagrams,AH Shen,Massachusetts Institute of Technology,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17094324696372690686,1,1994
Multiple fault testable sequential circuits,"P Ashar, S Devadas, AR Newton","IEEE International Symposium on Circuits and Systems, 3118-3121",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15321668646570049187,1,1990
OCCOM: E cient Computation of Observability-Based Code Coverage Metrics for Functional Verification,"F Fallah, S Devadas, K Keutzer","Proc. ACM IEEE DAC, 152",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15981689577391951807,1,0
Access-Controlled Resource Discovery,"M Burnside, D Clarke, S Raman, S Devadas, R Rivest",http://www. lcs. mit. edu/research/abstracts/pdf/59. pdf,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17319259992194306828,1,0
A Retrospective on Path ORAM,"E Stefanov, M van Dijk, E Shi, C Fletcher, L Ren, X Yu, S Devadas",IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,,0,2019
LiTM: A Lightweight Deterministic Software Transactional Memory System,"Y Xia, X Yu, W Moses, J Shun, S Devadas",Proceedings of the 10th International Workshop on Programming Models and …,,0,2019
Local Differential Privacy in Decentralized Optimization,"H Xiao, Y Ye, S Devadas",arXiv preprint arXiv:1902.06101,,0,2019
Secure high-performance computer architectures: Challenges and opportunities,S Devadas,2018 IEEE 25th International Conference on High Performance Computing (HiPC …,,0,2018
EM2,"O Khan, M Lis, KS Shim, MH Cho, S Devadas","Multicore Technology, 215-246",,0,2018
"Secure Hardware and Cryptography: Contrasts, Synergies and Challenges",S Devadas,Proceedings of the 2017 Workshop on Attacks and Solutions in Hardware …,,0,2017
Tardis 2.0,"X Yu, H Liu, E Zou, S Devadas",Association for Computing Machinery (ACM),,0,2016
Tardis 2.0: An Optimized Time Traveling Coherence Protocol,"X Yu, S Devadas",CoRR,,0,2015
Keynote addresses: Can EDA solve the problems of electronics designs for the cars of the future?,"P van Staa, S Devadas","2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-1",,0,2014
"Tiny ORAM: A Low-Latency, Low-Area Hardware ORAM Controller with Integrity Verification","CW Fletcher, L Ren, A Kwon, M van Dijk, E Stefanov, S Devadas",,,0,2014
Author retrospective for analytical cache models with applications to cache partitioning,"GE Suh, G Kurian, S Devadas, L Rudolph","ACM International Conference on Supercomputing 25th Anniversary Volume, 61-63",,0,2014
Complete Publication List,"J Schmidhuber, W Burleson, S Devadas","Disorder-Based Security Hardware, 189",,0,2014
A framework to accelerate sequential programs on homogeneous multicores,"CW Fletcher, R Harding, O Khan, S Devadas",2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration …,,0,2013
A Case for Cache Line Locality-Based Adaptive Cache Coherence,"G Kurian, O Khan, S Devadas","Future Architectural Support for Parallel Programming FASPP’12, 10",,0,2012
Lowest-weight representations of Cherednik algebras in positive characteristic,S Devadas,"dim (Lc) 1, 0",,0,2012
Can We Trust the Chips of the Future?,"S Devadas, K Gotze, F Koushanfar, M Potkonjak, I Verbauwhede","IEEE DESIGN & TEST OF COMPUTERS 28 (5), 96-103",,0,2011
Henry (Hank) Hoffmann,"H Hoffmann, JE Miller, A Agarwal, S Devadas",Communications,,0,2011
Modular representations of Cherednik algebras associated to symmetric groups,"S Devadas, C Lian, S Sam",,,0,2011
Reliable and efficient PUF-based key generation using pattern matching,S Devadas,Institute of Electrical and Electronics Engineers (IEEE),,0,2011
ISMB/ECCB 2011 PROCEEDINGS PAPERS COMMITTEE,"P Bourne, L Hunter, R Murphy, OD Sean, Y Moreau, N Beerenwinkel, ...",,,0,2011
2011 Index IEEE Computer Architecture Letters Vol. 10,"D Becker, I Choi, E Cooper-Balis, W Dally, S Devadas, J Duato, J Flich, ...","Computer 53, 56",,0,2011
Can we trust the chips of the future?,"M Tehranipour, S Devadas, K Gotze, F Koushanfar, M Potkonjak, ...","IEEE Design & Test of Computers 28 (5), 96-103",,0,2011
Instruction-Level Execution Migration,"S Devadas, M Lis, O Khan",,,0,2010
A pattern for efficient parallel computation on multicore processors with scalar operand networks,"H Hoffmann, S Devadas, A Agarwal","Proceedings of the 2010 Workshop on Parallel Programming Patterns, 3",,0,2010
"Static and dynamic virtual channel allocation for high performance, in-order communication in on-chip networks",KS Shim,Massachusetts Institute of Technology,,0,2010
Instruction-Level Execution Migration,"O Khan, M Lis, S Devadas",,,0,2010
Partitioning Strategies for Concurrent Programming,"S Devadas, A Agarwal, H Hoffmann",,,0,2009
George Kurian,"G Kurian, S Devadas, O Khan",ACM SIGOPS Operating Systems Review 43 (2),,0,2009
Oblivious Routing in On-Chip Bandwidth-Adaptive Networks,"M Kinsy, T Wen, KS Shim, M Lis, MH Cho, S Devadas",,,0,2009
Bandwidth-sensitive oblivious routing,T Wen,Massachusetts Institute of Technology,,0,2009
SSC Reference Manual,"M Lis, MN Artyomov, S Devadas, A Chakraborty",,,0,2009
IntuiSec: a framework for intuitive user interaction with security in the smart home,SZ Shakhshir,Massachusetts Institute of Technology,,0,2007
Article 15 (22 pages)-Controlled Physical Random Functions and Applications,"B Gassend, M Dijk, D Clarke, E Torlak, S Devadas, P Tuyls",ACM Transactions on Information and System Security-TISSEC 10 (4),,0,2007
VMCStore: a TPM-based trusted storage framework,JM Rhodes,Massachusetts Institute of Technology,,0,2007
A Generalized Two-Phase Analysis of Knowledge Flows in Security Protocols,"M van Dijk, E Torlak, B Gassend, S Devadas",arXiv preprint cs/0605097,,0,2006
Conditional Probability,"E Lehman, S Devadas",Massachusetts Institute of Technology,,0,2005
Recurrences,"E Lehman, S Devadas",Massachusetts Institute of Technology,,0,2005
Sums and Approximations,"E Lehman, S Devadas",Massachusetts Institute of Technology,,0,2005
Problem Set 5,"E Lehman, S Devadas",Massachusetts Institute of Technology,,0,2005
"Notes for Recitation 2"" Case Analysis","E Lehman, S Devadas",Massachusetts Institute of Technology,,0,2005
Secure and robust error correction for physical unclonable functions.,"W Che, Y Lin, A Pan, J Zhang, F Koushanfar, G Qu, F Koushanfar, G Qu, ...","Information Technology Journal 12 (6), pp: 490-493",,0,2005
"6.042 J/18.062 J Mathematics for Computer Science, Spring 2005","C Leiserson, E Lehman, S Devadas, AR Meyer",,,0,2005
CSAIL,"D Clarke, S Devadas, B Gassend, M van Dijk, E Suh",System,,0,2004
Checking the Integrity of Memory in a Symmetric Multiprocessor (SMP) System,"D Clarke, GE Suh, B Gassend, M van Dijk, S Devadas","Technical Report 470, MIT CSAIL Computation Structures Group Technical Memo",,0,2004
Algorithms for verifying the integrity of untrusted storage,S Ajay,Massachusetts Institute of Technology,,0,2004
CSAIL,"B Gassend, D Clarke, D Lim, M van Dijk, S Devadas",,,0,2003
Malleable Caches,"S Devadas, L Rudolph",MASSACHUSETTS INST OF TECH CAMBRIDGE,,0,2002
CSAIL,"M van Dijk, S Devadas",,,0,2002
Caches and Merkle Trees for E cient Memory Authentication,"B Gassend, GE Suh, D Clarke, M van Dijk, S Devadas",,,0,2002
"Joint Conference on Languages, Compilers and Tools for Embedded Systems Software and Compilers for Embedded Systems-Crowne Plaza Berlin City Centre-Berlin, Germany-19-21 June …","P Marwedel, S Devadas","ACM SIGPLAN NOTICES 37 (7), III-III",,0,2002
Delay-Based Circuit Authentication With Application to Key Cards,"B Gassend, D Clarke, M van Dijk, S Devadas",,,0,2002
LCTES'02-SCOPES'02,"P Marwedel, S Devadas",Association for Computing Machinery (ACM),,0,2002
Proxy-Based Security Protocols in Networked Mobile Resources,"M Burnside, D Clarke, T Mills, A Maywah, S Devadas, R Rivest",ACM DL,,0,2002
Implementation Generation,"G Goossens, J Van Praet, D Lanneer, W Geurts, A Kifli, C Liem, PG Paulin, ...","Readings in Hardware/Software Co-Design 316, 427",,0,2002
"6.823 Computer System Architecture, Spring 2002","K Asanovic, V Arvind, S Devadas, JC Hoe",,,0,2002
A proxy-based architecture for secure networked wearable devices,"T Mills, M Burnside, J Ankcorn, S Devadas",Core,,0,2001
CSAIL,"P Jain, S Devadas, L Rudolph",Computer-Aided Design,,0,2001
"6.170 Laboratory in Software Engineering, Fall 2001","D Jackson, S Devadas",,,0,2001
Automatic architecture evaluation for hardware/software codesign,"G Hadjiyiannis, P Russo, S Devadas",ICECS'99. Proceedings of ICECS'99. 6th IEEE International Conference on …,,0,1999
CAD Techniques for Embedded System Design,"S Devadas, S Malik, J Monteiro, L Lavagno",Proceedings of the 12th International Conference on VLSI Design-'VLSI for …,,0,1999
The Proof,D Lehman,"Shenandoah 48 (1), 18-18",,0,1998
Power estimation under user-specified input sequences and programs,"J Monteiro, S Devadas","Integrated Computer-Aided Engineering 5 (2), 177-185",,0,1998
ISTANESC IST/INESC MIT,"JCCJC Monteiro, S Devadas","Proceedings, 1997 International Symposium on Low Power Electronics and …",,0,1997
Power Estimation for Sequential Circuits,"J Monteiro, S Devadas","Computer-Aided Design Techniques for Low Power Sequential Logic Circuits, 35-80",,0,1997
A Power Estimation Method for Combinational Circuits,"J Monteiro, S Devadas","Computer-Aided Design Techniques for Low Power Sequential Logic Circuits, 23-33",,0,1997
Power Estimation,"J Monteiro, S Devadas","Computer-Aided Design Techniques for Low Power Sequential Logic Circuits, 9-22",,0,1997
Retiming for Low Power,"J Monteiro, S Devadas","Computer-Aided Design Techniques for Low Power Sequential Logic Circuits, 97-110",,0,1997
Optimization Techniques for Low Power Circuits,"J Monteiro, S Devadas","Computer-Aided Design Techniques for Low Power Sequential Logic Circuits, 81-96",,0,1997
High-Level Power Estimation and Optimization,"J Monteiro, S Devadas",Computer-Aided Design Techniques for Low Power Sequential Logic Circuits …,,0,1997
Precomputation,"J Monteiro, S Devadas",Computer-Aided Design Techniques for Low Power Sequential Logic Circuits …,,0,1997
The virtual tester,YH Chen,Massachusetts Institute of Technology,,0,1997
"Power estimation methods for sequential logic circuits (vol 3, pg 404, 1995)","CY Tsui, J Monteiro, M Pedram, S Devadas, AM Despain, B Lin","IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 4 (4), 495-495",,0,1996
Correction to,"CY Tsui, J Monteiro, M Pedram, S Devadas, AM Despain, B Lin","IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 495",,0,1996
Synthesis of robust delay fault testable circuits: Theory,"S Devadas, K Keutzer",IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND …,,0,1996
Interactive assembly language editor for the parallel processor of the TMS320C8x,MR Sadowski,Massachusetts Institute of Technology,,0,1996
A new algorithm for factorization of logic expressions,F Fallah,Massachusetts Institute of Technology,,0,1996
Custom integrated circuits,"J Allen, JL Wyatt Jr, JK White, S Devadas, AP Chandrakasan, I Masaki, ...",Custom Integrated Circuits,,0,1995
DECISION DIAGRAMS: APPLICATIONS AND EXTENSIONS,"O Coudert, S Devadas","Proceedings of the... International Conference on Computer-Aided Design, 153",,0,1995
BIST test pattern generator based on partitioning circuit inputs,C Sanchez,Massachusetts Institute of Technology,,0,1995
Methodology for circuit optimization,KL Markle,Massachusetts Institute of Technology,,0,1995
A power reduction algorithm for combinatorial CMOS circuits using input disabling,WJ Rinderknecht,Massachusetts Institute of Technology,,0,1994
A VLSI systolic array processor for complex singular value decomposition,CC Niessen,Massachusetts Institute of Technology,,0,1994
Automatic Generation and Verification of Sufficient Correctness Properties of Synchornous Array Processors,"SY LIAO, S Devadas","IEICE TRANSACTIONS on Information and Systems 76 (9), 1030-1038",,0,1993
Retiming Sequential Circuits for Low Power,"JM Srinivas, J Monteiro, S Devadas",In Proceedings of the Int'l Conference on Computer-Aided Design,,0,1993
Analysis and Design of Regular Structures for Robust Dynamic Fault Testability,"MJ Bryan, S Devadas, K Keutzer","VLSI Design 1 (1), 45-60",,0,1993
Computing the Transition Delay of a Circuit,S DEVADAS,Proc. of ACM SIGDA Tau 92: Workshop on Timing Issues in the Specification …,,0,1992
Encoding of Symbolic Outputs,"P Ashar, S Devadas, AR Newton","Sequential Logic Synthesis, 57-85",,0,1992
Basic Definitions and Concepts,"P Ashar, S Devadas, AR Newton","Sequential Logic Synthesis, 17-23",,0,1992
Sequential Test Generation,"A Ghosh, S Devadas, AR Newton","Sequential Logic Testing and Verification, 11-55",,0,1992
Encoding of Symbolic Inputs,"P Ashar, S Devadas, AR Newton","Sequential Logic Synthesis, 25-56",,0,1992
Sequential Don’t Cares,"P Ashar, S Devadas, AR Newton","Sequential Logic Synthesis, 169-201",,0,1992
Test Generation Using RTL Descriptions,"A Ghosh, S Devadas, AR Newton","Sequential Logic Testing and Verification, 57-95",,0,1992
State Encoding,"P Ashar, S Devadas, AR Newton","Sequential Logic Synthesis, 87-116",,0,1992
Sequential Synthesis for Testability,"A Ghosh, S Devadas, AR Newton","Sequential Logic Testing and Verification, 97-121",,0,1992
Conclusions and Directions for Future Work,"P Ashar, S Devadas, AR Newton","Sequential Logic Synthesis, 203-208",,0,1992
Symbolic FSM Traversal Methods,"A Ghosh, S Devadas, AR Newton","Sequential Logic Testing and Verification, 153-193",,0,1992
Verification of Sequential Circuits,"A Ghosh, S Devadas, AR Newton","Sequential Logic Testing and Verification, 123-151",,0,1992
Implicit depth-first state traversal of sequential machines,"A Ghosh, S Devadas","1991., IEEE International Sympoisum on Circuits and Systems, 1785-1788",,0,1991
Custom integrated circuits,"J Allen, JL Wyatt Jr, JK White, S Devadas, RC Armstrong, DG Baltus, ...",Custom Integrated Circuits,,0,1991
"Testability Properties of Multilevel Logic Networks Derived From Bi-nary Decision Diagrams Pranav Ashar University of California, Berkeley","S Devadas, K Keutzer",Advanced research in VLSI: proceedings of the 1991 University of California …,,0,1991
A D-AND-T ROUND-TABLE-SYNTHESIS FOR TESTABILITY,"V AGRAWAL, J KRAUSKOPF, S DEVADAS, M ABADIR, T LYNCH, ...","IEEE DESIGN & TEST OF COMPUTERS 7 (6), 50-59",,0,1990
Minimization of functions with multiple-valued outputs: theory and applications,S Devadas,Proceedings of the Twentieth International Symposium on Multiple-Valued …,,0,1990
Critical Problems in Very Large Scale Computer Systems,"A Agarwal, WJ Dally, S Devadas, TF Knight Jr, FT Leighton, K Nabors, ...",MASSACHUSETTS INST OF TECH CAMBRIDGE,,0,1990
VLSI 89 G. Musgrave and U. Lauther (Editors) Elsevier Science Publishers BV (North-Holland) 175© IFIP. 1990 THE RELATIONSHIP BETWEEN LOGIC SYNTHESIS AND TEST,"S Devadas, HKT Ma, AR Newton, A Sangiovanni-Vincentelli",VLSI 89: Proceedings of the IFIP TC 10/WG 10.5 International Conference on …,,0,1990
"On The Verification of Sequential Machines At Differing Levels of Abstraction Srinivas Devadas, Hi-Kcung Tony Ma and A. Richard Newton Department of Electrical Engineering and …","S Devadas, HKT Ma","Formal verification of hardware design, 282",,0,1990
"Critical problems in very large scale computer systems(Semiannual Technical Report, 1 Oct. 1989- 31)(Mar. 1990)","A AGARWAL, W DALLY, S DEVADAS, T KNIGHT, JR S F, FT LEIGHTON, ...",,,0,1990
Boolean minimization and algebraic factorization procedures for fully testable sequential machines(Memorandum Report),"S DEVADAS, K KEUTZER",,,0,1989
"Critical problems in very large scale computer systems(Semiannual Technical Report, 1 Apr.- 30 Sep. 1989)","A AGARWAL, W DALLY, S DEVADAS, T KNIGHT, JR S F, F LEIGHTON, ...",,,0,1989
Redundancies and don't cares in sequential logic synthesis(Memorandum Report),"S DEVADAS, HIKEU MA",,,0,1989
Optimum and heuristic algorithms for finite state machine decomposition and partitioning(Memorandum Report),"P ASHAR, S DEVADAS, A NEWTON",,,0,1989
Optimal layout via Boolean satisfiability(Memorandum Report),S DEVADAS,,,0,1989
Performance-oriented synthesis of finite state machines,K Lam,"Massachusetts Institute of Technology, Department of Electrical Engineering …",,0,1989
"Critical problems in very-large-scale computer systems. Semiannual technical report, 1 April-30 September 1988","P Penfield, A Agarwal, WJ Dally, S Devadas, TF Knight","Massachusetts Inst. of Tech., Cambridge (USA). Microsystems Research Center",,0,1988
Techniques for optimization-based synthesis of digital systems,S Devadas,"University of California, Berkeley",,0,1988
SEQUENTIAL FINITE,"HKT Ma, S Devadas, A Sangiovanni-Vincentelli",,,0,1987
Algorithms for Pipeline Scheduling and Synthesis,"S Devadas, AR Newton","Electronics Research Laboratory, College of Engineering, University of …",,0,1986
NP-Complete Problems,"PE Demaine, S Devadas, NL Recitation",,,0,0
PerSec’04 Workshop Organization,"R Sandhu, M Ahamad, M Corner, S Devadas, MITM Ebling, TJ Watson",,,0,0
PerSec’05 Workshop Organization,"F Stajano, B Dragovic, R Sandhu, T Aura, M Corner, S Devadas, N Dulay, ...",,,0,0
Implicit State Transition Graphs: Applications to Sequential Logic Synthesis and Test,"PAA Ghosh, S Devadas",,,0,0
"Poplawsky, Jonathan D. 235 Purini, Suresh 294 Ramakrishnan, Kannan 22 Ranganath, Venkatesh-Prasad 276 Ravi, John 123","G Agrawal, V Akella, D Andresen, V Ashok, AA Awan, P Balaprakash, ...",,,0,0
Static Virtual Channel Allocation Static Virtual Channel Allocation in Oblivious Routing,"KS Shim, MH Cho, M Kinsy, T Wen, M Lis, GE Suh, S Devadas",,,0,0
Towards Secure High-Performance Computer Architectures,S Devadas,,,0,0
External Review Committee,"T Adegbija, S Aga, JH Ahn, I Akturk, DH Albonesi, E Altman, ...",,,0,0
Redundancies and don,"S Devadas, HKT Ma, AR Newton","1989 International Test Conference, 491-500",,0,0
Associate Chairs,"L Bauer, S Capkun, D Evans, M Hicks, M Antonakakis, M Backes, ...",,,0,0
Úlfar Erlingsson Google,"B Parno, M Backes, D Balzarotti, G Barthe, L Bauer, K Bhargavan, ...",,,0,0
2016 Index IEEE Transactions on Multi-Scale Computing Systems Vol. 2,"N Chandramoorthy, L Chen, P Chen, R Chen, Y Chen, DM Chiarulli, ...",,,0,0
Veriﬁcation of Relations between Synchronous Machines,"F Van Aelten, J Allen, S Devadas",,,0,0
Malleable Architectures for Adaptive Computing MIT9904-04 Proposal for 1999-2000 Funding,"LR Arvind, S Devadas",,,0,0
Malleable Architectures for Adaptive Computing MIT9904-04,"LR Arvind, S Devadas",,,0,0
2017 Index IEEE Transactions on Dependable and Secure Computing Vol. 14,"A Abdou, K Akkaya, E Al-Shaer, A Almutairi, T Alpcan, G Anastasi, ...",,,0,0
Notes for Recitation 2,"S Devadas, E Lehman","Rn 1, 1",,0,0
Random Variables,"S Devadas, E Lehman",,,0,0
Problem Set 7 Solutions,"S Devadas, E Lehman",,,0,0
A Framework for Automation Using Networked Information Appliances MIT9904-05 Proposal for 1999-2000 Funding,"S Devadas, L Rudolph",,,0,0
Generating Functions,"S Devadas, E Lehman",,,0,0
Graph Theory II,"S Devadas, E Lehman",,,0,0
Taurus: A Parallel Transaction Recovery Method Based on Fine-Granularity Dependency Tracking,"X Yu, S Zhu, J Kaashoek, A Pavlo, S Devadas",,,0,0
1.1 Interactive Learning Environment for Integrated Circuit Design,"J Allen, AP Chandrakasan, S Devadas, JL Wyatt Jr, BKP Horn, HS Lee, ...",,,0,0
VOLUME INDEX,"AM Abhyankar, N Arora, I Bagheriyeh, M Behboodi, PA Bergh, TBP Clark, ...",,,0,0
JOURNAL OF COMMUTATIVE ALGEBRA,"MR Pournaki, SAS Fakhari, N Terai, S Yassemi, RA Maleki, ME Rossi, ...",,,0,0
"MEMOCODE is already a well-established and healthy conference. In 2007, the fifth edition of the conference was held in a nice location on the beautiful French Riviera in Nice …","R de Simone, S Devadas, K Schneider, JC Hoe",,,0,0
Mathematics (18)-Archived Research and Teaching Output of the MIT Community,"C Mei, R Rosales, T Akylas, A Sutherland, G Strang, PS Koev",,,0,0
Electrical Engineering and Computer Science (6)-Research and Teaching Output of the MIT Community,"P Ho, S Dey, D Šćepanović, A Patel",,,0,0
"Day, P., see Furber, SB, T-VLSI Jun 96 247-253","AM Despain, CY Tsui, S Devadas, JC Diaz, P Plaza, ND Dutt, PK Jha, ...",,,0,0
A global sampling approach to designing and reengineering of RNA secondary structures (Supplementary Material),"A Levin, M Lis, Y Ponty, CW O’Donnell, S Devadas, B Berger, ...",,,0,0
32nd International Symposium on Computer Architecture ISCA 2005,"R Lee, P Kwan, P McGregor, J Dwoskin, Z Wang, W Shi, HH Lee, ...",,,0,0
Faculty Awards,"D Antoniadis, H Balakrishnan, D Bertsekas, S Bhatia, R Brooks, ...",,,0,0
Perceptual Interfaces,"B Chen, K Jamieson, H Balakrishnan, R Morris, NB Priyantha, ...",,,0,0
2014 Index IEEE Computer Architecture Letters Vol. 13,"J Abella, H Angepat, A Arelakis, M Arora, Y Asgarieh, L Bai, RD Barnes, ...",,,0,0
TRUSTWORTHY HARDWARE,"C Herder, MD Yu, F Koushanfar, S Devadas, M Potkonjak, V Goudar, ...",,,0,0
Session 1A: Caches,"G Kurian, S Devadas",,,0,0
"2 Special Issue on Emerging Nanoscale Architectures for Hardware Security, Trust, and Reliability: Part 1 by R. Karri and M. Potkonjak 4 On-Chip Nanoscale Capacitor Decoupling …","M Mayhew, R Muresan, J Kong, F Koushanfar, L Bossuet, XT Ngo, ...",,,0,0
DCC: A Dependable Cache Coherence Architecture for 1000-Core Processors,"OKMLY Sinangil, S Devadas",,,0,0
Induction III,"S Devadas, E Lehman",,,0,0
Introduction to Probability,"S Devadas, E Lehman",,,0,0
"Abraham, JA, see Sungbae Hwang, T-VLSI Oct 03 853-862 Adibsamii, K., see Hutton, M., T-VLSI Feb 03 60-63 Adya, SN, and IL Markov. Fixed-outline floorplanning: Enabling …","MA Azadpour, N Azizi, R Bashirullah, PA Beerel, L Benini, S Bhanja, ...",,,0,0
"Vol. 15, No. 3-Special Issue on asynchronous systems","P Ashar, S Devadas, R Keutzer",,,0,0
"Brunel University University of Catalunya British Telecom Research Lab. MCNC P. Ashar K. Fuchs P. Maxwell KK Saluja C&C Research Labs., NEC University of Illinois Hewlett …","M Abadir, S Devadas, JC Lo, S Rangarajan, J Abraham, E Eiehelherger, ...",,,0,0
2009 18th International Conference on Parallel Architectures and Compilation Techniques,"T Usui, R Behrends, J Evans, Y Smaragdakis, C Madriles, P López, ...",,,0,0
Alban Douillet Evelyn Duesterwald Sandhya Dwarkadas Erik Eidt Dan Ernst,"J Abella, S Abraham, S Adve, T Afzal, D Albonesi, B Alpern, E Altman, ...",,,0,0
1998 Technical Paper Reviewers,"B Courtois, E Crane, A Crouch, J Currin, M Dalpasso, R Dandapani, ...",,,0,0
Iterative Solving Environments and Optimization Techniques for Scientific Applications Parallel Implementation of a Least-Squares Spectral Element Solver for Incompressible …,"TF Gonzalez, GE Suh, L Rudolph, S Devadas, SL Lee, HJ Ho, WW Mai, ...",,,0,0
E ects of Memory Performance on Parallel Job Scheduling,"GE Suh, L Rudolph, S Devadas",,,0,0
Protein Structure Prediction Using Dynamic Programming and Structured Output Support Vector Machines,"B Gassend, CW O'Donnell, W Thies, C Batten, GE Suh, D Clarke, ...",,,0,0
Research Abstracts-2007,"J Waldispühl, CW O'Donnell, N Palmer, S Devadas, P Clote, B Berger",,,0,0
Exact and Approximate Methods of Switching,"CY Tsui, J e Monteiro, M Pedram, AM Despain, S Devadas, B Lin",,,0,0
1994 index IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems Vol. 13,"M Aagaard, ML PBS, A Achyuthan, M Al-Daas, W Allegretto, S Amellal, ...",,,0,0
Hybrid Integrity Checking of Untrusted Storage,"A Sudan, D Clarke, B Gassend, GE Suh, M van Dijk, S Devadas",,,0,0
Scheduler-Based Data Prefetching Using IBM's Memory extension Technology (MxT) for Evaluation,"GE Suh, PA Portante, S Devadas, L Rudolph",Using the Dynamo Run-time Optimizer to Optimize Application Binaries …,,0,0
A Methodology for E cient Estimation of Switching Activity in Sequential Logic Circuits,"J e Monteiro, S Devadas, B Lin",,,0,0
Hardware Mechanisms for Random Access Memory Integrity Verification,"D Clarke, B Gassend, GE Suh, M van Dijk, S Devadas",,,0,0
Arbiter-Based Silicon Physical Random Functions,"D Lim, JW Lee, B Gassend, GE Suh, M van Dijk, S Devadas",,,0,0
Analytical Cache Models for Multi-Tasking Systems,"GE Suh, S Devadas, L Rudolph",Using the Dynamo Run-time Optimizer to Optimize Application Binaries …,,0,0
RELATED APPLICATIONS,"S Devadas, B Gassend, D Clarke, M Van Dijk",,,0,0
Research Abstracts-2007,"S Devadas, M van Dijk, J Rhodes, LFG Sarmenta",,,0,0
"Department of EECS MIT, Cambridge","J Monteiro, J Kukula, S Devadas",,,0,0
"Agarwal, Anant· 213 Alves, Marco· 87 Ampadu, Paul· 54","K Asanovic, B Baas, M Bakhouya, A Banerjee, C Batten, S Beamer, ...",,,0,0
Logic Synthesis (EE510),"S Devadas, A Ghosh, K Keutzer",,,0,0
Keynote Sessions,F FISH,,,0,0
MIT Laboratory for Computer Science,"M Burnside, D Clarke, T Mills, S Devadas, R Rivest",,,0,0
Silicon Physical Random Functions,"JW Lee, F Ghodrat, B Gassend, D Clarke, D Lim, S Devadas",,,0,0
IPrecomputation-Based Sequential Logic Optimization for Low Power,"MAJ Monteiro, S Devadas, M Papaefthymiou, A Ghosh",,,0,0
Hybrid Integrity Checking of Untrusted Storage,"D Clarke, A Sudan, GE Suh, B Gassend, M van Dijk, S Devadas",,,0,0
Dynamic Optimization of Shared-Cache Performance: Cache-Aware Scheduling and Cache Partitioning,"GE Suh, S Devadas, L Rudolph",Using the Dynamo Run-time Optimizer to Optimize Application Binaries …,,0,0
