

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Mon Apr 12 18:24:53 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:         1630
LUT:           4750
FF:            7643
DSP:             16
BRAM:             0
SRL:            126
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.247
CP achieved post-implementation:    8.460
Timing met
