Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Mon Apr  1 19:13:04 2024
| Host         : VM7699-verilog-labs running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               38          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3838)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3838)
---------------------------
 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_halt_reg_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[12]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[13]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[15]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[16]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[17]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[18]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[19]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[20]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[21]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[22]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[23]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[24]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[25]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[26]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[27]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[28]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[29]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[30]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[31]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_pc_reg_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/commit_reg_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu/my_pc/pc_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mem_bridge/pdu_imem_addr_r_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[10]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[11]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[12]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[13]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[14]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[15]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[16]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[17]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[18]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[19]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[20]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[21]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[22]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[23]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[24]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[25]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[26]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[27]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[28]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[29]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[30]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[31]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_0_reg[9]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/bp_reg/bp_valid_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/info_sender/FSM_sequential_print_cs_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/info_sender/FSM_sequential_print_cs_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/info_sender/FSM_sequential_print_cs_reg[2]_rep/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/info_sender/FSM_sequential_print_cs_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[6]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_ctrl_cs_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[1]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: pdu/pdu_decode/decode_cs_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.165        0.000                      0                 8813        0.074        0.000                      0                 8813        3.000        0.000                       0                  1775  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  CLK_50MHZ    {0.000 10.000}     20.000          50.000          
  n_clk_fbout  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  CLK_50MHZ          0.165        0.000                      0                 8813        0.074        0.000                      0                 8813        8.750        0.000                       0                  1772  
  n_clk_fbout                                                                                                                                                    8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        CLK_50MHZ                   
(none)        n_clk_fbout                 
(none)                      CLK_50MHZ     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_50MHZ
  To Clock:  CLK_50MHZ

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ rise@20.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        19.191ns  (logic 5.558ns (28.962%)  route 13.633ns (71.038%))
  Logic Levels:           24  (CARRY4=6 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 25.982 - 20.000 ) 
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.906    13.096    mem_bridge/data_memory
    SLICE_X11Y147        LUT3 (Prop_lut3_I2_O)        0.124    13.220 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         1.451    14.671    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/A2
    SLICE_X12Y155        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    14.795 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.795    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/OD
    SLICE_X12Y155        MUXF7 (Prop_muxf7_I0_O)      0.241    15.036 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.036    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/O0
    SLICE_X12Y155        MUXF8 (Prop_muxf8_I0_O)      0.098    15.134 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           0.743    15.877    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_n_0
    SLICE_X11Y154        LUT3 (Prop_lut3_I0_O)        0.319    16.196 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           1.169    17.365    pdu/bp_reg/spo[18]
    SLICE_X9Y140         LUT2 (Prop_lut2_I0_O)        0.124    17.489 r  pdu/bp_reg/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          0.983    18.471    cpu/reg_file/reg_file_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y137         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124    18.595 r  cpu/reg_file/reg_file_reg_r1_0_31_12_17/RAMB_D1/O
                         net (fo=3, routed)           0.905    19.500    cpu/my_pc/rf_rd0[13]
    SLICE_X13Y137        LUT3 (Prop_lut3_I1_O)        0.150    19.650 r  cpu/my_pc/alu_res0_carry__2_i_1/O
                         net (fo=15, routed)          1.546    21.196    cpu/my_pc/alu_src0[13]
    SLICE_X9Y129         LUT6 (Prop_lut6_I1_O)        0.332    21.528 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_72/O
                         net (fo=3, routed)           0.825    22.353    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_72_n_1
    SLICE_X10Y127        LUT5 (Prop_lut5_I0_O)        0.124    22.477 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_50/O
                         net (fo=3, routed)           0.488    22.965    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_50_n_1
    SLICE_X10Y127        LUT5 (Prop_lut5_I4_O)        0.124    23.089 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_58/O
                         net (fo=2, routed)           0.830    23.919    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_58_n_1
    SLICE_X12Y128        LUT6 (Prop_lut6_I0_O)        0.124    24.043 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.165    24.208    cpu/decoder/reg_file_reg_r1_0_31_0_5_i_5_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I0_O)        0.124    24.332 r  cpu/decoder/reg_file_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.000    24.332    cpu/decoder/reg_file_reg_r1_0_31_0_5_i_26_n_1
    SLICE_X12Y128        MUXF7 (Prop_muxf7_I1_O)      0.214    24.546 r  cpu/decoder/reg_file_reg_r1_0_31_0_5_i_5/O
                         net (fo=3, routed)           1.091    25.638    cpu/reg_file/reg_file_reg_r3_0_31_0_5/DIB0
    SLICE_X6Y135         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.582    25.982    cpu/reg_file/reg_file_reg_r3_0_31_0_5/WCLK
    SLICE_X6Y135         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMB/CLK
                         clock pessimism              0.240    26.222    
                         clock uncertainty           -0.061    26.161    
    SLICE_X6Y135         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.358    25.803    cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         25.803    
                         arrival time                         -25.638    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ rise@20.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        19.060ns  (logic 5.790ns (30.378%)  route 13.270ns (69.621%))
  Logic Levels:           24  (CARRY4=6 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=4 LUT6=3 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 25.980 - 20.000 ) 
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.906    13.096    mem_bridge/data_memory
    SLICE_X11Y147        LUT3 (Prop_lut3_I2_O)        0.124    13.220 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         1.451    14.671    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/A2
    SLICE_X12Y155        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    14.795 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.795    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/OD
    SLICE_X12Y155        MUXF7 (Prop_muxf7_I0_O)      0.241    15.036 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.036    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/O0
    SLICE_X12Y155        MUXF8 (Prop_muxf8_I0_O)      0.098    15.134 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           0.743    15.877    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_n_0
    SLICE_X11Y154        LUT3 (Prop_lut3_I0_O)        0.319    16.196 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           1.169    17.365    pdu/bp_reg/spo[18]
    SLICE_X9Y140         LUT2 (Prop_lut2_I0_O)        0.124    17.489 r  pdu/bp_reg/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          0.819    18.308    cpu/reg_file/reg_file_reg_r1_0_31_30_31__0/DPRA3
    SLICE_X10Y140        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153    18.461 r  cpu/reg_file/reg_file_reg_r1_0_31_30_31__0/DP/O
                         net (fo=7, routed)           0.779    19.239    cpu/my_pc/rf_rd0[29]
    SLICE_X10Y138        LUT3 (Prop_lut3_I1_O)        0.357    19.596 r  cpu/my_pc/i__carry__2_i_10/O
                         net (fo=44, routed)          1.677    21.273    cpu/my_pc/alu_src0__0[0]
    SLICE_X7Y128         LUT6 (Prop_lut6_I0_O)        0.328    21.601 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_91/O
                         net (fo=2, routed)           0.688    22.290    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_91_n_1
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.124    22.414 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_70/O
                         net (fo=2, routed)           0.681    23.095    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_70_n_1
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.124    23.219 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_48/O
                         net (fo=2, routed)           0.464    23.683    cpu/decoder/reg_file_reg_r1_0_31_0_5_i_19_0
    SLICE_X10Y128        LUT5 (Prop_lut5_I0_O)        0.124    23.807 r  cpu/decoder/reg_file_reg_r1_0_31_0_5_i_32/O
                         net (fo=1, routed)           0.634    24.441    cpu/decoder/reg_file_reg_r1_0_31_0_5_i_32_n_1
    SLICE_X8Y135         LUT6 (Prop_lut6_I0_O)        0.124    24.565 r  cpu/decoder/reg_file_reg_r1_0_31_0_5_i_19/O
                         net (fo=1, routed)           0.000    24.565    cpu/decoder/reg_file_reg_r1_0_31_0_5_i_19_n_1
    SLICE_X8Y135         MUXF7 (Prop_muxf7_I1_O)      0.214    24.779 r  cpu/decoder/reg_file_reg_r1_0_31_0_5_i_2/O
                         net (fo=3, routed)           0.727    25.506    cpu/reg_file/reg_file_reg_r2_0_31_0_5/DIA1
    SLICE_X6Y133         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.580    25.980    cpu/reg_file/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y133         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.240    26.220    
                         clock uncertainty           -0.061    26.159    
    SLICE_X6Y133         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431    25.728    cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         25.728    
                         arrival time                         -25.506    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ rise@20.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        19.007ns  (logic 5.770ns (30.358%)  route 13.237ns (69.642%))
  Logic Levels:           24  (CARRY4=6 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 25.904 - 20.000 ) 
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.906    13.096    mem_bridge/data_memory
    SLICE_X11Y147        LUT3 (Prop_lut3_I2_O)        0.124    13.220 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         1.451    14.671    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/A2
    SLICE_X12Y155        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    14.795 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.795    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/OD
    SLICE_X12Y155        MUXF7 (Prop_muxf7_I0_O)      0.241    15.036 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.036    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/O0
    SLICE_X12Y155        MUXF8 (Prop_muxf8_I0_O)      0.098    15.134 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           0.743    15.877    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_n_0
    SLICE_X11Y154        LUT3 (Prop_lut3_I0_O)        0.319    16.196 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           1.169    17.365    pdu/bp_reg/spo[18]
    SLICE_X9Y140         LUT2 (Prop_lut2_I0_O)        0.124    17.489 r  pdu/bp_reg/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          0.966    18.455    cpu/reg_file/reg_file_reg_r1_0_31_18_23/ADDRB3
    SLICE_X6Y137         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    18.605 r  cpu/reg_file/reg_file_reg_r1_0_31_18_23/RAMB/O
                         net (fo=4, routed)           1.126    19.731    cpu/my_pc/rf_rd0[18]
    SLICE_X14Y136        LUT3 (Prop_lut3_I1_O)        0.340    20.071 r  cpu/my_pc/alu_res0_carry__4_i_4/O
                         net (fo=15, routed)          1.472    21.543    cpu/my_pc/alu_src0[18]
    SLICE_X5Y129         LUT5 (Prop_lut5_I0_O)        0.328    21.871 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_80/O
                         net (fo=1, routed)           0.565    22.436    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_80_n_1
    SLICE_X7Y129         LUT6 (Prop_lut6_I5_O)        0.124    22.560 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_62/O
                         net (fo=2, routed)           0.484    23.044    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_62_n_1
    SLICE_X6Y129         LUT5 (Prop_lut5_I0_O)        0.124    23.168 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_43/O
                         net (fo=2, routed)           0.671    23.839    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_43_n_1
    SLICE_X9Y129         LUT6 (Prop_lut6_I3_O)        0.124    23.963 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_25/O
                         net (fo=1, routed)           0.511    24.474    cpu/decoder/reg_file_reg_r1_0_31_6_11_i_3_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I0_O)        0.124    24.598 r  cpu/decoder/reg_file_reg_r1_0_31_6_11_i_12/O
                         net (fo=1, routed)           0.000    24.598    cpu/decoder/reg_file_reg_r1_0_31_6_11_i_12_n_1
    SLICE_X10Y135        MUXF7 (Prop_muxf7_I1_O)      0.214    24.812 r  cpu/decoder/reg_file_reg_r1_0_31_6_11_i_3/O
                         net (fo=3, routed)           0.642    25.453    cpu/reg_file/reg_file_reg_r2_0_31_6_11/DIB1
    SLICE_X10Y133        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.504    25.904    cpu/reg_file/reg_file_reg_r2_0_31_6_11/WCLK
    SLICE_X10Y133        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMB_D1/CLK
                         clock pessimism              0.240    26.144    
                         clock uncertainty           -0.061    26.083    
    SLICE_X10Y133        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.401    25.682    cpu/reg_file/reg_file_reg_r2_0_31_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         25.682    
                         arrival time                         -25.453    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ rise@20.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 5.793ns (30.420%)  route 13.250ns (69.580%))
  Logic Levels:           24  (CARRY4=6 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 25.905 - 20.000 ) 
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.906    13.096    mem_bridge/data_memory
    SLICE_X11Y147        LUT3 (Prop_lut3_I2_O)        0.124    13.220 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         1.451    14.671    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/A2
    SLICE_X12Y155        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    14.795 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.795    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/OD
    SLICE_X12Y155        MUXF7 (Prop_muxf7_I0_O)      0.241    15.036 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.036    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/O0
    SLICE_X12Y155        MUXF8 (Prop_muxf8_I0_O)      0.098    15.134 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           0.743    15.877    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_n_0
    SLICE_X11Y154        LUT3 (Prop_lut3_I0_O)        0.319    16.196 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           1.169    17.365    pdu/bp_reg/spo[18]
    SLICE_X9Y140         LUT2 (Prop_lut2_I0_O)        0.124    17.489 r  pdu/bp_reg/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          0.819    18.308    cpu/reg_file/reg_file_reg_r1_0_31_30_31__0/DPRA3
    SLICE_X10Y140        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153    18.461 r  cpu/reg_file/reg_file_reg_r1_0_31_30_31__0/DP/O
                         net (fo=7, routed)           0.779    19.239    cpu/my_pc/rf_rd0[29]
    SLICE_X10Y138        LUT3 (Prop_lut3_I1_O)        0.357    19.596 r  cpu/my_pc/i__carry__2_i_10/O
                         net (fo=44, routed)          1.447    21.043    cpu/my_pc/alu_src0__0[0]
    SLICE_X6Y131         LUT6 (Prop_lut6_I0_O)        0.328    21.371 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_99/O
                         net (fo=2, routed)           0.631    22.003    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_99_n_1
    SLICE_X7Y131         LUT5 (Prop_lut5_I4_O)        0.124    22.127 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_61/O
                         net (fo=2, routed)           0.592    22.718    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_61_n_1
    SLICE_X7Y128         LUT5 (Prop_lut5_I0_O)        0.124    22.842 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_42/O
                         net (fo=2, routed)           0.923    23.765    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_42_n_1
    SLICE_X13Y128        LUT6 (Prop_lut6_I0_O)        0.124    23.889 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_27/O
                         net (fo=1, routed)           0.581    24.470    cpu/decoder/reg_file_reg_r1_0_31_6_11_i_4_0
    SLICE_X13Y133        LUT6 (Prop_lut6_I0_O)        0.124    24.594 r  cpu/decoder/reg_file_reg_r1_0_31_6_11_i_14/O
                         net (fo=1, routed)           0.000    24.594    cpu/decoder/reg_file_reg_r1_0_31_6_11_i_14_n_1
    SLICE_X13Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    24.811 r  cpu/decoder/reg_file_reg_r1_0_31_6_11_i_4/O
                         net (fo=3, routed)           0.679    25.490    cpu/reg_file/reg_file_reg_r1_0_31_6_11/DIB0
    SLICE_X10Y134        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.505    25.905    cpu/reg_file/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X10Y134        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.240    26.145    
                         clock uncertainty           -0.061    26.084    
    SLICE_X10Y134        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.360    25.724    cpu/reg_file/reg_file_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         25.724    
                         arrival time                         -25.490    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ rise@20.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 5.793ns (30.420%)  route 13.250ns (69.580%))
  Logic Levels:           24  (CARRY4=6 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.906ns = ( 25.906 - 20.000 ) 
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.906    13.096    mem_bridge/data_memory
    SLICE_X11Y147        LUT3 (Prop_lut3_I2_O)        0.124    13.220 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         1.451    14.671    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/A2
    SLICE_X12Y155        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    14.795 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.795    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/OD
    SLICE_X12Y155        MUXF7 (Prop_muxf7_I0_O)      0.241    15.036 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.036    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/O0
    SLICE_X12Y155        MUXF8 (Prop_muxf8_I0_O)      0.098    15.134 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           0.743    15.877    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_n_0
    SLICE_X11Y154        LUT3 (Prop_lut3_I0_O)        0.319    16.196 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           1.169    17.365    pdu/bp_reg/spo[18]
    SLICE_X9Y140         LUT2 (Prop_lut2_I0_O)        0.124    17.489 r  pdu/bp_reg/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          0.819    18.308    cpu/reg_file/reg_file_reg_r1_0_31_30_31__0/DPRA3
    SLICE_X10Y140        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153    18.461 r  cpu/reg_file/reg_file_reg_r1_0_31_30_31__0/DP/O
                         net (fo=7, routed)           0.779    19.239    cpu/my_pc/rf_rd0[29]
    SLICE_X10Y138        LUT3 (Prop_lut3_I1_O)        0.357    19.596 r  cpu/my_pc/i__carry__2_i_10/O
                         net (fo=44, routed)          1.447    21.043    cpu/my_pc/alu_src0__0[0]
    SLICE_X6Y131         LUT6 (Prop_lut6_I0_O)        0.328    21.371 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_99/O
                         net (fo=2, routed)           0.631    22.003    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_99_n_1
    SLICE_X7Y131         LUT5 (Prop_lut5_I4_O)        0.124    22.127 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_61/O
                         net (fo=2, routed)           0.592    22.718    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_61_n_1
    SLICE_X7Y128         LUT5 (Prop_lut5_I0_O)        0.124    22.842 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_42/O
                         net (fo=2, routed)           0.923    23.765    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_42_n_1
    SLICE_X13Y128        LUT6 (Prop_lut6_I0_O)        0.124    23.889 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_27/O
                         net (fo=1, routed)           0.581    24.470    cpu/decoder/reg_file_reg_r1_0_31_6_11_i_4_0
    SLICE_X13Y133        LUT6 (Prop_lut6_I0_O)        0.124    24.594 r  cpu/decoder/reg_file_reg_r1_0_31_6_11_i_14/O
                         net (fo=1, routed)           0.000    24.594    cpu/decoder/reg_file_reg_r1_0_31_6_11_i_14_n_1
    SLICE_X13Y133        MUXF7 (Prop_muxf7_I1_O)      0.217    24.811 r  cpu/decoder/reg_file_reg_r1_0_31_6_11_i_4/O
                         net (fo=3, routed)           0.679    25.490    cpu/reg_file/reg_file_reg_r3_0_31_6_11/DIB0
    SLICE_X10Y136        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.506    25.906    cpu/reg_file/reg_file_reg_r3_0_31_6_11/WCLK
    SLICE_X10Y136        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_6_11/RAMB/CLK
                         clock pessimism              0.240    26.146    
                         clock uncertainty           -0.061    26.085    
    SLICE_X10Y136        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.360    25.725    cpu/reg_file/reg_file_reg_r3_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         25.725    
                         arrival time                         -25.490    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ rise@20.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        19.071ns  (logic 5.558ns (29.144%)  route 13.513ns (70.856%))
  Logic Levels:           24  (CARRY4=6 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.982ns = ( 25.982 - 20.000 ) 
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.906    13.096    mem_bridge/data_memory
    SLICE_X11Y147        LUT3 (Prop_lut3_I2_O)        0.124    13.220 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         1.451    14.671    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/A2
    SLICE_X12Y155        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    14.795 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.795    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/OD
    SLICE_X12Y155        MUXF7 (Prop_muxf7_I0_O)      0.241    15.036 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.036    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/O0
    SLICE_X12Y155        MUXF8 (Prop_muxf8_I0_O)      0.098    15.134 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           0.743    15.877    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_n_0
    SLICE_X11Y154        LUT3 (Prop_lut3_I0_O)        0.319    16.196 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           1.169    17.365    pdu/bp_reg/spo[18]
    SLICE_X9Y140         LUT2 (Prop_lut2_I0_O)        0.124    17.489 r  pdu/bp_reg/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          0.983    18.471    cpu/reg_file/reg_file_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y137         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124    18.595 r  cpu/reg_file/reg_file_reg_r1_0_31_12_17/RAMB_D1/O
                         net (fo=3, routed)           0.905    19.500    cpu/my_pc/rf_rd0[13]
    SLICE_X13Y137        LUT3 (Prop_lut3_I1_O)        0.150    19.650 r  cpu/my_pc/alu_res0_carry__2_i_1/O
                         net (fo=15, routed)          1.546    21.196    cpu/my_pc/alu_src0[13]
    SLICE_X9Y129         LUT6 (Prop_lut6_I1_O)        0.332    21.528 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_72/O
                         net (fo=3, routed)           0.825    22.353    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_72_n_1
    SLICE_X10Y127        LUT5 (Prop_lut5_I0_O)        0.124    22.477 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_50/O
                         net (fo=3, routed)           0.488    22.965    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_50_n_1
    SLICE_X10Y127        LUT5 (Prop_lut5_I4_O)        0.124    23.089 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_58/O
                         net (fo=2, routed)           0.660    23.749    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_58_n_1
    SLICE_X9Y128         LUT6 (Prop_lut6_I1_O)        0.124    23.873 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_39/O
                         net (fo=1, routed)           0.354    24.227    cpu/decoder/reg_file_reg_r1_0_31_0_5_i_4_0
    SLICE_X8Y128         LUT6 (Prop_lut6_I0_O)        0.124    24.351 r  cpu/decoder/reg_file_reg_r1_0_31_0_5_i_24/O
                         net (fo=1, routed)           0.000    24.351    cpu/decoder/reg_file_reg_r1_0_31_0_5_i_24_n_1
    SLICE_X8Y128         MUXF7 (Prop_muxf7_I1_O)      0.214    24.565 r  cpu/decoder/reg_file_reg_r1_0_31_0_5_i_4/O
                         net (fo=3, routed)           0.953    25.518    cpu/reg_file/reg_file_reg_r3_0_31_0_5/DIB1
    SLICE_X6Y135         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.582    25.982    cpu/reg_file/reg_file_reg_r3_0_31_0_5/WCLK
    SLICE_X6Y135         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.240    26.222    
                         clock uncertainty           -0.061    26.161    
    SLICE_X6Y135         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.401    25.760    cpu/reg_file/reg_file_reg_r3_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         25.760    
                         arrival time                         -25.518    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.253ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r1_0_31_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ rise@20.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        18.962ns  (logic 5.770ns (30.429%)  route 13.192ns (69.571%))
  Logic Levels:           24  (CARRY4=6 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.905ns = ( 25.905 - 20.000 ) 
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.906    13.096    mem_bridge/data_memory
    SLICE_X11Y147        LUT3 (Prop_lut3_I2_O)        0.124    13.220 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         1.451    14.671    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/A2
    SLICE_X12Y155        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    14.795 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.795    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/OD
    SLICE_X12Y155        MUXF7 (Prop_muxf7_I0_O)      0.241    15.036 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.036    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/O0
    SLICE_X12Y155        MUXF8 (Prop_muxf8_I0_O)      0.098    15.134 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           0.743    15.877    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_n_0
    SLICE_X11Y154        LUT3 (Prop_lut3_I0_O)        0.319    16.196 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           1.169    17.365    pdu/bp_reg/spo[18]
    SLICE_X9Y140         LUT2 (Prop_lut2_I0_O)        0.124    17.489 r  pdu/bp_reg/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          0.966    18.455    cpu/reg_file/reg_file_reg_r1_0_31_18_23/ADDRB3
    SLICE_X6Y137         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150    18.605 r  cpu/reg_file/reg_file_reg_r1_0_31_18_23/RAMB/O
                         net (fo=4, routed)           1.126    19.731    cpu/my_pc/rf_rd0[18]
    SLICE_X14Y136        LUT3 (Prop_lut3_I1_O)        0.340    20.071 r  cpu/my_pc/alu_res0_carry__4_i_4/O
                         net (fo=15, routed)          1.472    21.543    cpu/my_pc/alu_src0[18]
    SLICE_X5Y129         LUT5 (Prop_lut5_I0_O)        0.328    21.871 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_80/O
                         net (fo=1, routed)           0.565    22.436    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_80_n_1
    SLICE_X7Y129         LUT6 (Prop_lut6_I5_O)        0.124    22.560 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_62/O
                         net (fo=2, routed)           0.407    22.968    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_62_n_1
    SLICE_X5Y129         LUT5 (Prop_lut5_I4_O)        0.124    23.092 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_49/O
                         net (fo=2, routed)           1.039    24.131    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_49_n_1
    SLICE_X8Y136         LUT6 (Prop_lut6_I3_O)        0.124    24.255 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_30/O
                         net (fo=1, routed)           0.165    24.419    cpu/decoder/reg_file_reg_r1_0_31_6_11_i_5_2
    SLICE_X8Y136         LUT6 (Prop_lut6_I0_O)        0.124    24.543 r  cpu/decoder/reg_file_reg_r1_0_31_6_11_i_16/O
                         net (fo=1, routed)           0.000    24.543    cpu/decoder/reg_file_reg_r1_0_31_6_11_i_16_n_1
    SLICE_X8Y136         MUXF7 (Prop_muxf7_I1_O)      0.214    24.757 r  cpu/decoder/reg_file_reg_r1_0_31_6_11_i_5/O
                         net (fo=3, routed)           0.651    25.409    cpu/reg_file/reg_file_reg_r1_0_31_6_11/DIC1
    SLICE_X10Y134        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.505    25.905    cpu/reg_file/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X10Y134        RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_6_11/RAMC_D1/CLK
                         clock pessimism              0.240    26.145    
                         clock uncertainty           -0.061    26.084    
    SLICE_X10Y134        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.422    25.662    cpu/reg_file/reg_file_reg_r1_0_31_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         25.662    
                         arrival time                         -25.409    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r1_0_31_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ rise@20.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        19.188ns  (logic 5.963ns (31.077%)  route 13.225ns (68.923%))
  Logic Levels:           24  (CARRY4=6 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.904ns = ( 25.904 - 20.000 ) 
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.906    13.096    mem_bridge/data_memory
    SLICE_X11Y147        LUT3 (Prop_lut3_I2_O)        0.124    13.220 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         1.451    14.671    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/A2
    SLICE_X12Y155        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    14.795 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.795    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/OD
    SLICE_X12Y155        MUXF7 (Prop_muxf7_I0_O)      0.241    15.036 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.036    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/O0
    SLICE_X12Y155        MUXF8 (Prop_muxf8_I0_O)      0.098    15.134 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           0.743    15.877    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_n_0
    SLICE_X11Y154        LUT3 (Prop_lut3_I0_O)        0.319    16.196 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           1.169    17.365    pdu/bp_reg/spo[18]
    SLICE_X9Y140         LUT2 (Prop_lut2_I0_O)        0.124    17.489 r  pdu/bp_reg/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          0.819    18.308    cpu/reg_file/reg_file_reg_r1_0_31_30_31__0/DPRA3
    SLICE_X10Y140        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153    18.461 r  cpu/reg_file/reg_file_reg_r1_0_31_30_31__0/DP/O
                         net (fo=7, routed)           0.779    19.239    cpu/my_pc/rf_rd0[29]
    SLICE_X10Y138        LUT3 (Prop_lut3_I1_O)        0.357    19.596 r  cpu/my_pc/i__carry__2_i_10/O
                         net (fo=44, routed)          1.339    20.935    cpu/my_pc/alu_src0__0[0]
    SLICE_X3Y132         LUT5 (Prop_lut5_I2_O)        0.328    21.263 r  cpu/my_pc/reg_file_reg_r1_0_31_12_17_i_91/O
                         net (fo=2, routed)           0.415    21.678    cpu/my_pc/reg_file_reg_r1_0_31_12_17_i_91_n_1
    SLICE_X3Y131         LUT5 (Prop_lut5_I0_O)        0.124    21.802 r  cpu/my_pc/reg_file_reg_r1_0_31_12_17_i_74/O
                         net (fo=2, routed)           0.558    22.360    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_82_0
    SLICE_X3Y131         LUT5 (Prop_lut5_I0_O)        0.124    22.484 r  cpu/my_pc/reg_file_reg_r1_0_31_12_17_i_53/O
                         net (fo=2, routed)           0.852    23.336    cpu/decoder/reg_file_reg_r1_0_31_12_17_i_22_0
    SLICE_X4Y137         LUT6 (Prop_lut6_I1_O)        0.124    23.460 r  cpu/decoder/reg_file_reg_r1_0_31_12_17_i_42/O
                         net (fo=1, routed)           0.000    23.460    cpu/decoder/reg_file_reg_r1_0_31_12_17_i_42_n_1
    SLICE_X4Y137         MUXF7 (Prop_muxf7_I0_O)      0.212    23.672 r  cpu/decoder/reg_file_reg_r1_0_31_12_17_i_22/O
                         net (fo=1, routed)           0.986    24.658    cpu/decoder/reg_file_reg_r1_0_31_12_17_i_22_n_1
    SLICE_X13Y138        LUT5 (Prop_lut5_I0_O)        0.299    24.957 r  cpu/decoder/reg_file_reg_r1_0_31_12_17_i_6/O
                         net (fo=3, routed)           0.678    25.634    cpu/reg_file/reg_file_reg_r1_0_31_12_17/DIC0
    SLICE_X8Y137         RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.504    25.904    cpu/reg_file/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X8Y137         RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_12_17/RAMC/CLK
                         clock pessimism              0.240    26.144    
                         clock uncertainty           -0.061    26.083    
    SLICE_X8Y137         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    25.908    cpu/reg_file/reg_file_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         25.908    
                         arrival time                         -25.634    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ rise@20.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        19.181ns  (logic 5.991ns (31.233%)  route 13.190ns (68.767%))
  Logic Levels:           24  (CARRY4=6 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=2 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.909ns = ( 25.909 - 20.000 ) 
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.906    13.096    mem_bridge/data_memory
    SLICE_X11Y147        LUT3 (Prop_lut3_I2_O)        0.124    13.220 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         1.451    14.671    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/A2
    SLICE_X12Y155        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    14.795 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.795    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/OD
    SLICE_X12Y155        MUXF7 (Prop_muxf7_I0_O)      0.241    15.036 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.036    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/O0
    SLICE_X12Y155        MUXF8 (Prop_muxf8_I0_O)      0.098    15.134 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           0.743    15.877    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_n_0
    SLICE_X11Y154        LUT3 (Prop_lut3_I0_O)        0.319    16.196 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           1.169    17.365    pdu/bp_reg/spo[18]
    SLICE_X9Y140         LUT2 (Prop_lut2_I0_O)        0.124    17.489 r  pdu/bp_reg/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          0.819    18.308    cpu/reg_file/reg_file_reg_r1_0_31_30_31__0/DPRA3
    SLICE_X10Y140        RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153    18.461 r  cpu/reg_file/reg_file_reg_r1_0_31_30_31__0/DP/O
                         net (fo=7, routed)           0.779    19.239    cpu/my_pc/rf_rd0[29]
    SLICE_X10Y138        LUT3 (Prop_lut3_I1_O)        0.357    19.596 r  cpu/my_pc/i__carry__2_i_10/O
                         net (fo=44, routed)          1.457    21.053    cpu/my_pc/alu_src0__0[0]
    SLICE_X7Y132         LUT5 (Prop_lut5_I2_O)        0.328    21.381 r  cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_79/O
                         net (fo=2, routed)           0.486    21.867    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_79_n_1
    SLICE_X6Y131         LUT5 (Prop_lut5_I4_O)        0.124    21.991 r  cpu/my_pc/reg_file_reg_r1_0_31_12_17_i_66/O
                         net (fo=2, routed)           0.552    22.543    cpu/my_pc/reg_file_reg_r1_0_31_6_11_i_79_0
    SLICE_X5Y131         LUT5 (Prop_lut5_I0_O)        0.124    22.667 r  cpu/my_pc/reg_file_reg_r1_0_31_12_17_i_47/O
                         net (fo=2, routed)           0.836    23.503    cpu/my_pc/reg_file_reg_r1_0_31_12_17_i_47_n_1
    SLICE_X2Y130         LUT6 (Prop_lut6_I0_O)        0.124    23.627 r  cpu/my_pc/reg_file_reg_r1_0_31_12_17_i_28/O
                         net (fo=1, routed)           0.000    23.627    cpu/decoder/reg_file_reg_r1_0_31_12_17_i_2_0
    SLICE_X2Y130         MUXF7 (Prop_muxf7_I0_O)      0.241    23.868 r  cpu/decoder/reg_file_reg_r1_0_31_12_17_i_10/O
                         net (fo=1, routed)           0.496    24.365    cpu/decoder/reg_file_reg_r1_0_31_12_17_i_10_n_1
    SLICE_X3Y130         LUT5 (Prop_lut5_I0_O)        0.298    24.663 r  cpu/decoder/reg_file_reg_r1_0_31_12_17_i_2/O
                         net (fo=3, routed)           0.965    25.628    cpu/reg_file/reg_file_reg_r3_0_31_12_17/DIA0
    SLICE_X10Y139        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.509    25.909    cpu/reg_file/reg_file_reg_r3_0_31_12_17/WCLK
    SLICE_X10Y139        RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_12_17/RAMA/CLK
                         clock pessimism              0.240    26.149    
                         clock uncertainty           -0.061    26.088    
    SLICE_X10Y139        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    25.927    cpu/reg_file/reg_file_reg_r3_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         25.927    
                         arrival time                         -25.628    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_50MHZ rise@20.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        19.050ns  (logic 5.558ns (29.176%)  route 13.492ns (70.824%))
  Logic Levels:           24  (CARRY4=6 LUT1=1 LUT2=1 LUT3=3 LUT4=1 LUT5=3 LUT6=4 MUXF7=2 MUXF8=1 RAMD32=1 RAMS64E=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.980ns = ( 25.980 - 20.000 ) 
    Source Clock Delay      (SCD):    6.447ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.906    13.096    mem_bridge/data_memory
    SLICE_X11Y147        LUT3 (Prop_lut3_I2_O)        0.124    13.220 r  mem_bridge/instruction_memory_i_7/O
                         net (fo=256, routed)         1.451    14.671    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/A2
    SLICE_X12Y155        RAMS64E (Prop_rams64e_ADR2_O)
                                                      0.124    14.795 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/RAMS64E_D/O
                         net (fo=1, routed)           0.000    14.795    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/OD
    SLICE_X12Y155        MUXF7 (Prop_muxf7_I0_O)      0.241    15.036 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F7.B/O
                         net (fo=1, routed)           0.000    15.036    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/O0
    SLICE_X12Y155        MUXF8 (Prop_muxf8_I0_O)      0.098    15.134 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18/F8/O
                         net (fo=1, routed)           0.743    15.877    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_18_18_n_0
    SLICE_X11Y154        LUT3 (Prop_lut3_I0_O)        0.319    16.196 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[18]_INST_0/O
                         net (fo=4, routed)           1.169    17.365    pdu/bp_reg/spo[18]
    SLICE_X9Y140         LUT2 (Prop_lut2_I0_O)        0.124    17.489 r  pdu/bp_reg/reg_file_reg_r1_0_31_0_5_i_9/O
                         net (fo=33, routed)          0.983    18.471    cpu/reg_file/reg_file_reg_r1_0_31_12_17/ADDRB3
    SLICE_X8Y137         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124    18.595 r  cpu/reg_file/reg_file_reg_r1_0_31_12_17/RAMB_D1/O
                         net (fo=3, routed)           0.905    19.500    cpu/my_pc/rf_rd0[13]
    SLICE_X13Y137        LUT3 (Prop_lut3_I1_O)        0.150    19.650 r  cpu/my_pc/alu_res0_carry__2_i_1/O
                         net (fo=15, routed)          1.546    21.196    cpu/my_pc/alu_src0[13]
    SLICE_X9Y129         LUT6 (Prop_lut6_I1_O)        0.332    21.528 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_72/O
                         net (fo=3, routed)           0.825    22.353    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_72_n_1
    SLICE_X10Y127        LUT5 (Prop_lut5_I0_O)        0.124    22.477 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_50/O
                         net (fo=3, routed)           0.488    22.965    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_50_n_1
    SLICE_X10Y127        LUT5 (Prop_lut5_I4_O)        0.124    23.089 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_58/O
                         net (fo=2, routed)           0.830    23.919    cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_58_n_1
    SLICE_X12Y128        LUT6 (Prop_lut6_I0_O)        0.124    24.043 r  cpu/my_pc/reg_file_reg_r1_0_31_0_5_i_41/O
                         net (fo=1, routed)           0.165    24.208    cpu/decoder/reg_file_reg_r1_0_31_0_5_i_5_0
    SLICE_X12Y128        LUT6 (Prop_lut6_I0_O)        0.124    24.332 r  cpu/decoder/reg_file_reg_r1_0_31_0_5_i_26/O
                         net (fo=1, routed)           0.000    24.332    cpu/decoder/reg_file_reg_r1_0_31_0_5_i_26_n_1
    SLICE_X12Y128        MUXF7 (Prop_muxf7_I1_O)      0.214    24.546 r  cpu/decoder/reg_file_reg_r1_0_31_0_5_i_5/O
                         net (fo=3, routed)           0.950    25.496    cpu/reg_file/reg_file_reg_r2_0_31_0_5/DIB0
    SLICE_X6Y133         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk[0] (IN)
                         net (fo=0)                   0.000    20.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181    22.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634    24.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    24.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.580    25.980    cpu/reg_file/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y133         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB/CLK
                         clock pessimism              0.240    26.220    
                         clock uncertainty           -0.061    26.159    
    SLICE_X6Y133         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.358    25.801    cpu/reg_file/reg_file_reg_r2_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         25.801    
                         arrival time                         -25.496    
  -------------------------------------------------------------------
                         slack                                  0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 cpu/commit_pc_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/info_sender/local_print_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ rise@0.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.226ns (43.481%)  route 0.294ns (56.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.569     1.848    cpu/CLK_50MHZ_BUFG
    SLICE_X13Y145        FDRE                                         r  cpu/commit_pc_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y145        FDRE (Prop_fdre_C_Q)         0.128     1.976 r  cpu/commit_pc_reg_reg[8]/Q
                         net (fo=3, routed)           0.294     2.270    pdu/bp_reg/local_print_data_reg[31][6]
    SLICE_X17Y150        LUT5 (Prop_lut5_I0_O)        0.098     2.368 r  pdu/bp_reg/local_print_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.368    pdu/info_sender/local_print_data_reg[62]_0[8]
    SLICE_X17Y150        FDRE                                         r  pdu/info_sender/local_print_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.927     2.487    pdu/info_sender/CLK_50MHZ_BUFG
    SLICE_X17Y150        FDRE                                         r  pdu/info_sender/local_print_data_reg[8]/C
                         clock pessimism             -0.285     2.202    
    SLICE_X17Y150        FDRE (Hold_fdre_C_D)         0.092     2.294    pdu/info_sender/local_print_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 pdu/local_decode_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/bp_reg/bp_2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ rise@0.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.347%)  route 0.313ns (65.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.566     1.845    pdu/CLK_50MHZ_BUFG
    SLICE_X30Y147        FDRE                                         r  pdu/local_decode_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDRE (Prop_fdre_C_Q)         0.164     2.009 r  pdu/local_decode_data_reg[13]/Q
                         net (fo=5, routed)           0.313     2.323    pdu/bp_reg/bp_2_reg[31]_0[13]
    SLICE_X20Y152        FDRE                                         r  pdu/bp_reg/bp_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.927     2.487    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X20Y152        FDRE                                         r  pdu/bp_reg/bp_2_reg[13]/C
                         clock pessimism             -0.285     2.202    
    SLICE_X20Y152        FDRE (Hold_fdre_C_D)         0.046     2.248    pdu/bp_reg/bp_2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.323    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 pdu/local_decode_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/bp_reg/bp_2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ rise@0.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.148%)  route 0.346ns (67.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.566     1.845    pdu/CLK_50MHZ_BUFG
    SLICE_X30Y147        FDRE                                         r  pdu/local_decode_data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDRE (Prop_fdre_C_Q)         0.164     2.009 r  pdu/local_decode_data_reg[29]/Q
                         net (fo=5, routed)           0.346     2.356    pdu/bp_reg/bp_2_reg[31]_0[29]
    SLICE_X20Y152        FDRE                                         r  pdu/bp_reg/bp_2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.927     2.487    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X20Y152        FDRE                                         r  pdu/bp_reg/bp_2_reg[29]/C
                         clock pessimism             -0.285     2.202    
    SLICE_X20Y152        FDRE (Hold_fdre_C_D)         0.071     2.273    pdu/bp_reg/bp_2_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 pdu/local_decode_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/bp_reg/bp_2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ rise@0.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.014%)  route 0.287ns (65.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.566     1.845    pdu/CLK_50MHZ_BUFG
    SLICE_X30Y147        FDRE                                         r  pdu/local_decode_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y147        FDRE (Prop_fdre_C_Q)         0.148     1.993 r  pdu/local_decode_data_reg[14]/Q
                         net (fo=5, routed)           0.287     2.281    pdu/bp_reg/bp_2_reg[31]_0[14]
    SLICE_X20Y152        FDRE                                         r  pdu/bp_reg/bp_2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.927     2.487    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X20Y152        FDRE                                         r  pdu/bp_reg/bp_2_reg[14]/C
                         clock pessimism             -0.285     2.202    
    SLICE_X20Y152        FDRE (Hold_fdre_C_D)        -0.007     2.195    pdu/bp_reg/bp_2_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.195    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ rise@0.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.438%)  route 0.184ns (56.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.647     1.927    pdu/tx_queue/CLK_50MHZ_BUFG
    SLICE_X33Y157        FDRE                                         r  pdu/tx_queue/rear_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y157        FDRE (Prop_fdre_C_Q)         0.141     2.068 r  pdu/tx_queue/rear_reg[4]/Q
                         net (fo=56, routed)          0.184     2.251    pdu/tx_queue/fifo_queue_reg_192_255_3_5/ADDRD4
    SLICE_X34Y156        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.921     2.481    pdu/tx_queue/fifo_queue_reg_192_255_3_5/WCLK
    SLICE_X34Y156        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMA/CLK
                         clock pessimism             -0.518     1.963    
    SLICE_X34Y156        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.163    pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ rise@0.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.438%)  route 0.184ns (56.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.647     1.927    pdu/tx_queue/CLK_50MHZ_BUFG
    SLICE_X33Y157        FDRE                                         r  pdu/tx_queue/rear_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y157        FDRE (Prop_fdre_C_Q)         0.141     2.068 r  pdu/tx_queue/rear_reg[4]/Q
                         net (fo=56, routed)          0.184     2.251    pdu/tx_queue/fifo_queue_reg_192_255_3_5/ADDRD4
    SLICE_X34Y156        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.921     2.481    pdu/tx_queue/fifo_queue_reg_192_255_3_5/WCLK
    SLICE_X34Y156        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMB/CLK
                         clock pessimism             -0.518     1.963    
    SLICE_X34Y156        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.163    pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ rise@0.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.438%)  route 0.184ns (56.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.647     1.927    pdu/tx_queue/CLK_50MHZ_BUFG
    SLICE_X33Y157        FDRE                                         r  pdu/tx_queue/rear_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y157        FDRE (Prop_fdre_C_Q)         0.141     2.068 r  pdu/tx_queue/rear_reg[4]/Q
                         net (fo=56, routed)          0.184     2.251    pdu/tx_queue/fifo_queue_reg_192_255_3_5/ADDRD4
    SLICE_X34Y156        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.921     2.481    pdu/tx_queue/fifo_queue_reg_192_255_3_5/WCLK
    SLICE_X34Y156        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMC/CLK
                         clock pessimism             -0.518     1.963    
    SLICE_X34Y156        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.163    pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 pdu/tx_queue/rear_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ rise@0.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.438%)  route 0.184ns (56.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.481ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.647     1.927    pdu/tx_queue/CLK_50MHZ_BUFG
    SLICE_X33Y157        FDRE                                         r  pdu/tx_queue/rear_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y157        FDRE (Prop_fdre_C_Q)         0.141     2.068 r  pdu/tx_queue/rear_reg[4]/Q
                         net (fo=56, routed)          0.184     2.251    pdu/tx_queue/fifo_queue_reg_192_255_3_5/ADDRD4
    SLICE_X34Y156        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.921     2.481    pdu/tx_queue/fifo_queue_reg_192_255_3_5/WCLK
    SLICE_X34Y156        RAMD64E                                      r  pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMD/CLK
                         clock pessimism             -0.518     1.963    
    SLICE_X34Y156        RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.163    pdu/tx_queue/fifo_queue_reg_192_255_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 mem_bridge/pdu_imem_wdata_r_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ rise@0.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.799%)  route 0.276ns (66.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.651     1.931    mem_bridge/CLK_50MHZ_BUFG
    SLICE_X16Y152        FDRE                                         r  mem_bridge/pdu_imem_wdata_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y152        FDRE (Prop_fdre_C_Q)         0.141     2.072 r  mem_bridge/pdu_imem_wdata_r_reg[13]/Q
                         net (fo=9, routed)           0.276     2.348    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/D
    SLICE_X10Y148        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.841     2.401    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/WCLK
    SLICE_X10Y148        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D/CLK
                         clock pessimism             -0.285     2.115    
    SLICE_X10Y148        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.259    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 mem_bridge/pdu_imem_wdata_r_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK_50MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_50MHZ rise@0.000ns - CLK_50MHZ rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.570     1.849    mem_bridge/CLK_50MHZ_BUFG
    SLICE_X15Y148        FDRE                                         r  mem_bridge/pdu_imem_wdata_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y148        FDRE (Prop_fdre_C_Q)         0.141     1.990 r  mem_bridge/pdu_imem_wdata_r_reg[15]/Q
                         net (fo=9, routed)           0.111     2.101    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/D
    SLICE_X12Y148        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.841     2.401    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/WCLK
    SLICE_X12Y148        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D/CLK
                         clock pessimism             -0.535     1.865    
    SLICE_X12Y148        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     2.009    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_15_15/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_50MHZ
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_50MHZ_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X9Y146    cpu/commit_halt_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y144    cpu/commit_inst_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y141    cpu/commit_inst_reg_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X4Y143    cpu/commit_inst_reg_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X5Y144    cpu/commit_inst_reg_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X3Y143    cpu/commit_inst_reg_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X3Y142    cpu/commit_inst_reg_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X7Y143    cpu/commit_inst_reg_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X8Y134    cpu/reg_file/reg_file_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  n_clk_fbout
  To Clock:  n_clk_fbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         n_clk_fbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  PLLE2_BASE_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.067ns  (logic 5.169ns (39.559%)  route 7.898ns (60.441%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           3.807     5.297    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X38Y157        LUT6 (Prop_lut6_I0_O)        0.124     5.421 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.091     9.511    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         3.555    13.067 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.067    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd[0]
                            (input port)
  Destination:            uart_txd[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.708ns  (logic 1.558ns (33.101%)  route 3.150ns (66.899%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  uart_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd[0]
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  uart_rxd_IBUF[0]_inst/O
                         net (fo=4, routed)           1.652     1.909    pdu/uart_tx/uart_rxd_IBUF[0]
    SLICE_X38Y157        LUT6 (Prop_lut6_I0_O)        0.045     1.954 r  pdu/uart_tx/uart_txd_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.498     3.452    uart_txd_OBUF[0]
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.708 r  uart_txd_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.708    uart_txd[0]
    D4                                                                r  uart_txd[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK_50MHZ
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.709ns  (logic 4.500ns (30.593%)  route 10.209ns (69.407%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.985    13.174    mem_bridge/data_memory
    SLICE_X15Y144        LUT3 (Prop_lut3_I2_O)        0.124    13.298 r  mem_bridge/instruction_memory_i_4/O
                         net (fo=256, routed)         1.814    15.112    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A5
    SLICE_X12Y158        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.236 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.236    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X12Y158        MUXF7 (Prop_muxf7_I0_O)      0.241    15.477 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    15.477    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X12Y158        MUXF8 (Prop_muxf8_I0_O)      0.098    15.575 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.132    16.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X13Y157        LUT3 (Prop_lut3_I2_O)        0.347    17.054 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=23, routed)          3.280    20.333    pdu/bp_reg/spo[31]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.354    20.687 r  pdu/bp_reg/imm_reg[21]_i_1/O
                         net (fo=1, routed)           0.469    21.156    cpu/decoder/i__carry__2_i_2__0_0[21]
    SLICE_X3Y140         LDCE                                         r  cpu/decoder/imm_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.522ns  (logic 4.472ns (30.795%)  route 10.050ns (69.205%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.985    13.174    mem_bridge/data_memory
    SLICE_X15Y144        LUT3 (Prop_lut3_I2_O)        0.124    13.298 r  mem_bridge/instruction_memory_i_4/O
                         net (fo=256, routed)         1.814    15.112    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A5
    SLICE_X12Y158        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.236 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.236    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X12Y158        MUXF7 (Prop_muxf7_I0_O)      0.241    15.477 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    15.477    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X12Y158        MUXF8 (Prop_muxf8_I0_O)      0.098    15.575 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.132    16.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X13Y157        LUT3 (Prop_lut3_I2_O)        0.347    17.054 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=23, routed)          2.575    19.628    pdu/bp_reg/spo[31]
    SLICE_X11Y141        LUT4 (Prop_lut4_I3_O)        0.326    19.954 r  pdu/bp_reg/imm_reg[26]_i_1/O
                         net (fo=1, routed)           1.014    20.969    cpu/decoder/i__carry__2_i_2__0_0[26]
    SLICE_X11Y140        LDCE                                         r  cpu/decoder/imm_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.493ns  (logic 4.466ns (30.814%)  route 10.027ns (69.186%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.985    13.174    mem_bridge/data_memory
    SLICE_X15Y144        LUT3 (Prop_lut3_I2_O)        0.124    13.298 r  mem_bridge/instruction_memory_i_4/O
                         net (fo=256, routed)         1.814    15.112    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A5
    SLICE_X12Y158        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.236 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.236    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X12Y158        MUXF7 (Prop_muxf7_I0_O)      0.241    15.477 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    15.477    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X12Y158        MUXF8 (Prop_muxf8_I0_O)      0.098    15.575 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.132    16.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X13Y157        LUT3 (Prop_lut3_I2_O)        0.347    17.054 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=23, routed)          3.043    20.096    pdu/bp_reg/spo[31]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.320    20.416 r  pdu/bp_reg/imm_reg[20]_i_1/O
                         net (fo=1, routed)           0.524    20.940    cpu/decoder/i__carry__2_i_2__0_0[20]
    SLICE_X1Y139         LDCE                                         r  cpu/decoder/imm_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.349ns  (logic 4.472ns (31.167%)  route 9.877ns (68.833%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.985    13.174    mem_bridge/data_memory
    SLICE_X15Y144        LUT3 (Prop_lut3_I2_O)        0.124    13.298 r  mem_bridge/instruction_memory_i_4/O
                         net (fo=256, routed)         1.814    15.112    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A5
    SLICE_X12Y158        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.236 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.236    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X12Y158        MUXF7 (Prop_muxf7_I0_O)      0.241    15.477 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    15.477    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X12Y158        MUXF8 (Prop_muxf8_I0_O)      0.098    15.575 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.132    16.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X13Y157        LUT3 (Prop_lut3_I2_O)        0.347    17.054 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=23, routed)          3.416    20.469    pdu/bp_reg/spo[31]
    SLICE_X1Y141         LUT4 (Prop_lut4_I3_O)        0.326    20.795 r  pdu/bp_reg/imm_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    20.795    cpu/decoder/i__carry__2_i_2__0_0[28]
    SLICE_X1Y141         LDCE                                         r  cpu/decoder/imm_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.268ns  (logic 4.472ns (31.343%)  route 9.796ns (68.657%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.985    13.174    mem_bridge/data_memory
    SLICE_X15Y144        LUT3 (Prop_lut3_I2_O)        0.124    13.298 r  mem_bridge/instruction_memory_i_4/O
                         net (fo=256, routed)         1.814    15.112    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A5
    SLICE_X12Y158        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.236 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.236    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X12Y158        MUXF7 (Prop_muxf7_I0_O)      0.241    15.477 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    15.477    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X12Y158        MUXF8 (Prop_muxf8_I0_O)      0.098    15.575 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.132    16.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X13Y157        LUT3 (Prop_lut3_I2_O)        0.347    17.054 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=23, routed)          2.569    19.622    pdu/bp_reg/spo[31]
    SLICE_X1Y139         LUT4 (Prop_lut4_I3_O)        0.326    19.948 r  pdu/bp_reg/imm_reg[29]_i_1/O
                         net (fo=1, routed)           0.766    20.715    cpu/decoder/i__carry__2_i_2__0_0[29]
    SLICE_X3Y139         LDCE                                         r  cpu/decoder/imm_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.251ns  (logic 4.500ns (31.578%)  route 9.751ns (68.422%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.985    13.174    mem_bridge/data_memory
    SLICE_X15Y144        LUT3 (Prop_lut3_I2_O)        0.124    13.298 r  mem_bridge/instruction_memory_i_4/O
                         net (fo=256, routed)         1.814    15.112    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A5
    SLICE_X12Y158        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.236 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.236    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X12Y158        MUXF7 (Prop_muxf7_I0_O)      0.241    15.477 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    15.477    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X12Y158        MUXF8 (Prop_muxf8_I0_O)      0.098    15.575 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.132    16.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X13Y157        LUT3 (Prop_lut3_I2_O)        0.347    17.054 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=23, routed)          2.640    19.694    pdu/bp_reg/spo[31]
    SLICE_X5Y140         LUT2 (Prop_lut2_I0_O)        0.354    20.048 r  pdu/bp_reg/imm_reg[31]_i_1/O
                         net (fo=2, routed)           0.650    20.697    cpu/decoder/imem_cpu_rdata[1]
    SLICE_X3Y140         LDCE                                         r  cpu/decoder/imm_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.228ns  (logic 4.501ns (31.635%)  route 9.727ns (68.365%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.985    13.174    mem_bridge/data_memory
    SLICE_X15Y144        LUT3 (Prop_lut3_I2_O)        0.124    13.298 r  mem_bridge/instruction_memory_i_4/O
                         net (fo=256, routed)         1.814    15.112    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A5
    SLICE_X12Y158        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.236 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.236    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X12Y158        MUXF7 (Prop_muxf7_I0_O)      0.241    15.477 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    15.477    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X12Y158        MUXF8 (Prop_muxf8_I0_O)      0.098    15.575 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.132    16.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X13Y157        LUT3 (Prop_lut3_I2_O)        0.347    17.054 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=23, routed)          2.742    19.796    pdu/bp_reg/spo[31]
    SLICE_X11Y142        LUT4 (Prop_lut4_I3_O)        0.355    20.151 r  pdu/bp_reg/imm_reg[13]_i_1/O
                         net (fo=1, routed)           0.524    20.675    cpu/decoder/i__carry__2_i_2__0_0[13]
    SLICE_X11Y142        LDCE                                         r  cpu/decoder/imm_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.208ns  (logic 4.472ns (31.475%)  route 9.736ns (68.525%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.985    13.174    mem_bridge/data_memory
    SLICE_X15Y144        LUT3 (Prop_lut3_I2_O)        0.124    13.298 r  mem_bridge/instruction_memory_i_4/O
                         net (fo=256, routed)         1.814    15.112    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A5
    SLICE_X12Y158        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.236 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.236    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X12Y158        MUXF7 (Prop_muxf7_I0_O)      0.241    15.477 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    15.477    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X12Y158        MUXF8 (Prop_muxf8_I0_O)      0.098    15.575 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.132    16.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X13Y157        LUT3 (Prop_lut3_I2_O)        0.347    17.054 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=23, routed)          2.423    19.476    pdu/bp_reg/spo[31]
    SLICE_X11Y140        LUT4 (Prop_lut4_I3_O)        0.326    19.802 r  pdu/bp_reg/imm_reg[18]_i_1/O
                         net (fo=1, routed)           0.852    20.655    cpu/decoder/i__carry__2_i_2__0_0[18]
    SLICE_X12Y136        LDCE                                         r  cpu/decoder/imm_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.109ns  (logic 4.472ns (31.697%)  route 9.637ns (68.303%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT3=3 LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.985    13.174    mem_bridge/data_memory
    SLICE_X15Y144        LUT3 (Prop_lut3_I2_O)        0.124    13.298 r  mem_bridge/instruction_memory_i_4/O
                         net (fo=256, routed)         1.814    15.112    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A5
    SLICE_X12Y158        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.236 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.236    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X12Y158        MUXF7 (Prop_muxf7_I0_O)      0.241    15.477 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    15.477    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X12Y158        MUXF8 (Prop_muxf8_I0_O)      0.098    15.575 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.132    16.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X13Y157        LUT3 (Prop_lut3_I2_O)        0.347    17.054 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=23, routed)          2.640    19.694    pdu/bp_reg/spo[31]
    SLICE_X5Y140         LUT3 (Prop_lut3_I0_O)        0.326    20.020 r  pdu/bp_reg/imm_reg[11]_i_1/O
                         net (fo=1, routed)           0.536    20.555    cpu/decoder/i__carry__2_i_2__0_0[11]
    SLICE_X5Y135         LDCE                                         r  cpu/decoder/imm_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/bp_reg/bp_0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.095ns  (logic 4.472ns (31.727%)  route 9.623ns (68.273%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     2.735    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.823 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.536    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.632 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.814     6.447    pdu/bp_reg/CLK_50MHZ_BUFG
    SLICE_X18Y150        FDRE                                         r  pdu/bp_reg/bp_0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y150        FDRE (Prop_fdre_C_Q)         0.419     6.866 f  pdu/bp_reg/bp_0_reg[9]/Q
                         net (fo=3, routed)           0.798     7.664    pdu/bp_reg/bp_0[9]
    SLICE_X15Y149        LUT1 (Prop_lut1_I0_O)        0.297     7.961 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_75/O
                         net (fo=1, routed)           0.000     7.961    pdu/bp_reg/pdu_ctrl_cs[6]_i_75_n_1
    SLICE_X15Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.493 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57/CO[3]
                         net (fo=1, routed)           0.001     8.494    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_57_n_1
    SLICE_X15Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.608 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.608    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_56_n_1
    SLICE_X15Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.722 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.722    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_39_n_1
    SLICE_X15Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.944 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_38/O[0]
                         net (fo=2, routed)           0.799     9.743    pdu/bp_reg/bp_0_reg[30]_0[19]
    SLICE_X13Y151        LUT4 (Prop_lut4_I2_O)        0.299    10.042 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_25/O
                         net (fo=1, routed)           0.000    10.042    pdu/bp_reg/pdu_ctrl_cs[6]_i_25_n_1
    SLICE_X13Y151        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.592 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.592    pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_11_n_1
    SLICE_X13Y152        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.820 r  pdu/bp_reg/pdu_ctrl_cs_reg[6]_i_9/CO[2]
                         net (fo=2, routed)           0.617    11.437    pdu/bp_reg/pdu_ctrl_ns2
    SLICE_X23Y151        LUT5 (Prop_lut5_I2_O)        0.313    11.750 r  pdu/bp_reg/pdu_ctrl_cs[6]_i_4/O
                         net (fo=7, routed)           0.315    12.065    pdu/bp_reg/commit_halt_reg_reg[0]
    SLICE_X23Y150        LUT6 (Prop_lut6_I0_O)        0.124    12.189 r  pdu/bp_reg/instruction_memory_i_10/O
                         net (fo=59, routed)          0.985    13.174    mem_bridge/data_memory
    SLICE_X15Y144        LUT3 (Prop_lut3_I2_O)        0.124    13.298 r  mem_bridge/instruction_memory_i_4/O
                         net (fo=256, routed)         1.814    15.112    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/A5
    SLICE_X12Y158        RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.124    15.236 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/RAMS64E_D/O
                         net (fo=1, routed)           0.000    15.236    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/OD
    SLICE_X12Y158        MUXF7 (Prop_muxf7_I0_O)      0.241    15.477 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F7.B/O
                         net (fo=1, routed)           0.000    15.477    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/O0
    SLICE_X12Y158        MUXF8 (Prop_muxf8_I0_O)      0.098    15.575 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31/F8/O
                         net (fo=1, routed)           1.132    16.707    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_31_31_n_0
    SLICE_X13Y157        LUT3 (Prop_lut3_I2_O)        0.347    17.054 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[31]_INST_0/O
                         net (fo=23, routed)          2.639    19.693    pdu/bp_reg/spo[31]
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.326    20.019 r  pdu/bp_reg/imm_reg[24]_i_1/O
                         net (fo=1, routed)           0.523    20.542    cpu/decoder/i__carry__2_i_2__0_0[24]
    SLICE_X5Y138         LDCE                                         r  cpu/decoder/imm_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.058ns  (logic 0.625ns (59.094%)  route 0.433ns (40.906%))
  Logic Levels:           4  (LUT3=1 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.568     1.847    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/WCLK
    SLICE_X14Y140        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     2.235 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.235    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OB
    SLICE_X14Y140        MUXF7 (Prop_muxf7_I0_O)      0.062     2.297 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     2.297    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O1
    SLICE_X14Y140        MUXF8 (Prop_muxf8_I1_O)      0.019     2.316 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.142     2.459    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X15Y140        LUT3 (Prop_lut3_I2_O)        0.113     2.572 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=39, routed)          0.290     2.862    pdu/bp_reg/spo[2]
    SLICE_X11Y140        LUT4 (Prop_lut4_I1_O)        0.043     2.905 r  pdu/bp_reg/imm_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.905    cpu/decoder/i__carry__2_i_2__0_0[19]
    SLICE_X11Y140        LDCE                                         r  cpu/decoder/imm_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.180ns  (logic 0.627ns (53.124%)  route 0.553ns (46.876%))
  Logic Levels:           4  (LUT3=1 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.568     1.847    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/WCLK
    SLICE_X14Y140        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     2.235 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.235    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OB
    SLICE_X14Y140        MUXF7 (Prop_muxf7_I0_O)      0.062     2.297 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     2.297    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O1
    SLICE_X14Y140        MUXF8 (Prop_muxf8_I1_O)      0.019     2.316 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.142     2.459    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X15Y140        LUT3 (Prop_lut3_I2_O)        0.113     2.572 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=39, routed)          0.411     2.983    pdu/bp_reg/spo[2]
    SLICE_X15Y140        LUT4 (Prop_lut4_I1_O)        0.045     3.028 r  pdu/bp_reg/imm_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     3.028    cpu/decoder/i__carry__2_i_2__0_0[15]
    SLICE_X15Y140        LDCE                                         r  cpu/decoder/imm_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.190ns  (logic 0.631ns (53.017%)  route 0.559ns (46.983%))
  Logic Levels:           4  (LUT3=1 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.568     1.847    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/WCLK
    SLICE_X14Y140        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     2.235 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.235    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OB
    SLICE_X14Y140        MUXF7 (Prop_muxf7_I0_O)      0.062     2.297 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     2.297    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O1
    SLICE_X14Y140        MUXF8 (Prop_muxf8_I1_O)      0.019     2.316 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.142     2.459    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X15Y140        LUT3 (Prop_lut3_I2_O)        0.113     2.572 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=39, routed)          0.297     2.869    pdu/bp_reg/spo[2]
    SLICE_X11Y142        LUT4 (Prop_lut4_I1_O)        0.049     2.918 r  pdu/bp_reg/imm_reg[30]_i_1/O
                         net (fo=1, routed)           0.120     3.038    cpu/decoder/i__carry__2_i_2__0_0[30]
    SLICE_X11Y142        LDCE                                         r  cpu/decoder/imm_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.263ns  (logic 0.627ns (49.626%)  route 0.636ns (50.374%))
  Logic Levels:           4  (LUT3=2 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.568     1.847    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/WCLK
    SLICE_X14Y140        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     2.235 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.235    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OB
    SLICE_X14Y140        MUXF7 (Prop_muxf7_I0_O)      0.062     2.297 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     2.297    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O1
    SLICE_X14Y140        MUXF8 (Prop_muxf8_I1_O)      0.019     2.316 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.142     2.459    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X15Y140        LUT3 (Prop_lut3_I2_O)        0.113     2.572 f  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=39, routed)          0.297     2.869    pdu/bp_reg/spo[2]
    SLICE_X11Y142        LUT3 (Prop_lut3_I2_O)        0.045     2.914 r  pdu/bp_reg/imm_reg[10]_i_1/O
                         net (fo=1, routed)           0.197     3.111    cpu/decoder/i__carry__2_i_2__0_0[10]
    SLICE_X11Y140        LDCE                                         r  cpu/decoder/imm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/pdu_ctrl_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/alu_src1_sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.286ns  (logic 0.234ns (18.190%)  route 1.052ns (81.810%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.562     1.841    pdu/CLK_50MHZ_BUFG
    SLICE_X43Y146        FDRE                                         r  pdu/pdu_ctrl_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y146        FDRE (Prop_fdre_C_Q)         0.141     1.982 f  pdu/pdu_ctrl_cs_reg[2]/Q
                         net (fo=83, routed)          0.501     2.484    pdu/bp_reg/Q[2]
    SLICE_X23Y150        LUT6 (Prop_lut6_I3_O)        0.045     2.529 r  pdu/bp_reg/alu_op_reg[3]_i_3/O
                         net (fo=137, routed)         0.551     3.080    pdu/bp_reg/is_pdu
    SLICE_X5Y142         LUT3 (Prop_lut3_I1_O)        0.048     3.128 r  pdu/bp_reg/alu_src1_sel_reg[0]_i_1/O
                         net (fo=2, routed)           0.000     3.128    cpu/decoder/reg_file_reg_r1_0_31_30_31__0_i_8
    SLICE_X5Y142         LDCE                                         r  cpu/decoder/alu_src1_sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.282ns  (logic 0.626ns (48.827%)  route 0.656ns (51.173%))
  Logic Levels:           4  (LUT3=1 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.569     1.848    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/WCLK
    SLICE_X12Y146        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y146        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     2.236 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.236    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/OB
    SLICE_X12Y146        MUXF7 (Prop_muxf7_I0_O)      0.062     2.298 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/F7.A/O
                         net (fo=1, routed)           0.000     2.298    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/O1
    SLICE_X12Y146        MUXF8 (Prop_muxf8_I1_O)      0.019     2.317 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17/F8/O
                         net (fo=1, routed)           0.146     2.464    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_17_17_n_0
    SLICE_X13Y148        LUT3 (Prop_lut3_I2_O)        0.113     2.577 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[17]_INST_0/O
                         net (fo=4, routed)           0.510     3.087    pdu/bp_reg/spo[17]
    SLICE_X9Y142         LUT4 (Prop_lut4_I0_O)        0.044     3.131 r  pdu/bp_reg/imm_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     3.131    cpu/decoder/i__carry__2_i_2__0_0[17]
    SLICE_X9Y142         LDCE                                         r  cpu/decoder/imm_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.627ns (48.370%)  route 0.669ns (51.630%))
  Logic Levels:           4  (LUT3=1 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.568     1.847    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/WCLK
    SLICE_X14Y140        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     2.235 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.235    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OB
    SLICE_X14Y140        MUXF7 (Prop_muxf7_I0_O)      0.062     2.297 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     2.297    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O1
    SLICE_X14Y140        MUXF8 (Prop_muxf8_I1_O)      0.019     2.316 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.142     2.459    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X15Y140        LUT3 (Prop_lut3_I2_O)        0.113     2.572 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=39, routed)          0.411     2.983    pdu/bp_reg/spo[2]
    SLICE_X15Y140        LUT4 (Prop_lut4_I1_O)        0.045     3.028 r  pdu/bp_reg/imm_reg[14]_i_1/O
                         net (fo=1, routed)           0.116     3.144    cpu/decoder/i__carry__2_i_2__0_0[14]
    SLICE_X15Y140        LDCE                                         r  cpu/decoder/imm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.301ns  (logic 0.627ns (48.181%)  route 0.674ns (51.819%))
  Logic Levels:           4  (LUT3=1 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.568     1.847    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/WCLK
    SLICE_X14Y140        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     2.235 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.235    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OB
    SLICE_X14Y140        MUXF7 (Prop_muxf7_I0_O)      0.062     2.297 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     2.297    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O1
    SLICE_X14Y140        MUXF8 (Prop_muxf8_I1_O)      0.019     2.316 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.142     2.459    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X15Y140        LUT3 (Prop_lut3_I2_O)        0.113     2.572 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=39, routed)          0.419     2.991    pdu/bp_reg/spo[2]
    SLICE_X11Y142        LUT4 (Prop_lut4_I1_O)        0.045     3.036 r  pdu/bp_reg/imm_reg[12]_i_1/O
                         net (fo=1, routed)           0.113     3.149    cpu/decoder/i__carry__2_i_2__0_0[12]
    SLICE_X11Y142        LDCE                                         r  cpu/decoder/imm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pdu/pdu_ctrl_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/alu_op_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.372ns  (logic 0.231ns (16.838%)  route 1.141ns (83.162%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.562     1.841    pdu/CLK_50MHZ_BUFG
    SLICE_X43Y146        FDRE                                         r  pdu/pdu_ctrl_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y146        FDRE (Prop_fdre_C_Q)         0.141     1.982 r  pdu/pdu_ctrl_cs_reg[2]/Q
                         net (fo=83, routed)          0.501     2.484    pdu/bp_reg/Q[2]
    SLICE_X23Y150        LUT6 (Prop_lut6_I3_O)        0.045     2.529 f  pdu/bp_reg/alu_op_reg[3]_i_3/O
                         net (fo=137, routed)         0.640     3.168    pdu/bp_reg/is_pdu
    SLICE_X4Y142         LUT6 (Prop_lut6_I1_O)        0.045     3.213 r  pdu/bp_reg/alu_op_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.213    cpu/decoder/reg_file_reg_r1_0_31_12_17_i_1_1[3]
    SLICE_X4Y142         LDCE                                         r  cpu/decoder/alu_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
                            (rising edge-triggered cell RAMS64E clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/decoder/imm_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.368ns  (logic 0.633ns (46.279%)  route 0.735ns (53.721%))
  Logic Levels:           4  (LUT3=1 LUT4=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.514     1.254    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.280 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.568     1.847    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/WCLK
    SLICE_X14Y140        RAMS64E                                      r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y140        RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     2.235 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/RAMS64E_B/O
                         net (fo=1, routed)           0.000     2.235    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/OB
    SLICE_X14Y140        MUXF7 (Prop_muxf7_I0_O)      0.062     2.297 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     2.297    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/O1
    SLICE_X14Y140        MUXF8 (Prop_muxf8_I1_O)      0.019     2.316 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.142     2.459    instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_2_2_n_0
    SLICE_X15Y140        LUT3 (Prop_lut3_I2_O)        0.113     2.572 r  instruction_memory/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[2]_INST_0/O
                         net (fo=39, routed)          0.419     2.991    pdu/bp_reg/spo[2]
    SLICE_X11Y142        LUT4 (Prop_lut4_I1_O)        0.051     3.042 r  pdu/bp_reg/imm_reg[13]_i_1/O
                         net (fo=1, routed)           0.174     3.215    cpu/decoder/i__carry__2_i_2__0_0[13]
    SLICE_X11Y142        LDCE                                         r  cpu/decoder/imm_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  n_clk_fbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.014ns  (logic 0.000ns (0.000%)  route 0.014ns (99.997%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk[0] (IN)
                         net (fo=0)                   0.000     5.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.253     7.735    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.088     7.823 f  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.014     7.837    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLLE2_BASE_inst/CLKFBOUT
                            (clock source 'n_clk_fbout'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLLE2_BASE_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.053ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock n_clk_fbout rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF[0]
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.740 r  PLLE2_BASE_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.745    n_clk_fbout
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  PLLE2_BASE_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK_50MHZ

Max Delay          1231 Endpoints
Min Delay          1231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.633ns  (logic 1.595ns (12.626%)  route 11.038ns (87.374%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)        10.162    11.633    pdu/rx_queue/rst_IBUF[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          0.876    12.633    pdu/rx_queue_n_10
    SLICE_X43Y143        FDRE                                         r  pdu/rx_dq_counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.499     5.899    pdu/CLK_50MHZ_BUFG
    SLICE_X43Y143        FDRE                                         r  pdu/rx_dq_counter_reg[29]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.633ns  (logic 1.595ns (12.626%)  route 11.038ns (87.374%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)        10.162    11.633    pdu/rx_queue/rst_IBUF[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          0.876    12.633    pdu/rx_queue_n_10
    SLICE_X43Y143        FDRE                                         r  pdu/rx_dq_counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.499     5.899    pdu/CLK_50MHZ_BUFG
    SLICE_X43Y143        FDRE                                         r  pdu/rx_dq_counter_reg[30]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.633ns  (logic 1.595ns (12.626%)  route 11.038ns (87.374%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)        10.162    11.633    pdu/rx_queue/rst_IBUF[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          0.876    12.633    pdu/rx_queue_n_10
    SLICE_X43Y143        FDRE                                         r  pdu/rx_dq_counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.499     5.899    pdu/CLK_50MHZ_BUFG
    SLICE_X43Y143        FDRE                                         r  pdu/rx_dq_counter_reg[31]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.633ns  (logic 1.595ns (12.626%)  route 11.038ns (87.374%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)        10.162    11.633    pdu/rx_queue/rst_IBUF[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          0.876    12.633    pdu/rx_queue_n_10
    SLICE_X43Y141        FDRE                                         r  pdu/rx_dq_counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.498     5.898    pdu/CLK_50MHZ_BUFG
    SLICE_X43Y141        FDRE                                         r  pdu/rx_dq_counter_reg[21]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.633ns  (logic 1.595ns (12.626%)  route 11.038ns (87.374%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)        10.162    11.633    pdu/rx_queue/rst_IBUF[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          0.876    12.633    pdu/rx_queue_n_10
    SLICE_X43Y141        FDRE                                         r  pdu/rx_dq_counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.498     5.898    pdu/CLK_50MHZ_BUFG
    SLICE_X43Y141        FDRE                                         r  pdu/rx_dq_counter_reg[22]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.633ns  (logic 1.595ns (12.626%)  route 11.038ns (87.374%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)        10.162    11.633    pdu/rx_queue/rst_IBUF[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          0.876    12.633    pdu/rx_queue_n_10
    SLICE_X43Y141        FDRE                                         r  pdu/rx_dq_counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.498     5.898    pdu/CLK_50MHZ_BUFG
    SLICE_X43Y141        FDRE                                         r  pdu/rx_dq_counter_reg[23]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.633ns  (logic 1.595ns (12.626%)  route 11.038ns (87.374%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)        10.162    11.633    pdu/rx_queue/rst_IBUF[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          0.876    12.633    pdu/rx_queue_n_10
    SLICE_X43Y141        FDRE                                         r  pdu/rx_dq_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.498     5.898    pdu/CLK_50MHZ_BUFG
    SLICE_X43Y141        FDRE                                         r  pdu/rx_dq_counter_reg[24]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.491ns  (logic 1.595ns (12.769%)  route 10.896ns (87.231%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)        10.162    11.633    pdu/rx_queue/rst_IBUF[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          0.734    12.491    pdu/rx_queue_n_10
    SLICE_X43Y142        FDRE                                         r  pdu/rx_dq_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.498     5.898    pdu/CLK_50MHZ_BUFG
    SLICE_X43Y142        FDRE                                         r  pdu/rx_dq_counter_reg[25]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.491ns  (logic 1.595ns (12.769%)  route 10.896ns (87.231%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)        10.162    11.633    pdu/rx_queue/rst_IBUF[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          0.734    12.491    pdu/rx_queue_n_10
    SLICE_X43Y142        FDRE                                         r  pdu/rx_dq_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.498     5.898    pdu/CLK_50MHZ_BUFG
    SLICE_X43Y142        FDRE                                         r  pdu/rx_dq_counter_reg[26]/C

Slack:                    inf
  Source:                 rst[0]
                            (input port)
  Destination:            pdu/rx_dq_counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.491ns  (logic 1.595ns (12.769%)  route 10.896ns (87.231%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  rst[0] (IN)
                         net (fo=0)                   0.000     0.000    rst[0]
    H16                  IBUF (Prop_ibuf_I_O)         1.471     1.471 r  rst_IBUF[0]_inst/O
                         net (fo=792, routed)        10.162    11.633    pdu/rx_queue/rst_IBUF[0]
    SLICE_X42Y137        LUT5 (Prop_lut5_I4_O)        0.124    11.757 r  pdu/rx_queue/rx_dq_counter[31]_i_1/O
                         net (fo=28, routed)          0.734    12.491    pdu/rx_queue_n_10
    SLICE_X43Y142        FDRE                                         r  pdu/rx_dq_counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           1.181     2.592    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.083     2.675 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.309    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.400 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        1.498     5.898    pdu/CLK_50MHZ_BUFG
    SLICE_X43Y142        FDRE                                         r  pdu/rx_dq_counter_reg[27]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu/decoder/alu_op_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.203ns (31.984%)  route 0.432ns (68.016%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         LDCE                         0.000     0.000 r  cpu/decoder/alu_op_reg[3]/G
    SLICE_X4Y142         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/decoder/alu_op_reg[3]/Q
                         net (fo=32, routed)          0.254     0.412    cpu/decoder/alu_op[3]
    SLICE_X4Y140         LUT5 (Prop_lut5_I1_O)        0.045     0.457 r  cpu/decoder/reg_file_reg_r1_0_31_30_31_i_1/O
                         net (fo=6, routed)           0.178     0.635    cpu/reg_file/reg_file_reg_r3_0_31_30_31/D
    SLICE_X6Y140         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.866     2.427    cpu/reg_file/reg_file_reg_r3_0_31_30_31/WCLK
    SLICE_X6Y140         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_30_31/SP/CLK

Slack:                    inf
  Source:                 cpu/decoder/alu_op_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.203ns (31.161%)  route 0.448ns (68.839%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         LDCE                         0.000     0.000 r  cpu/decoder/alu_op_reg[3]/G
    SLICE_X4Y142         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/decoder/alu_op_reg[3]/Q
                         net (fo=32, routed)          0.254     0.412    cpu/decoder/alu_op[3]
    SLICE_X5Y140         LUT5 (Prop_lut5_I1_O)        0.045     0.457 r  cpu/decoder/reg_file_reg_r1_0_31_24_29_i_4/O
                         net (fo=3, routed)           0.195     0.651    cpu/reg_file/reg_file_reg_r3_0_31_24_29/DIB0
    SLICE_X2Y139         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.869     2.429    cpu/reg_file/reg_file_reg_r3_0_31_24_29/WCLK
    SLICE_X2Y139         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_24_29/RAMB/CLK

Slack:                    inf
  Source:                 cpu/decoder/alu_op_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.203ns (30.679%)  route 0.459ns (69.321%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         LDCE                         0.000     0.000 r  cpu/decoder/alu_op_reg[3]/G
    SLICE_X4Y142         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/decoder/alu_op_reg[3]/Q
                         net (fo=32, routed)          0.254     0.412    cpu/decoder/alu_op[3]
    SLICE_X4Y140         LUT5 (Prop_lut5_I1_O)        0.045     0.457 r  cpu/decoder/reg_file_reg_r1_0_31_30_31_i_1/O
                         net (fo=6, routed)           0.205     0.662    cpu/reg_file/reg_file_reg_r3_0_31_30_31/D
    SLICE_X6Y140         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.866     2.427    cpu/reg_file/reg_file_reg_r3_0_31_30_31/WCLK
    SLICE_X6Y140         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_30_31/DP/CLK

Slack:                    inf
  Source:                 cpu/decoder/alu_op_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.696ns  (logic 0.203ns (29.185%)  route 0.493ns (70.815%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         LDCE                         0.000     0.000 r  cpu/decoder/alu_op_reg[3]/G
    SLICE_X4Y142         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/decoder/alu_op_reg[3]/Q
                         net (fo=32, routed)          0.254     0.412    cpu/decoder/alu_op[3]
    SLICE_X5Y140         LUT5 (Prop_lut5_I1_O)        0.045     0.457 r  cpu/decoder/reg_file_reg_r1_0_31_24_29_i_4/O
                         net (fo=3, routed)           0.239     0.696    cpu/reg_file/reg_file_reg_r2_0_31_24_29/DIB0
    SLICE_X6Y138         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.866     2.426    cpu/reg_file/reg_file_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y138         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMB/CLK

Slack:                    inf
  Source:                 cpu/decoder/alu_op_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.203ns (27.355%)  route 0.539ns (72.645%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         LDCE                         0.000     0.000 r  cpu/decoder/alu_op_reg[2]/G
    SLICE_X4Y142         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/decoder/alu_op_reg[2]/Q
                         net (fo=43, routed)          0.401     0.559    cpu/decoder/alu_op[2]
    SLICE_X3Y138         LUT5 (Prop_lut5_I3_O)        0.045     0.604 r  cpu/decoder/reg_file_reg_r1_0_31_24_29_i_5/O
                         net (fo=3, routed)           0.138     0.742    cpu/reg_file/reg_file_reg_r3_0_31_24_29/DIC1
    SLICE_X2Y139         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.869     2.429    cpu/reg_file/reg_file_reg_r3_0_31_24_29/WCLK
    SLICE_X2Y139         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_24_29/RAMC_D1/CLK

Slack:                    inf
  Source:                 cpu/decoder/alu_op_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.203ns (27.202%)  route 0.543ns (72.798%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         LDCE                         0.000     0.000 r  cpu/decoder/alu_op_reg[2]/G
    SLICE_X4Y142         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/decoder/alu_op_reg[2]/Q
                         net (fo=43, routed)          0.401     0.559    cpu/decoder/alu_op[2]
    SLICE_X3Y138         LUT5 (Prop_lut5_I3_O)        0.045     0.604 r  cpu/decoder/reg_file_reg_r1_0_31_24_29_i_5/O
                         net (fo=3, routed)           0.143     0.746    cpu/reg_file/reg_file_reg_r2_0_31_24_29/DIC1
    SLICE_X6Y138         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.866     2.426    cpu/reg_file/reg_file_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y138         RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_24_29/RAMC_D1/CLK

Slack:                    inf
  Source:                 cpu/decoder/alu_op_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cpu/reg_file/reg_file_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.203ns (25.831%)  route 0.583ns (74.169%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         LDCE                         0.000     0.000 r  cpu/decoder/alu_op_reg[3]/G
    SLICE_X4Y142         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/decoder/alu_op_reg[3]/Q
                         net (fo=32, routed)          0.254     0.412    cpu/decoder/alu_op[3]
    SLICE_X5Y140         LUT5 (Prop_lut5_I1_O)        0.045     0.457 r  cpu/decoder/reg_file_reg_r1_0_31_24_29_i_4/O
                         net (fo=3, routed)           0.329     0.786    cpu/reg_file/reg_file_reg_r1_0_31_24_29/DIB0
    SLICE_X8Y139         RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.838     2.398    cpu/reg_file/reg_file_reg_r1_0_31_24_29/WCLK
    SLICE_X8Y139         RAMD32                                       r  cpu/reg_file/reg_file_reg_r1_0_31_24_29/RAMB/CLK

Slack:                    inf
  Source:                 cpu/decoder/alu_op_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            cpu/reg_file/reg_file_reg_r3_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.203ns (25.633%)  route 0.589ns (74.367%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         LDCE                         0.000     0.000 r  cpu/decoder/alu_op_reg[2]/G
    SLICE_X4Y142         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/decoder/alu_op_reg[2]/Q
                         net (fo=43, routed)          0.464     0.622    cpu/decoder/alu_op[2]
    SLICE_X0Y139         LUT5 (Prop_lut5_I3_O)        0.045     0.667 r  cpu/decoder/reg_file_reg_r1_0_31_24_29_i_3/O
                         net (fo=3, routed)           0.125     0.792    cpu/reg_file/reg_file_reg_r3_0_31_24_29/DIB1
    SLICE_X2Y139         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.869     2.429    cpu/reg_file/reg_file_reg_r3_0_31_24_29/WCLK
    SLICE_X2Y139         RAMD32                                       r  cpu/reg_file/reg_file_reg_r3_0_31_24_29/RAMB_D1/CLK

Slack:                    inf
  Source:                 cpu/decoder/alu_op_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.203ns (25.357%)  route 0.598ns (74.643%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         LDCE                         0.000     0.000 r  cpu/decoder/alu_op_reg[3]/G
    SLICE_X4Y142         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/decoder/alu_op_reg[3]/Q
                         net (fo=32, routed)          0.254     0.412    cpu/decoder/alu_op[3]
    SLICE_X4Y140         LUT5 (Prop_lut5_I1_O)        0.045     0.457 r  cpu/decoder/reg_file_reg_r1_0_31_30_31_i_1/O
                         net (fo=6, routed)           0.344     0.801    cpu/reg_file/reg_file_reg_r2_0_31_30_31/D
    SLICE_X10Y140        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.839     2.399    cpu/reg_file/reg_file_reg_r2_0_31_30_31/WCLK
    SLICE_X10Y140        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_30_31/DP/CLK

Slack:                    inf
  Source:                 cpu/decoder/alu_op_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            cpu/reg_file/reg_file_reg_r2_0_31_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_50MHZ  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.203ns (25.357%)  route 0.598ns (74.643%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y142         LDCE                         0.000     0.000 r  cpu/decoder/alu_op_reg[3]/G
    SLICE_X4Y142         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cpu/decoder/alu_op_reg[3]/Q
                         net (fo=32, routed)          0.254     0.412    cpu/decoder/alu_op[3]
    SLICE_X4Y140         LUT5 (Prop_lut5_I1_O)        0.045     0.457 r  cpu/decoder/reg_file_reg_r1_0_31_30_31_i_1/O
                         net (fo=6, routed)           0.344     0.801    cpu/reg_file/reg_file_reg_r2_0_31_30_31/D
    SLICE_X10Y140        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_50MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk[0] (IN)
                         net (fo=0)                   0.000     0.000    clk[0]
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF[0]_inst/O
                         net (fo=1, routed)           0.481     0.919    clk_IBUF[0]
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.972 r  PLLE2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.560     1.531    CLK_50MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  CLK_50MHZ_BUFG_inst/O
                         net (fo=1770, routed)        0.839     2.399    cpu/reg_file/reg_file_reg_r2_0_31_30_31/WCLK
    SLICE_X10Y140        RAMD32                                       r  cpu/reg_file/reg_file_reg_r2_0_31_30_31/SP/CLK





