<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>API User guide for TLSRB91: D:/Work/Gitlab/src/telink_eagle_driver_src/B91_Driver_Demo/drivers/B91/reg_include/gpio_reg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">API User guide for TLSRB91
   &#160;<span id="projectnumber">v1.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('gpio__reg_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">gpio_reg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gpio__reg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/********************************************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * @file    gpio_reg.h</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * @brief   This is the header file for B91</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * @author  D.M.H / X.P.C</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * @date    2019</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * @par     Copyright (c) 2019, Telink Semiconductor (Shanghai) Co., Ltd. (&quot;TELINK&quot;)</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *          All rights reserved.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *          </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *          Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *          modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *          </span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *              1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *              notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *          </span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *              2. Unless for usage inside a TELINK integrated circuit, redistributions </span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *              in binary form must reproduce the above copyright notice, this list of </span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *              conditions and the following disclaimer in the documentation and/or other</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *              materials provided with the distribution.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *          </span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *              3. Neither the name of TELINK, nor the names of its contributors may be </span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *              used to endorse or promote products derived from this software without </span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *              specific prior written permission.</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *          </span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *              4. This software, with or without modification, must only be used with a</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *              TELINK integrated circuit. All other usages are subject to written permission</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *              from TELINK and different commercial license may apply.</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *              5. Licensee shall be solely responsible for any claim to the extent arising out of or </span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *              relating to such deletion(s), modification(s) or alteration(s).</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *         </span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *          THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *          ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *          WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *          DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDER BE LIABLE FOR ANY</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *          DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *          (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *          LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *          ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *          (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *         </span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *******************************************************************************************************/</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#ifndef GPIO_REG_H_</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define GPIO_REG_H_</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;../sys.h&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;../../../common/bit.h&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/*******************************      gpio registers: 0x140300      ******************************/</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">//PA</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#afd6170c37cde644768d2408cae16ab98">   52</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_setting1    REG_ADDR32(0x140300)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a18dd0457450fbcf6b950f6dfbd6cd346">   53</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_in          REG_ADDR8(0x140300)</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a5b8758c8c4b8bdda6ff2bfdec6f9949f">   54</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_ie          REG_ADDR8(0x140301)</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a65eb458b3f0eff610d4424616f3e9615">   55</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_oen         REG_ADDR8(0x140302)</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a29e854f8d77914b8b2d5674dc1eea11f">   56</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_out         REG_ADDR8(0x140303)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a44c6e77d6c2634d4868b720065303264">   58</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_setting2    REG_ADDR32(0x140304)</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a5c967b9afad31e772b3dfa10c4168803">   59</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_pol         REG_ADDR8(0x140304)</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a24fa2ba91b8c40a73bdfaab80871bbbe">   60</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_ds          REG_ADDR8(0x140305)</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a20fa930d8a9de871baabcf62d207ad92">   61</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_gpio        REG_ADDR8(0x140306)</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#abd855bbac1940017f4f351869bc7f9e0">   62</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_irq_en      REG_ADDR8(0x140307)</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a58f21cac530b3c6f4b9e32bb33d7a4f6">   64</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_fs          REG_ADDR16(0x140330)</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#aa1738affc0bea97e14c3c2b54dd012b2">   65</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_fuc_l       REG_ADDR8(0x140330)</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a7ec54e29201a83b52ef51d825dd093d4">   66</a></span>&#160;<span class="preprocessor">#define reg_gpio_pa_fuc_h       REG_ADDR8(0x140331)</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">//PB</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a4878eaca5e332d2f6b604eb432b64851">   69</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_setting1    REG_ADDR32(0x140308)</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a4c6858dc61964725d52a26a3ac671c36">   70</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_in          REG_ADDR8(0x140308)</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#af6bc7d007fd63a77aa4e7b21b51688d2">   71</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_ie          REG_ADDR8(0x140309)</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a39596a1c30b1b58ae12cd547ed840b7c">   72</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_oen         REG_ADDR8(0x14030a)</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#aad64c11e0c42b30588c25d67b08e8064">   73</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_out         REG_ADDR8(0x14030b)</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ad6c2734f5491800f08396bac98886398">   75</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_setting2    REG_ADDR32(0x14030c)</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a6cba045aeaa1c9a84053768ef2b8a700">   76</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_pol         REG_ADDR8(0x14030c)</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a592e9a11bf3a85ffd5382e9231d96cb9">   77</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_ds          REG_ADDR8(0x14030d)</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a9341290660ca85c0f941797c825cbb99">   78</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_gpio        REG_ADDR8(0x14030e)</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ab15f5ed2bb08866c196c34917ca523c9">   79</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_irq_en      REG_ADDR8(0x14030f)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a7cc4daeb91aa856203bc5cf33873a09b">   81</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_fs          REG_ADDR16(0x140332)</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a9db5c7c6bec0378f742d50670765bd84">   82</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_fuc_l       REG_ADDR8(0x140332)</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#aa80342395cdb0550e7f99ef495b387c5">   83</a></span>&#160;<span class="preprocessor">#define reg_gpio_pb_fuc_h       REG_ADDR8(0x140333)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//PC</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a53b084aa1deb9c2a4cb9ff737913328d">   86</a></span>&#160;<span class="preprocessor">#define reg_gpio_pc_setting1    REG_ADDR32(0x140310)</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#aa06b34942268fabecac6f967a9e857c2">   87</a></span>&#160;<span class="preprocessor">#define reg_gpio_pc_in          REG_ADDR8(0x140310)</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a50f3100e5baaf94f59cbf37bb5005ca0">   88</a></span>&#160;<span class="preprocessor">#define areg_gpio_pc_ie         0xbd</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ae1d46ff62a3b45b6f3fc6145353e8716">   89</a></span>&#160;<span class="preprocessor">#define reg_gpio_pc_oen         REG_ADDR8(0x140312)</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#acc0871199bd92b9f685dfc1fb5f9125d">   90</a></span>&#160;<span class="preprocessor">#define reg_gpio_pc_out         REG_ADDR8(0x140313)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ac7ba926d8f94e60a7b5f70289e409338">   92</a></span>&#160;<span class="preprocessor">#define reg_gpio_pc_setting2    REG_ADDR32(0x140314)</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#acb5935ddeeef3a383d3070fe15116232">   93</a></span>&#160;<span class="preprocessor">#define reg_gpio_pc_pol         REG_ADDR8(0x140314)</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a4270249bf726834b0c5c8959f28f4806">   94</a></span>&#160;<span class="preprocessor">#define areg_gpio_pc_ds         0xbf</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a2ec9751e8dd54b060a8cadb03ad78aa2">   95</a></span>&#160;<span class="preprocessor">#define reg_gpio_pc_gpio        REG_ADDR8(0x140316)</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a31046604d5c16bd66e86f27972541a4b">   96</a></span>&#160;<span class="preprocessor">#define reg_gpio_pc_irq_en      REG_ADDR8(0x140317)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a2df284841e5653340d075d8111ab4b26">   98</a></span>&#160;<span class="preprocessor">#define reg_gpio_pc_fs          REG_ADDR16(0x140334)</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a884431701ac710baabbec1c29a30432f">   99</a></span>&#160;<span class="preprocessor">#define reg_gpio_pc_fuc_l       REG_ADDR8(0x140334)</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#af0a1c545346dc0ec688ccbfd2ec78345">  100</a></span>&#160;<span class="preprocessor">#define reg_gpio_pc_fuc_h       REG_ADDR8(0x140335)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">//PD</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a1790cc385b6e0458918eb18552312e95">  103</a></span>&#160;<span class="preprocessor">#define reg_gpio_pd_setting1    REG_ADDR32(0x140318)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#aa957afbc4266a27b0a5898ad05a78512">  104</a></span>&#160;<span class="preprocessor">#define reg_gpio_pd_in          REG_ADDR8(0x140318)</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a1199e3ef82fcfb9237cbe805b4826799">  105</a></span>&#160;<span class="preprocessor">#define areg_gpio_pd_ie         0xc0</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ad8e82a7e7c9fea62d99d5b4a0f156f03">  106</a></span>&#160;<span class="preprocessor">#define reg_gpio_pd_oen         REG_ADDR8(0x14031a)</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#af8d7506ba1c3f712d6c3ee181057d507">  107</a></span>&#160;<span class="preprocessor">#define reg_gpio_pd_out         REG_ADDR8(0x14031b)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ad1fa39221e61c1893f4c4f7eec670b87">  109</a></span>&#160;<span class="preprocessor">#define reg_gpio_pd_setting2    REG_ADDR32(0x14031c)</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a4e084255fd3c081d44a070555a91b87b">  110</a></span>&#160;<span class="preprocessor">#define reg_gpio_pd_pol         REG_ADDR8(0x14031c)</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#af6efe28ceb61d8088d293fcb6e1ec68e">  111</a></span>&#160;<span class="preprocessor">#define areg_gpio_pd_ds         0xc2</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a9388c00f51f9f2fb80e23fb20cedae19">  112</a></span>&#160;<span class="preprocessor">#define reg_gpio_pd_gpio        REG_ADDR8(0x14031e)</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a9f7c0f405a8b97d91079a061c7a70ffe">  113</a></span>&#160;<span class="preprocessor">#define reg_gpio_pd_irq_en      REG_ADDR8(0x14031f)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a5eb2c4678ef8a31c2282dec0408d4160">  115</a></span>&#160;<span class="preprocessor">#define reg_gpio_pd_fs          REG_ADDR16(0x140336)</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ab40240b1a32689d7ae9ec4401e6b0531">  116</a></span>&#160;<span class="preprocessor">#define reg_gpio_pd_fuc_l       REG_ADDR8(0x140336)//default 0xf0</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ab5d5e9cde746bf18a330dd4ada8f9051">  117</a></span>&#160;<span class="preprocessor">#define reg_gpio_pd_fuc_h       REG_ADDR8(0x140337)</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">//PE</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a6459d43f76d6d86093ae5c732bf50c3b">  120</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_setting1    REG_ADDR32(0x140320)</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a6aee824f756092150b3631898820701e">  121</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_in          REG_ADDR8(0x140320)</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ade54766e4cc73f84054b0b6e61519d56">  122</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_ie          REG_ADDR8(0x140321)</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a4915041a972caf399cfc4e53c89c6fb2">  123</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_oen         REG_ADDR8(0x140322)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ae9de7b8eace63c47e1031b572698df99">  124</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_out         REG_ADDR8(0x140323)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a0e9a3234846035464ffbf025195d31cd">  126</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_setting2    REG_ADDR32(0x140324)</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a342a95bc1435c71f81578e24884dc9f2">  127</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_pol         REG_ADDR8(0x140324)</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a9fdd3eaaa364b8e422933524a97c9cea">  128</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_ds          REG_ADDR8(0x140325)</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#adbef75271961b59fb1ebf2710b7f298d">  129</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_gpio        REG_ADDR8(0x140326)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a43a0f53ab519c886f98cc0330a524049">  130</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_irq_en      REG_ADDR8(0x140327)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a56022ae35352c3fb457202fce29b8854">  132</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_fs          REG_ADDR16(0x140350)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a8d7e5ae6141b821adf480492d08a9df7">  133</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_fuc_l       REG_ADDR8(0x140350)</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#afec426c11c74dd4c452f56699edb7274">  134</a></span>&#160;<span class="preprocessor">#define reg_gpio_pe_fuc_h       REG_ADDR8(0x140351)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//PF</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a9640d91a9e06e5bbe41adac8680c8f86">  137</a></span>&#160;<span class="preprocessor">#define reg_gpio_pf_setting1    REG_ADDR32(0x140328)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a3671ba9d7e31ef38124ea8fdf2761867">  138</a></span>&#160;<span class="preprocessor">#define reg_gpio_pf_in          REG_ADDR8(0x140328)</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a4248291bed933d2f940d62826d6a4462">  139</a></span>&#160;<span class="preprocessor">#define reg_gpio_pf_ie          REG_ADDR8(0x140329)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a61d2a24d9c0230bec8dded9e47633931">  140</a></span>&#160;<span class="preprocessor">#define reg_gpio_pf_oen         REG_ADDR8(0x14032a)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a4d5afd7a3835442a40db4ca6268430bf">  141</a></span>&#160;<span class="preprocessor">#define reg_gpio_pf_out         REG_ADDR8(0x14032b)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a5e99ac29c3aaec7a1510baa72f07d95b">  143</a></span>&#160;<span class="preprocessor">#define reg_gpio_pf_setting2    REG_ADDR32(0x14032c)</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#aae3313ce6d38f49993d2a7e77172aaaf">  144</a></span>&#160;<span class="preprocessor">#define reg_gpio_pf_ds          REG_ADDR8(0x14032d)</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a7383a6df5aa51476fae69e6606eebd23">  145</a></span>&#160;<span class="preprocessor">#define reg_gpio_pf_gpio        REG_ADDR8(0x14032e)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#afd8ddebaa1dc3a52569203a9a4146958">  147</a></span>&#160;<span class="preprocessor">#define reg_gpio_pf_fs          REG_ADDR16(0x140356)</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a328ff31a1a1319f8bace2731ca618d68">  148</a></span>&#160;<span class="preprocessor">#define reg_gpio_pf_fuc_l       REG_ADDR8(0x140356)</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a43ee429e3be9f027ac9ceefd3fe8778f">  149</a></span>&#160;<span class="preprocessor">#define reg_gpio_pf_fuc_h       REG_ADDR8(0x140357)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a6b693c6aaadf8b58b774f1dc358d8646">  151</a></span>&#160;<span class="preprocessor">#define reg_gpio_in(i)          REG_ADDR8(0x140300+((i&gt;&gt;8)&lt;&lt;3))</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#af3e58255f38d4a4a59582f2b8e09eff7">  152</a></span>&#160;<span class="preprocessor">#define reg_gpio_ie(i)          REG_ADDR8(0x140301+((i&gt;&gt;8)&lt;&lt;3))</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a490c5d0b1fec7cb3c5367dd85c8c7ed8">  153</a></span>&#160;<span class="preprocessor">#define reg_gpio_oen(i)         REG_ADDR8(0x140302+((i&gt;&gt;8)&lt;&lt;3))</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#aedc97007a00f8ae7ab771feb1034b65c">  154</a></span>&#160;<span class="preprocessor">#define reg_gpio_out(i)         REG_ADDR8(0x140303+((i&gt;&gt;8)&lt;&lt;3))</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a71d916910d35be67af7a8051f2bab2e0">  155</a></span>&#160;<span class="preprocessor">#define reg_gpio_pol(i)         REG_ADDR8(0x140304+((i&gt;&gt;8)&lt;&lt;3))</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#af666fe96f611705108b0e0ebf7a82e31">  156</a></span>&#160;<span class="preprocessor">#define reg_gpio_ds(i)          REG_ADDR8(0x140305+((i&gt;&gt;8)&lt;&lt;3))</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ae8e0dcc01251861a82b3787919db3850">  159</a></span>&#160;<span class="preprocessor">#define reg_gpio_func(i)            REG_ADDR8(0x140306+((i&gt;&gt;8)&lt;&lt;3))</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ae4b80740291f890fee3e2a5d58302aa7">  160</a></span>&#160;<span class="preprocessor">#define reg_gpio_irq_en(i)          REG_ADDR8(0x140307+((i&gt;&gt;8)&lt;&lt;3))  // reg_irq_mask: FLD_IRQ_GPIO_EN</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a67962d9c0de8faa69d602402f3393e4e">  161</a></span>&#160;<span class="preprocessor">#define reg_gpio_irq_risc0_en(i)    REG_ADDR8(0x140338 + (i &gt;&gt; 8))    // reg_irq_mask: FLD_IRQ_GPIO_RISC0_EN</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a2a0f5eb8116337fdce063d0c7af34c49">  162</a></span>&#160;<span class="preprocessor">#define reg_gpio_irq_risc1_en(i)    REG_ADDR8(0x140340 + (i &gt;&gt; 8))    // reg_irq_mask: FLD_IRQ_GPIO_RISC1_EN</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a4d5e75ee6c84fbe7d5a7d295290ae37b">  164</a></span>&#160;<span class="preprocessor">#define reg_gpio_func_mux(i)        REG_ADDR8(0x140330 + (((i&gt;&gt;8)&gt;3) ? 0x20 : ((i&gt;&gt;8)&lt;&lt;1) ) + ((i&amp;0x0f0) ? 1 : 0 ))</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#aba6c21e666c0e02943980386ce83fc87">  167</a></span>&#160;<span class="preprocessor">#define reg_gpio_irq_risc_mask      REG_ADDR8(0x140352)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0accaa22aca56be694998cc41649fad492">  169</a></span>&#160;    <a class="code" href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0accaa22aca56be694998cc41649fad492">FLD_GPIO_IRQ_MASK_GPIO</a>       =          BIT(0),</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0ac7e12fa81afe7bb54962ab8b5c80d4f9">  170</a></span>&#160;    <a class="code" href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0ac7e12fa81afe7bb54962ab8b5c80d4f9">FLD_GPIO_IRQ_MASK_GPIO2RISC0</a> =          BIT(1),</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0a6f1f8213bf2fa7f0f584b02259181d22">  171</a></span>&#160;    <a class="code" href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0a6f1f8213bf2fa7f0f584b02259181d22">FLD_GPIO_IRQ_MASK_GPIO2RISC1</a> =          BIT(2),</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0a76866fd126936cf50b02e44327a343d3">  173</a></span>&#160;    <a class="code" href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0a76866fd126936cf50b02e44327a343d3">FLD_GPIO_IRQ_LVL_GPIO</a>        =          BIT(4),</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0a6ce9094dadbb3db11c0b94771db662f0">  174</a></span>&#160;    <a class="code" href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0a6ce9094dadbb3db11c0b94771db662f0">FLD_GPIO_IRQ_LVL_GPIO2RISC0</a>  =          BIT(5),</div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0afca3b2e17deec352bc4295ced4cc6e6a">  175</a></span>&#160;    <a class="code" href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0afca3b2e17deec352bc4295ced4cc6e6a">FLD_GPIO_IRQ_LVL_GPIO2RISC1</a>  =          BIT(6),</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;};</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a9a9fded3cde689d3f6f24ad86d134a40">  178</a></span>&#160;<span class="preprocessor">#define reg_gpio_irq_ctrl       REG_ADDR8(0x140353)</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#af715e26dfffd1f8de1c18449e2770cffa7bdd5fe3c688724d1ad8374edcde4275">  180</a></span>&#160;    <a class="code" href="gpio__reg_8h.html#af715e26dfffd1f8de1c18449e2770cffa7bdd5fe3c688724d1ad8374edcde4275">FLD_GPIO_CORE_WAKEUP_EN</a>     = BIT(2),</div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#af715e26dfffd1f8de1c18449e2770cffa32f8289143a9abbfa6fc82ae7e4360f5">  181</a></span>&#160;    <a class="code" href="gpio__reg_8h.html#af715e26dfffd1f8de1c18449e2770cffa32f8289143a9abbfa6fc82ae7e4360f5">FLD_GPIO_CORE_INTERRUPT_EN</a>  = BIT(3),</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;};</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#ae0d141c80d92e1133c0eb0352c0aa4da">  183</a></span>&#160;<span class="preprocessor">#define reg_gpio_pad_mul_sel        REG_ADDR8(0x140355)</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#a40bcac94102aa4200683c99b0614d236">  185</a></span>&#160;<span class="preprocessor">#define reg_gpio_irq_clr           REG_ADDR8(0x140358)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="keyword">enum</span>{</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#afb730582952b7ceec73d7dc9bf7bef39a6ffd50eca899b5bccdc1665f3e22a627">  187</a></span>&#160;    <a class="code" href="gpio__reg_8h.html#afb730582952b7ceec73d7dc9bf7bef39a6ffd50eca899b5bccdc1665f3e22a627">FLD_GPIO_IRQ_CLR</a>                      = BIT(0),</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#afb730582952b7ceec73d7dc9bf7bef39a131cf7edaebbf033e568ade186c7527b">  188</a></span>&#160;    <a class="code" href="gpio__reg_8h.html#afb730582952b7ceec73d7dc9bf7bef39a131cf7edaebbf033e568ade186c7527b">FLD_GPIO_IRQ_GPIO2RISC0_CLR</a>           = BIT(1),</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="gpio__reg_8h.html#afb730582952b7ceec73d7dc9bf7bef39a80ac459481fe75c7f55e62e676c15d8e">  189</a></span>&#160;    <a class="code" href="gpio__reg_8h.html#afb730582952b7ceec73d7dc9bf7bef39a80ac459481fe75c7f55e62e676c15d8e">FLD_GPIO_IRQ_GPIO2RISC1_CLR</a> =           BIT(2),</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;};</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="gpio__reg_8h_html_ae8a3b6a5d0d3244ed73924ab2421a0d0accaa22aca56be694998cc41649fad492"><div class="ttname"><a href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0accaa22aca56be694998cc41649fad492">FLD_GPIO_IRQ_MASK_GPIO</a></div><div class="ttdef"><b>Definition:</b> gpio_reg.h:169</div></div>
<div class="ttc" id="gpio__reg_8h_html_afb730582952b7ceec73d7dc9bf7bef39a80ac459481fe75c7f55e62e676c15d8e"><div class="ttname"><a href="gpio__reg_8h.html#afb730582952b7ceec73d7dc9bf7bef39a80ac459481fe75c7f55e62e676c15d8e">FLD_GPIO_IRQ_GPIO2RISC1_CLR</a></div><div class="ttdef"><b>Definition:</b> gpio_reg.h:189</div></div>
<div class="ttc" id="gpio__reg_8h_html_af715e26dfffd1f8de1c18449e2770cffa7bdd5fe3c688724d1ad8374edcde4275"><div class="ttname"><a href="gpio__reg_8h.html#af715e26dfffd1f8de1c18449e2770cffa7bdd5fe3c688724d1ad8374edcde4275">FLD_GPIO_CORE_WAKEUP_EN</a></div><div class="ttdef"><b>Definition:</b> gpio_reg.h:180</div></div>
<div class="ttc" id="gpio__reg_8h_html_afb730582952b7ceec73d7dc9bf7bef39a131cf7edaebbf033e568ade186c7527b"><div class="ttname"><a href="gpio__reg_8h.html#afb730582952b7ceec73d7dc9bf7bef39a131cf7edaebbf033e568ade186c7527b">FLD_GPIO_IRQ_GPIO2RISC0_CLR</a></div><div class="ttdef"><b>Definition:</b> gpio_reg.h:188</div></div>
<div class="ttc" id="gpio__reg_8h_html_af715e26dfffd1f8de1c18449e2770cffa32f8289143a9abbfa6fc82ae7e4360f5"><div class="ttname"><a href="gpio__reg_8h.html#af715e26dfffd1f8de1c18449e2770cffa32f8289143a9abbfa6fc82ae7e4360f5">FLD_GPIO_CORE_INTERRUPT_EN</a></div><div class="ttdef"><b>Definition:</b> gpio_reg.h:181</div></div>
<div class="ttc" id="gpio__reg_8h_html_ae8a3b6a5d0d3244ed73924ab2421a0d0a76866fd126936cf50b02e44327a343d3"><div class="ttname"><a href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0a76866fd126936cf50b02e44327a343d3">FLD_GPIO_IRQ_LVL_GPIO</a></div><div class="ttdef"><b>Definition:</b> gpio_reg.h:173</div></div>
<div class="ttc" id="gpio__reg_8h_html_ae8a3b6a5d0d3244ed73924ab2421a0d0afca3b2e17deec352bc4295ced4cc6e6a"><div class="ttname"><a href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0afca3b2e17deec352bc4295ced4cc6e6a">FLD_GPIO_IRQ_LVL_GPIO2RISC1</a></div><div class="ttdef"><b>Definition:</b> gpio_reg.h:175</div></div>
<div class="ttc" id="gpio__reg_8h_html_ae8a3b6a5d0d3244ed73924ab2421a0d0a6ce9094dadbb3db11c0b94771db662f0"><div class="ttname"><a href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0a6ce9094dadbb3db11c0b94771db662f0">FLD_GPIO_IRQ_LVL_GPIO2RISC0</a></div><div class="ttdef"><b>Definition:</b> gpio_reg.h:174</div></div>
<div class="ttc" id="gpio__reg_8h_html_afb730582952b7ceec73d7dc9bf7bef39a6ffd50eca899b5bccdc1665f3e22a627"><div class="ttname"><a href="gpio__reg_8h.html#afb730582952b7ceec73d7dc9bf7bef39a6ffd50eca899b5bccdc1665f3e22a627">FLD_GPIO_IRQ_CLR</a></div><div class="ttdef"><b>Definition:</b> gpio_reg.h:187</div></div>
<div class="ttc" id="gpio__reg_8h_html_ae8a3b6a5d0d3244ed73924ab2421a0d0a6f1f8213bf2fa7f0f584b02259181d22"><div class="ttname"><a href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0a6f1f8213bf2fa7f0f584b02259181d22">FLD_GPIO_IRQ_MASK_GPIO2RISC1</a></div><div class="ttdef"><b>Definition:</b> gpio_reg.h:171</div></div>
<div class="ttc" id="gpio__reg_8h_html_ae8a3b6a5d0d3244ed73924ab2421a0d0ac7e12fa81afe7bb54962ab8b5c80d4f9"><div class="ttname"><a href="gpio__reg_8h.html#ae8a3b6a5d0d3244ed73924ab2421a0d0ac7e12fa81afe7bb54962ab8b5c80d4f9">FLD_GPIO_IRQ_MASK_GPIO2RISC0</a></div><div class="ttdef"><b>Definition:</b> gpio_reg.h:170</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_1168cc3fafbbeb392d47926f8117eace.html">B91_Driver_Demo</a></li><li class="navelem"><a class="el" href="dir_5709318247154c62888f928c62d473d2.html">drivers</a></li><li class="navelem"><a class="el" href="dir_69c112c435a8545565ab0dd11eeda758.html">B91</a></li><li class="navelem"><a class="el" href="dir_718164420ec71f7a8c173944be786975.html">reg_include</a></li><li class="navelem"><a class="el" href="gpio__reg_8h.html">gpio_reg.h</a></li>
    <li class="footer">Generated on Tue Sep 15 2020 13:20:39 for API User guide for TLSRB91 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
