m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11f vlog 2021.1 2021.01, Jan 19 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/questasim64_2021.1/examples
T_opt
!s110 1710671049
V6X8FZlK6i^k<<::7GCHgA1
Z2 04 11 4 work datapath_tb fast 0
=1-204747eb81ff-65f6c4c8-34e-22cc
Z3 !s124 OEM100
Z4 o-quiet -auto_acc_if_foreign -work work +acc
Z5 tCvgOpt 0
n@_opt
Z6 OL;O;2021.1;73
R1
T_opt1
!s110 1710670966
V7F^e]LF0ff6Q0<>bJ39F[2
04 3 4 work alu fast 0
=2-204747eb81ff-65f6c475-31c-1a64
R3
o-quiet -auto_acc_if_foreign -work work
R5
n@_opt1
R6
R1
T_opt2
!s110 1710702072
VEB5b;O?[SJacoDiSTd>dI0
R2
=1-204747eb81ff-65f73df8-4b-13a0
R3
R4
R5
n@_opt2
R6
valu
Z7 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
!s110 1710702058
!i10b 1
!s100 b<i2_OgeN1lK<UA5D=<6f1
IYc7XhH85]R6nYY>LWEMQ:0
S1
Z8 dE:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type
Z9 w1709700303
8E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/alu.sv
FE:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/alu.sv
!i122 10
L0 1 22
Z10 VDg1SIo80bB@j0V0VzS_@n1
Z11 OL;L;2021.1;73
r1
!s85 0
31
!s108 1710702058.000000
!s107 E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/alu.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/alu.sv|
!i113 0
Z12 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R5
vcontroller
R7
Z13 !s110 1710702059
!i10b 1
!s100 9AT;2A249H?WUfkHo]<n01
IIBP]oBRMD1]cZNCEEa=Z;1
S1
R8
w1710674851
8E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/controller.sv
FE:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/controller.sv
!i122 11
L0 3 165
R10
R11
r1
!s85 0
31
Z14 !s108 1710702059.000000
!s107 E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/controller.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/controller.sv|
!i113 0
R12
R5
vdata_memory
R7
R13
!i10b 1
!s100 7G<ZD4>I9_;EiNIJ<KE3g3
IY]BN@H611IDNCm4]>HYaE0
S1
R8
w1710670932
8E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/data_memory.sv
FE:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/data_memory.sv
!i122 12
L0 4 42
R10
R11
r1
!s85 0
31
R14
!s107 E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/data_memory.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/data_memory.sv|
!i113 0
R12
R5
vdatapath
R7
R13
!i10b 1
!s100 30;J==zaU>nGzFS6i7Ehg1
IHb?lTNDVOIHjCdYz3m4a`2
S1
R8
w1710678541
8E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/datapath.sv
FE:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/datapath.sv
!i122 13
L0 1 106
R10
R11
r1
!s85 0
31
R14
!s107 E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/datapath.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/datapath.sv|
!i113 0
R12
R5
vdatapath_tb
R7
R13
!i10b 1
!s100 Ha>Pb`k]8b9dXG>I;1@QT0
InXW03YD@z1W9<<H^2OiDN1
S1
R8
w1710702048
8E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/datapath_tb.sv
FE:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/datapath_tb.sv
!i122 14
Z15 L0 1 34
R10
R11
r1
!s85 0
31
R14
!s107 E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/datapath_tb.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/datapath_tb.sv|
!i113 0
R12
R5
vimm_gene
R7
R13
!i10b 1
!s100 =^2@H:Y@=fmhJnDjTHn070
IVM2Mb@eAgEl`P:<6gLUjm2
S1
R8
w1710669692
8E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/imm_gene.sv
FE:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/imm_gene.sv
!i122 15
L0 1 29
R10
R11
r1
!s85 0
31
R14
!s107 E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/imm_gene.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/imm_gene.sv|
!i113 0
R12
R5
vinstruction_memory
R7
R13
!i10b 1
!s100 S<2b:XN>Eie3NHoXTRjNj0
IFE;X?AGKWUCGldiooOFfN1
S1
R8
w1710672993
8E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/instruction_memory.sv
FE:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/instruction_memory.sv
!i122 16
L0 4 33
R10
R11
r1
!s85 0
31
R14
!s107 E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/instruction_memory.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/instruction_memory.sv|
!i113 0
R12
R5
vmux_2x1
R7
R13
!i10b 1
!s100 ?C;U^IoVAaN6HH6>gTMH[3
I4QTJjo^@502Q0ZoP8IATR3
S1
R8
w1710613352
8E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/mux_2x1.sv
FE:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/mux_2x1.sv
!i122 17
L0 1 10
R10
R11
r1
!s85 0
31
R14
!s107 E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/mux_2x1.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/mux_2x1.sv|
!i113 0
R12
R5
vprogram_counter
R7
Z16 !s110 1710702060
!i10b 1
!s100 bcFkZz3Hh0:8=WPK4]ohf1
ICBSMkGf0ie3;_3E]3I9C51
S1
R8
R9
8E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/program_counter.sv
FE:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/program_counter.sv
!i122 18
L0 1 16
R10
R11
r1
!s85 0
31
R14
!s107 E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/program_counter.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/program_counter.sv|
!i113 0
R12
R5
vreg_file
R7
R16
!i10b 1
!s100 M2hRDeZ>Ki[`gl@3m1fZ:0
IIgGG?dhglUI<^_ljDHzf_3
S1
R8
w1710675274
8E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/reg_file.sv
FE:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/reg_file.sv
!i122 19
R15
R10
R11
r1
!s85 0
31
!s108 1710702060.000000
!s107 E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/reg_file.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|E:/github_repos/single_cycle_processor_design_RISC-V_EE-UET_Lahore_CA/R_I_type/reg_file.sv|
!i113 0
R12
R5
