// Seed: 3665855825
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
  tri1 id_5;
  wire id_6;
  assign id_1 = 1;
  wire id_7;
  assign id_2 = 1'b0;
  assign id_5 = 1;
  assign id_1 = 1;
  assign id_1 = 1;
  supply1  id_8  =  1  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  =  1  ,  id_25  =  id_18  ,  id_26  ,  id_27  ,  id_28  ,  id_29  =  1  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  always begin : LABEL_0
    id_5 <= id_3;
  end
  wire id_6 = 1'b0;
  wire id_7;
endmodule
