m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/simulation/modelsim
Ealu
Z1 w1593539569
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
Z5 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd
l0
L10
V[CXhGL8kk`@@O4]WkX50X1
!s100 M`5Q2UfF7QWlz:ZZ7SWEZ3
Z6 OV;C;10.3d;59
31
Z7 !s110 1593630947
!i10b 1
Z8 !s108 1593630947.396000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd|
Z10 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ALU.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1
Aaluarch
Z13 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z14 DPx6 altera 11 dffeas_pack 0 22 UnfbeWGEe]KW7:DTn;?VS1
Z15 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z16 DPx6 altera 28 altera_primitives_components 0 22 ]KYk:P<?aKG^=ZNSeb8Pf3
Z17 DEx4 work 10 mulcounter 0 22 6JLf1>N03^gPOI9]Y6g:j0
R2
R3
Z18 DEx4 work 3 alu 0 22 [CXhGL8kk`@@O4]WkX50X1
l216
L67
VTQ;B0SY`e[;CZ4dUI;Q>P1
!s100 _]=ffK=7fGY7kg7IUg>Kd2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Earithmeticshiftright
Z19 w1593034854
R2
R3
R0
Z20 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
Z21 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd
l0
L9
VFghBZ<bh6UTE`NFU]Wk4N3
!s100 1;LVfA3`G1IoUOVKdhHgM1
R6
31
Z22 !s110 1593630941
!i10b 1
Z23 !s108 1593630941.293000
Z24 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd|
Z25 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ArithmeticShiftRight.vhd|
!i113 1
R11
R12
Aarithmeticshiftrightarch
R2
R3
DEx4 work 20 arithmeticshiftright 0 22 FghBZ<bh6UTE`NFU]Wk4N3
l52
L38
Vk0mzVAGGOid_7JdeY6[102
!s100 _Y0=81[??;6_N`m?^Gm953
R6
31
R22
!i10b 1
R23
R24
R25
!i113 1
R11
R12
Eblockand
Z26 w1590721899
R2
R3
R0
Z27 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
Z28 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd
l0
L9
V94XKZA43fzlW[3;A7hO?G0
!s100 a]C;aJ>Ja5ZPJ95@kWcMd3
R6
31
Z29 !s110 1593630940
!i10b 1
Z30 !s108 1593630940.696000
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd|
Z32 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockAnd.vhd|
!i113 1
R11
R12
Ablockandarch
R2
R3
DEx4 work 8 blockand 0 22 94XKZA43fzlW[3;A7hO?G0
l40
L31
V3FNA^]H0MFXzmLWe0`JgM1
!s100 ol2DlAnmbgoRP:[l`RDiD3
R6
31
R29
!i10b 1
R30
R31
R32
!i113 1
R11
R12
Eblockor
R26
R2
R3
R0
Z33 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
Z34 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd
l0
L9
Vi[Bz3`jURW5<fgaO7OAIL2
!s100 mUH[OGcXei[A==c_hCXPC3
R6
31
R29
!i10b 1
Z35 !s108 1593630940.089000
Z36 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd|
Z37 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockOr.vhd|
!i113 1
R11
R12
Ablockorarch
R2
R3
DEx4 work 7 blockor 0 22 i[Bz3`jURW5<fgaO7OAIL2
l42
L31
VdfiJZ6oRZf5dVUfDD:a062
!s100 <zGjdU7B7?6_`FB9`3o9l1
R6
31
R29
!i10b 1
R35
R36
R37
!i113 1
R11
R12
Eblockxor
R26
R2
R3
R0
Z38 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
Z39 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd
l0
L9
VX2T4CL;KzAOzT8ZM[;z8@2
!s100 NXG^z3^[L[Jf5O><Kl67I2
R6
31
Z40 !s110 1593630939
!i10b 1
Z41 !s108 1593630939.476000
Z42 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd|
Z43 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BlockXor.vhd|
!i113 1
R11
R12
Ablockxorarch
R2
R3
DEx4 work 8 blockxor 0 22 X2T4CL;KzAOzT8ZM[;z8@2
l42
L31
VBo;TOX5=ngHLiTIzBKZgk2
!s100 FZKfd?J9@AV6D3>bT[`UT0
R6
31
R40
!i10b 1
R41
R42
R43
!i113 1
R11
R12
Eboothdecoder
Z44 w1590348989
R2
R3
R0
Z45 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
Z46 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd
l0
L9
V`N=Q<P`UF5D?hiBna58;g2
!s100 zl_VTgY<O3I9zzgm8Y[3n2
R6
31
Z47 !s110 1593630938
!i10b 1
Z48 !s108 1593630938.854000
Z49 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd|
Z50 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/BoothDecoder.vhd|
!i113 1
R11
R12
Aboothdecoderarch
R2
R3
DEx4 work 12 boothdecoder 0 22 `N=Q<P`UF5D?hiBna58;g2
l46
L37
VmLi^5M1ZGl>8^h6b:RBPZ2
!s100 =?z^:bY0:Ubk:aL8RPD1l2
R6
31
R47
!i10b 1
R48
R49
R50
!i113 1
R11
R12
Econtrolunit
Z51 w1593545834
R13
R14
R15
R16
R2
R3
R0
Z52 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
Z53 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd
l0
L21
VM:lQfbo7RnG5XA1P5k^1R2
!s100 >@0K33SGoCUAIKkFj_a1U3
R6
31
Z54 !s110 1593630946
!i10b 1
Z55 !s108 1593630946.661000
Z56 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd|
Z57 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/ControlUnit.vhd|
!i113 1
R11
R12
Acontrolunitarch
R13
R14
R15
R16
R2
R3
Z58 DEx4 work 11 controlunit 0 22 M:lQfbo7RnG5XA1P5k^1R2
l72
L47
VICMZTH=GY?PGj=T2cB`nP0
!s100 El]XNd2EcfN0=JPSkCD6D2
R6
31
R54
!i10b 1
R55
R56
R57
!i113 1
R11
R12
Ecounter
Z59 w1593546283
R13
R14
R15
R16
R2
R3
R0
Z60 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
Z61 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd
l0
L11
VlZD]jcdTB^RBdKk5<5Q<=0
!s100 ihKATfgbbAzXo42IGe49c0
R6
31
Z62 !s110 1593630942
!i10b 1
Z63 !s108 1593630942.598000
Z64 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd|
Z65 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Counter.vhd|
!i113 1
R11
R12
Acounterarch
R13
R14
R15
R16
R2
R3
Z66 DEx4 work 7 counter 0 22 lZD]jcdTB^RBdKk5<5Q<=0
l44
L34
VOd2@HT[zRnDZ1g<?<>^0k1
!s100 EH<3kC[h`VbJFUfOoacJL3
R6
31
R62
!i10b 1
R63
R64
R65
!i113 1
R11
R12
Ecraadder10
R26
R2
R3
R0
Z67 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
Z68 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd
l0
L9
V]6=1QR[_OPWh`AEVQJVil1
!s100 6>^O9>>HQh:FTm]W5zgJe2
R6
31
Z69 !s110 1593630937
!i10b 1
Z70 !s108 1593630937.660000
Z71 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd|
Z72 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder10.vhd|
!i113 1
R11
R12
Acraadder10arch
R2
R3
DEx4 work 10 craadder10 0 22 ]6=1QR[_OPWh`AEVQJVil1
l46
L35
V6I8zM`UjIaP6JU_=AdLhf0
!s100 ?MQn]bDB8MT1ki>]g6gHj3
R6
31
R69
!i10b 1
R70
R71
R72
!i113 1
R11
R12
Ecraadder14
R26
R2
R3
R0
Z73 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
Z74 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd
l0
L9
V9WzDkoo7;9X1HFGALP5Kj3
!s100 c^8D7?UA2S<_1VZAKzZ3j3
R6
31
R69
!i10b 1
Z75 !s108 1593630937.049000
Z76 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd|
Z77 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder14.vhd|
!i113 1
R11
R12
Acraadder14arch
R2
R3
DEx4 work 10 craadder14 0 22 9WzDkoo7;9X1HFGALP5Kj3
l46
L35
VjMD^Dd:]?RGz5QfPIi4JE2
!s100 DWR4cQT4Ue1GbAOSEKh;[2
R6
31
R69
!i10b 1
R75
R76
R77
!i113 1
R11
R12
Ecraadder18
R26
R2
R3
R0
Z78 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
Z79 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd
l0
L9
VLl5?B>R2HoTVnK6JnL5SR1
!s100 JlH897ZEQ?z@]de9n6fT00
R6
31
Z80 !s110 1593630936
!i10b 1
Z81 !s108 1593630936.422000
Z82 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd|
Z83 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder18.vhd|
!i113 1
R11
R12
Acraadder18arch
R2
R3
DEx4 work 10 craadder18 0 22 Ll5?B>R2HoTVnK6JnL5SR1
l46
L35
V?gdJ48EegeQBEiBA70h7m2
!s100 Z<37O`_=`I@YD5eoNSH9^0
R6
31
R80
!i10b 1
R81
R82
R83
!i113 1
R11
R12
Ecraadder22
R26
R2
R3
R0
Z84 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
Z85 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd
l0
L9
VlXEPSTIz6gJ3b[=R=bnXQ2
!s100 fm<FQIAX6HE<XkFhjnnMM0
R6
31
Z86 !s110 1593630935
!i10b 1
Z87 !s108 1593630935.734000
Z88 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd|
Z89 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder22.vhd|
!i113 1
R11
R12
Acraadder22arch
R2
R3
DEx4 work 10 craadder22 0 22 lXEPSTIz6gJ3b[=R=bnXQ2
l46
L35
V;Y:H41k85f8k_z7IJnYV21
!s100 nh4VzfEN3F7QN7VaQMjOF0
R6
31
R86
!i10b 1
R87
R88
R89
!i113 1
R11
R12
Ecraadder26
R26
R2
R3
R0
Z90 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
Z91 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd
l0
L9
VM1P;9E3AXig9F5mT^[]Xg2
!s100 SAjNo]GbQXmRST_MHT`8h2
R6
31
R86
!i10b 1
Z92 !s108 1593630935.059000
Z93 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd|
Z94 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder26.vhd|
!i113 1
R11
R12
Acraadder26arch
R2
R3
DEx4 work 10 craadder26 0 22 M1P;9E3AXig9F5mT^[]Xg2
l46
L35
VVjdM8>RBZCZjDZJM1OeKl1
!s100 Ic<Ja<J0BJ@J0_5X;ijk:0
R6
31
R86
!i10b 1
R92
R93
R94
!i113 1
R11
R12
Ecraadder30
R26
R2
R3
R0
Z95 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
Z96 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd
l0
L9
VPLh0mRj4XUTOKJ]XQZ0[P3
!s100 ;C`HBg4MkQj9nmHfBOz8c3
R6
31
Z97 !s110 1593630934
!i10b 1
Z98 !s108 1593630934.400000
Z99 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd|
Z100 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder30.vhd|
!i113 1
R11
R12
Acraadder30arch
R2
R3
DEx4 work 10 craadder30 0 22 PLh0mRj4XUTOKJ]XQZ0[P3
l46
L35
VPCD7XAP[j<:<Cj;?l3Y9h0
!s100 O1c6fRi7S[@T<H0bfCW@Y1
R6
31
R97
!i10b 1
R98
R99
R100
!i113 1
R11
R12
Ecraadder32
R26
R2
R3
R0
Z101 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
Z102 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd
l0
L9
V]X=`3<oefT=dK]d7Ocb6M0
!s100 GBb]HL0NJ_nf?]e2T1Pel0
R6
31
Z103 !s110 1593630933
!i10b 1
Z104 !s108 1593630933.701000
Z105 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd|
Z106 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder32.vhd|
!i113 1
R11
R12
Acraadder32arch
R2
R3
DEx4 work 10 craadder32 0 22 ]X=`3<oefT=dK]d7Ocb6M0
l46
L35
V6edlbmnYaNjdSGc7_Fa=B2
!s100 61_G[?:mDRF?__e2BRJ_O1
R6
31
R103
!i10b 1
R104
R105
R106
!i113 1
R11
R12
Ecraadder6
R26
R2
R3
R0
Z107 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
Z108 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd
l0
L9
VPb5j@ha6LkF]13l]kb^0m2
!s100 ?C9]fhFS[O7eC9nAC]ISC3
R6
31
R47
!i10b 1
Z109 !s108 1593630938.256000
Z110 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd|
Z111 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CRAAdder6.vhd|
!i113 1
R11
R12
Acraadder6arch
R2
R3
DEx4 work 9 craadder6 0 22 Pb5j@ha6LkF]13l]kb^0m2
l46
L35
VB80bDd30jP[ZW;<o810SV1
!s100 DihDb^OdfWf8a]TDXA<`?0
R6
31
R47
!i10b 1
R109
R110
R111
!i113 1
R11
R12
Ecsr
Z112 w1590442980
R13
R14
R15
R16
R2
R3
R0
Z113 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
Z114 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd
l0
L36
V5k;j<A27VZO0g^QD[@HFA2
!s100 XO;NBF>l96AFnZ5=6`OaX2
R6
31
R54
!i10b 1
Z115 !s108 1593630945.996000
Z116 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd|
Z117 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/CSR.vhd|
!i113 1
R11
R12
Acsrarch
R13
R14
R15
R16
R2
R3
Z118 DEx4 work 3 csr 0 22 5k;j<A27VZO0g^QD[@HFA2
l96
L53
VG5Ue:@IP>[J0hXEMU`QPB0
!s100 9o[JX=WOj2^Df<2l7BNaS0
R6
31
R54
!i10b 1
R115
R116
R117
!i113 1
R11
R12
Efullpartialproduct
R44
R2
R3
R0
Z119 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
Z120 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd
l0
L9
VSQzzoE4bKFE_C`olIhA_D2
!s100 =_YdA>`LnhEDE:Od`PdmI3
R6
31
R103
!i10b 1
Z121 !s108 1593630932.967000
Z122 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd|
Z123 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/FullPartialProduct.vhd|
!i113 1
R11
R12
Afullpartialproductarch
R2
R3
DEx4 work 18 fullpartialproduct 0 22 SQzzoE4bKFE_C`olIhA_D2
l56
L37
V^UWI0cK`];ncoE[]W0i0S1
!s100 QAmF92SKFNOPadAEKJbg30
R6
31
R103
!i10b 1
R121
R122
R123
!i113 1
R11
R12
Einputmanager
Z124 w1592867555
Z125 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z126 DPx4 work 16 registerspackage 0 22 `BO537daX:@962>1NH>0A2
R2
R3
R0
Z127 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
Z128 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd
l0
L20
V24Jl8;lned7cA<kdm_5Vc3
!s100 dQ>PN9dZN_5B97GV8WcJ91
R6
31
Z129 !s110 1593630949
!i10b 1
Z130 !s108 1593630949.484000
Z131 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd|
Z132 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/InputManager.vhd|
!i113 1
R11
R12
Ainputmanagerarch
R125
R126
R2
R3
Z133 DEx4 work 12 inputmanager 0 22 24Jl8;lned7cA<kdm_5Vc3
l57
L34
VQQ4=afO5BoaR_G9Ma?LTI3
!s100 5cQ]Edz]LIRI_>[:SJF>V0
R6
31
R129
!i10b 1
R130
R131
R132
!i113 1
R11
R12
Eir
Z134 w1593035928
R2
R3
R0
Z135 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
Z136 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd
l0
L10
VLn<d?FdC[1mbV`?CbVA7m3
!s100 <JXTj5e185eTP437K]0Ab3
R6
31
Z137 !s110 1593630945
!i10b 1
Z138 !s108 1593630945.358000
Z139 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd|
Z140 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Ir.vhd|
!i113 1
R11
R12
Airarch
R2
R3
Z141 DEx4 work 2 ir 0 22 Ln<d?FdC[1mbV`?CbVA7m3
l55
L41
VMjKBnPm5Nc@I@`PiGXDg;1
!s100 gHc1EjUDCe>@^0VYBia:c3
R6
31
R137
!i10b 1
R138
R139
R140
!i113 1
R11
R12
Eleftshift
Z142 w1593034826
R2
R3
R0
Z143 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
Z144 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd
l0
L9
VZXA04Sm>JDTG`PbFJNUMF0
!s100 ;n:eTg>P12PGGD[ATZ8d@3
R6
31
Z145 !s110 1593630932
!i10b 1
Z146 !s108 1593630932.206000
Z147 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd|
Z148 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LeftShift.vhd|
!i113 1
R11
R12
Aleftshiftarch
R2
R3
DEx4 work 9 leftshift 0 22 ZXA04Sm>JDTG`PbFJNUMF0
l52
L38
V=7m:cJdj5<lzd`VXhldNi2
!s100 O;Y@R7;mG_]b7mVADgjXa0
R6
31
R145
!i10b 1
R146
R147
R148
!i113 1
R11
R12
Elogicalshiftright
Z149 w1593034832
R2
R3
R0
Z150 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
Z151 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd
l0
L9
VA>jjm8cQUD^]4:o=ji<372
!s100 zOCAk2=Go>2EiBWN`Y[3T2
R6
31
Z152 !s110 1593630931
!i10b 1
Z153 !s108 1593630931.466000
Z154 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd|
Z155 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/LogicalShiftRight.vhd|
!i113 1
R11
R12
Alogicalshiftrightarch
R2
R3
DEx4 work 17 logicalshiftright 0 22 A>jjm8cQUD^]4:o=ji<372
l52
L38
V>Zn:F:A@fe9I53:BB[SfQ0
!s100 ii<4Q7m5:Cc=KahXWNZ@z1
R6
31
R152
!i10b 1
R153
R154
R155
!i113 1
R11
R12
Emar
Z156 w1593031838
R13
R14
R15
R16
R2
R3
R0
Z157 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
Z158 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd
l0
L11
VIY^1UQ2CCDAb7>Tk;O<990
!s100 ;eT`3LKTmj[<YoG2h]Pa;2
R6
31
R22
!i10b 1
Z159 !s108 1593630941.903000
Z160 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd|
Z161 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MAR.vhd|
!i113 1
R11
R12
Amararch
R13
R14
R15
R16
R2
R3
Z162 DEx4 work 3 mar 0 22 IY^1UQ2CCDAb7>Tk;O<990
l41
L33
VM42g73QoVE=JSF2P[Mzb^3
!s100 <9:_1[b?:H>bnN5WW35KP0
R6
31
R22
!i10b 1
R159
R160
R161
!i113 1
R11
R12
Emulcounter
Z163 w1593539416
R13
R14
R15
R16
R2
R3
R0
Z164 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
Z165 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd
l0
L11
V6JLf1>N03^gPOI9]Y6g:j0
!s100 2^RKnaB0D]ghS[5fodc^P3
R6
31
Z166 !s110 1593630928
!i10b 1
Z167 !s108 1593630928.365000
Z168 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd|
Z169 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MulCounter.vhd|
!i113 1
R11
R12
Amulcounterarch
R13
R14
R15
R16
R2
R3
R17
l30
L23
VMFQ3:cM<_jPUR0?_U<HX81
!s100 >DbXoZBQlemBhBCfP^^890
R6
31
R166
!i10b 1
R167
R168
R169
!i113 1
R11
R12
Emultiplier32bits
R26
R2
R3
R0
Z170 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
Z171 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd
l0
L9
VA]MS2A`lB>Wc;TNL7LZN33
!s100 T_m@cjgYIjT>_]lGlR32V1
R6
31
Z172 !s110 1593630930
!i10b 1
Z173 !s108 1593630930.713000
Z174 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd|
Z175 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Multiplier32Bits.vhd|
!i113 1
R11
R12
Amultiplier32bitsarch
R2
R3
DEx4 work 16 multiplier32bits 0 22 A]MS2A`lB>Wc;TNL7LZN33
l222
L30
VZEmOkWbQ1jh3[54Q`V1DF3
!s100 99?Dl@<9^1WXRPbICM6KL3
R6
31
R172
!i10b 1
R173
R174
R175
!i113 1
R11
R12
Emymemory
Z176 w1593630882
Z177 DPx9 altera_mf 20 altera_mf_components 0 22 :zX8E]9f?PCk8X:Y[X97:1
R2
R3
R0
Z178 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
Z179 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd
l0
L43
VZBB^_Z^7Uh<WZ_P5F0MIl1
!s100 BAf2e29eGWNG;@DZ3B>CP2
R6
31
Z180 !s110 1593630927
!i10b 1
Z181 !s108 1593630927.537000
Z182 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd|
Z183 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/MyMemory.vhd|
!i113 1
R11
R12
Asyn
R177
R2
R3
Z184 DEx4 work 8 mymemory 0 22 ZBB^_Z^7Uh<WZ_P5F0MIl1
l59
L55
VeBmHE651_4SQ8lZ`@[5=l0
!s100 3m^KJh[]m84_8bEF:]8[71
R6
31
R180
!i10b 1
R181
R182
R183
!i113 1
R11
R12
Poutputcontrolpackage
R125
R2
R3
Z185 w1593197521
R0
Z186 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
Z187 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd
l0
L18
VFnA^emdzmFe@z1[VCB4NA3
!s100 Jc8Z53U`ToodEgbiQTD5L2
R6
31
Z188 !s110 1593630929
!i10b 1
Z189 !s108 1593630929.933000
Z190 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd|
Z191 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputControlPackage.vhd|
!i113 1
R11
R12
Bbody
Z192 DPx4 work 20 outputcontrolpackage 0 22 FnA^emdzmFe@z1[VCB4NA3
R125
R2
R3
l0
L48
VVJE]6E7DlK78k0QMgi2?N3
!s100 ?3BP]VR8diM05_OgZAkc_1
R6
31
R188
!i10b 1
R189
R190
R191
!i113 1
R11
R12
Z193 nbody
Eoutputmanager
Z194 w1593361833
R125
R126
R2
R3
R0
Z195 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
Z196 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd
l0
L20
V<`2AnL5`mRM=;5PzB[5?M1
!s100 :H=J>@[lgW<>PkKCShIbD3
R6
31
Z197 !s110 1593630948
!i10b 1
Z198 !s108 1593630948.824000
Z199 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd|
Z200 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/OutputManager.vhd|
!i113 1
R11
R12
Aoutputmanagerarch
R125
R126
R2
R3
Z201 DEx4 work 13 outputmanager 0 22 <`2AnL5`mRM=;5PzB[5?M1
l55
L36
VCYE[O3I:mZNilB1Q9_JDz0
!s100 CRCH]JKZQf@`DW<eVMH@62
R6
31
R197
!i10b 1
R198
R199
R200
!i113 1
R11
R12
Epc
Z202 w1592951643
R2
R3
R0
Z203 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
Z204 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd
l0
L9
Vhh^hUolf3X?A9<^cI]PDm3
!s100 2NZZ9SNXb`PTC[GB2l_A:3
R6
31
Z205 !s110 1593630944
!i10b 1
Z206 !s108 1593630944.704000
Z207 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd|
Z208 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PC.vhd|
!i113 1
R11
R12
Apcarch
R2
R3
Z209 DEx4 work 2 pc 0 22 hh^hUolf3X?A9<^cI]PDm3
l52
L37
V3an3F=_Fc[6K8>3mKUfCJ2
!s100 Pk_7NJN^SW<EOS4Lc=KBo1
R6
31
R205
!i10b 1
R206
R207
R208
!i113 1
R11
R12
Eperiphericcircuit
Z210 w1593197021
R2
R3
R0
Z211 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
Z212 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd
l0
L22
VB=5bY49iMn?EjU`BCoAjM0
!s100 N5jBA?S2XJce=>N43H:W20
R6
31
R188
!i10b 1
Z213 !s108 1593630929.156000
Z214 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd|
Z215 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/PeriphericCircuit.vhd|
!i113 1
R11
R12
Aperiphericcircuitarch
R2
R3
Z216 DEx4 work 17 periphericcircuit 0 22 B=5bY49iMn?EjU`BCoAjM0
l49
L36
VoNM6oD6YCT54N@EM@aalS2
!s100 oOXVMl>IZl`N]bbgnF>S]2
R6
31
R188
!i10b 1
R213
R214
R215
!i113 1
R11
R12
Eregisters
Z217 w1592761482
R125
R126
R2
R3
R0
Z218 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
Z219 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd
l0
L20
VHCAZ0I:ccDJF>n[@f<1b00
!s100 Jh5WjNG^^]R50[icf9_C_3
R6
31
Z220 !s110 1593630950
!i10b 1
Z221 !s108 1593630950.127000
Z222 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd|
Z223 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Registers.vhd|
!i113 1
R11
R12
Aregistersarch
R201
Z224 DEx4 work 14 registersblock 0 22 @zieFLof;99AH]eU<e]1i3
R133
R125
R126
R2
R3
Z225 DEx4 work 9 registers 0 22 HCAZ0I:ccDJF>n[@f<1b00
l49
L41
VHnYaiBKJI`fKjd?SKcMna1
!s100 [l3]J^c0=Oh33NSVL66@z3
R6
31
R220
!i10b 1
R221
R222
R223
!i113 1
R11
R12
Eregistersblock
Z226 w1592598173
R125
R126
R2
R3
R0
Z227 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
Z228 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd
l0
L20
V@zieFLof;99AH]eU<e]1i3
!s100 P_VBRlKkAM]=5]n_D`bPQ0
R6
31
R197
!i10b 1
Z229 !s108 1593630948.113000
Z230 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd|
Z231 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersBlock.vhd|
!i113 1
R11
R12
Aregistersblockarch
Z232 DEx4 work 2 sp 0 22 >Bj^z5I8X2:PnP1EY]bDB2
Z233 DEx4 work 4 word 0 22 ?ngg7N1z:[Ub_E493>=J^0
R125
R126
R2
R3
R224
l37
L33
V8U]Dj=FX:RY2Mb;NB]XQL1
!s100 6LG60caaVabLkJdnYlC[C1
R6
31
R197
!i10b 1
R229
R230
R231
!i113 1
R11
R12
Pregisterspackage
R125
R2
R3
Z234 w1592599722
R0
Z235 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
Z236 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd
l0
L18
V`BO537daX:@962>1NH>0A2
!s100 SI?jToFj5Hm@FH_6zjQ>53
R6
31
b1
R205
!i10b 1
Z237 !s108 1593630944.586000
Z238 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd|
Z239 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RegistersPackage.vhd|
!i113 1
R11
R12
Bbody
R126
R125
R2
R3
l0
L61
VV`e^d;FEFDG6R?d>IKm=@0
!s100 Z?UzTb8e9:eB<e6C78i3N2
R6
31
R205
!i10b 1
R237
R238
R239
!i113 1
R11
R12
R193
Eriscv
Z240 w1593545833
R125
R192
R2
R3
R0
Z241 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
Z242 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd
l0
L21
V2VMN8MYFkz37l2]E8XzPl3
!s100 dX]8QNPFPK^@BnAF:faK;0
R6
31
R220
!i10b 1
Z243 !s108 1593630950.750000
Z244 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd|
Z245 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/RiscV.vhd|
!i113 1
R11
R12
Ariscvarch
R18
R162
R66
R209
R141
R118
R126
R225
R13
R14
R15
R16
R58
R125
R192
R2
R3
Z246 DEx4 work 5 riscv 0 22 2VMN8MYFkz37l2]E8XzPl3
l77
L39
VNlRDJMUWKFJN[>KcdR[`[1
!s100 QF7^OHFKH5KIc2138SQ=42
R6
31
R220
!i10b 1
R243
R244
R245
!i113 1
R11
R12
Esinglepartialproduct
R44
R2
R3
R0
Z247 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
Z248 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd
l0
L9
V93nF3EKmdK5KTz]]l`ZzE1
!s100 KSOX1<P_F5oXEzY:2<I0f3
R6
31
R172
!i10b 1
Z249 !s108 1593630930.055000
Z250 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd|
Z251 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SinglePartialProduct.vhd|
!i113 1
R11
R12
Asinglepartialproductarch
R2
R3
DEx4 work 20 singlepartialproduct 0 22 93nF3EKmdK5KTz]]l`ZzE1
l50
L41
VfRRzhiEN@z_I]9146S7HL2
!s100 >6nIhezEFJ9J9m>_SE>i32
R6
31
R172
!i10b 1
R249
R250
R251
!i113 1
R11
R12
Esoc
Z252 w1593630912
R125
R192
R2
R3
R0
Z253 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
Z254 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd
l0
L21
VcInKfC>V;oUkzCSM=]j_a1
!s100 z=L:mQZ>8ifKLN8J8HL^I2
R6
31
Z255 !s110 1593630951
!i10b 1
Z256 !s108 1593630951.499000
Z257 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd|
Z258 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/SoC.vhd|
!i113 1
R11
R12
Asocarch
R216
R177
R184
R246
R125
R192
R2
R3
DEx4 work 3 soc 0 22 cInKfC>V;oUkzCSM=]j_a1
l43
L33
VUFiUo:ElMOJLA>VO8<j`43
!s100 a@e6Dg04jaKVX4mn`I=;U1
R6
31
R255
!i10b 1
R256
R257
R258
!i113 1
R11
R12
Esp
Z259 w1592253000
R125
R2
R3
R0
Z260 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
Z261 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd
l0
L20
V>Bj^z5I8X2:PnP1EY]bDB2
!s100 =keGzCh]AAAS5[MRC6a[?1
R6
31
Z262 !s110 1593630943
!i10b 1
Z263 !s108 1593630943.956000
Z264 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd|
Z265 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Sp.vhd|
!i113 1
R11
R12
Asparch
R125
R2
R3
R232
l50
L41
Vgfb[3zmlMCGOd`=hNTB?R3
!s100 FFZj5S<7?KF>defg`0[0f2
R6
31
R262
!i10b 1
R263
R264
R265
!i113 1
R11
R12
Eword
Z266 w1592595398
R2
R3
R0
Z267 8C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
Z268 FC:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd
l0
L19
V?ngg7N1z:[Ub_E493>=J^0
!s100 =`LjQI=>ZR@]i[09;cdeb2
R6
31
R262
!i10b 1
Z269 !s108 1593630943.354000
Z270 !s90 -reportprogress|300|-93|-work|work|C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd|
Z271 !s107 C:/Users/user/Documents/GitHub/RISC-V-Processor-AHPL/SoC/VHDL/Word.vhd|
!i113 1
R11
R12
Awordarch
R2
R3
R233
l35
L31
V2oFfbjnjRY4zd[WCLOb2N0
!s100 :ZX1CC?G9K^95K8Vn]UZc1
R6
31
R262
!i10b 1
R269
R270
R271
!i113 1
R11
R12
