Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:49:08 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : RLE_BlobMerging
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 blob5X_bb_center_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.338%)  route 0.054ns (29.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.628     1.883    clk_IBUF_BUFG
    SLICE_X9Y121                                                      r  blob5X_bb_center_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.983 r  blob5X_bb_center_reg[1]/Q
                         net (fo=1, routed)           0.054     2.037    n_0_blob5X_bb_center_reg[1]
    SLICE_X8Y121                                                      r  oWriteBlobData[22]_i_1/I5
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.028     2.065 r  oWriteBlobData[22]_i_1/O
                         net (fo=1, routed)           0.000     2.065    n_0_oWriteBlobData[22]_i_1
    SLICE_X8Y121         FDRE                                         r  oWriteBlobData_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.849     2.345    clk_IBUF_BUFG
    SLICE_X8Y121                                                      r  oWriteBlobData_reg[22]/C
                         clock pessimism             -0.450     1.894    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.087     1.981    oWriteBlobData_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 blob5X_bb_center_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.959%)  route 0.082ns (39.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.345ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    0.450ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.628     1.883    clk_IBUF_BUFG
    SLICE_X9Y121                                                      r  blob5X_bb_center_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y121         FDRE (Prop_fdre_C_Q)         0.100     1.983 r  blob5X_bb_center_reg[2]/Q
                         net (fo=1, routed)           0.082     2.065    n_0_blob5X_bb_center_reg[2]
    SLICE_X8Y121                                                      r  oWriteBlobData[23]_i_1/I5
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.028     2.093 r  oWriteBlobData[23]_i_1/O
                         net (fo=1, routed)           0.000     2.093    n_0_oWriteBlobData[23]_i_1
    SLICE_X8Y121         FDRE                                         r  oWriteBlobData_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.849     2.345    clk_IBUF_BUFG
    SLICE_X8Y121                                                      r  oWriteBlobData_reg[23]/C
                         clock pessimism             -0.450     1.894    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.087     1.981    oWriteBlobData_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 run_start_x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob6minX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.128ns (29.101%)  route 0.312ns (70.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.620     1.875    clk_IBUF_BUFG
    SLICE_X0Y150                                                      r  run_start_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDRE (Prop_fdre_C_Q)         0.100     1.975 r  run_start_x_reg[5]/Q
                         net (fo=33, routed)          0.312     2.287    n_0_run_start_x_reg[5]
    SLICE_X3Y141                                                      r  blob6minX[5]_i_1/I0
    SLICE_X3Y141         LUT3 (Prop_lut3_I0_O)        0.028     2.315 r  blob6minX[5]_i_1/O
                         net (fo=3, routed)           0.000     2.315    blob6minX[5]
    SLICE_X3Y141         FDRE                                         r  blob6minX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.892     2.388    clk_IBUF_BUFG
    SLICE_X3Y141                                                      r  blob6minX_reg[5]/C
                         clock pessimism             -0.248     2.139    
    SLICE_X3Y141         FDRE (Hold_fdre_C_D)         0.060     2.199    blob6minX_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 blob5minX_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob4minX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.463%)  route 0.087ns (40.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.451ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.666     1.921    clk_IBUF_BUFG
    SLICE_X3Y136                                                      r  blob5minX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  blob5minX_reg[4]/Q
                         net (fo=53, routed)          0.087     2.108    n_0_blob5minX_reg[4]
    SLICE_X2Y136                                                      r  blob4minX[4]_i_1/I3
    SLICE_X2Y136         LUT6 (Prop_lut6_I3_O)        0.028     2.136 r  blob4minX[4]_i_1/O
                         net (fo=1, routed)           0.000     2.136    blob4minX[4]
    SLICE_X2Y136         FDRE                                         r  blob4minX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.888     2.384    clk_IBUF_BUFG
    SLICE_X2Y136                                                      r  blob4minX_reg[4]/C
                         clock pessimism             -0.451     1.932    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.087     2.019    blob4minX_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 blob5Y_bb_center_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.926%)  route 0.089ns (41.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.873ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.618     1.873    clk_IBUF_BUFG
    SLICE_X40Y119                                                     r  blob5Y_bb_center_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDRE (Prop_fdre_C_Q)         0.100     1.973 r  blob5Y_bb_center_reg[1]/Q
                         net (fo=1, routed)           0.089     2.062    n_0_blob5Y_bb_center_reg[1]
    SLICE_X38Y119                                                     r  oWriteBlobData[11]_i_1/I5
    SLICE_X38Y119        LUT6 (Prop_lut6_I5_O)        0.028     2.090 r  oWriteBlobData[11]_i_1/O
                         net (fo=1, routed)           0.000     2.090    n_0_oWriteBlobData[11]_i_1
    SLICE_X38Y119        FDRE                                         r  oWriteBlobData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.838     2.334    clk_IBUF_BUFG
    SLICE_X38Y119                                                     r  oWriteBlobData_reg[11]/C
                         clock pessimism             -0.448     1.885    
    SLICE_X38Y119        FDRE (Hold_fdre_C_D)         0.087     1.972    oWriteBlobData_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 blob6Y_bb_center_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            oWriteBlobData_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.146ns (73.746%)  route 0.052ns (26.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.617     1.872    clk_IBUF_BUFG
    SLICE_X38Y120                                                     r  blob6Y_bb_center_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.118     1.990 r  blob6Y_bb_center_reg[0]/Q
                         net (fo=1, routed)           0.052     2.042    n_0_blob6Y_bb_center_reg[0]
    SLICE_X39Y120                                                     r  oWriteBlobData[10]_i_1/I3
    SLICE_X39Y120        LUT6 (Prop_lut6_I3_O)        0.028     2.070 r  oWriteBlobData[10]_i_1/O
                         net (fo=1, routed)           0.000     2.070    n_0_oWriteBlobData[10]_i_1
    SLICE_X39Y120        FDRE                                         r  oWriteBlobData_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.837     2.333    clk_IBUF_BUFG
    SLICE_X39Y120                                                     r  oWriteBlobData_reg[10]/C
                         clock pessimism             -0.449     1.883    
    SLICE_X39Y120        FDRE (Hold_fdre_C_D)         0.061     1.944    oWriteBlobData_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.944    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 blob6minX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob5minX_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.806%)  route 0.101ns (44.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.669     1.924    clk_IBUF_BUFG
    SLICE_X3Y141                                                      r  blob6minX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.100     2.024 r  blob6minX_reg[5]/Q
                         net (fo=54, routed)          0.101     2.126    n_0_blob6minX_reg[5]
    SLICE_X2Y139                                                      r  blob5minX[5]_i_1/I3
    SLICE_X2Y139         LUT5 (Prop_lut5_I3_O)        0.028     2.154 r  blob5minX[5]_i_1/O
                         net (fo=1, routed)           0.000     2.154    blob5minX[5]
    SLICE_X2Y139         FDRE                                         r  blob5minX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.891     2.387    clk_IBUF_BUFG
    SLICE_X2Y139                                                      r  blob5minX_reg[5]/C
                         clock pessimism             -0.449     1.937    
    SLICE_X2Y139         FDRE (Hold_fdre_C_D)         0.087     2.024    blob5minX_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 blob6maxY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob5maxY_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.678%)  route 0.252ns (66.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.301ns
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.587     1.842    clk_IBUF_BUFG
    SLICE_X60Y134                                                     r  blob6maxY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDRE (Prop_fdre_C_Q)         0.100     1.942 r  blob6maxY_reg[8]/Q
                         net (fo=53, routed)          0.252     2.194    n_0_blob6maxY_reg[8]
    SLICE_X53Y134                                                     r  blob5maxY[8]_i_1/I3
    SLICE_X53Y134        LUT5 (Prop_lut5_I3_O)        0.028     2.222 r  blob5maxY[8]_i_1/O
                         net (fo=1, routed)           0.000     2.222    blob5maxY[8]
    SLICE_X53Y134        FDRE                                         r  blob5maxY_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.805     2.301    clk_IBUF_BUFG
    SLICE_X53Y134                                                     r  blob5maxY_reg[8]/C
                         clock pessimism             -0.268     2.032    
    SLICE_X53Y134        FDRE (Hold_fdre_C_D)         0.060     2.092    blob5maxY_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob3empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.911%)  route 0.101ns (44.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    1.889ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.634     1.889    clk_IBUF_BUFG
    SLICE_X15Y115                                                     r  FSM_onehot_state_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y115        FDRE (Prop_fdre_C_Q)         0.100     1.989 r  FSM_onehot_state_reg[27]/Q
                         net (fo=51, routed)          0.101     2.090    n_0_FSM_onehot_state_reg[27]
    SLICE_X12Y116                                                     r  blob3empty_i_1/I1
    SLICE_X12Y116        LUT6 (Prop_lut6_I1_O)        0.028     2.118 r  blob3empty_i_1/O
                         net (fo=1, routed)           0.000     2.118    n_0_blob3empty_i_1
    SLICE_X12Y116        FDRE                                         r  blob3empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.853     2.349    clk_IBUF_BUFG
    SLICE_X12Y116                                                     r  blob3empty_reg/C
                         clock pessimism             -0.448     1.900    
    SLICE_X12Y116        FDRE (Hold_fdre_C_D)         0.087     1.987    blob3empty_reg
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 checkResult_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            blob4empty_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.146ns (57.654%)  route 0.107ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.348ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.143     0.143 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.086     1.229    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.255 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.631     1.886    clk_IBUF_BUFG
    SLICE_X20Y116                                                     r  checkResult_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y116        FDRE (Prop_fdre_C_Q)         0.118     2.004 r  checkResult_reg[6]/Q
                         net (fo=12, routed)          0.107     2.111    n_0_checkResult_reg[6]
    SLICE_X22Y115                                                     r  blob4empty_i_1/I2
    SLICE_X22Y115        LUT6 (Prop_lut6_I2_O)        0.028     2.139 r  blob4empty_i_1/O
                         net (fo=1, routed)           0.000     2.139    n_0_blob4empty_i_1
    SLICE_X22Y115        FDRE                                         r  blob4empty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AL31                                                              r  clk_IBUF_inst/I
    AL31                 IBUF (Prop_ibuf_I_O)         0.310     0.310 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.156     1.466    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.496 r  clk_IBUF_BUFG_inst/O
                         net (fo=582, routed)         0.852     2.348    clk_IBUF_BUFG
    SLICE_X22Y115                                                     r  blob4empty_reg/C
                         clock pessimism             -0.428     1.919    
    SLICE_X22Y115        FDRE (Hold_fdre_C_D)         0.087     2.006    blob4empty_reg
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.133    




