Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 18 23:40:50 2018
| Host         : 24GHZi7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Full_wrapper_control_sets_placed.rpt
| Design       : Full_wrapper
| Device       : xc7a35ti
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |             144 |           20 |
| No           | Yes                   | No                     |              50 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------+---------------+----------------------------------------------------------------------------------------+------------------+----------------+
|                                 Clock Signal                                | Enable Signal |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------+---------------+----------------------------------------------------------------------------------------+------------------+----------------+
|  sys_clock_IBUF                                                             |               |                                                                                        |                1 |              2 |
|  Full_i/clk_wiz_0/inst/clk_12                                               |               |                                                                                        |                1 |              2 |
|  Full_i/clk_wiz_0/inst/clk_12                                               |               | Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached__0 |                3 |             22 |
|  Full_i/clk_wiz_0/inst/clk_430                                              |               | Full_i/VielEntity_0/U0/U1/Load/s_state_out2_1_reg[0]_0                                 |                3 |             24 |
|  sys_clock_IBUF                                                             |               | Full_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/count_to_reached__0 |                4 |             28 |
|  Full_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |               | Full_i/VielEntity_0/U0/U1/Load/s_state_out2_1_reg[0]_0                                 |                6 |             28 |
|  Full_i/c_counter_binary_1/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |               | Full_i/VielEntity_0/U0/U1/Load/s_state_out2_1_reg[0]_0                                 |               11 |             92 |
+-----------------------------------------------------------------------------+---------------+----------------------------------------------------------------------------------------+------------------+----------------+


