<mets:mets xmlns:mets="http://www.loc.gov/METS/" xmlns:mods="http://www.loc.gov/mods/v3" xmlns:xlink="http://www.w3.org/1999/xlink">
    <mets:dmdSec ID="DMD_rub-journals_9305">
        <mets:mdWrap MIMETYPE="text/xml" MDTYPE="MODS">
            <mets:xmlData>
                <mods xmlns="http://www.loc.gov/mods/v3" version="3.7" xmlns:vl="http://visuallibrary.net/vl">
                    <titleInfo lang="eng">
                        <title>Polynomial multiplication on embedded vector architectures</title>
                    </titleInfo>
                    <name type="personal">
                        <displayForm>Becker, Hanno</displayForm>
                        <namePart type="family">Becker</namePart>
                        <namePart type="given">Hanno</namePart>
                        <role>
                            <roleTerm type="code" authority="marcrelator">ctb</roleTerm>
                        </role>
                    </name>
                    <name type="personal">
                        <displayForm>Bermudo Mera, Jose Maria</displayForm>
                        <namePart type="family">Bermudo Mera</namePart>
                        <namePart type="given">Jose Maria</namePart>
                        <role>
                            <roleTerm type="code" authority="marcrelator">ctb</roleTerm>
                        </role>
                    </name>
                    <name type="personal">
                        <displayForm>Karmakar, Angshuman</displayForm>
                        <namePart type="family">Karmakar</namePart>
                        <namePart type="given">Angshuman</namePart>
                        <role>
                            <roleTerm type="code" authority="marcrelator">ctb</roleTerm>
                        </role>
                    </name>
                    <name type="personal">
                        <displayForm>Yiu, Joseph</displayForm>
                        <namePart type="family">Yiu</namePart>
                        <namePart type="given">Joseph</namePart>
                        <role>
                            <roleTerm type="code" authority="marcrelator">ctb</roleTerm>
                        </role>
                    </name>
                    <name type="personal">
                        <displayForm>Verbauwhede, Ingrid</displayForm>
                        <namePart type="family">Verbauwhede</namePart>
                        <namePart type="given">Ingrid</namePart>
                        <role>
                            <roleTerm type="code" authority="marcrelator">ctb</roleTerm>
                        </role>
                    </name>
                    <typeOfResource>text</typeOfResource>
                    <genre authority="dini">article</genre>
                    <originInfo>
                        <dateIssued encoding="w3cdtf" keyDate="yes">2021-11-19</dateIssued>
                    </originInfo>
                    <language>
                        <languageTerm type="code" authority="iso639-2b">eng</languageTerm>
                    </language>
                    <physicalDescription>
                        <extent unit="page">24</extent>
                    </physicalDescription>
                    <abstract lang="eng">High-degree, low-precision polynomial arithmetic is a fundamental computational primitive underlying structured lattice based cryptography. Its algorithmic properties and suitability for implementation on different compute platforms is an active area of research, and this article contributes to this line of work: Firstly, we present memory-efficiency and performance improvements for the Toom-Cook/Karatsuba polynomial multiplication strategy. Secondly, we provide implementations of those improvements on Arm® Cortex®-M4 CPU, as well as the newer Cortex-M55 processor, the first M-profile core implementing the M-profile Vector Extension (MVE), also known as Arm® Helium™ technology. We also implement the Number Theoretic Transform (NTT) on the Cortex-M55 processor. We show that despite being singleissue, in-order and offering only 8 vector registers compared to 32 on A-profile SIMD architectures like Arm® Neon™ technology and the Scalable Vector Extension (SVE), by careful register management and instruction scheduling, we can obtain a 3× to 5× performance improvement over already highly optimized implementations on Cortex-M4, while maintaining a low area and energy profile necessary for use in embedded market. Finally, as a real-world application we integrate our multiplication techniques to post-quantum key-encapsulation mechanism Saber</abstract>
                    <subject lang="ger">
                    </subject>
                    <subject lang="eng">
First argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON objectFirst argument to forEach is not an array or JSON object                    </subject>
                    <identifier type="doi">10.46586/tches.v2022.i1.482-505</identifier>
                    <accessCondition type="use and reproduction" xlink:href="https://creativecommons.org/licenses/by/4.0/">CC BY 4.0</accessCondition>
                    <recordInfo>
                        <recordIdentifier>rub-journals_9305</recordIdentifier>
                    </recordInfo>
                    <extension>
                        <vl:doctype>oaArticle</vl:doctype>
                    </extension>
                </mods>
            </mets:xmlData>
        </mets:mdWrap>
    </mets:dmdSec>
    <mets:fileSec>
        <mets:fileGrp USE="pdf upload">
            <mets:file MIMETYPE="application/pdf" ID="FILE0_rub-journals_9305">
                <mets:FLocat xlink:href="https://tches.iacr.org/index.php/TCHES/article/download/9305/8871" LOCTYPE="URL"/>
            </mets:file>
        </mets:fileGrp>
    </mets:fileSec>
    <mets:structMap TYPE="LOGICAL">
        <mets:div TYPE="document" ID="rub-journals_9305" DMDID="DMD_rub-journals_9305">
            <mets:fptr FILEID="FILE0_rub-journals_9305"/>
        </mets:div>
    </mets:structMap>
</mets:mets>
