## Hi , Welcome to my Github. I'm Siba Kumar Panda ðŸ‘‹

- ðŸ”­ Iâ€™m currently working on VLSI Design & Verification domain
- ðŸŒ± Iâ€™m currently learning lots of stuff related to advanced verification
- ðŸ‘¯ Iâ€™m looking to collaborate on research in VLSI computing , VLSI architecture ,VLSI verification
- ðŸ¤” Enjoy in coding with : Verilog , SV , UVM
- ðŸ’¬ Goal : Learn & contribute more to open source projects
- ðŸ“« How to reach me: Just drop an Email: panda.sibakumar08@gmail.com
- ðŸ˜„ Pronouns: He/Him
- âš¡ Fun fact: Love to Learn , Unlearn & UnLearn
- ðŸ“« Important : Interested Learners wish to work/learn on below repo ,can reach personally on above Email. For the time beings these are in Private mode.
-     1. UVM_RAL_Model 2. UVM_Scoreboard_develop_Funda 3.Reactive_Agent_Development 4.Synchronous_FIFO_Verification_with_UVM  5.Various_Protocol_Specification_Documents 6. Singleport_RAM_verification_with_UVM  7.APB_verification_with_UVM  8.RISC_V_Documents 9.AXI_verification_with_UVM (VIP) 10. Register_Verification_UVM_APB_RAL_Example1 ,Example2, Example3            
      

 <!--
**Sibakumarpanda/Sibakumarpanda** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile. 
