#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x154f1a250 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x154f1a3c0 .scope module, "graph_fetch_tb" "graph_fetch_tb" 3 4;
 .timescale -9 -12;
v0x154f2d470_0 .array/port v0x154f2d470, 0;
L_0x154f2fc80 .functor BUFZ 32, v0x154f2d470_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154f2d470_1 .array/port v0x154f2d470, 1;
L_0x154f2fcf0 .functor BUFZ 32, v0x154f2d470_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154f2d6a0_0 .array/port v0x154f2d6a0, 0;
L_0x154f2fd60 .functor BUFZ 1, v0x154f2d6a0_0, C4<0>, C4<0>, C4<0>;
v0x154f2d6a0_1 .array/port v0x154f2d6a0, 1;
L_0x154f2fdd0 .functor BUFZ 1, v0x154f2d6a0_1, C4<0>, C4<0>, C4<0>;
v0x154f2e9a0_0 .var "clk_in", 0 0;
v0x154f1a6a0 .array "data_out", 0 1, 31 0;
v0x154f2eac0_0 .var "data_out0", 31 0;
v0x154f2eb60_0 .var "data_out1", 31 0;
v0x154f2ec10 .array "data_valid_out", 0 1, 0 0;
v0x154f2ed10_0 .var "data_valid_out0", 0 0;
v0x154f2edb0_0 .var "data_valid_out1", 0 0;
v0x154f2ee50_0 .net "fully_fetched_out", 0 0, v0x154f2d740_0;  1 drivers
v0x154f2eee0_0 .var "mem_data_in", 35 0;
v0x154f2eff0_0 .var "mem_data_in2", 35 0;
v0x154f2f0d0_0 .net "mem_req_out", 35 0, v0x154f2bc60_0;  1 drivers
v0x154f2f1a0_0 .net "mem_req_out2", 35 0, v0x154f2aff0_0;  1 drivers
v0x154f2f270_0 .var "mem_valid_in", 0 0;
v0x154f2f300_0 .var "mem_valid_in2", 0 0;
v0x154f2f3d0_0 .net "mem_valid_out", 0 0, v0x154f2bf10_0;  1 drivers
v0x154f2f460_0 .net "mem_valid_out2", 0 0, v0x154f2b2c0_0;  1 drivers
v0x154f2f530_0 .var "neigh_deq_in", 0 0;
v0x154f2f700_0 .net "neigh_empty_out", 0 0, v0x154f2cb20_0;  1 drivers
v0x154f2f790_0 .net "neigh_fifo_out", 31 0, v0x154f2ca00_0;  1 drivers
v0x154f2f820_0 .net "neigh_full_out", 0 0, v0x154f2ccf0_0;  1 drivers
v0x154f2f8f0_0 .net "neigh_valid_out", 0 0, v0x154f2d120_0;  1 drivers
v0x154f2f9c0_0 .net "ready_out", 0 0, v0x154f2e460_0;  1 drivers
v0x154f2fa50_0 .var "rst_in", 0 0;
v0x154f2fb60_0 .var "v_addr_in", 31 0;
v0x154f2fbf0_0 .var "valid_in", 0 0;
S_0x154f1a530 .scope module, "graph" "graph_fetch" 3 37, 4 4 0, S_0x154f1a3c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "v_addr_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 1 "ready_out";
    .port_info 5 /OUTPUT 32 "neigh_fifo_out";
    .port_info 6 /OUTPUT 64 "data_out";
    .port_info 7 /OUTPUT 2 "data_valid_out";
    .port_info 8 /INPUT 1 "neigh_deq_in";
    .port_info 9 /OUTPUT 1 "neigh_valid_out";
    .port_info 10 /OUTPUT 1 "neigh_full_out";
    .port_info 11 /OUTPUT 1 "neigh_empty_out";
    .port_info 12 /INPUT 1 "mem_valid_in";
    .port_info 13 /INPUT 36 "mem_data_in";
    .port_info 14 /OUTPUT 1 "mem_valid_out";
    .port_info 15 /OUTPUT 36 "mem_req_out";
    .port_info 16 /INPUT 1 "mem_valid_in2";
    .port_info 17 /INPUT 36 "mem_data_in2";
    .port_info 18 /OUTPUT 1 "mem_valid_out2";
    .port_info 19 /OUTPUT 36 "mem_req_out2";
    .port_info 20 /OUTPUT 1 "fully_fetched_out";
P_0x154f16440 .param/l "DIM" 0 4 4, +C4<00000000000000000000000000000010>;
v0x154f2d350_0 .net "clk_in", 0 0, v0x154f2e9a0_0;  1 drivers
v0x154f2d3e0_0 .var "ct", 2 0;
v0x154f2d470 .array "data_out", 0 1, 31 0;
v0x154f2d510_0 .net "data_out_ct", 31 0, v0x154f2af40_0;  1 drivers
v0x154f2d5d0_0 .net "data_ready", 0 0, v0x154f2b3d0_0;  1 drivers
v0x154f2d6a0 .array "data_valid_out", 0 1, 0 0;
v0x154f2d740_0 .var "fully_fetched_out", 0 0;
v0x154f2d7e0_0 .net "mem_data_in", 35 0, v0x154f2eee0_0;  1 drivers
v0x154f2d8a0_0 .net "mem_data_in2", 35 0, v0x154f2eff0_0;  1 drivers
v0x154f2d9d0_0 .net "mem_req_out", 35 0, v0x154f2bc60_0;  alias, 1 drivers
v0x154f2da60_0 .net "mem_req_out2", 35 0, v0x154f2aff0_0;  alias, 1 drivers
v0x154f2daf0_0 .net "mem_valid_in", 0 0, v0x154f2f270_0;  1 drivers
v0x154f2dbc0_0 .net "mem_valid_in2", 0 0, v0x154f2f300_0;  1 drivers
v0x154f2dc50_0 .net "mem_valid_out", 0 0, v0x154f2bf10_0;  alias, 1 drivers
v0x154f2dd00_0 .net "mem_valid_out2", 0 0, v0x154f2b2c0_0;  alias, 1 drivers
v0x154f2ddb0_0 .net "neigh_deq_in", 0 0, v0x154f2f530_0;  1 drivers
v0x154f2de60_0 .net "neigh_empty_out", 0 0, v0x154f2cb20_0;  alias, 1 drivers
v0x154f2e010_0 .net "neigh_fifo_out", 31 0, v0x154f2ca00_0;  alias, 1 drivers
v0x154f2e0a0_0 .net "neigh_full_out", 0 0, v0x154f2ccf0_0;  alias, 1 drivers
v0x154f2e130_0 .net "neigh_out", 31 0, v0x154f2bbc0_0;  1 drivers
v0x154f2e1c0_0 .net "neigh_ready", 0 0, v0x154f2c030_0;  1 drivers
v0x154f2e250_0 .net "neigh_valid_out", 0 0, v0x154f2d120_0;  alias, 1 drivers
v0x154f2e300_0 .var "read_addr_data", 31 0;
v0x154f2e3b0_0 .var "read_addr_neigh", 31 0;
v0x154f2e460_0 .var "ready_out", 0 0;
v0x154f2e4f0_0 .var "req_ready_d", 0 0;
v0x154f2e5a0_0 .var "req_ready_n", 0 0;
v0x154f2e650_0 .net "rst_in", 0 0, v0x154f2fa50_0;  1 drivers
v0x154f2e6e0_0 .net "v_addr_in", 31 0, v0x154f2fb60_0;  1 drivers
v0x154f2e770_0 .net "valid_in", 0 0, v0x154f2fbf0_0;  1 drivers
E_0x154f1a950 .event anyedge, v0x154f2be80_0, v0x154f2d3e0_0, v0x154f2af40_0;
S_0x154f1a990 .scope module, "data_port2" "message_router" 4 73, 5 4 0, S_0x154f1a530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "addr_req_in";
    .port_info 3 /INPUT 36 "data_route_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "req_ready_in";
    .port_info 6 /OUTPUT 1 "valid_req_out";
    .port_info 7 /OUTPUT 1 "valid_route_out";
    .port_info 8 /OUTPUT 36 "msg_out";
    .port_info 9 /OUTPUT 32 "data_route_out";
P_0x154f1ab50 .param/l "DATA_SIZE" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x154f1ab90 .param/l "PROC_BITS" 0 5 4, +C4<00000000000000000000000000000100>;
P_0x154f1abd0 .param/l "PROC_ID" 0 5 4, C4<0001>;
v0x154f1ae00_0 .net "addr_req_in", 31 0, v0x154f2e300_0;  1 drivers
v0x154f2ade0_0 .net "clk_in", 0 0, v0x154f2e9a0_0;  alias, 1 drivers
v0x154f2ae80_0 .net "data_route_in", 35 0, v0x154f2eff0_0;  alias, 1 drivers
v0x154f2af40_0 .var "data_route_out", 31 0;
v0x154f2aff0_0 .var "msg_out", 35 0;
v0x154f2b0e0_0 .net "req_ready_in", 0 0, v0x154f2e4f0_0;  1 drivers
v0x154f2b180_0 .net "rst_in", 0 0, v0x154f2fa50_0;  alias, 1 drivers
v0x154f2b220_0 .net "valid_in", 0 0, v0x154f2f300_0;  alias, 1 drivers
v0x154f2b2c0_0 .var "valid_req_out", 0 0;
v0x154f2b3d0_0 .var "valid_route_out", 0 0;
E_0x154f1adc0 .event posedge, v0x154f2ade0_0;
S_0x154f2b550 .scope module, "neigh_port1" "message_router" 4 46, 5 4 0, S_0x154f1a530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "addr_req_in";
    .port_info 3 /INPUT 36 "data_route_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "req_ready_in";
    .port_info 6 /OUTPUT 1 "valid_req_out";
    .port_info 7 /OUTPUT 1 "valid_route_out";
    .port_info 8 /OUTPUT 36 "msg_out";
    .port_info 9 /OUTPUT 32 "data_route_out";
P_0x154f2b6c0 .param/l "DATA_SIZE" 0 5 4, +C4<00000000000000000000000000100000>;
P_0x154f2b700 .param/l "PROC_BITS" 0 5 4, +C4<00000000000000000000000000000100>;
P_0x154f2b740 .param/l "PROC_ID" 0 5 4, C4<0000>;
v0x154f2b9d0_0 .net "addr_req_in", 31 0, v0x154f2e3b0_0;  1 drivers
v0x154f2ba60_0 .net "clk_in", 0 0, v0x154f2e9a0_0;  alias, 1 drivers
v0x154f2bb10_0 .net "data_route_in", 35 0, v0x154f2eee0_0;  alias, 1 drivers
v0x154f2bbc0_0 .var "data_route_out", 31 0;
v0x154f2bc60_0 .var "msg_out", 35 0;
v0x154f2bd50_0 .net "req_ready_in", 0 0, v0x154f2e5a0_0;  1 drivers
v0x154f2bdf0_0 .net "rst_in", 0 0, v0x154f2fa50_0;  alias, 1 drivers
v0x154f2be80_0 .net "valid_in", 0 0, v0x154f2f270_0;  alias, 1 drivers
v0x154f2bf10_0 .var "valid_req_out", 0 0;
v0x154f2c030_0 .var "valid_route_out", 0 0;
S_0x154f2c1c0 .scope module, "neighbors" "FIFO" 4 59, 6 4 0, S_0x154f1a530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "deq_in";
    .port_info 3 /INPUT 32 "enq_data_in";
    .port_info 4 /INPUT 1 "enq_in";
    .port_info 5 /OUTPUT 1 "full_out";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty_out";
    .port_info 8 /OUTPUT 1 "valid_out";
P_0x154f2c330 .param/l "DATA_WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
P_0x154f2c370 .param/l "DEPTH" 0 6 4, +C4<00000000000000000000000000001000>;
v0x154f2c920_0 .net "clk_in", 0 0, v0x154f2e9a0_0;  alias, 1 drivers
v0x154f2ca00_0 .var "data_out", 31 0;
v0x154f2ca90_0 .net "deq_in", 0 0, v0x154f2f530_0;  alias, 1 drivers
v0x154f2cb20_0 .var "empty_out", 0 0;
v0x154f2cbb0_0 .net "enq_data_in", 31 0, v0x154f2bbc0_0;  alias, 1 drivers
v0x154f2cc40_0 .net "enq_in", 0 0, v0x154f2f270_0;  alias, 1 drivers
v0x154f2ccf0_0 .var "full_out", 0 0;
v0x154f2cd80 .array "queue", 0 7, 31 0;
v0x154f2ce10_0 .var "read_ptr", 3 0;
v0x154f2cf40_0 .net "rst_in", 0 0, v0x154f2fa50_0;  alias, 1 drivers
v0x154f2cfd0 .array "valid", 0 7, 0 0;
v0x154f2d120_0 .var "valid_out", 0 0;
v0x154f2d1c0_0 .var "write_ptr", 3 0;
v0x154f2cfd0_0 .array/port v0x154f2cfd0, 0;
v0x154f2cfd0_1 .array/port v0x154f2cfd0, 1;
E_0x154f2c600/0 .event anyedge, v0x154f2ce10_0, v0x154f2d1c0_0, v0x154f2cfd0_0, v0x154f2cfd0_1;
v0x154f2cfd0_2 .array/port v0x154f2cfd0, 2;
v0x154f2cfd0_3 .array/port v0x154f2cfd0, 3;
v0x154f2cfd0_4 .array/port v0x154f2cfd0, 4;
v0x154f2cfd0_5 .array/port v0x154f2cfd0, 5;
E_0x154f2c600/1 .event anyedge, v0x154f2cfd0_2, v0x154f2cfd0_3, v0x154f2cfd0_4, v0x154f2cfd0_5;
v0x154f2cfd0_6 .array/port v0x154f2cfd0, 6;
v0x154f2cfd0_7 .array/port v0x154f2cfd0, 7;
E_0x154f2c600/2 .event anyedge, v0x154f2cfd0_6, v0x154f2cfd0_7;
E_0x154f2c600 .event/or E_0x154f2c600/0, E_0x154f2c600/1, E_0x154f2c600/2;
S_0x154f2c690 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 27, 6 27 0, S_0x154f2c1c0;
 .timescale -9 -12;
v0x154f2c860_0 .var/2s "i", 31 0;
    .scope S_0x154f2b550;
T_0 ;
    %wait E_0x154f1adc0;
    %load/vec4 v0x154f2bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x154f2b9d0_0;
    %concati/vec4 4, 0, 32;
    %pad/u 36;
    %assign/vec4 v0x154f2bc60_0, 0;
T_0.0 ;
    %load/vec4 v0x154f2bd50_0;
    %assign/vec4 v0x154f2bf10_0, 0;
    %load/vec4 v0x154f2be80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x154f2bb10_0;
    %parti/s 33, 3, 3;
    %pad/u 32;
    %assign/vec4 v0x154f2bbc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154f2c030_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154f2c030_0, 0;
T_0.3 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x154f2c1c0;
T_1 ;
Ewait_0 .event/or E_0x154f2c600, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x154f2ce10_0;
    %load/vec4 v0x154f2d1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_1.0, 4;
    %load/vec4 v0x154f2ce10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x154f2cfd0, 4;
    %nor/r;
    %and;
T_1.0;
    %store/vec4 v0x154f2cb20_0, 0, 1;
    %load/vec4 v0x154f2ce10_0;
    %load/vec4 v0x154f2d1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_1.1, 4;
    %load/vec4 v0x154f2ce10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x154f2cfd0, 4;
    %and;
T_1.1;
    %store/vec4 v0x154f2ccf0_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x154f2c1c0;
T_2 ;
    %wait E_0x154f1adc0;
    %load/vec4 v0x154f2cf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_0x154f2c690;
    %jmp t_0;
    .scope S_0x154f2c690;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f2c860_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x154f2c860_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x154f2c860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154f2cd80, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x154f2c860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154f2cfd0, 0, 4;
    %load/vec4 v0x154f2c860_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x154f2c860_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x154f2c1c0;
t_0 %join;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154f2ca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154f2cb20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x154f2ce10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x154f2d1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154f2d120_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x154f2ca90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.7, 10;
    %load/vec4 v0x154f2cb20_0;
    %nor/r;
    %and;
T_2.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x154f2ce10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x154f2cfd0, 4;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x154f2ce10_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x154f2cd80, 4;
    %assign/vec4 v0x154f2ca00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154f2d120_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x154f2ce10_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154f2cfd0, 0, 4;
    %load/vec4 v0x154f2ce10_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %load/vec4 v0x154f2ce10_0;
    %addi 1, 0, 4;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %assign/vec4 v0x154f2ce10_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154f2d120_0, 0;
T_2.5 ;
    %load/vec4 v0x154f2cc40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.13, 10;
    %load/vec4 v0x154f2ccf0_0;
    %nor/r;
    %and;
T_2.13;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v0x154f2d1c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x154f2cfd0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %load/vec4 v0x154f2cbb0_0;
    %load/vec4 v0x154f2d1c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154f2cd80, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x154f2d1c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154f2cfd0, 0, 4;
    %load/vec4 v0x154f2d1c0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x154f2d1c0_0;
    %addi 1, 0, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %assign/vec4 v0x154f2d1c0_0, 0;
T_2.10 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x154f1a990;
T_3 ;
    %wait E_0x154f1adc0;
    %load/vec4 v0x154f2b0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x154f1ae00_0;
    %concati/vec4 4, 0, 32;
    %pad/u 36;
    %assign/vec4 v0x154f2aff0_0, 0;
T_3.0 ;
    %load/vec4 v0x154f2b0e0_0;
    %assign/vec4 v0x154f2b2c0_0, 0;
    %load/vec4 v0x154f2b220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x154f2ae80_0;
    %parti/s 33, 3, 3;
    %pad/u 32;
    %assign/vec4 v0x154f2af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154f2b3d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154f2b3d0_0, 0;
T_3.3 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x154f1a530;
T_4 ;
Ewait_1 .event/or E_0x154f1a950, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x154f2daf0_0;
    %ix/getv 4, v0x154f2d3e0_0;
    %store/vec4a v0x154f2d6a0, 4, 0;
    %load/vec4 v0x154f2d510_0;
    %ix/getv 4, v0x154f2d3e0_0;
    %store/vec4a v0x154f2d470, 4, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x154f1a530;
T_5 ;
    %wait E_0x154f1adc0;
    %load/vec4 v0x154f2e650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154f2e460_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x154f2d3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154f2e4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154f2e5a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x154f2e770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x154f2e6e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x154f2e300_0, 0;
    %load/vec4 v0x154f2e6e0_0;
    %addi 3, 0, 32;
    %assign/vec4 v0x154f2e3b0_0, 0;
T_5.2 ;
    %load/vec4 v0x154f2e6e0_0;
    %addi 3, 0, 32;
    %load/vec4 v0x154f2e300_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_5.6, 5;
    %load/vec4 v0x154f2de60_0;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154f2d740_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154f2d740_0, 0;
T_5.5 ;
    %load/vec4 v0x154f2e300_0;
    %load/vec4 v0x154f2e6e0_0;
    %addi 3, 0, 32;
    %cmp/ne;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x154f2e300_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x154f2e300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154f2e4f0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154f2e4f0_0, 0;
T_5.8 ;
    %load/vec4 v0x154f2e130_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_5.11, 4;
    %load/vec4 v0x154f2e0a0_0;
    %nor/r;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x154f2e3b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x154f2e3b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154f2e5a0_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154f2e5a0_0, 0;
T_5.10 ;
    %load/vec4 v0x154f2d5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x154f2d3e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x154f2d3e0_0, 0;
T_5.12 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x154f1a3c0;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x154f2e9a0_0;
    %nor/r;
    %store/vec4 v0x154f2e9a0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x154f2ec10, 4;
    %store/vec4 v0x154f2ed10_0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x154f2ec10, 4;
    %store/vec4 v0x154f2edb0_0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x154f1a6a0, 4;
    %store/vec4 v0x154f2eac0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x154f1a6a0, 4;
    %store/vec4 v0x154f2eb60_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_0x154f1a3c0;
T_7 ;
    %vpi_call/w 3 80 "$dumpfile", "graph_fetch_tb.vcd" {0 0 0};
    %vpi_call/w 3 81 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x154f1a3c0 {0 0 0};
    %vpi_call/w 3 82 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f2e9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f2fa50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154f2fb60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f2fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f2f270_0, 0, 1;
    %pushi/vec4 0, 0, 36;
    %store/vec4 v0x154f2eee0_0, 0, 36;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f2f300_0, 0, 1;
    %pushi/vec4 0, 0, 36;
    %store/vec4 v0x154f2eff0_0, 0, 36;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f2f530_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154f2fa50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f2fa50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x154f2fb60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154f2fbf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154f2f270_0, 0, 1;
    %pushi/vec4 6, 0, 36;
    %store/vec4 v0x154f2eee0_0, 0, 36;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f2fbf0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154f2f530_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f2f530_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154f2f530_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f2f530_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154f2f530_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154f2f530_0, 0, 1;
    %delay 200000, 0;
    %vpi_call/w 3 120 "$display", "Simulation finished" {0 0 0};
    %vpi_call/w 3 121 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim/graph_fetch_tb.sv";
    "hdl/graph_fetch.sv";
    "hdl/message_router.sv";
    "hdl/fifo.sv";
