# Verilog - Add Half

It's an add half IC design.

- `design.v` add hardware design code.
- `testbench.v` testbench for design code.
