---
structs:
  uart:
    instances:
      - name: UART0
        address: '0x40034000'
      - name: UART1
        address: '0x40038000'
    fields:
      - name: UARTDR
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        description: (read-write) Data Register, UARTDR
        fields:
          - name: DATA
            description: Receive (read) data character. Transmit (write) data character.
            index: 0
            width: 8
            read: true
            write: true
          - name: FE
            description: Framing error. When set to 1, it indicates that the received
              character did not have a valid stop bit (a valid stop bit is 1). In
              FIFO mode, this error is associated with the character at the top of
              the FIFO.
            index: 8
            width: 1
            read: true
            write: false
          - name: PE
            description: Parity error. When set to 1, it indicates that the parity
              of the received data character does not match the parity that the EPS
              and SPS bits in the Line Control Register, UARTLCR_H. In FIFO mode,
              this error is associated with the character at the top of the FIFO.
            index: 9
            width: 1
            read: true
            write: false
          - name: BE
            description: Break error. This bit is set to 1 if a break condition was
              detected, indicating that the received data input was held LOW for longer
              than a full-word transmission time (defined as start, data, parity and
              stop bits). In FIFO mode, this error is associated with the character
              at the top of the FIFO. When a break occurs, only one 0 character is
              loaded into the FIFO. The next character is only enabled after the receive
              data input goes to a 1 (marking state), and the next valid start bit
              is received.
            index: 10
            width: 1
            read: true
            write: false
          - name: OE
            description: Overrun error. This bit is set to 1 if data is received and
              the receive FIFO is already full. This is cleared to 0 once there is
              an empty space in the FIFO and a new character can be written to it.
            index: 11
            width: 1
            read: true
            write: false
      - name: UARTRSR
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        description: (read-write) Receive Status Register/Error Clear Register, UARTRSR/UARTECR
        fields:
          - name: FE
            description: Framing error. When set to 1, it indicates that the received
              character did not have a valid stop bit (a valid stop bit is 1). This
              bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error
              is associated with the character at the top of the FIFO.
            index: 0
            width: 1
            read: true
            write: true
          - name: PE
            description: Parity error. When set to 1, it indicates that the parity
              of the received data character does not match the parity that the EPS
              and SPS bits in the Line Control Register, UARTLCR_H. This bit is cleared
              to 0 by a write to UARTECR. In FIFO mode, this error is associated with
              the character at the top of the FIFO.
            index: 1
            width: 1
            read: true
            write: true
          - name: BE
            description: Break error. This bit is set to 1 if a break condition was
              detected, indicating that the received data input was held LOW for longer
              than a full-word transmission time (defined as start, data, parity,
              and stop bits). This bit is cleared to 0 after a write to UARTECR. In
              FIFO mode, this error is associated with the character at the top of
              the FIFO. When a break occurs, only one 0 character is loaded into the
              FIFO. The next character is only enabled after the receive data input
              goes to a 1 (marking state) and the next valid start bit is received.
            index: 2
            width: 1
            read: true
            write: true
          - name: OE
            description: Overrun error. This bit is set to 1 if data is received and
              the FIFO is already full. This bit is cleared to 0 by a write to UARTECR.
              The FIFO contents remain valid because no more data is written when
              the FIFO is full, only the contents of the shift register are overwritten.
              The CPU must now read the data, to empty the FIFO.
            index: 3
            width: 1
            read: true
            write: true
      - name: UARTFR
        type: uint32_t
        expected_size: 4
        expected_offset: 24
        const: true
        description: (read-only) Flag Register, UARTFR
        fields:
          - name: CTS
            description: Clear to send. This bit is the complement of the UART clear
              to send, nUARTCTS, modem status input. That is, the bit is 1 when nUARTCTS
              is LOW.
            index: 0
            width: 1
            read: true
            write: false
          - name: DSR
            description: Data set ready. This bit is the complement of the UART data
              set ready, nUARTDSR, modem status input. That is, the bit is 1 when
              nUARTDSR is LOW.
            index: 1
            width: 1
            read: true
            write: false
          - name: DCD
            description: Data carrier detect. This bit is the complement of the UART
              data carrier detect, nUARTDCD, modem status input. That is, the bit
              is 1 when nUARTDCD is LOW.
            index: 2
            width: 1
            read: true
            write: false
          - name: BUSY
            description: UART busy. If this bit is set to 1, the UART is busy transmitting
              data. This bit remains set until the complete byte, including all the
              stop bits, has been sent from the shift register. This bit is set as
              soon as the transmit FIFO becomes non-empty, regardless of whether the
              UART is enabled or not.
            index: 3
            width: 1
            read: true
            write: false
          - name: RXFE
            description: Receive FIFO empty. The meaning of this bit depends on the
              state of the FEN bit in the UARTLCR_H Register. If the FIFO is disabled,
              this bit is set when the receive holding register is empty. If the FIFO
              is enabled, the RXFE bit is set when the receive FIFO is empty.
            index: 4
            width: 1
            read: true
            write: false
          - name: TXFF
            description: Transmit FIFO full. The meaning of this bit depends on the
              state of the FEN bit in the UARTLCR_H Register. If the FIFO is disabled,
              this bit is set when the transmit holding register is full. If the FIFO
              is enabled, the TXFF bit is set when the transmit FIFO is full.
            index: 5
            width: 1
            read: true
            write: false
          - name: RXFF
            description: Receive FIFO full. The meaning of this bit depends on the
              state of the FEN bit in the UARTLCR_H Register. If the FIFO is disabled,
              this bit is set when the receive holding register is full. If the FIFO
              is enabled, the RXFF bit is set when the receive FIFO is full.
            index: 6
            width: 1
            read: true
            write: false
          - name: TXFE
            description: Transmit FIFO empty. The meaning of this bit depends on the
              state of the FEN bit in the Line Control Register, UARTLCR_H. If the
              FIFO is disabled, this bit is set when the transmit holding register
              is empty. If the FIFO is enabled, the TXFE bit is set when the transmit
              FIFO is empty. This bit does not indicate if there is data in the transmit
              shift register.
            index: 7
            width: 1
            read: true
            write: false
          - name: RI
            description: Ring indicator. This bit is the complement of the UART ring
              indicator, nUARTRI, modem status input. That is, the bit is 1 when nUARTRI
              is LOW.
            index: 8
            width: 1
            read: true
            write: false
      - name: UARTILPR
        type: uint32_t
        expected_size: 4
        expected_offset: 32
        description: (read-write) IrDA Low-Power Counter Register, UARTILPR
        fields:
          - name: ILPDVSR
            description: 8-bit low-power divisor value. These bits are cleared to
              0 at reset.
            index: 0
            width: 8
            read: true
            write: true
      - name: UARTIBRD
        type: uint32_t
        expected_size: 4
        expected_offset: 36
        description: (read-write) Integer Baud Rate Register, UARTIBRD
        fields:
          - name: BAUD_DIVINT
            description: The integer baud rate divisor. These bits are cleared to
              0 on reset.
            index: 0
            width: 16
            read: true
            write: true
      - name: UARTFBRD
        type: uint32_t
        expected_size: 4
        expected_offset: 40
        description: (read-write) Fractional Baud Rate Register, UARTFBRD
        fields:
          - name: BAUD_DIVFRAC
            description: The fractional baud rate divisor. These bits are cleared
              to 0 on reset.
            index: 0
            width: 6
            read: true
            write: true
      - name: UARTLCR_H
        type: uint32_t
        expected_size: 4
        expected_offset: 44
        description: (read-write) Line Control Register, UARTLCR_H
        fields:
          - name: BRK
            description: Send break. If this bit is set to 1, a low-level is continually
              output on the UARTTXD output, after completing transmission of the current
              character. For the proper execution of the break command, the software
              must set this bit for at least two complete frames. For normal use,
              this bit must be cleared to 0.
            index: 0
            width: 1
            read: true
            write: true
          - name: PEN
            description: 'Parity enable: 0 = parity is disabled and no parity bit
              added to the data frame 1 = parity checking and generation is enabled.'
            index: 1
            width: 1
            read: true
            write: true
          - name: EPS
            description: 'Even parity select. Controls the type of parity the UART
              uses during transmission and reception: 0 = odd parity. The UART generates
              or checks for an odd number of 1s in the data and parity bits. 1 = even
              parity. The UART generates or checks for an even number of 1s in the
              data and parity bits. This bit has no effect when the PEN bit disables
              parity checking and generation.'
            index: 2
            width: 1
            read: true
            write: true
          - name: STP2
            description: Two stop bits select. If this bit is set to 1, two stop bits
              are transmitted at the end of the frame. The receive logic does not
              check for two stop bits being received.
            index: 3
            width: 1
            read: true
            write: true
          - name: FEN
            description: 'Enable FIFOs: 0 = FIFOs are disabled (character mode) that
              is, the FIFOs become 1-byte-deep holding registers 1 = transmit and
              receive FIFO buffers are enabled (FIFO mode).'
            index: 4
            width: 1
            read: true
            write: true
          - name: WLEN
            description: 'Word length. These bits indicate the number of data bits
              transmitted or received in a frame as follows: b11 = 8 bits b10 = 7
              bits b01 = 6 bits b00 = 5 bits.'
            index: 5
            width: 2
            read: true
            write: true
          - name: SPS
            description: 'Stick parity select. 0 = stick parity is disabled 1 = either:
              * if the EPS bit is 0 then the parity bit is transmitted and checked
              as a 1 * if the EPS bit is 1 then the parity bit is transmitted and
              checked as a 0. This bit has no effect when the PEN bit disables parity
              checking and generation.'
            index: 7
            width: 1
            read: true
            write: true
      - name: UARTCR
        type: uint32_t
        expected_size: 4
        expected_offset: 48
        description: (read-write) Control Register, UARTCR
        fields:
          - name: UARTEN
            description: 'UART enable: 0 = UART is disabled. If the UART is disabled
              in the middle of transmission or reception, it completes the current
              character before stopping. 1 = the UART is enabled. Data transmission
              and reception occurs for either UART signals or SIR signals depending
              on the setting of the SIREN bit.'
            index: 0
            width: 1
            read: true
            write: true
          - name: SIREN
            description: 'SIR enable: 0 = IrDA SIR ENDEC is disabled. nSIROUT remains
              LOW (no light pulse generated), and signal transitions on SIRIN have
              no effect. 1 = IrDA SIR ENDEC is enabled. Data is transmitted and received
              on nSIROUT and SIRIN. UARTTXD remains HIGH, in the marking state. Signal
              transitions on UARTRXD or modem status inputs have no effect. This bit
              has no effect if the UARTEN bit disables the UART.'
            index: 1
            width: 1
            read: true
            write: true
          - name: SIRLP
            description: SIR low-power IrDA mode. This bit selects the IrDA encoding
              mode. If this bit is cleared to 0, low-level bits are transmitted as
              an active high pulse with a width of 3 / 16th of the bit period. If
              this bit is set to 1, low-level bits are transmitted with a pulse width
              that is 3 times the period of the IrLPBaud16 input signal, regardless
              of the selected bit rate. Setting this bit uses less power, but might
              reduce transmission distances.
            index: 2
            width: 1
            read: true
            write: true
          - name: LBE
            description: Loopback enable. If this bit is set to 1 and the SIREN bit
              is set to 1 and the SIRTEST bit in the Test Control Register, UARTTCR
              is set to 1, then the nSIROUT path is inverted, and fed through to the
              SIRIN path. The SIRTEST bit in the test register must be set to 1 to
              override the normal half-duplex SIR operation. This must be the requirement
              for accessing the test registers during normal operation, and SIRTEST
              must be cleared to 0 when loopback testing is finished. This feature
              reduces the amount of external coupling required during system test.
              If this bit is set to 1, and the SIRTEST bit is set to 0, the UARTTXD
              path is fed through to the UARTRXD path. In either SIR mode or UART
              mode, when this bit is set, the modem outputs are also fed through to
              the modem inputs. This bit is cleared to 0 on reset, to disable loopback.
            index: 7
            width: 1
            read: true
            write: true
          - name: TXE
            description: Transmit enable. If this bit is set to 1, the transmit section
              of the UART is enabled. Data transmission occurs for either UART signals,
              or SIR signals depending on the setting of the SIREN bit. When the UART
              is disabled in the middle of transmission, it completes the current
              character before stopping.
            index: 8
            width: 1
            read: true
            write: true
          - name: RXE
            description: Receive enable. If this bit is set to 1, the receive section
              of the UART is enabled. Data reception occurs for either UART signals
              or SIR signals depending on the setting of the SIREN bit. When the UART
              is disabled in the middle of reception, it completes the current character
              before stopping.
            index: 9
            width: 1
            read: true
            write: true
          - name: DTR
            description: Data transmit ready. This bit is the complement of the UART
              data transmit ready, nUARTDTR, modem status output. That is, when the
              bit is programmed to a 1 then nUARTDTR is LOW.
            index: 10
            width: 1
            read: true
            write: true
          - name: RTS
            description: Request to send. This bit is the complement of the UART request
              to send, nUARTRTS, modem status output. That is, when the bit is programmed
              to a 1 then nUARTRTS is LOW.
            index: 11
            width: 1
            read: true
            write: true
          - name: OUT1
            description: This bit is the complement of the UART Out1 (nUARTOut1) modem
              status output. That is, when the bit is programmed to a 1 the output
              is 0. For DTE this can be used as Data Carrier Detect (DCD).
            index: 12
            width: 1
            read: true
            write: true
          - name: OUT2
            description: This bit is the complement of the UART Out2 (nUARTOut2) modem
              status output. That is, when the bit is programmed to a 1, the output
              is 0. For DTE this can be used as Ring Indicator (RI).
            index: 13
            width: 1
            read: true
            write: true
          - name: RTSEN
            description: RTS hardware flow control enable. If this bit is set to 1,
              RTS hardware flow control is enabled. Data is only requested when there
              is space in the receive FIFO for it to be received.
            index: 14
            width: 1
            read: true
            write: true
          - name: CTSEN
            description: CTS hardware flow control enable. If this bit is set to 1,
              CTS hardware flow control is enabled. Data is only transmitted when
              the nUARTCTS signal is asserted.
            index: 15
            width: 1
            read: true
            write: true
      - name: UARTIFLS
        type: uint32_t
        expected_size: 4
        expected_offset: 52
        description: (read-write) Interrupt FIFO Level Select Register, UARTIFLS
        fields:
          - name: TXIFLSEL
            description: 'Transmit interrupt FIFO level select. The trigger points
              for the transmit interrupt are as follows: b000 = Transmit FIFO becomes
              <= 1 / 8 full b001 = Transmit FIFO becomes <= 1 / 4 full b010 = Transmit
              FIFO becomes <= 1 / 2 full b011 = Transmit FIFO becomes <= 3 / 4 full
              b100 = Transmit FIFO becomes <= 7 / 8 full b101-b111 = reserved.'
            index: 0
            width: 3
            read: true
            write: true
          - name: RXIFLSEL
            description: 'Receive interrupt FIFO level select. The trigger points
              for the receive interrupt are as follows: b000 = Receive FIFO becomes
              >= 1 / 8 full b001 = Receive FIFO becomes >= 1 / 4 full b010 = Receive
              FIFO becomes >= 1 / 2 full b011 = Receive FIFO becomes >= 3 / 4 full
              b100 = Receive FIFO becomes >= 7 / 8 full b101-b111 = reserved.'
            index: 3
            width: 3
            read: true
            write: true
      - name: UARTIMSC
        type: uint32_t
        expected_size: 4
        expected_offset: 56
        description: (read-write) Interrupt Mask Set/Clear Register, UARTIMSC
        fields:
          - name: RIMIM
            description: nUARTRI modem interrupt mask. A read returns the current
              mask for the UARTRIINTR interrupt. On a write of 1, the mask of the
              UARTRIINTR interrupt is set. A write of 0 clears the mask.
            index: 0
            width: 1
            read: true
            write: true
          - name: CTSMIM
            description: nUARTCTS modem interrupt mask. A read returns the current
              mask for the UARTCTSINTR interrupt. On a write of 1, the mask of the
              UARTCTSINTR interrupt is set. A write of 0 clears the mask.
            index: 1
            width: 1
            read: true
            write: true
          - name: DCDMIM
            description: nUARTDCD modem interrupt mask. A read returns the current
              mask for the UARTDCDINTR interrupt. On a write of 1, the mask of the
              UARTDCDINTR interrupt is set. A write of 0 clears the mask.
            index: 2
            width: 1
            read: true
            write: true
          - name: DSRMIM
            description: nUARTDSR modem interrupt mask. A read returns the current
              mask for the UARTDSRINTR interrupt. On a write of 1, the mask of the
              UARTDSRINTR interrupt is set. A write of 0 clears the mask.
            index: 3
            width: 1
            read: true
            write: true
          - name: RXIM
            description: Receive interrupt mask. A read returns the current mask for
              the UARTRXINTR interrupt. On a write of 1, the mask of the UARTRXINTR
              interrupt is set. A write of 0 clears the mask.
            index: 4
            width: 1
            read: true
            write: true
          - name: TXIM
            description: Transmit interrupt mask. A read returns the current mask
              for the UARTTXINTR interrupt. On a write of 1, the mask of the UARTTXINTR
              interrupt is set. A write of 0 clears the mask.
            index: 5
            width: 1
            read: true
            write: true
          - name: RTIM
            description: Receive timeout interrupt mask. A read returns the current
              mask for the UARTRTINTR interrupt. On a write of 1, the mask of the
              UARTRTINTR interrupt is set. A write of 0 clears the mask.
            index: 6
            width: 1
            read: true
            write: true
          - name: FEIM
            description: Framing error interrupt mask. A read returns the current
              mask for the UARTFEINTR interrupt. On a write of 1, the mask of the
              UARTFEINTR interrupt is set. A write of 0 clears the mask.
            index: 7
            width: 1
            read: true
            write: true
          - name: PEIM
            description: Parity error interrupt mask. A read returns the current mask
              for the UARTPEINTR interrupt. On a write of 1, the mask of the UARTPEINTR
              interrupt is set. A write of 0 clears the mask.
            index: 8
            width: 1
            read: true
            write: true
          - name: BEIM
            description: Break error interrupt mask. A read returns the current mask
              for the UARTBEINTR interrupt. On a write of 1, the mask of the UARTBEINTR
              interrupt is set. A write of 0 clears the mask.
            index: 9
            width: 1
            read: true
            write: true
          - name: OEIM
            description: Overrun error interrupt mask. A read returns the current
              mask for the UARTOEINTR interrupt. On a write of 1, the mask of the
              UARTOEINTR interrupt is set. A write of 0 clears the mask.
            index: 10
            width: 1
            read: true
            write: true
      - name: UARTRIS
        type: uint32_t
        expected_size: 4
        expected_offset: 60
        const: true
        description: (read-only) Raw Interrupt Status Register, UARTRIS
        fields:
          - name: RIRMIS
            description: nUARTRI modem interrupt status. Returns the raw interrupt
              state of the UARTRIINTR interrupt.
            index: 0
            width: 1
            read: true
            write: false
          - name: CTSRMIS
            description: nUARTCTS modem interrupt status. Returns the raw interrupt
              state of the UARTCTSINTR interrupt.
            index: 1
            width: 1
            read: true
            write: false
          - name: DCDRMIS
            description: nUARTDCD modem interrupt status. Returns the raw interrupt
              state of the UARTDCDINTR interrupt.
            index: 2
            width: 1
            read: true
            write: false
          - name: DSRRMIS
            description: nUARTDSR modem interrupt status. Returns the raw interrupt
              state of the UARTDSRINTR interrupt.
            index: 3
            width: 1
            read: true
            write: false
          - name: RXRIS
            description: Receive interrupt status. Returns the raw interrupt state
              of the UARTRXINTR interrupt.
            index: 4
            width: 1
            read: true
            write: false
          - name: TXRIS
            description: Transmit interrupt status. Returns the raw interrupt state
              of the UARTTXINTR interrupt.
            index: 5
            width: 1
            read: true
            write: false
          - name: RTRIS
            description: Receive timeout interrupt status. Returns the raw interrupt
              state of the UARTRTINTR interrupt. a
            index: 6
            width: 1
            read: true
            write: false
          - name: FERIS
            description: Framing error interrupt status. Returns the raw interrupt
              state of the UARTFEINTR interrupt.
            index: 7
            width: 1
            read: true
            write: false
          - name: PERIS
            description: Parity error interrupt status. Returns the raw interrupt
              state of the UARTPEINTR interrupt.
            index: 8
            width: 1
            read: true
            write: false
          - name: BERIS
            description: Break error interrupt status. Returns the raw interrupt state
              of the UARTBEINTR interrupt.
            index: 9
            width: 1
            read: true
            write: false
          - name: OERIS
            description: Overrun error interrupt status. Returns the raw interrupt
              state of the UARTOEINTR interrupt.
            index: 10
            width: 1
            read: true
            write: false
      - name: UARTMIS
        type: uint32_t
        expected_size: 4
        expected_offset: 64
        const: true
        description: (read-only) Masked Interrupt Status Register, UARTMIS
        fields:
          - name: RIMMIS
            description: nUARTRI modem masked interrupt status. Returns the masked
              interrupt state of the UARTRIINTR interrupt.
            index: 0
            width: 1
            read: true
            write: false
          - name: CTSMMIS
            description: nUARTCTS modem masked interrupt status. Returns the masked
              interrupt state of the UARTCTSINTR interrupt.
            index: 1
            width: 1
            read: true
            write: false
          - name: DCDMMIS
            description: nUARTDCD modem masked interrupt status. Returns the masked
              interrupt state of the UARTDCDINTR interrupt.
            index: 2
            width: 1
            read: true
            write: false
          - name: DSRMMIS
            description: nUARTDSR modem masked interrupt status. Returns the masked
              interrupt state of the UARTDSRINTR interrupt.
            index: 3
            width: 1
            read: true
            write: false
          - name: RXMIS
            description: Receive masked interrupt status. Returns the masked interrupt
              state of the UARTRXINTR interrupt.
            index: 4
            width: 1
            read: true
            write: false
          - name: TXMIS
            description: Transmit masked interrupt status. Returns the masked interrupt
              state of the UARTTXINTR interrupt.
            index: 5
            width: 1
            read: true
            write: false
          - name: RTMIS
            description: Receive timeout masked interrupt status. Returns the masked
              interrupt state of the UARTRTINTR interrupt.
            index: 6
            width: 1
            read: true
            write: false
          - name: FEMIS
            description: Framing error masked interrupt status. Returns the masked
              interrupt state of the UARTFEINTR interrupt.
            index: 7
            width: 1
            read: true
            write: false
          - name: PEMIS
            description: Parity error masked interrupt status. Returns the masked
              interrupt state of the UARTPEINTR interrupt.
            index: 8
            width: 1
            read: true
            write: false
          - name: BEMIS
            description: Break error masked interrupt status. Returns the masked interrupt
              state of the UARTBEINTR interrupt.
            index: 9
            width: 1
            read: true
            write: false
          - name: OEMIS
            description: Overrun error masked interrupt status. Returns the masked
              interrupt state of the UARTOEINTR interrupt.
            index: 10
            width: 1
            read: true
            write: false
      - name: UARTICR
        type: uint32_t
        expected_size: 4
        expected_offset: 68
        description: (read-write) Interrupt Clear Register, UARTICR
        fields:
          - name: RIMIC
            description: nUARTRI modem interrupt clear. Clears the UARTRIINTR interrupt.
            index: 0
            width: 1
            read: true
            write: true
          - name: CTSMIC
            description: nUARTCTS modem interrupt clear. Clears the UARTCTSINTR interrupt.
            index: 1
            width: 1
            read: true
            write: true
          - name: DCDMIC
            description: nUARTDCD modem interrupt clear. Clears the UARTDCDINTR interrupt.
            index: 2
            width: 1
            read: true
            write: true
          - name: DSRMIC
            description: nUARTDSR modem interrupt clear. Clears the UARTDSRINTR interrupt.
            index: 3
            width: 1
            read: true
            write: true
          - name: RXIC
            description: Receive interrupt clear. Clears the UARTRXINTR interrupt.
            index: 4
            width: 1
            read: true
            write: true
          - name: TXIC
            description: Transmit interrupt clear. Clears the UARTTXINTR interrupt.
            index: 5
            width: 1
            read: true
            write: true
          - name: RTIC
            description: Receive timeout interrupt clear. Clears the UARTRTINTR interrupt.
            index: 6
            width: 1
            read: true
            write: true
          - name: FEIC
            description: Framing error interrupt clear. Clears the UARTFEINTR interrupt.
            index: 7
            width: 1
            read: true
            write: true
          - name: PEIC
            description: Parity error interrupt clear. Clears the UARTPEINTR interrupt.
            index: 8
            width: 1
            read: true
            write: true
          - name: BEIC
            description: Break error interrupt clear. Clears the UARTBEINTR interrupt.
            index: 9
            width: 1
            read: true
            write: true
          - name: OEIC
            description: Overrun error interrupt clear. Clears the UARTOEINTR interrupt.
            index: 10
            width: 1
            read: true
            write: true
      - name: UARTDMACR
        type: uint32_t
        expected_size: 4
        expected_offset: 72
        description: (read-write) DMA Control Register, UARTDMACR
        fields:
          - name: RXDMAE
            description: Receive DMA enable. If this bit is set to 1, DMA for the
              receive FIFO is enabled.
            index: 0
            width: 1
            read: true
            write: true
          - name: TXDMAE
            description: Transmit DMA enable. If this bit is set to 1, DMA for the
              transmit FIFO is enabled.
            index: 1
            width: 1
            read: true
            write: true
          - name: DMAONERR
            description: DMA on error. If this bit is set to 1, the DMA receive request
              outputs, UARTRXDMASREQ or UARTRXDMABREQ, are disabled when the UART
              error interrupt is asserted.
            index: 2
            width: 1
            read: true
            write: true
      - name: UARTPERIPHID0
        type: uint32_t
        expected_size: 4
        expected_offset: 4064
        const: true
        description: (read-only) UARTPeriphID0 Register
        fields:
          - name: PARTNUMBER0
            description: These bits read back as 0x11
            index: 0
            width: 8
            read: true
            write: false
      - name: UARTPERIPHID1
        type: uint32_t
        expected_size: 4
        expected_offset: 4068
        const: true
        description: (read-only) UARTPeriphID1 Register
        fields:
          - name: PARTNUMBER1
            description: These bits read back as 0x0
            index: 0
            width: 4
            read: true
            write: false
          - name: DESIGNER0
            description: These bits read back as 0x1
            index: 4
            width: 4
            read: true
            write: false
      - name: UARTPERIPHID2
        type: uint32_t
        expected_size: 4
        expected_offset: 4072
        const: true
        description: (read-only) UARTPeriphID2 Register
        fields:
          - name: DESIGNER1
            description: These bits read back as 0x4
            index: 0
            width: 4
            read: true
            write: false
          - name: REVISION
            description: 'This field depends on the revision of the UART: r1p0 0x0
              r1p1 0x1 r1p3 0x2 r1p4 0x2 r1p5 0x3'
            index: 4
            width: 4
            read: true
            write: false
      - name: UARTPERIPHID3
        type: uint32_t
        expected_size: 4
        expected_offset: 4076
        const: true
        description: (read-only) UARTPeriphID3 Register
        fields:
          - name: CONFIGURATION
            description: These bits read back as 0x00
            index: 0
            width: 8
            read: true
            write: false
      - name: UARTPCELLID0
        type: uint32_t
        expected_size: 4
        expected_offset: 4080
        const: true
        description: (read-only) UARTPCellID0 Register
        fields:
          - name: UARTPCELLID0
            description: These bits read back as 0x0D
            index: 0
            width: 8
            read: true
            write: false
      - name: UARTPCELLID1
        type: uint32_t
        expected_size: 4
        expected_offset: 4084
        const: true
        description: (read-only) UARTPCellID1 Register
        fields:
          - name: UARTPCELLID1
            description: These bits read back as 0xF0
            index: 0
            width: 8
            read: true
            write: false
      - name: UARTPCELLID2
        type: uint32_t
        expected_size: 4
        expected_offset: 4088
        const: true
        description: (read-only) UARTPCellID2 Register
        fields:
          - name: UARTPCELLID2
            description: These bits read back as 0x05
            index: 0
            width: 8
            read: true
            write: false
      - name: UARTPCELLID3
        type: uint32_t
        expected_size: 4
        expected_offset: 4092
        const: true
        description: (read-only) UARTPCellID3 Register
        fields:
          - name: UARTPCELLID3
            description: These bits read back as 0xB1
            index: 0
            width: 8
            read: true
            write: false
    stream: false
    codec: false
    methods: false
    unit_test: false
enums: {}
