Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/ChampSim-master//dpc3_traces/server_015.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3519423 heartbeat IPC: 2.84138 cumulative IPC: 2.84138 (Simulation time: 0 hr 3 min 18 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7107098 heartbeat IPC: 2.78732 cumulative IPC: 2.81409 (Simulation time: 0 hr 6 min 16 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 10646094 heartbeat IPC: 2.82566 cumulative IPC: 2.81793 (Simulation time: 0 hr 8 min 56 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 14194135 heartbeat IPC: 2.81846 cumulative IPC: 2.81807 (Simulation time: 0 hr 11 min 45 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 17742395 heartbeat IPC: 2.81828 cumulative IPC: 2.81811 (Simulation time: 0 hr 14 min 32 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 17742395 (Simulation time: 0 hr 14 min 32 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 24039897 heartbeat IPC: 1.58793 cumulative IPC: 1.58793 (Simulation time: 0 hr 17 min 9 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 30348662 heartbeat IPC: 1.5851 cumulative IPC: 1.58651 (Simulation time: 0 hr 19 min 41 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 36657216 heartbeat IPC: 1.58515 cumulative IPC: 1.58606 (Simulation time: 0 hr 22 min 14 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 42968234 heartbeat IPC: 1.58453 cumulative IPC: 1.58568 (Simulation time: 0 hr 24 min 38 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 49277076 heartbeat IPC: 1.58508 cumulative IPC: 1.58556 (Simulation time: 0 hr 26 min 7 sec) 
Finished CPU 0 instructions: 50000000 cycles: 31534681 cumulative IPC: 1.58556 (Simulation time: 0 hr 26 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.58556 instructions: 50000000 cycles: 31534681
L1D TOTAL     ACCESS:   21825729  HIT:   21808962  MISS:      16767
L1D LOAD      ACCESS:    6689923  HIT:    6689391  MISS:        532
L1D RFO       ACCESS:    8561357  HIT:    8561261  MISS:         96
L1D PREFETCH  ACCESS:    6574449  HIT:    6558310  MISS:      16139
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    6689981  ISSUED:    6578838  USEFUL:         82  USELESS:      16054
L1D AVERAGE MISS LATENCY: 16.3923 cycles
L1I TOTAL     ACCESS:   20134058  HIT:   16156970  MISS:    3977088
L1I LOAD      ACCESS:    9821715  HIT:    9801276  MISS:      20439
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:   10312343  HIT:    6355694  MISS:    3956649
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:   10900419  ISSUED:   10645722  USEFUL:    2750665  USELESS:    1205974
L1I AVERAGE MISS LATENCY: 14.3955 cycles
L2C TOTAL     ACCESS:    5655748  HIT:    5655430  MISS:        318
L2C LOAD      ACCESS:      15017  HIT:      14955  MISS:         62
L2C RFO       ACCESS:         94  HIT:         89  MISS:          5
L2C PREFETCH  ACCESS:    5640288  HIT:    5640038  MISS:        250
L2C WRITEBACK ACCESS:        349  HIT:        348  MISS:          1
L2C PREFETCH  REQUESTED:    3900561  ISSUED:    3894931  USEFUL:        130  USELESS:        125
L2C AVERAGE MISS LATENCY: 181.918 cycles
LLC TOTAL     ACCESS:     728300  HIT:     727523  MISS:        777
LLC LOAD      ACCESS:         61  HIT:         48  MISS:         13
LLC RFO       ACCESS:          5  HIT:          3  MISS:          2
LLC PREFETCH  ACCESS:     728147  HIT:     727388  MISS:        759
LLC WRITEBACK ACCESS:         87  HIT:         84  MISS:          3
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          7  USELESS:        173
LLC AVERAGE MISS LATENCY: 551.556 cycles
Major fault: 0 Minor fault: 1893
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        159  ROW_BUFFER_MISS:        615
 DBUS_CONGESTED:        527
 WQ ROW_BUFFER_HIT:         70  ROW_BUFFER_MISS:        464  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 99.9085% MPKI: 0.15428 Average ROB Occupancy at Mispredict: 295.425

Branch types
NOT_BRANCH: 41573150 83.1463%
BRANCH_DIRECT_JUMP: 436254 0.872508%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 5395898 10.7918%
BRANCH_DIRECT_CALL: 1173391 2.34678%
BRANCH_INDIRECT_CALL: 123912 0.247824%
BRANCH_RETURN: 1297311 2.59462%
BRANCH_OTHER: 0 0%

