
ThingSpeak-SHT85-Display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000853c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000540  080086e0  080086e0  000096e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008c20  08008c20  0000a1d8  2**0
                  CONTENTS
  4 .ARM          00000008  08008c20  08008c20  00009c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008c28  08008c28  0000a1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008c28  08008c28  00009c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008c2c  08008c2c  00009c2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08008c30  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000039c  200001d8  08008e08  0000a1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000574  08008e08  0000a574  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d2cb  00000000  00000000  0000a208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023c6  00000000  00000000  000174d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b78  00000000  00000000  000198a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008db  00000000  00000000  0001a418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000174b9  00000000  00000000  0001acf3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f9be  00000000  00000000  000321ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008a640  00000000  00000000  00041b6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cc1aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000403c  00000000  00000000  000cc1f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  000d022c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080086c4 	.word	0x080086c4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	080086c4 	.word	0x080086c4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96a 	b.w	8000f44 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	460c      	mov	r4, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14e      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c94:	4694      	mov	ip, r2
 8000c96:	458c      	cmp	ip, r1
 8000c98:	4686      	mov	lr, r0
 8000c9a:	fab2 f282 	clz	r2, r2
 8000c9e:	d962      	bls.n	8000d66 <__udivmoddi4+0xde>
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0320 	rsb	r3, r2, #32
 8000ca6:	4091      	lsls	r1, r2
 8000ca8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb0:	4319      	orrs	r1, r3
 8000cb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000cb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cba:	fa1f f68c 	uxth.w	r6, ip
 8000cbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000cc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000cca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cce:	fb04 f106 	mul.w	r1, r4, r6
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000cde:	f080 8112 	bcs.w	8000f06 <__udivmoddi4+0x27e>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 810f 	bls.w	8000f06 <__udivmoddi4+0x27e>
 8000ce8:	3c02      	subs	r4, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a59      	subs	r1, r3, r1
 8000cee:	fa1f f38e 	uxth.w	r3, lr
 8000cf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000cfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cfe:	fb00 f606 	mul.w	r6, r0, r6
 8000d02:	429e      	cmp	r6, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x94>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d0e:	f080 80fc 	bcs.w	8000f0a <__udivmoddi4+0x282>
 8000d12:	429e      	cmp	r6, r3
 8000d14:	f240 80f9 	bls.w	8000f0a <__udivmoddi4+0x282>
 8000d18:	4463      	add	r3, ip
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	1b9b      	subs	r3, r3, r6
 8000d1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11d      	cbz	r5, 8000d2e <__udivmoddi4+0xa6>
 8000d26:	40d3      	lsrs	r3, r2
 8000d28:	2200      	movs	r2, #0
 8000d2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d905      	bls.n	8000d42 <__udivmoddi4+0xba>
 8000d36:	b10d      	cbz	r5, 8000d3c <__udivmoddi4+0xb4>
 8000d38:	e9c5 0100 	strd	r0, r1, [r5]
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e7f5      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d42:	fab3 f183 	clz	r1, r3
 8000d46:	2900      	cmp	r1, #0
 8000d48:	d146      	bne.n	8000dd8 <__udivmoddi4+0x150>
 8000d4a:	42a3      	cmp	r3, r4
 8000d4c:	d302      	bcc.n	8000d54 <__udivmoddi4+0xcc>
 8000d4e:	4290      	cmp	r0, r2
 8000d50:	f0c0 80f0 	bcc.w	8000f34 <__udivmoddi4+0x2ac>
 8000d54:	1a86      	subs	r6, r0, r2
 8000d56:	eb64 0303 	sbc.w	r3, r4, r3
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	2d00      	cmp	r5, #0
 8000d5e:	d0e6      	beq.n	8000d2e <__udivmoddi4+0xa6>
 8000d60:	e9c5 6300 	strd	r6, r3, [r5]
 8000d64:	e7e3      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000d66:	2a00      	cmp	r2, #0
 8000d68:	f040 8090 	bne.w	8000e8c <__udivmoddi4+0x204>
 8000d6c:	eba1 040c 	sub.w	r4, r1, ip
 8000d70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d74:	fa1f f78c 	uxth.w	r7, ip
 8000d78:	2101      	movs	r1, #1
 8000d7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d82:	fb08 4416 	mls	r4, r8, r6, r4
 8000d86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d8a:	fb07 f006 	mul.w	r0, r7, r6
 8000d8e:	4298      	cmp	r0, r3
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x11c>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x11a>
 8000d9c:	4298      	cmp	r0, r3
 8000d9e:	f200 80cd 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000da2:	4626      	mov	r6, r4
 8000da4:	1a1c      	subs	r4, r3, r0
 8000da6:	fa1f f38e 	uxth.w	r3, lr
 8000daa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000dae:	fb08 4410 	mls	r4, r8, r0, r4
 8000db2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000db6:	fb00 f707 	mul.w	r7, r0, r7
 8000dba:	429f      	cmp	r7, r3
 8000dbc:	d908      	bls.n	8000dd0 <__udivmoddi4+0x148>
 8000dbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000dc6:	d202      	bcs.n	8000dce <__udivmoddi4+0x146>
 8000dc8:	429f      	cmp	r7, r3
 8000dca:	f200 80b0 	bhi.w	8000f2e <__udivmoddi4+0x2a6>
 8000dce:	4620      	mov	r0, r4
 8000dd0:	1bdb      	subs	r3, r3, r7
 8000dd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dd6:	e7a5      	b.n	8000d24 <__udivmoddi4+0x9c>
 8000dd8:	f1c1 0620 	rsb	r6, r1, #32
 8000ddc:	408b      	lsls	r3, r1
 8000dde:	fa22 f706 	lsr.w	r7, r2, r6
 8000de2:	431f      	orrs	r7, r3
 8000de4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000de8:	fa04 f301 	lsl.w	r3, r4, r1
 8000dec:	ea43 030c 	orr.w	r3, r3, ip
 8000df0:	40f4      	lsrs	r4, r6
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	0c38      	lsrs	r0, r7, #16
 8000df8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000e00:	fa1f fc87 	uxth.w	ip, r7
 8000e04:	fb00 441e 	mls	r4, r0, lr, r4
 8000e08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000e10:	45a1      	cmp	r9, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	d90a      	bls.n	8000e2e <__udivmoddi4+0x1a6>
 8000e18:	193c      	adds	r4, r7, r4
 8000e1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000e1e:	f080 8084 	bcs.w	8000f2a <__udivmoddi4+0x2a2>
 8000e22:	45a1      	cmp	r9, r4
 8000e24:	f240 8081 	bls.w	8000f2a <__udivmoddi4+0x2a2>
 8000e28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000e2c:	443c      	add	r4, r7
 8000e2e:	eba4 0409 	sub.w	r4, r4, r9
 8000e32:	fa1f f983 	uxth.w	r9, r3
 8000e36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000e3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000e3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000e42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e46:	45a4      	cmp	ip, r4
 8000e48:	d907      	bls.n	8000e5a <__udivmoddi4+0x1d2>
 8000e4a:	193c      	adds	r4, r7, r4
 8000e4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e50:	d267      	bcs.n	8000f22 <__udivmoddi4+0x29a>
 8000e52:	45a4      	cmp	ip, r4
 8000e54:	d965      	bls.n	8000f22 <__udivmoddi4+0x29a>
 8000e56:	3b02      	subs	r3, #2
 8000e58:	443c      	add	r4, r7
 8000e5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e62:	eba4 040c 	sub.w	r4, r4, ip
 8000e66:	429c      	cmp	r4, r3
 8000e68:	46ce      	mov	lr, r9
 8000e6a:	469c      	mov	ip, r3
 8000e6c:	d351      	bcc.n	8000f12 <__udivmoddi4+0x28a>
 8000e6e:	d04e      	beq.n	8000f0e <__udivmoddi4+0x286>
 8000e70:	b155      	cbz	r5, 8000e88 <__udivmoddi4+0x200>
 8000e72:	ebb8 030e 	subs.w	r3, r8, lr
 8000e76:	eb64 040c 	sbc.w	r4, r4, ip
 8000e7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7e:	40cb      	lsrs	r3, r1
 8000e80:	431e      	orrs	r6, r3
 8000e82:	40cc      	lsrs	r4, r1
 8000e84:	e9c5 6400 	strd	r6, r4, [r5]
 8000e88:	2100      	movs	r1, #0
 8000e8a:	e750      	b.n	8000d2e <__udivmoddi4+0xa6>
 8000e8c:	f1c2 0320 	rsb	r3, r2, #32
 8000e90:	fa20 f103 	lsr.w	r1, r0, r3
 8000e94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e98:	fa24 f303 	lsr.w	r3, r4, r3
 8000e9c:	4094      	lsls	r4, r2
 8000e9e:	430c      	orrs	r4, r1
 8000ea0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ea4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000ea8:	fa1f f78c 	uxth.w	r7, ip
 8000eac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000eb0:	fb08 3110 	mls	r1, r8, r0, r3
 8000eb4:	0c23      	lsrs	r3, r4, #16
 8000eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eba:	fb00 f107 	mul.w	r1, r0, r7
 8000ebe:	4299      	cmp	r1, r3
 8000ec0:	d908      	bls.n	8000ed4 <__udivmoddi4+0x24c>
 8000ec2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ec6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000eca:	d22c      	bcs.n	8000f26 <__udivmoddi4+0x29e>
 8000ecc:	4299      	cmp	r1, r3
 8000ece:	d92a      	bls.n	8000f26 <__udivmoddi4+0x29e>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	4463      	add	r3, ip
 8000ed4:	1a5b      	subs	r3, r3, r1
 8000ed6:	b2a4      	uxth	r4, r4
 8000ed8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000edc:	fb08 3311 	mls	r3, r8, r1, r3
 8000ee0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ee4:	fb01 f307 	mul.w	r3, r1, r7
 8000ee8:	42a3      	cmp	r3, r4
 8000eea:	d908      	bls.n	8000efe <__udivmoddi4+0x276>
 8000eec:	eb1c 0404 	adds.w	r4, ip, r4
 8000ef0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ef4:	d213      	bcs.n	8000f1e <__udivmoddi4+0x296>
 8000ef6:	42a3      	cmp	r3, r4
 8000ef8:	d911      	bls.n	8000f1e <__udivmoddi4+0x296>
 8000efa:	3902      	subs	r1, #2
 8000efc:	4464      	add	r4, ip
 8000efe:	1ae4      	subs	r4, r4, r3
 8000f00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000f04:	e739      	b.n	8000d7a <__udivmoddi4+0xf2>
 8000f06:	4604      	mov	r4, r0
 8000f08:	e6f0      	b.n	8000cec <__udivmoddi4+0x64>
 8000f0a:	4608      	mov	r0, r1
 8000f0c:	e706      	b.n	8000d1c <__udivmoddi4+0x94>
 8000f0e:	45c8      	cmp	r8, r9
 8000f10:	d2ae      	bcs.n	8000e70 <__udivmoddi4+0x1e8>
 8000f12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000f16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000f1a:	3801      	subs	r0, #1
 8000f1c:	e7a8      	b.n	8000e70 <__udivmoddi4+0x1e8>
 8000f1e:	4631      	mov	r1, r6
 8000f20:	e7ed      	b.n	8000efe <__udivmoddi4+0x276>
 8000f22:	4603      	mov	r3, r0
 8000f24:	e799      	b.n	8000e5a <__udivmoddi4+0x1d2>
 8000f26:	4630      	mov	r0, r6
 8000f28:	e7d4      	b.n	8000ed4 <__udivmoddi4+0x24c>
 8000f2a:	46d6      	mov	lr, sl
 8000f2c:	e77f      	b.n	8000e2e <__udivmoddi4+0x1a6>
 8000f2e:	4463      	add	r3, ip
 8000f30:	3802      	subs	r0, #2
 8000f32:	e74d      	b.n	8000dd0 <__udivmoddi4+0x148>
 8000f34:	4606      	mov	r6, r0
 8000f36:	4623      	mov	r3, r4
 8000f38:	4608      	mov	r0, r1
 8000f3a:	e70f      	b.n	8000d5c <__udivmoddi4+0xd4>
 8000f3c:	3e02      	subs	r6, #2
 8000f3e:	4463      	add	r3, ip
 8000f40:	e730      	b.n	8000da4 <__udivmoddi4+0x11c>
 8000f42:	bf00      	nop

08000f44 <__aeabi_idiv0>:
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop

08000f48 <LCD_Init>:
#include <string.h>

static void LCD_EnablePulse(void);
static void LCD_Send(uint8_t value, uint8_t mode);

void LCD_Init(void) {
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	af00      	add	r7, sp, #0
    HAL_Delay(20); // Wait for LCD to power up
 8000f4c:	2014      	movs	r0, #20
 8000f4e:	f001 f865 	bl	800201c <HAL_Delay>

    // Initialize in 4-bit mode
    LCD_Send(0x33, 0); // Initialize in 8-bit mode
 8000f52:	2100      	movs	r1, #0
 8000f54:	2033      	movs	r0, #51	@ 0x33
 8000f56:	f000 f883 	bl	8001060 <LCD_Send>
    LCD_Send(0x32, 0); // Switch to 4-bit mode
 8000f5a:	2100      	movs	r1, #0
 8000f5c:	2032      	movs	r0, #50	@ 0x32
 8000f5e:	f000 f87f 	bl	8001060 <LCD_Send>
    LCD_SendCommand(0x28); // 2 lines, 5x7 matrix
 8000f62:	2028      	movs	r0, #40	@ 0x28
 8000f64:	f000 f80e 	bl	8000f84 <LCD_SendCommand>
    LCD_SendCommand(0x0C); // Display on, cursor off
 8000f68:	200c      	movs	r0, #12
 8000f6a:	f000 f80b 	bl	8000f84 <LCD_SendCommand>
    LCD_SendCommand(0x06); // Increment cursor
 8000f6e:	2006      	movs	r0, #6
 8000f70:	f000 f808 	bl	8000f84 <LCD_SendCommand>
    LCD_SendCommand(0x01); // Clear display
 8000f74:	2001      	movs	r0, #1
 8000f76:	f000 f805 	bl	8000f84 <LCD_SendCommand>
    HAL_Delay(2);
 8000f7a:	2002      	movs	r0, #2
 8000f7c:	f001 f84e 	bl	800201c <HAL_Delay>
}
 8000f80:	bf00      	nop
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t cmd) {
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	71fb      	strb	r3, [r7, #7]
    LCD_Send(cmd, 0);
 8000f8e:	79fb      	ldrb	r3, [r7, #7]
 8000f90:	2100      	movs	r1, #0
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 f864 	bl	8001060 <LCD_Send>
}
 8000f98:	bf00      	nop
 8000f9a:	3708      	adds	r7, #8
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}

08000fa0 <LCD_SendData>:

void LCD_SendData(uint8_t data) {
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	71fb      	strb	r3, [r7, #7]
    LCD_Send(data, 1);
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	2101      	movs	r1, #1
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f000 f856 	bl	8001060 <LCD_Send>
}
 8000fb4:	bf00      	nop
 8000fb6:	3708      	adds	r7, #8
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <LCD_Print>:

void LCD_Print(const char* str) {
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
    while (*str) {
 8000fc4:	e007      	b.n	8000fd6 <LCD_Print+0x1a>
        LCD_SendData((uint8_t)(*str));
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff ffe8 	bl	8000fa0 <LCD_SendData>
        str++;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	607b      	str	r3, [r7, #4]
    while (*str) {
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d1f3      	bne.n	8000fc6 <LCD_Print+0xa>
    }
}
 8000fde:	bf00      	nop
 8000fe0:	bf00      	nop
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}

08000fe8 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col) {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b084      	sub	sp, #16
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	460a      	mov	r2, r1
 8000ff2:	71fb      	strb	r3, [r7, #7]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	71bb      	strb	r3, [r7, #6]
    uint8_t address = (row == 0) ? col : (col + 0x40);
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d003      	beq.n	8001006 <LCD_SetCursor+0x1e>
 8000ffe:	79bb      	ldrb	r3, [r7, #6]
 8001000:	3340      	adds	r3, #64	@ 0x40
 8001002:	b2db      	uxtb	r3, r3
 8001004:	e000      	b.n	8001008 <LCD_SetCursor+0x20>
 8001006:	79bb      	ldrb	r3, [r7, #6]
 8001008:	73fb      	strb	r3, [r7, #15]
    LCD_SendCommand(0x80 | address);
 800100a:	7bfb      	ldrb	r3, [r7, #15]
 800100c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001010:	b2db      	uxtb	r3, r3
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff ffb6 	bl	8000f84 <LCD_SendCommand>
}
 8001018:	bf00      	nop
 800101a:	3710      	adds	r7, #16
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}

08001020 <LCD_Clear>:

void LCD_Clear(void) {
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
    LCD_SendCommand(0x01); // Clear display command
 8001024:	2001      	movs	r0, #1
 8001026:	f7ff ffad 	bl	8000f84 <LCD_SendCommand>
    HAL_Delay(2);          // Delay to allow the command to process
 800102a:	2002      	movs	r0, #2
 800102c:	f000 fff6 	bl	800201c <HAL_Delay>
}
 8001030:	bf00      	nop
 8001032:	bd80      	pop	{r7, pc}

08001034 <LCD_EnablePulse>:

static void LCD_EnablePulse(void) {
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_E_PORT, LCD_E_PIN, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	2102      	movs	r1, #2
 800103c:	4807      	ldr	r0, [pc, #28]	@ (800105c <LCD_EnablePulse+0x28>)
 800103e:	f001 fb39 	bl	80026b4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001042:	2001      	movs	r0, #1
 8001044:	f000 ffea 	bl	800201c <HAL_Delay>
    HAL_GPIO_WritePin(LCD_E_PORT, LCD_E_PIN, GPIO_PIN_RESET);
 8001048:	2200      	movs	r2, #0
 800104a:	2102      	movs	r1, #2
 800104c:	4803      	ldr	r0, [pc, #12]	@ (800105c <LCD_EnablePulse+0x28>)
 800104e:	f001 fb31 	bl	80026b4 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001052:	2001      	movs	r0, #1
 8001054:	f000 ffe2 	bl	800201c <HAL_Delay>
}
 8001058:	bf00      	nop
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40020800 	.word	0x40020800

08001060 <LCD_Send>:

static void LCD_Send(uint8_t value, uint8_t mode) {
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	4603      	mov	r3, r0
 8001068:	460a      	mov	r2, r1
 800106a:	71fb      	strb	r3, [r7, #7]
 800106c:	4613      	mov	r3, r2
 800106e:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(LCD_RS_PORT, LCD_RS_PIN, (mode ? GPIO_PIN_SET : GPIO_PIN_RESET));
 8001070:	79bb      	ldrb	r3, [r7, #6]
 8001072:	2b00      	cmp	r3, #0
 8001074:	bf14      	ite	ne
 8001076:	2301      	movne	r3, #1
 8001078:	2300      	moveq	r3, #0
 800107a:	b2db      	uxtb	r3, r3
 800107c:	461a      	mov	r2, r3
 800107e:	2101      	movs	r1, #1
 8001080:	482e      	ldr	r0, [pc, #184]	@ (800113c <LCD_Send+0xdc>)
 8001082:	f001 fb17 	bl	80026b4 <HAL_GPIO_WritePin>

    // Send high nibble
    HAL_GPIO_WritePin(LCD_D4_PORT, LCD_D4_PIN, (value & 0x10) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001086:	79fb      	ldrb	r3, [r7, #7]
 8001088:	111b      	asrs	r3, r3, #4
 800108a:	b2db      	uxtb	r3, r3
 800108c:	f003 0301 	and.w	r3, r3, #1
 8001090:	b2db      	uxtb	r3, r3
 8001092:	461a      	mov	r2, r3
 8001094:	2104      	movs	r1, #4
 8001096:	4829      	ldr	r0, [pc, #164]	@ (800113c <LCD_Send+0xdc>)
 8001098:	f001 fb0c 	bl	80026b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D5_PORT, LCD_D5_PIN, (value & 0x20) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	115b      	asrs	r3, r3, #5
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	461a      	mov	r2, r3
 80010aa:	2108      	movs	r1, #8
 80010ac:	4823      	ldr	r0, [pc, #140]	@ (800113c <LCD_Send+0xdc>)
 80010ae:	f001 fb01 	bl	80026b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D6_PORT, LCD_D6_PIN, (value & 0x40) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80010b2:	79fb      	ldrb	r3, [r7, #7]
 80010b4:	119b      	asrs	r3, r3, #6
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	f003 0301 	and.w	r3, r3, #1
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	461a      	mov	r2, r3
 80010c0:	2110      	movs	r1, #16
 80010c2:	481e      	ldr	r0, [pc, #120]	@ (800113c <LCD_Send+0xdc>)
 80010c4:	f001 faf6 	bl	80026b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D7_PORT, LCD_D7_PIN, (value & 0x80) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	09db      	lsrs	r3, r3, #7
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	461a      	mov	r2, r3
 80010d0:	2120      	movs	r1, #32
 80010d2:	481a      	ldr	r0, [pc, #104]	@ (800113c <LCD_Send+0xdc>)
 80010d4:	f001 faee 	bl	80026b4 <HAL_GPIO_WritePin>
    LCD_EnablePulse();
 80010d8:	f7ff ffac 	bl	8001034 <LCD_EnablePulse>

    // Send low nibble
    HAL_GPIO_WritePin(LCD_D4_PORT, LCD_D4_PIN, (value & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80010dc:	79fb      	ldrb	r3, [r7, #7]
 80010de:	f003 0301 	and.w	r3, r3, #1
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	461a      	mov	r2, r3
 80010e6:	2104      	movs	r1, #4
 80010e8:	4814      	ldr	r0, [pc, #80]	@ (800113c <LCD_Send+0xdc>)
 80010ea:	f001 fae3 	bl	80026b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D5_PORT, LCD_D5_PIN, (value & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80010ee:	79fb      	ldrb	r3, [r7, #7]
 80010f0:	105b      	asrs	r3, r3, #1
 80010f2:	b2db      	uxtb	r3, r3
 80010f4:	f003 0301 	and.w	r3, r3, #1
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	461a      	mov	r2, r3
 80010fc:	2108      	movs	r1, #8
 80010fe:	480f      	ldr	r0, [pc, #60]	@ (800113c <LCD_Send+0xdc>)
 8001100:	f001 fad8 	bl	80026b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D6_PORT, LCD_D6_PIN, (value & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001104:	79fb      	ldrb	r3, [r7, #7]
 8001106:	109b      	asrs	r3, r3, #2
 8001108:	b2db      	uxtb	r3, r3
 800110a:	f003 0301 	and.w	r3, r3, #1
 800110e:	b2db      	uxtb	r3, r3
 8001110:	461a      	mov	r2, r3
 8001112:	2110      	movs	r1, #16
 8001114:	4809      	ldr	r0, [pc, #36]	@ (800113c <LCD_Send+0xdc>)
 8001116:	f001 facd 	bl	80026b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LCD_D7_PORT, LCD_D7_PIN, (value & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800111a:	79fb      	ldrb	r3, [r7, #7]
 800111c:	10db      	asrs	r3, r3, #3
 800111e:	b2db      	uxtb	r3, r3
 8001120:	f003 0301 	and.w	r3, r3, #1
 8001124:	b2db      	uxtb	r3, r3
 8001126:	461a      	mov	r2, r3
 8001128:	2120      	movs	r1, #32
 800112a:	4804      	ldr	r0, [pc, #16]	@ (800113c <LCD_Send+0xdc>)
 800112c:	f001 fac2 	bl	80026b4 <HAL_GPIO_WritePin>
    LCD_EnablePulse();
 8001130:	f7ff ff80 	bl	8001034 <LCD_EnablePulse>
}
 8001134:	bf00      	nop
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	40020800 	.word	0x40020800

08001140 <floatToStr>:
void LCD_UpdateLuminosity(float luminosity);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
const char* floatToStr(float num, int precision) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b084      	sub	sp, #16
 8001144:	af02      	add	r7, sp, #8
 8001146:	ed87 0a01 	vstr	s0, [r7, #4]
 800114a:	6038      	str	r0, [r7, #0]
    static char str[20]; // Buffer estático para almacenar la cadena resultante
    sprintf(str, "%.*f", precision, num);
 800114c:	6878      	ldr	r0, [r7, #4]
 800114e:	f7ff fa03 	bl	8000558 <__aeabi_f2d>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	e9cd 2300 	strd	r2, r3, [sp]
 800115a:	683a      	ldr	r2, [r7, #0]
 800115c:	4904      	ldr	r1, [pc, #16]	@ (8001170 <floatToStr+0x30>)
 800115e:	4805      	ldr	r0, [pc, #20]	@ (8001174 <floatToStr+0x34>)
 8001160:	f005 f980 	bl	8006464 <siprintf>
    return str;
 8001164:	4b03      	ldr	r3, [pc, #12]	@ (8001174 <floatToStr+0x34>)
}
 8001166:	4618      	mov	r0, r3
 8001168:	3708      	adds	r7, #8
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	080086e0 	.word	0x080086e0
 8001174:	20000300 	.word	0x20000300

08001178 <LCD_UpdateTemperature>:

void LCD_UpdateTemperature(float temperature) {
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	ed87 0a01 	vstr	s0, [r7, #4]
    const char* strTemp = floatToStr(temperature, 5);
 8001182:	2005      	movs	r0, #5
 8001184:	ed97 0a01 	vldr	s0, [r7, #4]
 8001188:	f7ff ffda 	bl	8001140 <floatToStr>
 800118c:	60f8      	str	r0, [r7, #12]
    LCD_Clear();
 800118e:	f7ff ff47 	bl	8001020 <LCD_Clear>
    LCD_SetCursor(0, 0);
 8001192:	2100      	movs	r1, #0
 8001194:	2000      	movs	r0, #0
 8001196:	f7ff ff27 	bl	8000fe8 <LCD_SetCursor>
    LCD_Print("Temperatura: ");
 800119a:	4807      	ldr	r0, [pc, #28]	@ (80011b8 <LCD_UpdateTemperature+0x40>)
 800119c:	f7ff ff0e 	bl	8000fbc <LCD_Print>
    LCD_SetCursor(1, 0);
 80011a0:	2100      	movs	r1, #0
 80011a2:	2001      	movs	r0, #1
 80011a4:	f7ff ff20 	bl	8000fe8 <LCD_SetCursor>
    LCD_Print(strTemp);
 80011a8:	68f8      	ldr	r0, [r7, #12]
 80011aa:	f7ff ff07 	bl	8000fbc <LCD_Print>
}
 80011ae:	bf00      	nop
 80011b0:	3710      	adds	r7, #16
 80011b2:	46bd      	mov	sp, r7
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	080086e8 	.word	0x080086e8

080011bc <LCD_UpdateHumidity>:

void LCD_UpdateHumidity(float humidity) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	ed87 0a01 	vstr	s0, [r7, #4]
    const char* strHum = floatToStr(humidity, 5);
 80011c6:	2005      	movs	r0, #5
 80011c8:	ed97 0a01 	vldr	s0, [r7, #4]
 80011cc:	f7ff ffb8 	bl	8001140 <floatToStr>
 80011d0:	60f8      	str	r0, [r7, #12]
    LCD_Clear();
 80011d2:	f7ff ff25 	bl	8001020 <LCD_Clear>
    LCD_SetCursor(0, 0);
 80011d6:	2100      	movs	r1, #0
 80011d8:	2000      	movs	r0, #0
 80011da:	f7ff ff05 	bl	8000fe8 <LCD_SetCursor>
    LCD_Print("Humedad: ");
 80011de:	4807      	ldr	r0, [pc, #28]	@ (80011fc <LCD_UpdateHumidity+0x40>)
 80011e0:	f7ff feec 	bl	8000fbc <LCD_Print>
    LCD_SetCursor(1, 0);
 80011e4:	2100      	movs	r1, #0
 80011e6:	2001      	movs	r0, #1
 80011e8:	f7ff fefe 	bl	8000fe8 <LCD_SetCursor>
    LCD_Print(strHum);
 80011ec:	68f8      	ldr	r0, [r7, #12]
 80011ee:	f7ff fee5 	bl	8000fbc <LCD_Print>
}
 80011f2:	bf00      	nop
 80011f4:	3710      	adds	r7, #16
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	080086f8 	.word	0x080086f8

08001200 <LCD_UpdateLuminosity>:

void LCD_UpdateLuminosity(float luminosity) {
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0
 8001206:	ed87 0a01 	vstr	s0, [r7, #4]
    const char* strLux = floatToStr(luminosity, 5);
 800120a:	2005      	movs	r0, #5
 800120c:	ed97 0a01 	vldr	s0, [r7, #4]
 8001210:	f7ff ff96 	bl	8001140 <floatToStr>
 8001214:	60f8      	str	r0, [r7, #12]
    LCD_Clear();
 8001216:	f7ff ff03 	bl	8001020 <LCD_Clear>
    LCD_SetCursor(0, 0);
 800121a:	2100      	movs	r1, #0
 800121c:	2000      	movs	r0, #0
 800121e:	f7ff fee3 	bl	8000fe8 <LCD_SetCursor>
    LCD_Print("Luminosidad: ");
 8001222:	4807      	ldr	r0, [pc, #28]	@ (8001240 <LCD_UpdateLuminosity+0x40>)
 8001224:	f7ff feca 	bl	8000fbc <LCD_Print>
    LCD_SetCursor(1, 0);
 8001228:	2100      	movs	r1, #0
 800122a:	2001      	movs	r0, #1
 800122c:	f7ff fedc 	bl	8000fe8 <LCD_SetCursor>
    LCD_Print(strLux);
 8001230:	68f8      	ldr	r0, [r7, #12]
 8001232:	f7ff fec3 	bl	8000fbc <LCD_Print>
}
 8001236:	bf00      	nop
 8001238:	3710      	adds	r7, #16
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	08008704 	.word	0x08008704

08001244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  lastTimeMeasurement = HAL_GetTick();
 800124a:	f000 fedb 	bl	8002004 <HAL_GetTick>
 800124e:	4603      	mov	r3, r0
 8001250:	4a47      	ldr	r2, [pc, #284]	@ (8001370 <main+0x12c>)
 8001252:	6013      	str	r3, [r2, #0]
  lastTimeDisplay = HAL_GetTick();
 8001254:	f000 fed6 	bl	8002004 <HAL_GetTick>
 8001258:	4603      	mov	r3, r0
 800125a:	4a46      	ldr	r2, [pc, #280]	@ (8001374 <main+0x130>)
 800125c:	6013      	str	r3, [r2, #0]
  lastTimeSend = HAL_GetTick();
 800125e:	f000 fed1 	bl	8002004 <HAL_GetTick>
 8001262:	4603      	mov	r3, r0
 8001264:	4a44      	ldr	r2, [pc, #272]	@ (8001378 <main+0x134>)
 8001266:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001268:	f000 fe66 	bl	8001f38 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800126c:	f000 f898 	bl	80013a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001270:	f000 f984 	bl	800157c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001274:	f000 f8fc 	bl	8001470 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001278:	f000 f956 	bl	8001528 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 800127c:	f000 f926 	bl	80014cc <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
  MX_NVIC_Init();
 8001280:	f000 f9cc 	bl	800161c <MX_NVIC_Init>

  LCD_Init();
 8001284:	f7ff fe60 	bl	8000f48 <LCD_Init>
  VEML7700_Init();
 8001288:	f000 fc5a 	bl	8001b40 <VEML7700_Init>
  connectToWiFi(WIFI_SSID, WIFI_PASS);
 800128c:	493b      	ldr	r1, [pc, #236]	@ (800137c <main+0x138>)
 800128e:	483c      	ldr	r0, [pc, #240]	@ (8001380 <main+0x13c>)
 8001290:	f000 fd2a 	bl	8001ce8 <connectToWiFi>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  uint32_t currentTick = HAL_GetTick();
 8001294:	f000 feb6 	bl	8002004 <HAL_GetTick>
 8001298:	6078      	str	r0, [r7, #4]

	  if (currentTick - lastTimeMeasurement >= measurementInterval) {
 800129a:	4b35      	ldr	r3, [pc, #212]	@ (8001370 <main+0x12c>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	687a      	ldr	r2, [r7, #4]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	4a38      	ldr	r2, [pc, #224]	@ (8001384 <main+0x140>)
 80012a4:	8812      	ldrh	r2, [r2, #0]
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d309      	bcc.n	80012be <main+0x7a>
		  lastTimeMeasurement = currentTick;
 80012aa:	4a31      	ldr	r2, [pc, #196]	@ (8001370 <main+0x12c>)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	6013      	str	r3, [r2, #0]
		  ReadSHT85(&temperature, &humidity);
 80012b0:	4935      	ldr	r1, [pc, #212]	@ (8001388 <main+0x144>)
 80012b2:	4836      	ldr	r0, [pc, #216]	@ (800138c <main+0x148>)
 80012b4:	f000 f9c4 	bl	8001640 <ReadSHT85>
		  ReadVEML7700(&luminosity);
 80012b8:	4835      	ldr	r0, [pc, #212]	@ (8001390 <main+0x14c>)
 80012ba:	f000 fc5d 	bl	8001b78 <ReadVEML7700>
	  }

	  if (currentTick - lastTimeDisplay >= displayInterval) {
 80012be:	4b2d      	ldr	r3, [pc, #180]	@ (8001374 <main+0x130>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	1ad3      	subs	r3, r2, r3
 80012c6:	4a33      	ldr	r2, [pc, #204]	@ (8001394 <main+0x150>)
 80012c8:	8812      	ldrh	r2, [r2, #0]
 80012ca:	4293      	cmp	r3, r2
 80012cc:	d32e      	bcc.n	800132c <main+0xe8>
		  lastTimeDisplay = currentTick;
 80012ce:	4a29      	ldr	r2, [pc, #164]	@ (8001374 <main+0x130>)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6013      	str	r3, [r2, #0]
		  switch (displayState) {
 80012d4:	4b30      	ldr	r3, [pc, #192]	@ (8001398 <main+0x154>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d01c      	beq.n	8001316 <main+0xd2>
 80012dc:	2b02      	cmp	r3, #2
 80012de:	dc25      	bgt.n	800132c <main+0xe8>
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d002      	beq.n	80012ea <main+0xa6>
 80012e4:	2b01      	cmp	r3, #1
 80012e6:	d00b      	beq.n	8001300 <main+0xbc>
 80012e8:	e020      	b.n	800132c <main+0xe8>
			  case 0:
				  LCD_UpdateTemperature(temperature);
 80012ea:	4b28      	ldr	r3, [pc, #160]	@ (800138c <main+0x148>)
 80012ec:	edd3 7a00 	vldr	s15, [r3]
 80012f0:	eeb0 0a67 	vmov.f32	s0, s15
 80012f4:	f7ff ff40 	bl	8001178 <LCD_UpdateTemperature>
				  displayState = 1;
 80012f8:	4b27      	ldr	r3, [pc, #156]	@ (8001398 <main+0x154>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	701a      	strb	r2, [r3, #0]
				  break;
 80012fe:	e015      	b.n	800132c <main+0xe8>
			  case 1:
				  LCD_UpdateHumidity(humidity);
 8001300:	4b21      	ldr	r3, [pc, #132]	@ (8001388 <main+0x144>)
 8001302:	edd3 7a00 	vldr	s15, [r3]
 8001306:	eeb0 0a67 	vmov.f32	s0, s15
 800130a:	f7ff ff57 	bl	80011bc <LCD_UpdateHumidity>
				  displayState = 2;
 800130e:	4b22      	ldr	r3, [pc, #136]	@ (8001398 <main+0x154>)
 8001310:	2202      	movs	r2, #2
 8001312:	701a      	strb	r2, [r3, #0]
				  break;
 8001314:	e00a      	b.n	800132c <main+0xe8>
			  case 2:
				  LCD_UpdateLuminosity(luminosity);
 8001316:	4b1e      	ldr	r3, [pc, #120]	@ (8001390 <main+0x14c>)
 8001318:	edd3 7a00 	vldr	s15, [r3]
 800131c:	eeb0 0a67 	vmov.f32	s0, s15
 8001320:	f7ff ff6e 	bl	8001200 <LCD_UpdateLuminosity>
				  displayState = 0;
 8001324:	4b1c      	ldr	r3, [pc, #112]	@ (8001398 <main+0x154>)
 8001326:	2200      	movs	r2, #0
 8001328:	701a      	strb	r2, [r3, #0]
				  break;
 800132a:	bf00      	nop
		  }
	  }

	  if (currentTick - lastTimeSend >= measurementInterval) {
 800132c:	4b12      	ldr	r3, [pc, #72]	@ (8001378 <main+0x134>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	687a      	ldr	r2, [r7, #4]
 8001332:	1ad3      	subs	r3, r2, r3
 8001334:	4a13      	ldr	r2, [pc, #76]	@ (8001384 <main+0x140>)
 8001336:	8812      	ldrh	r2, [r2, #0]
 8001338:	4293      	cmp	r3, r2
 800133a:	d314      	bcc.n	8001366 <main+0x122>
		  lastTimeSend = currentTick;
 800133c:	4a0e      	ldr	r2, [pc, #56]	@ (8001378 <main+0x134>)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6013      	str	r3, [r2, #0]
		  sendDataToThingSpeak(THINGSPEAK_API_KEY, temperature, humidity, luminosity);
 8001342:	4b12      	ldr	r3, [pc, #72]	@ (800138c <main+0x148>)
 8001344:	edd3 7a00 	vldr	s15, [r3]
 8001348:	4b0f      	ldr	r3, [pc, #60]	@ (8001388 <main+0x144>)
 800134a:	ed93 7a00 	vldr	s14, [r3]
 800134e:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <main+0x14c>)
 8001350:	edd3 6a00 	vldr	s13, [r3]
 8001354:	eeb0 1a66 	vmov.f32	s2, s13
 8001358:	eef0 0a47 	vmov.f32	s1, s14
 800135c:	eeb0 0a67 	vmov.f32	s0, s15
 8001360:	480e      	ldr	r0, [pc, #56]	@ (800139c <main+0x158>)
 8001362:	f000 fd3f 	bl	8001de4 <sendDataToThingSpeak>
	  }

	  HAL_Delay(500);
 8001366:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800136a:	f000 fe57 	bl	800201c <HAL_Delay>
  {
 800136e:	e791      	b.n	8001294 <main+0x50>
 8001370:	200002f0 	.word	0x200002f0
 8001374:	200002f4 	.word	0x200002f4
 8001378:	200002f8 	.word	0x200002f8
 800137c:	08008714 	.word	0x08008714
 8001380:	0800872c 	.word	0x0800872c
 8001384:	20000000 	.word	0x20000000
 8001388:	200002e8 	.word	0x200002e8
 800138c:	200002e4 	.word	0x200002e4
 8001390:	200002ec 	.word	0x200002ec
 8001394:	20000002 	.word	0x20000002
 8001398:	200002fc 	.word	0x200002fc
 800139c:	0800873c 	.word	0x0800873c

080013a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b094      	sub	sp, #80	@ 0x50
 80013a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013a6:	f107 0320 	add.w	r3, r7, #32
 80013aa:	2230      	movs	r2, #48	@ 0x30
 80013ac:	2100      	movs	r1, #0
 80013ae:	4618      	mov	r0, r3
 80013b0:	f005 f8bb 	bl	800652a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b4:	f107 030c 	add.w	r3, r7, #12
 80013b8:	2200      	movs	r2, #0
 80013ba:	601a      	str	r2, [r3, #0]
 80013bc:	605a      	str	r2, [r3, #4]
 80013be:	609a      	str	r2, [r3, #8]
 80013c0:	60da      	str	r2, [r3, #12]
 80013c2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013c4:	2300      	movs	r3, #0
 80013c6:	60bb      	str	r3, [r7, #8]
 80013c8:	4b27      	ldr	r3, [pc, #156]	@ (8001468 <SystemClock_Config+0xc8>)
 80013ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013cc:	4a26      	ldr	r2, [pc, #152]	@ (8001468 <SystemClock_Config+0xc8>)
 80013ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013d2:	6413      	str	r3, [r2, #64]	@ 0x40
 80013d4:	4b24      	ldr	r3, [pc, #144]	@ (8001468 <SystemClock_Config+0xc8>)
 80013d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013dc:	60bb      	str	r3, [r7, #8]
 80013de:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013e0:	2300      	movs	r3, #0
 80013e2:	607b      	str	r3, [r7, #4]
 80013e4:	4b21      	ldr	r3, [pc, #132]	@ (800146c <SystemClock_Config+0xcc>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a20      	ldr	r2, [pc, #128]	@ (800146c <SystemClock_Config+0xcc>)
 80013ea:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80013ee:	6013      	str	r3, [r2, #0]
 80013f0:	4b1e      	ldr	r3, [pc, #120]	@ (800146c <SystemClock_Config+0xcc>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80013f8:	607b      	str	r3, [r7, #4]
 80013fa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013fc:	2302      	movs	r3, #2
 80013fe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001400:	2301      	movs	r3, #1
 8001402:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001404:	2310      	movs	r3, #16
 8001406:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001408:	2302      	movs	r3, #2
 800140a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800140c:	2300      	movs	r3, #0
 800140e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001410:	2308      	movs	r3, #8
 8001412:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8001414:	2332      	movs	r3, #50	@ 0x32
 8001416:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001418:	2302      	movs	r3, #2
 800141a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 800141c:	2308      	movs	r3, #8
 800141e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001420:	f107 0320 	add.w	r3, r7, #32
 8001424:	4618      	mov	r0, r3
 8001426:	f002 fe03 	bl	8004030 <HAL_RCC_OscConfig>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001430:	f000 f900 	bl	8001634 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001434:	230f      	movs	r3, #15
 8001436:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001438:	2302      	movs	r3, #2
 800143a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800143c:	2300      	movs	r3, #0
 800143e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001440:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001444:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001446:	2300      	movs	r3, #0
 8001448:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	2101      	movs	r1, #1
 8001450:	4618      	mov	r0, r3
 8001452:	f003 f865 	bl	8004520 <HAL_RCC_ClockConfig>
 8001456:	4603      	mov	r3, r0
 8001458:	2b00      	cmp	r3, #0
 800145a:	d001      	beq.n	8001460 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800145c:	f000 f8ea 	bl	8001634 <Error_Handler>
  }
}
 8001460:	bf00      	nop
 8001462:	3750      	adds	r7, #80	@ 0x50
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40023800 	.word	0x40023800
 800146c:	40007000 	.word	0x40007000

08001470 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001474:	4b12      	ldr	r3, [pc, #72]	@ (80014c0 <MX_I2C1_Init+0x50>)
 8001476:	4a13      	ldr	r2, [pc, #76]	@ (80014c4 <MX_I2C1_Init+0x54>)
 8001478:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800147a:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <MX_I2C1_Init+0x50>)
 800147c:	4a12      	ldr	r2, [pc, #72]	@ (80014c8 <MX_I2C1_Init+0x58>)
 800147e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001480:	4b0f      	ldr	r3, [pc, #60]	@ (80014c0 <MX_I2C1_Init+0x50>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001486:	4b0e      	ldr	r3, [pc, #56]	@ (80014c0 <MX_I2C1_Init+0x50>)
 8001488:	2200      	movs	r2, #0
 800148a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800148c:	4b0c      	ldr	r3, [pc, #48]	@ (80014c0 <MX_I2C1_Init+0x50>)
 800148e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001492:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001494:	4b0a      	ldr	r3, [pc, #40]	@ (80014c0 <MX_I2C1_Init+0x50>)
 8001496:	2200      	movs	r2, #0
 8001498:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800149a:	4b09      	ldr	r3, [pc, #36]	@ (80014c0 <MX_I2C1_Init+0x50>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014a0:	4b07      	ldr	r3, [pc, #28]	@ (80014c0 <MX_I2C1_Init+0x50>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014a6:	4b06      	ldr	r3, [pc, #24]	@ (80014c0 <MX_I2C1_Init+0x50>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80014ac:	4804      	ldr	r0, [pc, #16]	@ (80014c0 <MX_I2C1_Init+0x50>)
 80014ae:	f001 f91b 	bl	80026e8 <HAL_I2C_Init>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d001      	beq.n	80014bc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80014b8:	f000 f8bc 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80014bc:	bf00      	nop
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	200001f4 	.word	0x200001f4
 80014c4:	40005400 	.word	0x40005400
 80014c8:	000186a0 	.word	0x000186a0

080014cc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80014d0:	4b12      	ldr	r3, [pc, #72]	@ (800151c <MX_I2C2_Init+0x50>)
 80014d2:	4a13      	ldr	r2, [pc, #76]	@ (8001520 <MX_I2C2_Init+0x54>)
 80014d4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80014d6:	4b11      	ldr	r3, [pc, #68]	@ (800151c <MX_I2C2_Init+0x50>)
 80014d8:	4a12      	ldr	r2, [pc, #72]	@ (8001524 <MX_I2C2_Init+0x58>)
 80014da:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014dc:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <MX_I2C2_Init+0x50>)
 80014de:	2200      	movs	r2, #0
 80014e0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80014e2:	4b0e      	ldr	r3, [pc, #56]	@ (800151c <MX_I2C2_Init+0x50>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014e8:	4b0c      	ldr	r3, [pc, #48]	@ (800151c <MX_I2C2_Init+0x50>)
 80014ea:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80014ee:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014f0:	4b0a      	ldr	r3, [pc, #40]	@ (800151c <MX_I2C2_Init+0x50>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80014f6:	4b09      	ldr	r3, [pc, #36]	@ (800151c <MX_I2C2_Init+0x50>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014fc:	4b07      	ldr	r3, [pc, #28]	@ (800151c <MX_I2C2_Init+0x50>)
 80014fe:	2200      	movs	r2, #0
 8001500:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <MX_I2C2_Init+0x50>)
 8001504:	2200      	movs	r2, #0
 8001506:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001508:	4804      	ldr	r0, [pc, #16]	@ (800151c <MX_I2C2_Init+0x50>)
 800150a:	f001 f8ed 	bl	80026e8 <HAL_I2C_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001514:	f000 f88e 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001518:	bf00      	nop
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20000248 	.word	0x20000248
 8001520:	40005800 	.word	0x40005800
 8001524:	000186a0 	.word	0x000186a0

08001528 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800152c:	4b11      	ldr	r3, [pc, #68]	@ (8001574 <MX_USART2_UART_Init+0x4c>)
 800152e:	4a12      	ldr	r2, [pc, #72]	@ (8001578 <MX_USART2_UART_Init+0x50>)
 8001530:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001532:	4b10      	ldr	r3, [pc, #64]	@ (8001574 <MX_USART2_UART_Init+0x4c>)
 8001534:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001538:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800153a:	4b0e      	ldr	r3, [pc, #56]	@ (8001574 <MX_USART2_UART_Init+0x4c>)
 800153c:	2200      	movs	r2, #0
 800153e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001540:	4b0c      	ldr	r3, [pc, #48]	@ (8001574 <MX_USART2_UART_Init+0x4c>)
 8001542:	2200      	movs	r2, #0
 8001544:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001546:	4b0b      	ldr	r3, [pc, #44]	@ (8001574 <MX_USART2_UART_Init+0x4c>)
 8001548:	2200      	movs	r2, #0
 800154a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800154c:	4b09      	ldr	r3, [pc, #36]	@ (8001574 <MX_USART2_UART_Init+0x4c>)
 800154e:	220c      	movs	r2, #12
 8001550:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001552:	4b08      	ldr	r3, [pc, #32]	@ (8001574 <MX_USART2_UART_Init+0x4c>)
 8001554:	2200      	movs	r2, #0
 8001556:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001558:	4b06      	ldr	r3, [pc, #24]	@ (8001574 <MX_USART2_UART_Init+0x4c>)
 800155a:	2200      	movs	r2, #0
 800155c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800155e:	4805      	ldr	r0, [pc, #20]	@ (8001574 <MX_USART2_UART_Init+0x4c>)
 8001560:	f003 f9fe 	bl	8004960 <HAL_UART_Init>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800156a:	f000 f863 	bl	8001634 <Error_Handler>
  /* USER CODE BEGIN USART2_Init 2 */


  /* USER CODE END USART2_Init 2 */

}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	2000029c 	.word	0x2000029c
 8001578:	40004400 	.word	0x40004400

0800157c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b088      	sub	sp, #32
 8001580:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001582:	f107 030c 	add.w	r3, r7, #12
 8001586:	2200      	movs	r2, #0
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	605a      	str	r2, [r3, #4]
 800158c:	609a      	str	r2, [r3, #8]
 800158e:	60da      	str	r2, [r3, #12]
 8001590:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001592:	2300      	movs	r3, #0
 8001594:	60bb      	str	r3, [r7, #8]
 8001596:	4b1f      	ldr	r3, [pc, #124]	@ (8001614 <MX_GPIO_Init+0x98>)
 8001598:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800159a:	4a1e      	ldr	r2, [pc, #120]	@ (8001614 <MX_GPIO_Init+0x98>)
 800159c:	f043 0304 	orr.w	r3, r3, #4
 80015a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80015a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001614 <MX_GPIO_Init+0x98>)
 80015a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015a6:	f003 0304 	and.w	r3, r3, #4
 80015aa:	60bb      	str	r3, [r7, #8]
 80015ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ae:	2300      	movs	r3, #0
 80015b0:	607b      	str	r3, [r7, #4]
 80015b2:	4b18      	ldr	r3, [pc, #96]	@ (8001614 <MX_GPIO_Init+0x98>)
 80015b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015b6:	4a17      	ldr	r2, [pc, #92]	@ (8001614 <MX_GPIO_Init+0x98>)
 80015b8:	f043 0301 	orr.w	r3, r3, #1
 80015bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80015be:	4b15      	ldr	r3, [pc, #84]	@ (8001614 <MX_GPIO_Init+0x98>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	607b      	str	r3, [r7, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ca:	2300      	movs	r3, #0
 80015cc:	603b      	str	r3, [r7, #0]
 80015ce:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <MX_GPIO_Init+0x98>)
 80015d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d2:	4a10      	ldr	r2, [pc, #64]	@ (8001614 <MX_GPIO_Init+0x98>)
 80015d4:	f043 0302 	orr.w	r3, r3, #2
 80015d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80015da:	4b0e      	ldr	r3, [pc, #56]	@ (8001614 <MX_GPIO_Init+0x98>)
 80015dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	603b      	str	r3, [r7, #0]
 80015e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80015e6:	2200      	movs	r2, #0
 80015e8:	213f      	movs	r1, #63	@ 0x3f
 80015ea:	480b      	ldr	r0, [pc, #44]	@ (8001618 <MX_GPIO_Init+0x9c>)
 80015ec:	f001 f862 	bl	80026b4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80015f0:	233f      	movs	r3, #63	@ 0x3f
 80015f2:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_4|GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f4:	2301      	movs	r3, #1
 80015f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fc:	2300      	movs	r3, #0
 80015fe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001600:	f107 030c 	add.w	r3, r7, #12
 8001604:	4619      	mov	r1, r3
 8001606:	4804      	ldr	r0, [pc, #16]	@ (8001618 <MX_GPIO_Init+0x9c>)
 8001608:	f000 fed0 	bl	80023ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800160c:	bf00      	nop
 800160e:	3720      	adds	r7, #32
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	40023800 	.word	0x40023800
 8001618:	40020800 	.word	0x40020800

0800161c <MX_NVIC_Init>:

/* USER CODE BEGIN 4 */
static void MX_NVIC_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001620:	2200      	movs	r2, #0
 8001622:	2100      	movs	r1, #0
 8001624:	2026      	movs	r0, #38	@ 0x26
 8001626:	f000 fdf8 	bl	800221a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn); // Habilitar interrupciones globales USART2 para ESP8266
 800162a:	2026      	movs	r0, #38	@ 0x26
 800162c:	f000 fe11 	bl	8002252 <HAL_NVIC_EnableIRQ>
}
 8001630:	bf00      	nop
 8001632:	bd80      	pop	{r7, pc}

08001634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001638:	b672      	cpsid	i
}
 800163a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800163c:	bf00      	nop
 800163e:	e7fd      	b.n	800163c <Error_Handler+0x8>

08001640 <ReadSHT85>:
// Cálculo de temperaturas medias cada 1 segundo (5 muestras recogidas cada 200ms cada una)
float totalTemperature = 0.0f;
float averageTemperature = 0.0f;
uint8_t sampleCount = 0;

void ReadSHT85(float *temperature, float *humidity) {
 8001640:	b580      	push	{r7, lr}
 8001642:	b088      	sub	sp, #32
 8001644:	af02      	add	r7, sp, #8
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
    uint8_t cmd[2] = { (SHT85_CMD_MEASURE_HIGHREP >> 8) & 0xFF, SHT85_CMD_MEASURE_HIGHREP & 0xFF };
 800164a:	2324      	movs	r3, #36	@ 0x24
 800164c:	82bb      	strh	r3, [r7, #20]
    HAL_I2C_Master_Transmit(&hi2c1, SHT85_I2C_ADDR, cmd, 2, HAL_MAX_DELAY);
 800164e:	f107 0214 	add.w	r2, r7, #20
 8001652:	f04f 33ff 	mov.w	r3, #4294967295
 8001656:	9300      	str	r3, [sp, #0]
 8001658:	2302      	movs	r3, #2
 800165a:	2188      	movs	r1, #136	@ 0x88
 800165c:	4826      	ldr	r0, [pc, #152]	@ (80016f8 <ReadSHT85+0xb8>)
 800165e:	f001 f987 	bl	8002970 <HAL_I2C_Master_Transmit>
    HAL_Delay(15); // Esperar a que la medición se complete
 8001662:	200f      	movs	r0, #15
 8001664:	f000 fcda 	bl	800201c <HAL_Delay>

    uint8_t buffer[6];
    HAL_I2C_Master_Receive(&hi2c1, SHT85_I2C_ADDR, buffer, 6, HAL_MAX_DELAY);
 8001668:	f107 020c 	add.w	r2, r7, #12
 800166c:	f04f 33ff 	mov.w	r3, #4294967295
 8001670:	9300      	str	r3, [sp, #0]
 8001672:	2306      	movs	r3, #6
 8001674:	2188      	movs	r1, #136	@ 0x88
 8001676:	4820      	ldr	r0, [pc, #128]	@ (80016f8 <ReadSHT85+0xb8>)
 8001678:	f001 fa78 	bl	8002b6c <HAL_I2C_Master_Receive>

    temp_raw = (buffer[0] << 8) | buffer[1];
 800167c:	7b3b      	ldrb	r3, [r7, #12]
 800167e:	021b      	lsls	r3, r3, #8
 8001680:	b21a      	sxth	r2, r3
 8001682:	7b7b      	ldrb	r3, [r7, #13]
 8001684:	b21b      	sxth	r3, r3
 8001686:	4313      	orrs	r3, r2
 8001688:	b21b      	sxth	r3, r3
 800168a:	b29a      	uxth	r2, r3
 800168c:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <ReadSHT85+0xbc>)
 800168e:	801a      	strh	r2, [r3, #0]
    hum_raw = (buffer[3] << 8) | buffer[4];
 8001690:	7bfb      	ldrb	r3, [r7, #15]
 8001692:	021b      	lsls	r3, r3, #8
 8001694:	b21a      	sxth	r2, r3
 8001696:	7c3b      	ldrb	r3, [r7, #16]
 8001698:	b21b      	sxth	r3, r3
 800169a:	4313      	orrs	r3, r2
 800169c:	b21b      	sxth	r3, r3
 800169e:	b29a      	uxth	r2, r3
 80016a0:	4b17      	ldr	r3, [pc, #92]	@ (8001700 <ReadSHT85+0xc0>)
 80016a2:	801a      	strh	r2, [r3, #0]

    *temperature = -45.0f + 175.0f * ((float)temp_raw / 65535.0f);
 80016a4:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <ReadSHT85+0xbc>)
 80016a6:	881b      	ldrh	r3, [r3, #0]
 80016a8:	ee07 3a90 	vmov	s15, r3
 80016ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016b0:	eddf 6a14 	vldr	s13, [pc, #80]	@ 8001704 <ReadSHT85+0xc4>
 80016b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016b8:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001708 <ReadSHT85+0xc8>
 80016bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016c0:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 800170c <ReadSHT85+0xcc>
 80016c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	edc3 7a00 	vstr	s15, [r3]
    *humidity = 100.0f * ((float)hum_raw / 65535.0f);
 80016ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001700 <ReadSHT85+0xc0>)
 80016d0:	881b      	ldrh	r3, [r3, #0]
 80016d2:	ee07 3a90 	vmov	s15, r3
 80016d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80016da:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 8001704 <ReadSHT85+0xc4>
 80016de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80016e2:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001710 <ReadSHT85+0xd0>
 80016e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	edc3 7a00 	vstr	s15, [r3]
}
 80016f0:	bf00      	nop
 80016f2:	3718      	adds	r7, #24
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	200001f4 	.word	0x200001f4
 80016fc:	20000314 	.word	0x20000314
 8001700:	20000316 	.word	0x20000316
 8001704:	477fff00 	.word	0x477fff00
 8001708:	432f0000 	.word	0x432f0000
 800170c:	42340000 	.word	0x42340000
 8001710:	42c80000 	.word	0x42c80000

08001714 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b082      	sub	sp, #8
 8001718:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	4b10      	ldr	r3, [pc, #64]	@ (8001760 <HAL_MspInit+0x4c>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001722:	4a0f      	ldr	r2, [pc, #60]	@ (8001760 <HAL_MspInit+0x4c>)
 8001724:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001728:	6453      	str	r3, [r2, #68]	@ 0x44
 800172a:	4b0d      	ldr	r3, [pc, #52]	@ (8001760 <HAL_MspInit+0x4c>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001732:	607b      	str	r3, [r7, #4]
 8001734:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	603b      	str	r3, [r7, #0]
 800173a:	4b09      	ldr	r3, [pc, #36]	@ (8001760 <HAL_MspInit+0x4c>)
 800173c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173e:	4a08      	ldr	r2, [pc, #32]	@ (8001760 <HAL_MspInit+0x4c>)
 8001740:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001744:	6413      	str	r3, [r2, #64]	@ 0x40
 8001746:	4b06      	ldr	r3, [pc, #24]	@ (8001760 <HAL_MspInit+0x4c>)
 8001748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800174e:	603b      	str	r3, [r7, #0]
 8001750:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001752:	2007      	movs	r0, #7
 8001754:	f000 fd56 	bl	8002204 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001758:	bf00      	nop
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	40023800 	.word	0x40023800

08001764 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08c      	sub	sp, #48	@ 0x30
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800176c:	f107 031c 	add.w	r3, r7, #28
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]
 8001774:	605a      	str	r2, [r3, #4]
 8001776:	609a      	str	r2, [r3, #8]
 8001778:	60da      	str	r2, [r3, #12]
 800177a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a3a      	ldr	r2, [pc, #232]	@ (800186c <HAL_I2C_MspInit+0x108>)
 8001782:	4293      	cmp	r3, r2
 8001784:	d12c      	bne.n	80017e0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	61bb      	str	r3, [r7, #24]
 800178a:	4b39      	ldr	r3, [pc, #228]	@ (8001870 <HAL_I2C_MspInit+0x10c>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	4a38      	ldr	r2, [pc, #224]	@ (8001870 <HAL_I2C_MspInit+0x10c>)
 8001790:	f043 0302 	orr.w	r3, r3, #2
 8001794:	6313      	str	r3, [r2, #48]	@ 0x30
 8001796:	4b36      	ldr	r3, [pc, #216]	@ (8001870 <HAL_I2C_MspInit+0x10c>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	61bb      	str	r3, [r7, #24]
 80017a0:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017a2:	23c0      	movs	r3, #192	@ 0xc0
 80017a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017a6:	2312      	movs	r3, #18
 80017a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017aa:	2301      	movs	r3, #1
 80017ac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017ae:	2303      	movs	r3, #3
 80017b0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80017b2:	2304      	movs	r3, #4
 80017b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017b6:	f107 031c 	add.w	r3, r7, #28
 80017ba:	4619      	mov	r1, r3
 80017bc:	482d      	ldr	r0, [pc, #180]	@ (8001874 <HAL_I2C_MspInit+0x110>)
 80017be:	f000 fdf5 	bl	80023ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	617b      	str	r3, [r7, #20]
 80017c6:	4b2a      	ldr	r3, [pc, #168]	@ (8001870 <HAL_I2C_MspInit+0x10c>)
 80017c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ca:	4a29      	ldr	r2, [pc, #164]	@ (8001870 <HAL_I2C_MspInit+0x10c>)
 80017cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80017d2:	4b27      	ldr	r3, [pc, #156]	@ (8001870 <HAL_I2C_MspInit+0x10c>)
 80017d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017da:	617b      	str	r3, [r7, #20]
 80017dc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80017de:	e041      	b.n	8001864 <HAL_I2C_MspInit+0x100>
  else if(hi2c->Instance==I2C2)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	4a24      	ldr	r2, [pc, #144]	@ (8001878 <HAL_I2C_MspInit+0x114>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d13c      	bne.n	8001864 <HAL_I2C_MspInit+0x100>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ea:	2300      	movs	r3, #0
 80017ec:	613b      	str	r3, [r7, #16]
 80017ee:	4b20      	ldr	r3, [pc, #128]	@ (8001870 <HAL_I2C_MspInit+0x10c>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	4a1f      	ldr	r2, [pc, #124]	@ (8001870 <HAL_I2C_MspInit+0x10c>)
 80017f4:	f043 0302 	orr.w	r3, r3, #2
 80017f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001870 <HAL_I2C_MspInit+0x10c>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	f003 0302 	and.w	r3, r3, #2
 8001802:	613b      	str	r3, [r7, #16]
 8001804:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001806:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800180a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800180c:	2312      	movs	r3, #18
 800180e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001810:	2301      	movs	r3, #1
 8001812:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001814:	2303      	movs	r3, #3
 8001816:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001818:	2304      	movs	r3, #4
 800181a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181c:	f107 031c 	add.w	r3, r7, #28
 8001820:	4619      	mov	r1, r3
 8001822:	4814      	ldr	r0, [pc, #80]	@ (8001874 <HAL_I2C_MspInit+0x110>)
 8001824:	f000 fdc2 	bl	80023ac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001828:	2308      	movs	r3, #8
 800182a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800182c:	2312      	movs	r3, #18
 800182e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001830:	2301      	movs	r3, #1
 8001832:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001834:	2303      	movs	r3, #3
 8001836:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001838:	2309      	movs	r3, #9
 800183a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183c:	f107 031c 	add.w	r3, r7, #28
 8001840:	4619      	mov	r1, r3
 8001842:	480c      	ldr	r0, [pc, #48]	@ (8001874 <HAL_I2C_MspInit+0x110>)
 8001844:	f000 fdb2 	bl	80023ac <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001848:	2300      	movs	r3, #0
 800184a:	60fb      	str	r3, [r7, #12]
 800184c:	4b08      	ldr	r3, [pc, #32]	@ (8001870 <HAL_I2C_MspInit+0x10c>)
 800184e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001850:	4a07      	ldr	r2, [pc, #28]	@ (8001870 <HAL_I2C_MspInit+0x10c>)
 8001852:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001856:	6413      	str	r3, [r2, #64]	@ 0x40
 8001858:	4b05      	ldr	r3, [pc, #20]	@ (8001870 <HAL_I2C_MspInit+0x10c>)
 800185a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001860:	60fb      	str	r3, [r7, #12]
 8001862:	68fb      	ldr	r3, [r7, #12]
}
 8001864:	bf00      	nop
 8001866:	3730      	adds	r7, #48	@ 0x30
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40005400 	.word	0x40005400
 8001870:	40023800 	.word	0x40023800
 8001874:	40020400 	.word	0x40020400
 8001878:	40005800 	.word	0x40005800

0800187c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b08a      	sub	sp, #40	@ 0x28
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001884:	f107 0314 	add.w	r3, r7, #20
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	4a1d      	ldr	r2, [pc, #116]	@ (8001910 <HAL_UART_MspInit+0x94>)
 800189a:	4293      	cmp	r3, r2
 800189c:	d133      	bne.n	8001906 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	613b      	str	r3, [r7, #16]
 80018a2:	4b1c      	ldr	r3, [pc, #112]	@ (8001914 <HAL_UART_MspInit+0x98>)
 80018a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a6:	4a1b      	ldr	r2, [pc, #108]	@ (8001914 <HAL_UART_MspInit+0x98>)
 80018a8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80018ae:	4b19      	ldr	r3, [pc, #100]	@ (8001914 <HAL_UART_MspInit+0x98>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018b6:	613b      	str	r3, [r7, #16]
 80018b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ba:	2300      	movs	r3, #0
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	4b15      	ldr	r3, [pc, #84]	@ (8001914 <HAL_UART_MspInit+0x98>)
 80018c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c2:	4a14      	ldr	r2, [pc, #80]	@ (8001914 <HAL_UART_MspInit+0x98>)
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018ca:	4b12      	ldr	r3, [pc, #72]	@ (8001914 <HAL_UART_MspInit+0x98>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	60fb      	str	r3, [r7, #12]
 80018d4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80018d6:	230c      	movs	r3, #12
 80018d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018da:	2302      	movs	r3, #2
 80018dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e2:	2303      	movs	r3, #3
 80018e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018e6:	2307      	movs	r3, #7
 80018e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ea:	f107 0314 	add.w	r3, r7, #20
 80018ee:	4619      	mov	r1, r3
 80018f0:	4809      	ldr	r0, [pc, #36]	@ (8001918 <HAL_UART_MspInit+0x9c>)
 80018f2:	f000 fd5b 	bl	80023ac <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80018f6:	2200      	movs	r2, #0
 80018f8:	2100      	movs	r1, #0
 80018fa:	2026      	movs	r0, #38	@ 0x26
 80018fc:	f000 fc8d 	bl	800221a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001900:	2026      	movs	r0, #38	@ 0x26
 8001902:	f000 fca6 	bl	8002252 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001906:	bf00      	nop
 8001908:	3728      	adds	r7, #40	@ 0x28
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40004400 	.word	0x40004400
 8001914:	40023800 	.word	0x40023800
 8001918:	40020000 	.word	0x40020000

0800191c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800191c:	b480      	push	{r7}
 800191e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001920:	bf00      	nop
 8001922:	e7fd      	b.n	8001920 <NMI_Handler+0x4>

08001924 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001928:	bf00      	nop
 800192a:	e7fd      	b.n	8001928 <HardFault_Handler+0x4>

0800192c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001930:	bf00      	nop
 8001932:	e7fd      	b.n	8001930 <MemManage_Handler+0x4>

08001934 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001938:	bf00      	nop
 800193a:	e7fd      	b.n	8001938 <BusFault_Handler+0x4>

0800193c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001940:	bf00      	nop
 8001942:	e7fd      	b.n	8001940 <UsageFault_Handler+0x4>

08001944 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001948:	bf00      	nop
 800194a:	46bd      	mov	sp, r7
 800194c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001950:	4770      	bx	lr

08001952 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001952:	b480      	push	{r7}
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001956:	bf00      	nop
 8001958:	46bd      	mov	sp, r7
 800195a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800195e:	4770      	bx	lr

08001960 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001964:	bf00      	nop
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr

0800196e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800196e:	b580      	push	{r7, lr}
 8001970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001972:	f000 fb33 	bl	8001fdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
	...

0800197c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001980:	4802      	ldr	r0, [pc, #8]	@ (800198c <USART2_IRQHandler+0x10>)
 8001982:	f003 f8ed 	bl	8004b60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001986:	bf00      	nop
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	2000029c 	.word	0x2000029c

08001990 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  return 1;
 8001994:	2301      	movs	r3, #1
}
 8001996:	4618      	mov	r0, r3
 8001998:	46bd      	mov	sp, r7
 800199a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199e:	4770      	bx	lr

080019a0 <_kill>:

int _kill(int pid, int sig)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80019aa:	f004 fe11 	bl	80065d0 <__errno>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2216      	movs	r2, #22
 80019b2:	601a      	str	r2, [r3, #0]
  return -1;
 80019b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019b8:	4618      	mov	r0, r3
 80019ba:	3708      	adds	r7, #8
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}

080019c0 <_exit>:

void _exit (int status)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b082      	sub	sp, #8
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80019c8:	f04f 31ff 	mov.w	r1, #4294967295
 80019cc:	6878      	ldr	r0, [r7, #4]
 80019ce:	f7ff ffe7 	bl	80019a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80019d2:	bf00      	nop
 80019d4:	e7fd      	b.n	80019d2 <_exit+0x12>

080019d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b086      	sub	sp, #24
 80019da:	af00      	add	r7, sp, #0
 80019dc:	60f8      	str	r0, [r7, #12]
 80019de:	60b9      	str	r1, [r7, #8]
 80019e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019e2:	2300      	movs	r3, #0
 80019e4:	617b      	str	r3, [r7, #20]
 80019e6:	e00a      	b.n	80019fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019e8:	f3af 8000 	nop.w
 80019ec:	4601      	mov	r1, r0
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	1c5a      	adds	r2, r3, #1
 80019f2:	60ba      	str	r2, [r7, #8]
 80019f4:	b2ca      	uxtb	r2, r1
 80019f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	3301      	adds	r3, #1
 80019fc:	617b      	str	r3, [r7, #20]
 80019fe:	697a      	ldr	r2, [r7, #20]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	429a      	cmp	r2, r3
 8001a04:	dbf0      	blt.n	80019e8 <_read+0x12>
  }

  return len;
 8001a06:	687b      	ldr	r3, [r7, #4]
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3718      	adds	r7, #24
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b086      	sub	sp, #24
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	60f8      	str	r0, [r7, #12]
 8001a18:	60b9      	str	r1, [r7, #8]
 8001a1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]
 8001a20:	e009      	b.n	8001a36 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	1c5a      	adds	r2, r3, #1
 8001a26:	60ba      	str	r2, [r7, #8]
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	3301      	adds	r3, #1
 8001a34:	617b      	str	r3, [r7, #20]
 8001a36:	697a      	ldr	r2, [r7, #20]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	dbf1      	blt.n	8001a22 <_write+0x12>
  }
  return len;
 8001a3e:	687b      	ldr	r3, [r7, #4]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3718      	adds	r7, #24
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}

08001a48 <_close>:

int _close(int file)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	b083      	sub	sp, #12
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001a50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	370c      	adds	r7, #12
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
 8001a68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001a70:	605a      	str	r2, [r3, #4]
  return 0;
 8001a72:	2300      	movs	r3, #0
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <_isatty>:

int _isatty(int file)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a88:	2301      	movs	r3, #1
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	370c      	adds	r7, #12
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a96:	b480      	push	{r7}
 8001a98:	b085      	sub	sp, #20
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	60f8      	str	r0, [r7, #12]
 8001a9e:	60b9      	str	r1, [r7, #8]
 8001aa0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3714      	adds	r7, #20
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ab8:	4a14      	ldr	r2, [pc, #80]	@ (8001b0c <_sbrk+0x5c>)
 8001aba:	4b15      	ldr	r3, [pc, #84]	@ (8001b10 <_sbrk+0x60>)
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ac0:	697b      	ldr	r3, [r7, #20]
 8001ac2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001ac4:	4b13      	ldr	r3, [pc, #76]	@ (8001b14 <_sbrk+0x64>)
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d102      	bne.n	8001ad2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001acc:	4b11      	ldr	r3, [pc, #68]	@ (8001b14 <_sbrk+0x64>)
 8001ace:	4a12      	ldr	r2, [pc, #72]	@ (8001b18 <_sbrk+0x68>)
 8001ad0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ad2:	4b10      	ldr	r3, [pc, #64]	@ (8001b14 <_sbrk+0x64>)
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	4413      	add	r3, r2
 8001ada:	693a      	ldr	r2, [r7, #16]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d207      	bcs.n	8001af0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ae0:	f004 fd76 	bl	80065d0 <__errno>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	220c      	movs	r2, #12
 8001ae8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001aea:	f04f 33ff 	mov.w	r3, #4294967295
 8001aee:	e009      	b.n	8001b04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001af0:	4b08      	ldr	r3, [pc, #32]	@ (8001b14 <_sbrk+0x64>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001af6:	4b07      	ldr	r3, [pc, #28]	@ (8001b14 <_sbrk+0x64>)
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	4413      	add	r3, r2
 8001afe:	4a05      	ldr	r2, [pc, #20]	@ (8001b14 <_sbrk+0x64>)
 8001b00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b02:	68fb      	ldr	r3, [r7, #12]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	3718      	adds	r7, #24
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	20020000 	.word	0x20020000
 8001b10:	00000400 	.word	0x00000400
 8001b14:	20000318 	.word	0x20000318
 8001b18:	20000578 	.word	0x20000578

08001b1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b20:	4b06      	ldr	r3, [pc, #24]	@ (8001b3c <SystemInit+0x20>)
 8001b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b26:	4a05      	ldr	r2, [pc, #20]	@ (8001b3c <SystemInit+0x20>)
 8001b28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b30:	bf00      	nop
 8001b32:	46bd      	mov	sp, r7
 8001b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b38:	4770      	bx	lr
 8001b3a:	bf00      	nop
 8001b3c:	e000ed00 	.word	0xe000ed00

08001b40 <VEML7700_Init>:
float averageLuminosity = 0.0f;
uint8_t sampleCountLight = 0;
float luminosity_max = 500.0f;  // Umbral para alarma

// Configuración del sensor
void VEML7700_Init(void) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b086      	sub	sp, #24
 8001b44:	af04      	add	r7, sp, #16
    uint8_t config[2] = { 0x00, 0x00 };  // GAIN x1, IT 100ms, sensor encendido
 8001b46:	2300      	movs	r3, #0
 8001b48:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Write(&hi2c2, VEML7700_I2C_ADDR, VEML7700_REG_CONF, I2C_MEMADD_SIZE_8BIT, config, 2, HAL_MAX_DELAY);
 8001b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4e:	9302      	str	r3, [sp, #8]
 8001b50:	2302      	movs	r3, #2
 8001b52:	9301      	str	r3, [sp, #4]
 8001b54:	1d3b      	adds	r3, r7, #4
 8001b56:	9300      	str	r3, [sp, #0]
 8001b58:	2301      	movs	r3, #1
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	2120      	movs	r1, #32
 8001b5e:	4805      	ldr	r0, [pc, #20]	@ (8001b74 <VEML7700_Init+0x34>)
 8001b60:	f001 fa36 	bl	8002fd0 <HAL_I2C_Mem_Write>
    HAL_Delay(5);
 8001b64:	2005      	movs	r0, #5
 8001b66:	f000 fa59 	bl	800201c <HAL_Delay>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000248 	.word	0x20000248

08001b78 <ReadVEML7700>:

// Lectura de luminosidad
void ReadVEML7700(float *lux) {
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b088      	sub	sp, #32
 8001b7c:	af04      	add	r7, sp, #16
 8001b7e:	6078      	str	r0, [r7, #4]
    uint8_t buffer[2] = { 0x00, 0x00 };
 8001b80:	2300      	movs	r3, #0
 8001b82:	81bb      	strh	r3, [r7, #12]
    HAL_I2C_Mem_Read(&hi2c2, VEML7700_I2C_ADDR, VEML7700_REG_ALS, I2C_MEMADD_SIZE_8BIT, buffer, 2, HAL_MAX_DELAY);
 8001b84:	f04f 33ff 	mov.w	r3, #4294967295
 8001b88:	9302      	str	r3, [sp, #8]
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	9301      	str	r3, [sp, #4]
 8001b8e:	f107 030c 	add.w	r3, r7, #12
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	2301      	movs	r3, #1
 8001b96:	2204      	movs	r2, #4
 8001b98:	2120      	movs	r1, #32
 8001b9a:	4815      	ldr	r0, [pc, #84]	@ (8001bf0 <ReadVEML7700+0x78>)
 8001b9c:	f001 fb12 	bl	80031c4 <HAL_I2C_Mem_Read>

    lux_raw = (buffer[1] << 8) | buffer[0]; // Convertir a 16 bits
 8001ba0:	7b7b      	ldrb	r3, [r7, #13]
 8001ba2:	021b      	lsls	r3, r3, #8
 8001ba4:	b21a      	sxth	r2, r3
 8001ba6:	7b3b      	ldrb	r3, [r7, #12]
 8001ba8:	b21b      	sxth	r3, r3
 8001baa:	4313      	orrs	r3, r2
 8001bac:	b21b      	sxth	r3, r3
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	4b10      	ldr	r3, [pc, #64]	@ (8001bf4 <ReadVEML7700+0x7c>)
 8001bb2:	801a      	strh	r2, [r3, #0]
    *lux = lux_raw * 0.0036; // Factor de conversión del datasheet
 8001bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8001bf4 <ReadVEML7700+0x7c>)
 8001bb6:	881b      	ldrh	r3, [r3, #0]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f7fe fcbb 	bl	8000534 <__aeabi_i2d>
 8001bbe:	a30a      	add	r3, pc, #40	@ (adr r3, 8001be8 <ReadVEML7700+0x70>)
 8001bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc4:	f7fe fd20 	bl	8000608 <__aeabi_dmul>
 8001bc8:	4602      	mov	r2, r0
 8001bca:	460b      	mov	r3, r1
 8001bcc:	4610      	mov	r0, r2
 8001bce:	4619      	mov	r1, r3
 8001bd0:	f7fe fff2 	bl	8000bb8 <__aeabi_d2f>
 8001bd4:	4602      	mov	r2, r0
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	601a      	str	r2, [r3, #0]
}
 8001bda:	bf00      	nop
 8001bdc:	3710      	adds	r7, #16
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	f3af 8000 	nop.w
 8001be8:	487fcb92 	.word	0x487fcb92
 8001bec:	3f6d7dbf 	.word	0x3f6d7dbf
 8001bf0:	20000248 	.word	0x20000248
 8001bf4:	2000031c 	.word	0x2000031c

08001bf8 <sendATCommand>:

static char response[256];  // Buffer para almacenar la respuesta
static volatile uint8_t rxIndex = 0; // Índice de recepción
static volatile uint8_t rxComplete = 0; // Bandera de recepción completa

void sendATCommand(char *cmd) {
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f7fe fb3d 	bl	8000280 <strlen>
 8001c06:	4603      	mov	r3, r0
 8001c08:	b29a      	uxth	r2, r3
 8001c0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c0e:	6879      	ldr	r1, [r7, #4]
 8001c10:	4803      	ldr	r0, [pc, #12]	@ (8001c20 <sendATCommand+0x28>)
 8001c12:	f002 fef5 	bl	8004a00 <HAL_UART_Transmit>
}
 8001c16:	bf00      	nop
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	2000029c 	.word	0x2000029c

08001c24 <receiveResponse_IT>:

void receiveResponse_IT() {
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
    rxIndex = 0;  // Reiniciar índice
 8001c28:	4b0c      	ldr	r3, [pc, #48]	@ (8001c5c <receiveResponse_IT+0x38>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	701a      	strb	r2, [r3, #0]
    rxComplete = 0;  // Limpiar bandera de recepción completa
 8001c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001c60 <receiveResponse_IT+0x3c>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	701a      	strb	r2, [r3, #0]
    memset(response, 0, sizeof(response));  // Limpiar el buffer
 8001c34:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001c38:	2100      	movs	r1, #0
 8001c3a:	480a      	ldr	r0, [pc, #40]	@ (8001c64 <receiveResponse_IT+0x40>)
 8001c3c:	f004 fc75 	bl	800652a <memset>
    HAL_UART_Receive_IT(&huart2, (uint8_t*)&response[rxIndex], 1);  // Recibir primer byte
 8001c40:	4b06      	ldr	r3, [pc, #24]	@ (8001c5c <receiveResponse_IT+0x38>)
 8001c42:	781b      	ldrb	r3, [r3, #0]
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	461a      	mov	r2, r3
 8001c48:	4b06      	ldr	r3, [pc, #24]	@ (8001c64 <receiveResponse_IT+0x40>)
 8001c4a:	4413      	add	r3, r2
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4805      	ldr	r0, [pc, #20]	@ (8001c68 <receiveResponse_IT+0x44>)
 8001c52:	f002 ff60 	bl	8004b16 <HAL_UART_Receive_IT>
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000420 	.word	0x20000420
 8001c60:	20000421 	.word	0x20000421
 8001c64:	20000320 	.word	0x20000320
 8001c68:	2000029c 	.word	0x2000029c

08001c6c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {  // Verificar si es el UART correcto
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	4a16      	ldr	r2, [pc, #88]	@ (8001cd4 <HAL_UART_RxCpltCallback+0x68>)
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d126      	bne.n	8001ccc <HAL_UART_RxCpltCallback+0x60>
        if (rxIndex < sizeof(response) - 1) {  // Evitar desbordamiento del buffer
 8001c7e:	4b16      	ldr	r3, [pc, #88]	@ (8001cd8 <HAL_UART_RxCpltCallback+0x6c>)
 8001c80:	781b      	ldrb	r3, [r3, #0]
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	2bff      	cmp	r3, #255	@ 0xff
 8001c86:	d01e      	beq.n	8001cc6 <HAL_UART_RxCpltCallback+0x5a>
            rxIndex++;  // Avanzar índice
 8001c88:	4b13      	ldr	r3, [pc, #76]	@ (8001cd8 <HAL_UART_RxCpltCallback+0x6c>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	3301      	adds	r3, #1
 8001c90:	b2da      	uxtb	r2, r3
 8001c92:	4b11      	ldr	r3, [pc, #68]	@ (8001cd8 <HAL_UART_RxCpltCallback+0x6c>)
 8001c94:	701a      	strb	r2, [r3, #0]
            if (response[rxIndex - 1] == '\n') {  // Detecta el fin de la respuesta
 8001c96:	4b10      	ldr	r3, [pc, #64]	@ (8001cd8 <HAL_UART_RxCpltCallback+0x6c>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	b2db      	uxtb	r3, r3
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	4a0f      	ldr	r2, [pc, #60]	@ (8001cdc <HAL_UART_RxCpltCallback+0x70>)
 8001ca0:	5cd3      	ldrb	r3, [r2, r3]
 8001ca2:	2b0a      	cmp	r3, #10
 8001ca4:	d103      	bne.n	8001cae <HAL_UART_RxCpltCallback+0x42>
                rxComplete = 1;  // Marcar recepción completa
 8001ca6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce0 <HAL_UART_RxCpltCallback+0x74>)
 8001ca8:	2201      	movs	r2, #1
 8001caa:	701a      	strb	r2, [r3, #0]
            }
        } else {
            rxComplete = 1;  // Si se llena el buffer, finalizar recepción
        }
    }
}
 8001cac:	e00e      	b.n	8001ccc <HAL_UART_RxCpltCallback+0x60>
                HAL_UART_Receive_IT(&huart2, (uint8_t*)&response[rxIndex], 1);  // Recibir siguiente byte
 8001cae:	4b0a      	ldr	r3, [pc, #40]	@ (8001cd8 <HAL_UART_RxCpltCallback+0x6c>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	4b09      	ldr	r3, [pc, #36]	@ (8001cdc <HAL_UART_RxCpltCallback+0x70>)
 8001cb8:	4413      	add	r3, r2
 8001cba:	2201      	movs	r2, #1
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4809      	ldr	r0, [pc, #36]	@ (8001ce4 <HAL_UART_RxCpltCallback+0x78>)
 8001cc0:	f002 ff29 	bl	8004b16 <HAL_UART_Receive_IT>
}
 8001cc4:	e002      	b.n	8001ccc <HAL_UART_RxCpltCallback+0x60>
            rxComplete = 1;  // Si se llena el buffer, finalizar recepción
 8001cc6:	4b06      	ldr	r3, [pc, #24]	@ (8001ce0 <HAL_UART_RxCpltCallback+0x74>)
 8001cc8:	2201      	movs	r2, #1
 8001cca:	701a      	strb	r2, [r3, #0]
}
 8001ccc:	bf00      	nop
 8001cce:	3708      	adds	r7, #8
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40004400 	.word	0x40004400
 8001cd8:	20000420 	.word	0x20000420
 8001cdc:	20000320 	.word	0x20000320
 8001ce0:	20000421 	.word	0x20000421
 8001ce4:	2000029c 	.word	0x2000029c

08001ce8 <connectToWiFi>:

void connectToWiFi(const char* ssid, const char* password) {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b09c      	sub	sp, #112	@ 0x70
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
 8001cf0:	6039      	str	r1, [r7, #0]
    HAL_Delay(3000);  // Esperar 3s después de encender el ESP8266
 8001cf2:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001cf6:	f000 f991 	bl	800201c <HAL_Delay>

    // Enviar comando AT y esperar respuesta con interrupciones
    sendATCommand("AT\r\n");
 8001cfa:	4830      	ldr	r0, [pc, #192]	@ (8001dbc <connectToWiFi+0xd4>)
 8001cfc:	f7ff ff7c 	bl	8001bf8 <sendATCommand>
    receiveResponse_IT();
 8001d00:	f7ff ff90 	bl	8001c24 <receiveResponse_IT>
    while (!rxComplete);
 8001d04:	bf00      	nop
 8001d06:	4b2e      	ldr	r3, [pc, #184]	@ (8001dc0 <connectToWiFi+0xd8>)
 8001d08:	781b      	ldrb	r3, [r3, #0]
 8001d0a:	b2db      	uxtb	r3, r3
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d0fa      	beq.n	8001d06 <connectToWiFi+0x1e>
    printf("Respuesta AT: %s\n", response);
 8001d10:	492c      	ldr	r1, [pc, #176]	@ (8001dc4 <connectToWiFi+0xdc>)
 8001d12:	482d      	ldr	r0, [pc, #180]	@ (8001dc8 <connectToWiFi+0xe0>)
 8001d14:	f004 fb94 	bl	8006440 <iprintf>
    rxComplete = 0;
 8001d18:	4b29      	ldr	r3, [pc, #164]	@ (8001dc0 <connectToWiFi+0xd8>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	701a      	strb	r2, [r3, #0]

    // Reiniciar el ESP8266
    sendATCommand("AT+RST\r\n");
 8001d1e:	482b      	ldr	r0, [pc, #172]	@ (8001dcc <connectToWiFi+0xe4>)
 8001d20:	f7ff ff6a 	bl	8001bf8 <sendATCommand>
    receiveResponse_IT();
 8001d24:	f7ff ff7e 	bl	8001c24 <receiveResponse_IT>
    HAL_Delay(5000);
 8001d28:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001d2c:	f000 f976 	bl	800201c <HAL_Delay>
    while (!rxComplete);
 8001d30:	bf00      	nop
 8001d32:	4b23      	ldr	r3, [pc, #140]	@ (8001dc0 <connectToWiFi+0xd8>)
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	b2db      	uxtb	r3, r3
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d0fa      	beq.n	8001d32 <connectToWiFi+0x4a>
    printf("Respuesta RST: %s\n", response);
 8001d3c:	4921      	ldr	r1, [pc, #132]	@ (8001dc4 <connectToWiFi+0xdc>)
 8001d3e:	4824      	ldr	r0, [pc, #144]	@ (8001dd0 <connectToWiFi+0xe8>)
 8001d40:	f004 fb7e 	bl	8006440 <iprintf>
    rxComplete = 0;
 8001d44:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc0 <connectToWiFi+0xd8>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	701a      	strb	r2, [r3, #0]

    // Configurar modo Station
    sendATCommand("AT+CWMODE=1\r\n");
 8001d4a:	4822      	ldr	r0, [pc, #136]	@ (8001dd4 <connectToWiFi+0xec>)
 8001d4c:	f7ff ff54 	bl	8001bf8 <sendATCommand>
    receiveResponse_IT();
 8001d50:	f7ff ff68 	bl	8001c24 <receiveResponse_IT>
    HAL_Delay(1000);
 8001d54:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001d58:	f000 f960 	bl	800201c <HAL_Delay>
    while (!rxComplete);
 8001d5c:	bf00      	nop
 8001d5e:	4b18      	ldr	r3, [pc, #96]	@ (8001dc0 <connectToWiFi+0xd8>)
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d0fa      	beq.n	8001d5e <connectToWiFi+0x76>
    printf("Respuesta CWMODE: %s\n", response);
 8001d68:	4916      	ldr	r1, [pc, #88]	@ (8001dc4 <connectToWiFi+0xdc>)
 8001d6a:	481b      	ldr	r0, [pc, #108]	@ (8001dd8 <connectToWiFi+0xf0>)
 8001d6c:	f004 fb68 	bl	8006440 <iprintf>
    rxComplete = 0;
 8001d70:	4b13      	ldr	r3, [pc, #76]	@ (8001dc0 <connectToWiFi+0xd8>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	701a      	strb	r2, [r3, #0]

    // Conectar a WiFi
    char connectCmd[100];
    sprintf(connectCmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, password);
 8001d76:	f107 000c 	add.w	r0, r7, #12
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	687a      	ldr	r2, [r7, #4]
 8001d7e:	4917      	ldr	r1, [pc, #92]	@ (8001ddc <connectToWiFi+0xf4>)
 8001d80:	f004 fb70 	bl	8006464 <siprintf>
    sendATCommand(connectCmd);
 8001d84:	f107 030c 	add.w	r3, r7, #12
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff ff35 	bl	8001bf8 <sendATCommand>
    receiveResponse_IT();
 8001d8e:	f7ff ff49 	bl	8001c24 <receiveResponse_IT>
    HAL_Delay(15000);
 8001d92:	f643 2098 	movw	r0, #15000	@ 0x3a98
 8001d96:	f000 f941 	bl	800201c <HAL_Delay>
    while (!rxComplete);
 8001d9a:	bf00      	nop
 8001d9c:	4b08      	ldr	r3, [pc, #32]	@ (8001dc0 <connectToWiFi+0xd8>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d0fa      	beq.n	8001d9c <connectToWiFi+0xb4>
    printf("Respuesta CWJAP: %s\n", response);
 8001da6:	4907      	ldr	r1, [pc, #28]	@ (8001dc4 <connectToWiFi+0xdc>)
 8001da8:	480d      	ldr	r0, [pc, #52]	@ (8001de0 <connectToWiFi+0xf8>)
 8001daa:	f004 fb49 	bl	8006440 <iprintf>
    rxComplete = 0;
 8001dae:	4b04      	ldr	r3, [pc, #16]	@ (8001dc0 <connectToWiFi+0xd8>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	701a      	strb	r2, [r3, #0]
}
 8001db4:	bf00      	nop
 8001db6:	3770      	adds	r7, #112	@ 0x70
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	08008750 	.word	0x08008750
 8001dc0:	20000421 	.word	0x20000421
 8001dc4:	20000320 	.word	0x20000320
 8001dc8:	08008758 	.word	0x08008758
 8001dcc:	0800876c 	.word	0x0800876c
 8001dd0:	08008778 	.word	0x08008778
 8001dd4:	0800878c 	.word	0x0800878c
 8001dd8:	0800879c 	.word	0x0800879c
 8001ddc:	080087b4 	.word	0x080087b4
 8001de0:	080087cc 	.word	0x080087cc

08001de4 <sendDataToThingSpeak>:

void sendDataToThingSpeak(const char* apiKey, float temperature, float humidity, float luminosity) {
 8001de4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001de8:	b0f0      	sub	sp, #448	@ 0x1c0
 8001dea:	af06      	add	r7, sp, #24
 8001dec:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001df0:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001df4:	6018      	str	r0, [r3, #0]
 8001df6:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001dfa:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001dfe:	ed83 0a00 	vstr	s0, [r3]
 8001e02:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e06:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e0a:	edc3 0a00 	vstr	s1, [r3]
 8001e0e:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e12:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001e16:	ed83 1a00 	vstr	s2, [r3]
    char cmd[100];
    sprintf(cmd, "AT+CIPSTART=\"TCP\",\"api.thingspeak.com\",80\r\n");
 8001e1a:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8001e1e:	492e      	ldr	r1, [pc, #184]	@ (8001ed8 <sendDataToThingSpeak+0xf4>)
 8001e20:	4618      	mov	r0, r3
 8001e22:	f004 fb1f 	bl	8006464 <siprintf>
    sendATCommand(cmd);
 8001e26:	f507 73a2 	add.w	r3, r7, #324	@ 0x144
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f7ff fee4 	bl	8001bf8 <sendATCommand>
    HAL_Delay(2000);
 8001e30:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001e34:	f000 f8f2 	bl	800201c <HAL_Delay>

    char http_request[250];
    sprintf(http_request, "GET /update?api_key=%s&field1=%.2f&field2=%.2f&field3=%.2f HTTP/1.1\r\nHost: api.thingspeak.com\r\nConnection: close\r\n\r\n", apiKey, temperature, humidity, luminosity);
 8001e38:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e3c:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001e40:	6818      	ldr	r0, [r3, #0]
 8001e42:	f7fe fb89 	bl	8000558 <__aeabi_f2d>
 8001e46:	4604      	mov	r4, r0
 8001e48:	460d      	mov	r5, r1
 8001e4a:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e4e:	f5a3 73d2 	sub.w	r3, r3, #420	@ 0x1a4
 8001e52:	6818      	ldr	r0, [r3, #0]
 8001e54:	f7fe fb80 	bl	8000558 <__aeabi_f2d>
 8001e58:	4680      	mov	r8, r0
 8001e5a:	4689      	mov	r9, r1
 8001e5c:	f507 73d4 	add.w	r3, r7, #424	@ 0x1a8
 8001e60:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8001e64:	6818      	ldr	r0, [r3, #0]
 8001e66:	f7fe fb77 	bl	8000558 <__aeabi_f2d>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	f507 71d4 	add.w	r1, r7, #424	@ 0x1a8
 8001e72:	f5a1 71ce 	sub.w	r1, r1, #412	@ 0x19c
 8001e76:	f107 0048 	add.w	r0, r7, #72	@ 0x48
 8001e7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001e7e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001e82:	e9cd 4500 	strd	r4, r5, [sp]
 8001e86:	680a      	ldr	r2, [r1, #0]
 8001e88:	4914      	ldr	r1, [pc, #80]	@ (8001edc <sendDataToThingSpeak+0xf8>)
 8001e8a:	f004 faeb 	bl	8006464 <siprintf>

    char http_cmd[50];
    sprintf(http_cmd, "AT+CIPSEND=%d\r\n", strlen(http_request));
 8001e8e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7fe f9f4 	bl	8000280 <strlen>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	f107 0314 	add.w	r3, r7, #20
 8001e9e:	4910      	ldr	r1, [pc, #64]	@ (8001ee0 <sendDataToThingSpeak+0xfc>)
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f004 fadf 	bl	8006464 <siprintf>
    sendATCommand(http_cmd);
 8001ea6:	f107 0314 	add.w	r3, r7, #20
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7ff fea4 	bl	8001bf8 <sendATCommand>
    HAL_Delay(1000);
 8001eb0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001eb4:	f000 f8b2 	bl	800201c <HAL_Delay>
    sendATCommand(http_request);
 8001eb8:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff fe9b 	bl	8001bf8 <sendATCommand>
    HAL_Delay(2000);
 8001ec2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001ec6:	f000 f8a9 	bl	800201c <HAL_Delay>
}
 8001eca:	bf00      	nop
 8001ecc:	f507 77d4 	add.w	r7, r7, #424	@ 0x1a8
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001ed6:	bf00      	nop
 8001ed8:	080087e4 	.word	0x080087e4
 8001edc:	08008810 	.word	0x08008810
 8001ee0:	08008888 	.word	0x08008888

08001ee4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001ee4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001f1c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ee8:	f7ff fe18 	bl	8001b1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001eec:	480c      	ldr	r0, [pc, #48]	@ (8001f20 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001eee:	490d      	ldr	r1, [pc, #52]	@ (8001f24 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ef0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f28 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ef2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ef4:	e002      	b.n	8001efc <LoopCopyDataInit>

08001ef6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ef6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ef8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001efa:	3304      	adds	r3, #4

08001efc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001efc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001efe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f00:	d3f9      	bcc.n	8001ef6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f02:	4a0a      	ldr	r2, [pc, #40]	@ (8001f2c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001f04:	4c0a      	ldr	r4, [pc, #40]	@ (8001f30 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001f06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f08:	e001      	b.n	8001f0e <LoopFillZerobss>

08001f0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f0c:	3204      	adds	r2, #4

08001f0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f10:	d3fb      	bcc.n	8001f0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001f12:	f004 fb63 	bl	80065dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f16:	f7ff f995 	bl	8001244 <main>
  bx  lr    
 8001f1a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001f1c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f24:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001f28:	08008c30 	.word	0x08008c30
  ldr r2, =_sbss
 8001f2c:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001f30:	20000574 	.word	0x20000574

08001f34 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f34:	e7fe      	b.n	8001f34 <ADC_IRQHandler>
	...

08001f38 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f3c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f78 <HAL_Init+0x40>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4a0d      	ldr	r2, [pc, #52]	@ (8001f78 <HAL_Init+0x40>)
 8001f42:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001f46:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f48:	4b0b      	ldr	r3, [pc, #44]	@ (8001f78 <HAL_Init+0x40>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a0a      	ldr	r2, [pc, #40]	@ (8001f78 <HAL_Init+0x40>)
 8001f4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001f52:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f54:	4b08      	ldr	r3, [pc, #32]	@ (8001f78 <HAL_Init+0x40>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	4a07      	ldr	r2, [pc, #28]	@ (8001f78 <HAL_Init+0x40>)
 8001f5a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f5e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f60:	2003      	movs	r0, #3
 8001f62:	f000 f94f 	bl	8002204 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f66:	2000      	movs	r0, #0
 8001f68:	f000 f808 	bl	8001f7c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f6c:	f7ff fbd2 	bl	8001714 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f70:	2300      	movs	r3, #0
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	40023c00 	.word	0x40023c00

08001f7c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f84:	4b12      	ldr	r3, [pc, #72]	@ (8001fd0 <HAL_InitTick+0x54>)
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	4b12      	ldr	r3, [pc, #72]	@ (8001fd4 <HAL_InitTick+0x58>)
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f92:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f000 f967 	bl	800226e <HAL_SYSTICK_Config>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d001      	beq.n	8001faa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fa6:	2301      	movs	r3, #1
 8001fa8:	e00e      	b.n	8001fc8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2b0f      	cmp	r3, #15
 8001fae:	d80a      	bhi.n	8001fc6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	6879      	ldr	r1, [r7, #4]
 8001fb4:	f04f 30ff 	mov.w	r0, #4294967295
 8001fb8:	f000 f92f 	bl	800221a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fbc:	4a06      	ldr	r2, [pc, #24]	@ (8001fd8 <HAL_InitTick+0x5c>)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	e000      	b.n	8001fc8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	3708      	adds	r7, #8
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000004 	.word	0x20000004
 8001fd4:	2000000c 	.word	0x2000000c
 8001fd8:	20000008 	.word	0x20000008

08001fdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fe0:	4b06      	ldr	r3, [pc, #24]	@ (8001ffc <HAL_IncTick+0x20>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4b06      	ldr	r3, [pc, #24]	@ (8002000 <HAL_IncTick+0x24>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4413      	add	r3, r2
 8001fec:	4a04      	ldr	r2, [pc, #16]	@ (8002000 <HAL_IncTick+0x24>)
 8001fee:	6013      	str	r3, [r2, #0]
}
 8001ff0:	bf00      	nop
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	2000000c 	.word	0x2000000c
 8002000:	20000424 	.word	0x20000424

08002004 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  return uwTick;
 8002008:	4b03      	ldr	r3, [pc, #12]	@ (8002018 <HAL_GetTick+0x14>)
 800200a:	681b      	ldr	r3, [r3, #0]
}
 800200c:	4618      	mov	r0, r3
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	20000424 	.word	0x20000424

0800201c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b084      	sub	sp, #16
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002024:	f7ff ffee 	bl	8002004 <HAL_GetTick>
 8002028:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002034:	d005      	beq.n	8002042 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002036:	4b0a      	ldr	r3, [pc, #40]	@ (8002060 <HAL_Delay+0x44>)
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	461a      	mov	r2, r3
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	4413      	add	r3, r2
 8002040:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002042:	bf00      	nop
 8002044:	f7ff ffde 	bl	8002004 <HAL_GetTick>
 8002048:	4602      	mov	r2, r0
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	1ad3      	subs	r3, r2, r3
 800204e:	68fa      	ldr	r2, [r7, #12]
 8002050:	429a      	cmp	r2, r3
 8002052:	d8f7      	bhi.n	8002044 <HAL_Delay+0x28>
  {
  }
}
 8002054:	bf00      	nop
 8002056:	bf00      	nop
 8002058:	3710      	adds	r7, #16
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	2000000c 	.word	0x2000000c

08002064 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002074:	4b0c      	ldr	r3, [pc, #48]	@ (80020a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002076:	68db      	ldr	r3, [r3, #12]
 8002078:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800207a:	68ba      	ldr	r2, [r7, #8]
 800207c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002080:	4013      	ands	r3, r2
 8002082:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800208c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002090:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002094:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002096:	4a04      	ldr	r2, [pc, #16]	@ (80020a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	60d3      	str	r3, [r2, #12]
}
 800209c:	bf00      	nop
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	e000ed00 	.word	0xe000ed00

080020ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020b0:	4b04      	ldr	r3, [pc, #16]	@ (80020c4 <__NVIC_GetPriorityGrouping+0x18>)
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	0a1b      	lsrs	r3, r3, #8
 80020b6:	f003 0307 	and.w	r3, r3, #7
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	46bd      	mov	sp, r7
 80020be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c2:	4770      	bx	lr
 80020c4:	e000ed00 	.word	0xe000ed00

080020c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	db0b      	blt.n	80020f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	f003 021f 	and.w	r2, r3, #31
 80020e0:	4907      	ldr	r1, [pc, #28]	@ (8002100 <__NVIC_EnableIRQ+0x38>)
 80020e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e6:	095b      	lsrs	r3, r3, #5
 80020e8:	2001      	movs	r0, #1
 80020ea:	fa00 f202 	lsl.w	r2, r0, r2
 80020ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020f2:	bf00      	nop
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fc:	4770      	bx	lr
 80020fe:	bf00      	nop
 8002100:	e000e100 	.word	0xe000e100

08002104 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	4603      	mov	r3, r0
 800210c:	6039      	str	r1, [r7, #0]
 800210e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002110:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002114:	2b00      	cmp	r3, #0
 8002116:	db0a      	blt.n	800212e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	b2da      	uxtb	r2, r3
 800211c:	490c      	ldr	r1, [pc, #48]	@ (8002150 <__NVIC_SetPriority+0x4c>)
 800211e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002122:	0112      	lsls	r2, r2, #4
 8002124:	b2d2      	uxtb	r2, r2
 8002126:	440b      	add	r3, r1
 8002128:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800212c:	e00a      	b.n	8002144 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	b2da      	uxtb	r2, r3
 8002132:	4908      	ldr	r1, [pc, #32]	@ (8002154 <__NVIC_SetPriority+0x50>)
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	f003 030f 	and.w	r3, r3, #15
 800213a:	3b04      	subs	r3, #4
 800213c:	0112      	lsls	r2, r2, #4
 800213e:	b2d2      	uxtb	r2, r2
 8002140:	440b      	add	r3, r1
 8002142:	761a      	strb	r2, [r3, #24]
}
 8002144:	bf00      	nop
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	e000e100 	.word	0xe000e100
 8002154:	e000ed00 	.word	0xe000ed00

08002158 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002158:	b480      	push	{r7}
 800215a:	b089      	sub	sp, #36	@ 0x24
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	60b9      	str	r1, [r7, #8]
 8002162:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800216c:	69fb      	ldr	r3, [r7, #28]
 800216e:	f1c3 0307 	rsb	r3, r3, #7
 8002172:	2b04      	cmp	r3, #4
 8002174:	bf28      	it	cs
 8002176:	2304      	movcs	r3, #4
 8002178:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	3304      	adds	r3, #4
 800217e:	2b06      	cmp	r3, #6
 8002180:	d902      	bls.n	8002188 <NVIC_EncodePriority+0x30>
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	3b03      	subs	r3, #3
 8002186:	e000      	b.n	800218a <NVIC_EncodePriority+0x32>
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800218c:	f04f 32ff 	mov.w	r2, #4294967295
 8002190:	69bb      	ldr	r3, [r7, #24]
 8002192:	fa02 f303 	lsl.w	r3, r2, r3
 8002196:	43da      	mvns	r2, r3
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	401a      	ands	r2, r3
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021a0:	f04f 31ff 	mov.w	r1, #4294967295
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	fa01 f303 	lsl.w	r3, r1, r3
 80021aa:	43d9      	mvns	r1, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b0:	4313      	orrs	r3, r2
         );
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3724      	adds	r7, #36	@ 0x24
 80021b6:	46bd      	mov	sp, r7
 80021b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021bc:	4770      	bx	lr
	...

080021c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b082      	sub	sp, #8
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	3b01      	subs	r3, #1
 80021cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80021d0:	d301      	bcc.n	80021d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021d2:	2301      	movs	r3, #1
 80021d4:	e00f      	b.n	80021f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002200 <SysTick_Config+0x40>)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	3b01      	subs	r3, #1
 80021dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021de:	210f      	movs	r1, #15
 80021e0:	f04f 30ff 	mov.w	r0, #4294967295
 80021e4:	f7ff ff8e 	bl	8002104 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021e8:	4b05      	ldr	r3, [pc, #20]	@ (8002200 <SysTick_Config+0x40>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ee:	4b04      	ldr	r3, [pc, #16]	@ (8002200 <SysTick_Config+0x40>)
 80021f0:	2207      	movs	r2, #7
 80021f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021f4:	2300      	movs	r3, #0
}
 80021f6:	4618      	mov	r0, r3
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	e000e010 	.word	0xe000e010

08002204 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800220c:	6878      	ldr	r0, [r7, #4]
 800220e:	f7ff ff29 	bl	8002064 <__NVIC_SetPriorityGrouping>
}
 8002212:	bf00      	nop
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800221a:	b580      	push	{r7, lr}
 800221c:	b086      	sub	sp, #24
 800221e:	af00      	add	r7, sp, #0
 8002220:	4603      	mov	r3, r0
 8002222:	60b9      	str	r1, [r7, #8]
 8002224:	607a      	str	r2, [r7, #4]
 8002226:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002228:	2300      	movs	r3, #0
 800222a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800222c:	f7ff ff3e 	bl	80020ac <__NVIC_GetPriorityGrouping>
 8002230:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	68b9      	ldr	r1, [r7, #8]
 8002236:	6978      	ldr	r0, [r7, #20]
 8002238:	f7ff ff8e 	bl	8002158 <NVIC_EncodePriority>
 800223c:	4602      	mov	r2, r0
 800223e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002242:	4611      	mov	r1, r2
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff ff5d 	bl	8002104 <__NVIC_SetPriority>
}
 800224a:	bf00      	nop
 800224c:	3718      	adds	r7, #24
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	b082      	sub	sp, #8
 8002256:	af00      	add	r7, sp, #0
 8002258:	4603      	mov	r3, r0
 800225a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800225c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002260:	4618      	mov	r0, r3
 8002262:	f7ff ff31 	bl	80020c8 <__NVIC_EnableIRQ>
}
 8002266:	bf00      	nop
 8002268:	3708      	adds	r7, #8
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}

0800226e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800226e:	b580      	push	{r7, lr}
 8002270:	b082      	sub	sp, #8
 8002272:	af00      	add	r7, sp, #0
 8002274:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f7ff ffa2 	bl	80021c0 <SysTick_Config>
 800227c:	4603      	mov	r3, r0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}

08002286 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002286:	b580      	push	{r7, lr}
 8002288:	b084      	sub	sp, #16
 800228a:	af00      	add	r7, sp, #0
 800228c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002292:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002294:	f7ff feb6 	bl	8002004 <HAL_GetTick>
 8002298:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b02      	cmp	r3, #2
 80022a4:	d008      	beq.n	80022b8 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2280      	movs	r2, #128	@ 0x80
 80022aa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e052      	b.n	800235e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f022 0216 	bic.w	r2, r2, #22
 80022c6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	695a      	ldr	r2, [r3, #20]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80022d6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d103      	bne.n	80022e8 <HAL_DMA_Abort+0x62>
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d007      	beq.n	80022f8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f022 0208 	bic.w	r2, r2, #8
 80022f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681a      	ldr	r2, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f022 0201 	bic.w	r2, r2, #1
 8002306:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002308:	e013      	b.n	8002332 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800230a:	f7ff fe7b 	bl	8002004 <HAL_GetTick>
 800230e:	4602      	mov	r2, r0
 8002310:	68bb      	ldr	r3, [r7, #8]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	2b05      	cmp	r3, #5
 8002316:	d90c      	bls.n	8002332 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2220      	movs	r2, #32
 800231c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2203      	movs	r2, #3
 8002322:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	2200      	movs	r2, #0
 800232a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e015      	b.n	800235e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	f003 0301 	and.w	r3, r3, #1
 800233c:	2b00      	cmp	r3, #0
 800233e:	d1e4      	bne.n	800230a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002344:	223f      	movs	r2, #63	@ 0x3f
 8002346:	409a      	lsls	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2200      	movs	r2, #0
 8002358:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3710      	adds	r7, #16
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}

08002366 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002366:	b480      	push	{r7}
 8002368:	b083      	sub	sp, #12
 800236a:	af00      	add	r7, sp, #0
 800236c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002374:	b2db      	uxtb	r3, r3
 8002376:	2b02      	cmp	r3, #2
 8002378:	d004      	beq.n	8002384 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2280      	movs	r2, #128	@ 0x80
 800237e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e00c      	b.n	800239e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2205      	movs	r2, #5
 8002388:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f022 0201 	bic.w	r2, r2, #1
 800239a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
	...

080023ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b089      	sub	sp, #36	@ 0x24
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80023b6:	2300      	movs	r3, #0
 80023b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80023ba:	2300      	movs	r3, #0
 80023bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80023be:	2300      	movs	r3, #0
 80023c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80023c2:	2300      	movs	r3, #0
 80023c4:	61fb      	str	r3, [r7, #28]
 80023c6:	e159      	b.n	800267c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80023c8:	2201      	movs	r2, #1
 80023ca:	69fb      	ldr	r3, [r7, #28]
 80023cc:	fa02 f303 	lsl.w	r3, r2, r3
 80023d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	697a      	ldr	r2, [r7, #20]
 80023d8:	4013      	ands	r3, r2
 80023da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80023dc:	693a      	ldr	r2, [r7, #16]
 80023de:	697b      	ldr	r3, [r7, #20]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	f040 8148 	bne.w	8002676 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	f003 0303 	and.w	r3, r3, #3
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d005      	beq.n	80023fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d130      	bne.n	8002460 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	005b      	lsls	r3, r3, #1
 8002408:	2203      	movs	r2, #3
 800240a:	fa02 f303 	lsl.w	r3, r2, r3
 800240e:	43db      	mvns	r3, r3
 8002410:	69ba      	ldr	r2, [r7, #24]
 8002412:	4013      	ands	r3, r2
 8002414:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	68da      	ldr	r2, [r3, #12]
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	fa02 f303 	lsl.w	r3, r2, r3
 8002422:	69ba      	ldr	r2, [r7, #24]
 8002424:	4313      	orrs	r3, r2
 8002426:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002434:	2201      	movs	r2, #1
 8002436:	69fb      	ldr	r3, [r7, #28]
 8002438:	fa02 f303 	lsl.w	r3, r2, r3
 800243c:	43db      	mvns	r3, r3
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	4013      	ands	r3, r2
 8002442:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	091b      	lsrs	r3, r3, #4
 800244a:	f003 0201 	and.w	r2, r3, #1
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	fa02 f303 	lsl.w	r3, r2, r3
 8002454:	69ba      	ldr	r2, [r7, #24]
 8002456:	4313      	orrs	r3, r2
 8002458:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	69ba      	ldr	r2, [r7, #24]
 800245e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	685b      	ldr	r3, [r3, #4]
 8002464:	f003 0303 	and.w	r3, r3, #3
 8002468:	2b03      	cmp	r3, #3
 800246a:	d017      	beq.n	800249c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	005b      	lsls	r3, r3, #1
 8002476:	2203      	movs	r2, #3
 8002478:	fa02 f303 	lsl.w	r3, r2, r3
 800247c:	43db      	mvns	r3, r3
 800247e:	69ba      	ldr	r2, [r7, #24]
 8002480:	4013      	ands	r3, r2
 8002482:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	689a      	ldr	r2, [r3, #8]
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	fa02 f303 	lsl.w	r3, r2, r3
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	4313      	orrs	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	69ba      	ldr	r2, [r7, #24]
 800249a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	685b      	ldr	r3, [r3, #4]
 80024a0:	f003 0303 	and.w	r3, r3, #3
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d123      	bne.n	80024f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	08da      	lsrs	r2, r3, #3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	3208      	adds	r2, #8
 80024b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	f003 0307 	and.w	r3, r3, #7
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	220f      	movs	r2, #15
 80024c0:	fa02 f303 	lsl.w	r3, r2, r3
 80024c4:	43db      	mvns	r3, r3
 80024c6:	69ba      	ldr	r2, [r7, #24]
 80024c8:	4013      	ands	r3, r2
 80024ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	691a      	ldr	r2, [r3, #16]
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	f003 0307 	and.w	r3, r3, #7
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	fa02 f303 	lsl.w	r3, r2, r3
 80024dc:	69ba      	ldr	r2, [r7, #24]
 80024de:	4313      	orrs	r3, r2
 80024e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	08da      	lsrs	r2, r3, #3
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	3208      	adds	r2, #8
 80024ea:	69b9      	ldr	r1, [r7, #24]
 80024ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	005b      	lsls	r3, r3, #1
 80024fa:	2203      	movs	r2, #3
 80024fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002500:	43db      	mvns	r3, r3
 8002502:	69ba      	ldr	r2, [r7, #24]
 8002504:	4013      	ands	r3, r2
 8002506:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	685b      	ldr	r3, [r3, #4]
 800250c:	f003 0203 	and.w	r2, r3, #3
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	69ba      	ldr	r2, [r7, #24]
 800251a:	4313      	orrs	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	69ba      	ldr	r2, [r7, #24]
 8002522:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800252c:	2b00      	cmp	r3, #0
 800252e:	f000 80a2 	beq.w	8002676 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002532:	2300      	movs	r3, #0
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	4b57      	ldr	r3, [pc, #348]	@ (8002694 <HAL_GPIO_Init+0x2e8>)
 8002538:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800253a:	4a56      	ldr	r2, [pc, #344]	@ (8002694 <HAL_GPIO_Init+0x2e8>)
 800253c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002540:	6453      	str	r3, [r2, #68]	@ 0x44
 8002542:	4b54      	ldr	r3, [pc, #336]	@ (8002694 <HAL_GPIO_Init+0x2e8>)
 8002544:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002546:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800254e:	4a52      	ldr	r2, [pc, #328]	@ (8002698 <HAL_GPIO_Init+0x2ec>)
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	089b      	lsrs	r3, r3, #2
 8002554:	3302      	adds	r3, #2
 8002556:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800255a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	f003 0303 	and.w	r3, r3, #3
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	220f      	movs	r2, #15
 8002566:	fa02 f303 	lsl.w	r3, r2, r3
 800256a:	43db      	mvns	r3, r3
 800256c:	69ba      	ldr	r2, [r7, #24]
 800256e:	4013      	ands	r3, r2
 8002570:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4a49      	ldr	r2, [pc, #292]	@ (800269c <HAL_GPIO_Init+0x2f0>)
 8002576:	4293      	cmp	r3, r2
 8002578:	d019      	beq.n	80025ae <HAL_GPIO_Init+0x202>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a48      	ldr	r2, [pc, #288]	@ (80026a0 <HAL_GPIO_Init+0x2f4>)
 800257e:	4293      	cmp	r3, r2
 8002580:	d013      	beq.n	80025aa <HAL_GPIO_Init+0x1fe>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	4a47      	ldr	r2, [pc, #284]	@ (80026a4 <HAL_GPIO_Init+0x2f8>)
 8002586:	4293      	cmp	r3, r2
 8002588:	d00d      	beq.n	80025a6 <HAL_GPIO_Init+0x1fa>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	4a46      	ldr	r2, [pc, #280]	@ (80026a8 <HAL_GPIO_Init+0x2fc>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d007      	beq.n	80025a2 <HAL_GPIO_Init+0x1f6>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4a45      	ldr	r2, [pc, #276]	@ (80026ac <HAL_GPIO_Init+0x300>)
 8002596:	4293      	cmp	r3, r2
 8002598:	d101      	bne.n	800259e <HAL_GPIO_Init+0x1f2>
 800259a:	2304      	movs	r3, #4
 800259c:	e008      	b.n	80025b0 <HAL_GPIO_Init+0x204>
 800259e:	2307      	movs	r3, #7
 80025a0:	e006      	b.n	80025b0 <HAL_GPIO_Init+0x204>
 80025a2:	2303      	movs	r3, #3
 80025a4:	e004      	b.n	80025b0 <HAL_GPIO_Init+0x204>
 80025a6:	2302      	movs	r3, #2
 80025a8:	e002      	b.n	80025b0 <HAL_GPIO_Init+0x204>
 80025aa:	2301      	movs	r3, #1
 80025ac:	e000      	b.n	80025b0 <HAL_GPIO_Init+0x204>
 80025ae:	2300      	movs	r3, #0
 80025b0:	69fa      	ldr	r2, [r7, #28]
 80025b2:	f002 0203 	and.w	r2, r2, #3
 80025b6:	0092      	lsls	r2, r2, #2
 80025b8:	4093      	lsls	r3, r2
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	4313      	orrs	r3, r2
 80025be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80025c0:	4935      	ldr	r1, [pc, #212]	@ (8002698 <HAL_GPIO_Init+0x2ec>)
 80025c2:	69fb      	ldr	r3, [r7, #28]
 80025c4:	089b      	lsrs	r3, r3, #2
 80025c6:	3302      	adds	r3, #2
 80025c8:	69ba      	ldr	r2, [r7, #24]
 80025ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025ce:	4b38      	ldr	r3, [pc, #224]	@ (80026b0 <HAL_GPIO_Init+0x304>)
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	43db      	mvns	r3, r3
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	4013      	ands	r3, r2
 80025dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d003      	beq.n	80025f2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80025ea:	69ba      	ldr	r2, [r7, #24]
 80025ec:	693b      	ldr	r3, [r7, #16]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025f2:	4a2f      	ldr	r2, [pc, #188]	@ (80026b0 <HAL_GPIO_Init+0x304>)
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025f8:	4b2d      	ldr	r3, [pc, #180]	@ (80026b0 <HAL_GPIO_Init+0x304>)
 80025fa:	68db      	ldr	r3, [r3, #12]
 80025fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	43db      	mvns	r3, r3
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	4013      	ands	r3, r2
 8002606:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d003      	beq.n	800261c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002614:	69ba      	ldr	r2, [r7, #24]
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	4313      	orrs	r3, r2
 800261a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800261c:	4a24      	ldr	r2, [pc, #144]	@ (80026b0 <HAL_GPIO_Init+0x304>)
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002622:	4b23      	ldr	r3, [pc, #140]	@ (80026b0 <HAL_GPIO_Init+0x304>)
 8002624:	685b      	ldr	r3, [r3, #4]
 8002626:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	43db      	mvns	r3, r3
 800262c:	69ba      	ldr	r2, [r7, #24]
 800262e:	4013      	ands	r3, r2
 8002630:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d003      	beq.n	8002646 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800263e:	69ba      	ldr	r2, [r7, #24]
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	4313      	orrs	r3, r2
 8002644:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002646:	4a1a      	ldr	r2, [pc, #104]	@ (80026b0 <HAL_GPIO_Init+0x304>)
 8002648:	69bb      	ldr	r3, [r7, #24]
 800264a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800264c:	4b18      	ldr	r3, [pc, #96]	@ (80026b0 <HAL_GPIO_Init+0x304>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	43db      	mvns	r3, r3
 8002656:	69ba      	ldr	r2, [r7, #24]
 8002658:	4013      	ands	r3, r2
 800265a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800265c:	683b      	ldr	r3, [r7, #0]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002664:	2b00      	cmp	r3, #0
 8002666:	d003      	beq.n	8002670 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002668:	69ba      	ldr	r2, [r7, #24]
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	4313      	orrs	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002670:	4a0f      	ldr	r2, [pc, #60]	@ (80026b0 <HAL_GPIO_Init+0x304>)
 8002672:	69bb      	ldr	r3, [r7, #24]
 8002674:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002676:	69fb      	ldr	r3, [r7, #28]
 8002678:	3301      	adds	r3, #1
 800267a:	61fb      	str	r3, [r7, #28]
 800267c:	69fb      	ldr	r3, [r7, #28]
 800267e:	2b0f      	cmp	r3, #15
 8002680:	f67f aea2 	bls.w	80023c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002684:	bf00      	nop
 8002686:	bf00      	nop
 8002688:	3724      	adds	r7, #36	@ 0x24
 800268a:	46bd      	mov	sp, r7
 800268c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002690:	4770      	bx	lr
 8002692:	bf00      	nop
 8002694:	40023800 	.word	0x40023800
 8002698:	40013800 	.word	0x40013800
 800269c:	40020000 	.word	0x40020000
 80026a0:	40020400 	.word	0x40020400
 80026a4:	40020800 	.word	0x40020800
 80026a8:	40020c00 	.word	0x40020c00
 80026ac:	40021000 	.word	0x40021000
 80026b0:	40013c00 	.word	0x40013c00

080026b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	460b      	mov	r3, r1
 80026be:	807b      	strh	r3, [r7, #2]
 80026c0:	4613      	mov	r3, r2
 80026c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026c4:	787b      	ldrb	r3, [r7, #1]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d003      	beq.n	80026d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026ca:	887a      	ldrh	r2, [r7, #2]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80026d0:	e003      	b.n	80026da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80026d2:	887b      	ldrh	r3, [r7, #2]
 80026d4:	041a      	lsls	r2, r3, #16
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	619a      	str	r2, [r3, #24]
}
 80026da:	bf00      	nop
 80026dc:	370c      	adds	r7, #12
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
	...

080026e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e12b      	b.n	8002952 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d106      	bne.n	8002714 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2200      	movs	r2, #0
 800270a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800270e:	6878      	ldr	r0, [r7, #4]
 8002710:	f7ff f828 	bl	8001764 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	2224      	movs	r2, #36	@ 0x24
 8002718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f022 0201 	bic.w	r2, r2, #1
 800272a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800273a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800274a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800274c:	f002 f8e0 	bl	8004910 <HAL_RCC_GetPCLK1Freq>
 8002750:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	4a81      	ldr	r2, [pc, #516]	@ (800295c <HAL_I2C_Init+0x274>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d807      	bhi.n	800276c <HAL_I2C_Init+0x84>
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	4a80      	ldr	r2, [pc, #512]	@ (8002960 <HAL_I2C_Init+0x278>)
 8002760:	4293      	cmp	r3, r2
 8002762:	bf94      	ite	ls
 8002764:	2301      	movls	r3, #1
 8002766:	2300      	movhi	r3, #0
 8002768:	b2db      	uxtb	r3, r3
 800276a:	e006      	b.n	800277a <HAL_I2C_Init+0x92>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4a7d      	ldr	r2, [pc, #500]	@ (8002964 <HAL_I2C_Init+0x27c>)
 8002770:	4293      	cmp	r3, r2
 8002772:	bf94      	ite	ls
 8002774:	2301      	movls	r3, #1
 8002776:	2300      	movhi	r3, #0
 8002778:	b2db      	uxtb	r3, r3
 800277a:	2b00      	cmp	r3, #0
 800277c:	d001      	beq.n	8002782 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e0e7      	b.n	8002952 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	4a78      	ldr	r2, [pc, #480]	@ (8002968 <HAL_I2C_Init+0x280>)
 8002786:	fba2 2303 	umull	r2, r3, r2, r3
 800278a:	0c9b      	lsrs	r3, r3, #18
 800278c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	68ba      	ldr	r2, [r7, #8]
 800279e:	430a      	orrs	r2, r1
 80027a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	6a1b      	ldr	r3, [r3, #32]
 80027a8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	4a6a      	ldr	r2, [pc, #424]	@ (800295c <HAL_I2C_Init+0x274>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d802      	bhi.n	80027bc <HAL_I2C_Init+0xd4>
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	3301      	adds	r3, #1
 80027ba:	e009      	b.n	80027d0 <HAL_I2C_Init+0xe8>
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80027c2:	fb02 f303 	mul.w	r3, r2, r3
 80027c6:	4a69      	ldr	r2, [pc, #420]	@ (800296c <HAL_I2C_Init+0x284>)
 80027c8:	fba2 2303 	umull	r2, r3, r2, r3
 80027cc:	099b      	lsrs	r3, r3, #6
 80027ce:	3301      	adds	r3, #1
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	6812      	ldr	r2, [r2, #0]
 80027d4:	430b      	orrs	r3, r1
 80027d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	69db      	ldr	r3, [r3, #28]
 80027de:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80027e2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	685b      	ldr	r3, [r3, #4]
 80027ea:	495c      	ldr	r1, [pc, #368]	@ (800295c <HAL_I2C_Init+0x274>)
 80027ec:	428b      	cmp	r3, r1
 80027ee:	d819      	bhi.n	8002824 <HAL_I2C_Init+0x13c>
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	1e59      	subs	r1, r3, #1
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80027fe:	1c59      	adds	r1, r3, #1
 8002800:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002804:	400b      	ands	r3, r1
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00a      	beq.n	8002820 <HAL_I2C_Init+0x138>
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	1e59      	subs	r1, r3, #1
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	fbb1 f3f3 	udiv	r3, r1, r3
 8002818:	3301      	adds	r3, #1
 800281a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800281e:	e051      	b.n	80028c4 <HAL_I2C_Init+0x1dc>
 8002820:	2304      	movs	r3, #4
 8002822:	e04f      	b.n	80028c4 <HAL_I2C_Init+0x1dc>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d111      	bne.n	8002850 <HAL_I2C_Init+0x168>
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	1e58      	subs	r0, r3, #1
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6859      	ldr	r1, [r3, #4]
 8002834:	460b      	mov	r3, r1
 8002836:	005b      	lsls	r3, r3, #1
 8002838:	440b      	add	r3, r1
 800283a:	fbb0 f3f3 	udiv	r3, r0, r3
 800283e:	3301      	adds	r3, #1
 8002840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002844:	2b00      	cmp	r3, #0
 8002846:	bf0c      	ite	eq
 8002848:	2301      	moveq	r3, #1
 800284a:	2300      	movne	r3, #0
 800284c:	b2db      	uxtb	r3, r3
 800284e:	e012      	b.n	8002876 <HAL_I2C_Init+0x18e>
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	1e58      	subs	r0, r3, #1
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6859      	ldr	r1, [r3, #4]
 8002858:	460b      	mov	r3, r1
 800285a:	009b      	lsls	r3, r3, #2
 800285c:	440b      	add	r3, r1
 800285e:	0099      	lsls	r1, r3, #2
 8002860:	440b      	add	r3, r1
 8002862:	fbb0 f3f3 	udiv	r3, r0, r3
 8002866:	3301      	adds	r3, #1
 8002868:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800286c:	2b00      	cmp	r3, #0
 800286e:	bf0c      	ite	eq
 8002870:	2301      	moveq	r3, #1
 8002872:	2300      	movne	r3, #0
 8002874:	b2db      	uxtb	r3, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	d001      	beq.n	800287e <HAL_I2C_Init+0x196>
 800287a:	2301      	movs	r3, #1
 800287c:	e022      	b.n	80028c4 <HAL_I2C_Init+0x1dc>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d10e      	bne.n	80028a4 <HAL_I2C_Init+0x1bc>
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	1e58      	subs	r0, r3, #1
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6859      	ldr	r1, [r3, #4]
 800288e:	460b      	mov	r3, r1
 8002890:	005b      	lsls	r3, r3, #1
 8002892:	440b      	add	r3, r1
 8002894:	fbb0 f3f3 	udiv	r3, r0, r3
 8002898:	3301      	adds	r3, #1
 800289a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800289e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80028a2:	e00f      	b.n	80028c4 <HAL_I2C_Init+0x1dc>
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	1e58      	subs	r0, r3, #1
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6859      	ldr	r1, [r3, #4]
 80028ac:	460b      	mov	r3, r1
 80028ae:	009b      	lsls	r3, r3, #2
 80028b0:	440b      	add	r3, r1
 80028b2:	0099      	lsls	r1, r3, #2
 80028b4:	440b      	add	r3, r1
 80028b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80028ba:	3301      	adds	r3, #1
 80028bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028c0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028c4:	6879      	ldr	r1, [r7, #4]
 80028c6:	6809      	ldr	r1, [r1, #0]
 80028c8:	4313      	orrs	r3, r2
 80028ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	69da      	ldr	r2, [r3, #28]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a1b      	ldr	r3, [r3, #32]
 80028de:	431a      	orrs	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	430a      	orrs	r2, r1
 80028e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	689b      	ldr	r3, [r3, #8]
 80028ee:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80028f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	6911      	ldr	r1, [r2, #16]
 80028fa:	687a      	ldr	r2, [r7, #4]
 80028fc:	68d2      	ldr	r2, [r2, #12]
 80028fe:	4311      	orrs	r1, r2
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	6812      	ldr	r2, [r2, #0]
 8002904:	430b      	orrs	r3, r1
 8002906:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	695a      	ldr	r2, [r3, #20]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	699b      	ldr	r3, [r3, #24]
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	430a      	orrs	r2, r1
 8002922:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	681a      	ldr	r2, [r3, #0]
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f042 0201 	orr.w	r2, r2, #1
 8002932:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2200      	movs	r2, #0
 8002938:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2220      	movs	r2, #32
 800293e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	2200      	movs	r2, #0
 8002946:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	4618      	mov	r0, r3
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	000186a0 	.word	0x000186a0
 8002960:	001e847f 	.word	0x001e847f
 8002964:	003d08ff 	.word	0x003d08ff
 8002968:	431bde83 	.word	0x431bde83
 800296c:	10624dd3 	.word	0x10624dd3

08002970 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b088      	sub	sp, #32
 8002974:	af02      	add	r7, sp, #8
 8002976:	60f8      	str	r0, [r7, #12]
 8002978:	607a      	str	r2, [r7, #4]
 800297a:	461a      	mov	r2, r3
 800297c:	460b      	mov	r3, r1
 800297e:	817b      	strh	r3, [r7, #10]
 8002980:	4613      	mov	r3, r2
 8002982:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002984:	f7ff fb3e 	bl	8002004 <HAL_GetTick>
 8002988:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b20      	cmp	r3, #32
 8002994:	f040 80e0 	bne.w	8002b58 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	2319      	movs	r3, #25
 800299e:	2201      	movs	r2, #1
 80029a0:	4970      	ldr	r1, [pc, #448]	@ (8002b64 <HAL_I2C_Master_Transmit+0x1f4>)
 80029a2:	68f8      	ldr	r0, [r7, #12]
 80029a4:	f001 f90e 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 80029a8:	4603      	mov	r3, r0
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d001      	beq.n	80029b2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80029ae:	2302      	movs	r3, #2
 80029b0:	e0d3      	b.n	8002b5a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80029b8:	2b01      	cmp	r3, #1
 80029ba:	d101      	bne.n	80029c0 <HAL_I2C_Master_Transmit+0x50>
 80029bc:	2302      	movs	r3, #2
 80029be:	e0cc      	b.n	8002b5a <HAL_I2C_Master_Transmit+0x1ea>
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2201      	movs	r2, #1
 80029c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f003 0301 	and.w	r3, r3, #1
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	d007      	beq.n	80029e6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	681a      	ldr	r2, [r3, #0]
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f042 0201 	orr.w	r2, r2, #1
 80029e4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029f4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2221      	movs	r2, #33	@ 0x21
 80029fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	2210      	movs	r2, #16
 8002a02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	893a      	ldrh	r2, [r7, #8]
 8002a16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a1c:	b29a      	uxth	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	4a50      	ldr	r2, [pc, #320]	@ (8002b68 <HAL_I2C_Master_Transmit+0x1f8>)
 8002a26:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a28:	8979      	ldrh	r1, [r7, #10]
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	6a3a      	ldr	r2, [r7, #32]
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 fdfa 	bl	8003628 <I2C_MasterRequestWrite>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e08d      	b.n	8002b5a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a3e:	2300      	movs	r3, #0
 8002a40:	613b      	str	r3, [r7, #16]
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	695b      	ldr	r3, [r3, #20]
 8002a48:	613b      	str	r3, [r7, #16]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	699b      	ldr	r3, [r3, #24]
 8002a50:	613b      	str	r3, [r7, #16]
 8002a52:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002a54:	e066      	b.n	8002b24 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a56:	697a      	ldr	r2, [r7, #20]
 8002a58:	6a39      	ldr	r1, [r7, #32]
 8002a5a:	68f8      	ldr	r0, [r7, #12]
 8002a5c:	f001 f9cc 	bl	8003df8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d00d      	beq.n	8002a82 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a6a:	2b04      	cmp	r3, #4
 8002a6c:	d107      	bne.n	8002a7e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002a7c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e06b      	b.n	8002b5a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a86:	781a      	ldrb	r2, [r3, #0]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a92:	1c5a      	adds	r2, r3, #1
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	3b01      	subs	r3, #1
 8002aa0:	b29a      	uxth	r2, r3
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aaa:	3b01      	subs	r3, #1
 8002aac:	b29a      	uxth	r2, r3
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	695b      	ldr	r3, [r3, #20]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	2b04      	cmp	r3, #4
 8002abe:	d11b      	bne.n	8002af8 <HAL_I2C_Master_Transmit+0x188>
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d017      	beq.n	8002af8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002acc:	781a      	ldrb	r2, [r3, #0]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ad8:	1c5a      	adds	r2, r3, #1
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ae2:	b29b      	uxth	r3, r3
 8002ae4:	3b01      	subs	r3, #1
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002af0:	3b01      	subs	r3, #1
 8002af2:	b29a      	uxth	r2, r3
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002af8:	697a      	ldr	r2, [r7, #20]
 8002afa:	6a39      	ldr	r1, [r7, #32]
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f001 f9c3 	bl	8003e88 <I2C_WaitOnBTFFlagUntilTimeout>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d00d      	beq.n	8002b24 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0c:	2b04      	cmp	r3, #4
 8002b0e:	d107      	bne.n	8002b20 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	681a      	ldr	r2, [r3, #0]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b1e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002b20:	2301      	movs	r3, #1
 8002b22:	e01a      	b.n	8002b5a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d194      	bne.n	8002a56 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	681a      	ldr	r2, [r3, #0]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2220      	movs	r2, #32
 8002b40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002b54:	2300      	movs	r3, #0
 8002b56:	e000      	b.n	8002b5a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002b58:	2302      	movs	r3, #2
  }
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3718      	adds	r7, #24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	00100002 	.word	0x00100002
 8002b68:	ffff0000 	.word	0xffff0000

08002b6c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b08c      	sub	sp, #48	@ 0x30
 8002b70:	af02      	add	r7, sp, #8
 8002b72:	60f8      	str	r0, [r7, #12]
 8002b74:	607a      	str	r2, [r7, #4]
 8002b76:	461a      	mov	r2, r3
 8002b78:	460b      	mov	r3, r1
 8002b7a:	817b      	strh	r3, [r7, #10]
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b80:	f7ff fa40 	bl	8002004 <HAL_GetTick>
 8002b84:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	2b20      	cmp	r3, #32
 8002b90:	f040 8217 	bne.w	8002fc2 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b96:	9300      	str	r3, [sp, #0]
 8002b98:	2319      	movs	r3, #25
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	497c      	ldr	r1, [pc, #496]	@ (8002d90 <HAL_I2C_Master_Receive+0x224>)
 8002b9e:	68f8      	ldr	r0, [r7, #12]
 8002ba0:	f001 f810 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d001      	beq.n	8002bae <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002baa:	2302      	movs	r3, #2
 8002bac:	e20a      	b.n	8002fc4 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002bb4:	2b01      	cmp	r3, #1
 8002bb6:	d101      	bne.n	8002bbc <HAL_I2C_Master_Receive+0x50>
 8002bb8:	2302      	movs	r3, #2
 8002bba:	e203      	b.n	8002fc4 <HAL_I2C_Master_Receive+0x458>
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f003 0301 	and.w	r3, r3, #1
 8002bce:	2b01      	cmp	r3, #1
 8002bd0:	d007      	beq.n	8002be2 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f042 0201 	orr.w	r2, r2, #1
 8002be0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bf0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2222      	movs	r2, #34	@ 0x22
 8002bf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2210      	movs	r2, #16
 8002bfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	2200      	movs	r2, #0
 8002c06:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	893a      	ldrh	r2, [r7, #8]
 8002c12:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c18:	b29a      	uxth	r2, r3
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	4a5c      	ldr	r2, [pc, #368]	@ (8002d94 <HAL_I2C_Master_Receive+0x228>)
 8002c22:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002c24:	8979      	ldrh	r1, [r7, #10]
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c2a:	68f8      	ldr	r0, [r7, #12]
 8002c2c:	f000 fd7e 	bl	800372c <I2C_MasterRequestRead>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e1c4      	b.n	8002fc4 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d113      	bne.n	8002c6a <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c42:	2300      	movs	r3, #0
 8002c44:	623b      	str	r3, [r7, #32]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	695b      	ldr	r3, [r3, #20]
 8002c4c:	623b      	str	r3, [r7, #32]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	623b      	str	r3, [r7, #32]
 8002c56:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	681a      	ldr	r2, [r3, #0]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c66:	601a      	str	r2, [r3, #0]
 8002c68:	e198      	b.n	8002f9c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d11b      	bne.n	8002caa <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c82:	2300      	movs	r3, #0
 8002c84:	61fb      	str	r3, [r7, #28]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	695b      	ldr	r3, [r3, #20]
 8002c8c:	61fb      	str	r3, [r7, #28]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	699b      	ldr	r3, [r3, #24]
 8002c94:	61fb      	str	r3, [r7, #28]
 8002c96:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	e178      	b.n	8002f9c <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cae:	2b02      	cmp	r3, #2
 8002cb0:	d11b      	bne.n	8002cea <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	681a      	ldr	r2, [r3, #0]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cc0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002cd0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	61bb      	str	r3, [r7, #24]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	695b      	ldr	r3, [r3, #20]
 8002cdc:	61bb      	str	r3, [r7, #24]
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	61bb      	str	r3, [r7, #24]
 8002ce6:	69bb      	ldr	r3, [r7, #24]
 8002ce8:	e158      	b.n	8002f9c <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002cf8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	617b      	str	r3, [r7, #20]
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	695b      	ldr	r3, [r3, #20]
 8002d04:	617b      	str	r3, [r7, #20]
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	699b      	ldr	r3, [r3, #24]
 8002d0c:	617b      	str	r3, [r7, #20]
 8002d0e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002d10:	e144      	b.n	8002f9c <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d16:	2b03      	cmp	r3, #3
 8002d18:	f200 80f1 	bhi.w	8002efe <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d123      	bne.n	8002d6c <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d26:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d28:	68f8      	ldr	r0, [r7, #12]
 8002d2a:	f001 f8f5 	bl	8003f18 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d001      	beq.n	8002d38 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002d34:	2301      	movs	r3, #1
 8002d36:	e145      	b.n	8002fc4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	691a      	ldr	r2, [r3, #16]
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d42:	b2d2      	uxtb	r2, r2
 8002d44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d4a:	1c5a      	adds	r2, r3, #1
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d54:	3b01      	subs	r3, #1
 8002d56:	b29a      	uxth	r2, r3
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d60:	b29b      	uxth	r3, r3
 8002d62:	3b01      	subs	r3, #1
 8002d64:	b29a      	uxth	r2, r3
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d6a:	e117      	b.n	8002f9c <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d14e      	bne.n	8002e12 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d76:	9300      	str	r3, [sp, #0]
 8002d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	4906      	ldr	r1, [pc, #24]	@ (8002d98 <HAL_I2C_Master_Receive+0x22c>)
 8002d7e:	68f8      	ldr	r0, [r7, #12]
 8002d80:	f000 ff20 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d008      	beq.n	8002d9c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e11a      	b.n	8002fc4 <HAL_I2C_Master_Receive+0x458>
 8002d8e:	bf00      	nop
 8002d90:	00100002 	.word	0x00100002
 8002d94:	ffff0000 	.word	0xffff0000
 8002d98:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	681a      	ldr	r2, [r3, #0]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002daa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	691a      	ldr	r2, [r3, #16]
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db6:	b2d2      	uxtb	r2, r2
 8002db8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dbe:	1c5a      	adds	r2, r3, #1
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc8:	3b01      	subs	r3, #1
 8002dca:	b29a      	uxth	r2, r3
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	691a      	ldr	r2, [r3, #16]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de8:	b2d2      	uxtb	r2, r2
 8002dea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df0:	1c5a      	adds	r2, r3, #1
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	b29a      	uxth	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	3b01      	subs	r3, #1
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002e10:	e0c4      	b.n	8002f9c <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	9300      	str	r3, [sp, #0]
 8002e16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e18:	2200      	movs	r2, #0
 8002e1a:	496c      	ldr	r1, [pc, #432]	@ (8002fcc <HAL_I2C_Master_Receive+0x460>)
 8002e1c:	68f8      	ldr	r0, [r7, #12]
 8002e1e:	f000 fed1 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d001      	beq.n	8002e2c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002e28:	2301      	movs	r3, #1
 8002e2a:	e0cb      	b.n	8002fc4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681a      	ldr	r2, [r3, #0]
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002e3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	691a      	ldr	r2, [r3, #16]
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e46:	b2d2      	uxtb	r2, r2
 8002e48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4e:	1c5a      	adds	r2, r3, #1
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	b29a      	uxth	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e64:	b29b      	uxth	r3, r3
 8002e66:	3b01      	subs	r3, #1
 8002e68:	b29a      	uxth	r2, r3
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e70:	9300      	str	r3, [sp, #0]
 8002e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e74:	2200      	movs	r2, #0
 8002e76:	4955      	ldr	r1, [pc, #340]	@ (8002fcc <HAL_I2C_Master_Receive+0x460>)
 8002e78:	68f8      	ldr	r0, [r7, #12]
 8002e7a:	f000 fea3 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d001      	beq.n	8002e88 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002e84:	2301      	movs	r3, #1
 8002e86:	e09d      	b.n	8002fc4 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	681a      	ldr	r2, [r3, #0]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e96:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	691a      	ldr	r2, [r3, #16]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea2:	b2d2      	uxtb	r2, r2
 8002ea4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eaa:	1c5a      	adds	r2, r3, #1
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eb4:	3b01      	subs	r3, #1
 8002eb6:	b29a      	uxth	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	b29a      	uxth	r2, r3
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	691a      	ldr	r2, [r3, #16]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ed4:	b2d2      	uxtb	r2, r2
 8002ed6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002edc:	1c5a      	adds	r2, r3, #1
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ee6:	3b01      	subs	r3, #1
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ef2:	b29b      	uxth	r3, r3
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002efc:	e04e      	b.n	8002f9c <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002efe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002f00:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002f02:	68f8      	ldr	r0, [r7, #12]
 8002f04:	f001 f808 	bl	8003f18 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	e058      	b.n	8002fc4 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	691a      	ldr	r2, [r3, #16]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1c:	b2d2      	uxtb	r2, r2
 8002f1e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f24:	1c5a      	adds	r2, r3, #1
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f2e:	3b01      	subs	r3, #1
 8002f30:	b29a      	uxth	r2, r3
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	b29a      	uxth	r2, r3
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	695b      	ldr	r3, [r3, #20]
 8002f4a:	f003 0304 	and.w	r3, r3, #4
 8002f4e:	2b04      	cmp	r3, #4
 8002f50:	d124      	bne.n	8002f9c <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f56:	2b03      	cmp	r3, #3
 8002f58:	d107      	bne.n	8002f6a <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f68:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	691a      	ldr	r2, [r3, #16]
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f74:	b2d2      	uxtb	r2, r2
 8002f76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7c:	1c5a      	adds	r2, r3, #1
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f86:	3b01      	subs	r3, #1
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f92:	b29b      	uxth	r3, r3
 8002f94:	3b01      	subs	r3, #1
 8002f96:	b29a      	uxth	r2, r3
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	f47f aeb6 	bne.w	8002d12 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2220      	movs	r2, #32
 8002faa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	e000      	b.n	8002fc4 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002fc2:	2302      	movs	r3, #2
  }
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	3728      	adds	r7, #40	@ 0x28
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bd80      	pop	{r7, pc}
 8002fcc:	00010004 	.word	0x00010004

08002fd0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b088      	sub	sp, #32
 8002fd4:	af02      	add	r7, sp, #8
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	4608      	mov	r0, r1
 8002fda:	4611      	mov	r1, r2
 8002fdc:	461a      	mov	r2, r3
 8002fde:	4603      	mov	r3, r0
 8002fe0:	817b      	strh	r3, [r7, #10]
 8002fe2:	460b      	mov	r3, r1
 8002fe4:	813b      	strh	r3, [r7, #8]
 8002fe6:	4613      	mov	r3, r2
 8002fe8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fea:	f7ff f80b 	bl	8002004 <HAL_GetTick>
 8002fee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ff6:	b2db      	uxtb	r3, r3
 8002ff8:	2b20      	cmp	r3, #32
 8002ffa:	f040 80d9 	bne.w	80031b0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ffe:	697b      	ldr	r3, [r7, #20]
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	2319      	movs	r3, #25
 8003004:	2201      	movs	r2, #1
 8003006:	496d      	ldr	r1, [pc, #436]	@ (80031bc <HAL_I2C_Mem_Write+0x1ec>)
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f000 fddb 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003014:	2302      	movs	r3, #2
 8003016:	e0cc      	b.n	80031b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800301e:	2b01      	cmp	r3, #1
 8003020:	d101      	bne.n	8003026 <HAL_I2C_Mem_Write+0x56>
 8003022:	2302      	movs	r3, #2
 8003024:	e0c5      	b.n	80031b2 <HAL_I2C_Mem_Write+0x1e2>
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0301 	and.w	r3, r3, #1
 8003038:	2b01      	cmp	r3, #1
 800303a:	d007      	beq.n	800304c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	681a      	ldr	r2, [r3, #0]
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f042 0201 	orr.w	r2, r2, #1
 800304a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800305a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2221      	movs	r2, #33	@ 0x21
 8003060:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2240      	movs	r2, #64	@ 0x40
 8003068:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	6a3a      	ldr	r2, [r7, #32]
 8003076:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800307c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003082:	b29a      	uxth	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	4a4d      	ldr	r2, [pc, #308]	@ (80031c0 <HAL_I2C_Mem_Write+0x1f0>)
 800308c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800308e:	88f8      	ldrh	r0, [r7, #6]
 8003090:	893a      	ldrh	r2, [r7, #8]
 8003092:	8979      	ldrh	r1, [r7, #10]
 8003094:	697b      	ldr	r3, [r7, #20]
 8003096:	9301      	str	r3, [sp, #4]
 8003098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800309a:	9300      	str	r3, [sp, #0]
 800309c:	4603      	mov	r3, r0
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f000 fc12 	bl	80038c8 <I2C_RequestMemoryWrite>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d052      	beq.n	8003150 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e081      	b.n	80031b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030ae:	697a      	ldr	r2, [r7, #20]
 80030b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80030b2:	68f8      	ldr	r0, [r7, #12]
 80030b4:	f000 fea0 	bl	8003df8 <I2C_WaitOnTXEFlagUntilTimeout>
 80030b8:	4603      	mov	r3, r0
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d00d      	beq.n	80030da <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030c2:	2b04      	cmp	r3, #4
 80030c4:	d107      	bne.n	80030d6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e06b      	b.n	80031b2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030de:	781a      	ldrb	r2, [r3, #0]
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ea:	1c5a      	adds	r2, r3, #1
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030f4:	3b01      	subs	r3, #1
 80030f6:	b29a      	uxth	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003100:	b29b      	uxth	r3, r3
 8003102:	3b01      	subs	r3, #1
 8003104:	b29a      	uxth	r2, r3
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	695b      	ldr	r3, [r3, #20]
 8003110:	f003 0304 	and.w	r3, r3, #4
 8003114:	2b04      	cmp	r3, #4
 8003116:	d11b      	bne.n	8003150 <HAL_I2C_Mem_Write+0x180>
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800311c:	2b00      	cmp	r3, #0
 800311e:	d017      	beq.n	8003150 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003124:	781a      	ldrb	r2, [r3, #0]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003130:	1c5a      	adds	r2, r3, #1
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800313a:	3b01      	subs	r3, #1
 800313c:	b29a      	uxth	r2, r3
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003146:	b29b      	uxth	r3, r3
 8003148:	3b01      	subs	r3, #1
 800314a:	b29a      	uxth	r2, r3
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003154:	2b00      	cmp	r3, #0
 8003156:	d1aa      	bne.n	80030ae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003158:	697a      	ldr	r2, [r7, #20]
 800315a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f000 fe93 	bl	8003e88 <I2C_WaitOnBTFFlagUntilTimeout>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d00d      	beq.n	8003184 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800316c:	2b04      	cmp	r3, #4
 800316e:	d107      	bne.n	8003180 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800317e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003180:	2301      	movs	r3, #1
 8003182:	e016      	b.n	80031b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003192:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2220      	movs	r2, #32
 8003198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2200      	movs	r2, #0
 80031a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80031ac:	2300      	movs	r3, #0
 80031ae:	e000      	b.n	80031b2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80031b0:	2302      	movs	r3, #2
  }
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3718      	adds	r7, #24
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
 80031ba:	bf00      	nop
 80031bc:	00100002 	.word	0x00100002
 80031c0:	ffff0000 	.word	0xffff0000

080031c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b08c      	sub	sp, #48	@ 0x30
 80031c8:	af02      	add	r7, sp, #8
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	4608      	mov	r0, r1
 80031ce:	4611      	mov	r1, r2
 80031d0:	461a      	mov	r2, r3
 80031d2:	4603      	mov	r3, r0
 80031d4:	817b      	strh	r3, [r7, #10]
 80031d6:	460b      	mov	r3, r1
 80031d8:	813b      	strh	r3, [r7, #8]
 80031da:	4613      	mov	r3, r2
 80031dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80031de:	f7fe ff11 	bl	8002004 <HAL_GetTick>
 80031e2:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	2b20      	cmp	r3, #32
 80031ee:	f040 8214 	bne.w	800361a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f4:	9300      	str	r3, [sp, #0]
 80031f6:	2319      	movs	r3, #25
 80031f8:	2201      	movs	r2, #1
 80031fa:	497b      	ldr	r1, [pc, #492]	@ (80033e8 <HAL_I2C_Mem_Read+0x224>)
 80031fc:	68f8      	ldr	r0, [r7, #12]
 80031fe:	f000 fce1 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d001      	beq.n	800320c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003208:	2302      	movs	r3, #2
 800320a:	e207      	b.n	800361c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003212:	2b01      	cmp	r3, #1
 8003214:	d101      	bne.n	800321a <HAL_I2C_Mem_Read+0x56>
 8003216:	2302      	movs	r3, #2
 8003218:	e200      	b.n	800361c <HAL_I2C_Mem_Read+0x458>
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2201      	movs	r2, #1
 800321e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f003 0301 	and.w	r3, r3, #1
 800322c:	2b01      	cmp	r3, #1
 800322e:	d007      	beq.n	8003240 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	681a      	ldr	r2, [r3, #0]
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f042 0201 	orr.w	r2, r2, #1
 800323e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800324e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2222      	movs	r2, #34	@ 0x22
 8003254:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2240      	movs	r2, #64	@ 0x40
 800325c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800326a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8003270:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003276:	b29a      	uxth	r2, r3
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	4a5b      	ldr	r2, [pc, #364]	@ (80033ec <HAL_I2C_Mem_Read+0x228>)
 8003280:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003282:	88f8      	ldrh	r0, [r7, #6]
 8003284:	893a      	ldrh	r2, [r7, #8]
 8003286:	8979      	ldrh	r1, [r7, #10]
 8003288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328a:	9301      	str	r3, [sp, #4]
 800328c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	4603      	mov	r3, r0
 8003292:	68f8      	ldr	r0, [r7, #12]
 8003294:	f000 fbae 	bl	80039f4 <I2C_RequestMemoryRead>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800329e:	2301      	movs	r3, #1
 80032a0:	e1bc      	b.n	800361c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d113      	bne.n	80032d2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032aa:	2300      	movs	r3, #0
 80032ac:	623b      	str	r3, [r7, #32]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	695b      	ldr	r3, [r3, #20]
 80032b4:	623b      	str	r3, [r7, #32]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	699b      	ldr	r3, [r3, #24]
 80032bc:	623b      	str	r3, [r7, #32]
 80032be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	e190      	b.n	80035f4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d6:	2b01      	cmp	r3, #1
 80032d8:	d11b      	bne.n	8003312 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032ea:	2300      	movs	r3, #0
 80032ec:	61fb      	str	r3, [r7, #28]
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	695b      	ldr	r3, [r3, #20]
 80032f4:	61fb      	str	r3, [r7, #28]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	61fb      	str	r3, [r7, #28]
 80032fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800330e:	601a      	str	r2, [r3, #0]
 8003310:	e170      	b.n	80035f4 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003316:	2b02      	cmp	r3, #2
 8003318:	d11b      	bne.n	8003352 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003328:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003338:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800333a:	2300      	movs	r3, #0
 800333c:	61bb      	str	r3, [r7, #24]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	695b      	ldr	r3, [r3, #20]
 8003344:	61bb      	str	r3, [r7, #24]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	61bb      	str	r3, [r7, #24]
 800334e:	69bb      	ldr	r3, [r7, #24]
 8003350:	e150      	b.n	80035f4 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003352:	2300      	movs	r3, #0
 8003354:	617b      	str	r3, [r7, #20]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	695b      	ldr	r3, [r3, #20]
 800335c:	617b      	str	r3, [r7, #20]
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	699b      	ldr	r3, [r3, #24]
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003368:	e144      	b.n	80035f4 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336e:	2b03      	cmp	r3, #3
 8003370:	f200 80f1 	bhi.w	8003556 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003378:	2b01      	cmp	r3, #1
 800337a:	d123      	bne.n	80033c4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800337c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800337e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003380:	68f8      	ldr	r0, [r7, #12]
 8003382:	f000 fdc9 	bl	8003f18 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800338c:	2301      	movs	r3, #1
 800338e:	e145      	b.n	800361c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	691a      	ldr	r2, [r3, #16]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339a:	b2d2      	uxtb	r2, r2
 800339c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a2:	1c5a      	adds	r2, r3, #1
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033ac:	3b01      	subs	r3, #1
 80033ae:	b29a      	uxth	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	3b01      	subs	r3, #1
 80033bc:	b29a      	uxth	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033c2:	e117      	b.n	80035f4 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d14e      	bne.n	800346a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ce:	9300      	str	r3, [sp, #0]
 80033d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033d2:	2200      	movs	r2, #0
 80033d4:	4906      	ldr	r1, [pc, #24]	@ (80033f0 <HAL_I2C_Mem_Read+0x22c>)
 80033d6:	68f8      	ldr	r0, [r7, #12]
 80033d8:	f000 fbf4 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d008      	beq.n	80033f4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e11a      	b.n	800361c <HAL_I2C_Mem_Read+0x458>
 80033e6:	bf00      	nop
 80033e8:	00100002 	.word	0x00100002
 80033ec:	ffff0000 	.word	0xffff0000
 80033f0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003402:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	691a      	ldr	r2, [r3, #16]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340e:	b2d2      	uxtb	r2, r2
 8003410:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003416:	1c5a      	adds	r2, r3, #1
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003420:	3b01      	subs	r3, #1
 8003422:	b29a      	uxth	r2, r3
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800342c:	b29b      	uxth	r3, r3
 800342e:	3b01      	subs	r3, #1
 8003430:	b29a      	uxth	r2, r3
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	691a      	ldr	r2, [r3, #16]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003440:	b2d2      	uxtb	r2, r2
 8003442:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003448:	1c5a      	adds	r2, r3, #1
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003452:	3b01      	subs	r3, #1
 8003454:	b29a      	uxth	r2, r3
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800345e:	b29b      	uxth	r3, r3
 8003460:	3b01      	subs	r3, #1
 8003462:	b29a      	uxth	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003468:	e0c4      	b.n	80035f4 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800346a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800346c:	9300      	str	r3, [sp, #0]
 800346e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003470:	2200      	movs	r2, #0
 8003472:	496c      	ldr	r1, [pc, #432]	@ (8003624 <HAL_I2C_Mem_Read+0x460>)
 8003474:	68f8      	ldr	r0, [r7, #12]
 8003476:	f000 fba5 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d001      	beq.n	8003484 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e0cb      	b.n	800361c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003492:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	691a      	ldr	r2, [r3, #16]
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800349e:	b2d2      	uxtb	r2, r2
 80034a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034a6:	1c5a      	adds	r2, r3, #1
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034b0:	3b01      	subs	r3, #1
 80034b2:	b29a      	uxth	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034bc:	b29b      	uxth	r3, r3
 80034be:	3b01      	subs	r3, #1
 80034c0:	b29a      	uxth	r2, r3
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034c8:	9300      	str	r3, [sp, #0]
 80034ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034cc:	2200      	movs	r2, #0
 80034ce:	4955      	ldr	r1, [pc, #340]	@ (8003624 <HAL_I2C_Mem_Read+0x460>)
 80034d0:	68f8      	ldr	r0, [r7, #12]
 80034d2:	f000 fb77 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 80034d6:	4603      	mov	r3, r0
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d001      	beq.n	80034e0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e09d      	b.n	800361c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	691a      	ldr	r2, [r3, #16]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034fa:	b2d2      	uxtb	r2, r2
 80034fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003502:	1c5a      	adds	r2, r3, #1
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800350c:	3b01      	subs	r3, #1
 800350e:	b29a      	uxth	r2, r3
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003518:	b29b      	uxth	r3, r3
 800351a:	3b01      	subs	r3, #1
 800351c:	b29a      	uxth	r2, r3
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	691a      	ldr	r2, [r3, #16]
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352c:	b2d2      	uxtb	r2, r2
 800352e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003534:	1c5a      	adds	r2, r3, #1
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800353e:	3b01      	subs	r3, #1
 8003540:	b29a      	uxth	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800354a:	b29b      	uxth	r3, r3
 800354c:	3b01      	subs	r3, #1
 800354e:	b29a      	uxth	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003554:	e04e      	b.n	80035f4 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003556:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003558:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800355a:	68f8      	ldr	r0, [r7, #12]
 800355c:	f000 fcdc 	bl	8003f18 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003560:	4603      	mov	r3, r0
 8003562:	2b00      	cmp	r3, #0
 8003564:	d001      	beq.n	800356a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e058      	b.n	800361c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	691a      	ldr	r2, [r3, #16]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003574:	b2d2      	uxtb	r2, r2
 8003576:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800357c:	1c5a      	adds	r2, r3, #1
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003586:	3b01      	subs	r3, #1
 8003588:	b29a      	uxth	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003592:	b29b      	uxth	r3, r3
 8003594:	3b01      	subs	r3, #1
 8003596:	b29a      	uxth	r2, r3
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	695b      	ldr	r3, [r3, #20]
 80035a2:	f003 0304 	and.w	r3, r3, #4
 80035a6:	2b04      	cmp	r3, #4
 80035a8:	d124      	bne.n	80035f4 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035ae:	2b03      	cmp	r3, #3
 80035b0:	d107      	bne.n	80035c2 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	681a      	ldr	r2, [r3, #0]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035c0:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	691a      	ldr	r2, [r3, #16]
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035cc:	b2d2      	uxtb	r2, r2
 80035ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d4:	1c5a      	adds	r2, r3, #1
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035de:	3b01      	subs	r3, #1
 80035e0:	b29a      	uxth	r2, r3
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ea:	b29b      	uxth	r3, r3
 80035ec:	3b01      	subs	r3, #1
 80035ee:	b29a      	uxth	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f47f aeb6 	bne.w	800336a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	2220      	movs	r2, #32
 8003602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	2200      	movs	r2, #0
 800360a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003616:	2300      	movs	r3, #0
 8003618:	e000      	b.n	800361c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800361a:	2302      	movs	r3, #2
  }
}
 800361c:	4618      	mov	r0, r3
 800361e:	3728      	adds	r7, #40	@ 0x28
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}
 8003624:	00010004 	.word	0x00010004

08003628 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b088      	sub	sp, #32
 800362c:	af02      	add	r7, sp, #8
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	607a      	str	r2, [r7, #4]
 8003632:	603b      	str	r3, [r7, #0]
 8003634:	460b      	mov	r3, r1
 8003636:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	2b08      	cmp	r3, #8
 8003642:	d006      	beq.n	8003652 <I2C_MasterRequestWrite+0x2a>
 8003644:	697b      	ldr	r3, [r7, #20]
 8003646:	2b01      	cmp	r3, #1
 8003648:	d003      	beq.n	8003652 <I2C_MasterRequestWrite+0x2a>
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003650:	d108      	bne.n	8003664 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003660:	601a      	str	r2, [r3, #0]
 8003662:	e00b      	b.n	800367c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003668:	2b12      	cmp	r3, #18
 800366a:	d107      	bne.n	800367c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800367a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	9300      	str	r3, [sp, #0]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2200      	movs	r2, #0
 8003684:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 fa9b 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d00d      	beq.n	80036b0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800369e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036a2:	d103      	bne.n	80036ac <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036aa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036ac:	2303      	movs	r3, #3
 80036ae:	e035      	b.n	800371c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80036b8:	d108      	bne.n	80036cc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036ba:	897b      	ldrh	r3, [r7, #10]
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	461a      	mov	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80036c8:	611a      	str	r2, [r3, #16]
 80036ca:	e01b      	b.n	8003704 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80036cc:	897b      	ldrh	r3, [r7, #10]
 80036ce:	11db      	asrs	r3, r3, #7
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	f003 0306 	and.w	r3, r3, #6
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	f063 030f 	orn	r3, r3, #15
 80036dc:	b2da      	uxtb	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80036e4:	683b      	ldr	r3, [r7, #0]
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	490e      	ldr	r1, [pc, #56]	@ (8003724 <I2C_MasterRequestWrite+0xfc>)
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f000 fae4 	bl	8003cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e010      	b.n	800371c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80036fa:	897b      	ldrh	r3, [r7, #10]
 80036fc:	b2da      	uxtb	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	687a      	ldr	r2, [r7, #4]
 8003708:	4907      	ldr	r1, [pc, #28]	@ (8003728 <I2C_MasterRequestWrite+0x100>)
 800370a:	68f8      	ldr	r0, [r7, #12]
 800370c:	f000 fad4 	bl	8003cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	d001      	beq.n	800371a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e000      	b.n	800371c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800371a:	2300      	movs	r3, #0
}
 800371c:	4618      	mov	r0, r3
 800371e:	3718      	adds	r7, #24
 8003720:	46bd      	mov	sp, r7
 8003722:	bd80      	pop	{r7, pc}
 8003724:	00010008 	.word	0x00010008
 8003728:	00010002 	.word	0x00010002

0800372c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b088      	sub	sp, #32
 8003730:	af02      	add	r7, sp, #8
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	607a      	str	r2, [r7, #4]
 8003736:	603b      	str	r3, [r7, #0]
 8003738:	460b      	mov	r3, r1
 800373a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003740:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003750:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	2b08      	cmp	r3, #8
 8003756:	d006      	beq.n	8003766 <I2C_MasterRequestRead+0x3a>
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	2b01      	cmp	r3, #1
 800375c:	d003      	beq.n	8003766 <I2C_MasterRequestRead+0x3a>
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003764:	d108      	bne.n	8003778 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	681a      	ldr	r2, [r3, #0]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003774:	601a      	str	r2, [r3, #0]
 8003776:	e00b      	b.n	8003790 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800377c:	2b11      	cmp	r3, #17
 800377e:	d107      	bne.n	8003790 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800378e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	9300      	str	r3, [sp, #0]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800379c:	68f8      	ldr	r0, [r7, #12]
 800379e:	f000 fa11 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d00d      	beq.n	80037c4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037b2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037b6:	d103      	bne.n	80037c0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037be:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80037c0:	2303      	movs	r3, #3
 80037c2:	e079      	b.n	80038b8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80037cc:	d108      	bne.n	80037e0 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80037ce:	897b      	ldrh	r3, [r7, #10]
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	f043 0301 	orr.w	r3, r3, #1
 80037d6:	b2da      	uxtb	r2, r3
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	611a      	str	r2, [r3, #16]
 80037de:	e05f      	b.n	80038a0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80037e0:	897b      	ldrh	r3, [r7, #10]
 80037e2:	11db      	asrs	r3, r3, #7
 80037e4:	b2db      	uxtb	r3, r3
 80037e6:	f003 0306 	and.w	r3, r3, #6
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	f063 030f 	orn	r3, r3, #15
 80037f0:	b2da      	uxtb	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	687a      	ldr	r2, [r7, #4]
 80037fc:	4930      	ldr	r1, [pc, #192]	@ (80038c0 <I2C_MasterRequestRead+0x194>)
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 fa5a 	bl	8003cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e054      	b.n	80038b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800380e:	897b      	ldrh	r3, [r7, #10]
 8003810:	b2da      	uxtb	r2, r3
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	4929      	ldr	r1, [pc, #164]	@ (80038c4 <I2C_MasterRequestRead+0x198>)
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 fa4a 	bl	8003cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d001      	beq.n	800382e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e044      	b.n	80038b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800382e:	2300      	movs	r3, #0
 8003830:	613b      	str	r3, [r7, #16]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	695b      	ldr	r3, [r3, #20]
 8003838:	613b      	str	r3, [r7, #16]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	699b      	ldr	r3, [r3, #24]
 8003840:	613b      	str	r3, [r7, #16]
 8003842:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003852:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	9300      	str	r3, [sp, #0]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2200      	movs	r2, #0
 800385c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f000 f9af 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d00d      	beq.n	8003888 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003876:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800387a:	d103      	bne.n	8003884 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003882:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8003884:	2303      	movs	r3, #3
 8003886:	e017      	b.n	80038b8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003888:	897b      	ldrh	r3, [r7, #10]
 800388a:	11db      	asrs	r3, r3, #7
 800388c:	b2db      	uxtb	r3, r3
 800388e:	f003 0306 	and.w	r3, r3, #6
 8003892:	b2db      	uxtb	r3, r3
 8003894:	f063 030e 	orn	r3, r3, #14
 8003898:	b2da      	uxtb	r2, r3
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	4907      	ldr	r1, [pc, #28]	@ (80038c4 <I2C_MasterRequestRead+0x198>)
 80038a6:	68f8      	ldr	r0, [r7, #12]
 80038a8:	f000 fa06 	bl	8003cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e000      	b.n	80038b8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3718      	adds	r7, #24
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	00010008 	.word	0x00010008
 80038c4:	00010002 	.word	0x00010002

080038c8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b088      	sub	sp, #32
 80038cc:	af02      	add	r7, sp, #8
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	4608      	mov	r0, r1
 80038d2:	4611      	mov	r1, r2
 80038d4:	461a      	mov	r2, r3
 80038d6:	4603      	mov	r3, r0
 80038d8:	817b      	strh	r3, [r7, #10]
 80038da:	460b      	mov	r3, r1
 80038dc:	813b      	strh	r3, [r7, #8]
 80038de:	4613      	mov	r3, r2
 80038e0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038f0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f4:	9300      	str	r3, [sp, #0]
 80038f6:	6a3b      	ldr	r3, [r7, #32]
 80038f8:	2200      	movs	r2, #0
 80038fa:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	f000 f960 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8003904:	4603      	mov	r3, r0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00d      	beq.n	8003926 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003914:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003918:	d103      	bne.n	8003922 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003920:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003922:	2303      	movs	r3, #3
 8003924:	e05f      	b.n	80039e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003926:	897b      	ldrh	r3, [r7, #10]
 8003928:	b2db      	uxtb	r3, r3
 800392a:	461a      	mov	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003934:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003938:	6a3a      	ldr	r2, [r7, #32]
 800393a:	492d      	ldr	r1, [pc, #180]	@ (80039f0 <I2C_RequestMemoryWrite+0x128>)
 800393c:	68f8      	ldr	r0, [r7, #12]
 800393e:	f000 f9bb 	bl	8003cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003942:	4603      	mov	r3, r0
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e04c      	b.n	80039e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800394c:	2300      	movs	r3, #0
 800394e:	617b      	str	r3, [r7, #20]
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	617b      	str	r3, [r7, #20]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	617b      	str	r3, [r7, #20]
 8003960:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003962:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003964:	6a39      	ldr	r1, [r7, #32]
 8003966:	68f8      	ldr	r0, [r7, #12]
 8003968:	f000 fa46 	bl	8003df8 <I2C_WaitOnTXEFlagUntilTimeout>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00d      	beq.n	800398e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003976:	2b04      	cmp	r3, #4
 8003978:	d107      	bne.n	800398a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	681a      	ldr	r2, [r3, #0]
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003988:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800398a:	2301      	movs	r3, #1
 800398c:	e02b      	b.n	80039e6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800398e:	88fb      	ldrh	r3, [r7, #6]
 8003990:	2b01      	cmp	r3, #1
 8003992:	d105      	bne.n	80039a0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003994:	893b      	ldrh	r3, [r7, #8]
 8003996:	b2da      	uxtb	r2, r3
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	611a      	str	r2, [r3, #16]
 800399e:	e021      	b.n	80039e4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80039a0:	893b      	ldrh	r3, [r7, #8]
 80039a2:	0a1b      	lsrs	r3, r3, #8
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	b2da      	uxtb	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039b0:	6a39      	ldr	r1, [r7, #32]
 80039b2:	68f8      	ldr	r0, [r7, #12]
 80039b4:	f000 fa20 	bl	8003df8 <I2C_WaitOnTXEFlagUntilTimeout>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d00d      	beq.n	80039da <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c2:	2b04      	cmp	r3, #4
 80039c4:	d107      	bne.n	80039d6 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681a      	ldr	r2, [r3, #0]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039d4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e005      	b.n	80039e6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039da:	893b      	ldrh	r3, [r7, #8]
 80039dc:	b2da      	uxtb	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3718      	adds	r7, #24
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	00010002 	.word	0x00010002

080039f4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b088      	sub	sp, #32
 80039f8:	af02      	add	r7, sp, #8
 80039fa:	60f8      	str	r0, [r7, #12]
 80039fc:	4608      	mov	r0, r1
 80039fe:	4611      	mov	r1, r2
 8003a00:	461a      	mov	r2, r3
 8003a02:	4603      	mov	r3, r0
 8003a04:	817b      	strh	r3, [r7, #10]
 8003a06:	460b      	mov	r3, r1
 8003a08:	813b      	strh	r3, [r7, #8]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003a1c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a2c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a30:	9300      	str	r3, [sp, #0]
 8003a32:	6a3b      	ldr	r3, [r7, #32]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003a3a:	68f8      	ldr	r0, [r7, #12]
 8003a3c:	f000 f8c2 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8003a40:	4603      	mov	r3, r0
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d00d      	beq.n	8003a62 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a54:	d103      	bne.n	8003a5e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a5c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e0aa      	b.n	8003bb8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003a62:	897b      	ldrh	r3, [r7, #10]
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	461a      	mov	r2, r3
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003a70:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a74:	6a3a      	ldr	r2, [r7, #32]
 8003a76:	4952      	ldr	r1, [pc, #328]	@ (8003bc0 <I2C_RequestMemoryRead+0x1cc>)
 8003a78:	68f8      	ldr	r0, [r7, #12]
 8003a7a:	f000 f91d 	bl	8003cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d001      	beq.n	8003a88 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e097      	b.n	8003bb8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a88:	2300      	movs	r3, #0
 8003a8a:	617b      	str	r3, [r7, #20]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	617b      	str	r3, [r7, #20]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	617b      	str	r3, [r7, #20]
 8003a9c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aa0:	6a39      	ldr	r1, [r7, #32]
 8003aa2:	68f8      	ldr	r0, [r7, #12]
 8003aa4:	f000 f9a8 	bl	8003df8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d00d      	beq.n	8003aca <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab2:	2b04      	cmp	r3, #4
 8003ab4:	d107      	bne.n	8003ac6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	681a      	ldr	r2, [r3, #0]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ac4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e076      	b.n	8003bb8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003aca:	88fb      	ldrh	r3, [r7, #6]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d105      	bne.n	8003adc <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003ad0:	893b      	ldrh	r3, [r7, #8]
 8003ad2:	b2da      	uxtb	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	611a      	str	r2, [r3, #16]
 8003ada:	e021      	b.n	8003b20 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003adc:	893b      	ldrh	r3, [r7, #8]
 8003ade:	0a1b      	lsrs	r3, r3, #8
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	b2da      	uxtb	r2, r3
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003aea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003aec:	6a39      	ldr	r1, [r7, #32]
 8003aee:	68f8      	ldr	r0, [r7, #12]
 8003af0:	f000 f982 	bl	8003df8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003af4:	4603      	mov	r3, r0
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d00d      	beq.n	8003b16 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afe:	2b04      	cmp	r3, #4
 8003b00:	d107      	bne.n	8003b12 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b10:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e050      	b.n	8003bb8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b16:	893b      	ldrh	r3, [r7, #8]
 8003b18:	b2da      	uxtb	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003b22:	6a39      	ldr	r1, [r7, #32]
 8003b24:	68f8      	ldr	r0, [r7, #12]
 8003b26:	f000 f967 	bl	8003df8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d00d      	beq.n	8003b4c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b34:	2b04      	cmp	r3, #4
 8003b36:	d107      	bne.n	8003b48 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b46:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b48:	2301      	movs	r3, #1
 8003b4a:	e035      	b.n	8003bb8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	681a      	ldr	r2, [r3, #0]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b5a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5e:	9300      	str	r3, [sp, #0]
 8003b60:	6a3b      	ldr	r3, [r7, #32]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003b68:	68f8      	ldr	r0, [r7, #12]
 8003b6a:	f000 f82b 	bl	8003bc4 <I2C_WaitOnFlagUntilTimeout>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d00d      	beq.n	8003b90 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b82:	d103      	bne.n	8003b8c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b8a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003b8c:	2303      	movs	r3, #3
 8003b8e:	e013      	b.n	8003bb8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003b90:	897b      	ldrh	r3, [r7, #10]
 8003b92:	b2db      	uxtb	r3, r3
 8003b94:	f043 0301 	orr.w	r3, r3, #1
 8003b98:	b2da      	uxtb	r2, r3
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ba0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba2:	6a3a      	ldr	r2, [r7, #32]
 8003ba4:	4906      	ldr	r1, [pc, #24]	@ (8003bc0 <I2C_RequestMemoryRead+0x1cc>)
 8003ba6:	68f8      	ldr	r0, [r7, #12]
 8003ba8:	f000 f886 	bl	8003cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003bac:	4603      	mov	r3, r0
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d001      	beq.n	8003bb6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e000      	b.n	8003bb8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3718      	adds	r7, #24
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}
 8003bc0:	00010002 	.word	0x00010002

08003bc4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b084      	sub	sp, #16
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	603b      	str	r3, [r7, #0]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003bd4:	e048      	b.n	8003c68 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bdc:	d044      	beq.n	8003c68 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bde:	f7fe fa11 	bl	8002004 <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	683a      	ldr	r2, [r7, #0]
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d302      	bcc.n	8003bf4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d139      	bne.n	8003c68 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	0c1b      	lsrs	r3, r3, #16
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b01      	cmp	r3, #1
 8003bfc:	d10d      	bne.n	8003c1a <I2C_WaitOnFlagUntilTimeout+0x56>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	695b      	ldr	r3, [r3, #20]
 8003c04:	43da      	mvns	r2, r3
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	4013      	ands	r3, r2
 8003c0a:	b29b      	uxth	r3, r3
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	bf0c      	ite	eq
 8003c10:	2301      	moveq	r3, #1
 8003c12:	2300      	movne	r3, #0
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	461a      	mov	r2, r3
 8003c18:	e00c      	b.n	8003c34 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	43da      	mvns	r2, r3
 8003c22:	68bb      	ldr	r3, [r7, #8]
 8003c24:	4013      	ands	r3, r2
 8003c26:	b29b      	uxth	r3, r3
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	bf0c      	ite	eq
 8003c2c:	2301      	moveq	r3, #1
 8003c2e:	2300      	movne	r3, #0
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	461a      	mov	r2, r3
 8003c34:	79fb      	ldrb	r3, [r7, #7]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d116      	bne.n	8003c68 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	2220      	movs	r2, #32
 8003c44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c54:	f043 0220 	orr.w	r2, r3, #32
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e023      	b.n	8003cb0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	0c1b      	lsrs	r3, r3, #16
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d10d      	bne.n	8003c8e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	695b      	ldr	r3, [r3, #20]
 8003c78:	43da      	mvns	r2, r3
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	4013      	ands	r3, r2
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	bf0c      	ite	eq
 8003c84:	2301      	moveq	r3, #1
 8003c86:	2300      	movne	r3, #0
 8003c88:	b2db      	uxtb	r3, r3
 8003c8a:	461a      	mov	r2, r3
 8003c8c:	e00c      	b.n	8003ca8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	699b      	ldr	r3, [r3, #24]
 8003c94:	43da      	mvns	r2, r3
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	bf0c      	ite	eq
 8003ca0:	2301      	moveq	r3, #1
 8003ca2:	2300      	movne	r3, #0
 8003ca4:	b2db      	uxtb	r3, r3
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d093      	beq.n	8003bd6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3710      	adds	r7, #16
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	607a      	str	r2, [r7, #4]
 8003cc4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003cc6:	e071      	b.n	8003dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003cd6:	d123      	bne.n	8003d20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003ce6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003cf0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d0c:	f043 0204 	orr.w	r2, r3, #4
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e067      	b.n	8003df0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d26:	d041      	beq.n	8003dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d28:	f7fe f96c 	bl	8002004 <HAL_GetTick>
 8003d2c:	4602      	mov	r2, r0
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	1ad3      	subs	r3, r2, r3
 8003d32:	687a      	ldr	r2, [r7, #4]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d302      	bcc.n	8003d3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d136      	bne.n	8003dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	0c1b      	lsrs	r3, r3, #16
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d10c      	bne.n	8003d62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	695b      	ldr	r3, [r3, #20]
 8003d4e:	43da      	mvns	r2, r3
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	4013      	ands	r3, r2
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	bf14      	ite	ne
 8003d5a:	2301      	movne	r3, #1
 8003d5c:	2300      	moveq	r3, #0
 8003d5e:	b2db      	uxtb	r3, r3
 8003d60:	e00b      	b.n	8003d7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	43da      	mvns	r2, r3
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	bf14      	ite	ne
 8003d74:	2301      	movne	r3, #1
 8003d76:	2300      	moveq	r3, #0
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d016      	beq.n	8003dac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	2220      	movs	r2, #32
 8003d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2200      	movs	r2, #0
 8003d90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d98:	f043 0220 	orr.w	r2, r3, #32
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e021      	b.n	8003df0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003dac:	68bb      	ldr	r3, [r7, #8]
 8003dae:	0c1b      	lsrs	r3, r3, #16
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d10c      	bne.n	8003dd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	695b      	ldr	r3, [r3, #20]
 8003dbc:	43da      	mvns	r2, r3
 8003dbe:	68bb      	ldr	r3, [r7, #8]
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	b29b      	uxth	r3, r3
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	bf14      	ite	ne
 8003dc8:	2301      	movne	r3, #1
 8003dca:	2300      	moveq	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	e00b      	b.n	8003de8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	699b      	ldr	r3, [r3, #24]
 8003dd6:	43da      	mvns	r2, r3
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	4013      	ands	r3, r2
 8003ddc:	b29b      	uxth	r3, r3
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	bf14      	ite	ne
 8003de2:	2301      	movne	r3, #1
 8003de4:	2300      	moveq	r3, #0
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f47f af6d 	bne.w	8003cc8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003dee:	2300      	movs	r3, #0
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3710      	adds	r7, #16
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	60f8      	str	r0, [r7, #12]
 8003e00:	60b9      	str	r1, [r7, #8]
 8003e02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e04:	e034      	b.n	8003e70 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f000 f8e3 	bl	8003fd2 <I2C_IsAcknowledgeFailed>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d001      	beq.n	8003e16 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e034      	b.n	8003e80 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1c:	d028      	beq.n	8003e70 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e1e:	f7fe f8f1 	bl	8002004 <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	68ba      	ldr	r2, [r7, #8]
 8003e2a:	429a      	cmp	r2, r3
 8003e2c:	d302      	bcc.n	8003e34 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d11d      	bne.n	8003e70 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e3e:	2b80      	cmp	r3, #128	@ 0x80
 8003e40:	d016      	beq.n	8003e70 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2200      	movs	r2, #0
 8003e46:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5c:	f043 0220 	orr.w	r2, r3, #32
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e007      	b.n	8003e80 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e7a:	2b80      	cmp	r3, #128	@ 0x80
 8003e7c:	d1c3      	bne.n	8003e06 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003e7e:	2300      	movs	r3, #0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3710      	adds	r7, #16
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	60f8      	str	r0, [r7, #12]
 8003e90:	60b9      	str	r1, [r7, #8]
 8003e92:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e94:	e034      	b.n	8003f00 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e96:	68f8      	ldr	r0, [r7, #12]
 8003e98:	f000 f89b 	bl	8003fd2 <I2C_IsAcknowledgeFailed>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ea2:	2301      	movs	r3, #1
 8003ea4:	e034      	b.n	8003f10 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003eac:	d028      	beq.n	8003f00 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003eae:	f7fe f8a9 	bl	8002004 <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	68ba      	ldr	r2, [r7, #8]
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d302      	bcc.n	8003ec4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d11d      	bne.n	8003f00 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	695b      	ldr	r3, [r3, #20]
 8003eca:	f003 0304 	and.w	r3, r3, #4
 8003ece:	2b04      	cmp	r3, #4
 8003ed0:	d016      	beq.n	8003f00 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2220      	movs	r2, #32
 8003edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003eec:	f043 0220 	orr.w	r2, r3, #32
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e007      	b.n	8003f10 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	695b      	ldr	r3, [r3, #20]
 8003f06:	f003 0304 	and.w	r3, r3, #4
 8003f0a:	2b04      	cmp	r3, #4
 8003f0c:	d1c3      	bne.n	8003e96 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003f0e:	2300      	movs	r3, #0
}
 8003f10:	4618      	mov	r0, r3
 8003f12:	3710      	adds	r7, #16
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}

08003f18 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f24:	e049      	b.n	8003fba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	695b      	ldr	r3, [r3, #20]
 8003f2c:	f003 0310 	and.w	r3, r3, #16
 8003f30:	2b10      	cmp	r3, #16
 8003f32:	d119      	bne.n	8003f68 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f06f 0210 	mvn.w	r2, #16
 8003f3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	2200      	movs	r2, #0
 8003f42:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2220      	movs	r2, #32
 8003f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	e030      	b.n	8003fca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f68:	f7fe f84c 	bl	8002004 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	429a      	cmp	r2, r3
 8003f76:	d302      	bcc.n	8003f7e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f78:	68bb      	ldr	r3, [r7, #8]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d11d      	bne.n	8003fba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	695b      	ldr	r3, [r3, #20]
 8003f84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f88:	2b40      	cmp	r3, #64	@ 0x40
 8003f8a:	d016      	beq.n	8003fba <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2220      	movs	r2, #32
 8003f96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa6:	f043 0220 	orr.w	r2, r3, #32
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e007      	b.n	8003fca <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	695b      	ldr	r3, [r3, #20]
 8003fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fc4:	2b40      	cmp	r3, #64	@ 0x40
 8003fc6:	d1ae      	bne.n	8003f26 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3710      	adds	r7, #16
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}

08003fd2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003fd2:	b480      	push	{r7}
 8003fd4:	b083      	sub	sp, #12
 8003fd6:	af00      	add	r7, sp, #0
 8003fd8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	695b      	ldr	r3, [r3, #20]
 8003fe0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fe4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fe8:	d11b      	bne.n	8004022 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003ff2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2220      	movs	r2, #32
 8003ffe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400e:	f043 0204 	orr.w	r2, r3, #4
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e000      	b.n	8004024 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004022:	2300      	movs	r3, #0
}
 8004024:	4618      	mov	r0, r3
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	b086      	sub	sp, #24
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d101      	bne.n	8004042 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800403e:	2301      	movs	r3, #1
 8004040:	e267      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d075      	beq.n	800413a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800404e:	4b88      	ldr	r3, [pc, #544]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	f003 030c 	and.w	r3, r3, #12
 8004056:	2b04      	cmp	r3, #4
 8004058:	d00c      	beq.n	8004074 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800405a:	4b85      	ldr	r3, [pc, #532]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004062:	2b08      	cmp	r3, #8
 8004064:	d112      	bne.n	800408c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004066:	4b82      	ldr	r3, [pc, #520]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800406e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004072:	d10b      	bne.n	800408c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004074:	4b7e      	ldr	r3, [pc, #504]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d05b      	beq.n	8004138 <HAL_RCC_OscConfig+0x108>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d157      	bne.n	8004138 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e242      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004094:	d106      	bne.n	80040a4 <HAL_RCC_OscConfig+0x74>
 8004096:	4b76      	ldr	r3, [pc, #472]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a75      	ldr	r2, [pc, #468]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 800409c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040a0:	6013      	str	r3, [r2, #0]
 80040a2:	e01d      	b.n	80040e0 <HAL_RCC_OscConfig+0xb0>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80040ac:	d10c      	bne.n	80040c8 <HAL_RCC_OscConfig+0x98>
 80040ae:	4b70      	ldr	r3, [pc, #448]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4a6f      	ldr	r2, [pc, #444]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 80040b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80040b8:	6013      	str	r3, [r2, #0]
 80040ba:	4b6d      	ldr	r3, [pc, #436]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	4a6c      	ldr	r2, [pc, #432]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 80040c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040c4:	6013      	str	r3, [r2, #0]
 80040c6:	e00b      	b.n	80040e0 <HAL_RCC_OscConfig+0xb0>
 80040c8:	4b69      	ldr	r3, [pc, #420]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a68      	ldr	r2, [pc, #416]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 80040ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80040d2:	6013      	str	r3, [r2, #0]
 80040d4:	4b66      	ldr	r3, [pc, #408]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a65      	ldr	r2, [pc, #404]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 80040da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80040de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d013      	beq.n	8004110 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040e8:	f7fd ff8c 	bl	8002004 <HAL_GetTick>
 80040ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ee:	e008      	b.n	8004102 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040f0:	f7fd ff88 	bl	8002004 <HAL_GetTick>
 80040f4:	4602      	mov	r2, r0
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	1ad3      	subs	r3, r2, r3
 80040fa:	2b64      	cmp	r3, #100	@ 0x64
 80040fc:	d901      	bls.n	8004102 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e207      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004102:	4b5b      	ldr	r3, [pc, #364]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d0f0      	beq.n	80040f0 <HAL_RCC_OscConfig+0xc0>
 800410e:	e014      	b.n	800413a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004110:	f7fd ff78 	bl	8002004 <HAL_GetTick>
 8004114:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004116:	e008      	b.n	800412a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004118:	f7fd ff74 	bl	8002004 <HAL_GetTick>
 800411c:	4602      	mov	r2, r0
 800411e:	693b      	ldr	r3, [r7, #16]
 8004120:	1ad3      	subs	r3, r2, r3
 8004122:	2b64      	cmp	r3, #100	@ 0x64
 8004124:	d901      	bls.n	800412a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004126:	2303      	movs	r3, #3
 8004128:	e1f3      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800412a:	4b51      	ldr	r3, [pc, #324]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1f0      	bne.n	8004118 <HAL_RCC_OscConfig+0xe8>
 8004136:	e000      	b.n	800413a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004138:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d063      	beq.n	800420e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004146:	4b4a      	ldr	r3, [pc, #296]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f003 030c 	and.w	r3, r3, #12
 800414e:	2b00      	cmp	r3, #0
 8004150:	d00b      	beq.n	800416a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004152:	4b47      	ldr	r3, [pc, #284]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800415a:	2b08      	cmp	r3, #8
 800415c:	d11c      	bne.n	8004198 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800415e:	4b44      	ldr	r3, [pc, #272]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d116      	bne.n	8004198 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800416a:	4b41      	ldr	r3, [pc, #260]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f003 0302 	and.w	r3, r3, #2
 8004172:	2b00      	cmp	r3, #0
 8004174:	d005      	beq.n	8004182 <HAL_RCC_OscConfig+0x152>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	2b01      	cmp	r3, #1
 800417c:	d001      	beq.n	8004182 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800417e:	2301      	movs	r3, #1
 8004180:	e1c7      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004182:	4b3b      	ldr	r3, [pc, #236]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	691b      	ldr	r3, [r3, #16]
 800418e:	00db      	lsls	r3, r3, #3
 8004190:	4937      	ldr	r1, [pc, #220]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 8004192:	4313      	orrs	r3, r2
 8004194:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004196:	e03a      	b.n	800420e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	68db      	ldr	r3, [r3, #12]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d020      	beq.n	80041e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80041a0:	4b34      	ldr	r3, [pc, #208]	@ (8004274 <HAL_RCC_OscConfig+0x244>)
 80041a2:	2201      	movs	r2, #1
 80041a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a6:	f7fd ff2d 	bl	8002004 <HAL_GetTick>
 80041aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041ac:	e008      	b.n	80041c0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041ae:	f7fd ff29 	bl	8002004 <HAL_GetTick>
 80041b2:	4602      	mov	r2, r0
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	1ad3      	subs	r3, r2, r3
 80041b8:	2b02      	cmp	r3, #2
 80041ba:	d901      	bls.n	80041c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e1a8      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041c0:	4b2b      	ldr	r3, [pc, #172]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d0f0      	beq.n	80041ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041cc:	4b28      	ldr	r3, [pc, #160]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	691b      	ldr	r3, [r3, #16]
 80041d8:	00db      	lsls	r3, r3, #3
 80041da:	4925      	ldr	r1, [pc, #148]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 80041dc:	4313      	orrs	r3, r2
 80041de:	600b      	str	r3, [r1, #0]
 80041e0:	e015      	b.n	800420e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041e2:	4b24      	ldr	r3, [pc, #144]	@ (8004274 <HAL_RCC_OscConfig+0x244>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e8:	f7fd ff0c 	bl	8002004 <HAL_GetTick>
 80041ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041ee:	e008      	b.n	8004202 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041f0:	f7fd ff08 	bl	8002004 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	2b02      	cmp	r3, #2
 80041fc:	d901      	bls.n	8004202 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041fe:	2303      	movs	r3, #3
 8004200:	e187      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004202:	4b1b      	ldr	r3, [pc, #108]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b00      	cmp	r3, #0
 800420c:	d1f0      	bne.n	80041f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0308 	and.w	r3, r3, #8
 8004216:	2b00      	cmp	r3, #0
 8004218:	d036      	beq.n	8004288 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d016      	beq.n	8004250 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004222:	4b15      	ldr	r3, [pc, #84]	@ (8004278 <HAL_RCC_OscConfig+0x248>)
 8004224:	2201      	movs	r2, #1
 8004226:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004228:	f7fd feec 	bl	8002004 <HAL_GetTick>
 800422c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800422e:	e008      	b.n	8004242 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004230:	f7fd fee8 	bl	8002004 <HAL_GetTick>
 8004234:	4602      	mov	r2, r0
 8004236:	693b      	ldr	r3, [r7, #16]
 8004238:	1ad3      	subs	r3, r2, r3
 800423a:	2b02      	cmp	r3, #2
 800423c:	d901      	bls.n	8004242 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800423e:	2303      	movs	r3, #3
 8004240:	e167      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004242:	4b0b      	ldr	r3, [pc, #44]	@ (8004270 <HAL_RCC_OscConfig+0x240>)
 8004244:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d0f0      	beq.n	8004230 <HAL_RCC_OscConfig+0x200>
 800424e:	e01b      	b.n	8004288 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004250:	4b09      	ldr	r3, [pc, #36]	@ (8004278 <HAL_RCC_OscConfig+0x248>)
 8004252:	2200      	movs	r2, #0
 8004254:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004256:	f7fd fed5 	bl	8002004 <HAL_GetTick>
 800425a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800425c:	e00e      	b.n	800427c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800425e:	f7fd fed1 	bl	8002004 <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d907      	bls.n	800427c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e150      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
 8004270:	40023800 	.word	0x40023800
 8004274:	42470000 	.word	0x42470000
 8004278:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800427c:	4b88      	ldr	r3, [pc, #544]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 800427e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004280:	f003 0302 	and.w	r3, r3, #2
 8004284:	2b00      	cmp	r3, #0
 8004286:	d1ea      	bne.n	800425e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 0304 	and.w	r3, r3, #4
 8004290:	2b00      	cmp	r3, #0
 8004292:	f000 8097 	beq.w	80043c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004296:	2300      	movs	r3, #0
 8004298:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800429a:	4b81      	ldr	r3, [pc, #516]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 800429c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800429e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d10f      	bne.n	80042c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042a6:	2300      	movs	r3, #0
 80042a8:	60bb      	str	r3, [r7, #8]
 80042aa:	4b7d      	ldr	r3, [pc, #500]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 80042ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ae:	4a7c      	ldr	r2, [pc, #496]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 80042b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80042b6:	4b7a      	ldr	r3, [pc, #488]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 80042b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80042be:	60bb      	str	r3, [r7, #8]
 80042c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042c2:	2301      	movs	r3, #1
 80042c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042c6:	4b77      	ldr	r3, [pc, #476]	@ (80044a4 <HAL_RCC_OscConfig+0x474>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d118      	bne.n	8004304 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042d2:	4b74      	ldr	r3, [pc, #464]	@ (80044a4 <HAL_RCC_OscConfig+0x474>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4a73      	ldr	r2, [pc, #460]	@ (80044a4 <HAL_RCC_OscConfig+0x474>)
 80042d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042de:	f7fd fe91 	bl	8002004 <HAL_GetTick>
 80042e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042e4:	e008      	b.n	80042f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042e6:	f7fd fe8d 	bl	8002004 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d901      	bls.n	80042f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e10c      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042f8:	4b6a      	ldr	r3, [pc, #424]	@ (80044a4 <HAL_RCC_OscConfig+0x474>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004300:	2b00      	cmp	r3, #0
 8004302:	d0f0      	beq.n	80042e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d106      	bne.n	800431a <HAL_RCC_OscConfig+0x2ea>
 800430c:	4b64      	ldr	r3, [pc, #400]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 800430e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004310:	4a63      	ldr	r2, [pc, #396]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 8004312:	f043 0301 	orr.w	r3, r3, #1
 8004316:	6713      	str	r3, [r2, #112]	@ 0x70
 8004318:	e01c      	b.n	8004354 <HAL_RCC_OscConfig+0x324>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	2b05      	cmp	r3, #5
 8004320:	d10c      	bne.n	800433c <HAL_RCC_OscConfig+0x30c>
 8004322:	4b5f      	ldr	r3, [pc, #380]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 8004324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004326:	4a5e      	ldr	r2, [pc, #376]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 8004328:	f043 0304 	orr.w	r3, r3, #4
 800432c:	6713      	str	r3, [r2, #112]	@ 0x70
 800432e:	4b5c      	ldr	r3, [pc, #368]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 8004330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004332:	4a5b      	ldr	r2, [pc, #364]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 8004334:	f043 0301 	orr.w	r3, r3, #1
 8004338:	6713      	str	r3, [r2, #112]	@ 0x70
 800433a:	e00b      	b.n	8004354 <HAL_RCC_OscConfig+0x324>
 800433c:	4b58      	ldr	r3, [pc, #352]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 800433e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004340:	4a57      	ldr	r2, [pc, #348]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 8004342:	f023 0301 	bic.w	r3, r3, #1
 8004346:	6713      	str	r3, [r2, #112]	@ 0x70
 8004348:	4b55      	ldr	r3, [pc, #340]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 800434a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800434c:	4a54      	ldr	r2, [pc, #336]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 800434e:	f023 0304 	bic.w	r3, r3, #4
 8004352:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d015      	beq.n	8004388 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800435c:	f7fd fe52 	bl	8002004 <HAL_GetTick>
 8004360:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004362:	e00a      	b.n	800437a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004364:	f7fd fe4e 	bl	8002004 <HAL_GetTick>
 8004368:	4602      	mov	r2, r0
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	1ad3      	subs	r3, r2, r3
 800436e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004372:	4293      	cmp	r3, r2
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e0cb      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800437a:	4b49      	ldr	r3, [pc, #292]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 800437c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	2b00      	cmp	r3, #0
 8004384:	d0ee      	beq.n	8004364 <HAL_RCC_OscConfig+0x334>
 8004386:	e014      	b.n	80043b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004388:	f7fd fe3c 	bl	8002004 <HAL_GetTick>
 800438c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800438e:	e00a      	b.n	80043a6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004390:	f7fd fe38 	bl	8002004 <HAL_GetTick>
 8004394:	4602      	mov	r2, r0
 8004396:	693b      	ldr	r3, [r7, #16]
 8004398:	1ad3      	subs	r3, r2, r3
 800439a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800439e:	4293      	cmp	r3, r2
 80043a0:	d901      	bls.n	80043a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e0b5      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043a6:	4b3e      	ldr	r3, [pc, #248]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 80043a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043aa:	f003 0302 	and.w	r3, r3, #2
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d1ee      	bne.n	8004390 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80043b2:	7dfb      	ldrb	r3, [r7, #23]
 80043b4:	2b01      	cmp	r3, #1
 80043b6:	d105      	bne.n	80043c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043b8:	4b39      	ldr	r3, [pc, #228]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 80043ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043bc:	4a38      	ldr	r2, [pc, #224]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 80043be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	699b      	ldr	r3, [r3, #24]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f000 80a1 	beq.w	8004510 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043ce:	4b34      	ldr	r3, [pc, #208]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 80043d0:	689b      	ldr	r3, [r3, #8]
 80043d2:	f003 030c 	and.w	r3, r3, #12
 80043d6:	2b08      	cmp	r3, #8
 80043d8:	d05c      	beq.n	8004494 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	699b      	ldr	r3, [r3, #24]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d141      	bne.n	8004466 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043e2:	4b31      	ldr	r3, [pc, #196]	@ (80044a8 <HAL_RCC_OscConfig+0x478>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e8:	f7fd fe0c 	bl	8002004 <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043ee:	e008      	b.n	8004402 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043f0:	f7fd fe08 	bl	8002004 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e087      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004402:	4b27      	ldr	r3, [pc, #156]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1f0      	bne.n	80043f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	69da      	ldr	r2, [r3, #28]
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	431a      	orrs	r2, r3
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441c:	019b      	lsls	r3, r3, #6
 800441e:	431a      	orrs	r2, r3
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004424:	085b      	lsrs	r3, r3, #1
 8004426:	3b01      	subs	r3, #1
 8004428:	041b      	lsls	r3, r3, #16
 800442a:	431a      	orrs	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004430:	061b      	lsls	r3, r3, #24
 8004432:	491b      	ldr	r1, [pc, #108]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 8004434:	4313      	orrs	r3, r2
 8004436:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004438:	4b1b      	ldr	r3, [pc, #108]	@ (80044a8 <HAL_RCC_OscConfig+0x478>)
 800443a:	2201      	movs	r2, #1
 800443c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800443e:	f7fd fde1 	bl	8002004 <HAL_GetTick>
 8004442:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004444:	e008      	b.n	8004458 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004446:	f7fd fddd 	bl	8002004 <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	2b02      	cmp	r3, #2
 8004452:	d901      	bls.n	8004458 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	e05c      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004458:	4b11      	ldr	r3, [pc, #68]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d0f0      	beq.n	8004446 <HAL_RCC_OscConfig+0x416>
 8004464:	e054      	b.n	8004510 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004466:	4b10      	ldr	r3, [pc, #64]	@ (80044a8 <HAL_RCC_OscConfig+0x478>)
 8004468:	2200      	movs	r2, #0
 800446a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800446c:	f7fd fdca 	bl	8002004 <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004474:	f7fd fdc6 	bl	8002004 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e045      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004486:	4b06      	ldr	r3, [pc, #24]	@ (80044a0 <HAL_RCC_OscConfig+0x470>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1f0      	bne.n	8004474 <HAL_RCC_OscConfig+0x444>
 8004492:	e03d      	b.n	8004510 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	699b      	ldr	r3, [r3, #24]
 8004498:	2b01      	cmp	r3, #1
 800449a:	d107      	bne.n	80044ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e038      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
 80044a0:	40023800 	.word	0x40023800
 80044a4:	40007000 	.word	0x40007000
 80044a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80044ac:	4b1b      	ldr	r3, [pc, #108]	@ (800451c <HAL_RCC_OscConfig+0x4ec>)
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	2b01      	cmp	r3, #1
 80044b8:	d028      	beq.n	800450c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80044c4:	429a      	cmp	r2, r3
 80044c6:	d121      	bne.n	800450c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d11a      	bne.n	800450c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044d6:	68fa      	ldr	r2, [r7, #12]
 80044d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80044dc:	4013      	ands	r3, r2
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80044e4:	4293      	cmp	r3, r2
 80044e6:	d111      	bne.n	800450c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f2:	085b      	lsrs	r3, r3, #1
 80044f4:	3b01      	subs	r3, #1
 80044f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d107      	bne.n	800450c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004506:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004508:	429a      	cmp	r2, r3
 800450a:	d001      	beq.n	8004510 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e000      	b.n	8004512 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004510:	2300      	movs	r3, #0
}
 8004512:	4618      	mov	r0, r3
 8004514:	3718      	adds	r7, #24
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	40023800 	.word	0x40023800

08004520 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d101      	bne.n	8004534 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e0cc      	b.n	80046ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004534:	4b68      	ldr	r3, [pc, #416]	@ (80046d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0307 	and.w	r3, r3, #7
 800453c:	683a      	ldr	r2, [r7, #0]
 800453e:	429a      	cmp	r2, r3
 8004540:	d90c      	bls.n	800455c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004542:	4b65      	ldr	r3, [pc, #404]	@ (80046d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004544:	683a      	ldr	r2, [r7, #0]
 8004546:	b2d2      	uxtb	r2, r2
 8004548:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800454a:	4b63      	ldr	r3, [pc, #396]	@ (80046d8 <HAL_RCC_ClockConfig+0x1b8>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f003 0307 	and.w	r3, r3, #7
 8004552:	683a      	ldr	r2, [r7, #0]
 8004554:	429a      	cmp	r2, r3
 8004556:	d001      	beq.n	800455c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e0b8      	b.n	80046ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0302 	and.w	r3, r3, #2
 8004564:	2b00      	cmp	r3, #0
 8004566:	d020      	beq.n	80045aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0304 	and.w	r3, r3, #4
 8004570:	2b00      	cmp	r3, #0
 8004572:	d005      	beq.n	8004580 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004574:	4b59      	ldr	r3, [pc, #356]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	4a58      	ldr	r2, [pc, #352]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 800457a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800457e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0308 	and.w	r3, r3, #8
 8004588:	2b00      	cmp	r3, #0
 800458a:	d005      	beq.n	8004598 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800458c:	4b53      	ldr	r3, [pc, #332]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 800458e:	689b      	ldr	r3, [r3, #8]
 8004590:	4a52      	ldr	r2, [pc, #328]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 8004592:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004596:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004598:	4b50      	ldr	r3, [pc, #320]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	494d      	ldr	r1, [pc, #308]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0301 	and.w	r3, r3, #1
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d044      	beq.n	8004640 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	2b01      	cmp	r3, #1
 80045bc:	d107      	bne.n	80045ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045be:	4b47      	ldr	r3, [pc, #284]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d119      	bne.n	80045fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e07f      	b.n	80046ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	2b02      	cmp	r3, #2
 80045d4:	d003      	beq.n	80045de <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80045da:	2b03      	cmp	r3, #3
 80045dc:	d107      	bne.n	80045ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045de:	4b3f      	ldr	r3, [pc, #252]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d109      	bne.n	80045fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e06f      	b.n	80046ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045ee:	4b3b      	ldr	r3, [pc, #236]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d101      	bne.n	80045fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e067      	b.n	80046ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045fe:	4b37      	ldr	r3, [pc, #220]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f023 0203 	bic.w	r2, r3, #3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	4934      	ldr	r1, [pc, #208]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 800460c:	4313      	orrs	r3, r2
 800460e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004610:	f7fd fcf8 	bl	8002004 <HAL_GetTick>
 8004614:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004616:	e00a      	b.n	800462e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004618:	f7fd fcf4 	bl	8002004 <HAL_GetTick>
 800461c:	4602      	mov	r2, r0
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004626:	4293      	cmp	r3, r2
 8004628:	d901      	bls.n	800462e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e04f      	b.n	80046ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800462e:	4b2b      	ldr	r3, [pc, #172]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	f003 020c 	and.w	r2, r3, #12
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	009b      	lsls	r3, r3, #2
 800463c:	429a      	cmp	r2, r3
 800463e:	d1eb      	bne.n	8004618 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004640:	4b25      	ldr	r3, [pc, #148]	@ (80046d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f003 0307 	and.w	r3, r3, #7
 8004648:	683a      	ldr	r2, [r7, #0]
 800464a:	429a      	cmp	r2, r3
 800464c:	d20c      	bcs.n	8004668 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800464e:	4b22      	ldr	r3, [pc, #136]	@ (80046d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004650:	683a      	ldr	r2, [r7, #0]
 8004652:	b2d2      	uxtb	r2, r2
 8004654:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004656:	4b20      	ldr	r3, [pc, #128]	@ (80046d8 <HAL_RCC_ClockConfig+0x1b8>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0307 	and.w	r3, r3, #7
 800465e:	683a      	ldr	r2, [r7, #0]
 8004660:	429a      	cmp	r2, r3
 8004662:	d001      	beq.n	8004668 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004664:	2301      	movs	r3, #1
 8004666:	e032      	b.n	80046ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0304 	and.w	r3, r3, #4
 8004670:	2b00      	cmp	r3, #0
 8004672:	d008      	beq.n	8004686 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004674:	4b19      	ldr	r3, [pc, #100]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	4916      	ldr	r1, [pc, #88]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 8004682:	4313      	orrs	r3, r2
 8004684:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0308 	and.w	r3, r3, #8
 800468e:	2b00      	cmp	r3, #0
 8004690:	d009      	beq.n	80046a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004692:	4b12      	ldr	r3, [pc, #72]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	691b      	ldr	r3, [r3, #16]
 800469e:	00db      	lsls	r3, r3, #3
 80046a0:	490e      	ldr	r1, [pc, #56]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 80046a2:	4313      	orrs	r3, r2
 80046a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80046a6:	f000 f821 	bl	80046ec <HAL_RCC_GetSysClockFreq>
 80046aa:	4602      	mov	r2, r0
 80046ac:	4b0b      	ldr	r3, [pc, #44]	@ (80046dc <HAL_RCC_ClockConfig+0x1bc>)
 80046ae:	689b      	ldr	r3, [r3, #8]
 80046b0:	091b      	lsrs	r3, r3, #4
 80046b2:	f003 030f 	and.w	r3, r3, #15
 80046b6:	490a      	ldr	r1, [pc, #40]	@ (80046e0 <HAL_RCC_ClockConfig+0x1c0>)
 80046b8:	5ccb      	ldrb	r3, [r1, r3]
 80046ba:	fa22 f303 	lsr.w	r3, r2, r3
 80046be:	4a09      	ldr	r2, [pc, #36]	@ (80046e4 <HAL_RCC_ClockConfig+0x1c4>)
 80046c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80046c2:	4b09      	ldr	r3, [pc, #36]	@ (80046e8 <HAL_RCC_ClockConfig+0x1c8>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	4618      	mov	r0, r3
 80046c8:	f7fd fc58 	bl	8001f7c <HAL_InitTick>

  return HAL_OK;
 80046cc:	2300      	movs	r3, #0
}
 80046ce:	4618      	mov	r0, r3
 80046d0:	3710      	adds	r7, #16
 80046d2:	46bd      	mov	sp, r7
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	40023c00 	.word	0x40023c00
 80046dc:	40023800 	.word	0x40023800
 80046e0:	08008898 	.word	0x08008898
 80046e4:	20000004 	.word	0x20000004
 80046e8:	20000008 	.word	0x20000008

080046ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046f0:	b094      	sub	sp, #80	@ 0x50
 80046f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80046f4:	2300      	movs	r3, #0
 80046f6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80046f8:	2300      	movs	r3, #0
 80046fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80046fc:	2300      	movs	r3, #0
 80046fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004700:	2300      	movs	r3, #0
 8004702:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004704:	4b79      	ldr	r3, [pc, #484]	@ (80048ec <HAL_RCC_GetSysClockFreq+0x200>)
 8004706:	689b      	ldr	r3, [r3, #8]
 8004708:	f003 030c 	and.w	r3, r3, #12
 800470c:	2b08      	cmp	r3, #8
 800470e:	d00d      	beq.n	800472c <HAL_RCC_GetSysClockFreq+0x40>
 8004710:	2b08      	cmp	r3, #8
 8004712:	f200 80e1 	bhi.w	80048d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004716:	2b00      	cmp	r3, #0
 8004718:	d002      	beq.n	8004720 <HAL_RCC_GetSysClockFreq+0x34>
 800471a:	2b04      	cmp	r3, #4
 800471c:	d003      	beq.n	8004726 <HAL_RCC_GetSysClockFreq+0x3a>
 800471e:	e0db      	b.n	80048d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004720:	4b73      	ldr	r3, [pc, #460]	@ (80048f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004722:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004724:	e0db      	b.n	80048de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004726:	4b73      	ldr	r3, [pc, #460]	@ (80048f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004728:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800472a:	e0d8      	b.n	80048de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800472c:	4b6f      	ldr	r3, [pc, #444]	@ (80048ec <HAL_RCC_GetSysClockFreq+0x200>)
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004734:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004736:	4b6d      	ldr	r3, [pc, #436]	@ (80048ec <HAL_RCC_GetSysClockFreq+0x200>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800473e:	2b00      	cmp	r3, #0
 8004740:	d063      	beq.n	800480a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004742:	4b6a      	ldr	r3, [pc, #424]	@ (80048ec <HAL_RCC_GetSysClockFreq+0x200>)
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	099b      	lsrs	r3, r3, #6
 8004748:	2200      	movs	r2, #0
 800474a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800474c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800474e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004750:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004754:	633b      	str	r3, [r7, #48]	@ 0x30
 8004756:	2300      	movs	r3, #0
 8004758:	637b      	str	r3, [r7, #52]	@ 0x34
 800475a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800475e:	4622      	mov	r2, r4
 8004760:	462b      	mov	r3, r5
 8004762:	f04f 0000 	mov.w	r0, #0
 8004766:	f04f 0100 	mov.w	r1, #0
 800476a:	0159      	lsls	r1, r3, #5
 800476c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004770:	0150      	lsls	r0, r2, #5
 8004772:	4602      	mov	r2, r0
 8004774:	460b      	mov	r3, r1
 8004776:	4621      	mov	r1, r4
 8004778:	1a51      	subs	r1, r2, r1
 800477a:	6139      	str	r1, [r7, #16]
 800477c:	4629      	mov	r1, r5
 800477e:	eb63 0301 	sbc.w	r3, r3, r1
 8004782:	617b      	str	r3, [r7, #20]
 8004784:	f04f 0200 	mov.w	r2, #0
 8004788:	f04f 0300 	mov.w	r3, #0
 800478c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004790:	4659      	mov	r1, fp
 8004792:	018b      	lsls	r3, r1, #6
 8004794:	4651      	mov	r1, sl
 8004796:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800479a:	4651      	mov	r1, sl
 800479c:	018a      	lsls	r2, r1, #6
 800479e:	4651      	mov	r1, sl
 80047a0:	ebb2 0801 	subs.w	r8, r2, r1
 80047a4:	4659      	mov	r1, fp
 80047a6:	eb63 0901 	sbc.w	r9, r3, r1
 80047aa:	f04f 0200 	mov.w	r2, #0
 80047ae:	f04f 0300 	mov.w	r3, #0
 80047b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80047b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80047ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80047be:	4690      	mov	r8, r2
 80047c0:	4699      	mov	r9, r3
 80047c2:	4623      	mov	r3, r4
 80047c4:	eb18 0303 	adds.w	r3, r8, r3
 80047c8:	60bb      	str	r3, [r7, #8]
 80047ca:	462b      	mov	r3, r5
 80047cc:	eb49 0303 	adc.w	r3, r9, r3
 80047d0:	60fb      	str	r3, [r7, #12]
 80047d2:	f04f 0200 	mov.w	r2, #0
 80047d6:	f04f 0300 	mov.w	r3, #0
 80047da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80047de:	4629      	mov	r1, r5
 80047e0:	024b      	lsls	r3, r1, #9
 80047e2:	4621      	mov	r1, r4
 80047e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80047e8:	4621      	mov	r1, r4
 80047ea:	024a      	lsls	r2, r1, #9
 80047ec:	4610      	mov	r0, r2
 80047ee:	4619      	mov	r1, r3
 80047f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047f2:	2200      	movs	r2, #0
 80047f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80047f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80047f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80047fc:	f7fc fa2c 	bl	8000c58 <__aeabi_uldivmod>
 8004800:	4602      	mov	r2, r0
 8004802:	460b      	mov	r3, r1
 8004804:	4613      	mov	r3, r2
 8004806:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004808:	e058      	b.n	80048bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800480a:	4b38      	ldr	r3, [pc, #224]	@ (80048ec <HAL_RCC_GetSysClockFreq+0x200>)
 800480c:	685b      	ldr	r3, [r3, #4]
 800480e:	099b      	lsrs	r3, r3, #6
 8004810:	2200      	movs	r2, #0
 8004812:	4618      	mov	r0, r3
 8004814:	4611      	mov	r1, r2
 8004816:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800481a:	623b      	str	r3, [r7, #32]
 800481c:	2300      	movs	r3, #0
 800481e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004820:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004824:	4642      	mov	r2, r8
 8004826:	464b      	mov	r3, r9
 8004828:	f04f 0000 	mov.w	r0, #0
 800482c:	f04f 0100 	mov.w	r1, #0
 8004830:	0159      	lsls	r1, r3, #5
 8004832:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004836:	0150      	lsls	r0, r2, #5
 8004838:	4602      	mov	r2, r0
 800483a:	460b      	mov	r3, r1
 800483c:	4641      	mov	r1, r8
 800483e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004842:	4649      	mov	r1, r9
 8004844:	eb63 0b01 	sbc.w	fp, r3, r1
 8004848:	f04f 0200 	mov.w	r2, #0
 800484c:	f04f 0300 	mov.w	r3, #0
 8004850:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004854:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004858:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800485c:	ebb2 040a 	subs.w	r4, r2, sl
 8004860:	eb63 050b 	sbc.w	r5, r3, fp
 8004864:	f04f 0200 	mov.w	r2, #0
 8004868:	f04f 0300 	mov.w	r3, #0
 800486c:	00eb      	lsls	r3, r5, #3
 800486e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004872:	00e2      	lsls	r2, r4, #3
 8004874:	4614      	mov	r4, r2
 8004876:	461d      	mov	r5, r3
 8004878:	4643      	mov	r3, r8
 800487a:	18e3      	adds	r3, r4, r3
 800487c:	603b      	str	r3, [r7, #0]
 800487e:	464b      	mov	r3, r9
 8004880:	eb45 0303 	adc.w	r3, r5, r3
 8004884:	607b      	str	r3, [r7, #4]
 8004886:	f04f 0200 	mov.w	r2, #0
 800488a:	f04f 0300 	mov.w	r3, #0
 800488e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004892:	4629      	mov	r1, r5
 8004894:	028b      	lsls	r3, r1, #10
 8004896:	4621      	mov	r1, r4
 8004898:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800489c:	4621      	mov	r1, r4
 800489e:	028a      	lsls	r2, r1, #10
 80048a0:	4610      	mov	r0, r2
 80048a2:	4619      	mov	r1, r3
 80048a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048a6:	2200      	movs	r2, #0
 80048a8:	61bb      	str	r3, [r7, #24]
 80048aa:	61fa      	str	r2, [r7, #28]
 80048ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048b0:	f7fc f9d2 	bl	8000c58 <__aeabi_uldivmod>
 80048b4:	4602      	mov	r2, r0
 80048b6:	460b      	mov	r3, r1
 80048b8:	4613      	mov	r3, r2
 80048ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80048bc:	4b0b      	ldr	r3, [pc, #44]	@ (80048ec <HAL_RCC_GetSysClockFreq+0x200>)
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	0c1b      	lsrs	r3, r3, #16
 80048c2:	f003 0303 	and.w	r3, r3, #3
 80048c6:	3301      	adds	r3, #1
 80048c8:	005b      	lsls	r3, r3, #1
 80048ca:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80048cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80048ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80048d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048d6:	e002      	b.n	80048de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80048d8:	4b05      	ldr	r3, [pc, #20]	@ (80048f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80048da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80048dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80048de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3750      	adds	r7, #80	@ 0x50
 80048e4:	46bd      	mov	sp, r7
 80048e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048ea:	bf00      	nop
 80048ec:	40023800 	.word	0x40023800
 80048f0:	00f42400 	.word	0x00f42400
 80048f4:	007a1200 	.word	0x007a1200

080048f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80048f8:	b480      	push	{r7}
 80048fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80048fc:	4b03      	ldr	r3, [pc, #12]	@ (800490c <HAL_RCC_GetHCLKFreq+0x14>)
 80048fe:	681b      	ldr	r3, [r3, #0]
}
 8004900:	4618      	mov	r0, r3
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	20000004 	.word	0x20000004

08004910 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004914:	f7ff fff0 	bl	80048f8 <HAL_RCC_GetHCLKFreq>
 8004918:	4602      	mov	r2, r0
 800491a:	4b05      	ldr	r3, [pc, #20]	@ (8004930 <HAL_RCC_GetPCLK1Freq+0x20>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	0a9b      	lsrs	r3, r3, #10
 8004920:	f003 0307 	and.w	r3, r3, #7
 8004924:	4903      	ldr	r1, [pc, #12]	@ (8004934 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004926:	5ccb      	ldrb	r3, [r1, r3]
 8004928:	fa22 f303 	lsr.w	r3, r2, r3
}
 800492c:	4618      	mov	r0, r3
 800492e:	bd80      	pop	{r7, pc}
 8004930:	40023800 	.word	0x40023800
 8004934:	080088a8 	.word	0x080088a8

08004938 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800493c:	f7ff ffdc 	bl	80048f8 <HAL_RCC_GetHCLKFreq>
 8004940:	4602      	mov	r2, r0
 8004942:	4b05      	ldr	r3, [pc, #20]	@ (8004958 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	0b5b      	lsrs	r3, r3, #13
 8004948:	f003 0307 	and.w	r3, r3, #7
 800494c:	4903      	ldr	r1, [pc, #12]	@ (800495c <HAL_RCC_GetPCLK2Freq+0x24>)
 800494e:	5ccb      	ldrb	r3, [r1, r3]
 8004950:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004954:	4618      	mov	r0, r3
 8004956:	bd80      	pop	{r7, pc}
 8004958:	40023800 	.word	0x40023800
 800495c:	080088a8 	.word	0x080088a8

08004960 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b082      	sub	sp, #8
 8004964:	af00      	add	r7, sp, #0
 8004966:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d101      	bne.n	8004972 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	e042      	b.n	80049f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004978:	b2db      	uxtb	r3, r3
 800497a:	2b00      	cmp	r3, #0
 800497c:	d106      	bne.n	800498c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004986:	6878      	ldr	r0, [r7, #4]
 8004988:	f7fc ff78 	bl	800187c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2224      	movs	r2, #36	@ 0x24
 8004990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68da      	ldr	r2, [r3, #12]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80049a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80049a4:	6878      	ldr	r0, [r7, #4]
 80049a6:	f000 fdbd 	bl	8005524 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	691a      	ldr	r2, [r3, #16]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	695a      	ldr	r2, [r3, #20]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68da      	ldr	r2, [r3, #12]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2220      	movs	r2, #32
 80049e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2220      	movs	r2, #32
 80049ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80049f6:	2300      	movs	r3, #0
}
 80049f8:	4618      	mov	r0, r3
 80049fa:	3708      	adds	r7, #8
 80049fc:	46bd      	mov	sp, r7
 80049fe:	bd80      	pop	{r7, pc}

08004a00 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b08a      	sub	sp, #40	@ 0x28
 8004a04:	af02      	add	r7, sp, #8
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	603b      	str	r3, [r7, #0]
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a10:	2300      	movs	r3, #0
 8004a12:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	2b20      	cmp	r3, #32
 8004a1e:	d175      	bne.n	8004b0c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d002      	beq.n	8004a2c <HAL_UART_Transmit+0x2c>
 8004a26:	88fb      	ldrh	r3, [r7, #6]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d101      	bne.n	8004a30 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e06e      	b.n	8004b0e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2221      	movs	r2, #33	@ 0x21
 8004a3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a3e:	f7fd fae1 	bl	8002004 <HAL_GetTick>
 8004a42:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	88fa      	ldrh	r2, [r7, #6]
 8004a48:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	88fa      	ldrh	r2, [r7, #6]
 8004a4e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a58:	d108      	bne.n	8004a6c <HAL_UART_Transmit+0x6c>
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d104      	bne.n	8004a6c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a62:	2300      	movs	r3, #0
 8004a64:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	61bb      	str	r3, [r7, #24]
 8004a6a:	e003      	b.n	8004a74 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a70:	2300      	movs	r3, #0
 8004a72:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a74:	e02e      	b.n	8004ad4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a76:	683b      	ldr	r3, [r7, #0]
 8004a78:	9300      	str	r3, [sp, #0]
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	2180      	movs	r1, #128	@ 0x80
 8004a80:	68f8      	ldr	r0, [r7, #12]
 8004a82:	f000 fb1f 	bl	80050c4 <UART_WaitOnFlagUntilTimeout>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d005      	beq.n	8004a98 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	2220      	movs	r2, #32
 8004a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004a94:	2303      	movs	r3, #3
 8004a96:	e03a      	b.n	8004b0e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004a98:	69fb      	ldr	r3, [r7, #28]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d10b      	bne.n	8004ab6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	881b      	ldrh	r3, [r3, #0]
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004aac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004aae:	69bb      	ldr	r3, [r7, #24]
 8004ab0:	3302      	adds	r3, #2
 8004ab2:	61bb      	str	r3, [r7, #24]
 8004ab4:	e007      	b.n	8004ac6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	781a      	ldrb	r2, [r3, #0]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ac0:	69fb      	ldr	r3, [r7, #28]
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004aca:	b29b      	uxth	r3, r3
 8004acc:	3b01      	subs	r3, #1
 8004ace:	b29a      	uxth	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d1cb      	bne.n	8004a76 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	9300      	str	r3, [sp, #0]
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	2140      	movs	r1, #64	@ 0x40
 8004ae8:	68f8      	ldr	r0, [r7, #12]
 8004aea:	f000 faeb 	bl	80050c4 <UART_WaitOnFlagUntilTimeout>
 8004aee:	4603      	mov	r3, r0
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d005      	beq.n	8004b00 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	2220      	movs	r2, #32
 8004af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004afc:	2303      	movs	r3, #3
 8004afe:	e006      	b.n	8004b0e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2220      	movs	r2, #32
 8004b04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	e000      	b.n	8004b0e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004b0c:	2302      	movs	r3, #2
  }
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3720      	adds	r7, #32
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}

08004b16 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004b16:	b580      	push	{r7, lr}
 8004b18:	b084      	sub	sp, #16
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	60f8      	str	r0, [r7, #12]
 8004b1e:	60b9      	str	r1, [r7, #8]
 8004b20:	4613      	mov	r3, r2
 8004b22:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	2b20      	cmp	r3, #32
 8004b2e:	d112      	bne.n	8004b56 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d002      	beq.n	8004b3c <HAL_UART_Receive_IT+0x26>
 8004b36:	88fb      	ldrh	r3, [r7, #6]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d101      	bne.n	8004b40 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	e00b      	b.n	8004b58 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2200      	movs	r2, #0
 8004b44:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004b46:	88fb      	ldrh	r3, [r7, #6]
 8004b48:	461a      	mov	r2, r3
 8004b4a:	68b9      	ldr	r1, [r7, #8]
 8004b4c:	68f8      	ldr	r0, [r7, #12]
 8004b4e:	f000 fb12 	bl	8005176 <UART_Start_Receive_IT>
 8004b52:	4603      	mov	r3, r0
 8004b54:	e000      	b.n	8004b58 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004b56:	2302      	movs	r3, #2
  }
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3710      	adds	r7, #16
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}

08004b60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b0ba      	sub	sp, #232	@ 0xe8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	695b      	ldr	r3, [r3, #20]
 8004b82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004b86:	2300      	movs	r3, #0
 8004b88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b96:	f003 030f 	and.w	r3, r3, #15
 8004b9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004b9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d10f      	bne.n	8004bc6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004baa:	f003 0320 	and.w	r3, r3, #32
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d009      	beq.n	8004bc6 <HAL_UART_IRQHandler+0x66>
 8004bb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bb6:	f003 0320 	and.w	r3, r3, #32
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d003      	beq.n	8004bc6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f000 fbf2 	bl	80053a8 <UART_Receive_IT>
      return;
 8004bc4:	e25b      	b.n	800507e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004bc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	f000 80de 	beq.w	8004d8c <HAL_UART_IRQHandler+0x22c>
 8004bd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004bd4:	f003 0301 	and.w	r3, r3, #1
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d106      	bne.n	8004bea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004bdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004be0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	f000 80d1 	beq.w	8004d8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bee:	f003 0301 	and.w	r3, r3, #1
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d00b      	beq.n	8004c0e <HAL_UART_IRQHandler+0xae>
 8004bf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bfa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d005      	beq.n	8004c0e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c06:	f043 0201 	orr.w	r2, r3, #1
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c12:	f003 0304 	and.w	r3, r3, #4
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d00b      	beq.n	8004c32 <HAL_UART_IRQHandler+0xd2>
 8004c1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d005      	beq.n	8004c32 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c2a:	f043 0202 	orr.w	r2, r3, #2
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004c32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c36:	f003 0302 	and.w	r3, r3, #2
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00b      	beq.n	8004c56 <HAL_UART_IRQHandler+0xf6>
 8004c3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c42:	f003 0301 	and.w	r3, r3, #1
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d005      	beq.n	8004c56 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c4e:	f043 0204 	orr.w	r2, r3, #4
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004c56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c5a:	f003 0308 	and.w	r3, r3, #8
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d011      	beq.n	8004c86 <HAL_UART_IRQHandler+0x126>
 8004c62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c66:	f003 0320 	and.w	r3, r3, #32
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d105      	bne.n	8004c7a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004c6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d005      	beq.n	8004c86 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c7e:	f043 0208 	orr.w	r2, r3, #8
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	f000 81f2 	beq.w	8005074 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c94:	f003 0320 	and.w	r3, r3, #32
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d008      	beq.n	8004cae <HAL_UART_IRQHandler+0x14e>
 8004c9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ca0:	f003 0320 	and.w	r3, r3, #32
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d002      	beq.n	8004cae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 fb7d 	bl	80053a8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	695b      	ldr	r3, [r3, #20]
 8004cb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cb8:	2b40      	cmp	r3, #64	@ 0x40
 8004cba:	bf0c      	ite	eq
 8004cbc:	2301      	moveq	r3, #1
 8004cbe:	2300      	movne	r3, #0
 8004cc0:	b2db      	uxtb	r3, r3
 8004cc2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cca:	f003 0308 	and.w	r3, r3, #8
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d103      	bne.n	8004cda <HAL_UART_IRQHandler+0x17a>
 8004cd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d04f      	beq.n	8004d7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f000 fa85 	bl	80051ea <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cea:	2b40      	cmp	r3, #64	@ 0x40
 8004cec:	d141      	bne.n	8004d72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	3314      	adds	r3, #20
 8004cf4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004cfc:	e853 3f00 	ldrex	r3, [r3]
 8004d00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004d04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004d08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004d0c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	3314      	adds	r3, #20
 8004d16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004d1a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004d1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004d26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004d2a:	e841 2300 	strex	r3, r2, [r1]
 8004d2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004d32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d1d9      	bne.n	8004cee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d013      	beq.n	8004d6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d46:	4a7e      	ldr	r2, [pc, #504]	@ (8004f40 <HAL_UART_IRQHandler+0x3e0>)
 8004d48:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d4e:	4618      	mov	r0, r3
 8004d50:	f7fd fb09 	bl	8002366 <HAL_DMA_Abort_IT>
 8004d54:	4603      	mov	r3, r0
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d016      	beq.n	8004d88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004d64:	4610      	mov	r0, r2
 8004d66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d68:	e00e      	b.n	8004d88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d6a:	6878      	ldr	r0, [r7, #4]
 8004d6c:	f000 f994 	bl	8005098 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d70:	e00a      	b.n	8004d88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d72:	6878      	ldr	r0, [r7, #4]
 8004d74:	f000 f990 	bl	8005098 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d78:	e006      	b.n	8004d88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 f98c 	bl	8005098 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004d86:	e175      	b.n	8005074 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d88:	bf00      	nop
    return;
 8004d8a:	e173      	b.n	8005074 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d90:	2b01      	cmp	r3, #1
 8004d92:	f040 814f 	bne.w	8005034 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004d96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d9a:	f003 0310 	and.w	r3, r3, #16
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	f000 8148 	beq.w	8005034 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004da4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004da8:	f003 0310 	and.w	r3, r3, #16
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f000 8141 	beq.w	8005034 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004db2:	2300      	movs	r3, #0
 8004db4:	60bb      	str	r3, [r7, #8]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	60bb      	str	r3, [r7, #8]
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	60bb      	str	r3, [r7, #8]
 8004dc6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dd2:	2b40      	cmp	r3, #64	@ 0x40
 8004dd4:	f040 80b6 	bne.w	8004f44 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	685b      	ldr	r3, [r3, #4]
 8004de0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004de4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	f000 8145 	beq.w	8005078 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004df2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004df6:	429a      	cmp	r2, r3
 8004df8:	f080 813e 	bcs.w	8005078 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004e02:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e08:	69db      	ldr	r3, [r3, #28]
 8004e0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e0e:	f000 8088 	beq.w	8004f22 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	330c      	adds	r3, #12
 8004e18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004e20:	e853 3f00 	ldrex	r3, [r3]
 8004e24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004e28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004e2c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	330c      	adds	r3, #12
 8004e3a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004e3e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004e42:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e46:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004e4a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004e4e:	e841 2300 	strex	r3, r2, [r1]
 8004e52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004e56:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d1d9      	bne.n	8004e12 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	3314      	adds	r3, #20
 8004e64:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e66:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e68:	e853 3f00 	ldrex	r3, [r3]
 8004e6c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004e6e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e70:	f023 0301 	bic.w	r3, r3, #1
 8004e74:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	3314      	adds	r3, #20
 8004e7e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004e82:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004e86:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e88:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004e8a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004e8e:	e841 2300 	strex	r3, r2, [r1]
 8004e92:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004e94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d1e1      	bne.n	8004e5e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	3314      	adds	r3, #20
 8004ea0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ea2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004ea4:	e853 3f00 	ldrex	r3, [r3]
 8004ea8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004eaa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004eac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004eb0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	3314      	adds	r3, #20
 8004eba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004ebe:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004ec0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ec2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004ec4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004ec6:	e841 2300 	strex	r3, r2, [r1]
 8004eca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004ecc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d1e3      	bne.n	8004e9a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2220      	movs	r2, #32
 8004ed6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	330c      	adds	r3, #12
 8004ee6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ee8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004eea:	e853 3f00 	ldrex	r3, [r3]
 8004eee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ef0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ef2:	f023 0310 	bic.w	r3, r3, #16
 8004ef6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	330c      	adds	r3, #12
 8004f00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004f04:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004f06:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f08:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004f0a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004f0c:	e841 2300 	strex	r3, r2, [r1]
 8004f10:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004f12:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d1e3      	bne.n	8004ee0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7fd f9b2 	bl	8002286 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2202      	movs	r2, #2
 8004f26:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f30:	b29b      	uxth	r3, r3
 8004f32:	1ad3      	subs	r3, r2, r3
 8004f34:	b29b      	uxth	r3, r3
 8004f36:	4619      	mov	r1, r3
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 f8b7 	bl	80050ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004f3e:	e09b      	b.n	8005078 <HAL_UART_IRQHandler+0x518>
 8004f40:	080052b1 	.word	0x080052b1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f58:	b29b      	uxth	r3, r3
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	f000 808e 	beq.w	800507c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004f60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f000 8089 	beq.w	800507c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	330c      	adds	r3, #12
 8004f70:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f74:	e853 3f00 	ldrex	r3, [r3]
 8004f78:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f80:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	330c      	adds	r3, #12
 8004f8a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004f8e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004f90:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f92:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f94:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f96:	e841 2300 	strex	r3, r2, [r1]
 8004f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1e3      	bne.n	8004f6a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	3314      	adds	r3, #20
 8004fa8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fac:	e853 3f00 	ldrex	r3, [r3]
 8004fb0:	623b      	str	r3, [r7, #32]
   return(result);
 8004fb2:	6a3b      	ldr	r3, [r7, #32]
 8004fb4:	f023 0301 	bic.w	r3, r3, #1
 8004fb8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	3314      	adds	r3, #20
 8004fc2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004fc6:	633a      	str	r2, [r7, #48]	@ 0x30
 8004fc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fce:	e841 2300 	strex	r3, r2, [r1]
 8004fd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d1e3      	bne.n	8004fa2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2220      	movs	r2, #32
 8004fde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	330c      	adds	r3, #12
 8004fee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	e853 3f00 	ldrex	r3, [r3]
 8004ff6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f023 0310 	bic.w	r3, r3, #16
 8004ffe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	330c      	adds	r3, #12
 8005008:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800500c:	61fa      	str	r2, [r7, #28]
 800500e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005010:	69b9      	ldr	r1, [r7, #24]
 8005012:	69fa      	ldr	r2, [r7, #28]
 8005014:	e841 2300 	strex	r3, r2, [r1]
 8005018:	617b      	str	r3, [r7, #20]
   return(result);
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d1e3      	bne.n	8004fe8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	2202      	movs	r2, #2
 8005024:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005026:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800502a:	4619      	mov	r1, r3
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f000 f83d 	bl	80050ac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005032:	e023      	b.n	800507c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005034:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005038:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800503c:	2b00      	cmp	r3, #0
 800503e:	d009      	beq.n	8005054 <HAL_UART_IRQHandler+0x4f4>
 8005040:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005044:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005048:	2b00      	cmp	r3, #0
 800504a:	d003      	beq.n	8005054 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f000 f943 	bl	80052d8 <UART_Transmit_IT>
    return;
 8005052:	e014      	b.n	800507e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800505c:	2b00      	cmp	r3, #0
 800505e:	d00e      	beq.n	800507e <HAL_UART_IRQHandler+0x51e>
 8005060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005068:	2b00      	cmp	r3, #0
 800506a:	d008      	beq.n	800507e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800506c:	6878      	ldr	r0, [r7, #4]
 800506e:	f000 f983 	bl	8005378 <UART_EndTransmit_IT>
    return;
 8005072:	e004      	b.n	800507e <HAL_UART_IRQHandler+0x51e>
    return;
 8005074:	bf00      	nop
 8005076:	e002      	b.n	800507e <HAL_UART_IRQHandler+0x51e>
      return;
 8005078:	bf00      	nop
 800507a:	e000      	b.n	800507e <HAL_UART_IRQHandler+0x51e>
      return;
 800507c:	bf00      	nop
  }
}
 800507e:	37e8      	adds	r7, #232	@ 0xe8
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}

08005084 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800508c:	bf00      	nop
 800508e:	370c      	adds	r7, #12
 8005090:	46bd      	mov	sp, r7
 8005092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005096:	4770      	bx	lr

08005098 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005098:	b480      	push	{r7}
 800509a:	b083      	sub	sp, #12
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80050a0:	bf00      	nop
 80050a2:	370c      	adds	r7, #12
 80050a4:	46bd      	mov	sp, r7
 80050a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050aa:	4770      	bx	lr

080050ac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	460b      	mov	r3, r1
 80050b6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050b8:	bf00      	nop
 80050ba:	370c      	adds	r7, #12
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80050c4:	b580      	push	{r7, lr}
 80050c6:	b086      	sub	sp, #24
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	60f8      	str	r0, [r7, #12]
 80050cc:	60b9      	str	r1, [r7, #8]
 80050ce:	603b      	str	r3, [r7, #0]
 80050d0:	4613      	mov	r3, r2
 80050d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050d4:	e03b      	b.n	800514e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050d6:	6a3b      	ldr	r3, [r7, #32]
 80050d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050dc:	d037      	beq.n	800514e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050de:	f7fc ff91 	bl	8002004 <HAL_GetTick>
 80050e2:	4602      	mov	r2, r0
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	1ad3      	subs	r3, r2, r3
 80050e8:	6a3a      	ldr	r2, [r7, #32]
 80050ea:	429a      	cmp	r2, r3
 80050ec:	d302      	bcc.n	80050f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80050ee:	6a3b      	ldr	r3, [r7, #32]
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d101      	bne.n	80050f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80050f4:	2303      	movs	r3, #3
 80050f6:	e03a      	b.n	800516e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	f003 0304 	and.w	r3, r3, #4
 8005102:	2b00      	cmp	r3, #0
 8005104:	d023      	beq.n	800514e <UART_WaitOnFlagUntilTimeout+0x8a>
 8005106:	68bb      	ldr	r3, [r7, #8]
 8005108:	2b80      	cmp	r3, #128	@ 0x80
 800510a:	d020      	beq.n	800514e <UART_WaitOnFlagUntilTimeout+0x8a>
 800510c:	68bb      	ldr	r3, [r7, #8]
 800510e:	2b40      	cmp	r3, #64	@ 0x40
 8005110:	d01d      	beq.n	800514e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f003 0308 	and.w	r3, r3, #8
 800511c:	2b08      	cmp	r3, #8
 800511e:	d116      	bne.n	800514e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005120:	2300      	movs	r3, #0
 8005122:	617b      	str	r3, [r7, #20]
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	617b      	str	r3, [r7, #20]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	617b      	str	r3, [r7, #20]
 8005134:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005136:	68f8      	ldr	r0, [r7, #12]
 8005138:	f000 f857 	bl	80051ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	2208      	movs	r2, #8
 8005140:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800514a:	2301      	movs	r3, #1
 800514c:	e00f      	b.n	800516e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681a      	ldr	r2, [r3, #0]
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	4013      	ands	r3, r2
 8005158:	68ba      	ldr	r2, [r7, #8]
 800515a:	429a      	cmp	r2, r3
 800515c:	bf0c      	ite	eq
 800515e:	2301      	moveq	r3, #1
 8005160:	2300      	movne	r3, #0
 8005162:	b2db      	uxtb	r3, r3
 8005164:	461a      	mov	r2, r3
 8005166:	79fb      	ldrb	r3, [r7, #7]
 8005168:	429a      	cmp	r2, r3
 800516a:	d0b4      	beq.n	80050d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800516c:	2300      	movs	r3, #0
}
 800516e:	4618      	mov	r0, r3
 8005170:	3718      	adds	r7, #24
 8005172:	46bd      	mov	sp, r7
 8005174:	bd80      	pop	{r7, pc}

08005176 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005176:	b480      	push	{r7}
 8005178:	b085      	sub	sp, #20
 800517a:	af00      	add	r7, sp, #0
 800517c:	60f8      	str	r0, [r7, #12]
 800517e:	60b9      	str	r1, [r7, #8]
 8005180:	4613      	mov	r3, r2
 8005182:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	68ba      	ldr	r2, [r7, #8]
 8005188:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	88fa      	ldrh	r2, [r7, #6]
 800518e:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	88fa      	ldrh	r2, [r7, #6]
 8005194:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2200      	movs	r2, #0
 800519a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2222      	movs	r2, #34	@ 0x22
 80051a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	691b      	ldr	r3, [r3, #16]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d007      	beq.n	80051bc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	68da      	ldr	r2, [r3, #12]
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051ba:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	695a      	ldr	r2, [r3, #20]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f042 0201 	orr.w	r2, r2, #1
 80051ca:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	68da      	ldr	r2, [r3, #12]
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f042 0220 	orr.w	r2, r2, #32
 80051da:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80051dc:	2300      	movs	r3, #0
}
 80051de:	4618      	mov	r0, r3
 80051e0:	3714      	adds	r7, #20
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr

080051ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80051ea:	b480      	push	{r7}
 80051ec:	b095      	sub	sp, #84	@ 0x54
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	330c      	adds	r3, #12
 80051f8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051fc:	e853 3f00 	ldrex	r3, [r3]
 8005200:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005204:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005208:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	330c      	adds	r3, #12
 8005210:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005212:	643a      	str	r2, [r7, #64]	@ 0x40
 8005214:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005216:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005218:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800521a:	e841 2300 	strex	r3, r2, [r1]
 800521e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1e5      	bne.n	80051f2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	3314      	adds	r3, #20
 800522c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522e:	6a3b      	ldr	r3, [r7, #32]
 8005230:	e853 3f00 	ldrex	r3, [r3]
 8005234:	61fb      	str	r3, [r7, #28]
   return(result);
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	f023 0301 	bic.w	r3, r3, #1
 800523c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	3314      	adds	r3, #20
 8005244:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005246:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005248:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800524a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800524c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800524e:	e841 2300 	strex	r3, r2, [r1]
 8005252:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1e5      	bne.n	8005226 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800525e:	2b01      	cmp	r3, #1
 8005260:	d119      	bne.n	8005296 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	330c      	adds	r3, #12
 8005268:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	e853 3f00 	ldrex	r3, [r3]
 8005270:	60bb      	str	r3, [r7, #8]
   return(result);
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	f023 0310 	bic.w	r3, r3, #16
 8005278:	647b      	str	r3, [r7, #68]	@ 0x44
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	330c      	adds	r3, #12
 8005280:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005282:	61ba      	str	r2, [r7, #24]
 8005284:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005286:	6979      	ldr	r1, [r7, #20]
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	e841 2300 	strex	r3, r2, [r1]
 800528e:	613b      	str	r3, [r7, #16]
   return(result);
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d1e5      	bne.n	8005262 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2220      	movs	r2, #32
 800529a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	2200      	movs	r2, #0
 80052a2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80052a4:	bf00      	nop
 80052a6:	3754      	adds	r7, #84	@ 0x54
 80052a8:	46bd      	mov	sp, r7
 80052aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ae:	4770      	bx	lr

080052b0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b084      	sub	sp, #16
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	2200      	movs	r2, #0
 80052c8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80052ca:	68f8      	ldr	r0, [r7, #12]
 80052cc:	f7ff fee4 	bl	8005098 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80052d0:	bf00      	nop
 80052d2:	3710      	adds	r7, #16
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80052d8:	b480      	push	{r7}
 80052da:	b085      	sub	sp, #20
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052e6:	b2db      	uxtb	r3, r3
 80052e8:	2b21      	cmp	r3, #33	@ 0x21
 80052ea:	d13e      	bne.n	800536a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052f4:	d114      	bne.n	8005320 <UART_Transmit_IT+0x48>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	691b      	ldr	r3, [r3, #16]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d110      	bne.n	8005320 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	6a1b      	ldr	r3, [r3, #32]
 8005302:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	881b      	ldrh	r3, [r3, #0]
 8005308:	461a      	mov	r2, r3
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005312:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	6a1b      	ldr	r3, [r3, #32]
 8005318:	1c9a      	adds	r2, r3, #2
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	621a      	str	r2, [r3, #32]
 800531e:	e008      	b.n	8005332 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	1c59      	adds	r1, r3, #1
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	6211      	str	r1, [r2, #32]
 800532a:	781a      	ldrb	r2, [r3, #0]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005336:	b29b      	uxth	r3, r3
 8005338:	3b01      	subs	r3, #1
 800533a:	b29b      	uxth	r3, r3
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	4619      	mov	r1, r3
 8005340:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005342:	2b00      	cmp	r3, #0
 8005344:	d10f      	bne.n	8005366 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	68da      	ldr	r2, [r3, #12]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005354:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	68da      	ldr	r2, [r3, #12]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005364:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005366:	2300      	movs	r3, #0
 8005368:	e000      	b.n	800536c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800536a:	2302      	movs	r3, #2
  }
}
 800536c:	4618      	mov	r0, r3
 800536e:	3714      	adds	r7, #20
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b082      	sub	sp, #8
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	68da      	ldr	r2, [r3, #12]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800538e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2220      	movs	r2, #32
 8005394:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f7ff fe73 	bl	8005084 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800539e:	2300      	movs	r3, #0
}
 80053a0:	4618      	mov	r0, r3
 80053a2:	3708      	adds	r7, #8
 80053a4:	46bd      	mov	sp, r7
 80053a6:	bd80      	pop	{r7, pc}

080053a8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b08c      	sub	sp, #48	@ 0x30
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	2b22      	cmp	r3, #34	@ 0x22
 80053ba:	f040 80ae 	bne.w	800551a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053c6:	d117      	bne.n	80053f8 <UART_Receive_IT+0x50>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	691b      	ldr	r3, [r3, #16]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d113      	bne.n	80053f8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80053d0:	2300      	movs	r3, #0
 80053d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	685b      	ldr	r3, [r3, #4]
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053e6:	b29a      	uxth	r2, r3
 80053e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053f0:	1c9a      	adds	r2, r3, #2
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	629a      	str	r2, [r3, #40]	@ 0x28
 80053f6:	e026      	b.n	8005446 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80053fe:	2300      	movs	r3, #0
 8005400:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800540a:	d007      	beq.n	800541c <UART_Receive_IT+0x74>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10a      	bne.n	800542a <UART_Receive_IT+0x82>
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	691b      	ldr	r3, [r3, #16]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d106      	bne.n	800542a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	685b      	ldr	r3, [r3, #4]
 8005422:	b2da      	uxtb	r2, r3
 8005424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005426:	701a      	strb	r2, [r3, #0]
 8005428:	e008      	b.n	800543c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	b2db      	uxtb	r3, r3
 8005432:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005436:	b2da      	uxtb	r2, r3
 8005438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800543a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005440:	1c5a      	adds	r2, r3, #1
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800544a:	b29b      	uxth	r3, r3
 800544c:	3b01      	subs	r3, #1
 800544e:	b29b      	uxth	r3, r3
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	4619      	mov	r1, r3
 8005454:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005456:	2b00      	cmp	r3, #0
 8005458:	d15d      	bne.n	8005516 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68da      	ldr	r2, [r3, #12]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f022 0220 	bic.w	r2, r2, #32
 8005468:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	68da      	ldr	r2, [r3, #12]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005478:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	695a      	ldr	r2, [r3, #20]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f022 0201 	bic.w	r2, r2, #1
 8005488:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	2220      	movs	r2, #32
 800548e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800549c:	2b01      	cmp	r3, #1
 800549e:	d135      	bne.n	800550c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	330c      	adds	r3, #12
 80054ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	e853 3f00 	ldrex	r3, [r3]
 80054b4:	613b      	str	r3, [r7, #16]
   return(result);
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	f023 0310 	bic.w	r3, r3, #16
 80054bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	330c      	adds	r3, #12
 80054c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054c6:	623a      	str	r2, [r7, #32]
 80054c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ca:	69f9      	ldr	r1, [r7, #28]
 80054cc:	6a3a      	ldr	r2, [r7, #32]
 80054ce:	e841 2300 	strex	r3, r2, [r1]
 80054d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80054d4:	69bb      	ldr	r3, [r7, #24]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d1e5      	bne.n	80054a6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	f003 0310 	and.w	r3, r3, #16
 80054e4:	2b10      	cmp	r3, #16
 80054e6:	d10a      	bne.n	80054fe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80054e8:	2300      	movs	r3, #0
 80054ea:	60fb      	str	r3, [r7, #12]
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	60fb      	str	r3, [r7, #12]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	60fb      	str	r3, [r7, #12]
 80054fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005502:	4619      	mov	r1, r3
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f7ff fdd1 	bl	80050ac <HAL_UARTEx_RxEventCallback>
 800550a:	e002      	b.n	8005512 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f7fc fbad 	bl	8001c6c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005512:	2300      	movs	r3, #0
 8005514:	e002      	b.n	800551c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005516:	2300      	movs	r3, #0
 8005518:	e000      	b.n	800551c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800551a:	2302      	movs	r3, #2
  }
}
 800551c:	4618      	mov	r0, r3
 800551e:	3730      	adds	r7, #48	@ 0x30
 8005520:	46bd      	mov	sp, r7
 8005522:	bd80      	pop	{r7, pc}

08005524 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005524:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005528:	b0c0      	sub	sp, #256	@ 0x100
 800552a:	af00      	add	r7, sp, #0
 800552c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005530:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	691b      	ldr	r3, [r3, #16]
 8005538:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800553c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005540:	68d9      	ldr	r1, [r3, #12]
 8005542:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	ea40 0301 	orr.w	r3, r0, r1
 800554c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800554e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005552:	689a      	ldr	r2, [r3, #8]
 8005554:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005558:	691b      	ldr	r3, [r3, #16]
 800555a:	431a      	orrs	r2, r3
 800555c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005560:	695b      	ldr	r3, [r3, #20]
 8005562:	431a      	orrs	r2, r3
 8005564:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005568:	69db      	ldr	r3, [r3, #28]
 800556a:	4313      	orrs	r3, r2
 800556c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	68db      	ldr	r3, [r3, #12]
 8005578:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800557c:	f021 010c 	bic.w	r1, r1, #12
 8005580:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800558a:	430b      	orrs	r3, r1
 800558c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800558e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	695b      	ldr	r3, [r3, #20]
 8005596:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800559a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800559e:	6999      	ldr	r1, [r3, #24]
 80055a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	ea40 0301 	orr.w	r3, r0, r1
 80055aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80055ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	4b8f      	ldr	r3, [pc, #572]	@ (80057f0 <UART_SetConfig+0x2cc>)
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d005      	beq.n	80055c4 <UART_SetConfig+0xa0>
 80055b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	4b8d      	ldr	r3, [pc, #564]	@ (80057f4 <UART_SetConfig+0x2d0>)
 80055c0:	429a      	cmp	r2, r3
 80055c2:	d104      	bne.n	80055ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80055c4:	f7ff f9b8 	bl	8004938 <HAL_RCC_GetPCLK2Freq>
 80055c8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80055cc:	e003      	b.n	80055d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80055ce:	f7ff f99f 	bl	8004910 <HAL_RCC_GetPCLK1Freq>
 80055d2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055da:	69db      	ldr	r3, [r3, #28]
 80055dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055e0:	f040 810c 	bne.w	80057fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80055e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80055e8:	2200      	movs	r2, #0
 80055ea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80055ee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80055f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80055f6:	4622      	mov	r2, r4
 80055f8:	462b      	mov	r3, r5
 80055fa:	1891      	adds	r1, r2, r2
 80055fc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80055fe:	415b      	adcs	r3, r3
 8005600:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005602:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005606:	4621      	mov	r1, r4
 8005608:	eb12 0801 	adds.w	r8, r2, r1
 800560c:	4629      	mov	r1, r5
 800560e:	eb43 0901 	adc.w	r9, r3, r1
 8005612:	f04f 0200 	mov.w	r2, #0
 8005616:	f04f 0300 	mov.w	r3, #0
 800561a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800561e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005622:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005626:	4690      	mov	r8, r2
 8005628:	4699      	mov	r9, r3
 800562a:	4623      	mov	r3, r4
 800562c:	eb18 0303 	adds.w	r3, r8, r3
 8005630:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005634:	462b      	mov	r3, r5
 8005636:	eb49 0303 	adc.w	r3, r9, r3
 800563a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800563e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	2200      	movs	r2, #0
 8005646:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800564a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800564e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005652:	460b      	mov	r3, r1
 8005654:	18db      	adds	r3, r3, r3
 8005656:	653b      	str	r3, [r7, #80]	@ 0x50
 8005658:	4613      	mov	r3, r2
 800565a:	eb42 0303 	adc.w	r3, r2, r3
 800565e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005660:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005664:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005668:	f7fb faf6 	bl	8000c58 <__aeabi_uldivmod>
 800566c:	4602      	mov	r2, r0
 800566e:	460b      	mov	r3, r1
 8005670:	4b61      	ldr	r3, [pc, #388]	@ (80057f8 <UART_SetConfig+0x2d4>)
 8005672:	fba3 2302 	umull	r2, r3, r3, r2
 8005676:	095b      	lsrs	r3, r3, #5
 8005678:	011c      	lsls	r4, r3, #4
 800567a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800567e:	2200      	movs	r2, #0
 8005680:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005684:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005688:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800568c:	4642      	mov	r2, r8
 800568e:	464b      	mov	r3, r9
 8005690:	1891      	adds	r1, r2, r2
 8005692:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005694:	415b      	adcs	r3, r3
 8005696:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005698:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800569c:	4641      	mov	r1, r8
 800569e:	eb12 0a01 	adds.w	sl, r2, r1
 80056a2:	4649      	mov	r1, r9
 80056a4:	eb43 0b01 	adc.w	fp, r3, r1
 80056a8:	f04f 0200 	mov.w	r2, #0
 80056ac:	f04f 0300 	mov.w	r3, #0
 80056b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80056b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80056b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80056bc:	4692      	mov	sl, r2
 80056be:	469b      	mov	fp, r3
 80056c0:	4643      	mov	r3, r8
 80056c2:	eb1a 0303 	adds.w	r3, sl, r3
 80056c6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80056ca:	464b      	mov	r3, r9
 80056cc:	eb4b 0303 	adc.w	r3, fp, r3
 80056d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80056d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	2200      	movs	r2, #0
 80056dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80056e0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80056e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80056e8:	460b      	mov	r3, r1
 80056ea:	18db      	adds	r3, r3, r3
 80056ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80056ee:	4613      	mov	r3, r2
 80056f0:	eb42 0303 	adc.w	r3, r2, r3
 80056f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80056f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80056fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80056fe:	f7fb faab 	bl	8000c58 <__aeabi_uldivmod>
 8005702:	4602      	mov	r2, r0
 8005704:	460b      	mov	r3, r1
 8005706:	4611      	mov	r1, r2
 8005708:	4b3b      	ldr	r3, [pc, #236]	@ (80057f8 <UART_SetConfig+0x2d4>)
 800570a:	fba3 2301 	umull	r2, r3, r3, r1
 800570e:	095b      	lsrs	r3, r3, #5
 8005710:	2264      	movs	r2, #100	@ 0x64
 8005712:	fb02 f303 	mul.w	r3, r2, r3
 8005716:	1acb      	subs	r3, r1, r3
 8005718:	00db      	lsls	r3, r3, #3
 800571a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800571e:	4b36      	ldr	r3, [pc, #216]	@ (80057f8 <UART_SetConfig+0x2d4>)
 8005720:	fba3 2302 	umull	r2, r3, r3, r2
 8005724:	095b      	lsrs	r3, r3, #5
 8005726:	005b      	lsls	r3, r3, #1
 8005728:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800572c:	441c      	add	r4, r3
 800572e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005732:	2200      	movs	r2, #0
 8005734:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005738:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800573c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005740:	4642      	mov	r2, r8
 8005742:	464b      	mov	r3, r9
 8005744:	1891      	adds	r1, r2, r2
 8005746:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005748:	415b      	adcs	r3, r3
 800574a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800574c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005750:	4641      	mov	r1, r8
 8005752:	1851      	adds	r1, r2, r1
 8005754:	6339      	str	r1, [r7, #48]	@ 0x30
 8005756:	4649      	mov	r1, r9
 8005758:	414b      	adcs	r3, r1
 800575a:	637b      	str	r3, [r7, #52]	@ 0x34
 800575c:	f04f 0200 	mov.w	r2, #0
 8005760:	f04f 0300 	mov.w	r3, #0
 8005764:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005768:	4659      	mov	r1, fp
 800576a:	00cb      	lsls	r3, r1, #3
 800576c:	4651      	mov	r1, sl
 800576e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005772:	4651      	mov	r1, sl
 8005774:	00ca      	lsls	r2, r1, #3
 8005776:	4610      	mov	r0, r2
 8005778:	4619      	mov	r1, r3
 800577a:	4603      	mov	r3, r0
 800577c:	4642      	mov	r2, r8
 800577e:	189b      	adds	r3, r3, r2
 8005780:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005784:	464b      	mov	r3, r9
 8005786:	460a      	mov	r2, r1
 8005788:	eb42 0303 	adc.w	r3, r2, r3
 800578c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005794:	685b      	ldr	r3, [r3, #4]
 8005796:	2200      	movs	r2, #0
 8005798:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800579c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80057a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80057a4:	460b      	mov	r3, r1
 80057a6:	18db      	adds	r3, r3, r3
 80057a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80057aa:	4613      	mov	r3, r2
 80057ac:	eb42 0303 	adc.w	r3, r2, r3
 80057b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80057b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80057b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80057ba:	f7fb fa4d 	bl	8000c58 <__aeabi_uldivmod>
 80057be:	4602      	mov	r2, r0
 80057c0:	460b      	mov	r3, r1
 80057c2:	4b0d      	ldr	r3, [pc, #52]	@ (80057f8 <UART_SetConfig+0x2d4>)
 80057c4:	fba3 1302 	umull	r1, r3, r3, r2
 80057c8:	095b      	lsrs	r3, r3, #5
 80057ca:	2164      	movs	r1, #100	@ 0x64
 80057cc:	fb01 f303 	mul.w	r3, r1, r3
 80057d0:	1ad3      	subs	r3, r2, r3
 80057d2:	00db      	lsls	r3, r3, #3
 80057d4:	3332      	adds	r3, #50	@ 0x32
 80057d6:	4a08      	ldr	r2, [pc, #32]	@ (80057f8 <UART_SetConfig+0x2d4>)
 80057d8:	fba2 2303 	umull	r2, r3, r2, r3
 80057dc:	095b      	lsrs	r3, r3, #5
 80057de:	f003 0207 	and.w	r2, r3, #7
 80057e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	4422      	add	r2, r4
 80057ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80057ec:	e106      	b.n	80059fc <UART_SetConfig+0x4d8>
 80057ee:	bf00      	nop
 80057f0:	40011000 	.word	0x40011000
 80057f4:	40011400 	.word	0x40011400
 80057f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80057fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005800:	2200      	movs	r2, #0
 8005802:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005806:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800580a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800580e:	4642      	mov	r2, r8
 8005810:	464b      	mov	r3, r9
 8005812:	1891      	adds	r1, r2, r2
 8005814:	6239      	str	r1, [r7, #32]
 8005816:	415b      	adcs	r3, r3
 8005818:	627b      	str	r3, [r7, #36]	@ 0x24
 800581a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800581e:	4641      	mov	r1, r8
 8005820:	1854      	adds	r4, r2, r1
 8005822:	4649      	mov	r1, r9
 8005824:	eb43 0501 	adc.w	r5, r3, r1
 8005828:	f04f 0200 	mov.w	r2, #0
 800582c:	f04f 0300 	mov.w	r3, #0
 8005830:	00eb      	lsls	r3, r5, #3
 8005832:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005836:	00e2      	lsls	r2, r4, #3
 8005838:	4614      	mov	r4, r2
 800583a:	461d      	mov	r5, r3
 800583c:	4643      	mov	r3, r8
 800583e:	18e3      	adds	r3, r4, r3
 8005840:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005844:	464b      	mov	r3, r9
 8005846:	eb45 0303 	adc.w	r3, r5, r3
 800584a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800584e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800585a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800585e:	f04f 0200 	mov.w	r2, #0
 8005862:	f04f 0300 	mov.w	r3, #0
 8005866:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800586a:	4629      	mov	r1, r5
 800586c:	008b      	lsls	r3, r1, #2
 800586e:	4621      	mov	r1, r4
 8005870:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005874:	4621      	mov	r1, r4
 8005876:	008a      	lsls	r2, r1, #2
 8005878:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800587c:	f7fb f9ec 	bl	8000c58 <__aeabi_uldivmod>
 8005880:	4602      	mov	r2, r0
 8005882:	460b      	mov	r3, r1
 8005884:	4b60      	ldr	r3, [pc, #384]	@ (8005a08 <UART_SetConfig+0x4e4>)
 8005886:	fba3 2302 	umull	r2, r3, r3, r2
 800588a:	095b      	lsrs	r3, r3, #5
 800588c:	011c      	lsls	r4, r3, #4
 800588e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005892:	2200      	movs	r2, #0
 8005894:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005898:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800589c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80058a0:	4642      	mov	r2, r8
 80058a2:	464b      	mov	r3, r9
 80058a4:	1891      	adds	r1, r2, r2
 80058a6:	61b9      	str	r1, [r7, #24]
 80058a8:	415b      	adcs	r3, r3
 80058aa:	61fb      	str	r3, [r7, #28]
 80058ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80058b0:	4641      	mov	r1, r8
 80058b2:	1851      	adds	r1, r2, r1
 80058b4:	6139      	str	r1, [r7, #16]
 80058b6:	4649      	mov	r1, r9
 80058b8:	414b      	adcs	r3, r1
 80058ba:	617b      	str	r3, [r7, #20]
 80058bc:	f04f 0200 	mov.w	r2, #0
 80058c0:	f04f 0300 	mov.w	r3, #0
 80058c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80058c8:	4659      	mov	r1, fp
 80058ca:	00cb      	lsls	r3, r1, #3
 80058cc:	4651      	mov	r1, sl
 80058ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80058d2:	4651      	mov	r1, sl
 80058d4:	00ca      	lsls	r2, r1, #3
 80058d6:	4610      	mov	r0, r2
 80058d8:	4619      	mov	r1, r3
 80058da:	4603      	mov	r3, r0
 80058dc:	4642      	mov	r2, r8
 80058de:	189b      	adds	r3, r3, r2
 80058e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80058e4:	464b      	mov	r3, r9
 80058e6:	460a      	mov	r2, r1
 80058e8:	eb42 0303 	adc.w	r3, r2, r3
 80058ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80058f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	2200      	movs	r2, #0
 80058f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80058fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80058fc:	f04f 0200 	mov.w	r2, #0
 8005900:	f04f 0300 	mov.w	r3, #0
 8005904:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005908:	4649      	mov	r1, r9
 800590a:	008b      	lsls	r3, r1, #2
 800590c:	4641      	mov	r1, r8
 800590e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005912:	4641      	mov	r1, r8
 8005914:	008a      	lsls	r2, r1, #2
 8005916:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800591a:	f7fb f99d 	bl	8000c58 <__aeabi_uldivmod>
 800591e:	4602      	mov	r2, r0
 8005920:	460b      	mov	r3, r1
 8005922:	4611      	mov	r1, r2
 8005924:	4b38      	ldr	r3, [pc, #224]	@ (8005a08 <UART_SetConfig+0x4e4>)
 8005926:	fba3 2301 	umull	r2, r3, r3, r1
 800592a:	095b      	lsrs	r3, r3, #5
 800592c:	2264      	movs	r2, #100	@ 0x64
 800592e:	fb02 f303 	mul.w	r3, r2, r3
 8005932:	1acb      	subs	r3, r1, r3
 8005934:	011b      	lsls	r3, r3, #4
 8005936:	3332      	adds	r3, #50	@ 0x32
 8005938:	4a33      	ldr	r2, [pc, #204]	@ (8005a08 <UART_SetConfig+0x4e4>)
 800593a:	fba2 2303 	umull	r2, r3, r2, r3
 800593e:	095b      	lsrs	r3, r3, #5
 8005940:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005944:	441c      	add	r4, r3
 8005946:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800594a:	2200      	movs	r2, #0
 800594c:	673b      	str	r3, [r7, #112]	@ 0x70
 800594e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005950:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005954:	4642      	mov	r2, r8
 8005956:	464b      	mov	r3, r9
 8005958:	1891      	adds	r1, r2, r2
 800595a:	60b9      	str	r1, [r7, #8]
 800595c:	415b      	adcs	r3, r3
 800595e:	60fb      	str	r3, [r7, #12]
 8005960:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005964:	4641      	mov	r1, r8
 8005966:	1851      	adds	r1, r2, r1
 8005968:	6039      	str	r1, [r7, #0]
 800596a:	4649      	mov	r1, r9
 800596c:	414b      	adcs	r3, r1
 800596e:	607b      	str	r3, [r7, #4]
 8005970:	f04f 0200 	mov.w	r2, #0
 8005974:	f04f 0300 	mov.w	r3, #0
 8005978:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800597c:	4659      	mov	r1, fp
 800597e:	00cb      	lsls	r3, r1, #3
 8005980:	4651      	mov	r1, sl
 8005982:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005986:	4651      	mov	r1, sl
 8005988:	00ca      	lsls	r2, r1, #3
 800598a:	4610      	mov	r0, r2
 800598c:	4619      	mov	r1, r3
 800598e:	4603      	mov	r3, r0
 8005990:	4642      	mov	r2, r8
 8005992:	189b      	adds	r3, r3, r2
 8005994:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005996:	464b      	mov	r3, r9
 8005998:	460a      	mov	r2, r1
 800599a:	eb42 0303 	adc.w	r3, r2, r3
 800599e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80059a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	2200      	movs	r2, #0
 80059a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80059aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80059ac:	f04f 0200 	mov.w	r2, #0
 80059b0:	f04f 0300 	mov.w	r3, #0
 80059b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80059b8:	4649      	mov	r1, r9
 80059ba:	008b      	lsls	r3, r1, #2
 80059bc:	4641      	mov	r1, r8
 80059be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80059c2:	4641      	mov	r1, r8
 80059c4:	008a      	lsls	r2, r1, #2
 80059c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80059ca:	f7fb f945 	bl	8000c58 <__aeabi_uldivmod>
 80059ce:	4602      	mov	r2, r0
 80059d0:	460b      	mov	r3, r1
 80059d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005a08 <UART_SetConfig+0x4e4>)
 80059d4:	fba3 1302 	umull	r1, r3, r3, r2
 80059d8:	095b      	lsrs	r3, r3, #5
 80059da:	2164      	movs	r1, #100	@ 0x64
 80059dc:	fb01 f303 	mul.w	r3, r1, r3
 80059e0:	1ad3      	subs	r3, r2, r3
 80059e2:	011b      	lsls	r3, r3, #4
 80059e4:	3332      	adds	r3, #50	@ 0x32
 80059e6:	4a08      	ldr	r2, [pc, #32]	@ (8005a08 <UART_SetConfig+0x4e4>)
 80059e8:	fba2 2303 	umull	r2, r3, r2, r3
 80059ec:	095b      	lsrs	r3, r3, #5
 80059ee:	f003 020f 	and.w	r2, r3, #15
 80059f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4422      	add	r2, r4
 80059fa:	609a      	str	r2, [r3, #8]
}
 80059fc:	bf00      	nop
 80059fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005a02:	46bd      	mov	sp, r7
 8005a04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005a08:	51eb851f 	.word	0x51eb851f

08005a0c <__cvt>:
 8005a0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a10:	ec57 6b10 	vmov	r6, r7, d0
 8005a14:	2f00      	cmp	r7, #0
 8005a16:	460c      	mov	r4, r1
 8005a18:	4619      	mov	r1, r3
 8005a1a:	463b      	mov	r3, r7
 8005a1c:	bfbb      	ittet	lt
 8005a1e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8005a22:	461f      	movlt	r7, r3
 8005a24:	2300      	movge	r3, #0
 8005a26:	232d      	movlt	r3, #45	@ 0x2d
 8005a28:	700b      	strb	r3, [r1, #0]
 8005a2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005a2c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8005a30:	4691      	mov	r9, r2
 8005a32:	f023 0820 	bic.w	r8, r3, #32
 8005a36:	bfbc      	itt	lt
 8005a38:	4632      	movlt	r2, r6
 8005a3a:	4616      	movlt	r6, r2
 8005a3c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005a40:	d005      	beq.n	8005a4e <__cvt+0x42>
 8005a42:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005a46:	d100      	bne.n	8005a4a <__cvt+0x3e>
 8005a48:	3401      	adds	r4, #1
 8005a4a:	2102      	movs	r1, #2
 8005a4c:	e000      	b.n	8005a50 <__cvt+0x44>
 8005a4e:	2103      	movs	r1, #3
 8005a50:	ab03      	add	r3, sp, #12
 8005a52:	9301      	str	r3, [sp, #4]
 8005a54:	ab02      	add	r3, sp, #8
 8005a56:	9300      	str	r3, [sp, #0]
 8005a58:	ec47 6b10 	vmov	d0, r6, r7
 8005a5c:	4653      	mov	r3, sl
 8005a5e:	4622      	mov	r2, r4
 8005a60:	f000 fe6e 	bl	8006740 <_dtoa_r>
 8005a64:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005a68:	4605      	mov	r5, r0
 8005a6a:	d119      	bne.n	8005aa0 <__cvt+0x94>
 8005a6c:	f019 0f01 	tst.w	r9, #1
 8005a70:	d00e      	beq.n	8005a90 <__cvt+0x84>
 8005a72:	eb00 0904 	add.w	r9, r0, r4
 8005a76:	2200      	movs	r2, #0
 8005a78:	2300      	movs	r3, #0
 8005a7a:	4630      	mov	r0, r6
 8005a7c:	4639      	mov	r1, r7
 8005a7e:	f7fb f82b 	bl	8000ad8 <__aeabi_dcmpeq>
 8005a82:	b108      	cbz	r0, 8005a88 <__cvt+0x7c>
 8005a84:	f8cd 900c 	str.w	r9, [sp, #12]
 8005a88:	2230      	movs	r2, #48	@ 0x30
 8005a8a:	9b03      	ldr	r3, [sp, #12]
 8005a8c:	454b      	cmp	r3, r9
 8005a8e:	d31e      	bcc.n	8005ace <__cvt+0xc2>
 8005a90:	9b03      	ldr	r3, [sp, #12]
 8005a92:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005a94:	1b5b      	subs	r3, r3, r5
 8005a96:	4628      	mov	r0, r5
 8005a98:	6013      	str	r3, [r2, #0]
 8005a9a:	b004      	add	sp, #16
 8005a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aa0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005aa4:	eb00 0904 	add.w	r9, r0, r4
 8005aa8:	d1e5      	bne.n	8005a76 <__cvt+0x6a>
 8005aaa:	7803      	ldrb	r3, [r0, #0]
 8005aac:	2b30      	cmp	r3, #48	@ 0x30
 8005aae:	d10a      	bne.n	8005ac6 <__cvt+0xba>
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	4630      	mov	r0, r6
 8005ab6:	4639      	mov	r1, r7
 8005ab8:	f7fb f80e 	bl	8000ad8 <__aeabi_dcmpeq>
 8005abc:	b918      	cbnz	r0, 8005ac6 <__cvt+0xba>
 8005abe:	f1c4 0401 	rsb	r4, r4, #1
 8005ac2:	f8ca 4000 	str.w	r4, [sl]
 8005ac6:	f8da 3000 	ldr.w	r3, [sl]
 8005aca:	4499      	add	r9, r3
 8005acc:	e7d3      	b.n	8005a76 <__cvt+0x6a>
 8005ace:	1c59      	adds	r1, r3, #1
 8005ad0:	9103      	str	r1, [sp, #12]
 8005ad2:	701a      	strb	r2, [r3, #0]
 8005ad4:	e7d9      	b.n	8005a8a <__cvt+0x7e>

08005ad6 <__exponent>:
 8005ad6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ad8:	2900      	cmp	r1, #0
 8005ada:	bfba      	itte	lt
 8005adc:	4249      	neglt	r1, r1
 8005ade:	232d      	movlt	r3, #45	@ 0x2d
 8005ae0:	232b      	movge	r3, #43	@ 0x2b
 8005ae2:	2909      	cmp	r1, #9
 8005ae4:	7002      	strb	r2, [r0, #0]
 8005ae6:	7043      	strb	r3, [r0, #1]
 8005ae8:	dd29      	ble.n	8005b3e <__exponent+0x68>
 8005aea:	f10d 0307 	add.w	r3, sp, #7
 8005aee:	461d      	mov	r5, r3
 8005af0:	270a      	movs	r7, #10
 8005af2:	461a      	mov	r2, r3
 8005af4:	fbb1 f6f7 	udiv	r6, r1, r7
 8005af8:	fb07 1416 	mls	r4, r7, r6, r1
 8005afc:	3430      	adds	r4, #48	@ 0x30
 8005afe:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005b02:	460c      	mov	r4, r1
 8005b04:	2c63      	cmp	r4, #99	@ 0x63
 8005b06:	f103 33ff 	add.w	r3, r3, #4294967295
 8005b0a:	4631      	mov	r1, r6
 8005b0c:	dcf1      	bgt.n	8005af2 <__exponent+0x1c>
 8005b0e:	3130      	adds	r1, #48	@ 0x30
 8005b10:	1e94      	subs	r4, r2, #2
 8005b12:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005b16:	1c41      	adds	r1, r0, #1
 8005b18:	4623      	mov	r3, r4
 8005b1a:	42ab      	cmp	r3, r5
 8005b1c:	d30a      	bcc.n	8005b34 <__exponent+0x5e>
 8005b1e:	f10d 0309 	add.w	r3, sp, #9
 8005b22:	1a9b      	subs	r3, r3, r2
 8005b24:	42ac      	cmp	r4, r5
 8005b26:	bf88      	it	hi
 8005b28:	2300      	movhi	r3, #0
 8005b2a:	3302      	adds	r3, #2
 8005b2c:	4403      	add	r3, r0
 8005b2e:	1a18      	subs	r0, r3, r0
 8005b30:	b003      	add	sp, #12
 8005b32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005b34:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005b38:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005b3c:	e7ed      	b.n	8005b1a <__exponent+0x44>
 8005b3e:	2330      	movs	r3, #48	@ 0x30
 8005b40:	3130      	adds	r1, #48	@ 0x30
 8005b42:	7083      	strb	r3, [r0, #2]
 8005b44:	70c1      	strb	r1, [r0, #3]
 8005b46:	1d03      	adds	r3, r0, #4
 8005b48:	e7f1      	b.n	8005b2e <__exponent+0x58>
	...

08005b4c <_printf_float>:
 8005b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b50:	b08d      	sub	sp, #52	@ 0x34
 8005b52:	460c      	mov	r4, r1
 8005b54:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005b58:	4616      	mov	r6, r2
 8005b5a:	461f      	mov	r7, r3
 8005b5c:	4605      	mov	r5, r0
 8005b5e:	f000 fced 	bl	800653c <_localeconv_r>
 8005b62:	6803      	ldr	r3, [r0, #0]
 8005b64:	9304      	str	r3, [sp, #16]
 8005b66:	4618      	mov	r0, r3
 8005b68:	f7fa fb8a 	bl	8000280 <strlen>
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005b70:	f8d8 3000 	ldr.w	r3, [r8]
 8005b74:	9005      	str	r0, [sp, #20]
 8005b76:	3307      	adds	r3, #7
 8005b78:	f023 0307 	bic.w	r3, r3, #7
 8005b7c:	f103 0208 	add.w	r2, r3, #8
 8005b80:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005b84:	f8d4 b000 	ldr.w	fp, [r4]
 8005b88:	f8c8 2000 	str.w	r2, [r8]
 8005b8c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005b90:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005b94:	9307      	str	r3, [sp, #28]
 8005b96:	f8cd 8018 	str.w	r8, [sp, #24]
 8005b9a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005b9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ba2:	4b9c      	ldr	r3, [pc, #624]	@ (8005e14 <_printf_float+0x2c8>)
 8005ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ba8:	f7fa ffc8 	bl	8000b3c <__aeabi_dcmpun>
 8005bac:	bb70      	cbnz	r0, 8005c0c <_printf_float+0xc0>
 8005bae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005bb2:	4b98      	ldr	r3, [pc, #608]	@ (8005e14 <_printf_float+0x2c8>)
 8005bb4:	f04f 32ff 	mov.w	r2, #4294967295
 8005bb8:	f7fa ffa2 	bl	8000b00 <__aeabi_dcmple>
 8005bbc:	bb30      	cbnz	r0, 8005c0c <_printf_float+0xc0>
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	4640      	mov	r0, r8
 8005bc4:	4649      	mov	r1, r9
 8005bc6:	f7fa ff91 	bl	8000aec <__aeabi_dcmplt>
 8005bca:	b110      	cbz	r0, 8005bd2 <_printf_float+0x86>
 8005bcc:	232d      	movs	r3, #45	@ 0x2d
 8005bce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bd2:	4a91      	ldr	r2, [pc, #580]	@ (8005e18 <_printf_float+0x2cc>)
 8005bd4:	4b91      	ldr	r3, [pc, #580]	@ (8005e1c <_printf_float+0x2d0>)
 8005bd6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005bda:	bf94      	ite	ls
 8005bdc:	4690      	movls	r8, r2
 8005bde:	4698      	movhi	r8, r3
 8005be0:	2303      	movs	r3, #3
 8005be2:	6123      	str	r3, [r4, #16]
 8005be4:	f02b 0304 	bic.w	r3, fp, #4
 8005be8:	6023      	str	r3, [r4, #0]
 8005bea:	f04f 0900 	mov.w	r9, #0
 8005bee:	9700      	str	r7, [sp, #0]
 8005bf0:	4633      	mov	r3, r6
 8005bf2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005bf4:	4621      	mov	r1, r4
 8005bf6:	4628      	mov	r0, r5
 8005bf8:	f000 f9d2 	bl	8005fa0 <_printf_common>
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	f040 808d 	bne.w	8005d1c <_printf_float+0x1d0>
 8005c02:	f04f 30ff 	mov.w	r0, #4294967295
 8005c06:	b00d      	add	sp, #52	@ 0x34
 8005c08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c0c:	4642      	mov	r2, r8
 8005c0e:	464b      	mov	r3, r9
 8005c10:	4640      	mov	r0, r8
 8005c12:	4649      	mov	r1, r9
 8005c14:	f7fa ff92 	bl	8000b3c <__aeabi_dcmpun>
 8005c18:	b140      	cbz	r0, 8005c2c <_printf_float+0xe0>
 8005c1a:	464b      	mov	r3, r9
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	bfbc      	itt	lt
 8005c20:	232d      	movlt	r3, #45	@ 0x2d
 8005c22:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005c26:	4a7e      	ldr	r2, [pc, #504]	@ (8005e20 <_printf_float+0x2d4>)
 8005c28:	4b7e      	ldr	r3, [pc, #504]	@ (8005e24 <_printf_float+0x2d8>)
 8005c2a:	e7d4      	b.n	8005bd6 <_printf_float+0x8a>
 8005c2c:	6863      	ldr	r3, [r4, #4]
 8005c2e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005c32:	9206      	str	r2, [sp, #24]
 8005c34:	1c5a      	adds	r2, r3, #1
 8005c36:	d13b      	bne.n	8005cb0 <_printf_float+0x164>
 8005c38:	2306      	movs	r3, #6
 8005c3a:	6063      	str	r3, [r4, #4]
 8005c3c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005c40:	2300      	movs	r3, #0
 8005c42:	6022      	str	r2, [r4, #0]
 8005c44:	9303      	str	r3, [sp, #12]
 8005c46:	ab0a      	add	r3, sp, #40	@ 0x28
 8005c48:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005c4c:	ab09      	add	r3, sp, #36	@ 0x24
 8005c4e:	9300      	str	r3, [sp, #0]
 8005c50:	6861      	ldr	r1, [r4, #4]
 8005c52:	ec49 8b10 	vmov	d0, r8, r9
 8005c56:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	f7ff fed6 	bl	8005a0c <__cvt>
 8005c60:	9b06      	ldr	r3, [sp, #24]
 8005c62:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005c64:	2b47      	cmp	r3, #71	@ 0x47
 8005c66:	4680      	mov	r8, r0
 8005c68:	d129      	bne.n	8005cbe <_printf_float+0x172>
 8005c6a:	1cc8      	adds	r0, r1, #3
 8005c6c:	db02      	blt.n	8005c74 <_printf_float+0x128>
 8005c6e:	6863      	ldr	r3, [r4, #4]
 8005c70:	4299      	cmp	r1, r3
 8005c72:	dd41      	ble.n	8005cf8 <_printf_float+0x1ac>
 8005c74:	f1aa 0a02 	sub.w	sl, sl, #2
 8005c78:	fa5f fa8a 	uxtb.w	sl, sl
 8005c7c:	3901      	subs	r1, #1
 8005c7e:	4652      	mov	r2, sl
 8005c80:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005c84:	9109      	str	r1, [sp, #36]	@ 0x24
 8005c86:	f7ff ff26 	bl	8005ad6 <__exponent>
 8005c8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c8c:	1813      	adds	r3, r2, r0
 8005c8e:	2a01      	cmp	r2, #1
 8005c90:	4681      	mov	r9, r0
 8005c92:	6123      	str	r3, [r4, #16]
 8005c94:	dc02      	bgt.n	8005c9c <_printf_float+0x150>
 8005c96:	6822      	ldr	r2, [r4, #0]
 8005c98:	07d2      	lsls	r2, r2, #31
 8005c9a:	d501      	bpl.n	8005ca0 <_printf_float+0x154>
 8005c9c:	3301      	adds	r3, #1
 8005c9e:	6123      	str	r3, [r4, #16]
 8005ca0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d0a2      	beq.n	8005bee <_printf_float+0xa2>
 8005ca8:	232d      	movs	r3, #45	@ 0x2d
 8005caa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005cae:	e79e      	b.n	8005bee <_printf_float+0xa2>
 8005cb0:	9a06      	ldr	r2, [sp, #24]
 8005cb2:	2a47      	cmp	r2, #71	@ 0x47
 8005cb4:	d1c2      	bne.n	8005c3c <_printf_float+0xf0>
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d1c0      	bne.n	8005c3c <_printf_float+0xf0>
 8005cba:	2301      	movs	r3, #1
 8005cbc:	e7bd      	b.n	8005c3a <_printf_float+0xee>
 8005cbe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005cc2:	d9db      	bls.n	8005c7c <_printf_float+0x130>
 8005cc4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005cc8:	d118      	bne.n	8005cfc <_printf_float+0x1b0>
 8005cca:	2900      	cmp	r1, #0
 8005ccc:	6863      	ldr	r3, [r4, #4]
 8005cce:	dd0b      	ble.n	8005ce8 <_printf_float+0x19c>
 8005cd0:	6121      	str	r1, [r4, #16]
 8005cd2:	b913      	cbnz	r3, 8005cda <_printf_float+0x18e>
 8005cd4:	6822      	ldr	r2, [r4, #0]
 8005cd6:	07d0      	lsls	r0, r2, #31
 8005cd8:	d502      	bpl.n	8005ce0 <_printf_float+0x194>
 8005cda:	3301      	adds	r3, #1
 8005cdc:	440b      	add	r3, r1
 8005cde:	6123      	str	r3, [r4, #16]
 8005ce0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005ce2:	f04f 0900 	mov.w	r9, #0
 8005ce6:	e7db      	b.n	8005ca0 <_printf_float+0x154>
 8005ce8:	b913      	cbnz	r3, 8005cf0 <_printf_float+0x1a4>
 8005cea:	6822      	ldr	r2, [r4, #0]
 8005cec:	07d2      	lsls	r2, r2, #31
 8005cee:	d501      	bpl.n	8005cf4 <_printf_float+0x1a8>
 8005cf0:	3302      	adds	r3, #2
 8005cf2:	e7f4      	b.n	8005cde <_printf_float+0x192>
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	e7f2      	b.n	8005cde <_printf_float+0x192>
 8005cf8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005cfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005cfe:	4299      	cmp	r1, r3
 8005d00:	db05      	blt.n	8005d0e <_printf_float+0x1c2>
 8005d02:	6823      	ldr	r3, [r4, #0]
 8005d04:	6121      	str	r1, [r4, #16]
 8005d06:	07d8      	lsls	r0, r3, #31
 8005d08:	d5ea      	bpl.n	8005ce0 <_printf_float+0x194>
 8005d0a:	1c4b      	adds	r3, r1, #1
 8005d0c:	e7e7      	b.n	8005cde <_printf_float+0x192>
 8005d0e:	2900      	cmp	r1, #0
 8005d10:	bfd4      	ite	le
 8005d12:	f1c1 0202 	rsble	r2, r1, #2
 8005d16:	2201      	movgt	r2, #1
 8005d18:	4413      	add	r3, r2
 8005d1a:	e7e0      	b.n	8005cde <_printf_float+0x192>
 8005d1c:	6823      	ldr	r3, [r4, #0]
 8005d1e:	055a      	lsls	r2, r3, #21
 8005d20:	d407      	bmi.n	8005d32 <_printf_float+0x1e6>
 8005d22:	6923      	ldr	r3, [r4, #16]
 8005d24:	4642      	mov	r2, r8
 8005d26:	4631      	mov	r1, r6
 8005d28:	4628      	mov	r0, r5
 8005d2a:	47b8      	blx	r7
 8005d2c:	3001      	adds	r0, #1
 8005d2e:	d12b      	bne.n	8005d88 <_printf_float+0x23c>
 8005d30:	e767      	b.n	8005c02 <_printf_float+0xb6>
 8005d32:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005d36:	f240 80dd 	bls.w	8005ef4 <_printf_float+0x3a8>
 8005d3a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005d3e:	2200      	movs	r2, #0
 8005d40:	2300      	movs	r3, #0
 8005d42:	f7fa fec9 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d46:	2800      	cmp	r0, #0
 8005d48:	d033      	beq.n	8005db2 <_printf_float+0x266>
 8005d4a:	4a37      	ldr	r2, [pc, #220]	@ (8005e28 <_printf_float+0x2dc>)
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	4631      	mov	r1, r6
 8005d50:	4628      	mov	r0, r5
 8005d52:	47b8      	blx	r7
 8005d54:	3001      	adds	r0, #1
 8005d56:	f43f af54 	beq.w	8005c02 <_printf_float+0xb6>
 8005d5a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005d5e:	4543      	cmp	r3, r8
 8005d60:	db02      	blt.n	8005d68 <_printf_float+0x21c>
 8005d62:	6823      	ldr	r3, [r4, #0]
 8005d64:	07d8      	lsls	r0, r3, #31
 8005d66:	d50f      	bpl.n	8005d88 <_printf_float+0x23c>
 8005d68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d6c:	4631      	mov	r1, r6
 8005d6e:	4628      	mov	r0, r5
 8005d70:	47b8      	blx	r7
 8005d72:	3001      	adds	r0, #1
 8005d74:	f43f af45 	beq.w	8005c02 <_printf_float+0xb6>
 8005d78:	f04f 0900 	mov.w	r9, #0
 8005d7c:	f108 38ff 	add.w	r8, r8, #4294967295
 8005d80:	f104 0a1a 	add.w	sl, r4, #26
 8005d84:	45c8      	cmp	r8, r9
 8005d86:	dc09      	bgt.n	8005d9c <_printf_float+0x250>
 8005d88:	6823      	ldr	r3, [r4, #0]
 8005d8a:	079b      	lsls	r3, r3, #30
 8005d8c:	f100 8103 	bmi.w	8005f96 <_printf_float+0x44a>
 8005d90:	68e0      	ldr	r0, [r4, #12]
 8005d92:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005d94:	4298      	cmp	r0, r3
 8005d96:	bfb8      	it	lt
 8005d98:	4618      	movlt	r0, r3
 8005d9a:	e734      	b.n	8005c06 <_printf_float+0xba>
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	4652      	mov	r2, sl
 8005da0:	4631      	mov	r1, r6
 8005da2:	4628      	mov	r0, r5
 8005da4:	47b8      	blx	r7
 8005da6:	3001      	adds	r0, #1
 8005da8:	f43f af2b 	beq.w	8005c02 <_printf_float+0xb6>
 8005dac:	f109 0901 	add.w	r9, r9, #1
 8005db0:	e7e8      	b.n	8005d84 <_printf_float+0x238>
 8005db2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	dc39      	bgt.n	8005e2c <_printf_float+0x2e0>
 8005db8:	4a1b      	ldr	r2, [pc, #108]	@ (8005e28 <_printf_float+0x2dc>)
 8005dba:	2301      	movs	r3, #1
 8005dbc:	4631      	mov	r1, r6
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	47b8      	blx	r7
 8005dc2:	3001      	adds	r0, #1
 8005dc4:	f43f af1d 	beq.w	8005c02 <_printf_float+0xb6>
 8005dc8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005dcc:	ea59 0303 	orrs.w	r3, r9, r3
 8005dd0:	d102      	bne.n	8005dd8 <_printf_float+0x28c>
 8005dd2:	6823      	ldr	r3, [r4, #0]
 8005dd4:	07d9      	lsls	r1, r3, #31
 8005dd6:	d5d7      	bpl.n	8005d88 <_printf_float+0x23c>
 8005dd8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ddc:	4631      	mov	r1, r6
 8005dde:	4628      	mov	r0, r5
 8005de0:	47b8      	blx	r7
 8005de2:	3001      	adds	r0, #1
 8005de4:	f43f af0d 	beq.w	8005c02 <_printf_float+0xb6>
 8005de8:	f04f 0a00 	mov.w	sl, #0
 8005dec:	f104 0b1a 	add.w	fp, r4, #26
 8005df0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005df2:	425b      	negs	r3, r3
 8005df4:	4553      	cmp	r3, sl
 8005df6:	dc01      	bgt.n	8005dfc <_printf_float+0x2b0>
 8005df8:	464b      	mov	r3, r9
 8005dfa:	e793      	b.n	8005d24 <_printf_float+0x1d8>
 8005dfc:	2301      	movs	r3, #1
 8005dfe:	465a      	mov	r2, fp
 8005e00:	4631      	mov	r1, r6
 8005e02:	4628      	mov	r0, r5
 8005e04:	47b8      	blx	r7
 8005e06:	3001      	adds	r0, #1
 8005e08:	f43f aefb 	beq.w	8005c02 <_printf_float+0xb6>
 8005e0c:	f10a 0a01 	add.w	sl, sl, #1
 8005e10:	e7ee      	b.n	8005df0 <_printf_float+0x2a4>
 8005e12:	bf00      	nop
 8005e14:	7fefffff 	.word	0x7fefffff
 8005e18:	080088b0 	.word	0x080088b0
 8005e1c:	080088b4 	.word	0x080088b4
 8005e20:	080088b8 	.word	0x080088b8
 8005e24:	080088bc 	.word	0x080088bc
 8005e28:	080088c0 	.word	0x080088c0
 8005e2c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e2e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e32:	4553      	cmp	r3, sl
 8005e34:	bfa8      	it	ge
 8005e36:	4653      	movge	r3, sl
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	4699      	mov	r9, r3
 8005e3c:	dc36      	bgt.n	8005eac <_printf_float+0x360>
 8005e3e:	f04f 0b00 	mov.w	fp, #0
 8005e42:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e46:	f104 021a 	add.w	r2, r4, #26
 8005e4a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005e4c:	9306      	str	r3, [sp, #24]
 8005e4e:	eba3 0309 	sub.w	r3, r3, r9
 8005e52:	455b      	cmp	r3, fp
 8005e54:	dc31      	bgt.n	8005eba <_printf_float+0x36e>
 8005e56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e58:	459a      	cmp	sl, r3
 8005e5a:	dc3a      	bgt.n	8005ed2 <_printf_float+0x386>
 8005e5c:	6823      	ldr	r3, [r4, #0]
 8005e5e:	07da      	lsls	r2, r3, #31
 8005e60:	d437      	bmi.n	8005ed2 <_printf_float+0x386>
 8005e62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e64:	ebaa 0903 	sub.w	r9, sl, r3
 8005e68:	9b06      	ldr	r3, [sp, #24]
 8005e6a:	ebaa 0303 	sub.w	r3, sl, r3
 8005e6e:	4599      	cmp	r9, r3
 8005e70:	bfa8      	it	ge
 8005e72:	4699      	movge	r9, r3
 8005e74:	f1b9 0f00 	cmp.w	r9, #0
 8005e78:	dc33      	bgt.n	8005ee2 <_printf_float+0x396>
 8005e7a:	f04f 0800 	mov.w	r8, #0
 8005e7e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005e82:	f104 0b1a 	add.w	fp, r4, #26
 8005e86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e88:	ebaa 0303 	sub.w	r3, sl, r3
 8005e8c:	eba3 0309 	sub.w	r3, r3, r9
 8005e90:	4543      	cmp	r3, r8
 8005e92:	f77f af79 	ble.w	8005d88 <_printf_float+0x23c>
 8005e96:	2301      	movs	r3, #1
 8005e98:	465a      	mov	r2, fp
 8005e9a:	4631      	mov	r1, r6
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	47b8      	blx	r7
 8005ea0:	3001      	adds	r0, #1
 8005ea2:	f43f aeae 	beq.w	8005c02 <_printf_float+0xb6>
 8005ea6:	f108 0801 	add.w	r8, r8, #1
 8005eaa:	e7ec      	b.n	8005e86 <_printf_float+0x33a>
 8005eac:	4642      	mov	r2, r8
 8005eae:	4631      	mov	r1, r6
 8005eb0:	4628      	mov	r0, r5
 8005eb2:	47b8      	blx	r7
 8005eb4:	3001      	adds	r0, #1
 8005eb6:	d1c2      	bne.n	8005e3e <_printf_float+0x2f2>
 8005eb8:	e6a3      	b.n	8005c02 <_printf_float+0xb6>
 8005eba:	2301      	movs	r3, #1
 8005ebc:	4631      	mov	r1, r6
 8005ebe:	4628      	mov	r0, r5
 8005ec0:	9206      	str	r2, [sp, #24]
 8005ec2:	47b8      	blx	r7
 8005ec4:	3001      	adds	r0, #1
 8005ec6:	f43f ae9c 	beq.w	8005c02 <_printf_float+0xb6>
 8005eca:	9a06      	ldr	r2, [sp, #24]
 8005ecc:	f10b 0b01 	add.w	fp, fp, #1
 8005ed0:	e7bb      	b.n	8005e4a <_printf_float+0x2fe>
 8005ed2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ed6:	4631      	mov	r1, r6
 8005ed8:	4628      	mov	r0, r5
 8005eda:	47b8      	blx	r7
 8005edc:	3001      	adds	r0, #1
 8005ede:	d1c0      	bne.n	8005e62 <_printf_float+0x316>
 8005ee0:	e68f      	b.n	8005c02 <_printf_float+0xb6>
 8005ee2:	9a06      	ldr	r2, [sp, #24]
 8005ee4:	464b      	mov	r3, r9
 8005ee6:	4442      	add	r2, r8
 8005ee8:	4631      	mov	r1, r6
 8005eea:	4628      	mov	r0, r5
 8005eec:	47b8      	blx	r7
 8005eee:	3001      	adds	r0, #1
 8005ef0:	d1c3      	bne.n	8005e7a <_printf_float+0x32e>
 8005ef2:	e686      	b.n	8005c02 <_printf_float+0xb6>
 8005ef4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005ef8:	f1ba 0f01 	cmp.w	sl, #1
 8005efc:	dc01      	bgt.n	8005f02 <_printf_float+0x3b6>
 8005efe:	07db      	lsls	r3, r3, #31
 8005f00:	d536      	bpl.n	8005f70 <_printf_float+0x424>
 8005f02:	2301      	movs	r3, #1
 8005f04:	4642      	mov	r2, r8
 8005f06:	4631      	mov	r1, r6
 8005f08:	4628      	mov	r0, r5
 8005f0a:	47b8      	blx	r7
 8005f0c:	3001      	adds	r0, #1
 8005f0e:	f43f ae78 	beq.w	8005c02 <_printf_float+0xb6>
 8005f12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f16:	4631      	mov	r1, r6
 8005f18:	4628      	mov	r0, r5
 8005f1a:	47b8      	blx	r7
 8005f1c:	3001      	adds	r0, #1
 8005f1e:	f43f ae70 	beq.w	8005c02 <_printf_float+0xb6>
 8005f22:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005f26:	2200      	movs	r2, #0
 8005f28:	2300      	movs	r3, #0
 8005f2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005f2e:	f7fa fdd3 	bl	8000ad8 <__aeabi_dcmpeq>
 8005f32:	b9c0      	cbnz	r0, 8005f66 <_printf_float+0x41a>
 8005f34:	4653      	mov	r3, sl
 8005f36:	f108 0201 	add.w	r2, r8, #1
 8005f3a:	4631      	mov	r1, r6
 8005f3c:	4628      	mov	r0, r5
 8005f3e:	47b8      	blx	r7
 8005f40:	3001      	adds	r0, #1
 8005f42:	d10c      	bne.n	8005f5e <_printf_float+0x412>
 8005f44:	e65d      	b.n	8005c02 <_printf_float+0xb6>
 8005f46:	2301      	movs	r3, #1
 8005f48:	465a      	mov	r2, fp
 8005f4a:	4631      	mov	r1, r6
 8005f4c:	4628      	mov	r0, r5
 8005f4e:	47b8      	blx	r7
 8005f50:	3001      	adds	r0, #1
 8005f52:	f43f ae56 	beq.w	8005c02 <_printf_float+0xb6>
 8005f56:	f108 0801 	add.w	r8, r8, #1
 8005f5a:	45d0      	cmp	r8, sl
 8005f5c:	dbf3      	blt.n	8005f46 <_printf_float+0x3fa>
 8005f5e:	464b      	mov	r3, r9
 8005f60:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005f64:	e6df      	b.n	8005d26 <_printf_float+0x1da>
 8005f66:	f04f 0800 	mov.w	r8, #0
 8005f6a:	f104 0b1a 	add.w	fp, r4, #26
 8005f6e:	e7f4      	b.n	8005f5a <_printf_float+0x40e>
 8005f70:	2301      	movs	r3, #1
 8005f72:	4642      	mov	r2, r8
 8005f74:	e7e1      	b.n	8005f3a <_printf_float+0x3ee>
 8005f76:	2301      	movs	r3, #1
 8005f78:	464a      	mov	r2, r9
 8005f7a:	4631      	mov	r1, r6
 8005f7c:	4628      	mov	r0, r5
 8005f7e:	47b8      	blx	r7
 8005f80:	3001      	adds	r0, #1
 8005f82:	f43f ae3e 	beq.w	8005c02 <_printf_float+0xb6>
 8005f86:	f108 0801 	add.w	r8, r8, #1
 8005f8a:	68e3      	ldr	r3, [r4, #12]
 8005f8c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005f8e:	1a5b      	subs	r3, r3, r1
 8005f90:	4543      	cmp	r3, r8
 8005f92:	dcf0      	bgt.n	8005f76 <_printf_float+0x42a>
 8005f94:	e6fc      	b.n	8005d90 <_printf_float+0x244>
 8005f96:	f04f 0800 	mov.w	r8, #0
 8005f9a:	f104 0919 	add.w	r9, r4, #25
 8005f9e:	e7f4      	b.n	8005f8a <_printf_float+0x43e>

08005fa0 <_printf_common>:
 8005fa0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fa4:	4616      	mov	r6, r2
 8005fa6:	4698      	mov	r8, r3
 8005fa8:	688a      	ldr	r2, [r1, #8]
 8005faa:	690b      	ldr	r3, [r1, #16]
 8005fac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005fb0:	4293      	cmp	r3, r2
 8005fb2:	bfb8      	it	lt
 8005fb4:	4613      	movlt	r3, r2
 8005fb6:	6033      	str	r3, [r6, #0]
 8005fb8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005fbc:	4607      	mov	r7, r0
 8005fbe:	460c      	mov	r4, r1
 8005fc0:	b10a      	cbz	r2, 8005fc6 <_printf_common+0x26>
 8005fc2:	3301      	adds	r3, #1
 8005fc4:	6033      	str	r3, [r6, #0]
 8005fc6:	6823      	ldr	r3, [r4, #0]
 8005fc8:	0699      	lsls	r1, r3, #26
 8005fca:	bf42      	ittt	mi
 8005fcc:	6833      	ldrmi	r3, [r6, #0]
 8005fce:	3302      	addmi	r3, #2
 8005fd0:	6033      	strmi	r3, [r6, #0]
 8005fd2:	6825      	ldr	r5, [r4, #0]
 8005fd4:	f015 0506 	ands.w	r5, r5, #6
 8005fd8:	d106      	bne.n	8005fe8 <_printf_common+0x48>
 8005fda:	f104 0a19 	add.w	sl, r4, #25
 8005fde:	68e3      	ldr	r3, [r4, #12]
 8005fe0:	6832      	ldr	r2, [r6, #0]
 8005fe2:	1a9b      	subs	r3, r3, r2
 8005fe4:	42ab      	cmp	r3, r5
 8005fe6:	dc26      	bgt.n	8006036 <_printf_common+0x96>
 8005fe8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005fec:	6822      	ldr	r2, [r4, #0]
 8005fee:	3b00      	subs	r3, #0
 8005ff0:	bf18      	it	ne
 8005ff2:	2301      	movne	r3, #1
 8005ff4:	0692      	lsls	r2, r2, #26
 8005ff6:	d42b      	bmi.n	8006050 <_printf_common+0xb0>
 8005ff8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005ffc:	4641      	mov	r1, r8
 8005ffe:	4638      	mov	r0, r7
 8006000:	47c8      	blx	r9
 8006002:	3001      	adds	r0, #1
 8006004:	d01e      	beq.n	8006044 <_printf_common+0xa4>
 8006006:	6823      	ldr	r3, [r4, #0]
 8006008:	6922      	ldr	r2, [r4, #16]
 800600a:	f003 0306 	and.w	r3, r3, #6
 800600e:	2b04      	cmp	r3, #4
 8006010:	bf02      	ittt	eq
 8006012:	68e5      	ldreq	r5, [r4, #12]
 8006014:	6833      	ldreq	r3, [r6, #0]
 8006016:	1aed      	subeq	r5, r5, r3
 8006018:	68a3      	ldr	r3, [r4, #8]
 800601a:	bf0c      	ite	eq
 800601c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006020:	2500      	movne	r5, #0
 8006022:	4293      	cmp	r3, r2
 8006024:	bfc4      	itt	gt
 8006026:	1a9b      	subgt	r3, r3, r2
 8006028:	18ed      	addgt	r5, r5, r3
 800602a:	2600      	movs	r6, #0
 800602c:	341a      	adds	r4, #26
 800602e:	42b5      	cmp	r5, r6
 8006030:	d11a      	bne.n	8006068 <_printf_common+0xc8>
 8006032:	2000      	movs	r0, #0
 8006034:	e008      	b.n	8006048 <_printf_common+0xa8>
 8006036:	2301      	movs	r3, #1
 8006038:	4652      	mov	r2, sl
 800603a:	4641      	mov	r1, r8
 800603c:	4638      	mov	r0, r7
 800603e:	47c8      	blx	r9
 8006040:	3001      	adds	r0, #1
 8006042:	d103      	bne.n	800604c <_printf_common+0xac>
 8006044:	f04f 30ff 	mov.w	r0, #4294967295
 8006048:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800604c:	3501      	adds	r5, #1
 800604e:	e7c6      	b.n	8005fde <_printf_common+0x3e>
 8006050:	18e1      	adds	r1, r4, r3
 8006052:	1c5a      	adds	r2, r3, #1
 8006054:	2030      	movs	r0, #48	@ 0x30
 8006056:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800605a:	4422      	add	r2, r4
 800605c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006060:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006064:	3302      	adds	r3, #2
 8006066:	e7c7      	b.n	8005ff8 <_printf_common+0x58>
 8006068:	2301      	movs	r3, #1
 800606a:	4622      	mov	r2, r4
 800606c:	4641      	mov	r1, r8
 800606e:	4638      	mov	r0, r7
 8006070:	47c8      	blx	r9
 8006072:	3001      	adds	r0, #1
 8006074:	d0e6      	beq.n	8006044 <_printf_common+0xa4>
 8006076:	3601      	adds	r6, #1
 8006078:	e7d9      	b.n	800602e <_printf_common+0x8e>
	...

0800607c <_printf_i>:
 800607c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006080:	7e0f      	ldrb	r7, [r1, #24]
 8006082:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006084:	2f78      	cmp	r7, #120	@ 0x78
 8006086:	4691      	mov	r9, r2
 8006088:	4680      	mov	r8, r0
 800608a:	460c      	mov	r4, r1
 800608c:	469a      	mov	sl, r3
 800608e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006092:	d807      	bhi.n	80060a4 <_printf_i+0x28>
 8006094:	2f62      	cmp	r7, #98	@ 0x62
 8006096:	d80a      	bhi.n	80060ae <_printf_i+0x32>
 8006098:	2f00      	cmp	r7, #0
 800609a:	f000 80d2 	beq.w	8006242 <_printf_i+0x1c6>
 800609e:	2f58      	cmp	r7, #88	@ 0x58
 80060a0:	f000 80b9 	beq.w	8006216 <_printf_i+0x19a>
 80060a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80060a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80060ac:	e03a      	b.n	8006124 <_printf_i+0xa8>
 80060ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80060b2:	2b15      	cmp	r3, #21
 80060b4:	d8f6      	bhi.n	80060a4 <_printf_i+0x28>
 80060b6:	a101      	add	r1, pc, #4	@ (adr r1, 80060bc <_printf_i+0x40>)
 80060b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80060bc:	08006115 	.word	0x08006115
 80060c0:	08006129 	.word	0x08006129
 80060c4:	080060a5 	.word	0x080060a5
 80060c8:	080060a5 	.word	0x080060a5
 80060cc:	080060a5 	.word	0x080060a5
 80060d0:	080060a5 	.word	0x080060a5
 80060d4:	08006129 	.word	0x08006129
 80060d8:	080060a5 	.word	0x080060a5
 80060dc:	080060a5 	.word	0x080060a5
 80060e0:	080060a5 	.word	0x080060a5
 80060e4:	080060a5 	.word	0x080060a5
 80060e8:	08006229 	.word	0x08006229
 80060ec:	08006153 	.word	0x08006153
 80060f0:	080061e3 	.word	0x080061e3
 80060f4:	080060a5 	.word	0x080060a5
 80060f8:	080060a5 	.word	0x080060a5
 80060fc:	0800624b 	.word	0x0800624b
 8006100:	080060a5 	.word	0x080060a5
 8006104:	08006153 	.word	0x08006153
 8006108:	080060a5 	.word	0x080060a5
 800610c:	080060a5 	.word	0x080060a5
 8006110:	080061eb 	.word	0x080061eb
 8006114:	6833      	ldr	r3, [r6, #0]
 8006116:	1d1a      	adds	r2, r3, #4
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	6032      	str	r2, [r6, #0]
 800611c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006120:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006124:	2301      	movs	r3, #1
 8006126:	e09d      	b.n	8006264 <_printf_i+0x1e8>
 8006128:	6833      	ldr	r3, [r6, #0]
 800612a:	6820      	ldr	r0, [r4, #0]
 800612c:	1d19      	adds	r1, r3, #4
 800612e:	6031      	str	r1, [r6, #0]
 8006130:	0606      	lsls	r6, r0, #24
 8006132:	d501      	bpl.n	8006138 <_printf_i+0xbc>
 8006134:	681d      	ldr	r5, [r3, #0]
 8006136:	e003      	b.n	8006140 <_printf_i+0xc4>
 8006138:	0645      	lsls	r5, r0, #25
 800613a:	d5fb      	bpl.n	8006134 <_printf_i+0xb8>
 800613c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006140:	2d00      	cmp	r5, #0
 8006142:	da03      	bge.n	800614c <_printf_i+0xd0>
 8006144:	232d      	movs	r3, #45	@ 0x2d
 8006146:	426d      	negs	r5, r5
 8006148:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800614c:	4859      	ldr	r0, [pc, #356]	@ (80062b4 <_printf_i+0x238>)
 800614e:	230a      	movs	r3, #10
 8006150:	e011      	b.n	8006176 <_printf_i+0xfa>
 8006152:	6821      	ldr	r1, [r4, #0]
 8006154:	6833      	ldr	r3, [r6, #0]
 8006156:	0608      	lsls	r0, r1, #24
 8006158:	f853 5b04 	ldr.w	r5, [r3], #4
 800615c:	d402      	bmi.n	8006164 <_printf_i+0xe8>
 800615e:	0649      	lsls	r1, r1, #25
 8006160:	bf48      	it	mi
 8006162:	b2ad      	uxthmi	r5, r5
 8006164:	2f6f      	cmp	r7, #111	@ 0x6f
 8006166:	4853      	ldr	r0, [pc, #332]	@ (80062b4 <_printf_i+0x238>)
 8006168:	6033      	str	r3, [r6, #0]
 800616a:	bf14      	ite	ne
 800616c:	230a      	movne	r3, #10
 800616e:	2308      	moveq	r3, #8
 8006170:	2100      	movs	r1, #0
 8006172:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006176:	6866      	ldr	r6, [r4, #4]
 8006178:	60a6      	str	r6, [r4, #8]
 800617a:	2e00      	cmp	r6, #0
 800617c:	bfa2      	ittt	ge
 800617e:	6821      	ldrge	r1, [r4, #0]
 8006180:	f021 0104 	bicge.w	r1, r1, #4
 8006184:	6021      	strge	r1, [r4, #0]
 8006186:	b90d      	cbnz	r5, 800618c <_printf_i+0x110>
 8006188:	2e00      	cmp	r6, #0
 800618a:	d04b      	beq.n	8006224 <_printf_i+0x1a8>
 800618c:	4616      	mov	r6, r2
 800618e:	fbb5 f1f3 	udiv	r1, r5, r3
 8006192:	fb03 5711 	mls	r7, r3, r1, r5
 8006196:	5dc7      	ldrb	r7, [r0, r7]
 8006198:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800619c:	462f      	mov	r7, r5
 800619e:	42bb      	cmp	r3, r7
 80061a0:	460d      	mov	r5, r1
 80061a2:	d9f4      	bls.n	800618e <_printf_i+0x112>
 80061a4:	2b08      	cmp	r3, #8
 80061a6:	d10b      	bne.n	80061c0 <_printf_i+0x144>
 80061a8:	6823      	ldr	r3, [r4, #0]
 80061aa:	07df      	lsls	r7, r3, #31
 80061ac:	d508      	bpl.n	80061c0 <_printf_i+0x144>
 80061ae:	6923      	ldr	r3, [r4, #16]
 80061b0:	6861      	ldr	r1, [r4, #4]
 80061b2:	4299      	cmp	r1, r3
 80061b4:	bfde      	ittt	le
 80061b6:	2330      	movle	r3, #48	@ 0x30
 80061b8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80061bc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80061c0:	1b92      	subs	r2, r2, r6
 80061c2:	6122      	str	r2, [r4, #16]
 80061c4:	f8cd a000 	str.w	sl, [sp]
 80061c8:	464b      	mov	r3, r9
 80061ca:	aa03      	add	r2, sp, #12
 80061cc:	4621      	mov	r1, r4
 80061ce:	4640      	mov	r0, r8
 80061d0:	f7ff fee6 	bl	8005fa0 <_printf_common>
 80061d4:	3001      	adds	r0, #1
 80061d6:	d14a      	bne.n	800626e <_printf_i+0x1f2>
 80061d8:	f04f 30ff 	mov.w	r0, #4294967295
 80061dc:	b004      	add	sp, #16
 80061de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061e2:	6823      	ldr	r3, [r4, #0]
 80061e4:	f043 0320 	orr.w	r3, r3, #32
 80061e8:	6023      	str	r3, [r4, #0]
 80061ea:	4833      	ldr	r0, [pc, #204]	@ (80062b8 <_printf_i+0x23c>)
 80061ec:	2778      	movs	r7, #120	@ 0x78
 80061ee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80061f2:	6823      	ldr	r3, [r4, #0]
 80061f4:	6831      	ldr	r1, [r6, #0]
 80061f6:	061f      	lsls	r7, r3, #24
 80061f8:	f851 5b04 	ldr.w	r5, [r1], #4
 80061fc:	d402      	bmi.n	8006204 <_printf_i+0x188>
 80061fe:	065f      	lsls	r7, r3, #25
 8006200:	bf48      	it	mi
 8006202:	b2ad      	uxthmi	r5, r5
 8006204:	6031      	str	r1, [r6, #0]
 8006206:	07d9      	lsls	r1, r3, #31
 8006208:	bf44      	itt	mi
 800620a:	f043 0320 	orrmi.w	r3, r3, #32
 800620e:	6023      	strmi	r3, [r4, #0]
 8006210:	b11d      	cbz	r5, 800621a <_printf_i+0x19e>
 8006212:	2310      	movs	r3, #16
 8006214:	e7ac      	b.n	8006170 <_printf_i+0xf4>
 8006216:	4827      	ldr	r0, [pc, #156]	@ (80062b4 <_printf_i+0x238>)
 8006218:	e7e9      	b.n	80061ee <_printf_i+0x172>
 800621a:	6823      	ldr	r3, [r4, #0]
 800621c:	f023 0320 	bic.w	r3, r3, #32
 8006220:	6023      	str	r3, [r4, #0]
 8006222:	e7f6      	b.n	8006212 <_printf_i+0x196>
 8006224:	4616      	mov	r6, r2
 8006226:	e7bd      	b.n	80061a4 <_printf_i+0x128>
 8006228:	6833      	ldr	r3, [r6, #0]
 800622a:	6825      	ldr	r5, [r4, #0]
 800622c:	6961      	ldr	r1, [r4, #20]
 800622e:	1d18      	adds	r0, r3, #4
 8006230:	6030      	str	r0, [r6, #0]
 8006232:	062e      	lsls	r6, r5, #24
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	d501      	bpl.n	800623c <_printf_i+0x1c0>
 8006238:	6019      	str	r1, [r3, #0]
 800623a:	e002      	b.n	8006242 <_printf_i+0x1c6>
 800623c:	0668      	lsls	r0, r5, #25
 800623e:	d5fb      	bpl.n	8006238 <_printf_i+0x1bc>
 8006240:	8019      	strh	r1, [r3, #0]
 8006242:	2300      	movs	r3, #0
 8006244:	6123      	str	r3, [r4, #16]
 8006246:	4616      	mov	r6, r2
 8006248:	e7bc      	b.n	80061c4 <_printf_i+0x148>
 800624a:	6833      	ldr	r3, [r6, #0]
 800624c:	1d1a      	adds	r2, r3, #4
 800624e:	6032      	str	r2, [r6, #0]
 8006250:	681e      	ldr	r6, [r3, #0]
 8006252:	6862      	ldr	r2, [r4, #4]
 8006254:	2100      	movs	r1, #0
 8006256:	4630      	mov	r0, r6
 8006258:	f7f9 ffc2 	bl	80001e0 <memchr>
 800625c:	b108      	cbz	r0, 8006262 <_printf_i+0x1e6>
 800625e:	1b80      	subs	r0, r0, r6
 8006260:	6060      	str	r0, [r4, #4]
 8006262:	6863      	ldr	r3, [r4, #4]
 8006264:	6123      	str	r3, [r4, #16]
 8006266:	2300      	movs	r3, #0
 8006268:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800626c:	e7aa      	b.n	80061c4 <_printf_i+0x148>
 800626e:	6923      	ldr	r3, [r4, #16]
 8006270:	4632      	mov	r2, r6
 8006272:	4649      	mov	r1, r9
 8006274:	4640      	mov	r0, r8
 8006276:	47d0      	blx	sl
 8006278:	3001      	adds	r0, #1
 800627a:	d0ad      	beq.n	80061d8 <_printf_i+0x15c>
 800627c:	6823      	ldr	r3, [r4, #0]
 800627e:	079b      	lsls	r3, r3, #30
 8006280:	d413      	bmi.n	80062aa <_printf_i+0x22e>
 8006282:	68e0      	ldr	r0, [r4, #12]
 8006284:	9b03      	ldr	r3, [sp, #12]
 8006286:	4298      	cmp	r0, r3
 8006288:	bfb8      	it	lt
 800628a:	4618      	movlt	r0, r3
 800628c:	e7a6      	b.n	80061dc <_printf_i+0x160>
 800628e:	2301      	movs	r3, #1
 8006290:	4632      	mov	r2, r6
 8006292:	4649      	mov	r1, r9
 8006294:	4640      	mov	r0, r8
 8006296:	47d0      	blx	sl
 8006298:	3001      	adds	r0, #1
 800629a:	d09d      	beq.n	80061d8 <_printf_i+0x15c>
 800629c:	3501      	adds	r5, #1
 800629e:	68e3      	ldr	r3, [r4, #12]
 80062a0:	9903      	ldr	r1, [sp, #12]
 80062a2:	1a5b      	subs	r3, r3, r1
 80062a4:	42ab      	cmp	r3, r5
 80062a6:	dcf2      	bgt.n	800628e <_printf_i+0x212>
 80062a8:	e7eb      	b.n	8006282 <_printf_i+0x206>
 80062aa:	2500      	movs	r5, #0
 80062ac:	f104 0619 	add.w	r6, r4, #25
 80062b0:	e7f5      	b.n	800629e <_printf_i+0x222>
 80062b2:	bf00      	nop
 80062b4:	080088c2 	.word	0x080088c2
 80062b8:	080088d3 	.word	0x080088d3

080062bc <std>:
 80062bc:	2300      	movs	r3, #0
 80062be:	b510      	push	{r4, lr}
 80062c0:	4604      	mov	r4, r0
 80062c2:	e9c0 3300 	strd	r3, r3, [r0]
 80062c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80062ca:	6083      	str	r3, [r0, #8]
 80062cc:	8181      	strh	r1, [r0, #12]
 80062ce:	6643      	str	r3, [r0, #100]	@ 0x64
 80062d0:	81c2      	strh	r2, [r0, #14]
 80062d2:	6183      	str	r3, [r0, #24]
 80062d4:	4619      	mov	r1, r3
 80062d6:	2208      	movs	r2, #8
 80062d8:	305c      	adds	r0, #92	@ 0x5c
 80062da:	f000 f926 	bl	800652a <memset>
 80062de:	4b0d      	ldr	r3, [pc, #52]	@ (8006314 <std+0x58>)
 80062e0:	6263      	str	r3, [r4, #36]	@ 0x24
 80062e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006318 <std+0x5c>)
 80062e4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80062e6:	4b0d      	ldr	r3, [pc, #52]	@ (800631c <std+0x60>)
 80062e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80062ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006320 <std+0x64>)
 80062ec:	6323      	str	r3, [r4, #48]	@ 0x30
 80062ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006324 <std+0x68>)
 80062f0:	6224      	str	r4, [r4, #32]
 80062f2:	429c      	cmp	r4, r3
 80062f4:	d006      	beq.n	8006304 <std+0x48>
 80062f6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80062fa:	4294      	cmp	r4, r2
 80062fc:	d002      	beq.n	8006304 <std+0x48>
 80062fe:	33d0      	adds	r3, #208	@ 0xd0
 8006300:	429c      	cmp	r4, r3
 8006302:	d105      	bne.n	8006310 <std+0x54>
 8006304:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800630c:	f000 b98a 	b.w	8006624 <__retarget_lock_init_recursive>
 8006310:	bd10      	pop	{r4, pc}
 8006312:	bf00      	nop
 8006314:	080064a5 	.word	0x080064a5
 8006318:	080064c7 	.word	0x080064c7
 800631c:	080064ff 	.word	0x080064ff
 8006320:	08006523 	.word	0x08006523
 8006324:	20000428 	.word	0x20000428

08006328 <stdio_exit_handler>:
 8006328:	4a02      	ldr	r2, [pc, #8]	@ (8006334 <stdio_exit_handler+0xc>)
 800632a:	4903      	ldr	r1, [pc, #12]	@ (8006338 <stdio_exit_handler+0x10>)
 800632c:	4803      	ldr	r0, [pc, #12]	@ (800633c <stdio_exit_handler+0x14>)
 800632e:	f000 b869 	b.w	8006404 <_fwalk_sglue>
 8006332:	bf00      	nop
 8006334:	20000010 	.word	0x20000010
 8006338:	08008209 	.word	0x08008209
 800633c:	20000020 	.word	0x20000020

08006340 <cleanup_stdio>:
 8006340:	6841      	ldr	r1, [r0, #4]
 8006342:	4b0c      	ldr	r3, [pc, #48]	@ (8006374 <cleanup_stdio+0x34>)
 8006344:	4299      	cmp	r1, r3
 8006346:	b510      	push	{r4, lr}
 8006348:	4604      	mov	r4, r0
 800634a:	d001      	beq.n	8006350 <cleanup_stdio+0x10>
 800634c:	f001 ff5c 	bl	8008208 <_fflush_r>
 8006350:	68a1      	ldr	r1, [r4, #8]
 8006352:	4b09      	ldr	r3, [pc, #36]	@ (8006378 <cleanup_stdio+0x38>)
 8006354:	4299      	cmp	r1, r3
 8006356:	d002      	beq.n	800635e <cleanup_stdio+0x1e>
 8006358:	4620      	mov	r0, r4
 800635a:	f001 ff55 	bl	8008208 <_fflush_r>
 800635e:	68e1      	ldr	r1, [r4, #12]
 8006360:	4b06      	ldr	r3, [pc, #24]	@ (800637c <cleanup_stdio+0x3c>)
 8006362:	4299      	cmp	r1, r3
 8006364:	d004      	beq.n	8006370 <cleanup_stdio+0x30>
 8006366:	4620      	mov	r0, r4
 8006368:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800636c:	f001 bf4c 	b.w	8008208 <_fflush_r>
 8006370:	bd10      	pop	{r4, pc}
 8006372:	bf00      	nop
 8006374:	20000428 	.word	0x20000428
 8006378:	20000490 	.word	0x20000490
 800637c:	200004f8 	.word	0x200004f8

08006380 <global_stdio_init.part.0>:
 8006380:	b510      	push	{r4, lr}
 8006382:	4b0b      	ldr	r3, [pc, #44]	@ (80063b0 <global_stdio_init.part.0+0x30>)
 8006384:	4c0b      	ldr	r4, [pc, #44]	@ (80063b4 <global_stdio_init.part.0+0x34>)
 8006386:	4a0c      	ldr	r2, [pc, #48]	@ (80063b8 <global_stdio_init.part.0+0x38>)
 8006388:	601a      	str	r2, [r3, #0]
 800638a:	4620      	mov	r0, r4
 800638c:	2200      	movs	r2, #0
 800638e:	2104      	movs	r1, #4
 8006390:	f7ff ff94 	bl	80062bc <std>
 8006394:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006398:	2201      	movs	r2, #1
 800639a:	2109      	movs	r1, #9
 800639c:	f7ff ff8e 	bl	80062bc <std>
 80063a0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80063a4:	2202      	movs	r2, #2
 80063a6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063aa:	2112      	movs	r1, #18
 80063ac:	f7ff bf86 	b.w	80062bc <std>
 80063b0:	20000560 	.word	0x20000560
 80063b4:	20000428 	.word	0x20000428
 80063b8:	08006329 	.word	0x08006329

080063bc <__sfp_lock_acquire>:
 80063bc:	4801      	ldr	r0, [pc, #4]	@ (80063c4 <__sfp_lock_acquire+0x8>)
 80063be:	f000 b932 	b.w	8006626 <__retarget_lock_acquire_recursive>
 80063c2:	bf00      	nop
 80063c4:	20000569 	.word	0x20000569

080063c8 <__sfp_lock_release>:
 80063c8:	4801      	ldr	r0, [pc, #4]	@ (80063d0 <__sfp_lock_release+0x8>)
 80063ca:	f000 b92d 	b.w	8006628 <__retarget_lock_release_recursive>
 80063ce:	bf00      	nop
 80063d0:	20000569 	.word	0x20000569

080063d4 <__sinit>:
 80063d4:	b510      	push	{r4, lr}
 80063d6:	4604      	mov	r4, r0
 80063d8:	f7ff fff0 	bl	80063bc <__sfp_lock_acquire>
 80063dc:	6a23      	ldr	r3, [r4, #32]
 80063de:	b11b      	cbz	r3, 80063e8 <__sinit+0x14>
 80063e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80063e4:	f7ff bff0 	b.w	80063c8 <__sfp_lock_release>
 80063e8:	4b04      	ldr	r3, [pc, #16]	@ (80063fc <__sinit+0x28>)
 80063ea:	6223      	str	r3, [r4, #32]
 80063ec:	4b04      	ldr	r3, [pc, #16]	@ (8006400 <__sinit+0x2c>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d1f5      	bne.n	80063e0 <__sinit+0xc>
 80063f4:	f7ff ffc4 	bl	8006380 <global_stdio_init.part.0>
 80063f8:	e7f2      	b.n	80063e0 <__sinit+0xc>
 80063fa:	bf00      	nop
 80063fc:	08006341 	.word	0x08006341
 8006400:	20000560 	.word	0x20000560

08006404 <_fwalk_sglue>:
 8006404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006408:	4607      	mov	r7, r0
 800640a:	4688      	mov	r8, r1
 800640c:	4614      	mov	r4, r2
 800640e:	2600      	movs	r6, #0
 8006410:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006414:	f1b9 0901 	subs.w	r9, r9, #1
 8006418:	d505      	bpl.n	8006426 <_fwalk_sglue+0x22>
 800641a:	6824      	ldr	r4, [r4, #0]
 800641c:	2c00      	cmp	r4, #0
 800641e:	d1f7      	bne.n	8006410 <_fwalk_sglue+0xc>
 8006420:	4630      	mov	r0, r6
 8006422:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006426:	89ab      	ldrh	r3, [r5, #12]
 8006428:	2b01      	cmp	r3, #1
 800642a:	d907      	bls.n	800643c <_fwalk_sglue+0x38>
 800642c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006430:	3301      	adds	r3, #1
 8006432:	d003      	beq.n	800643c <_fwalk_sglue+0x38>
 8006434:	4629      	mov	r1, r5
 8006436:	4638      	mov	r0, r7
 8006438:	47c0      	blx	r8
 800643a:	4306      	orrs	r6, r0
 800643c:	3568      	adds	r5, #104	@ 0x68
 800643e:	e7e9      	b.n	8006414 <_fwalk_sglue+0x10>

08006440 <iprintf>:
 8006440:	b40f      	push	{r0, r1, r2, r3}
 8006442:	b507      	push	{r0, r1, r2, lr}
 8006444:	4906      	ldr	r1, [pc, #24]	@ (8006460 <iprintf+0x20>)
 8006446:	ab04      	add	r3, sp, #16
 8006448:	6808      	ldr	r0, [r1, #0]
 800644a:	f853 2b04 	ldr.w	r2, [r3], #4
 800644e:	6881      	ldr	r1, [r0, #8]
 8006450:	9301      	str	r3, [sp, #4]
 8006452:	f001 fd3d 	bl	8007ed0 <_vfiprintf_r>
 8006456:	b003      	add	sp, #12
 8006458:	f85d eb04 	ldr.w	lr, [sp], #4
 800645c:	b004      	add	sp, #16
 800645e:	4770      	bx	lr
 8006460:	2000001c 	.word	0x2000001c

08006464 <siprintf>:
 8006464:	b40e      	push	{r1, r2, r3}
 8006466:	b500      	push	{lr}
 8006468:	b09c      	sub	sp, #112	@ 0x70
 800646a:	ab1d      	add	r3, sp, #116	@ 0x74
 800646c:	9002      	str	r0, [sp, #8]
 800646e:	9006      	str	r0, [sp, #24]
 8006470:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006474:	4809      	ldr	r0, [pc, #36]	@ (800649c <siprintf+0x38>)
 8006476:	9107      	str	r1, [sp, #28]
 8006478:	9104      	str	r1, [sp, #16]
 800647a:	4909      	ldr	r1, [pc, #36]	@ (80064a0 <siprintf+0x3c>)
 800647c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006480:	9105      	str	r1, [sp, #20]
 8006482:	6800      	ldr	r0, [r0, #0]
 8006484:	9301      	str	r3, [sp, #4]
 8006486:	a902      	add	r1, sp, #8
 8006488:	f001 fbfc 	bl	8007c84 <_svfiprintf_r>
 800648c:	9b02      	ldr	r3, [sp, #8]
 800648e:	2200      	movs	r2, #0
 8006490:	701a      	strb	r2, [r3, #0]
 8006492:	b01c      	add	sp, #112	@ 0x70
 8006494:	f85d eb04 	ldr.w	lr, [sp], #4
 8006498:	b003      	add	sp, #12
 800649a:	4770      	bx	lr
 800649c:	2000001c 	.word	0x2000001c
 80064a0:	ffff0208 	.word	0xffff0208

080064a4 <__sread>:
 80064a4:	b510      	push	{r4, lr}
 80064a6:	460c      	mov	r4, r1
 80064a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064ac:	f000 f86c 	bl	8006588 <_read_r>
 80064b0:	2800      	cmp	r0, #0
 80064b2:	bfab      	itete	ge
 80064b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80064b6:	89a3      	ldrhlt	r3, [r4, #12]
 80064b8:	181b      	addge	r3, r3, r0
 80064ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80064be:	bfac      	ite	ge
 80064c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80064c2:	81a3      	strhlt	r3, [r4, #12]
 80064c4:	bd10      	pop	{r4, pc}

080064c6 <__swrite>:
 80064c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064ca:	461f      	mov	r7, r3
 80064cc:	898b      	ldrh	r3, [r1, #12]
 80064ce:	05db      	lsls	r3, r3, #23
 80064d0:	4605      	mov	r5, r0
 80064d2:	460c      	mov	r4, r1
 80064d4:	4616      	mov	r6, r2
 80064d6:	d505      	bpl.n	80064e4 <__swrite+0x1e>
 80064d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064dc:	2302      	movs	r3, #2
 80064de:	2200      	movs	r2, #0
 80064e0:	f000 f840 	bl	8006564 <_lseek_r>
 80064e4:	89a3      	ldrh	r3, [r4, #12]
 80064e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80064ee:	81a3      	strh	r3, [r4, #12]
 80064f0:	4632      	mov	r2, r6
 80064f2:	463b      	mov	r3, r7
 80064f4:	4628      	mov	r0, r5
 80064f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064fa:	f000 b857 	b.w	80065ac <_write_r>

080064fe <__sseek>:
 80064fe:	b510      	push	{r4, lr}
 8006500:	460c      	mov	r4, r1
 8006502:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006506:	f000 f82d 	bl	8006564 <_lseek_r>
 800650a:	1c43      	adds	r3, r0, #1
 800650c:	89a3      	ldrh	r3, [r4, #12]
 800650e:	bf15      	itete	ne
 8006510:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006512:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006516:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800651a:	81a3      	strheq	r3, [r4, #12]
 800651c:	bf18      	it	ne
 800651e:	81a3      	strhne	r3, [r4, #12]
 8006520:	bd10      	pop	{r4, pc}

08006522 <__sclose>:
 8006522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006526:	f000 b80d 	b.w	8006544 <_close_r>

0800652a <memset>:
 800652a:	4402      	add	r2, r0
 800652c:	4603      	mov	r3, r0
 800652e:	4293      	cmp	r3, r2
 8006530:	d100      	bne.n	8006534 <memset+0xa>
 8006532:	4770      	bx	lr
 8006534:	f803 1b01 	strb.w	r1, [r3], #1
 8006538:	e7f9      	b.n	800652e <memset+0x4>
	...

0800653c <_localeconv_r>:
 800653c:	4800      	ldr	r0, [pc, #0]	@ (8006540 <_localeconv_r+0x4>)
 800653e:	4770      	bx	lr
 8006540:	2000015c 	.word	0x2000015c

08006544 <_close_r>:
 8006544:	b538      	push	{r3, r4, r5, lr}
 8006546:	4d06      	ldr	r5, [pc, #24]	@ (8006560 <_close_r+0x1c>)
 8006548:	2300      	movs	r3, #0
 800654a:	4604      	mov	r4, r0
 800654c:	4608      	mov	r0, r1
 800654e:	602b      	str	r3, [r5, #0]
 8006550:	f7fb fa7a 	bl	8001a48 <_close>
 8006554:	1c43      	adds	r3, r0, #1
 8006556:	d102      	bne.n	800655e <_close_r+0x1a>
 8006558:	682b      	ldr	r3, [r5, #0]
 800655a:	b103      	cbz	r3, 800655e <_close_r+0x1a>
 800655c:	6023      	str	r3, [r4, #0]
 800655e:	bd38      	pop	{r3, r4, r5, pc}
 8006560:	20000564 	.word	0x20000564

08006564 <_lseek_r>:
 8006564:	b538      	push	{r3, r4, r5, lr}
 8006566:	4d07      	ldr	r5, [pc, #28]	@ (8006584 <_lseek_r+0x20>)
 8006568:	4604      	mov	r4, r0
 800656a:	4608      	mov	r0, r1
 800656c:	4611      	mov	r1, r2
 800656e:	2200      	movs	r2, #0
 8006570:	602a      	str	r2, [r5, #0]
 8006572:	461a      	mov	r2, r3
 8006574:	f7fb fa8f 	bl	8001a96 <_lseek>
 8006578:	1c43      	adds	r3, r0, #1
 800657a:	d102      	bne.n	8006582 <_lseek_r+0x1e>
 800657c:	682b      	ldr	r3, [r5, #0]
 800657e:	b103      	cbz	r3, 8006582 <_lseek_r+0x1e>
 8006580:	6023      	str	r3, [r4, #0]
 8006582:	bd38      	pop	{r3, r4, r5, pc}
 8006584:	20000564 	.word	0x20000564

08006588 <_read_r>:
 8006588:	b538      	push	{r3, r4, r5, lr}
 800658a:	4d07      	ldr	r5, [pc, #28]	@ (80065a8 <_read_r+0x20>)
 800658c:	4604      	mov	r4, r0
 800658e:	4608      	mov	r0, r1
 8006590:	4611      	mov	r1, r2
 8006592:	2200      	movs	r2, #0
 8006594:	602a      	str	r2, [r5, #0]
 8006596:	461a      	mov	r2, r3
 8006598:	f7fb fa1d 	bl	80019d6 <_read>
 800659c:	1c43      	adds	r3, r0, #1
 800659e:	d102      	bne.n	80065a6 <_read_r+0x1e>
 80065a0:	682b      	ldr	r3, [r5, #0]
 80065a2:	b103      	cbz	r3, 80065a6 <_read_r+0x1e>
 80065a4:	6023      	str	r3, [r4, #0]
 80065a6:	bd38      	pop	{r3, r4, r5, pc}
 80065a8:	20000564 	.word	0x20000564

080065ac <_write_r>:
 80065ac:	b538      	push	{r3, r4, r5, lr}
 80065ae:	4d07      	ldr	r5, [pc, #28]	@ (80065cc <_write_r+0x20>)
 80065b0:	4604      	mov	r4, r0
 80065b2:	4608      	mov	r0, r1
 80065b4:	4611      	mov	r1, r2
 80065b6:	2200      	movs	r2, #0
 80065b8:	602a      	str	r2, [r5, #0]
 80065ba:	461a      	mov	r2, r3
 80065bc:	f7fb fa28 	bl	8001a10 <_write>
 80065c0:	1c43      	adds	r3, r0, #1
 80065c2:	d102      	bne.n	80065ca <_write_r+0x1e>
 80065c4:	682b      	ldr	r3, [r5, #0]
 80065c6:	b103      	cbz	r3, 80065ca <_write_r+0x1e>
 80065c8:	6023      	str	r3, [r4, #0]
 80065ca:	bd38      	pop	{r3, r4, r5, pc}
 80065cc:	20000564 	.word	0x20000564

080065d0 <__errno>:
 80065d0:	4b01      	ldr	r3, [pc, #4]	@ (80065d8 <__errno+0x8>)
 80065d2:	6818      	ldr	r0, [r3, #0]
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	2000001c 	.word	0x2000001c

080065dc <__libc_init_array>:
 80065dc:	b570      	push	{r4, r5, r6, lr}
 80065de:	4d0d      	ldr	r5, [pc, #52]	@ (8006614 <__libc_init_array+0x38>)
 80065e0:	4c0d      	ldr	r4, [pc, #52]	@ (8006618 <__libc_init_array+0x3c>)
 80065e2:	1b64      	subs	r4, r4, r5
 80065e4:	10a4      	asrs	r4, r4, #2
 80065e6:	2600      	movs	r6, #0
 80065e8:	42a6      	cmp	r6, r4
 80065ea:	d109      	bne.n	8006600 <__libc_init_array+0x24>
 80065ec:	4d0b      	ldr	r5, [pc, #44]	@ (800661c <__libc_init_array+0x40>)
 80065ee:	4c0c      	ldr	r4, [pc, #48]	@ (8006620 <__libc_init_array+0x44>)
 80065f0:	f002 f868 	bl	80086c4 <_init>
 80065f4:	1b64      	subs	r4, r4, r5
 80065f6:	10a4      	asrs	r4, r4, #2
 80065f8:	2600      	movs	r6, #0
 80065fa:	42a6      	cmp	r6, r4
 80065fc:	d105      	bne.n	800660a <__libc_init_array+0x2e>
 80065fe:	bd70      	pop	{r4, r5, r6, pc}
 8006600:	f855 3b04 	ldr.w	r3, [r5], #4
 8006604:	4798      	blx	r3
 8006606:	3601      	adds	r6, #1
 8006608:	e7ee      	b.n	80065e8 <__libc_init_array+0xc>
 800660a:	f855 3b04 	ldr.w	r3, [r5], #4
 800660e:	4798      	blx	r3
 8006610:	3601      	adds	r6, #1
 8006612:	e7f2      	b.n	80065fa <__libc_init_array+0x1e>
 8006614:	08008c28 	.word	0x08008c28
 8006618:	08008c28 	.word	0x08008c28
 800661c:	08008c28 	.word	0x08008c28
 8006620:	08008c2c 	.word	0x08008c2c

08006624 <__retarget_lock_init_recursive>:
 8006624:	4770      	bx	lr

08006626 <__retarget_lock_acquire_recursive>:
 8006626:	4770      	bx	lr

08006628 <__retarget_lock_release_recursive>:
 8006628:	4770      	bx	lr

0800662a <quorem>:
 800662a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800662e:	6903      	ldr	r3, [r0, #16]
 8006630:	690c      	ldr	r4, [r1, #16]
 8006632:	42a3      	cmp	r3, r4
 8006634:	4607      	mov	r7, r0
 8006636:	db7e      	blt.n	8006736 <quorem+0x10c>
 8006638:	3c01      	subs	r4, #1
 800663a:	f101 0814 	add.w	r8, r1, #20
 800663e:	00a3      	lsls	r3, r4, #2
 8006640:	f100 0514 	add.w	r5, r0, #20
 8006644:	9300      	str	r3, [sp, #0]
 8006646:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800664a:	9301      	str	r3, [sp, #4]
 800664c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006650:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006654:	3301      	adds	r3, #1
 8006656:	429a      	cmp	r2, r3
 8006658:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800665c:	fbb2 f6f3 	udiv	r6, r2, r3
 8006660:	d32e      	bcc.n	80066c0 <quorem+0x96>
 8006662:	f04f 0a00 	mov.w	sl, #0
 8006666:	46c4      	mov	ip, r8
 8006668:	46ae      	mov	lr, r5
 800666a:	46d3      	mov	fp, sl
 800666c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006670:	b298      	uxth	r0, r3
 8006672:	fb06 a000 	mla	r0, r6, r0, sl
 8006676:	0c02      	lsrs	r2, r0, #16
 8006678:	0c1b      	lsrs	r3, r3, #16
 800667a:	fb06 2303 	mla	r3, r6, r3, r2
 800667e:	f8de 2000 	ldr.w	r2, [lr]
 8006682:	b280      	uxth	r0, r0
 8006684:	b292      	uxth	r2, r2
 8006686:	1a12      	subs	r2, r2, r0
 8006688:	445a      	add	r2, fp
 800668a:	f8de 0000 	ldr.w	r0, [lr]
 800668e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006692:	b29b      	uxth	r3, r3
 8006694:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006698:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800669c:	b292      	uxth	r2, r2
 800669e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80066a2:	45e1      	cmp	r9, ip
 80066a4:	f84e 2b04 	str.w	r2, [lr], #4
 80066a8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80066ac:	d2de      	bcs.n	800666c <quorem+0x42>
 80066ae:	9b00      	ldr	r3, [sp, #0]
 80066b0:	58eb      	ldr	r3, [r5, r3]
 80066b2:	b92b      	cbnz	r3, 80066c0 <quorem+0x96>
 80066b4:	9b01      	ldr	r3, [sp, #4]
 80066b6:	3b04      	subs	r3, #4
 80066b8:	429d      	cmp	r5, r3
 80066ba:	461a      	mov	r2, r3
 80066bc:	d32f      	bcc.n	800671e <quorem+0xf4>
 80066be:	613c      	str	r4, [r7, #16]
 80066c0:	4638      	mov	r0, r7
 80066c2:	f001 f97b 	bl	80079bc <__mcmp>
 80066c6:	2800      	cmp	r0, #0
 80066c8:	db25      	blt.n	8006716 <quorem+0xec>
 80066ca:	4629      	mov	r1, r5
 80066cc:	2000      	movs	r0, #0
 80066ce:	f858 2b04 	ldr.w	r2, [r8], #4
 80066d2:	f8d1 c000 	ldr.w	ip, [r1]
 80066d6:	fa1f fe82 	uxth.w	lr, r2
 80066da:	fa1f f38c 	uxth.w	r3, ip
 80066de:	eba3 030e 	sub.w	r3, r3, lr
 80066e2:	4403      	add	r3, r0
 80066e4:	0c12      	lsrs	r2, r2, #16
 80066e6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80066ea:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80066ee:	b29b      	uxth	r3, r3
 80066f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80066f4:	45c1      	cmp	r9, r8
 80066f6:	f841 3b04 	str.w	r3, [r1], #4
 80066fa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80066fe:	d2e6      	bcs.n	80066ce <quorem+0xa4>
 8006700:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006704:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006708:	b922      	cbnz	r2, 8006714 <quorem+0xea>
 800670a:	3b04      	subs	r3, #4
 800670c:	429d      	cmp	r5, r3
 800670e:	461a      	mov	r2, r3
 8006710:	d30b      	bcc.n	800672a <quorem+0x100>
 8006712:	613c      	str	r4, [r7, #16]
 8006714:	3601      	adds	r6, #1
 8006716:	4630      	mov	r0, r6
 8006718:	b003      	add	sp, #12
 800671a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800671e:	6812      	ldr	r2, [r2, #0]
 8006720:	3b04      	subs	r3, #4
 8006722:	2a00      	cmp	r2, #0
 8006724:	d1cb      	bne.n	80066be <quorem+0x94>
 8006726:	3c01      	subs	r4, #1
 8006728:	e7c6      	b.n	80066b8 <quorem+0x8e>
 800672a:	6812      	ldr	r2, [r2, #0]
 800672c:	3b04      	subs	r3, #4
 800672e:	2a00      	cmp	r2, #0
 8006730:	d1ef      	bne.n	8006712 <quorem+0xe8>
 8006732:	3c01      	subs	r4, #1
 8006734:	e7ea      	b.n	800670c <quorem+0xe2>
 8006736:	2000      	movs	r0, #0
 8006738:	e7ee      	b.n	8006718 <quorem+0xee>
 800673a:	0000      	movs	r0, r0
 800673c:	0000      	movs	r0, r0
	...

08006740 <_dtoa_r>:
 8006740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006744:	69c7      	ldr	r7, [r0, #28]
 8006746:	b099      	sub	sp, #100	@ 0x64
 8006748:	ed8d 0b02 	vstr	d0, [sp, #8]
 800674c:	ec55 4b10 	vmov	r4, r5, d0
 8006750:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8006752:	9109      	str	r1, [sp, #36]	@ 0x24
 8006754:	4683      	mov	fp, r0
 8006756:	920e      	str	r2, [sp, #56]	@ 0x38
 8006758:	9313      	str	r3, [sp, #76]	@ 0x4c
 800675a:	b97f      	cbnz	r7, 800677c <_dtoa_r+0x3c>
 800675c:	2010      	movs	r0, #16
 800675e:	f000 fdfd 	bl	800735c <malloc>
 8006762:	4602      	mov	r2, r0
 8006764:	f8cb 001c 	str.w	r0, [fp, #28]
 8006768:	b920      	cbnz	r0, 8006774 <_dtoa_r+0x34>
 800676a:	4ba7      	ldr	r3, [pc, #668]	@ (8006a08 <_dtoa_r+0x2c8>)
 800676c:	21ef      	movs	r1, #239	@ 0xef
 800676e:	48a7      	ldr	r0, [pc, #668]	@ (8006a0c <_dtoa_r+0x2cc>)
 8006770:	f001 fe3e 	bl	80083f0 <__assert_func>
 8006774:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006778:	6007      	str	r7, [r0, #0]
 800677a:	60c7      	str	r7, [r0, #12]
 800677c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006780:	6819      	ldr	r1, [r3, #0]
 8006782:	b159      	cbz	r1, 800679c <_dtoa_r+0x5c>
 8006784:	685a      	ldr	r2, [r3, #4]
 8006786:	604a      	str	r2, [r1, #4]
 8006788:	2301      	movs	r3, #1
 800678a:	4093      	lsls	r3, r2
 800678c:	608b      	str	r3, [r1, #8]
 800678e:	4658      	mov	r0, fp
 8006790:	f000 feda 	bl	8007548 <_Bfree>
 8006794:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006798:	2200      	movs	r2, #0
 800679a:	601a      	str	r2, [r3, #0]
 800679c:	1e2b      	subs	r3, r5, #0
 800679e:	bfb9      	ittee	lt
 80067a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80067a4:	9303      	strlt	r3, [sp, #12]
 80067a6:	2300      	movge	r3, #0
 80067a8:	6033      	strge	r3, [r6, #0]
 80067aa:	9f03      	ldr	r7, [sp, #12]
 80067ac:	4b98      	ldr	r3, [pc, #608]	@ (8006a10 <_dtoa_r+0x2d0>)
 80067ae:	bfbc      	itt	lt
 80067b0:	2201      	movlt	r2, #1
 80067b2:	6032      	strlt	r2, [r6, #0]
 80067b4:	43bb      	bics	r3, r7
 80067b6:	d112      	bne.n	80067de <_dtoa_r+0x9e>
 80067b8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80067ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 80067be:	6013      	str	r3, [r2, #0]
 80067c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80067c4:	4323      	orrs	r3, r4
 80067c6:	f000 854d 	beq.w	8007264 <_dtoa_r+0xb24>
 80067ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80067cc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006a24 <_dtoa_r+0x2e4>
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f000 854f 	beq.w	8007274 <_dtoa_r+0xb34>
 80067d6:	f10a 0303 	add.w	r3, sl, #3
 80067da:	f000 bd49 	b.w	8007270 <_dtoa_r+0xb30>
 80067de:	ed9d 7b02 	vldr	d7, [sp, #8]
 80067e2:	2200      	movs	r2, #0
 80067e4:	ec51 0b17 	vmov	r0, r1, d7
 80067e8:	2300      	movs	r3, #0
 80067ea:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80067ee:	f7fa f973 	bl	8000ad8 <__aeabi_dcmpeq>
 80067f2:	4680      	mov	r8, r0
 80067f4:	b158      	cbz	r0, 800680e <_dtoa_r+0xce>
 80067f6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80067f8:	2301      	movs	r3, #1
 80067fa:	6013      	str	r3, [r2, #0]
 80067fc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80067fe:	b113      	cbz	r3, 8006806 <_dtoa_r+0xc6>
 8006800:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006802:	4b84      	ldr	r3, [pc, #528]	@ (8006a14 <_dtoa_r+0x2d4>)
 8006804:	6013      	str	r3, [r2, #0]
 8006806:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8006a28 <_dtoa_r+0x2e8>
 800680a:	f000 bd33 	b.w	8007274 <_dtoa_r+0xb34>
 800680e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8006812:	aa16      	add	r2, sp, #88	@ 0x58
 8006814:	a917      	add	r1, sp, #92	@ 0x5c
 8006816:	4658      	mov	r0, fp
 8006818:	f001 f980 	bl	8007b1c <__d2b>
 800681c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006820:	4681      	mov	r9, r0
 8006822:	2e00      	cmp	r6, #0
 8006824:	d077      	beq.n	8006916 <_dtoa_r+0x1d6>
 8006826:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006828:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800682c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006830:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006834:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006838:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800683c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006840:	4619      	mov	r1, r3
 8006842:	2200      	movs	r2, #0
 8006844:	4b74      	ldr	r3, [pc, #464]	@ (8006a18 <_dtoa_r+0x2d8>)
 8006846:	f7f9 fd27 	bl	8000298 <__aeabi_dsub>
 800684a:	a369      	add	r3, pc, #420	@ (adr r3, 80069f0 <_dtoa_r+0x2b0>)
 800684c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006850:	f7f9 feda 	bl	8000608 <__aeabi_dmul>
 8006854:	a368      	add	r3, pc, #416	@ (adr r3, 80069f8 <_dtoa_r+0x2b8>)
 8006856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800685a:	f7f9 fd1f 	bl	800029c <__adddf3>
 800685e:	4604      	mov	r4, r0
 8006860:	4630      	mov	r0, r6
 8006862:	460d      	mov	r5, r1
 8006864:	f7f9 fe66 	bl	8000534 <__aeabi_i2d>
 8006868:	a365      	add	r3, pc, #404	@ (adr r3, 8006a00 <_dtoa_r+0x2c0>)
 800686a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686e:	f7f9 fecb 	bl	8000608 <__aeabi_dmul>
 8006872:	4602      	mov	r2, r0
 8006874:	460b      	mov	r3, r1
 8006876:	4620      	mov	r0, r4
 8006878:	4629      	mov	r1, r5
 800687a:	f7f9 fd0f 	bl	800029c <__adddf3>
 800687e:	4604      	mov	r4, r0
 8006880:	460d      	mov	r5, r1
 8006882:	f7fa f971 	bl	8000b68 <__aeabi_d2iz>
 8006886:	2200      	movs	r2, #0
 8006888:	4607      	mov	r7, r0
 800688a:	2300      	movs	r3, #0
 800688c:	4620      	mov	r0, r4
 800688e:	4629      	mov	r1, r5
 8006890:	f7fa f92c 	bl	8000aec <__aeabi_dcmplt>
 8006894:	b140      	cbz	r0, 80068a8 <_dtoa_r+0x168>
 8006896:	4638      	mov	r0, r7
 8006898:	f7f9 fe4c 	bl	8000534 <__aeabi_i2d>
 800689c:	4622      	mov	r2, r4
 800689e:	462b      	mov	r3, r5
 80068a0:	f7fa f91a 	bl	8000ad8 <__aeabi_dcmpeq>
 80068a4:	b900      	cbnz	r0, 80068a8 <_dtoa_r+0x168>
 80068a6:	3f01      	subs	r7, #1
 80068a8:	2f16      	cmp	r7, #22
 80068aa:	d851      	bhi.n	8006950 <_dtoa_r+0x210>
 80068ac:	4b5b      	ldr	r3, [pc, #364]	@ (8006a1c <_dtoa_r+0x2dc>)
 80068ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80068ba:	f7fa f917 	bl	8000aec <__aeabi_dcmplt>
 80068be:	2800      	cmp	r0, #0
 80068c0:	d048      	beq.n	8006954 <_dtoa_r+0x214>
 80068c2:	3f01      	subs	r7, #1
 80068c4:	2300      	movs	r3, #0
 80068c6:	9312      	str	r3, [sp, #72]	@ 0x48
 80068c8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80068ca:	1b9b      	subs	r3, r3, r6
 80068cc:	1e5a      	subs	r2, r3, #1
 80068ce:	bf44      	itt	mi
 80068d0:	f1c3 0801 	rsbmi	r8, r3, #1
 80068d4:	2300      	movmi	r3, #0
 80068d6:	9208      	str	r2, [sp, #32]
 80068d8:	bf54      	ite	pl
 80068da:	f04f 0800 	movpl.w	r8, #0
 80068de:	9308      	strmi	r3, [sp, #32]
 80068e0:	2f00      	cmp	r7, #0
 80068e2:	db39      	blt.n	8006958 <_dtoa_r+0x218>
 80068e4:	9b08      	ldr	r3, [sp, #32]
 80068e6:	970f      	str	r7, [sp, #60]	@ 0x3c
 80068e8:	443b      	add	r3, r7
 80068ea:	9308      	str	r3, [sp, #32]
 80068ec:	2300      	movs	r3, #0
 80068ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80068f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068f2:	2b09      	cmp	r3, #9
 80068f4:	d864      	bhi.n	80069c0 <_dtoa_r+0x280>
 80068f6:	2b05      	cmp	r3, #5
 80068f8:	bfc4      	itt	gt
 80068fa:	3b04      	subgt	r3, #4
 80068fc:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80068fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006900:	f1a3 0302 	sub.w	r3, r3, #2
 8006904:	bfcc      	ite	gt
 8006906:	2400      	movgt	r4, #0
 8006908:	2401      	movle	r4, #1
 800690a:	2b03      	cmp	r3, #3
 800690c:	d863      	bhi.n	80069d6 <_dtoa_r+0x296>
 800690e:	e8df f003 	tbb	[pc, r3]
 8006912:	372a      	.short	0x372a
 8006914:	5535      	.short	0x5535
 8006916:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800691a:	441e      	add	r6, r3
 800691c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006920:	2b20      	cmp	r3, #32
 8006922:	bfc1      	itttt	gt
 8006924:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006928:	409f      	lslgt	r7, r3
 800692a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800692e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006932:	bfd6      	itet	le
 8006934:	f1c3 0320 	rsble	r3, r3, #32
 8006938:	ea47 0003 	orrgt.w	r0, r7, r3
 800693c:	fa04 f003 	lslle.w	r0, r4, r3
 8006940:	f7f9 fde8 	bl	8000514 <__aeabi_ui2d>
 8006944:	2201      	movs	r2, #1
 8006946:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800694a:	3e01      	subs	r6, #1
 800694c:	9214      	str	r2, [sp, #80]	@ 0x50
 800694e:	e777      	b.n	8006840 <_dtoa_r+0x100>
 8006950:	2301      	movs	r3, #1
 8006952:	e7b8      	b.n	80068c6 <_dtoa_r+0x186>
 8006954:	9012      	str	r0, [sp, #72]	@ 0x48
 8006956:	e7b7      	b.n	80068c8 <_dtoa_r+0x188>
 8006958:	427b      	negs	r3, r7
 800695a:	930a      	str	r3, [sp, #40]	@ 0x28
 800695c:	2300      	movs	r3, #0
 800695e:	eba8 0807 	sub.w	r8, r8, r7
 8006962:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006964:	e7c4      	b.n	80068f0 <_dtoa_r+0x1b0>
 8006966:	2300      	movs	r3, #0
 8006968:	930b      	str	r3, [sp, #44]	@ 0x2c
 800696a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800696c:	2b00      	cmp	r3, #0
 800696e:	dc35      	bgt.n	80069dc <_dtoa_r+0x29c>
 8006970:	2301      	movs	r3, #1
 8006972:	9300      	str	r3, [sp, #0]
 8006974:	9307      	str	r3, [sp, #28]
 8006976:	461a      	mov	r2, r3
 8006978:	920e      	str	r2, [sp, #56]	@ 0x38
 800697a:	e00b      	b.n	8006994 <_dtoa_r+0x254>
 800697c:	2301      	movs	r3, #1
 800697e:	e7f3      	b.n	8006968 <_dtoa_r+0x228>
 8006980:	2300      	movs	r3, #0
 8006982:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006984:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006986:	18fb      	adds	r3, r7, r3
 8006988:	9300      	str	r3, [sp, #0]
 800698a:	3301      	adds	r3, #1
 800698c:	2b01      	cmp	r3, #1
 800698e:	9307      	str	r3, [sp, #28]
 8006990:	bfb8      	it	lt
 8006992:	2301      	movlt	r3, #1
 8006994:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006998:	2100      	movs	r1, #0
 800699a:	2204      	movs	r2, #4
 800699c:	f102 0514 	add.w	r5, r2, #20
 80069a0:	429d      	cmp	r5, r3
 80069a2:	d91f      	bls.n	80069e4 <_dtoa_r+0x2a4>
 80069a4:	6041      	str	r1, [r0, #4]
 80069a6:	4658      	mov	r0, fp
 80069a8:	f000 fd8e 	bl	80074c8 <_Balloc>
 80069ac:	4682      	mov	sl, r0
 80069ae:	2800      	cmp	r0, #0
 80069b0:	d13c      	bne.n	8006a2c <_dtoa_r+0x2ec>
 80069b2:	4b1b      	ldr	r3, [pc, #108]	@ (8006a20 <_dtoa_r+0x2e0>)
 80069b4:	4602      	mov	r2, r0
 80069b6:	f240 11af 	movw	r1, #431	@ 0x1af
 80069ba:	e6d8      	b.n	800676e <_dtoa_r+0x2e>
 80069bc:	2301      	movs	r3, #1
 80069be:	e7e0      	b.n	8006982 <_dtoa_r+0x242>
 80069c0:	2401      	movs	r4, #1
 80069c2:	2300      	movs	r3, #0
 80069c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80069c6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80069c8:	f04f 33ff 	mov.w	r3, #4294967295
 80069cc:	9300      	str	r3, [sp, #0]
 80069ce:	9307      	str	r3, [sp, #28]
 80069d0:	2200      	movs	r2, #0
 80069d2:	2312      	movs	r3, #18
 80069d4:	e7d0      	b.n	8006978 <_dtoa_r+0x238>
 80069d6:	2301      	movs	r3, #1
 80069d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069da:	e7f5      	b.n	80069c8 <_dtoa_r+0x288>
 80069dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069de:	9300      	str	r3, [sp, #0]
 80069e0:	9307      	str	r3, [sp, #28]
 80069e2:	e7d7      	b.n	8006994 <_dtoa_r+0x254>
 80069e4:	3101      	adds	r1, #1
 80069e6:	0052      	lsls	r2, r2, #1
 80069e8:	e7d8      	b.n	800699c <_dtoa_r+0x25c>
 80069ea:	bf00      	nop
 80069ec:	f3af 8000 	nop.w
 80069f0:	636f4361 	.word	0x636f4361
 80069f4:	3fd287a7 	.word	0x3fd287a7
 80069f8:	8b60c8b3 	.word	0x8b60c8b3
 80069fc:	3fc68a28 	.word	0x3fc68a28
 8006a00:	509f79fb 	.word	0x509f79fb
 8006a04:	3fd34413 	.word	0x3fd34413
 8006a08:	080088f1 	.word	0x080088f1
 8006a0c:	08008908 	.word	0x08008908
 8006a10:	7ff00000 	.word	0x7ff00000
 8006a14:	080088c1 	.word	0x080088c1
 8006a18:	3ff80000 	.word	0x3ff80000
 8006a1c:	08008a00 	.word	0x08008a00
 8006a20:	08008960 	.word	0x08008960
 8006a24:	080088ed 	.word	0x080088ed
 8006a28:	080088c0 	.word	0x080088c0
 8006a2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006a30:	6018      	str	r0, [r3, #0]
 8006a32:	9b07      	ldr	r3, [sp, #28]
 8006a34:	2b0e      	cmp	r3, #14
 8006a36:	f200 80a4 	bhi.w	8006b82 <_dtoa_r+0x442>
 8006a3a:	2c00      	cmp	r4, #0
 8006a3c:	f000 80a1 	beq.w	8006b82 <_dtoa_r+0x442>
 8006a40:	2f00      	cmp	r7, #0
 8006a42:	dd33      	ble.n	8006aac <_dtoa_r+0x36c>
 8006a44:	4bad      	ldr	r3, [pc, #692]	@ (8006cfc <_dtoa_r+0x5bc>)
 8006a46:	f007 020f 	and.w	r2, r7, #15
 8006a4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a4e:	ed93 7b00 	vldr	d7, [r3]
 8006a52:	05f8      	lsls	r0, r7, #23
 8006a54:	ed8d 7b04 	vstr	d7, [sp, #16]
 8006a58:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006a5c:	d516      	bpl.n	8006a8c <_dtoa_r+0x34c>
 8006a5e:	4ba8      	ldr	r3, [pc, #672]	@ (8006d00 <_dtoa_r+0x5c0>)
 8006a60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a68:	f7f9 fef8 	bl	800085c <__aeabi_ddiv>
 8006a6c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a70:	f004 040f 	and.w	r4, r4, #15
 8006a74:	2603      	movs	r6, #3
 8006a76:	4da2      	ldr	r5, [pc, #648]	@ (8006d00 <_dtoa_r+0x5c0>)
 8006a78:	b954      	cbnz	r4, 8006a90 <_dtoa_r+0x350>
 8006a7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a82:	f7f9 feeb 	bl	800085c <__aeabi_ddiv>
 8006a86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a8a:	e028      	b.n	8006ade <_dtoa_r+0x39e>
 8006a8c:	2602      	movs	r6, #2
 8006a8e:	e7f2      	b.n	8006a76 <_dtoa_r+0x336>
 8006a90:	07e1      	lsls	r1, r4, #31
 8006a92:	d508      	bpl.n	8006aa6 <_dtoa_r+0x366>
 8006a94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006a9c:	f7f9 fdb4 	bl	8000608 <__aeabi_dmul>
 8006aa0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006aa4:	3601      	adds	r6, #1
 8006aa6:	1064      	asrs	r4, r4, #1
 8006aa8:	3508      	adds	r5, #8
 8006aaa:	e7e5      	b.n	8006a78 <_dtoa_r+0x338>
 8006aac:	f000 80d2 	beq.w	8006c54 <_dtoa_r+0x514>
 8006ab0:	427c      	negs	r4, r7
 8006ab2:	4b92      	ldr	r3, [pc, #584]	@ (8006cfc <_dtoa_r+0x5bc>)
 8006ab4:	4d92      	ldr	r5, [pc, #584]	@ (8006d00 <_dtoa_r+0x5c0>)
 8006ab6:	f004 020f 	and.w	r2, r4, #15
 8006aba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006ac6:	f7f9 fd9f 	bl	8000608 <__aeabi_dmul>
 8006aca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ace:	1124      	asrs	r4, r4, #4
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	2602      	movs	r6, #2
 8006ad4:	2c00      	cmp	r4, #0
 8006ad6:	f040 80b2 	bne.w	8006c3e <_dtoa_r+0x4fe>
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d1d3      	bne.n	8006a86 <_dtoa_r+0x346>
 8006ade:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006ae0:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	f000 80b7 	beq.w	8006c58 <_dtoa_r+0x518>
 8006aea:	4b86      	ldr	r3, [pc, #536]	@ (8006d04 <_dtoa_r+0x5c4>)
 8006aec:	2200      	movs	r2, #0
 8006aee:	4620      	mov	r0, r4
 8006af0:	4629      	mov	r1, r5
 8006af2:	f7f9 fffb 	bl	8000aec <__aeabi_dcmplt>
 8006af6:	2800      	cmp	r0, #0
 8006af8:	f000 80ae 	beq.w	8006c58 <_dtoa_r+0x518>
 8006afc:	9b07      	ldr	r3, [sp, #28]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	f000 80aa 	beq.w	8006c58 <_dtoa_r+0x518>
 8006b04:	9b00      	ldr	r3, [sp, #0]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	dd37      	ble.n	8006b7a <_dtoa_r+0x43a>
 8006b0a:	1e7b      	subs	r3, r7, #1
 8006b0c:	9304      	str	r3, [sp, #16]
 8006b0e:	4620      	mov	r0, r4
 8006b10:	4b7d      	ldr	r3, [pc, #500]	@ (8006d08 <_dtoa_r+0x5c8>)
 8006b12:	2200      	movs	r2, #0
 8006b14:	4629      	mov	r1, r5
 8006b16:	f7f9 fd77 	bl	8000608 <__aeabi_dmul>
 8006b1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006b1e:	9c00      	ldr	r4, [sp, #0]
 8006b20:	3601      	adds	r6, #1
 8006b22:	4630      	mov	r0, r6
 8006b24:	f7f9 fd06 	bl	8000534 <__aeabi_i2d>
 8006b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006b2c:	f7f9 fd6c 	bl	8000608 <__aeabi_dmul>
 8006b30:	4b76      	ldr	r3, [pc, #472]	@ (8006d0c <_dtoa_r+0x5cc>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	f7f9 fbb2 	bl	800029c <__adddf3>
 8006b38:	4605      	mov	r5, r0
 8006b3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006b3e:	2c00      	cmp	r4, #0
 8006b40:	f040 808d 	bne.w	8006c5e <_dtoa_r+0x51e>
 8006b44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b48:	4b71      	ldr	r3, [pc, #452]	@ (8006d10 <_dtoa_r+0x5d0>)
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f7f9 fba4 	bl	8000298 <__aeabi_dsub>
 8006b50:	4602      	mov	r2, r0
 8006b52:	460b      	mov	r3, r1
 8006b54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006b58:	462a      	mov	r2, r5
 8006b5a:	4633      	mov	r3, r6
 8006b5c:	f7f9 ffe4 	bl	8000b28 <__aeabi_dcmpgt>
 8006b60:	2800      	cmp	r0, #0
 8006b62:	f040 828b 	bne.w	800707c <_dtoa_r+0x93c>
 8006b66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b6a:	462a      	mov	r2, r5
 8006b6c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006b70:	f7f9 ffbc 	bl	8000aec <__aeabi_dcmplt>
 8006b74:	2800      	cmp	r0, #0
 8006b76:	f040 8128 	bne.w	8006dca <_dtoa_r+0x68a>
 8006b7a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006b7e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006b82:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	f2c0 815a 	blt.w	8006e3e <_dtoa_r+0x6fe>
 8006b8a:	2f0e      	cmp	r7, #14
 8006b8c:	f300 8157 	bgt.w	8006e3e <_dtoa_r+0x6fe>
 8006b90:	4b5a      	ldr	r3, [pc, #360]	@ (8006cfc <_dtoa_r+0x5bc>)
 8006b92:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b96:	ed93 7b00 	vldr	d7, [r3]
 8006b9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	ed8d 7b00 	vstr	d7, [sp]
 8006ba2:	da03      	bge.n	8006bac <_dtoa_r+0x46c>
 8006ba4:	9b07      	ldr	r3, [sp, #28]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	f340 8101 	ble.w	8006dae <_dtoa_r+0x66e>
 8006bac:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006bb0:	4656      	mov	r6, sl
 8006bb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bb6:	4620      	mov	r0, r4
 8006bb8:	4629      	mov	r1, r5
 8006bba:	f7f9 fe4f 	bl	800085c <__aeabi_ddiv>
 8006bbe:	f7f9 ffd3 	bl	8000b68 <__aeabi_d2iz>
 8006bc2:	4680      	mov	r8, r0
 8006bc4:	f7f9 fcb6 	bl	8000534 <__aeabi_i2d>
 8006bc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bcc:	f7f9 fd1c 	bl	8000608 <__aeabi_dmul>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	460b      	mov	r3, r1
 8006bd4:	4620      	mov	r0, r4
 8006bd6:	4629      	mov	r1, r5
 8006bd8:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006bdc:	f7f9 fb5c 	bl	8000298 <__aeabi_dsub>
 8006be0:	f806 4b01 	strb.w	r4, [r6], #1
 8006be4:	9d07      	ldr	r5, [sp, #28]
 8006be6:	eba6 040a 	sub.w	r4, r6, sl
 8006bea:	42a5      	cmp	r5, r4
 8006bec:	4602      	mov	r2, r0
 8006bee:	460b      	mov	r3, r1
 8006bf0:	f040 8117 	bne.w	8006e22 <_dtoa_r+0x6e2>
 8006bf4:	f7f9 fb52 	bl	800029c <__adddf3>
 8006bf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006bfc:	4604      	mov	r4, r0
 8006bfe:	460d      	mov	r5, r1
 8006c00:	f7f9 ff92 	bl	8000b28 <__aeabi_dcmpgt>
 8006c04:	2800      	cmp	r0, #0
 8006c06:	f040 80f9 	bne.w	8006dfc <_dtoa_r+0x6bc>
 8006c0a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006c0e:	4620      	mov	r0, r4
 8006c10:	4629      	mov	r1, r5
 8006c12:	f7f9 ff61 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c16:	b118      	cbz	r0, 8006c20 <_dtoa_r+0x4e0>
 8006c18:	f018 0f01 	tst.w	r8, #1
 8006c1c:	f040 80ee 	bne.w	8006dfc <_dtoa_r+0x6bc>
 8006c20:	4649      	mov	r1, r9
 8006c22:	4658      	mov	r0, fp
 8006c24:	f000 fc90 	bl	8007548 <_Bfree>
 8006c28:	2300      	movs	r3, #0
 8006c2a:	7033      	strb	r3, [r6, #0]
 8006c2c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c2e:	3701      	adds	r7, #1
 8006c30:	601f      	str	r7, [r3, #0]
 8006c32:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	f000 831d 	beq.w	8007274 <_dtoa_r+0xb34>
 8006c3a:	601e      	str	r6, [r3, #0]
 8006c3c:	e31a      	b.n	8007274 <_dtoa_r+0xb34>
 8006c3e:	07e2      	lsls	r2, r4, #31
 8006c40:	d505      	bpl.n	8006c4e <_dtoa_r+0x50e>
 8006c42:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006c46:	f7f9 fcdf 	bl	8000608 <__aeabi_dmul>
 8006c4a:	3601      	adds	r6, #1
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	1064      	asrs	r4, r4, #1
 8006c50:	3508      	adds	r5, #8
 8006c52:	e73f      	b.n	8006ad4 <_dtoa_r+0x394>
 8006c54:	2602      	movs	r6, #2
 8006c56:	e742      	b.n	8006ade <_dtoa_r+0x39e>
 8006c58:	9c07      	ldr	r4, [sp, #28]
 8006c5a:	9704      	str	r7, [sp, #16]
 8006c5c:	e761      	b.n	8006b22 <_dtoa_r+0x3e2>
 8006c5e:	4b27      	ldr	r3, [pc, #156]	@ (8006cfc <_dtoa_r+0x5bc>)
 8006c60:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c62:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c66:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c6a:	4454      	add	r4, sl
 8006c6c:	2900      	cmp	r1, #0
 8006c6e:	d053      	beq.n	8006d18 <_dtoa_r+0x5d8>
 8006c70:	4928      	ldr	r1, [pc, #160]	@ (8006d14 <_dtoa_r+0x5d4>)
 8006c72:	2000      	movs	r0, #0
 8006c74:	f7f9 fdf2 	bl	800085c <__aeabi_ddiv>
 8006c78:	4633      	mov	r3, r6
 8006c7a:	462a      	mov	r2, r5
 8006c7c:	f7f9 fb0c 	bl	8000298 <__aeabi_dsub>
 8006c80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006c84:	4656      	mov	r6, sl
 8006c86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c8a:	f7f9 ff6d 	bl	8000b68 <__aeabi_d2iz>
 8006c8e:	4605      	mov	r5, r0
 8006c90:	f7f9 fc50 	bl	8000534 <__aeabi_i2d>
 8006c94:	4602      	mov	r2, r0
 8006c96:	460b      	mov	r3, r1
 8006c98:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c9c:	f7f9 fafc 	bl	8000298 <__aeabi_dsub>
 8006ca0:	3530      	adds	r5, #48	@ 0x30
 8006ca2:	4602      	mov	r2, r0
 8006ca4:	460b      	mov	r3, r1
 8006ca6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006caa:	f806 5b01 	strb.w	r5, [r6], #1
 8006cae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006cb2:	f7f9 ff1b 	bl	8000aec <__aeabi_dcmplt>
 8006cb6:	2800      	cmp	r0, #0
 8006cb8:	d171      	bne.n	8006d9e <_dtoa_r+0x65e>
 8006cba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cbe:	4911      	ldr	r1, [pc, #68]	@ (8006d04 <_dtoa_r+0x5c4>)
 8006cc0:	2000      	movs	r0, #0
 8006cc2:	f7f9 fae9 	bl	8000298 <__aeabi_dsub>
 8006cc6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006cca:	f7f9 ff0f 	bl	8000aec <__aeabi_dcmplt>
 8006cce:	2800      	cmp	r0, #0
 8006cd0:	f040 8095 	bne.w	8006dfe <_dtoa_r+0x6be>
 8006cd4:	42a6      	cmp	r6, r4
 8006cd6:	f43f af50 	beq.w	8006b7a <_dtoa_r+0x43a>
 8006cda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006cde:	4b0a      	ldr	r3, [pc, #40]	@ (8006d08 <_dtoa_r+0x5c8>)
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f7f9 fc91 	bl	8000608 <__aeabi_dmul>
 8006ce6:	4b08      	ldr	r3, [pc, #32]	@ (8006d08 <_dtoa_r+0x5c8>)
 8006ce8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006cec:	2200      	movs	r2, #0
 8006cee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cf2:	f7f9 fc89 	bl	8000608 <__aeabi_dmul>
 8006cf6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cfa:	e7c4      	b.n	8006c86 <_dtoa_r+0x546>
 8006cfc:	08008a00 	.word	0x08008a00
 8006d00:	080089d8 	.word	0x080089d8
 8006d04:	3ff00000 	.word	0x3ff00000
 8006d08:	40240000 	.word	0x40240000
 8006d0c:	401c0000 	.word	0x401c0000
 8006d10:	40140000 	.word	0x40140000
 8006d14:	3fe00000 	.word	0x3fe00000
 8006d18:	4631      	mov	r1, r6
 8006d1a:	4628      	mov	r0, r5
 8006d1c:	f7f9 fc74 	bl	8000608 <__aeabi_dmul>
 8006d20:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006d24:	9415      	str	r4, [sp, #84]	@ 0x54
 8006d26:	4656      	mov	r6, sl
 8006d28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d2c:	f7f9 ff1c 	bl	8000b68 <__aeabi_d2iz>
 8006d30:	4605      	mov	r5, r0
 8006d32:	f7f9 fbff 	bl	8000534 <__aeabi_i2d>
 8006d36:	4602      	mov	r2, r0
 8006d38:	460b      	mov	r3, r1
 8006d3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d3e:	f7f9 faab 	bl	8000298 <__aeabi_dsub>
 8006d42:	3530      	adds	r5, #48	@ 0x30
 8006d44:	f806 5b01 	strb.w	r5, [r6], #1
 8006d48:	4602      	mov	r2, r0
 8006d4a:	460b      	mov	r3, r1
 8006d4c:	42a6      	cmp	r6, r4
 8006d4e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006d52:	f04f 0200 	mov.w	r2, #0
 8006d56:	d124      	bne.n	8006da2 <_dtoa_r+0x662>
 8006d58:	4bac      	ldr	r3, [pc, #688]	@ (800700c <_dtoa_r+0x8cc>)
 8006d5a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006d5e:	f7f9 fa9d 	bl	800029c <__adddf3>
 8006d62:	4602      	mov	r2, r0
 8006d64:	460b      	mov	r3, r1
 8006d66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d6a:	f7f9 fedd 	bl	8000b28 <__aeabi_dcmpgt>
 8006d6e:	2800      	cmp	r0, #0
 8006d70:	d145      	bne.n	8006dfe <_dtoa_r+0x6be>
 8006d72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d76:	49a5      	ldr	r1, [pc, #660]	@ (800700c <_dtoa_r+0x8cc>)
 8006d78:	2000      	movs	r0, #0
 8006d7a:	f7f9 fa8d 	bl	8000298 <__aeabi_dsub>
 8006d7e:	4602      	mov	r2, r0
 8006d80:	460b      	mov	r3, r1
 8006d82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d86:	f7f9 feb1 	bl	8000aec <__aeabi_dcmplt>
 8006d8a:	2800      	cmp	r0, #0
 8006d8c:	f43f aef5 	beq.w	8006b7a <_dtoa_r+0x43a>
 8006d90:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006d92:	1e73      	subs	r3, r6, #1
 8006d94:	9315      	str	r3, [sp, #84]	@ 0x54
 8006d96:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006d9a:	2b30      	cmp	r3, #48	@ 0x30
 8006d9c:	d0f8      	beq.n	8006d90 <_dtoa_r+0x650>
 8006d9e:	9f04      	ldr	r7, [sp, #16]
 8006da0:	e73e      	b.n	8006c20 <_dtoa_r+0x4e0>
 8006da2:	4b9b      	ldr	r3, [pc, #620]	@ (8007010 <_dtoa_r+0x8d0>)
 8006da4:	f7f9 fc30 	bl	8000608 <__aeabi_dmul>
 8006da8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006dac:	e7bc      	b.n	8006d28 <_dtoa_r+0x5e8>
 8006dae:	d10c      	bne.n	8006dca <_dtoa_r+0x68a>
 8006db0:	4b98      	ldr	r3, [pc, #608]	@ (8007014 <_dtoa_r+0x8d4>)
 8006db2:	2200      	movs	r2, #0
 8006db4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006db8:	f7f9 fc26 	bl	8000608 <__aeabi_dmul>
 8006dbc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006dc0:	f7f9 fea8 	bl	8000b14 <__aeabi_dcmpge>
 8006dc4:	2800      	cmp	r0, #0
 8006dc6:	f000 8157 	beq.w	8007078 <_dtoa_r+0x938>
 8006dca:	2400      	movs	r4, #0
 8006dcc:	4625      	mov	r5, r4
 8006dce:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006dd0:	43db      	mvns	r3, r3
 8006dd2:	9304      	str	r3, [sp, #16]
 8006dd4:	4656      	mov	r6, sl
 8006dd6:	2700      	movs	r7, #0
 8006dd8:	4621      	mov	r1, r4
 8006dda:	4658      	mov	r0, fp
 8006ddc:	f000 fbb4 	bl	8007548 <_Bfree>
 8006de0:	2d00      	cmp	r5, #0
 8006de2:	d0dc      	beq.n	8006d9e <_dtoa_r+0x65e>
 8006de4:	b12f      	cbz	r7, 8006df2 <_dtoa_r+0x6b2>
 8006de6:	42af      	cmp	r7, r5
 8006de8:	d003      	beq.n	8006df2 <_dtoa_r+0x6b2>
 8006dea:	4639      	mov	r1, r7
 8006dec:	4658      	mov	r0, fp
 8006dee:	f000 fbab 	bl	8007548 <_Bfree>
 8006df2:	4629      	mov	r1, r5
 8006df4:	4658      	mov	r0, fp
 8006df6:	f000 fba7 	bl	8007548 <_Bfree>
 8006dfa:	e7d0      	b.n	8006d9e <_dtoa_r+0x65e>
 8006dfc:	9704      	str	r7, [sp, #16]
 8006dfe:	4633      	mov	r3, r6
 8006e00:	461e      	mov	r6, r3
 8006e02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006e06:	2a39      	cmp	r2, #57	@ 0x39
 8006e08:	d107      	bne.n	8006e1a <_dtoa_r+0x6da>
 8006e0a:	459a      	cmp	sl, r3
 8006e0c:	d1f8      	bne.n	8006e00 <_dtoa_r+0x6c0>
 8006e0e:	9a04      	ldr	r2, [sp, #16]
 8006e10:	3201      	adds	r2, #1
 8006e12:	9204      	str	r2, [sp, #16]
 8006e14:	2230      	movs	r2, #48	@ 0x30
 8006e16:	f88a 2000 	strb.w	r2, [sl]
 8006e1a:	781a      	ldrb	r2, [r3, #0]
 8006e1c:	3201      	adds	r2, #1
 8006e1e:	701a      	strb	r2, [r3, #0]
 8006e20:	e7bd      	b.n	8006d9e <_dtoa_r+0x65e>
 8006e22:	4b7b      	ldr	r3, [pc, #492]	@ (8007010 <_dtoa_r+0x8d0>)
 8006e24:	2200      	movs	r2, #0
 8006e26:	f7f9 fbef 	bl	8000608 <__aeabi_dmul>
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	2300      	movs	r3, #0
 8006e2e:	4604      	mov	r4, r0
 8006e30:	460d      	mov	r5, r1
 8006e32:	f7f9 fe51 	bl	8000ad8 <__aeabi_dcmpeq>
 8006e36:	2800      	cmp	r0, #0
 8006e38:	f43f aebb 	beq.w	8006bb2 <_dtoa_r+0x472>
 8006e3c:	e6f0      	b.n	8006c20 <_dtoa_r+0x4e0>
 8006e3e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006e40:	2a00      	cmp	r2, #0
 8006e42:	f000 80db 	beq.w	8006ffc <_dtoa_r+0x8bc>
 8006e46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e48:	2a01      	cmp	r2, #1
 8006e4a:	f300 80bf 	bgt.w	8006fcc <_dtoa_r+0x88c>
 8006e4e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006e50:	2a00      	cmp	r2, #0
 8006e52:	f000 80b7 	beq.w	8006fc4 <_dtoa_r+0x884>
 8006e56:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006e5a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006e5c:	4646      	mov	r6, r8
 8006e5e:	9a08      	ldr	r2, [sp, #32]
 8006e60:	2101      	movs	r1, #1
 8006e62:	441a      	add	r2, r3
 8006e64:	4658      	mov	r0, fp
 8006e66:	4498      	add	r8, r3
 8006e68:	9208      	str	r2, [sp, #32]
 8006e6a:	f000 fc21 	bl	80076b0 <__i2b>
 8006e6e:	4605      	mov	r5, r0
 8006e70:	b15e      	cbz	r6, 8006e8a <_dtoa_r+0x74a>
 8006e72:	9b08      	ldr	r3, [sp, #32]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	dd08      	ble.n	8006e8a <_dtoa_r+0x74a>
 8006e78:	42b3      	cmp	r3, r6
 8006e7a:	9a08      	ldr	r2, [sp, #32]
 8006e7c:	bfa8      	it	ge
 8006e7e:	4633      	movge	r3, r6
 8006e80:	eba8 0803 	sub.w	r8, r8, r3
 8006e84:	1af6      	subs	r6, r6, r3
 8006e86:	1ad3      	subs	r3, r2, r3
 8006e88:	9308      	str	r3, [sp, #32]
 8006e8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e8c:	b1f3      	cbz	r3, 8006ecc <_dtoa_r+0x78c>
 8006e8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	f000 80b7 	beq.w	8007004 <_dtoa_r+0x8c4>
 8006e96:	b18c      	cbz	r4, 8006ebc <_dtoa_r+0x77c>
 8006e98:	4629      	mov	r1, r5
 8006e9a:	4622      	mov	r2, r4
 8006e9c:	4658      	mov	r0, fp
 8006e9e:	f000 fcc7 	bl	8007830 <__pow5mult>
 8006ea2:	464a      	mov	r2, r9
 8006ea4:	4601      	mov	r1, r0
 8006ea6:	4605      	mov	r5, r0
 8006ea8:	4658      	mov	r0, fp
 8006eaa:	f000 fc17 	bl	80076dc <__multiply>
 8006eae:	4649      	mov	r1, r9
 8006eb0:	9004      	str	r0, [sp, #16]
 8006eb2:	4658      	mov	r0, fp
 8006eb4:	f000 fb48 	bl	8007548 <_Bfree>
 8006eb8:	9b04      	ldr	r3, [sp, #16]
 8006eba:	4699      	mov	r9, r3
 8006ebc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ebe:	1b1a      	subs	r2, r3, r4
 8006ec0:	d004      	beq.n	8006ecc <_dtoa_r+0x78c>
 8006ec2:	4649      	mov	r1, r9
 8006ec4:	4658      	mov	r0, fp
 8006ec6:	f000 fcb3 	bl	8007830 <__pow5mult>
 8006eca:	4681      	mov	r9, r0
 8006ecc:	2101      	movs	r1, #1
 8006ece:	4658      	mov	r0, fp
 8006ed0:	f000 fbee 	bl	80076b0 <__i2b>
 8006ed4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ed6:	4604      	mov	r4, r0
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	f000 81cf 	beq.w	800727c <_dtoa_r+0xb3c>
 8006ede:	461a      	mov	r2, r3
 8006ee0:	4601      	mov	r1, r0
 8006ee2:	4658      	mov	r0, fp
 8006ee4:	f000 fca4 	bl	8007830 <__pow5mult>
 8006ee8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006eea:	2b01      	cmp	r3, #1
 8006eec:	4604      	mov	r4, r0
 8006eee:	f300 8095 	bgt.w	800701c <_dtoa_r+0x8dc>
 8006ef2:	9b02      	ldr	r3, [sp, #8]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	f040 8087 	bne.w	8007008 <_dtoa_r+0x8c8>
 8006efa:	9b03      	ldr	r3, [sp, #12]
 8006efc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	f040 8089 	bne.w	8007018 <_dtoa_r+0x8d8>
 8006f06:	9b03      	ldr	r3, [sp, #12]
 8006f08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006f0c:	0d1b      	lsrs	r3, r3, #20
 8006f0e:	051b      	lsls	r3, r3, #20
 8006f10:	b12b      	cbz	r3, 8006f1e <_dtoa_r+0x7de>
 8006f12:	9b08      	ldr	r3, [sp, #32]
 8006f14:	3301      	adds	r3, #1
 8006f16:	9308      	str	r3, [sp, #32]
 8006f18:	f108 0801 	add.w	r8, r8, #1
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f20:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	f000 81b0 	beq.w	8007288 <_dtoa_r+0xb48>
 8006f28:	6923      	ldr	r3, [r4, #16]
 8006f2a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006f2e:	6918      	ldr	r0, [r3, #16]
 8006f30:	f000 fb72 	bl	8007618 <__hi0bits>
 8006f34:	f1c0 0020 	rsb	r0, r0, #32
 8006f38:	9b08      	ldr	r3, [sp, #32]
 8006f3a:	4418      	add	r0, r3
 8006f3c:	f010 001f 	ands.w	r0, r0, #31
 8006f40:	d077      	beq.n	8007032 <_dtoa_r+0x8f2>
 8006f42:	f1c0 0320 	rsb	r3, r0, #32
 8006f46:	2b04      	cmp	r3, #4
 8006f48:	dd6b      	ble.n	8007022 <_dtoa_r+0x8e2>
 8006f4a:	9b08      	ldr	r3, [sp, #32]
 8006f4c:	f1c0 001c 	rsb	r0, r0, #28
 8006f50:	4403      	add	r3, r0
 8006f52:	4480      	add	r8, r0
 8006f54:	4406      	add	r6, r0
 8006f56:	9308      	str	r3, [sp, #32]
 8006f58:	f1b8 0f00 	cmp.w	r8, #0
 8006f5c:	dd05      	ble.n	8006f6a <_dtoa_r+0x82a>
 8006f5e:	4649      	mov	r1, r9
 8006f60:	4642      	mov	r2, r8
 8006f62:	4658      	mov	r0, fp
 8006f64:	f000 fcbe 	bl	80078e4 <__lshift>
 8006f68:	4681      	mov	r9, r0
 8006f6a:	9b08      	ldr	r3, [sp, #32]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	dd05      	ble.n	8006f7c <_dtoa_r+0x83c>
 8006f70:	4621      	mov	r1, r4
 8006f72:	461a      	mov	r2, r3
 8006f74:	4658      	mov	r0, fp
 8006f76:	f000 fcb5 	bl	80078e4 <__lshift>
 8006f7a:	4604      	mov	r4, r0
 8006f7c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d059      	beq.n	8007036 <_dtoa_r+0x8f6>
 8006f82:	4621      	mov	r1, r4
 8006f84:	4648      	mov	r0, r9
 8006f86:	f000 fd19 	bl	80079bc <__mcmp>
 8006f8a:	2800      	cmp	r0, #0
 8006f8c:	da53      	bge.n	8007036 <_dtoa_r+0x8f6>
 8006f8e:	1e7b      	subs	r3, r7, #1
 8006f90:	9304      	str	r3, [sp, #16]
 8006f92:	4649      	mov	r1, r9
 8006f94:	2300      	movs	r3, #0
 8006f96:	220a      	movs	r2, #10
 8006f98:	4658      	mov	r0, fp
 8006f9a:	f000 faf7 	bl	800758c <__multadd>
 8006f9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006fa0:	4681      	mov	r9, r0
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	f000 8172 	beq.w	800728c <_dtoa_r+0xb4c>
 8006fa8:	2300      	movs	r3, #0
 8006faa:	4629      	mov	r1, r5
 8006fac:	220a      	movs	r2, #10
 8006fae:	4658      	mov	r0, fp
 8006fb0:	f000 faec 	bl	800758c <__multadd>
 8006fb4:	9b00      	ldr	r3, [sp, #0]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	4605      	mov	r5, r0
 8006fba:	dc67      	bgt.n	800708c <_dtoa_r+0x94c>
 8006fbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006fbe:	2b02      	cmp	r3, #2
 8006fc0:	dc41      	bgt.n	8007046 <_dtoa_r+0x906>
 8006fc2:	e063      	b.n	800708c <_dtoa_r+0x94c>
 8006fc4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006fc6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006fca:	e746      	b.n	8006e5a <_dtoa_r+0x71a>
 8006fcc:	9b07      	ldr	r3, [sp, #28]
 8006fce:	1e5c      	subs	r4, r3, #1
 8006fd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fd2:	42a3      	cmp	r3, r4
 8006fd4:	bfbf      	itttt	lt
 8006fd6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006fd8:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006fda:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006fdc:	1ae3      	sublt	r3, r4, r3
 8006fde:	bfb4      	ite	lt
 8006fe0:	18d2      	addlt	r2, r2, r3
 8006fe2:	1b1c      	subge	r4, r3, r4
 8006fe4:	9b07      	ldr	r3, [sp, #28]
 8006fe6:	bfbc      	itt	lt
 8006fe8:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006fea:	2400      	movlt	r4, #0
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	bfb5      	itete	lt
 8006ff0:	eba8 0603 	sublt.w	r6, r8, r3
 8006ff4:	9b07      	ldrge	r3, [sp, #28]
 8006ff6:	2300      	movlt	r3, #0
 8006ff8:	4646      	movge	r6, r8
 8006ffa:	e730      	b.n	8006e5e <_dtoa_r+0x71e>
 8006ffc:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006ffe:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007000:	4646      	mov	r6, r8
 8007002:	e735      	b.n	8006e70 <_dtoa_r+0x730>
 8007004:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007006:	e75c      	b.n	8006ec2 <_dtoa_r+0x782>
 8007008:	2300      	movs	r3, #0
 800700a:	e788      	b.n	8006f1e <_dtoa_r+0x7de>
 800700c:	3fe00000 	.word	0x3fe00000
 8007010:	40240000 	.word	0x40240000
 8007014:	40140000 	.word	0x40140000
 8007018:	9b02      	ldr	r3, [sp, #8]
 800701a:	e780      	b.n	8006f1e <_dtoa_r+0x7de>
 800701c:	2300      	movs	r3, #0
 800701e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007020:	e782      	b.n	8006f28 <_dtoa_r+0x7e8>
 8007022:	d099      	beq.n	8006f58 <_dtoa_r+0x818>
 8007024:	9a08      	ldr	r2, [sp, #32]
 8007026:	331c      	adds	r3, #28
 8007028:	441a      	add	r2, r3
 800702a:	4498      	add	r8, r3
 800702c:	441e      	add	r6, r3
 800702e:	9208      	str	r2, [sp, #32]
 8007030:	e792      	b.n	8006f58 <_dtoa_r+0x818>
 8007032:	4603      	mov	r3, r0
 8007034:	e7f6      	b.n	8007024 <_dtoa_r+0x8e4>
 8007036:	9b07      	ldr	r3, [sp, #28]
 8007038:	9704      	str	r7, [sp, #16]
 800703a:	2b00      	cmp	r3, #0
 800703c:	dc20      	bgt.n	8007080 <_dtoa_r+0x940>
 800703e:	9300      	str	r3, [sp, #0]
 8007040:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007042:	2b02      	cmp	r3, #2
 8007044:	dd1e      	ble.n	8007084 <_dtoa_r+0x944>
 8007046:	9b00      	ldr	r3, [sp, #0]
 8007048:	2b00      	cmp	r3, #0
 800704a:	f47f aec0 	bne.w	8006dce <_dtoa_r+0x68e>
 800704e:	4621      	mov	r1, r4
 8007050:	2205      	movs	r2, #5
 8007052:	4658      	mov	r0, fp
 8007054:	f000 fa9a 	bl	800758c <__multadd>
 8007058:	4601      	mov	r1, r0
 800705a:	4604      	mov	r4, r0
 800705c:	4648      	mov	r0, r9
 800705e:	f000 fcad 	bl	80079bc <__mcmp>
 8007062:	2800      	cmp	r0, #0
 8007064:	f77f aeb3 	ble.w	8006dce <_dtoa_r+0x68e>
 8007068:	4656      	mov	r6, sl
 800706a:	2331      	movs	r3, #49	@ 0x31
 800706c:	f806 3b01 	strb.w	r3, [r6], #1
 8007070:	9b04      	ldr	r3, [sp, #16]
 8007072:	3301      	adds	r3, #1
 8007074:	9304      	str	r3, [sp, #16]
 8007076:	e6ae      	b.n	8006dd6 <_dtoa_r+0x696>
 8007078:	9c07      	ldr	r4, [sp, #28]
 800707a:	9704      	str	r7, [sp, #16]
 800707c:	4625      	mov	r5, r4
 800707e:	e7f3      	b.n	8007068 <_dtoa_r+0x928>
 8007080:	9b07      	ldr	r3, [sp, #28]
 8007082:	9300      	str	r3, [sp, #0]
 8007084:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007086:	2b00      	cmp	r3, #0
 8007088:	f000 8104 	beq.w	8007294 <_dtoa_r+0xb54>
 800708c:	2e00      	cmp	r6, #0
 800708e:	dd05      	ble.n	800709c <_dtoa_r+0x95c>
 8007090:	4629      	mov	r1, r5
 8007092:	4632      	mov	r2, r6
 8007094:	4658      	mov	r0, fp
 8007096:	f000 fc25 	bl	80078e4 <__lshift>
 800709a:	4605      	mov	r5, r0
 800709c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d05a      	beq.n	8007158 <_dtoa_r+0xa18>
 80070a2:	6869      	ldr	r1, [r5, #4]
 80070a4:	4658      	mov	r0, fp
 80070a6:	f000 fa0f 	bl	80074c8 <_Balloc>
 80070aa:	4606      	mov	r6, r0
 80070ac:	b928      	cbnz	r0, 80070ba <_dtoa_r+0x97a>
 80070ae:	4b84      	ldr	r3, [pc, #528]	@ (80072c0 <_dtoa_r+0xb80>)
 80070b0:	4602      	mov	r2, r0
 80070b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80070b6:	f7ff bb5a 	b.w	800676e <_dtoa_r+0x2e>
 80070ba:	692a      	ldr	r2, [r5, #16]
 80070bc:	3202      	adds	r2, #2
 80070be:	0092      	lsls	r2, r2, #2
 80070c0:	f105 010c 	add.w	r1, r5, #12
 80070c4:	300c      	adds	r0, #12
 80070c6:	f001 f985 	bl	80083d4 <memcpy>
 80070ca:	2201      	movs	r2, #1
 80070cc:	4631      	mov	r1, r6
 80070ce:	4658      	mov	r0, fp
 80070d0:	f000 fc08 	bl	80078e4 <__lshift>
 80070d4:	f10a 0301 	add.w	r3, sl, #1
 80070d8:	9307      	str	r3, [sp, #28]
 80070da:	9b00      	ldr	r3, [sp, #0]
 80070dc:	4453      	add	r3, sl
 80070de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070e0:	9b02      	ldr	r3, [sp, #8]
 80070e2:	f003 0301 	and.w	r3, r3, #1
 80070e6:	462f      	mov	r7, r5
 80070e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80070ea:	4605      	mov	r5, r0
 80070ec:	9b07      	ldr	r3, [sp, #28]
 80070ee:	4621      	mov	r1, r4
 80070f0:	3b01      	subs	r3, #1
 80070f2:	4648      	mov	r0, r9
 80070f4:	9300      	str	r3, [sp, #0]
 80070f6:	f7ff fa98 	bl	800662a <quorem>
 80070fa:	4639      	mov	r1, r7
 80070fc:	9002      	str	r0, [sp, #8]
 80070fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007102:	4648      	mov	r0, r9
 8007104:	f000 fc5a 	bl	80079bc <__mcmp>
 8007108:	462a      	mov	r2, r5
 800710a:	9008      	str	r0, [sp, #32]
 800710c:	4621      	mov	r1, r4
 800710e:	4658      	mov	r0, fp
 8007110:	f000 fc70 	bl	80079f4 <__mdiff>
 8007114:	68c2      	ldr	r2, [r0, #12]
 8007116:	4606      	mov	r6, r0
 8007118:	bb02      	cbnz	r2, 800715c <_dtoa_r+0xa1c>
 800711a:	4601      	mov	r1, r0
 800711c:	4648      	mov	r0, r9
 800711e:	f000 fc4d 	bl	80079bc <__mcmp>
 8007122:	4602      	mov	r2, r0
 8007124:	4631      	mov	r1, r6
 8007126:	4658      	mov	r0, fp
 8007128:	920e      	str	r2, [sp, #56]	@ 0x38
 800712a:	f000 fa0d 	bl	8007548 <_Bfree>
 800712e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007130:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007132:	9e07      	ldr	r6, [sp, #28]
 8007134:	ea43 0102 	orr.w	r1, r3, r2
 8007138:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800713a:	4319      	orrs	r1, r3
 800713c:	d110      	bne.n	8007160 <_dtoa_r+0xa20>
 800713e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007142:	d029      	beq.n	8007198 <_dtoa_r+0xa58>
 8007144:	9b08      	ldr	r3, [sp, #32]
 8007146:	2b00      	cmp	r3, #0
 8007148:	dd02      	ble.n	8007150 <_dtoa_r+0xa10>
 800714a:	9b02      	ldr	r3, [sp, #8]
 800714c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8007150:	9b00      	ldr	r3, [sp, #0]
 8007152:	f883 8000 	strb.w	r8, [r3]
 8007156:	e63f      	b.n	8006dd8 <_dtoa_r+0x698>
 8007158:	4628      	mov	r0, r5
 800715a:	e7bb      	b.n	80070d4 <_dtoa_r+0x994>
 800715c:	2201      	movs	r2, #1
 800715e:	e7e1      	b.n	8007124 <_dtoa_r+0x9e4>
 8007160:	9b08      	ldr	r3, [sp, #32]
 8007162:	2b00      	cmp	r3, #0
 8007164:	db04      	blt.n	8007170 <_dtoa_r+0xa30>
 8007166:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007168:	430b      	orrs	r3, r1
 800716a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800716c:	430b      	orrs	r3, r1
 800716e:	d120      	bne.n	80071b2 <_dtoa_r+0xa72>
 8007170:	2a00      	cmp	r2, #0
 8007172:	dded      	ble.n	8007150 <_dtoa_r+0xa10>
 8007174:	4649      	mov	r1, r9
 8007176:	2201      	movs	r2, #1
 8007178:	4658      	mov	r0, fp
 800717a:	f000 fbb3 	bl	80078e4 <__lshift>
 800717e:	4621      	mov	r1, r4
 8007180:	4681      	mov	r9, r0
 8007182:	f000 fc1b 	bl	80079bc <__mcmp>
 8007186:	2800      	cmp	r0, #0
 8007188:	dc03      	bgt.n	8007192 <_dtoa_r+0xa52>
 800718a:	d1e1      	bne.n	8007150 <_dtoa_r+0xa10>
 800718c:	f018 0f01 	tst.w	r8, #1
 8007190:	d0de      	beq.n	8007150 <_dtoa_r+0xa10>
 8007192:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007196:	d1d8      	bne.n	800714a <_dtoa_r+0xa0a>
 8007198:	9a00      	ldr	r2, [sp, #0]
 800719a:	2339      	movs	r3, #57	@ 0x39
 800719c:	7013      	strb	r3, [r2, #0]
 800719e:	4633      	mov	r3, r6
 80071a0:	461e      	mov	r6, r3
 80071a2:	3b01      	subs	r3, #1
 80071a4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80071a8:	2a39      	cmp	r2, #57	@ 0x39
 80071aa:	d052      	beq.n	8007252 <_dtoa_r+0xb12>
 80071ac:	3201      	adds	r2, #1
 80071ae:	701a      	strb	r2, [r3, #0]
 80071b0:	e612      	b.n	8006dd8 <_dtoa_r+0x698>
 80071b2:	2a00      	cmp	r2, #0
 80071b4:	dd07      	ble.n	80071c6 <_dtoa_r+0xa86>
 80071b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80071ba:	d0ed      	beq.n	8007198 <_dtoa_r+0xa58>
 80071bc:	9a00      	ldr	r2, [sp, #0]
 80071be:	f108 0301 	add.w	r3, r8, #1
 80071c2:	7013      	strb	r3, [r2, #0]
 80071c4:	e608      	b.n	8006dd8 <_dtoa_r+0x698>
 80071c6:	9b07      	ldr	r3, [sp, #28]
 80071c8:	9a07      	ldr	r2, [sp, #28]
 80071ca:	f803 8c01 	strb.w	r8, [r3, #-1]
 80071ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d028      	beq.n	8007226 <_dtoa_r+0xae6>
 80071d4:	4649      	mov	r1, r9
 80071d6:	2300      	movs	r3, #0
 80071d8:	220a      	movs	r2, #10
 80071da:	4658      	mov	r0, fp
 80071dc:	f000 f9d6 	bl	800758c <__multadd>
 80071e0:	42af      	cmp	r7, r5
 80071e2:	4681      	mov	r9, r0
 80071e4:	f04f 0300 	mov.w	r3, #0
 80071e8:	f04f 020a 	mov.w	r2, #10
 80071ec:	4639      	mov	r1, r7
 80071ee:	4658      	mov	r0, fp
 80071f0:	d107      	bne.n	8007202 <_dtoa_r+0xac2>
 80071f2:	f000 f9cb 	bl	800758c <__multadd>
 80071f6:	4607      	mov	r7, r0
 80071f8:	4605      	mov	r5, r0
 80071fa:	9b07      	ldr	r3, [sp, #28]
 80071fc:	3301      	adds	r3, #1
 80071fe:	9307      	str	r3, [sp, #28]
 8007200:	e774      	b.n	80070ec <_dtoa_r+0x9ac>
 8007202:	f000 f9c3 	bl	800758c <__multadd>
 8007206:	4629      	mov	r1, r5
 8007208:	4607      	mov	r7, r0
 800720a:	2300      	movs	r3, #0
 800720c:	220a      	movs	r2, #10
 800720e:	4658      	mov	r0, fp
 8007210:	f000 f9bc 	bl	800758c <__multadd>
 8007214:	4605      	mov	r5, r0
 8007216:	e7f0      	b.n	80071fa <_dtoa_r+0xaba>
 8007218:	9b00      	ldr	r3, [sp, #0]
 800721a:	2b00      	cmp	r3, #0
 800721c:	bfcc      	ite	gt
 800721e:	461e      	movgt	r6, r3
 8007220:	2601      	movle	r6, #1
 8007222:	4456      	add	r6, sl
 8007224:	2700      	movs	r7, #0
 8007226:	4649      	mov	r1, r9
 8007228:	2201      	movs	r2, #1
 800722a:	4658      	mov	r0, fp
 800722c:	f000 fb5a 	bl	80078e4 <__lshift>
 8007230:	4621      	mov	r1, r4
 8007232:	4681      	mov	r9, r0
 8007234:	f000 fbc2 	bl	80079bc <__mcmp>
 8007238:	2800      	cmp	r0, #0
 800723a:	dcb0      	bgt.n	800719e <_dtoa_r+0xa5e>
 800723c:	d102      	bne.n	8007244 <_dtoa_r+0xb04>
 800723e:	f018 0f01 	tst.w	r8, #1
 8007242:	d1ac      	bne.n	800719e <_dtoa_r+0xa5e>
 8007244:	4633      	mov	r3, r6
 8007246:	461e      	mov	r6, r3
 8007248:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800724c:	2a30      	cmp	r2, #48	@ 0x30
 800724e:	d0fa      	beq.n	8007246 <_dtoa_r+0xb06>
 8007250:	e5c2      	b.n	8006dd8 <_dtoa_r+0x698>
 8007252:	459a      	cmp	sl, r3
 8007254:	d1a4      	bne.n	80071a0 <_dtoa_r+0xa60>
 8007256:	9b04      	ldr	r3, [sp, #16]
 8007258:	3301      	adds	r3, #1
 800725a:	9304      	str	r3, [sp, #16]
 800725c:	2331      	movs	r3, #49	@ 0x31
 800725e:	f88a 3000 	strb.w	r3, [sl]
 8007262:	e5b9      	b.n	8006dd8 <_dtoa_r+0x698>
 8007264:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007266:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80072c4 <_dtoa_r+0xb84>
 800726a:	b11b      	cbz	r3, 8007274 <_dtoa_r+0xb34>
 800726c:	f10a 0308 	add.w	r3, sl, #8
 8007270:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007272:	6013      	str	r3, [r2, #0]
 8007274:	4650      	mov	r0, sl
 8007276:	b019      	add	sp, #100	@ 0x64
 8007278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800727c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800727e:	2b01      	cmp	r3, #1
 8007280:	f77f ae37 	ble.w	8006ef2 <_dtoa_r+0x7b2>
 8007284:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007286:	930a      	str	r3, [sp, #40]	@ 0x28
 8007288:	2001      	movs	r0, #1
 800728a:	e655      	b.n	8006f38 <_dtoa_r+0x7f8>
 800728c:	9b00      	ldr	r3, [sp, #0]
 800728e:	2b00      	cmp	r3, #0
 8007290:	f77f aed6 	ble.w	8007040 <_dtoa_r+0x900>
 8007294:	4656      	mov	r6, sl
 8007296:	4621      	mov	r1, r4
 8007298:	4648      	mov	r0, r9
 800729a:	f7ff f9c6 	bl	800662a <quorem>
 800729e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80072a2:	f806 8b01 	strb.w	r8, [r6], #1
 80072a6:	9b00      	ldr	r3, [sp, #0]
 80072a8:	eba6 020a 	sub.w	r2, r6, sl
 80072ac:	4293      	cmp	r3, r2
 80072ae:	ddb3      	ble.n	8007218 <_dtoa_r+0xad8>
 80072b0:	4649      	mov	r1, r9
 80072b2:	2300      	movs	r3, #0
 80072b4:	220a      	movs	r2, #10
 80072b6:	4658      	mov	r0, fp
 80072b8:	f000 f968 	bl	800758c <__multadd>
 80072bc:	4681      	mov	r9, r0
 80072be:	e7ea      	b.n	8007296 <_dtoa_r+0xb56>
 80072c0:	08008960 	.word	0x08008960
 80072c4:	080088e4 	.word	0x080088e4

080072c8 <_free_r>:
 80072c8:	b538      	push	{r3, r4, r5, lr}
 80072ca:	4605      	mov	r5, r0
 80072cc:	2900      	cmp	r1, #0
 80072ce:	d041      	beq.n	8007354 <_free_r+0x8c>
 80072d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072d4:	1f0c      	subs	r4, r1, #4
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	bfb8      	it	lt
 80072da:	18e4      	addlt	r4, r4, r3
 80072dc:	f000 f8e8 	bl	80074b0 <__malloc_lock>
 80072e0:	4a1d      	ldr	r2, [pc, #116]	@ (8007358 <_free_r+0x90>)
 80072e2:	6813      	ldr	r3, [r2, #0]
 80072e4:	b933      	cbnz	r3, 80072f4 <_free_r+0x2c>
 80072e6:	6063      	str	r3, [r4, #4]
 80072e8:	6014      	str	r4, [r2, #0]
 80072ea:	4628      	mov	r0, r5
 80072ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072f0:	f000 b8e4 	b.w	80074bc <__malloc_unlock>
 80072f4:	42a3      	cmp	r3, r4
 80072f6:	d908      	bls.n	800730a <_free_r+0x42>
 80072f8:	6820      	ldr	r0, [r4, #0]
 80072fa:	1821      	adds	r1, r4, r0
 80072fc:	428b      	cmp	r3, r1
 80072fe:	bf01      	itttt	eq
 8007300:	6819      	ldreq	r1, [r3, #0]
 8007302:	685b      	ldreq	r3, [r3, #4]
 8007304:	1809      	addeq	r1, r1, r0
 8007306:	6021      	streq	r1, [r4, #0]
 8007308:	e7ed      	b.n	80072e6 <_free_r+0x1e>
 800730a:	461a      	mov	r2, r3
 800730c:	685b      	ldr	r3, [r3, #4]
 800730e:	b10b      	cbz	r3, 8007314 <_free_r+0x4c>
 8007310:	42a3      	cmp	r3, r4
 8007312:	d9fa      	bls.n	800730a <_free_r+0x42>
 8007314:	6811      	ldr	r1, [r2, #0]
 8007316:	1850      	adds	r0, r2, r1
 8007318:	42a0      	cmp	r0, r4
 800731a:	d10b      	bne.n	8007334 <_free_r+0x6c>
 800731c:	6820      	ldr	r0, [r4, #0]
 800731e:	4401      	add	r1, r0
 8007320:	1850      	adds	r0, r2, r1
 8007322:	4283      	cmp	r3, r0
 8007324:	6011      	str	r1, [r2, #0]
 8007326:	d1e0      	bne.n	80072ea <_free_r+0x22>
 8007328:	6818      	ldr	r0, [r3, #0]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	6053      	str	r3, [r2, #4]
 800732e:	4408      	add	r0, r1
 8007330:	6010      	str	r0, [r2, #0]
 8007332:	e7da      	b.n	80072ea <_free_r+0x22>
 8007334:	d902      	bls.n	800733c <_free_r+0x74>
 8007336:	230c      	movs	r3, #12
 8007338:	602b      	str	r3, [r5, #0]
 800733a:	e7d6      	b.n	80072ea <_free_r+0x22>
 800733c:	6820      	ldr	r0, [r4, #0]
 800733e:	1821      	adds	r1, r4, r0
 8007340:	428b      	cmp	r3, r1
 8007342:	bf04      	itt	eq
 8007344:	6819      	ldreq	r1, [r3, #0]
 8007346:	685b      	ldreq	r3, [r3, #4]
 8007348:	6063      	str	r3, [r4, #4]
 800734a:	bf04      	itt	eq
 800734c:	1809      	addeq	r1, r1, r0
 800734e:	6021      	streq	r1, [r4, #0]
 8007350:	6054      	str	r4, [r2, #4]
 8007352:	e7ca      	b.n	80072ea <_free_r+0x22>
 8007354:	bd38      	pop	{r3, r4, r5, pc}
 8007356:	bf00      	nop
 8007358:	20000570 	.word	0x20000570

0800735c <malloc>:
 800735c:	4b02      	ldr	r3, [pc, #8]	@ (8007368 <malloc+0xc>)
 800735e:	4601      	mov	r1, r0
 8007360:	6818      	ldr	r0, [r3, #0]
 8007362:	f000 b825 	b.w	80073b0 <_malloc_r>
 8007366:	bf00      	nop
 8007368:	2000001c 	.word	0x2000001c

0800736c <sbrk_aligned>:
 800736c:	b570      	push	{r4, r5, r6, lr}
 800736e:	4e0f      	ldr	r6, [pc, #60]	@ (80073ac <sbrk_aligned+0x40>)
 8007370:	460c      	mov	r4, r1
 8007372:	6831      	ldr	r1, [r6, #0]
 8007374:	4605      	mov	r5, r0
 8007376:	b911      	cbnz	r1, 800737e <sbrk_aligned+0x12>
 8007378:	f001 f81c 	bl	80083b4 <_sbrk_r>
 800737c:	6030      	str	r0, [r6, #0]
 800737e:	4621      	mov	r1, r4
 8007380:	4628      	mov	r0, r5
 8007382:	f001 f817 	bl	80083b4 <_sbrk_r>
 8007386:	1c43      	adds	r3, r0, #1
 8007388:	d103      	bne.n	8007392 <sbrk_aligned+0x26>
 800738a:	f04f 34ff 	mov.w	r4, #4294967295
 800738e:	4620      	mov	r0, r4
 8007390:	bd70      	pop	{r4, r5, r6, pc}
 8007392:	1cc4      	adds	r4, r0, #3
 8007394:	f024 0403 	bic.w	r4, r4, #3
 8007398:	42a0      	cmp	r0, r4
 800739a:	d0f8      	beq.n	800738e <sbrk_aligned+0x22>
 800739c:	1a21      	subs	r1, r4, r0
 800739e:	4628      	mov	r0, r5
 80073a0:	f001 f808 	bl	80083b4 <_sbrk_r>
 80073a4:	3001      	adds	r0, #1
 80073a6:	d1f2      	bne.n	800738e <sbrk_aligned+0x22>
 80073a8:	e7ef      	b.n	800738a <sbrk_aligned+0x1e>
 80073aa:	bf00      	nop
 80073ac:	2000056c 	.word	0x2000056c

080073b0 <_malloc_r>:
 80073b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073b4:	1ccd      	adds	r5, r1, #3
 80073b6:	f025 0503 	bic.w	r5, r5, #3
 80073ba:	3508      	adds	r5, #8
 80073bc:	2d0c      	cmp	r5, #12
 80073be:	bf38      	it	cc
 80073c0:	250c      	movcc	r5, #12
 80073c2:	2d00      	cmp	r5, #0
 80073c4:	4606      	mov	r6, r0
 80073c6:	db01      	blt.n	80073cc <_malloc_r+0x1c>
 80073c8:	42a9      	cmp	r1, r5
 80073ca:	d904      	bls.n	80073d6 <_malloc_r+0x26>
 80073cc:	230c      	movs	r3, #12
 80073ce:	6033      	str	r3, [r6, #0]
 80073d0:	2000      	movs	r0, #0
 80073d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80074ac <_malloc_r+0xfc>
 80073da:	f000 f869 	bl	80074b0 <__malloc_lock>
 80073de:	f8d8 3000 	ldr.w	r3, [r8]
 80073e2:	461c      	mov	r4, r3
 80073e4:	bb44      	cbnz	r4, 8007438 <_malloc_r+0x88>
 80073e6:	4629      	mov	r1, r5
 80073e8:	4630      	mov	r0, r6
 80073ea:	f7ff ffbf 	bl	800736c <sbrk_aligned>
 80073ee:	1c43      	adds	r3, r0, #1
 80073f0:	4604      	mov	r4, r0
 80073f2:	d158      	bne.n	80074a6 <_malloc_r+0xf6>
 80073f4:	f8d8 4000 	ldr.w	r4, [r8]
 80073f8:	4627      	mov	r7, r4
 80073fa:	2f00      	cmp	r7, #0
 80073fc:	d143      	bne.n	8007486 <_malloc_r+0xd6>
 80073fe:	2c00      	cmp	r4, #0
 8007400:	d04b      	beq.n	800749a <_malloc_r+0xea>
 8007402:	6823      	ldr	r3, [r4, #0]
 8007404:	4639      	mov	r1, r7
 8007406:	4630      	mov	r0, r6
 8007408:	eb04 0903 	add.w	r9, r4, r3
 800740c:	f000 ffd2 	bl	80083b4 <_sbrk_r>
 8007410:	4581      	cmp	r9, r0
 8007412:	d142      	bne.n	800749a <_malloc_r+0xea>
 8007414:	6821      	ldr	r1, [r4, #0]
 8007416:	1a6d      	subs	r5, r5, r1
 8007418:	4629      	mov	r1, r5
 800741a:	4630      	mov	r0, r6
 800741c:	f7ff ffa6 	bl	800736c <sbrk_aligned>
 8007420:	3001      	adds	r0, #1
 8007422:	d03a      	beq.n	800749a <_malloc_r+0xea>
 8007424:	6823      	ldr	r3, [r4, #0]
 8007426:	442b      	add	r3, r5
 8007428:	6023      	str	r3, [r4, #0]
 800742a:	f8d8 3000 	ldr.w	r3, [r8]
 800742e:	685a      	ldr	r2, [r3, #4]
 8007430:	bb62      	cbnz	r2, 800748c <_malloc_r+0xdc>
 8007432:	f8c8 7000 	str.w	r7, [r8]
 8007436:	e00f      	b.n	8007458 <_malloc_r+0xa8>
 8007438:	6822      	ldr	r2, [r4, #0]
 800743a:	1b52      	subs	r2, r2, r5
 800743c:	d420      	bmi.n	8007480 <_malloc_r+0xd0>
 800743e:	2a0b      	cmp	r2, #11
 8007440:	d917      	bls.n	8007472 <_malloc_r+0xc2>
 8007442:	1961      	adds	r1, r4, r5
 8007444:	42a3      	cmp	r3, r4
 8007446:	6025      	str	r5, [r4, #0]
 8007448:	bf18      	it	ne
 800744a:	6059      	strne	r1, [r3, #4]
 800744c:	6863      	ldr	r3, [r4, #4]
 800744e:	bf08      	it	eq
 8007450:	f8c8 1000 	streq.w	r1, [r8]
 8007454:	5162      	str	r2, [r4, r5]
 8007456:	604b      	str	r3, [r1, #4]
 8007458:	4630      	mov	r0, r6
 800745a:	f000 f82f 	bl	80074bc <__malloc_unlock>
 800745e:	f104 000b 	add.w	r0, r4, #11
 8007462:	1d23      	adds	r3, r4, #4
 8007464:	f020 0007 	bic.w	r0, r0, #7
 8007468:	1ac2      	subs	r2, r0, r3
 800746a:	bf1c      	itt	ne
 800746c:	1a1b      	subne	r3, r3, r0
 800746e:	50a3      	strne	r3, [r4, r2]
 8007470:	e7af      	b.n	80073d2 <_malloc_r+0x22>
 8007472:	6862      	ldr	r2, [r4, #4]
 8007474:	42a3      	cmp	r3, r4
 8007476:	bf0c      	ite	eq
 8007478:	f8c8 2000 	streq.w	r2, [r8]
 800747c:	605a      	strne	r2, [r3, #4]
 800747e:	e7eb      	b.n	8007458 <_malloc_r+0xa8>
 8007480:	4623      	mov	r3, r4
 8007482:	6864      	ldr	r4, [r4, #4]
 8007484:	e7ae      	b.n	80073e4 <_malloc_r+0x34>
 8007486:	463c      	mov	r4, r7
 8007488:	687f      	ldr	r7, [r7, #4]
 800748a:	e7b6      	b.n	80073fa <_malloc_r+0x4a>
 800748c:	461a      	mov	r2, r3
 800748e:	685b      	ldr	r3, [r3, #4]
 8007490:	42a3      	cmp	r3, r4
 8007492:	d1fb      	bne.n	800748c <_malloc_r+0xdc>
 8007494:	2300      	movs	r3, #0
 8007496:	6053      	str	r3, [r2, #4]
 8007498:	e7de      	b.n	8007458 <_malloc_r+0xa8>
 800749a:	230c      	movs	r3, #12
 800749c:	6033      	str	r3, [r6, #0]
 800749e:	4630      	mov	r0, r6
 80074a0:	f000 f80c 	bl	80074bc <__malloc_unlock>
 80074a4:	e794      	b.n	80073d0 <_malloc_r+0x20>
 80074a6:	6005      	str	r5, [r0, #0]
 80074a8:	e7d6      	b.n	8007458 <_malloc_r+0xa8>
 80074aa:	bf00      	nop
 80074ac:	20000570 	.word	0x20000570

080074b0 <__malloc_lock>:
 80074b0:	4801      	ldr	r0, [pc, #4]	@ (80074b8 <__malloc_lock+0x8>)
 80074b2:	f7ff b8b8 	b.w	8006626 <__retarget_lock_acquire_recursive>
 80074b6:	bf00      	nop
 80074b8:	20000568 	.word	0x20000568

080074bc <__malloc_unlock>:
 80074bc:	4801      	ldr	r0, [pc, #4]	@ (80074c4 <__malloc_unlock+0x8>)
 80074be:	f7ff b8b3 	b.w	8006628 <__retarget_lock_release_recursive>
 80074c2:	bf00      	nop
 80074c4:	20000568 	.word	0x20000568

080074c8 <_Balloc>:
 80074c8:	b570      	push	{r4, r5, r6, lr}
 80074ca:	69c6      	ldr	r6, [r0, #28]
 80074cc:	4604      	mov	r4, r0
 80074ce:	460d      	mov	r5, r1
 80074d0:	b976      	cbnz	r6, 80074f0 <_Balloc+0x28>
 80074d2:	2010      	movs	r0, #16
 80074d4:	f7ff ff42 	bl	800735c <malloc>
 80074d8:	4602      	mov	r2, r0
 80074da:	61e0      	str	r0, [r4, #28]
 80074dc:	b920      	cbnz	r0, 80074e8 <_Balloc+0x20>
 80074de:	4b18      	ldr	r3, [pc, #96]	@ (8007540 <_Balloc+0x78>)
 80074e0:	4818      	ldr	r0, [pc, #96]	@ (8007544 <_Balloc+0x7c>)
 80074e2:	216b      	movs	r1, #107	@ 0x6b
 80074e4:	f000 ff84 	bl	80083f0 <__assert_func>
 80074e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80074ec:	6006      	str	r6, [r0, #0]
 80074ee:	60c6      	str	r6, [r0, #12]
 80074f0:	69e6      	ldr	r6, [r4, #28]
 80074f2:	68f3      	ldr	r3, [r6, #12]
 80074f4:	b183      	cbz	r3, 8007518 <_Balloc+0x50>
 80074f6:	69e3      	ldr	r3, [r4, #28]
 80074f8:	68db      	ldr	r3, [r3, #12]
 80074fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80074fe:	b9b8      	cbnz	r0, 8007530 <_Balloc+0x68>
 8007500:	2101      	movs	r1, #1
 8007502:	fa01 f605 	lsl.w	r6, r1, r5
 8007506:	1d72      	adds	r2, r6, #5
 8007508:	0092      	lsls	r2, r2, #2
 800750a:	4620      	mov	r0, r4
 800750c:	f000 ff8e 	bl	800842c <_calloc_r>
 8007510:	b160      	cbz	r0, 800752c <_Balloc+0x64>
 8007512:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007516:	e00e      	b.n	8007536 <_Balloc+0x6e>
 8007518:	2221      	movs	r2, #33	@ 0x21
 800751a:	2104      	movs	r1, #4
 800751c:	4620      	mov	r0, r4
 800751e:	f000 ff85 	bl	800842c <_calloc_r>
 8007522:	69e3      	ldr	r3, [r4, #28]
 8007524:	60f0      	str	r0, [r6, #12]
 8007526:	68db      	ldr	r3, [r3, #12]
 8007528:	2b00      	cmp	r3, #0
 800752a:	d1e4      	bne.n	80074f6 <_Balloc+0x2e>
 800752c:	2000      	movs	r0, #0
 800752e:	bd70      	pop	{r4, r5, r6, pc}
 8007530:	6802      	ldr	r2, [r0, #0]
 8007532:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007536:	2300      	movs	r3, #0
 8007538:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800753c:	e7f7      	b.n	800752e <_Balloc+0x66>
 800753e:	bf00      	nop
 8007540:	080088f1 	.word	0x080088f1
 8007544:	08008971 	.word	0x08008971

08007548 <_Bfree>:
 8007548:	b570      	push	{r4, r5, r6, lr}
 800754a:	69c6      	ldr	r6, [r0, #28]
 800754c:	4605      	mov	r5, r0
 800754e:	460c      	mov	r4, r1
 8007550:	b976      	cbnz	r6, 8007570 <_Bfree+0x28>
 8007552:	2010      	movs	r0, #16
 8007554:	f7ff ff02 	bl	800735c <malloc>
 8007558:	4602      	mov	r2, r0
 800755a:	61e8      	str	r0, [r5, #28]
 800755c:	b920      	cbnz	r0, 8007568 <_Bfree+0x20>
 800755e:	4b09      	ldr	r3, [pc, #36]	@ (8007584 <_Bfree+0x3c>)
 8007560:	4809      	ldr	r0, [pc, #36]	@ (8007588 <_Bfree+0x40>)
 8007562:	218f      	movs	r1, #143	@ 0x8f
 8007564:	f000 ff44 	bl	80083f0 <__assert_func>
 8007568:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800756c:	6006      	str	r6, [r0, #0]
 800756e:	60c6      	str	r6, [r0, #12]
 8007570:	b13c      	cbz	r4, 8007582 <_Bfree+0x3a>
 8007572:	69eb      	ldr	r3, [r5, #28]
 8007574:	6862      	ldr	r2, [r4, #4]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800757c:	6021      	str	r1, [r4, #0]
 800757e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007582:	bd70      	pop	{r4, r5, r6, pc}
 8007584:	080088f1 	.word	0x080088f1
 8007588:	08008971 	.word	0x08008971

0800758c <__multadd>:
 800758c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007590:	690d      	ldr	r5, [r1, #16]
 8007592:	4607      	mov	r7, r0
 8007594:	460c      	mov	r4, r1
 8007596:	461e      	mov	r6, r3
 8007598:	f101 0c14 	add.w	ip, r1, #20
 800759c:	2000      	movs	r0, #0
 800759e:	f8dc 3000 	ldr.w	r3, [ip]
 80075a2:	b299      	uxth	r1, r3
 80075a4:	fb02 6101 	mla	r1, r2, r1, r6
 80075a8:	0c1e      	lsrs	r6, r3, #16
 80075aa:	0c0b      	lsrs	r3, r1, #16
 80075ac:	fb02 3306 	mla	r3, r2, r6, r3
 80075b0:	b289      	uxth	r1, r1
 80075b2:	3001      	adds	r0, #1
 80075b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80075b8:	4285      	cmp	r5, r0
 80075ba:	f84c 1b04 	str.w	r1, [ip], #4
 80075be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80075c2:	dcec      	bgt.n	800759e <__multadd+0x12>
 80075c4:	b30e      	cbz	r6, 800760a <__multadd+0x7e>
 80075c6:	68a3      	ldr	r3, [r4, #8]
 80075c8:	42ab      	cmp	r3, r5
 80075ca:	dc19      	bgt.n	8007600 <__multadd+0x74>
 80075cc:	6861      	ldr	r1, [r4, #4]
 80075ce:	4638      	mov	r0, r7
 80075d0:	3101      	adds	r1, #1
 80075d2:	f7ff ff79 	bl	80074c8 <_Balloc>
 80075d6:	4680      	mov	r8, r0
 80075d8:	b928      	cbnz	r0, 80075e6 <__multadd+0x5a>
 80075da:	4602      	mov	r2, r0
 80075dc:	4b0c      	ldr	r3, [pc, #48]	@ (8007610 <__multadd+0x84>)
 80075de:	480d      	ldr	r0, [pc, #52]	@ (8007614 <__multadd+0x88>)
 80075e0:	21ba      	movs	r1, #186	@ 0xba
 80075e2:	f000 ff05 	bl	80083f0 <__assert_func>
 80075e6:	6922      	ldr	r2, [r4, #16]
 80075e8:	3202      	adds	r2, #2
 80075ea:	f104 010c 	add.w	r1, r4, #12
 80075ee:	0092      	lsls	r2, r2, #2
 80075f0:	300c      	adds	r0, #12
 80075f2:	f000 feef 	bl	80083d4 <memcpy>
 80075f6:	4621      	mov	r1, r4
 80075f8:	4638      	mov	r0, r7
 80075fa:	f7ff ffa5 	bl	8007548 <_Bfree>
 80075fe:	4644      	mov	r4, r8
 8007600:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007604:	3501      	adds	r5, #1
 8007606:	615e      	str	r6, [r3, #20]
 8007608:	6125      	str	r5, [r4, #16]
 800760a:	4620      	mov	r0, r4
 800760c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007610:	08008960 	.word	0x08008960
 8007614:	08008971 	.word	0x08008971

08007618 <__hi0bits>:
 8007618:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800761c:	4603      	mov	r3, r0
 800761e:	bf36      	itet	cc
 8007620:	0403      	lslcc	r3, r0, #16
 8007622:	2000      	movcs	r0, #0
 8007624:	2010      	movcc	r0, #16
 8007626:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800762a:	bf3c      	itt	cc
 800762c:	021b      	lslcc	r3, r3, #8
 800762e:	3008      	addcc	r0, #8
 8007630:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007634:	bf3c      	itt	cc
 8007636:	011b      	lslcc	r3, r3, #4
 8007638:	3004      	addcc	r0, #4
 800763a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800763e:	bf3c      	itt	cc
 8007640:	009b      	lslcc	r3, r3, #2
 8007642:	3002      	addcc	r0, #2
 8007644:	2b00      	cmp	r3, #0
 8007646:	db05      	blt.n	8007654 <__hi0bits+0x3c>
 8007648:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800764c:	f100 0001 	add.w	r0, r0, #1
 8007650:	bf08      	it	eq
 8007652:	2020      	moveq	r0, #32
 8007654:	4770      	bx	lr

08007656 <__lo0bits>:
 8007656:	6803      	ldr	r3, [r0, #0]
 8007658:	4602      	mov	r2, r0
 800765a:	f013 0007 	ands.w	r0, r3, #7
 800765e:	d00b      	beq.n	8007678 <__lo0bits+0x22>
 8007660:	07d9      	lsls	r1, r3, #31
 8007662:	d421      	bmi.n	80076a8 <__lo0bits+0x52>
 8007664:	0798      	lsls	r0, r3, #30
 8007666:	bf49      	itett	mi
 8007668:	085b      	lsrmi	r3, r3, #1
 800766a:	089b      	lsrpl	r3, r3, #2
 800766c:	2001      	movmi	r0, #1
 800766e:	6013      	strmi	r3, [r2, #0]
 8007670:	bf5c      	itt	pl
 8007672:	6013      	strpl	r3, [r2, #0]
 8007674:	2002      	movpl	r0, #2
 8007676:	4770      	bx	lr
 8007678:	b299      	uxth	r1, r3
 800767a:	b909      	cbnz	r1, 8007680 <__lo0bits+0x2a>
 800767c:	0c1b      	lsrs	r3, r3, #16
 800767e:	2010      	movs	r0, #16
 8007680:	b2d9      	uxtb	r1, r3
 8007682:	b909      	cbnz	r1, 8007688 <__lo0bits+0x32>
 8007684:	3008      	adds	r0, #8
 8007686:	0a1b      	lsrs	r3, r3, #8
 8007688:	0719      	lsls	r1, r3, #28
 800768a:	bf04      	itt	eq
 800768c:	091b      	lsreq	r3, r3, #4
 800768e:	3004      	addeq	r0, #4
 8007690:	0799      	lsls	r1, r3, #30
 8007692:	bf04      	itt	eq
 8007694:	089b      	lsreq	r3, r3, #2
 8007696:	3002      	addeq	r0, #2
 8007698:	07d9      	lsls	r1, r3, #31
 800769a:	d403      	bmi.n	80076a4 <__lo0bits+0x4e>
 800769c:	085b      	lsrs	r3, r3, #1
 800769e:	f100 0001 	add.w	r0, r0, #1
 80076a2:	d003      	beq.n	80076ac <__lo0bits+0x56>
 80076a4:	6013      	str	r3, [r2, #0]
 80076a6:	4770      	bx	lr
 80076a8:	2000      	movs	r0, #0
 80076aa:	4770      	bx	lr
 80076ac:	2020      	movs	r0, #32
 80076ae:	4770      	bx	lr

080076b0 <__i2b>:
 80076b0:	b510      	push	{r4, lr}
 80076b2:	460c      	mov	r4, r1
 80076b4:	2101      	movs	r1, #1
 80076b6:	f7ff ff07 	bl	80074c8 <_Balloc>
 80076ba:	4602      	mov	r2, r0
 80076bc:	b928      	cbnz	r0, 80076ca <__i2b+0x1a>
 80076be:	4b05      	ldr	r3, [pc, #20]	@ (80076d4 <__i2b+0x24>)
 80076c0:	4805      	ldr	r0, [pc, #20]	@ (80076d8 <__i2b+0x28>)
 80076c2:	f240 1145 	movw	r1, #325	@ 0x145
 80076c6:	f000 fe93 	bl	80083f0 <__assert_func>
 80076ca:	2301      	movs	r3, #1
 80076cc:	6144      	str	r4, [r0, #20]
 80076ce:	6103      	str	r3, [r0, #16]
 80076d0:	bd10      	pop	{r4, pc}
 80076d2:	bf00      	nop
 80076d4:	08008960 	.word	0x08008960
 80076d8:	08008971 	.word	0x08008971

080076dc <__multiply>:
 80076dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076e0:	4614      	mov	r4, r2
 80076e2:	690a      	ldr	r2, [r1, #16]
 80076e4:	6923      	ldr	r3, [r4, #16]
 80076e6:	429a      	cmp	r2, r3
 80076e8:	bfa8      	it	ge
 80076ea:	4623      	movge	r3, r4
 80076ec:	460f      	mov	r7, r1
 80076ee:	bfa4      	itt	ge
 80076f0:	460c      	movge	r4, r1
 80076f2:	461f      	movge	r7, r3
 80076f4:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80076f8:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80076fc:	68a3      	ldr	r3, [r4, #8]
 80076fe:	6861      	ldr	r1, [r4, #4]
 8007700:	eb0a 0609 	add.w	r6, sl, r9
 8007704:	42b3      	cmp	r3, r6
 8007706:	b085      	sub	sp, #20
 8007708:	bfb8      	it	lt
 800770a:	3101      	addlt	r1, #1
 800770c:	f7ff fedc 	bl	80074c8 <_Balloc>
 8007710:	b930      	cbnz	r0, 8007720 <__multiply+0x44>
 8007712:	4602      	mov	r2, r0
 8007714:	4b44      	ldr	r3, [pc, #272]	@ (8007828 <__multiply+0x14c>)
 8007716:	4845      	ldr	r0, [pc, #276]	@ (800782c <__multiply+0x150>)
 8007718:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800771c:	f000 fe68 	bl	80083f0 <__assert_func>
 8007720:	f100 0514 	add.w	r5, r0, #20
 8007724:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007728:	462b      	mov	r3, r5
 800772a:	2200      	movs	r2, #0
 800772c:	4543      	cmp	r3, r8
 800772e:	d321      	bcc.n	8007774 <__multiply+0x98>
 8007730:	f107 0114 	add.w	r1, r7, #20
 8007734:	f104 0214 	add.w	r2, r4, #20
 8007738:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800773c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007740:	9302      	str	r3, [sp, #8]
 8007742:	1b13      	subs	r3, r2, r4
 8007744:	3b15      	subs	r3, #21
 8007746:	f023 0303 	bic.w	r3, r3, #3
 800774a:	3304      	adds	r3, #4
 800774c:	f104 0715 	add.w	r7, r4, #21
 8007750:	42ba      	cmp	r2, r7
 8007752:	bf38      	it	cc
 8007754:	2304      	movcc	r3, #4
 8007756:	9301      	str	r3, [sp, #4]
 8007758:	9b02      	ldr	r3, [sp, #8]
 800775a:	9103      	str	r1, [sp, #12]
 800775c:	428b      	cmp	r3, r1
 800775e:	d80c      	bhi.n	800777a <__multiply+0x9e>
 8007760:	2e00      	cmp	r6, #0
 8007762:	dd03      	ble.n	800776c <__multiply+0x90>
 8007764:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007768:	2b00      	cmp	r3, #0
 800776a:	d05b      	beq.n	8007824 <__multiply+0x148>
 800776c:	6106      	str	r6, [r0, #16]
 800776e:	b005      	add	sp, #20
 8007770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007774:	f843 2b04 	str.w	r2, [r3], #4
 8007778:	e7d8      	b.n	800772c <__multiply+0x50>
 800777a:	f8b1 a000 	ldrh.w	sl, [r1]
 800777e:	f1ba 0f00 	cmp.w	sl, #0
 8007782:	d024      	beq.n	80077ce <__multiply+0xf2>
 8007784:	f104 0e14 	add.w	lr, r4, #20
 8007788:	46a9      	mov	r9, r5
 800778a:	f04f 0c00 	mov.w	ip, #0
 800778e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007792:	f8d9 3000 	ldr.w	r3, [r9]
 8007796:	fa1f fb87 	uxth.w	fp, r7
 800779a:	b29b      	uxth	r3, r3
 800779c:	fb0a 330b 	mla	r3, sl, fp, r3
 80077a0:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80077a4:	f8d9 7000 	ldr.w	r7, [r9]
 80077a8:	4463      	add	r3, ip
 80077aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80077ae:	fb0a c70b 	mla	r7, sl, fp, ip
 80077b2:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80077b6:	b29b      	uxth	r3, r3
 80077b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80077bc:	4572      	cmp	r2, lr
 80077be:	f849 3b04 	str.w	r3, [r9], #4
 80077c2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80077c6:	d8e2      	bhi.n	800778e <__multiply+0xb2>
 80077c8:	9b01      	ldr	r3, [sp, #4]
 80077ca:	f845 c003 	str.w	ip, [r5, r3]
 80077ce:	9b03      	ldr	r3, [sp, #12]
 80077d0:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80077d4:	3104      	adds	r1, #4
 80077d6:	f1b9 0f00 	cmp.w	r9, #0
 80077da:	d021      	beq.n	8007820 <__multiply+0x144>
 80077dc:	682b      	ldr	r3, [r5, #0]
 80077de:	f104 0c14 	add.w	ip, r4, #20
 80077e2:	46ae      	mov	lr, r5
 80077e4:	f04f 0a00 	mov.w	sl, #0
 80077e8:	f8bc b000 	ldrh.w	fp, [ip]
 80077ec:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80077f0:	fb09 770b 	mla	r7, r9, fp, r7
 80077f4:	4457      	add	r7, sl
 80077f6:	b29b      	uxth	r3, r3
 80077f8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80077fc:	f84e 3b04 	str.w	r3, [lr], #4
 8007800:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007804:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007808:	f8be 3000 	ldrh.w	r3, [lr]
 800780c:	fb09 330a 	mla	r3, r9, sl, r3
 8007810:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007814:	4562      	cmp	r2, ip
 8007816:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800781a:	d8e5      	bhi.n	80077e8 <__multiply+0x10c>
 800781c:	9f01      	ldr	r7, [sp, #4]
 800781e:	51eb      	str	r3, [r5, r7]
 8007820:	3504      	adds	r5, #4
 8007822:	e799      	b.n	8007758 <__multiply+0x7c>
 8007824:	3e01      	subs	r6, #1
 8007826:	e79b      	b.n	8007760 <__multiply+0x84>
 8007828:	08008960 	.word	0x08008960
 800782c:	08008971 	.word	0x08008971

08007830 <__pow5mult>:
 8007830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007834:	4615      	mov	r5, r2
 8007836:	f012 0203 	ands.w	r2, r2, #3
 800783a:	4607      	mov	r7, r0
 800783c:	460e      	mov	r6, r1
 800783e:	d007      	beq.n	8007850 <__pow5mult+0x20>
 8007840:	4c25      	ldr	r4, [pc, #148]	@ (80078d8 <__pow5mult+0xa8>)
 8007842:	3a01      	subs	r2, #1
 8007844:	2300      	movs	r3, #0
 8007846:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800784a:	f7ff fe9f 	bl	800758c <__multadd>
 800784e:	4606      	mov	r6, r0
 8007850:	10ad      	asrs	r5, r5, #2
 8007852:	d03d      	beq.n	80078d0 <__pow5mult+0xa0>
 8007854:	69fc      	ldr	r4, [r7, #28]
 8007856:	b97c      	cbnz	r4, 8007878 <__pow5mult+0x48>
 8007858:	2010      	movs	r0, #16
 800785a:	f7ff fd7f 	bl	800735c <malloc>
 800785e:	4602      	mov	r2, r0
 8007860:	61f8      	str	r0, [r7, #28]
 8007862:	b928      	cbnz	r0, 8007870 <__pow5mult+0x40>
 8007864:	4b1d      	ldr	r3, [pc, #116]	@ (80078dc <__pow5mult+0xac>)
 8007866:	481e      	ldr	r0, [pc, #120]	@ (80078e0 <__pow5mult+0xb0>)
 8007868:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800786c:	f000 fdc0 	bl	80083f0 <__assert_func>
 8007870:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007874:	6004      	str	r4, [r0, #0]
 8007876:	60c4      	str	r4, [r0, #12]
 8007878:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800787c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007880:	b94c      	cbnz	r4, 8007896 <__pow5mult+0x66>
 8007882:	f240 2171 	movw	r1, #625	@ 0x271
 8007886:	4638      	mov	r0, r7
 8007888:	f7ff ff12 	bl	80076b0 <__i2b>
 800788c:	2300      	movs	r3, #0
 800788e:	f8c8 0008 	str.w	r0, [r8, #8]
 8007892:	4604      	mov	r4, r0
 8007894:	6003      	str	r3, [r0, #0]
 8007896:	f04f 0900 	mov.w	r9, #0
 800789a:	07eb      	lsls	r3, r5, #31
 800789c:	d50a      	bpl.n	80078b4 <__pow5mult+0x84>
 800789e:	4631      	mov	r1, r6
 80078a0:	4622      	mov	r2, r4
 80078a2:	4638      	mov	r0, r7
 80078a4:	f7ff ff1a 	bl	80076dc <__multiply>
 80078a8:	4631      	mov	r1, r6
 80078aa:	4680      	mov	r8, r0
 80078ac:	4638      	mov	r0, r7
 80078ae:	f7ff fe4b 	bl	8007548 <_Bfree>
 80078b2:	4646      	mov	r6, r8
 80078b4:	106d      	asrs	r5, r5, #1
 80078b6:	d00b      	beq.n	80078d0 <__pow5mult+0xa0>
 80078b8:	6820      	ldr	r0, [r4, #0]
 80078ba:	b938      	cbnz	r0, 80078cc <__pow5mult+0x9c>
 80078bc:	4622      	mov	r2, r4
 80078be:	4621      	mov	r1, r4
 80078c0:	4638      	mov	r0, r7
 80078c2:	f7ff ff0b 	bl	80076dc <__multiply>
 80078c6:	6020      	str	r0, [r4, #0]
 80078c8:	f8c0 9000 	str.w	r9, [r0]
 80078cc:	4604      	mov	r4, r0
 80078ce:	e7e4      	b.n	800789a <__pow5mult+0x6a>
 80078d0:	4630      	mov	r0, r6
 80078d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80078d6:	bf00      	nop
 80078d8:	080089cc 	.word	0x080089cc
 80078dc:	080088f1 	.word	0x080088f1
 80078e0:	08008971 	.word	0x08008971

080078e4 <__lshift>:
 80078e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80078e8:	460c      	mov	r4, r1
 80078ea:	6849      	ldr	r1, [r1, #4]
 80078ec:	6923      	ldr	r3, [r4, #16]
 80078ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80078f2:	68a3      	ldr	r3, [r4, #8]
 80078f4:	4607      	mov	r7, r0
 80078f6:	4691      	mov	r9, r2
 80078f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80078fc:	f108 0601 	add.w	r6, r8, #1
 8007900:	42b3      	cmp	r3, r6
 8007902:	db0b      	blt.n	800791c <__lshift+0x38>
 8007904:	4638      	mov	r0, r7
 8007906:	f7ff fddf 	bl	80074c8 <_Balloc>
 800790a:	4605      	mov	r5, r0
 800790c:	b948      	cbnz	r0, 8007922 <__lshift+0x3e>
 800790e:	4602      	mov	r2, r0
 8007910:	4b28      	ldr	r3, [pc, #160]	@ (80079b4 <__lshift+0xd0>)
 8007912:	4829      	ldr	r0, [pc, #164]	@ (80079b8 <__lshift+0xd4>)
 8007914:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007918:	f000 fd6a 	bl	80083f0 <__assert_func>
 800791c:	3101      	adds	r1, #1
 800791e:	005b      	lsls	r3, r3, #1
 8007920:	e7ee      	b.n	8007900 <__lshift+0x1c>
 8007922:	2300      	movs	r3, #0
 8007924:	f100 0114 	add.w	r1, r0, #20
 8007928:	f100 0210 	add.w	r2, r0, #16
 800792c:	4618      	mov	r0, r3
 800792e:	4553      	cmp	r3, sl
 8007930:	db33      	blt.n	800799a <__lshift+0xb6>
 8007932:	6920      	ldr	r0, [r4, #16]
 8007934:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007938:	f104 0314 	add.w	r3, r4, #20
 800793c:	f019 091f 	ands.w	r9, r9, #31
 8007940:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007944:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007948:	d02b      	beq.n	80079a2 <__lshift+0xbe>
 800794a:	f1c9 0e20 	rsb	lr, r9, #32
 800794e:	468a      	mov	sl, r1
 8007950:	2200      	movs	r2, #0
 8007952:	6818      	ldr	r0, [r3, #0]
 8007954:	fa00 f009 	lsl.w	r0, r0, r9
 8007958:	4310      	orrs	r0, r2
 800795a:	f84a 0b04 	str.w	r0, [sl], #4
 800795e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007962:	459c      	cmp	ip, r3
 8007964:	fa22 f20e 	lsr.w	r2, r2, lr
 8007968:	d8f3      	bhi.n	8007952 <__lshift+0x6e>
 800796a:	ebac 0304 	sub.w	r3, ip, r4
 800796e:	3b15      	subs	r3, #21
 8007970:	f023 0303 	bic.w	r3, r3, #3
 8007974:	3304      	adds	r3, #4
 8007976:	f104 0015 	add.w	r0, r4, #21
 800797a:	4584      	cmp	ip, r0
 800797c:	bf38      	it	cc
 800797e:	2304      	movcc	r3, #4
 8007980:	50ca      	str	r2, [r1, r3]
 8007982:	b10a      	cbz	r2, 8007988 <__lshift+0xa4>
 8007984:	f108 0602 	add.w	r6, r8, #2
 8007988:	3e01      	subs	r6, #1
 800798a:	4638      	mov	r0, r7
 800798c:	612e      	str	r6, [r5, #16]
 800798e:	4621      	mov	r1, r4
 8007990:	f7ff fdda 	bl	8007548 <_Bfree>
 8007994:	4628      	mov	r0, r5
 8007996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800799a:	f842 0f04 	str.w	r0, [r2, #4]!
 800799e:	3301      	adds	r3, #1
 80079a0:	e7c5      	b.n	800792e <__lshift+0x4a>
 80079a2:	3904      	subs	r1, #4
 80079a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80079a8:	f841 2f04 	str.w	r2, [r1, #4]!
 80079ac:	459c      	cmp	ip, r3
 80079ae:	d8f9      	bhi.n	80079a4 <__lshift+0xc0>
 80079b0:	e7ea      	b.n	8007988 <__lshift+0xa4>
 80079b2:	bf00      	nop
 80079b4:	08008960 	.word	0x08008960
 80079b8:	08008971 	.word	0x08008971

080079bc <__mcmp>:
 80079bc:	690a      	ldr	r2, [r1, #16]
 80079be:	4603      	mov	r3, r0
 80079c0:	6900      	ldr	r0, [r0, #16]
 80079c2:	1a80      	subs	r0, r0, r2
 80079c4:	b530      	push	{r4, r5, lr}
 80079c6:	d10e      	bne.n	80079e6 <__mcmp+0x2a>
 80079c8:	3314      	adds	r3, #20
 80079ca:	3114      	adds	r1, #20
 80079cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80079d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80079d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80079d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80079dc:	4295      	cmp	r5, r2
 80079de:	d003      	beq.n	80079e8 <__mcmp+0x2c>
 80079e0:	d205      	bcs.n	80079ee <__mcmp+0x32>
 80079e2:	f04f 30ff 	mov.w	r0, #4294967295
 80079e6:	bd30      	pop	{r4, r5, pc}
 80079e8:	42a3      	cmp	r3, r4
 80079ea:	d3f3      	bcc.n	80079d4 <__mcmp+0x18>
 80079ec:	e7fb      	b.n	80079e6 <__mcmp+0x2a>
 80079ee:	2001      	movs	r0, #1
 80079f0:	e7f9      	b.n	80079e6 <__mcmp+0x2a>
	...

080079f4 <__mdiff>:
 80079f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079f8:	4689      	mov	r9, r1
 80079fa:	4606      	mov	r6, r0
 80079fc:	4611      	mov	r1, r2
 80079fe:	4648      	mov	r0, r9
 8007a00:	4614      	mov	r4, r2
 8007a02:	f7ff ffdb 	bl	80079bc <__mcmp>
 8007a06:	1e05      	subs	r5, r0, #0
 8007a08:	d112      	bne.n	8007a30 <__mdiff+0x3c>
 8007a0a:	4629      	mov	r1, r5
 8007a0c:	4630      	mov	r0, r6
 8007a0e:	f7ff fd5b 	bl	80074c8 <_Balloc>
 8007a12:	4602      	mov	r2, r0
 8007a14:	b928      	cbnz	r0, 8007a22 <__mdiff+0x2e>
 8007a16:	4b3f      	ldr	r3, [pc, #252]	@ (8007b14 <__mdiff+0x120>)
 8007a18:	f240 2137 	movw	r1, #567	@ 0x237
 8007a1c:	483e      	ldr	r0, [pc, #248]	@ (8007b18 <__mdiff+0x124>)
 8007a1e:	f000 fce7 	bl	80083f0 <__assert_func>
 8007a22:	2301      	movs	r3, #1
 8007a24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007a28:	4610      	mov	r0, r2
 8007a2a:	b003      	add	sp, #12
 8007a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007a30:	bfbc      	itt	lt
 8007a32:	464b      	movlt	r3, r9
 8007a34:	46a1      	movlt	r9, r4
 8007a36:	4630      	mov	r0, r6
 8007a38:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007a3c:	bfba      	itte	lt
 8007a3e:	461c      	movlt	r4, r3
 8007a40:	2501      	movlt	r5, #1
 8007a42:	2500      	movge	r5, #0
 8007a44:	f7ff fd40 	bl	80074c8 <_Balloc>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	b918      	cbnz	r0, 8007a54 <__mdiff+0x60>
 8007a4c:	4b31      	ldr	r3, [pc, #196]	@ (8007b14 <__mdiff+0x120>)
 8007a4e:	f240 2145 	movw	r1, #581	@ 0x245
 8007a52:	e7e3      	b.n	8007a1c <__mdiff+0x28>
 8007a54:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007a58:	6926      	ldr	r6, [r4, #16]
 8007a5a:	60c5      	str	r5, [r0, #12]
 8007a5c:	f109 0310 	add.w	r3, r9, #16
 8007a60:	f109 0514 	add.w	r5, r9, #20
 8007a64:	f104 0e14 	add.w	lr, r4, #20
 8007a68:	f100 0b14 	add.w	fp, r0, #20
 8007a6c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007a70:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007a74:	9301      	str	r3, [sp, #4]
 8007a76:	46d9      	mov	r9, fp
 8007a78:	f04f 0c00 	mov.w	ip, #0
 8007a7c:	9b01      	ldr	r3, [sp, #4]
 8007a7e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007a82:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007a86:	9301      	str	r3, [sp, #4]
 8007a88:	fa1f f38a 	uxth.w	r3, sl
 8007a8c:	4619      	mov	r1, r3
 8007a8e:	b283      	uxth	r3, r0
 8007a90:	1acb      	subs	r3, r1, r3
 8007a92:	0c00      	lsrs	r0, r0, #16
 8007a94:	4463      	add	r3, ip
 8007a96:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007a9a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007a9e:	b29b      	uxth	r3, r3
 8007aa0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007aa4:	4576      	cmp	r6, lr
 8007aa6:	f849 3b04 	str.w	r3, [r9], #4
 8007aaa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007aae:	d8e5      	bhi.n	8007a7c <__mdiff+0x88>
 8007ab0:	1b33      	subs	r3, r6, r4
 8007ab2:	3b15      	subs	r3, #21
 8007ab4:	f023 0303 	bic.w	r3, r3, #3
 8007ab8:	3415      	adds	r4, #21
 8007aba:	3304      	adds	r3, #4
 8007abc:	42a6      	cmp	r6, r4
 8007abe:	bf38      	it	cc
 8007ac0:	2304      	movcc	r3, #4
 8007ac2:	441d      	add	r5, r3
 8007ac4:	445b      	add	r3, fp
 8007ac6:	461e      	mov	r6, r3
 8007ac8:	462c      	mov	r4, r5
 8007aca:	4544      	cmp	r4, r8
 8007acc:	d30e      	bcc.n	8007aec <__mdiff+0xf8>
 8007ace:	f108 0103 	add.w	r1, r8, #3
 8007ad2:	1b49      	subs	r1, r1, r5
 8007ad4:	f021 0103 	bic.w	r1, r1, #3
 8007ad8:	3d03      	subs	r5, #3
 8007ada:	45a8      	cmp	r8, r5
 8007adc:	bf38      	it	cc
 8007ade:	2100      	movcc	r1, #0
 8007ae0:	440b      	add	r3, r1
 8007ae2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007ae6:	b191      	cbz	r1, 8007b0e <__mdiff+0x11a>
 8007ae8:	6117      	str	r7, [r2, #16]
 8007aea:	e79d      	b.n	8007a28 <__mdiff+0x34>
 8007aec:	f854 1b04 	ldr.w	r1, [r4], #4
 8007af0:	46e6      	mov	lr, ip
 8007af2:	0c08      	lsrs	r0, r1, #16
 8007af4:	fa1c fc81 	uxtah	ip, ip, r1
 8007af8:	4471      	add	r1, lr
 8007afa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007afe:	b289      	uxth	r1, r1
 8007b00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007b04:	f846 1b04 	str.w	r1, [r6], #4
 8007b08:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007b0c:	e7dd      	b.n	8007aca <__mdiff+0xd6>
 8007b0e:	3f01      	subs	r7, #1
 8007b10:	e7e7      	b.n	8007ae2 <__mdiff+0xee>
 8007b12:	bf00      	nop
 8007b14:	08008960 	.word	0x08008960
 8007b18:	08008971 	.word	0x08008971

08007b1c <__d2b>:
 8007b1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007b20:	460f      	mov	r7, r1
 8007b22:	2101      	movs	r1, #1
 8007b24:	ec59 8b10 	vmov	r8, r9, d0
 8007b28:	4616      	mov	r6, r2
 8007b2a:	f7ff fccd 	bl	80074c8 <_Balloc>
 8007b2e:	4604      	mov	r4, r0
 8007b30:	b930      	cbnz	r0, 8007b40 <__d2b+0x24>
 8007b32:	4602      	mov	r2, r0
 8007b34:	4b23      	ldr	r3, [pc, #140]	@ (8007bc4 <__d2b+0xa8>)
 8007b36:	4824      	ldr	r0, [pc, #144]	@ (8007bc8 <__d2b+0xac>)
 8007b38:	f240 310f 	movw	r1, #783	@ 0x30f
 8007b3c:	f000 fc58 	bl	80083f0 <__assert_func>
 8007b40:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007b44:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007b48:	b10d      	cbz	r5, 8007b4e <__d2b+0x32>
 8007b4a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007b4e:	9301      	str	r3, [sp, #4]
 8007b50:	f1b8 0300 	subs.w	r3, r8, #0
 8007b54:	d023      	beq.n	8007b9e <__d2b+0x82>
 8007b56:	4668      	mov	r0, sp
 8007b58:	9300      	str	r3, [sp, #0]
 8007b5a:	f7ff fd7c 	bl	8007656 <__lo0bits>
 8007b5e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007b62:	b1d0      	cbz	r0, 8007b9a <__d2b+0x7e>
 8007b64:	f1c0 0320 	rsb	r3, r0, #32
 8007b68:	fa02 f303 	lsl.w	r3, r2, r3
 8007b6c:	430b      	orrs	r3, r1
 8007b6e:	40c2      	lsrs	r2, r0
 8007b70:	6163      	str	r3, [r4, #20]
 8007b72:	9201      	str	r2, [sp, #4]
 8007b74:	9b01      	ldr	r3, [sp, #4]
 8007b76:	61a3      	str	r3, [r4, #24]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	bf0c      	ite	eq
 8007b7c:	2201      	moveq	r2, #1
 8007b7e:	2202      	movne	r2, #2
 8007b80:	6122      	str	r2, [r4, #16]
 8007b82:	b1a5      	cbz	r5, 8007bae <__d2b+0x92>
 8007b84:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007b88:	4405      	add	r5, r0
 8007b8a:	603d      	str	r5, [r7, #0]
 8007b8c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007b90:	6030      	str	r0, [r6, #0]
 8007b92:	4620      	mov	r0, r4
 8007b94:	b003      	add	sp, #12
 8007b96:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007b9a:	6161      	str	r1, [r4, #20]
 8007b9c:	e7ea      	b.n	8007b74 <__d2b+0x58>
 8007b9e:	a801      	add	r0, sp, #4
 8007ba0:	f7ff fd59 	bl	8007656 <__lo0bits>
 8007ba4:	9b01      	ldr	r3, [sp, #4]
 8007ba6:	6163      	str	r3, [r4, #20]
 8007ba8:	3020      	adds	r0, #32
 8007baa:	2201      	movs	r2, #1
 8007bac:	e7e8      	b.n	8007b80 <__d2b+0x64>
 8007bae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007bb2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007bb6:	6038      	str	r0, [r7, #0]
 8007bb8:	6918      	ldr	r0, [r3, #16]
 8007bba:	f7ff fd2d 	bl	8007618 <__hi0bits>
 8007bbe:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007bc2:	e7e5      	b.n	8007b90 <__d2b+0x74>
 8007bc4:	08008960 	.word	0x08008960
 8007bc8:	08008971 	.word	0x08008971

08007bcc <__ssputs_r>:
 8007bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007bd0:	688e      	ldr	r6, [r1, #8]
 8007bd2:	461f      	mov	r7, r3
 8007bd4:	42be      	cmp	r6, r7
 8007bd6:	680b      	ldr	r3, [r1, #0]
 8007bd8:	4682      	mov	sl, r0
 8007bda:	460c      	mov	r4, r1
 8007bdc:	4690      	mov	r8, r2
 8007bde:	d82d      	bhi.n	8007c3c <__ssputs_r+0x70>
 8007be0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007be4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007be8:	d026      	beq.n	8007c38 <__ssputs_r+0x6c>
 8007bea:	6965      	ldr	r5, [r4, #20]
 8007bec:	6909      	ldr	r1, [r1, #16]
 8007bee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007bf2:	eba3 0901 	sub.w	r9, r3, r1
 8007bf6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007bfa:	1c7b      	adds	r3, r7, #1
 8007bfc:	444b      	add	r3, r9
 8007bfe:	106d      	asrs	r5, r5, #1
 8007c00:	429d      	cmp	r5, r3
 8007c02:	bf38      	it	cc
 8007c04:	461d      	movcc	r5, r3
 8007c06:	0553      	lsls	r3, r2, #21
 8007c08:	d527      	bpl.n	8007c5a <__ssputs_r+0x8e>
 8007c0a:	4629      	mov	r1, r5
 8007c0c:	f7ff fbd0 	bl	80073b0 <_malloc_r>
 8007c10:	4606      	mov	r6, r0
 8007c12:	b360      	cbz	r0, 8007c6e <__ssputs_r+0xa2>
 8007c14:	6921      	ldr	r1, [r4, #16]
 8007c16:	464a      	mov	r2, r9
 8007c18:	f000 fbdc 	bl	80083d4 <memcpy>
 8007c1c:	89a3      	ldrh	r3, [r4, #12]
 8007c1e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007c22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c26:	81a3      	strh	r3, [r4, #12]
 8007c28:	6126      	str	r6, [r4, #16]
 8007c2a:	6165      	str	r5, [r4, #20]
 8007c2c:	444e      	add	r6, r9
 8007c2e:	eba5 0509 	sub.w	r5, r5, r9
 8007c32:	6026      	str	r6, [r4, #0]
 8007c34:	60a5      	str	r5, [r4, #8]
 8007c36:	463e      	mov	r6, r7
 8007c38:	42be      	cmp	r6, r7
 8007c3a:	d900      	bls.n	8007c3e <__ssputs_r+0x72>
 8007c3c:	463e      	mov	r6, r7
 8007c3e:	6820      	ldr	r0, [r4, #0]
 8007c40:	4632      	mov	r2, r6
 8007c42:	4641      	mov	r1, r8
 8007c44:	f000 fb9c 	bl	8008380 <memmove>
 8007c48:	68a3      	ldr	r3, [r4, #8]
 8007c4a:	1b9b      	subs	r3, r3, r6
 8007c4c:	60a3      	str	r3, [r4, #8]
 8007c4e:	6823      	ldr	r3, [r4, #0]
 8007c50:	4433      	add	r3, r6
 8007c52:	6023      	str	r3, [r4, #0]
 8007c54:	2000      	movs	r0, #0
 8007c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c5a:	462a      	mov	r2, r5
 8007c5c:	f000 fc0c 	bl	8008478 <_realloc_r>
 8007c60:	4606      	mov	r6, r0
 8007c62:	2800      	cmp	r0, #0
 8007c64:	d1e0      	bne.n	8007c28 <__ssputs_r+0x5c>
 8007c66:	6921      	ldr	r1, [r4, #16]
 8007c68:	4650      	mov	r0, sl
 8007c6a:	f7ff fb2d 	bl	80072c8 <_free_r>
 8007c6e:	230c      	movs	r3, #12
 8007c70:	f8ca 3000 	str.w	r3, [sl]
 8007c74:	89a3      	ldrh	r3, [r4, #12]
 8007c76:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007c7a:	81a3      	strh	r3, [r4, #12]
 8007c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8007c80:	e7e9      	b.n	8007c56 <__ssputs_r+0x8a>
	...

08007c84 <_svfiprintf_r>:
 8007c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c88:	4698      	mov	r8, r3
 8007c8a:	898b      	ldrh	r3, [r1, #12]
 8007c8c:	061b      	lsls	r3, r3, #24
 8007c8e:	b09d      	sub	sp, #116	@ 0x74
 8007c90:	4607      	mov	r7, r0
 8007c92:	460d      	mov	r5, r1
 8007c94:	4614      	mov	r4, r2
 8007c96:	d510      	bpl.n	8007cba <_svfiprintf_r+0x36>
 8007c98:	690b      	ldr	r3, [r1, #16]
 8007c9a:	b973      	cbnz	r3, 8007cba <_svfiprintf_r+0x36>
 8007c9c:	2140      	movs	r1, #64	@ 0x40
 8007c9e:	f7ff fb87 	bl	80073b0 <_malloc_r>
 8007ca2:	6028      	str	r0, [r5, #0]
 8007ca4:	6128      	str	r0, [r5, #16]
 8007ca6:	b930      	cbnz	r0, 8007cb6 <_svfiprintf_r+0x32>
 8007ca8:	230c      	movs	r3, #12
 8007caa:	603b      	str	r3, [r7, #0]
 8007cac:	f04f 30ff 	mov.w	r0, #4294967295
 8007cb0:	b01d      	add	sp, #116	@ 0x74
 8007cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cb6:	2340      	movs	r3, #64	@ 0x40
 8007cb8:	616b      	str	r3, [r5, #20]
 8007cba:	2300      	movs	r3, #0
 8007cbc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007cbe:	2320      	movs	r3, #32
 8007cc0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007cc4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cc8:	2330      	movs	r3, #48	@ 0x30
 8007cca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007e68 <_svfiprintf_r+0x1e4>
 8007cce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007cd2:	f04f 0901 	mov.w	r9, #1
 8007cd6:	4623      	mov	r3, r4
 8007cd8:	469a      	mov	sl, r3
 8007cda:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007cde:	b10a      	cbz	r2, 8007ce4 <_svfiprintf_r+0x60>
 8007ce0:	2a25      	cmp	r2, #37	@ 0x25
 8007ce2:	d1f9      	bne.n	8007cd8 <_svfiprintf_r+0x54>
 8007ce4:	ebba 0b04 	subs.w	fp, sl, r4
 8007ce8:	d00b      	beq.n	8007d02 <_svfiprintf_r+0x7e>
 8007cea:	465b      	mov	r3, fp
 8007cec:	4622      	mov	r2, r4
 8007cee:	4629      	mov	r1, r5
 8007cf0:	4638      	mov	r0, r7
 8007cf2:	f7ff ff6b 	bl	8007bcc <__ssputs_r>
 8007cf6:	3001      	adds	r0, #1
 8007cf8:	f000 80a7 	beq.w	8007e4a <_svfiprintf_r+0x1c6>
 8007cfc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cfe:	445a      	add	r2, fp
 8007d00:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d02:	f89a 3000 	ldrb.w	r3, [sl]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	f000 809f 	beq.w	8007e4a <_svfiprintf_r+0x1c6>
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8007d12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d16:	f10a 0a01 	add.w	sl, sl, #1
 8007d1a:	9304      	str	r3, [sp, #16]
 8007d1c:	9307      	str	r3, [sp, #28]
 8007d1e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007d22:	931a      	str	r3, [sp, #104]	@ 0x68
 8007d24:	4654      	mov	r4, sl
 8007d26:	2205      	movs	r2, #5
 8007d28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d2c:	484e      	ldr	r0, [pc, #312]	@ (8007e68 <_svfiprintf_r+0x1e4>)
 8007d2e:	f7f8 fa57 	bl	80001e0 <memchr>
 8007d32:	9a04      	ldr	r2, [sp, #16]
 8007d34:	b9d8      	cbnz	r0, 8007d6e <_svfiprintf_r+0xea>
 8007d36:	06d0      	lsls	r0, r2, #27
 8007d38:	bf44      	itt	mi
 8007d3a:	2320      	movmi	r3, #32
 8007d3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d40:	0711      	lsls	r1, r2, #28
 8007d42:	bf44      	itt	mi
 8007d44:	232b      	movmi	r3, #43	@ 0x2b
 8007d46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007d4a:	f89a 3000 	ldrb.w	r3, [sl]
 8007d4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007d50:	d015      	beq.n	8007d7e <_svfiprintf_r+0xfa>
 8007d52:	9a07      	ldr	r2, [sp, #28]
 8007d54:	4654      	mov	r4, sl
 8007d56:	2000      	movs	r0, #0
 8007d58:	f04f 0c0a 	mov.w	ip, #10
 8007d5c:	4621      	mov	r1, r4
 8007d5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d62:	3b30      	subs	r3, #48	@ 0x30
 8007d64:	2b09      	cmp	r3, #9
 8007d66:	d94b      	bls.n	8007e00 <_svfiprintf_r+0x17c>
 8007d68:	b1b0      	cbz	r0, 8007d98 <_svfiprintf_r+0x114>
 8007d6a:	9207      	str	r2, [sp, #28]
 8007d6c:	e014      	b.n	8007d98 <_svfiprintf_r+0x114>
 8007d6e:	eba0 0308 	sub.w	r3, r0, r8
 8007d72:	fa09 f303 	lsl.w	r3, r9, r3
 8007d76:	4313      	orrs	r3, r2
 8007d78:	9304      	str	r3, [sp, #16]
 8007d7a:	46a2      	mov	sl, r4
 8007d7c:	e7d2      	b.n	8007d24 <_svfiprintf_r+0xa0>
 8007d7e:	9b03      	ldr	r3, [sp, #12]
 8007d80:	1d19      	adds	r1, r3, #4
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	9103      	str	r1, [sp, #12]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	bfbb      	ittet	lt
 8007d8a:	425b      	neglt	r3, r3
 8007d8c:	f042 0202 	orrlt.w	r2, r2, #2
 8007d90:	9307      	strge	r3, [sp, #28]
 8007d92:	9307      	strlt	r3, [sp, #28]
 8007d94:	bfb8      	it	lt
 8007d96:	9204      	strlt	r2, [sp, #16]
 8007d98:	7823      	ldrb	r3, [r4, #0]
 8007d9a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007d9c:	d10a      	bne.n	8007db4 <_svfiprintf_r+0x130>
 8007d9e:	7863      	ldrb	r3, [r4, #1]
 8007da0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007da2:	d132      	bne.n	8007e0a <_svfiprintf_r+0x186>
 8007da4:	9b03      	ldr	r3, [sp, #12]
 8007da6:	1d1a      	adds	r2, r3, #4
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	9203      	str	r2, [sp, #12]
 8007dac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007db0:	3402      	adds	r4, #2
 8007db2:	9305      	str	r3, [sp, #20]
 8007db4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007e78 <_svfiprintf_r+0x1f4>
 8007db8:	7821      	ldrb	r1, [r4, #0]
 8007dba:	2203      	movs	r2, #3
 8007dbc:	4650      	mov	r0, sl
 8007dbe:	f7f8 fa0f 	bl	80001e0 <memchr>
 8007dc2:	b138      	cbz	r0, 8007dd4 <_svfiprintf_r+0x150>
 8007dc4:	9b04      	ldr	r3, [sp, #16]
 8007dc6:	eba0 000a 	sub.w	r0, r0, sl
 8007dca:	2240      	movs	r2, #64	@ 0x40
 8007dcc:	4082      	lsls	r2, r0
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	3401      	adds	r4, #1
 8007dd2:	9304      	str	r3, [sp, #16]
 8007dd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dd8:	4824      	ldr	r0, [pc, #144]	@ (8007e6c <_svfiprintf_r+0x1e8>)
 8007dda:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007dde:	2206      	movs	r2, #6
 8007de0:	f7f8 f9fe 	bl	80001e0 <memchr>
 8007de4:	2800      	cmp	r0, #0
 8007de6:	d036      	beq.n	8007e56 <_svfiprintf_r+0x1d2>
 8007de8:	4b21      	ldr	r3, [pc, #132]	@ (8007e70 <_svfiprintf_r+0x1ec>)
 8007dea:	bb1b      	cbnz	r3, 8007e34 <_svfiprintf_r+0x1b0>
 8007dec:	9b03      	ldr	r3, [sp, #12]
 8007dee:	3307      	adds	r3, #7
 8007df0:	f023 0307 	bic.w	r3, r3, #7
 8007df4:	3308      	adds	r3, #8
 8007df6:	9303      	str	r3, [sp, #12]
 8007df8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dfa:	4433      	add	r3, r6
 8007dfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dfe:	e76a      	b.n	8007cd6 <_svfiprintf_r+0x52>
 8007e00:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e04:	460c      	mov	r4, r1
 8007e06:	2001      	movs	r0, #1
 8007e08:	e7a8      	b.n	8007d5c <_svfiprintf_r+0xd8>
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	3401      	adds	r4, #1
 8007e0e:	9305      	str	r3, [sp, #20]
 8007e10:	4619      	mov	r1, r3
 8007e12:	f04f 0c0a 	mov.w	ip, #10
 8007e16:	4620      	mov	r0, r4
 8007e18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e1c:	3a30      	subs	r2, #48	@ 0x30
 8007e1e:	2a09      	cmp	r2, #9
 8007e20:	d903      	bls.n	8007e2a <_svfiprintf_r+0x1a6>
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d0c6      	beq.n	8007db4 <_svfiprintf_r+0x130>
 8007e26:	9105      	str	r1, [sp, #20]
 8007e28:	e7c4      	b.n	8007db4 <_svfiprintf_r+0x130>
 8007e2a:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e2e:	4604      	mov	r4, r0
 8007e30:	2301      	movs	r3, #1
 8007e32:	e7f0      	b.n	8007e16 <_svfiprintf_r+0x192>
 8007e34:	ab03      	add	r3, sp, #12
 8007e36:	9300      	str	r3, [sp, #0]
 8007e38:	462a      	mov	r2, r5
 8007e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8007e74 <_svfiprintf_r+0x1f0>)
 8007e3c:	a904      	add	r1, sp, #16
 8007e3e:	4638      	mov	r0, r7
 8007e40:	f7fd fe84 	bl	8005b4c <_printf_float>
 8007e44:	1c42      	adds	r2, r0, #1
 8007e46:	4606      	mov	r6, r0
 8007e48:	d1d6      	bne.n	8007df8 <_svfiprintf_r+0x174>
 8007e4a:	89ab      	ldrh	r3, [r5, #12]
 8007e4c:	065b      	lsls	r3, r3, #25
 8007e4e:	f53f af2d 	bmi.w	8007cac <_svfiprintf_r+0x28>
 8007e52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e54:	e72c      	b.n	8007cb0 <_svfiprintf_r+0x2c>
 8007e56:	ab03      	add	r3, sp, #12
 8007e58:	9300      	str	r3, [sp, #0]
 8007e5a:	462a      	mov	r2, r5
 8007e5c:	4b05      	ldr	r3, [pc, #20]	@ (8007e74 <_svfiprintf_r+0x1f0>)
 8007e5e:	a904      	add	r1, sp, #16
 8007e60:	4638      	mov	r0, r7
 8007e62:	f7fe f90b 	bl	800607c <_printf_i>
 8007e66:	e7ed      	b.n	8007e44 <_svfiprintf_r+0x1c0>
 8007e68:	08008ac8 	.word	0x08008ac8
 8007e6c:	08008ad2 	.word	0x08008ad2
 8007e70:	08005b4d 	.word	0x08005b4d
 8007e74:	08007bcd 	.word	0x08007bcd
 8007e78:	08008ace 	.word	0x08008ace

08007e7c <__sfputc_r>:
 8007e7c:	6893      	ldr	r3, [r2, #8]
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	b410      	push	{r4}
 8007e84:	6093      	str	r3, [r2, #8]
 8007e86:	da08      	bge.n	8007e9a <__sfputc_r+0x1e>
 8007e88:	6994      	ldr	r4, [r2, #24]
 8007e8a:	42a3      	cmp	r3, r4
 8007e8c:	db01      	blt.n	8007e92 <__sfputc_r+0x16>
 8007e8e:	290a      	cmp	r1, #10
 8007e90:	d103      	bne.n	8007e9a <__sfputc_r+0x1e>
 8007e92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e96:	f000 b9df 	b.w	8008258 <__swbuf_r>
 8007e9a:	6813      	ldr	r3, [r2, #0]
 8007e9c:	1c58      	adds	r0, r3, #1
 8007e9e:	6010      	str	r0, [r2, #0]
 8007ea0:	7019      	strb	r1, [r3, #0]
 8007ea2:	4608      	mov	r0, r1
 8007ea4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007ea8:	4770      	bx	lr

08007eaa <__sfputs_r>:
 8007eaa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007eac:	4606      	mov	r6, r0
 8007eae:	460f      	mov	r7, r1
 8007eb0:	4614      	mov	r4, r2
 8007eb2:	18d5      	adds	r5, r2, r3
 8007eb4:	42ac      	cmp	r4, r5
 8007eb6:	d101      	bne.n	8007ebc <__sfputs_r+0x12>
 8007eb8:	2000      	movs	r0, #0
 8007eba:	e007      	b.n	8007ecc <__sfputs_r+0x22>
 8007ebc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ec0:	463a      	mov	r2, r7
 8007ec2:	4630      	mov	r0, r6
 8007ec4:	f7ff ffda 	bl	8007e7c <__sfputc_r>
 8007ec8:	1c43      	adds	r3, r0, #1
 8007eca:	d1f3      	bne.n	8007eb4 <__sfputs_r+0xa>
 8007ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ed0 <_vfiprintf_r>:
 8007ed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ed4:	460d      	mov	r5, r1
 8007ed6:	b09d      	sub	sp, #116	@ 0x74
 8007ed8:	4614      	mov	r4, r2
 8007eda:	4698      	mov	r8, r3
 8007edc:	4606      	mov	r6, r0
 8007ede:	b118      	cbz	r0, 8007ee8 <_vfiprintf_r+0x18>
 8007ee0:	6a03      	ldr	r3, [r0, #32]
 8007ee2:	b90b      	cbnz	r3, 8007ee8 <_vfiprintf_r+0x18>
 8007ee4:	f7fe fa76 	bl	80063d4 <__sinit>
 8007ee8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007eea:	07d9      	lsls	r1, r3, #31
 8007eec:	d405      	bmi.n	8007efa <_vfiprintf_r+0x2a>
 8007eee:	89ab      	ldrh	r3, [r5, #12]
 8007ef0:	059a      	lsls	r2, r3, #22
 8007ef2:	d402      	bmi.n	8007efa <_vfiprintf_r+0x2a>
 8007ef4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ef6:	f7fe fb96 	bl	8006626 <__retarget_lock_acquire_recursive>
 8007efa:	89ab      	ldrh	r3, [r5, #12]
 8007efc:	071b      	lsls	r3, r3, #28
 8007efe:	d501      	bpl.n	8007f04 <_vfiprintf_r+0x34>
 8007f00:	692b      	ldr	r3, [r5, #16]
 8007f02:	b99b      	cbnz	r3, 8007f2c <_vfiprintf_r+0x5c>
 8007f04:	4629      	mov	r1, r5
 8007f06:	4630      	mov	r0, r6
 8007f08:	f000 f9e4 	bl	80082d4 <__swsetup_r>
 8007f0c:	b170      	cbz	r0, 8007f2c <_vfiprintf_r+0x5c>
 8007f0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f10:	07dc      	lsls	r4, r3, #31
 8007f12:	d504      	bpl.n	8007f1e <_vfiprintf_r+0x4e>
 8007f14:	f04f 30ff 	mov.w	r0, #4294967295
 8007f18:	b01d      	add	sp, #116	@ 0x74
 8007f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f1e:	89ab      	ldrh	r3, [r5, #12]
 8007f20:	0598      	lsls	r0, r3, #22
 8007f22:	d4f7      	bmi.n	8007f14 <_vfiprintf_r+0x44>
 8007f24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f26:	f7fe fb7f 	bl	8006628 <__retarget_lock_release_recursive>
 8007f2a:	e7f3      	b.n	8007f14 <_vfiprintf_r+0x44>
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f30:	2320      	movs	r3, #32
 8007f32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007f36:	f8cd 800c 	str.w	r8, [sp, #12]
 8007f3a:	2330      	movs	r3, #48	@ 0x30
 8007f3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80080ec <_vfiprintf_r+0x21c>
 8007f40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007f44:	f04f 0901 	mov.w	r9, #1
 8007f48:	4623      	mov	r3, r4
 8007f4a:	469a      	mov	sl, r3
 8007f4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f50:	b10a      	cbz	r2, 8007f56 <_vfiprintf_r+0x86>
 8007f52:	2a25      	cmp	r2, #37	@ 0x25
 8007f54:	d1f9      	bne.n	8007f4a <_vfiprintf_r+0x7a>
 8007f56:	ebba 0b04 	subs.w	fp, sl, r4
 8007f5a:	d00b      	beq.n	8007f74 <_vfiprintf_r+0xa4>
 8007f5c:	465b      	mov	r3, fp
 8007f5e:	4622      	mov	r2, r4
 8007f60:	4629      	mov	r1, r5
 8007f62:	4630      	mov	r0, r6
 8007f64:	f7ff ffa1 	bl	8007eaa <__sfputs_r>
 8007f68:	3001      	adds	r0, #1
 8007f6a:	f000 80a7 	beq.w	80080bc <_vfiprintf_r+0x1ec>
 8007f6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f70:	445a      	add	r2, fp
 8007f72:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f74:	f89a 3000 	ldrb.w	r3, [sl]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	f000 809f 	beq.w	80080bc <_vfiprintf_r+0x1ec>
 8007f7e:	2300      	movs	r3, #0
 8007f80:	f04f 32ff 	mov.w	r2, #4294967295
 8007f84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f88:	f10a 0a01 	add.w	sl, sl, #1
 8007f8c:	9304      	str	r3, [sp, #16]
 8007f8e:	9307      	str	r3, [sp, #28]
 8007f90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f94:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f96:	4654      	mov	r4, sl
 8007f98:	2205      	movs	r2, #5
 8007f9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f9e:	4853      	ldr	r0, [pc, #332]	@ (80080ec <_vfiprintf_r+0x21c>)
 8007fa0:	f7f8 f91e 	bl	80001e0 <memchr>
 8007fa4:	9a04      	ldr	r2, [sp, #16]
 8007fa6:	b9d8      	cbnz	r0, 8007fe0 <_vfiprintf_r+0x110>
 8007fa8:	06d1      	lsls	r1, r2, #27
 8007faa:	bf44      	itt	mi
 8007fac:	2320      	movmi	r3, #32
 8007fae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fb2:	0713      	lsls	r3, r2, #28
 8007fb4:	bf44      	itt	mi
 8007fb6:	232b      	movmi	r3, #43	@ 0x2b
 8007fb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007fbc:	f89a 3000 	ldrb.w	r3, [sl]
 8007fc0:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fc2:	d015      	beq.n	8007ff0 <_vfiprintf_r+0x120>
 8007fc4:	9a07      	ldr	r2, [sp, #28]
 8007fc6:	4654      	mov	r4, sl
 8007fc8:	2000      	movs	r0, #0
 8007fca:	f04f 0c0a 	mov.w	ip, #10
 8007fce:	4621      	mov	r1, r4
 8007fd0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007fd4:	3b30      	subs	r3, #48	@ 0x30
 8007fd6:	2b09      	cmp	r3, #9
 8007fd8:	d94b      	bls.n	8008072 <_vfiprintf_r+0x1a2>
 8007fda:	b1b0      	cbz	r0, 800800a <_vfiprintf_r+0x13a>
 8007fdc:	9207      	str	r2, [sp, #28]
 8007fde:	e014      	b.n	800800a <_vfiprintf_r+0x13a>
 8007fe0:	eba0 0308 	sub.w	r3, r0, r8
 8007fe4:	fa09 f303 	lsl.w	r3, r9, r3
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	9304      	str	r3, [sp, #16]
 8007fec:	46a2      	mov	sl, r4
 8007fee:	e7d2      	b.n	8007f96 <_vfiprintf_r+0xc6>
 8007ff0:	9b03      	ldr	r3, [sp, #12]
 8007ff2:	1d19      	adds	r1, r3, #4
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	9103      	str	r1, [sp, #12]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	bfbb      	ittet	lt
 8007ffc:	425b      	neglt	r3, r3
 8007ffe:	f042 0202 	orrlt.w	r2, r2, #2
 8008002:	9307      	strge	r3, [sp, #28]
 8008004:	9307      	strlt	r3, [sp, #28]
 8008006:	bfb8      	it	lt
 8008008:	9204      	strlt	r2, [sp, #16]
 800800a:	7823      	ldrb	r3, [r4, #0]
 800800c:	2b2e      	cmp	r3, #46	@ 0x2e
 800800e:	d10a      	bne.n	8008026 <_vfiprintf_r+0x156>
 8008010:	7863      	ldrb	r3, [r4, #1]
 8008012:	2b2a      	cmp	r3, #42	@ 0x2a
 8008014:	d132      	bne.n	800807c <_vfiprintf_r+0x1ac>
 8008016:	9b03      	ldr	r3, [sp, #12]
 8008018:	1d1a      	adds	r2, r3, #4
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	9203      	str	r2, [sp, #12]
 800801e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008022:	3402      	adds	r4, #2
 8008024:	9305      	str	r3, [sp, #20]
 8008026:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80080fc <_vfiprintf_r+0x22c>
 800802a:	7821      	ldrb	r1, [r4, #0]
 800802c:	2203      	movs	r2, #3
 800802e:	4650      	mov	r0, sl
 8008030:	f7f8 f8d6 	bl	80001e0 <memchr>
 8008034:	b138      	cbz	r0, 8008046 <_vfiprintf_r+0x176>
 8008036:	9b04      	ldr	r3, [sp, #16]
 8008038:	eba0 000a 	sub.w	r0, r0, sl
 800803c:	2240      	movs	r2, #64	@ 0x40
 800803e:	4082      	lsls	r2, r0
 8008040:	4313      	orrs	r3, r2
 8008042:	3401      	adds	r4, #1
 8008044:	9304      	str	r3, [sp, #16]
 8008046:	f814 1b01 	ldrb.w	r1, [r4], #1
 800804a:	4829      	ldr	r0, [pc, #164]	@ (80080f0 <_vfiprintf_r+0x220>)
 800804c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008050:	2206      	movs	r2, #6
 8008052:	f7f8 f8c5 	bl	80001e0 <memchr>
 8008056:	2800      	cmp	r0, #0
 8008058:	d03f      	beq.n	80080da <_vfiprintf_r+0x20a>
 800805a:	4b26      	ldr	r3, [pc, #152]	@ (80080f4 <_vfiprintf_r+0x224>)
 800805c:	bb1b      	cbnz	r3, 80080a6 <_vfiprintf_r+0x1d6>
 800805e:	9b03      	ldr	r3, [sp, #12]
 8008060:	3307      	adds	r3, #7
 8008062:	f023 0307 	bic.w	r3, r3, #7
 8008066:	3308      	adds	r3, #8
 8008068:	9303      	str	r3, [sp, #12]
 800806a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800806c:	443b      	add	r3, r7
 800806e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008070:	e76a      	b.n	8007f48 <_vfiprintf_r+0x78>
 8008072:	fb0c 3202 	mla	r2, ip, r2, r3
 8008076:	460c      	mov	r4, r1
 8008078:	2001      	movs	r0, #1
 800807a:	e7a8      	b.n	8007fce <_vfiprintf_r+0xfe>
 800807c:	2300      	movs	r3, #0
 800807e:	3401      	adds	r4, #1
 8008080:	9305      	str	r3, [sp, #20]
 8008082:	4619      	mov	r1, r3
 8008084:	f04f 0c0a 	mov.w	ip, #10
 8008088:	4620      	mov	r0, r4
 800808a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800808e:	3a30      	subs	r2, #48	@ 0x30
 8008090:	2a09      	cmp	r2, #9
 8008092:	d903      	bls.n	800809c <_vfiprintf_r+0x1cc>
 8008094:	2b00      	cmp	r3, #0
 8008096:	d0c6      	beq.n	8008026 <_vfiprintf_r+0x156>
 8008098:	9105      	str	r1, [sp, #20]
 800809a:	e7c4      	b.n	8008026 <_vfiprintf_r+0x156>
 800809c:	fb0c 2101 	mla	r1, ip, r1, r2
 80080a0:	4604      	mov	r4, r0
 80080a2:	2301      	movs	r3, #1
 80080a4:	e7f0      	b.n	8008088 <_vfiprintf_r+0x1b8>
 80080a6:	ab03      	add	r3, sp, #12
 80080a8:	9300      	str	r3, [sp, #0]
 80080aa:	462a      	mov	r2, r5
 80080ac:	4b12      	ldr	r3, [pc, #72]	@ (80080f8 <_vfiprintf_r+0x228>)
 80080ae:	a904      	add	r1, sp, #16
 80080b0:	4630      	mov	r0, r6
 80080b2:	f7fd fd4b 	bl	8005b4c <_printf_float>
 80080b6:	4607      	mov	r7, r0
 80080b8:	1c78      	adds	r0, r7, #1
 80080ba:	d1d6      	bne.n	800806a <_vfiprintf_r+0x19a>
 80080bc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80080be:	07d9      	lsls	r1, r3, #31
 80080c0:	d405      	bmi.n	80080ce <_vfiprintf_r+0x1fe>
 80080c2:	89ab      	ldrh	r3, [r5, #12]
 80080c4:	059a      	lsls	r2, r3, #22
 80080c6:	d402      	bmi.n	80080ce <_vfiprintf_r+0x1fe>
 80080c8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80080ca:	f7fe faad 	bl	8006628 <__retarget_lock_release_recursive>
 80080ce:	89ab      	ldrh	r3, [r5, #12]
 80080d0:	065b      	lsls	r3, r3, #25
 80080d2:	f53f af1f 	bmi.w	8007f14 <_vfiprintf_r+0x44>
 80080d6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80080d8:	e71e      	b.n	8007f18 <_vfiprintf_r+0x48>
 80080da:	ab03      	add	r3, sp, #12
 80080dc:	9300      	str	r3, [sp, #0]
 80080de:	462a      	mov	r2, r5
 80080e0:	4b05      	ldr	r3, [pc, #20]	@ (80080f8 <_vfiprintf_r+0x228>)
 80080e2:	a904      	add	r1, sp, #16
 80080e4:	4630      	mov	r0, r6
 80080e6:	f7fd ffc9 	bl	800607c <_printf_i>
 80080ea:	e7e4      	b.n	80080b6 <_vfiprintf_r+0x1e6>
 80080ec:	08008ac8 	.word	0x08008ac8
 80080f0:	08008ad2 	.word	0x08008ad2
 80080f4:	08005b4d 	.word	0x08005b4d
 80080f8:	08007eab 	.word	0x08007eab
 80080fc:	08008ace 	.word	0x08008ace

08008100 <__sflush_r>:
 8008100:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008104:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008108:	0716      	lsls	r6, r2, #28
 800810a:	4605      	mov	r5, r0
 800810c:	460c      	mov	r4, r1
 800810e:	d454      	bmi.n	80081ba <__sflush_r+0xba>
 8008110:	684b      	ldr	r3, [r1, #4]
 8008112:	2b00      	cmp	r3, #0
 8008114:	dc02      	bgt.n	800811c <__sflush_r+0x1c>
 8008116:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008118:	2b00      	cmp	r3, #0
 800811a:	dd48      	ble.n	80081ae <__sflush_r+0xae>
 800811c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800811e:	2e00      	cmp	r6, #0
 8008120:	d045      	beq.n	80081ae <__sflush_r+0xae>
 8008122:	2300      	movs	r3, #0
 8008124:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008128:	682f      	ldr	r7, [r5, #0]
 800812a:	6a21      	ldr	r1, [r4, #32]
 800812c:	602b      	str	r3, [r5, #0]
 800812e:	d030      	beq.n	8008192 <__sflush_r+0x92>
 8008130:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008132:	89a3      	ldrh	r3, [r4, #12]
 8008134:	0759      	lsls	r1, r3, #29
 8008136:	d505      	bpl.n	8008144 <__sflush_r+0x44>
 8008138:	6863      	ldr	r3, [r4, #4]
 800813a:	1ad2      	subs	r2, r2, r3
 800813c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800813e:	b10b      	cbz	r3, 8008144 <__sflush_r+0x44>
 8008140:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008142:	1ad2      	subs	r2, r2, r3
 8008144:	2300      	movs	r3, #0
 8008146:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008148:	6a21      	ldr	r1, [r4, #32]
 800814a:	4628      	mov	r0, r5
 800814c:	47b0      	blx	r6
 800814e:	1c43      	adds	r3, r0, #1
 8008150:	89a3      	ldrh	r3, [r4, #12]
 8008152:	d106      	bne.n	8008162 <__sflush_r+0x62>
 8008154:	6829      	ldr	r1, [r5, #0]
 8008156:	291d      	cmp	r1, #29
 8008158:	d82b      	bhi.n	80081b2 <__sflush_r+0xb2>
 800815a:	4a2a      	ldr	r2, [pc, #168]	@ (8008204 <__sflush_r+0x104>)
 800815c:	410a      	asrs	r2, r1
 800815e:	07d6      	lsls	r6, r2, #31
 8008160:	d427      	bmi.n	80081b2 <__sflush_r+0xb2>
 8008162:	2200      	movs	r2, #0
 8008164:	6062      	str	r2, [r4, #4]
 8008166:	04d9      	lsls	r1, r3, #19
 8008168:	6922      	ldr	r2, [r4, #16]
 800816a:	6022      	str	r2, [r4, #0]
 800816c:	d504      	bpl.n	8008178 <__sflush_r+0x78>
 800816e:	1c42      	adds	r2, r0, #1
 8008170:	d101      	bne.n	8008176 <__sflush_r+0x76>
 8008172:	682b      	ldr	r3, [r5, #0]
 8008174:	b903      	cbnz	r3, 8008178 <__sflush_r+0x78>
 8008176:	6560      	str	r0, [r4, #84]	@ 0x54
 8008178:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800817a:	602f      	str	r7, [r5, #0]
 800817c:	b1b9      	cbz	r1, 80081ae <__sflush_r+0xae>
 800817e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008182:	4299      	cmp	r1, r3
 8008184:	d002      	beq.n	800818c <__sflush_r+0x8c>
 8008186:	4628      	mov	r0, r5
 8008188:	f7ff f89e 	bl	80072c8 <_free_r>
 800818c:	2300      	movs	r3, #0
 800818e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008190:	e00d      	b.n	80081ae <__sflush_r+0xae>
 8008192:	2301      	movs	r3, #1
 8008194:	4628      	mov	r0, r5
 8008196:	47b0      	blx	r6
 8008198:	4602      	mov	r2, r0
 800819a:	1c50      	adds	r0, r2, #1
 800819c:	d1c9      	bne.n	8008132 <__sflush_r+0x32>
 800819e:	682b      	ldr	r3, [r5, #0]
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d0c6      	beq.n	8008132 <__sflush_r+0x32>
 80081a4:	2b1d      	cmp	r3, #29
 80081a6:	d001      	beq.n	80081ac <__sflush_r+0xac>
 80081a8:	2b16      	cmp	r3, #22
 80081aa:	d11e      	bne.n	80081ea <__sflush_r+0xea>
 80081ac:	602f      	str	r7, [r5, #0]
 80081ae:	2000      	movs	r0, #0
 80081b0:	e022      	b.n	80081f8 <__sflush_r+0xf8>
 80081b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081b6:	b21b      	sxth	r3, r3
 80081b8:	e01b      	b.n	80081f2 <__sflush_r+0xf2>
 80081ba:	690f      	ldr	r7, [r1, #16]
 80081bc:	2f00      	cmp	r7, #0
 80081be:	d0f6      	beq.n	80081ae <__sflush_r+0xae>
 80081c0:	0793      	lsls	r3, r2, #30
 80081c2:	680e      	ldr	r6, [r1, #0]
 80081c4:	bf08      	it	eq
 80081c6:	694b      	ldreq	r3, [r1, #20]
 80081c8:	600f      	str	r7, [r1, #0]
 80081ca:	bf18      	it	ne
 80081cc:	2300      	movne	r3, #0
 80081ce:	eba6 0807 	sub.w	r8, r6, r7
 80081d2:	608b      	str	r3, [r1, #8]
 80081d4:	f1b8 0f00 	cmp.w	r8, #0
 80081d8:	dde9      	ble.n	80081ae <__sflush_r+0xae>
 80081da:	6a21      	ldr	r1, [r4, #32]
 80081dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80081de:	4643      	mov	r3, r8
 80081e0:	463a      	mov	r2, r7
 80081e2:	4628      	mov	r0, r5
 80081e4:	47b0      	blx	r6
 80081e6:	2800      	cmp	r0, #0
 80081e8:	dc08      	bgt.n	80081fc <__sflush_r+0xfc>
 80081ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80081f2:	81a3      	strh	r3, [r4, #12]
 80081f4:	f04f 30ff 	mov.w	r0, #4294967295
 80081f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081fc:	4407      	add	r7, r0
 80081fe:	eba8 0800 	sub.w	r8, r8, r0
 8008202:	e7e7      	b.n	80081d4 <__sflush_r+0xd4>
 8008204:	dfbffffe 	.word	0xdfbffffe

08008208 <_fflush_r>:
 8008208:	b538      	push	{r3, r4, r5, lr}
 800820a:	690b      	ldr	r3, [r1, #16]
 800820c:	4605      	mov	r5, r0
 800820e:	460c      	mov	r4, r1
 8008210:	b913      	cbnz	r3, 8008218 <_fflush_r+0x10>
 8008212:	2500      	movs	r5, #0
 8008214:	4628      	mov	r0, r5
 8008216:	bd38      	pop	{r3, r4, r5, pc}
 8008218:	b118      	cbz	r0, 8008222 <_fflush_r+0x1a>
 800821a:	6a03      	ldr	r3, [r0, #32]
 800821c:	b90b      	cbnz	r3, 8008222 <_fflush_r+0x1a>
 800821e:	f7fe f8d9 	bl	80063d4 <__sinit>
 8008222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d0f3      	beq.n	8008212 <_fflush_r+0xa>
 800822a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800822c:	07d0      	lsls	r0, r2, #31
 800822e:	d404      	bmi.n	800823a <_fflush_r+0x32>
 8008230:	0599      	lsls	r1, r3, #22
 8008232:	d402      	bmi.n	800823a <_fflush_r+0x32>
 8008234:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008236:	f7fe f9f6 	bl	8006626 <__retarget_lock_acquire_recursive>
 800823a:	4628      	mov	r0, r5
 800823c:	4621      	mov	r1, r4
 800823e:	f7ff ff5f 	bl	8008100 <__sflush_r>
 8008242:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008244:	07da      	lsls	r2, r3, #31
 8008246:	4605      	mov	r5, r0
 8008248:	d4e4      	bmi.n	8008214 <_fflush_r+0xc>
 800824a:	89a3      	ldrh	r3, [r4, #12]
 800824c:	059b      	lsls	r3, r3, #22
 800824e:	d4e1      	bmi.n	8008214 <_fflush_r+0xc>
 8008250:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008252:	f7fe f9e9 	bl	8006628 <__retarget_lock_release_recursive>
 8008256:	e7dd      	b.n	8008214 <_fflush_r+0xc>

08008258 <__swbuf_r>:
 8008258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825a:	460e      	mov	r6, r1
 800825c:	4614      	mov	r4, r2
 800825e:	4605      	mov	r5, r0
 8008260:	b118      	cbz	r0, 800826a <__swbuf_r+0x12>
 8008262:	6a03      	ldr	r3, [r0, #32]
 8008264:	b90b      	cbnz	r3, 800826a <__swbuf_r+0x12>
 8008266:	f7fe f8b5 	bl	80063d4 <__sinit>
 800826a:	69a3      	ldr	r3, [r4, #24]
 800826c:	60a3      	str	r3, [r4, #8]
 800826e:	89a3      	ldrh	r3, [r4, #12]
 8008270:	071a      	lsls	r2, r3, #28
 8008272:	d501      	bpl.n	8008278 <__swbuf_r+0x20>
 8008274:	6923      	ldr	r3, [r4, #16]
 8008276:	b943      	cbnz	r3, 800828a <__swbuf_r+0x32>
 8008278:	4621      	mov	r1, r4
 800827a:	4628      	mov	r0, r5
 800827c:	f000 f82a 	bl	80082d4 <__swsetup_r>
 8008280:	b118      	cbz	r0, 800828a <__swbuf_r+0x32>
 8008282:	f04f 37ff 	mov.w	r7, #4294967295
 8008286:	4638      	mov	r0, r7
 8008288:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800828a:	6823      	ldr	r3, [r4, #0]
 800828c:	6922      	ldr	r2, [r4, #16]
 800828e:	1a98      	subs	r0, r3, r2
 8008290:	6963      	ldr	r3, [r4, #20]
 8008292:	b2f6      	uxtb	r6, r6
 8008294:	4283      	cmp	r3, r0
 8008296:	4637      	mov	r7, r6
 8008298:	dc05      	bgt.n	80082a6 <__swbuf_r+0x4e>
 800829a:	4621      	mov	r1, r4
 800829c:	4628      	mov	r0, r5
 800829e:	f7ff ffb3 	bl	8008208 <_fflush_r>
 80082a2:	2800      	cmp	r0, #0
 80082a4:	d1ed      	bne.n	8008282 <__swbuf_r+0x2a>
 80082a6:	68a3      	ldr	r3, [r4, #8]
 80082a8:	3b01      	subs	r3, #1
 80082aa:	60a3      	str	r3, [r4, #8]
 80082ac:	6823      	ldr	r3, [r4, #0]
 80082ae:	1c5a      	adds	r2, r3, #1
 80082b0:	6022      	str	r2, [r4, #0]
 80082b2:	701e      	strb	r6, [r3, #0]
 80082b4:	6962      	ldr	r2, [r4, #20]
 80082b6:	1c43      	adds	r3, r0, #1
 80082b8:	429a      	cmp	r2, r3
 80082ba:	d004      	beq.n	80082c6 <__swbuf_r+0x6e>
 80082bc:	89a3      	ldrh	r3, [r4, #12]
 80082be:	07db      	lsls	r3, r3, #31
 80082c0:	d5e1      	bpl.n	8008286 <__swbuf_r+0x2e>
 80082c2:	2e0a      	cmp	r6, #10
 80082c4:	d1df      	bne.n	8008286 <__swbuf_r+0x2e>
 80082c6:	4621      	mov	r1, r4
 80082c8:	4628      	mov	r0, r5
 80082ca:	f7ff ff9d 	bl	8008208 <_fflush_r>
 80082ce:	2800      	cmp	r0, #0
 80082d0:	d0d9      	beq.n	8008286 <__swbuf_r+0x2e>
 80082d2:	e7d6      	b.n	8008282 <__swbuf_r+0x2a>

080082d4 <__swsetup_r>:
 80082d4:	b538      	push	{r3, r4, r5, lr}
 80082d6:	4b29      	ldr	r3, [pc, #164]	@ (800837c <__swsetup_r+0xa8>)
 80082d8:	4605      	mov	r5, r0
 80082da:	6818      	ldr	r0, [r3, #0]
 80082dc:	460c      	mov	r4, r1
 80082de:	b118      	cbz	r0, 80082e8 <__swsetup_r+0x14>
 80082e0:	6a03      	ldr	r3, [r0, #32]
 80082e2:	b90b      	cbnz	r3, 80082e8 <__swsetup_r+0x14>
 80082e4:	f7fe f876 	bl	80063d4 <__sinit>
 80082e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082ec:	0719      	lsls	r1, r3, #28
 80082ee:	d422      	bmi.n	8008336 <__swsetup_r+0x62>
 80082f0:	06da      	lsls	r2, r3, #27
 80082f2:	d407      	bmi.n	8008304 <__swsetup_r+0x30>
 80082f4:	2209      	movs	r2, #9
 80082f6:	602a      	str	r2, [r5, #0]
 80082f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80082fc:	81a3      	strh	r3, [r4, #12]
 80082fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008302:	e033      	b.n	800836c <__swsetup_r+0x98>
 8008304:	0758      	lsls	r0, r3, #29
 8008306:	d512      	bpl.n	800832e <__swsetup_r+0x5a>
 8008308:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800830a:	b141      	cbz	r1, 800831e <__swsetup_r+0x4a>
 800830c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008310:	4299      	cmp	r1, r3
 8008312:	d002      	beq.n	800831a <__swsetup_r+0x46>
 8008314:	4628      	mov	r0, r5
 8008316:	f7fe ffd7 	bl	80072c8 <_free_r>
 800831a:	2300      	movs	r3, #0
 800831c:	6363      	str	r3, [r4, #52]	@ 0x34
 800831e:	89a3      	ldrh	r3, [r4, #12]
 8008320:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008324:	81a3      	strh	r3, [r4, #12]
 8008326:	2300      	movs	r3, #0
 8008328:	6063      	str	r3, [r4, #4]
 800832a:	6923      	ldr	r3, [r4, #16]
 800832c:	6023      	str	r3, [r4, #0]
 800832e:	89a3      	ldrh	r3, [r4, #12]
 8008330:	f043 0308 	orr.w	r3, r3, #8
 8008334:	81a3      	strh	r3, [r4, #12]
 8008336:	6923      	ldr	r3, [r4, #16]
 8008338:	b94b      	cbnz	r3, 800834e <__swsetup_r+0x7a>
 800833a:	89a3      	ldrh	r3, [r4, #12]
 800833c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008340:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008344:	d003      	beq.n	800834e <__swsetup_r+0x7a>
 8008346:	4621      	mov	r1, r4
 8008348:	4628      	mov	r0, r5
 800834a:	f000 f909 	bl	8008560 <__smakebuf_r>
 800834e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008352:	f013 0201 	ands.w	r2, r3, #1
 8008356:	d00a      	beq.n	800836e <__swsetup_r+0x9a>
 8008358:	2200      	movs	r2, #0
 800835a:	60a2      	str	r2, [r4, #8]
 800835c:	6962      	ldr	r2, [r4, #20]
 800835e:	4252      	negs	r2, r2
 8008360:	61a2      	str	r2, [r4, #24]
 8008362:	6922      	ldr	r2, [r4, #16]
 8008364:	b942      	cbnz	r2, 8008378 <__swsetup_r+0xa4>
 8008366:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800836a:	d1c5      	bne.n	80082f8 <__swsetup_r+0x24>
 800836c:	bd38      	pop	{r3, r4, r5, pc}
 800836e:	0799      	lsls	r1, r3, #30
 8008370:	bf58      	it	pl
 8008372:	6962      	ldrpl	r2, [r4, #20]
 8008374:	60a2      	str	r2, [r4, #8]
 8008376:	e7f4      	b.n	8008362 <__swsetup_r+0x8e>
 8008378:	2000      	movs	r0, #0
 800837a:	e7f7      	b.n	800836c <__swsetup_r+0x98>
 800837c:	2000001c 	.word	0x2000001c

08008380 <memmove>:
 8008380:	4288      	cmp	r0, r1
 8008382:	b510      	push	{r4, lr}
 8008384:	eb01 0402 	add.w	r4, r1, r2
 8008388:	d902      	bls.n	8008390 <memmove+0x10>
 800838a:	4284      	cmp	r4, r0
 800838c:	4623      	mov	r3, r4
 800838e:	d807      	bhi.n	80083a0 <memmove+0x20>
 8008390:	1e43      	subs	r3, r0, #1
 8008392:	42a1      	cmp	r1, r4
 8008394:	d008      	beq.n	80083a8 <memmove+0x28>
 8008396:	f811 2b01 	ldrb.w	r2, [r1], #1
 800839a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800839e:	e7f8      	b.n	8008392 <memmove+0x12>
 80083a0:	4402      	add	r2, r0
 80083a2:	4601      	mov	r1, r0
 80083a4:	428a      	cmp	r2, r1
 80083a6:	d100      	bne.n	80083aa <memmove+0x2a>
 80083a8:	bd10      	pop	{r4, pc}
 80083aa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083ae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80083b2:	e7f7      	b.n	80083a4 <memmove+0x24>

080083b4 <_sbrk_r>:
 80083b4:	b538      	push	{r3, r4, r5, lr}
 80083b6:	4d06      	ldr	r5, [pc, #24]	@ (80083d0 <_sbrk_r+0x1c>)
 80083b8:	2300      	movs	r3, #0
 80083ba:	4604      	mov	r4, r0
 80083bc:	4608      	mov	r0, r1
 80083be:	602b      	str	r3, [r5, #0]
 80083c0:	f7f9 fb76 	bl	8001ab0 <_sbrk>
 80083c4:	1c43      	adds	r3, r0, #1
 80083c6:	d102      	bne.n	80083ce <_sbrk_r+0x1a>
 80083c8:	682b      	ldr	r3, [r5, #0]
 80083ca:	b103      	cbz	r3, 80083ce <_sbrk_r+0x1a>
 80083cc:	6023      	str	r3, [r4, #0]
 80083ce:	bd38      	pop	{r3, r4, r5, pc}
 80083d0:	20000564 	.word	0x20000564

080083d4 <memcpy>:
 80083d4:	440a      	add	r2, r1
 80083d6:	4291      	cmp	r1, r2
 80083d8:	f100 33ff 	add.w	r3, r0, #4294967295
 80083dc:	d100      	bne.n	80083e0 <memcpy+0xc>
 80083de:	4770      	bx	lr
 80083e0:	b510      	push	{r4, lr}
 80083e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083ea:	4291      	cmp	r1, r2
 80083ec:	d1f9      	bne.n	80083e2 <memcpy+0xe>
 80083ee:	bd10      	pop	{r4, pc}

080083f0 <__assert_func>:
 80083f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80083f2:	4614      	mov	r4, r2
 80083f4:	461a      	mov	r2, r3
 80083f6:	4b09      	ldr	r3, [pc, #36]	@ (800841c <__assert_func+0x2c>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	4605      	mov	r5, r0
 80083fc:	68d8      	ldr	r0, [r3, #12]
 80083fe:	b954      	cbnz	r4, 8008416 <__assert_func+0x26>
 8008400:	4b07      	ldr	r3, [pc, #28]	@ (8008420 <__assert_func+0x30>)
 8008402:	461c      	mov	r4, r3
 8008404:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008408:	9100      	str	r1, [sp, #0]
 800840a:	462b      	mov	r3, r5
 800840c:	4905      	ldr	r1, [pc, #20]	@ (8008424 <__assert_func+0x34>)
 800840e:	f000 f86f 	bl	80084f0 <fiprintf>
 8008412:	f000 f903 	bl	800861c <abort>
 8008416:	4b04      	ldr	r3, [pc, #16]	@ (8008428 <__assert_func+0x38>)
 8008418:	e7f4      	b.n	8008404 <__assert_func+0x14>
 800841a:	bf00      	nop
 800841c:	2000001c 	.word	0x2000001c
 8008420:	08008b1e 	.word	0x08008b1e
 8008424:	08008af0 	.word	0x08008af0
 8008428:	08008ae3 	.word	0x08008ae3

0800842c <_calloc_r>:
 800842c:	b570      	push	{r4, r5, r6, lr}
 800842e:	fba1 5402 	umull	r5, r4, r1, r2
 8008432:	b93c      	cbnz	r4, 8008444 <_calloc_r+0x18>
 8008434:	4629      	mov	r1, r5
 8008436:	f7fe ffbb 	bl	80073b0 <_malloc_r>
 800843a:	4606      	mov	r6, r0
 800843c:	b928      	cbnz	r0, 800844a <_calloc_r+0x1e>
 800843e:	2600      	movs	r6, #0
 8008440:	4630      	mov	r0, r6
 8008442:	bd70      	pop	{r4, r5, r6, pc}
 8008444:	220c      	movs	r2, #12
 8008446:	6002      	str	r2, [r0, #0]
 8008448:	e7f9      	b.n	800843e <_calloc_r+0x12>
 800844a:	462a      	mov	r2, r5
 800844c:	4621      	mov	r1, r4
 800844e:	f7fe f86c 	bl	800652a <memset>
 8008452:	e7f5      	b.n	8008440 <_calloc_r+0x14>

08008454 <__ascii_mbtowc>:
 8008454:	b082      	sub	sp, #8
 8008456:	b901      	cbnz	r1, 800845a <__ascii_mbtowc+0x6>
 8008458:	a901      	add	r1, sp, #4
 800845a:	b142      	cbz	r2, 800846e <__ascii_mbtowc+0x1a>
 800845c:	b14b      	cbz	r3, 8008472 <__ascii_mbtowc+0x1e>
 800845e:	7813      	ldrb	r3, [r2, #0]
 8008460:	600b      	str	r3, [r1, #0]
 8008462:	7812      	ldrb	r2, [r2, #0]
 8008464:	1e10      	subs	r0, r2, #0
 8008466:	bf18      	it	ne
 8008468:	2001      	movne	r0, #1
 800846a:	b002      	add	sp, #8
 800846c:	4770      	bx	lr
 800846e:	4610      	mov	r0, r2
 8008470:	e7fb      	b.n	800846a <__ascii_mbtowc+0x16>
 8008472:	f06f 0001 	mvn.w	r0, #1
 8008476:	e7f8      	b.n	800846a <__ascii_mbtowc+0x16>

08008478 <_realloc_r>:
 8008478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800847c:	4680      	mov	r8, r0
 800847e:	4615      	mov	r5, r2
 8008480:	460c      	mov	r4, r1
 8008482:	b921      	cbnz	r1, 800848e <_realloc_r+0x16>
 8008484:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008488:	4611      	mov	r1, r2
 800848a:	f7fe bf91 	b.w	80073b0 <_malloc_r>
 800848e:	b92a      	cbnz	r2, 800849c <_realloc_r+0x24>
 8008490:	f7fe ff1a 	bl	80072c8 <_free_r>
 8008494:	2400      	movs	r4, #0
 8008496:	4620      	mov	r0, r4
 8008498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800849c:	f000 f8c5 	bl	800862a <_malloc_usable_size_r>
 80084a0:	4285      	cmp	r5, r0
 80084a2:	4606      	mov	r6, r0
 80084a4:	d802      	bhi.n	80084ac <_realloc_r+0x34>
 80084a6:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80084aa:	d8f4      	bhi.n	8008496 <_realloc_r+0x1e>
 80084ac:	4629      	mov	r1, r5
 80084ae:	4640      	mov	r0, r8
 80084b0:	f7fe ff7e 	bl	80073b0 <_malloc_r>
 80084b4:	4607      	mov	r7, r0
 80084b6:	2800      	cmp	r0, #0
 80084b8:	d0ec      	beq.n	8008494 <_realloc_r+0x1c>
 80084ba:	42b5      	cmp	r5, r6
 80084bc:	462a      	mov	r2, r5
 80084be:	4621      	mov	r1, r4
 80084c0:	bf28      	it	cs
 80084c2:	4632      	movcs	r2, r6
 80084c4:	f7ff ff86 	bl	80083d4 <memcpy>
 80084c8:	4621      	mov	r1, r4
 80084ca:	4640      	mov	r0, r8
 80084cc:	f7fe fefc 	bl	80072c8 <_free_r>
 80084d0:	463c      	mov	r4, r7
 80084d2:	e7e0      	b.n	8008496 <_realloc_r+0x1e>

080084d4 <__ascii_wctomb>:
 80084d4:	4603      	mov	r3, r0
 80084d6:	4608      	mov	r0, r1
 80084d8:	b141      	cbz	r1, 80084ec <__ascii_wctomb+0x18>
 80084da:	2aff      	cmp	r2, #255	@ 0xff
 80084dc:	d904      	bls.n	80084e8 <__ascii_wctomb+0x14>
 80084de:	228a      	movs	r2, #138	@ 0x8a
 80084e0:	601a      	str	r2, [r3, #0]
 80084e2:	f04f 30ff 	mov.w	r0, #4294967295
 80084e6:	4770      	bx	lr
 80084e8:	700a      	strb	r2, [r1, #0]
 80084ea:	2001      	movs	r0, #1
 80084ec:	4770      	bx	lr
	...

080084f0 <fiprintf>:
 80084f0:	b40e      	push	{r1, r2, r3}
 80084f2:	b503      	push	{r0, r1, lr}
 80084f4:	4601      	mov	r1, r0
 80084f6:	ab03      	add	r3, sp, #12
 80084f8:	4805      	ldr	r0, [pc, #20]	@ (8008510 <fiprintf+0x20>)
 80084fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80084fe:	6800      	ldr	r0, [r0, #0]
 8008500:	9301      	str	r3, [sp, #4]
 8008502:	f7ff fce5 	bl	8007ed0 <_vfiprintf_r>
 8008506:	b002      	add	sp, #8
 8008508:	f85d eb04 	ldr.w	lr, [sp], #4
 800850c:	b003      	add	sp, #12
 800850e:	4770      	bx	lr
 8008510:	2000001c 	.word	0x2000001c

08008514 <__swhatbuf_r>:
 8008514:	b570      	push	{r4, r5, r6, lr}
 8008516:	460c      	mov	r4, r1
 8008518:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800851c:	2900      	cmp	r1, #0
 800851e:	b096      	sub	sp, #88	@ 0x58
 8008520:	4615      	mov	r5, r2
 8008522:	461e      	mov	r6, r3
 8008524:	da0d      	bge.n	8008542 <__swhatbuf_r+0x2e>
 8008526:	89a3      	ldrh	r3, [r4, #12]
 8008528:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800852c:	f04f 0100 	mov.w	r1, #0
 8008530:	bf14      	ite	ne
 8008532:	2340      	movne	r3, #64	@ 0x40
 8008534:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008538:	2000      	movs	r0, #0
 800853a:	6031      	str	r1, [r6, #0]
 800853c:	602b      	str	r3, [r5, #0]
 800853e:	b016      	add	sp, #88	@ 0x58
 8008540:	bd70      	pop	{r4, r5, r6, pc}
 8008542:	466a      	mov	r2, sp
 8008544:	f000 f848 	bl	80085d8 <_fstat_r>
 8008548:	2800      	cmp	r0, #0
 800854a:	dbec      	blt.n	8008526 <__swhatbuf_r+0x12>
 800854c:	9901      	ldr	r1, [sp, #4]
 800854e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008552:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008556:	4259      	negs	r1, r3
 8008558:	4159      	adcs	r1, r3
 800855a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800855e:	e7eb      	b.n	8008538 <__swhatbuf_r+0x24>

08008560 <__smakebuf_r>:
 8008560:	898b      	ldrh	r3, [r1, #12]
 8008562:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008564:	079d      	lsls	r5, r3, #30
 8008566:	4606      	mov	r6, r0
 8008568:	460c      	mov	r4, r1
 800856a:	d507      	bpl.n	800857c <__smakebuf_r+0x1c>
 800856c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008570:	6023      	str	r3, [r4, #0]
 8008572:	6123      	str	r3, [r4, #16]
 8008574:	2301      	movs	r3, #1
 8008576:	6163      	str	r3, [r4, #20]
 8008578:	b003      	add	sp, #12
 800857a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800857c:	ab01      	add	r3, sp, #4
 800857e:	466a      	mov	r2, sp
 8008580:	f7ff ffc8 	bl	8008514 <__swhatbuf_r>
 8008584:	9f00      	ldr	r7, [sp, #0]
 8008586:	4605      	mov	r5, r0
 8008588:	4639      	mov	r1, r7
 800858a:	4630      	mov	r0, r6
 800858c:	f7fe ff10 	bl	80073b0 <_malloc_r>
 8008590:	b948      	cbnz	r0, 80085a6 <__smakebuf_r+0x46>
 8008592:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008596:	059a      	lsls	r2, r3, #22
 8008598:	d4ee      	bmi.n	8008578 <__smakebuf_r+0x18>
 800859a:	f023 0303 	bic.w	r3, r3, #3
 800859e:	f043 0302 	orr.w	r3, r3, #2
 80085a2:	81a3      	strh	r3, [r4, #12]
 80085a4:	e7e2      	b.n	800856c <__smakebuf_r+0xc>
 80085a6:	89a3      	ldrh	r3, [r4, #12]
 80085a8:	6020      	str	r0, [r4, #0]
 80085aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085ae:	81a3      	strh	r3, [r4, #12]
 80085b0:	9b01      	ldr	r3, [sp, #4]
 80085b2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80085b6:	b15b      	cbz	r3, 80085d0 <__smakebuf_r+0x70>
 80085b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80085bc:	4630      	mov	r0, r6
 80085be:	f000 f81d 	bl	80085fc <_isatty_r>
 80085c2:	b128      	cbz	r0, 80085d0 <__smakebuf_r+0x70>
 80085c4:	89a3      	ldrh	r3, [r4, #12]
 80085c6:	f023 0303 	bic.w	r3, r3, #3
 80085ca:	f043 0301 	orr.w	r3, r3, #1
 80085ce:	81a3      	strh	r3, [r4, #12]
 80085d0:	89a3      	ldrh	r3, [r4, #12]
 80085d2:	431d      	orrs	r5, r3
 80085d4:	81a5      	strh	r5, [r4, #12]
 80085d6:	e7cf      	b.n	8008578 <__smakebuf_r+0x18>

080085d8 <_fstat_r>:
 80085d8:	b538      	push	{r3, r4, r5, lr}
 80085da:	4d07      	ldr	r5, [pc, #28]	@ (80085f8 <_fstat_r+0x20>)
 80085dc:	2300      	movs	r3, #0
 80085de:	4604      	mov	r4, r0
 80085e0:	4608      	mov	r0, r1
 80085e2:	4611      	mov	r1, r2
 80085e4:	602b      	str	r3, [r5, #0]
 80085e6:	f7f9 fa3b 	bl	8001a60 <_fstat>
 80085ea:	1c43      	adds	r3, r0, #1
 80085ec:	d102      	bne.n	80085f4 <_fstat_r+0x1c>
 80085ee:	682b      	ldr	r3, [r5, #0]
 80085f0:	b103      	cbz	r3, 80085f4 <_fstat_r+0x1c>
 80085f2:	6023      	str	r3, [r4, #0]
 80085f4:	bd38      	pop	{r3, r4, r5, pc}
 80085f6:	bf00      	nop
 80085f8:	20000564 	.word	0x20000564

080085fc <_isatty_r>:
 80085fc:	b538      	push	{r3, r4, r5, lr}
 80085fe:	4d06      	ldr	r5, [pc, #24]	@ (8008618 <_isatty_r+0x1c>)
 8008600:	2300      	movs	r3, #0
 8008602:	4604      	mov	r4, r0
 8008604:	4608      	mov	r0, r1
 8008606:	602b      	str	r3, [r5, #0]
 8008608:	f7f9 fa3a 	bl	8001a80 <_isatty>
 800860c:	1c43      	adds	r3, r0, #1
 800860e:	d102      	bne.n	8008616 <_isatty_r+0x1a>
 8008610:	682b      	ldr	r3, [r5, #0]
 8008612:	b103      	cbz	r3, 8008616 <_isatty_r+0x1a>
 8008614:	6023      	str	r3, [r4, #0]
 8008616:	bd38      	pop	{r3, r4, r5, pc}
 8008618:	20000564 	.word	0x20000564

0800861c <abort>:
 800861c:	b508      	push	{r3, lr}
 800861e:	2006      	movs	r0, #6
 8008620:	f000 f834 	bl	800868c <raise>
 8008624:	2001      	movs	r0, #1
 8008626:	f7f9 f9cb 	bl	80019c0 <_exit>

0800862a <_malloc_usable_size_r>:
 800862a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800862e:	1f18      	subs	r0, r3, #4
 8008630:	2b00      	cmp	r3, #0
 8008632:	bfbc      	itt	lt
 8008634:	580b      	ldrlt	r3, [r1, r0]
 8008636:	18c0      	addlt	r0, r0, r3
 8008638:	4770      	bx	lr

0800863a <_raise_r>:
 800863a:	291f      	cmp	r1, #31
 800863c:	b538      	push	{r3, r4, r5, lr}
 800863e:	4605      	mov	r5, r0
 8008640:	460c      	mov	r4, r1
 8008642:	d904      	bls.n	800864e <_raise_r+0x14>
 8008644:	2316      	movs	r3, #22
 8008646:	6003      	str	r3, [r0, #0]
 8008648:	f04f 30ff 	mov.w	r0, #4294967295
 800864c:	bd38      	pop	{r3, r4, r5, pc}
 800864e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008650:	b112      	cbz	r2, 8008658 <_raise_r+0x1e>
 8008652:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008656:	b94b      	cbnz	r3, 800866c <_raise_r+0x32>
 8008658:	4628      	mov	r0, r5
 800865a:	f000 f831 	bl	80086c0 <_getpid_r>
 800865e:	4622      	mov	r2, r4
 8008660:	4601      	mov	r1, r0
 8008662:	4628      	mov	r0, r5
 8008664:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008668:	f000 b818 	b.w	800869c <_kill_r>
 800866c:	2b01      	cmp	r3, #1
 800866e:	d00a      	beq.n	8008686 <_raise_r+0x4c>
 8008670:	1c59      	adds	r1, r3, #1
 8008672:	d103      	bne.n	800867c <_raise_r+0x42>
 8008674:	2316      	movs	r3, #22
 8008676:	6003      	str	r3, [r0, #0]
 8008678:	2001      	movs	r0, #1
 800867a:	e7e7      	b.n	800864c <_raise_r+0x12>
 800867c:	2100      	movs	r1, #0
 800867e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008682:	4620      	mov	r0, r4
 8008684:	4798      	blx	r3
 8008686:	2000      	movs	r0, #0
 8008688:	e7e0      	b.n	800864c <_raise_r+0x12>
	...

0800868c <raise>:
 800868c:	4b02      	ldr	r3, [pc, #8]	@ (8008698 <raise+0xc>)
 800868e:	4601      	mov	r1, r0
 8008690:	6818      	ldr	r0, [r3, #0]
 8008692:	f7ff bfd2 	b.w	800863a <_raise_r>
 8008696:	bf00      	nop
 8008698:	2000001c 	.word	0x2000001c

0800869c <_kill_r>:
 800869c:	b538      	push	{r3, r4, r5, lr}
 800869e:	4d07      	ldr	r5, [pc, #28]	@ (80086bc <_kill_r+0x20>)
 80086a0:	2300      	movs	r3, #0
 80086a2:	4604      	mov	r4, r0
 80086a4:	4608      	mov	r0, r1
 80086a6:	4611      	mov	r1, r2
 80086a8:	602b      	str	r3, [r5, #0]
 80086aa:	f7f9 f979 	bl	80019a0 <_kill>
 80086ae:	1c43      	adds	r3, r0, #1
 80086b0:	d102      	bne.n	80086b8 <_kill_r+0x1c>
 80086b2:	682b      	ldr	r3, [r5, #0]
 80086b4:	b103      	cbz	r3, 80086b8 <_kill_r+0x1c>
 80086b6:	6023      	str	r3, [r4, #0]
 80086b8:	bd38      	pop	{r3, r4, r5, pc}
 80086ba:	bf00      	nop
 80086bc:	20000564 	.word	0x20000564

080086c0 <_getpid_r>:
 80086c0:	f7f9 b966 	b.w	8001990 <_getpid>

080086c4 <_init>:
 80086c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086c6:	bf00      	nop
 80086c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086ca:	bc08      	pop	{r3}
 80086cc:	469e      	mov	lr, r3
 80086ce:	4770      	bx	lr

080086d0 <_fini>:
 80086d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086d2:	bf00      	nop
 80086d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80086d6:	bc08      	pop	{r3}
 80086d8:	469e      	mov	lr, r3
 80086da:	4770      	bx	lr
