IDLE 0 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 1 [(1,0)] D [] [] [] [] [] [] none
MERGE 2 [(1,0),(0,0)] D [] [4,5,6,7] [] [] [((0,0),(1,0))] [] none
DISCARD 3 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4 [(1,0),(0,0)] D [2] [] [] [] [((0,0),(1,0))] [4,5,6,7] CONDITIONAL_S
Y_MEAS 5 [(1,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 6 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
DISCARD 7 [(1,0)] 0 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 8 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 9 [(0,1)] D [] [] [] [] [] [] none
MERGE 10 [(0,1),(0,0)] D [] [12,13,14,15] [] [] [((0,0),(0,1))] [] none
DISCARD 11 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 12 [(0,1),(0,0)] D [10] [] [] [] [((0,0),(0,1))] [12,13,14,15] CONDITIONAL_S
Y_MEAS 13 [(0,1)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 14 [(0,0)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
DISCARD 15 [(0,1)] 0 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 16 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 17 [(1,0)] D [] [] [] [] [] [] none
MERGE 18 [(1,0),(0,0)] D [] [20,21,22,23] [] [] [((0,0),(1,0))] [] none
DISCARD 19 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 20 [(1,0),(0,0)] D [18] [] [] [] [((0,0),(1,0))] [20,21,22,23] CONDITIONAL_S
Y_MEAS 21 [(1,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 22 [(0,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
DISCARD 23 [(1,0)] 0 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 24 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 25 [(0,1)] D [] [] [] [] [] [] none
MERGE 26 [(0,1),(0,0)] D [] [28,29,30,31] [] [] [((0,0),(0,1))] [] none
DISCARD 27 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 28 [(0,1),(0,0)] D [26] [] [] [] [((0,0),(0,1))] [28,29,30,31] CONDITIONAL_S
Y_MEAS 29 [(0,1)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 30 [(0,0)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
DISCARD 31 [(0,1)] 0 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 32 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 33 [(1,0)] D [] [] [] [] [] [] none
MERGE 34 [(1,0),(0,0)] D [] [36,37,38,39] [] [] [((0,0),(1,0))] [] none
DISCARD 35 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 36 [(1,0),(0,0)] D [34] [] [] [] [((0,0),(1,0))] [36,37,38,39] CONDITIONAL_S
Y_MEAS 37 [(1,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 38 [(0,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
DISCARD 39 [(1,0)] 0 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 40 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 41 [(0,1)] D [] [] [] [] [] [] none
MERGE 42 [(0,1),(0,0)] D [] [44,45,46,47] [] [] [((0,0),(0,1))] [] none
DISCARD 43 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 44 [(0,1),(0,0)] D [42] [] [] [] [((0,0),(0,1))] [44,45,46,47] CONDITIONAL_S
Y_MEAS 45 [(0,1)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 46 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
DISCARD 47 [(0,1)] 0 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 48 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 49 [(1,0)] D [] [] [] [] [] [] none
MERGE 50 [(1,0),(0,0)] D [] [52,53,54,55] [] [] [((0,0),(1,0))] [] none
DISCARD 51 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 52 [(1,0),(0,0)] D [50] [] [] [] [((0,0),(1,0))] [52,53,54,55] CONDITIONAL_S
Y_MEAS 53 [(1,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 54 [(0,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
DISCARD 55 [(1,0)] 0 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 56 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 57 [(0,1)] D [] [] [] [] [] [] none
MERGE 58 [(0,1),(0,0)] D [] [60,61,62,63] [] [] [((0,0),(0,1))] [] none
DISCARD 59 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 60 [(0,1),(0,0)] D [58] [] [] [] [((0,0),(0,1))] [60,61,62,63] CONDITIONAL_S
Y_MEAS 61 [(0,1)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 62 [(0,0)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
DISCARD 63 [(0,1)] 0 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 64 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 65 [(1,0)] D [] [] [] [] [] [] none
MERGE 66 [(1,0),(0,0)] D [] [68,69,70,71] [] [] [((0,0),(1,0))] [] none
DISCARD 67 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 68 [(1,0),(0,0)] D [66] [] [] [] [((0,0),(1,0))] [68,69,70,71] CONDITIONAL_S
Y_MEAS 69 [(1,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 70 [(0,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
DISCARD 71 [(1,0)] 0 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 72 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 73 [(0,1)] D [] [] [] [] [] [] none
MERGE 74 [(0,1),(0,0)] D [] [76,77,78,79] [] [] [((0,0),(0,1))] [] none
DISCARD 75 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 76 [(0,1),(0,0)] D [74] [] [] [] [((0,0),(0,1))] [76,77,78,79] CONDITIONAL_S
Y_MEAS 77 [(0,1)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 78 [(0,0)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
DISCARD 79 [(0,1)] 0 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 80 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 81 [(1,0)] D [] [] [] [] [] [] none
MERGE 82 [(1,0),(0,0)] D [] [84,85,86,87] [] [] [((0,0),(1,0))] [] none
DISCARD 83 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 84 [(1,0),(0,0)] D [82] [] [] [] [((0,0),(1,0))] [84,85,86,87] CONDITIONAL_S
Y_MEAS 85 [(1,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 86 [(0,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
DISCARD 87 [(1,0)] 0 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 88 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 89 [(0,1)] D [] [] [] [] [] [] none
MERGE 90 [(0,1),(0,0)] D [] [92,93,94,95] [] [] [((0,0),(0,1))] [] none
DISCARD 91 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 92 [(0,1),(0,0)] D [90] [] [] [] [((0,0),(0,1))] [92,93,94,95] CONDITIONAL_S
Y_MEAS 93 [(0,1)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 94 [(0,0)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
DISCARD 95 [(0,1)] 0 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 96 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 97 [(1,0)] D [] [] [] [] [] [] none
MERGE 98 [(1,0),(0,0)] D [] [100,101,102,103] [] [] [((0,0),(1,0))] [] none
DISCARD 99 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 100 [(1,0),(0,0)] D [98] [] [] [] [((0,0),(1,0))] [100,101,102,103] CONDITIONAL_S
Y_MEAS 101 [(1,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 102 [(0,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
DISCARD 103 [(1,0)] 0 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 104 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 105 [(0,1)] D [] [] [] [] [] [] none
MERGE 106 [(0,1),(0,0)] D [] [108,109,110,111] [] [] [((0,0),(0,1))] [] none
DISCARD 107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 108 [(0,1),(0,0)] D [106] [] [] [] [((0,0),(0,1))] [108,109,110,111] CONDITIONAL_S
Y_MEAS 109 [(0,1)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 110 [(0,0)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
DISCARD 111 [(0,1)] 0 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 112 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 113 [(1,0)] D [] [] [] [] [] [] none
MERGE 114 [(1,0),(0,0)] D [] [116,117,118,119] [] [] [((0,0),(1,0))] [] none
DISCARD 115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 116 [(1,0),(0,0)] D [114] [] [] [] [((0,0),(1,0))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(1,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(0,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(1,0)] 0 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 120 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 121 [(0,1)] D [] [] [] [] [] [] none
MERGE 122 [(0,1),(0,0)] D [] [124,125,126,127] [] [] [((0,0),(0,1))] [] none
DISCARD 123 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 124 [(0,1),(0,0)] D [122] [] [] [] [((0,0),(0,1))] [124,125,126,127] CONDITIONAL_S
Y_MEAS 125 [(0,1)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 126 [(0,0)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
DISCARD 127 [(0,1)] 0 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 128 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 129 [(1,0)] D [] [] [] [] [] [] none
MERGE 130 [(1,0),(0,0)] D [] [132,133,134,135] [] [] [((0,0),(1,0))] [] none
DISCARD 131 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 132 [(1,0),(0,0)] D [130] [] [] [] [((0,0),(1,0))] [132,133,134,135] CONDITIONAL_S
Y_MEAS 133 [(1,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 134 [(0,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
DISCARD 135 [(1,0)] 0 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 136 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 137 [(0,1)] D [] [] [] [] [] [] none
MERGE 138 [(0,1),(0,0)] D [] [140,141,142,143] [] [] [((0,0),(0,1))] [] none
DISCARD 139 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 140 [(0,1),(0,0)] D [138] [] [] [] [((0,0),(0,1))] [140,141,142,143] CONDITIONAL_S
Y_MEAS 141 [(0,1)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 142 [(0,0)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
DISCARD 143 [(0,1)] 0 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 144 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 145 [(1,0)] D [] [] [] [] [] [] none
MERGE 146 [(1,0),(0,0)] D [] [148,149,150,151] [] [] [((0,0),(1,0))] [] none
DISCARD 147 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 148 [(1,0),(0,0)] D [146] [] [] [] [((0,0),(1,0))] [148,149,150,151] CONDITIONAL_S
Y_MEAS 149 [(1,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 150 [(0,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
DISCARD 151 [(1,0)] 0 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 152 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 153 [(0,1)] D [] [] [] [] [] [] none
MERGE 154 [(0,1),(0,0)] D [] [156,157,158,159] [] [] [((0,0),(0,1))] [] none
DISCARD 155 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 156 [(0,1),(0,0)] D [154] [] [] [] [((0,0),(0,1))] [156,157,158,159] CONDITIONAL_S
Y_MEAS 157 [(0,1)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 158 [(0,0)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
DISCARD 159 [(0,1)] 0 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 160 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 161 [(1,0)] D [] [] [] [] [] [] none
MERGE 162 [(1,0),(0,0)] D [] [164,165,166,167] [] [] [((0,0),(1,0))] [] none
DISCARD 163 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 164 [(1,0),(0,0)] D [162] [] [] [] [((0,0),(1,0))] [164,165,166,167] CONDITIONAL_S
Y_MEAS 165 [(1,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 166 [(0,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
DISCARD 167 [(1,0)] 0 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 168 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 169 [(0,1)] D [] [] [] [] [] [] none
MERGE 170 [(0,1),(0,0)] D [] [172,173,174,175] [] [] [((0,0),(0,1))] [] none
DISCARD 171 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 172 [(0,1),(0,0)] D [170] [] [] [] [((0,0),(0,1))] [172,173,174,175] CONDITIONAL_S
Y_MEAS 173 [(0,1)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 174 [(0,0)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
DISCARD 175 [(0,1)] 0 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 176 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 177 [(1,0)] D [] [] [] [] [] [] none
MERGE 178 [(1,0),(0,0)] D [] [180,181,182,183] [] [] [((0,0),(1,0))] [] none
DISCARD 179 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 180 [(1,0),(0,0)] D [178] [] [] [] [((0,0),(1,0))] [180,181,182,183] CONDITIONAL_S
Y_MEAS 181 [(1,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 182 [(0,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
DISCARD 183 [(1,0)] 0 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 184 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 185 [(0,1)] D [] [] [] [] [] [] none
MERGE 186 [(0,1),(0,0)] D [] [188,189,190,191] [] [] [((0,0),(0,1))] [] none
DISCARD 187 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 188 [(0,1),(0,0)] D [186] [] [] [] [((0,0),(0,1))] [188,189,190,191] CONDITIONAL_S
Y_MEAS 189 [(0,1)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 190 [(0,0)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
DISCARD 191 [(0,1)] 0 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 192 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 193 [(1,0)] D [] [] [] [] [] [] none
MERGE 194 [(1,0),(0,0)] D [] [196,197,198,199] [] [] [((0,0),(1,0))] [] none
DISCARD 195 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 196 [(1,0),(0,0)] D [194] [] [] [] [((0,0),(1,0))] [196,197,198,199] CONDITIONAL_S
Y_MEAS 197 [(1,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 198 [(0,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
DISCARD 199 [(1,0)] 0 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 200 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 201 [(0,1)] D [] [] [] [] [] [] none
MERGE 202 [(0,1),(0,0)] D [] [204,205,206,207] [] [] [((0,0),(0,1))] [] none
DISCARD 203 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 204 [(0,1),(0,0)] D [202] [] [] [] [((0,0),(0,1))] [204,205,206,207] CONDITIONAL_S
Y_MEAS 205 [(0,1)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 206 [(0,0)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
DISCARD 207 [(0,1)] 0 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 208 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 209 [(1,0)] D [] [] [] [] [] [] none
MERGE 210 [(1,0),(0,0)] D [] [212,213,214,215] [] [] [((0,0),(1,0))] [] none
DISCARD 211 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 212 [(1,0),(0,0)] D [210] [] [] [] [((0,0),(1,0))] [212,213,214,215] CONDITIONAL_S
Y_MEAS 213 [(1,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 214 [(0,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
DISCARD 215 [(1,0)] 0 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 216 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 217 [(0,1)] D [] [] [] [] [] [] none
MERGE 218 [(0,1),(0,0)] D [] [220,221,222,223] [] [] [((0,0),(0,1))] [] none
DISCARD 219 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 220 [(0,1),(0,0)] D [218] [] [] [] [((0,0),(0,1))] [220,221,222,223] CONDITIONAL_S
Y_MEAS 221 [(0,1)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 222 [(0,0)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
DISCARD 223 [(0,1)] 0 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 224 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 225 [(1,0)] D [] [] [] [] [] [] none
MERGE 226 [(1,0),(0,0)] D [] [228,229,230,231] [] [] [((0,0),(1,0))] [] none
DISCARD 227 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 228 [(1,0),(0,0)] D [226] [] [] [] [((0,0),(1,0))] [228,229,230,231] CONDITIONAL_S
Y_MEAS 229 [(1,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 230 [(0,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
DISCARD 231 [(1,0)] 0 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 232 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 233 [(0,1)] D [] [] [] [] [] [] none
MERGE 234 [(0,1),(0,0)] D [] [236,237,238,239] [] [] [((0,0),(0,1))] [] none
DISCARD 235 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 236 [(0,1),(0,0)] D [234] [] [] [] [((0,0),(0,1))] [236,237,238,239] CONDITIONAL_S
Y_MEAS 237 [(0,1)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 238 [(0,0)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
DISCARD 239 [(0,1)] 0 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 240 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 241 [(1,0)] D [] [] [] [] [] [] none
MERGE 242 [(1,0),(0,0)] D [] [244,245,246,247] [] [] [((0,0),(1,0))] [] none
DISCARD 243 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 244 [(1,0),(0,0)] D [242] [] [] [] [((0,0),(1,0))] [244,245,246,247] CONDITIONAL_S
Y_MEAS 245 [(1,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 246 [(0,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
DISCARD 247 [(1,0)] 0 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 248 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 249 [(0,1)] D [] [] [] [] [] [] none
MERGE 250 [(0,1),(0,0)] D [] [252,253,254,255] [] [] [((0,0),(0,1))] [] none
DISCARD 251 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 252 [(0,1),(0,0)] D [250] [] [] [] [((0,0),(0,1))] [252,253,254,255] CONDITIONAL_S
Y_MEAS 253 [(0,1)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 254 [(0,0)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
DISCARD 255 [(0,1)] 0 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 256 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 257 [(1,0)] D [] [] [] [] [] [] none
MERGE 258 [(1,0),(0,0)] D [] [260,261,262,263] [] [] [((0,0),(1,0))] [] none
DISCARD 259 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 260 [(1,0),(0,0)] D [258] [] [] [] [((0,0),(1,0))] [260,261,262,263] CONDITIONAL_S
Y_MEAS 261 [(1,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 262 [(0,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
DISCARD 263 [(1,0)] 0 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 264 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 265 [(0,1)] D [] [] [] [] [] [] none
MERGE 266 [(0,1),(0,0)] D [] [268,269,270,271] [] [] [((0,0),(0,1))] [] none
DISCARD 267 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 268 [(0,1),(0,0)] D [266] [] [] [] [((0,0),(0,1))] [268,269,270,271] CONDITIONAL_S
Y_MEAS 269 [(0,1)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 270 [(0,0)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
DISCARD 271 [(0,1)] 0 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 272 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 273 [(1,0)] D [] [] [] [] [] [] none
MERGE 274 [(1,0),(0,0)] D [] [276,277,278,279] [] [] [((0,0),(1,0))] [] none
DISCARD 275 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 276 [(1,0),(0,0)] D [274] [] [] [] [((0,0),(1,0))] [276,277,278,279] CONDITIONAL_S
Y_MEAS 277 [(1,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 278 [(0,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
DISCARD 279 [(1,0)] 0 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 280 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 281 [(0,1)] D [] [] [] [] [] [] none
MERGE 282 [(0,1),(0,0)] D [] [284,285,286,287] [] [] [((0,0),(0,1))] [] none
DISCARD 283 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 284 [(0,1),(0,0)] D [282] [] [] [] [((0,0),(0,1))] [284,285,286,287] CONDITIONAL_S
Y_MEAS 285 [(0,1)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 286 [(0,0)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
DISCARD 287 [(0,1)] 0 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 288 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 289 [(1,0)] D [] [] [] [] [] [] none
MERGE 290 [(1,0),(0,0)] D [] [292,293,294,295] [] [] [((0,0),(1,0))] [] none
DISCARD 291 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 292 [(1,0),(0,0)] D [290] [] [] [] [((0,0),(1,0))] [292,293,294,295] CONDITIONAL_S
Y_MEAS 293 [(1,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 294 [(0,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
DISCARD 295 [(1,0)] 0 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 296 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 297 [(0,1)] D [] [] [] [] [] [] none
MERGE 298 [(0,1),(0,0)] D [] [300,301,302,303] [] [] [((0,0),(0,1))] [] none
DISCARD 299 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 300 [(0,1),(0,0)] D [298] [] [] [] [((0,0),(0,1))] [300,301,302,303] CONDITIONAL_S
Y_MEAS 301 [(0,1)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 302 [(0,0)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
DISCARD 303 [(0,1)] 0 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 304 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 305 [(1,0)] D [] [] [] [] [] [] none
MERGE 306 [(1,0),(0,0)] D [] [308,309,310,311] [] [] [((0,0),(1,0))] [] none
DISCARD 307 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 308 [(1,0),(0,0)] D [306] [] [] [] [((0,0),(1,0))] [308,309,310,311] CONDITIONAL_S
Y_MEAS 309 [(1,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 310 [(0,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
DISCARD 311 [(1,0)] 0 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 312 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 313 [(0,1)] D [] [] [] [] [] [] none
MERGE 314 [(0,1),(0,0)] D [] [316,317,318,319] [] [] [((0,0),(0,1))] [] none
DISCARD 315 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 316 [(0,1),(0,0)] D [314] [] [] [] [((0,0),(0,1))] [316,317,318,319] CONDITIONAL_S
Y_MEAS 317 [(0,1)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 318 [(0,0)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
DISCARD 319 [(0,1)] 0 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 320 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 321 [(1,0)] D [] [] [] [] [] [] none
MERGE 322 [(1,0),(0,0)] D [] [324,325,326,327] [] [] [((0,0),(1,0))] [] none
DISCARD 323 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 324 [(1,0),(0,0)] D [322] [] [] [] [((0,0),(1,0))] [324,325,326,327] CONDITIONAL_S
Y_MEAS 325 [(1,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 326 [(0,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
DISCARD 327 [(1,0)] 0 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
INJECT_T 328 [(0,1)] D [] [] [] [] [] [] none
MERGE 329 [(0,1),(0,0)] D [] [331,332,333,334] [] [] [((0,0),(0,1))] [] none
DISCARD 330 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 331 [(0,1),(0,0)] D [329] [] [] [] [((0,0),(0,1))] [331,332,333,334] CONDITIONAL_S
Y_MEAS 332 [(0,1)] HALF_D_PLUS_2 [329] [] [] [] [] [331,332,333,334] CONDITIONAL_S
IDLE 333 [(0,0)] HALF_D_PLUS_2 [329] [] [] [] [] [331,332,333,334] CONDITIONAL_S
DISCARD 334 [(0,1)] 0 [329] [] [] [] [] [331,332,333,334] CONDITIONAL_S
IDLE 335 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 336 [(1,0)] D [] [] [] [] [] [] none
MERGE 337 [(1,0),(0,0)] D [] [339,340,341,342] [] [] [((0,0),(1,0))] [] none
DISCARD 338 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 339 [(1,0),(0,0)] D [337] [] [] [] [((0,0),(1,0))] [339,340,341,342] CONDITIONAL_S
Y_MEAS 340 [(1,0)] HALF_D_PLUS_2 [337] [] [] [] [] [339,340,341,342] CONDITIONAL_S
IDLE 341 [(0,0)] HALF_D_PLUS_2 [337] [] [] [] [] [339,340,341,342] CONDITIONAL_S
DISCARD 342 [(1,0)] 0 [337] [] [] [] [] [339,340,341,342] CONDITIONAL_S
IDLE 343 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 344 [(0,1)] D [] [] [] [] [] [] none
MERGE 345 [(0,1),(0,0)] D [] [347,348,349,350] [] [] [((0,0),(0,1))] [] none
DISCARD 346 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 347 [(0,1),(0,0)] D [345] [] [] [] [((0,0),(0,1))] [347,348,349,350] CONDITIONAL_S
Y_MEAS 348 [(0,1)] HALF_D_PLUS_2 [345] [] [] [] [] [347,348,349,350] CONDITIONAL_S
IDLE 349 [(0,0)] HALF_D_PLUS_2 [345] [] [] [] [] [347,348,349,350] CONDITIONAL_S
DISCARD 350 [(0,1)] 0 [345] [] [] [] [] [347,348,349,350] CONDITIONAL_S
IDLE 351 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 352 [(1,0)] D [] [] [] [] [] [] none
MERGE 353 [(1,0),(0,0)] D [] [355,356,357,358] [] [] [((0,0),(1,0))] [] none
DISCARD 354 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 355 [(1,0),(0,0)] D [353] [] [] [] [((0,0),(1,0))] [355,356,357,358] CONDITIONAL_S
Y_MEAS 356 [(1,0)] HALF_D_PLUS_2 [353] [] [] [] [] [355,356,357,358] CONDITIONAL_S
IDLE 357 [(0,0)] HALF_D_PLUS_2 [353] [] [] [] [] [355,356,357,358] CONDITIONAL_S
DISCARD 358 [(1,0)] 0 [353] [] [] [] [] [355,356,357,358] CONDITIONAL_S
IDLE 359 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 360 [(0,1)] D [] [] [] [] [] [] none
MERGE 361 [(0,1),(0,0)] D [] [363,364,365,366] [] [] [((0,0),(0,1))] [] none
DISCARD 362 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 363 [(0,1),(0,0)] D [361] [] [] [] [((0,0),(0,1))] [363,364,365,366] CONDITIONAL_S
Y_MEAS 364 [(0,1)] HALF_D_PLUS_2 [361] [] [] [] [] [363,364,365,366] CONDITIONAL_S
IDLE 365 [(0,0)] HALF_D_PLUS_2 [361] [] [] [] [] [363,364,365,366] CONDITIONAL_S
DISCARD 366 [(0,1)] 0 [361] [] [] [] [] [363,364,365,366] CONDITIONAL_S
IDLE 367 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 368 [(1,0)] D [] [] [] [] [] [] none
MERGE 369 [(1,0),(0,0)] D [] [371,372,373,374] [] [] [((0,0),(1,0))] [] none
DISCARD 370 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 371 [(1,0),(0,0)] D [369] [] [] [] [((0,0),(1,0))] [371,372,373,374] CONDITIONAL_S
Y_MEAS 372 [(1,0)] HALF_D_PLUS_2 [369] [] [] [] [] [371,372,373,374] CONDITIONAL_S
IDLE 373 [(0,0)] HALF_D_PLUS_2 [369] [] [] [] [] [371,372,373,374] CONDITIONAL_S
DISCARD 374 [(1,0)] 0 [369] [] [] [] [] [371,372,373,374] CONDITIONAL_S
IDLE 375 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 376 [(0,1)] D [] [] [] [] [] [] none
MERGE 377 [(0,1),(0,0)] D [] [379,380,381,382] [] [] [((0,0),(0,1))] [] none
DISCARD 378 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 379 [(0,1),(0,0)] D [377] [] [] [] [((0,0),(0,1))] [379,380,381,382] CONDITIONAL_S
Y_MEAS 380 [(0,1)] HALF_D_PLUS_2 [377] [] [] [] [] [379,380,381,382] CONDITIONAL_S
IDLE 381 [(0,0)] HALF_D_PLUS_2 [377] [] [] [] [] [379,380,381,382] CONDITIONAL_S
DISCARD 382 [(0,1)] 0 [377] [] [] [] [] [379,380,381,382] CONDITIONAL_S
IDLE 383 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 384 [(1,0)] D [] [] [] [] [] [] none
MERGE 385 [(1,0),(0,0)] D [] [387,388,389,390] [] [] [((0,0),(1,0))] [] none
DISCARD 386 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 387 [(1,0),(0,0)] D [385] [] [] [] [((0,0),(1,0))] [387,388,389,390] CONDITIONAL_S
Y_MEAS 388 [(1,0)] HALF_D_PLUS_2 [385] [] [] [] [] [387,388,389,390] CONDITIONAL_S
IDLE 389 [(0,0)] HALF_D_PLUS_2 [385] [] [] [] [] [387,388,389,390] CONDITIONAL_S
DISCARD 390 [(1,0)] 0 [385] [] [] [] [] [387,388,389,390] CONDITIONAL_S
IDLE 391 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 392 [(0,1)] D [] [] [] [] [] [] none
MERGE 393 [(0,1),(0,0)] D [] [395,396,397,398] [] [] [((0,0),(0,1))] [] none
DISCARD 394 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 395 [(0,1),(0,0)] D [393] [] [] [] [((0,0),(0,1))] [395,396,397,398] CONDITIONAL_S
Y_MEAS 396 [(0,1)] HALF_D_PLUS_2 [393] [] [] [] [] [395,396,397,398] CONDITIONAL_S
IDLE 397 [(0,0)] HALF_D_PLUS_2 [393] [] [] [] [] [395,396,397,398] CONDITIONAL_S
DISCARD 398 [(0,1)] 0 [393] [] [] [] [] [395,396,397,398] CONDITIONAL_S
IDLE 399 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 400 [(1,0)] D [] [] [] [] [] [] none
MERGE 401 [(1,0),(0,0)] D [] [403,404,405,406] [] [] [((0,0),(1,0))] [] none
DISCARD 402 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 403 [(1,0),(0,0)] D [401] [] [] [] [((0,0),(1,0))] [403,404,405,406] CONDITIONAL_S
Y_MEAS 404 [(1,0)] HALF_D_PLUS_2 [401] [] [] [] [] [403,404,405,406] CONDITIONAL_S
IDLE 405 [(0,0)] HALF_D_PLUS_2 [401] [] [] [] [] [403,404,405,406] CONDITIONAL_S
DISCARD 406 [(1,0)] 0 [401] [] [] [] [] [403,404,405,406] CONDITIONAL_S
IDLE 407 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 408 [(0,1)] D [] [] [] [] [] [] none
MERGE 409 [(0,1),(0,0)] D [] [411,412,413,414] [] [] [((0,0),(0,1))] [] none
DISCARD 410 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 411 [(0,1),(0,0)] D [409] [] [] [] [((0,0),(0,1))] [411,412,413,414] CONDITIONAL_S
Y_MEAS 412 [(0,1)] HALF_D_PLUS_2 [409] [] [] [] [] [411,412,413,414] CONDITIONAL_S
IDLE 413 [(0,0)] HALF_D_PLUS_2 [409] [] [] [] [] [411,412,413,414] CONDITIONAL_S
DISCARD 414 [(0,1)] 0 [409] [] [] [] [] [411,412,413,414] CONDITIONAL_S
IDLE 415 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 416 [(1,0)] D [] [] [] [] [] [] none
MERGE 417 [(1,0),(0,0)] D [] [419,420,421,422] [] [] [((0,0),(1,0))] [] none
DISCARD 418 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 419 [(1,0),(0,0)] D [417] [] [] [] [((0,0),(1,0))] [419,420,421,422] CONDITIONAL_S
Y_MEAS 420 [(1,0)] HALF_D_PLUS_2 [417] [] [] [] [] [419,420,421,422] CONDITIONAL_S
IDLE 421 [(0,0)] HALF_D_PLUS_2 [417] [] [] [] [] [419,420,421,422] CONDITIONAL_S
DISCARD 422 [(1,0)] 0 [417] [] [] [] [] [419,420,421,422] CONDITIONAL_S
IDLE 423 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 424 [(0,1)] D [] [] [] [] [] [] none
MERGE 425 [(0,1),(0,0)] D [] [427,428,429,430] [] [] [((0,0),(0,1))] [] none
DISCARD 426 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 427 [(0,1),(0,0)] D [425] [] [] [] [((0,0),(0,1))] [427,428,429,430] CONDITIONAL_S
Y_MEAS 428 [(0,1)] HALF_D_PLUS_2 [425] [] [] [] [] [427,428,429,430] CONDITIONAL_S
IDLE 429 [(0,0)] HALF_D_PLUS_2 [425] [] [] [] [] [427,428,429,430] CONDITIONAL_S
DISCARD 430 [(0,1)] 0 [425] [] [] [] [] [427,428,429,430] CONDITIONAL_S
IDLE 431 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 432 [(1,0)] D [] [] [] [] [] [] none
MERGE 433 [(1,0),(0,0)] D [] [435,436,437,438] [] [] [((0,0),(1,0))] [] none
DISCARD 434 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 435 [(1,0),(0,0)] D [433] [] [] [] [((0,0),(1,0))] [435,436,437,438] CONDITIONAL_S
Y_MEAS 436 [(1,0)] HALF_D_PLUS_2 [433] [] [] [] [] [435,436,437,438] CONDITIONAL_S
IDLE 437 [(0,0)] HALF_D_PLUS_2 [433] [] [] [] [] [435,436,437,438] CONDITIONAL_S
DISCARD 438 [(1,0)] 0 [433] [] [] [] [] [435,436,437,438] CONDITIONAL_S
IDLE 439 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 440 [(0,1)] D [] [] [] [] [] [] none
MERGE 441 [(0,1),(0,0)] D [] [443,444,445,446] [] [] [((0,0),(0,1))] [] none
DISCARD 442 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 443 [(0,1),(0,0)] D [441] [] [] [] [((0,0),(0,1))] [443,444,445,446] CONDITIONAL_S
Y_MEAS 444 [(0,1)] HALF_D_PLUS_2 [441] [] [] [] [] [443,444,445,446] CONDITIONAL_S
IDLE 445 [(0,0)] HALF_D_PLUS_2 [441] [] [] [] [] [443,444,445,446] CONDITIONAL_S
DISCARD 446 [(0,1)] 0 [441] [] [] [] [] [443,444,445,446] CONDITIONAL_S
IDLE 447 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 448 [(1,0)] D [] [] [] [] [] [] none
MERGE 449 [(1,0),(0,0)] D [] [451,452,453,454] [] [] [((0,0),(1,0))] [] none
DISCARD 450 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 451 [(1,0),(0,0)] D [449] [] [] [] [((0,0),(1,0))] [451,452,453,454] CONDITIONAL_S
Y_MEAS 452 [(1,0)] HALF_D_PLUS_2 [449] [] [] [] [] [451,452,453,454] CONDITIONAL_S
IDLE 453 [(0,0)] HALF_D_PLUS_2 [449] [] [] [] [] [451,452,453,454] CONDITIONAL_S
DISCARD 454 [(1,0)] 0 [449] [] [] [] [] [451,452,453,454] CONDITIONAL_S
IDLE 455 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 456 [(0,1)] D [] [] [] [] [] [] none
MERGE 457 [(0,1),(0,0)] D [] [459,460,461,462] [] [] [((0,0),(0,1))] [] none
DISCARD 458 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 459 [(0,1),(0,0)] D [457] [] [] [] [((0,0),(0,1))] [459,460,461,462] CONDITIONAL_S
Y_MEAS 460 [(0,1)] HALF_D_PLUS_2 [457] [] [] [] [] [459,460,461,462] CONDITIONAL_S
IDLE 461 [(0,0)] HALF_D_PLUS_2 [457] [] [] [] [] [459,460,461,462] CONDITIONAL_S
DISCARD 462 [(0,1)] 0 [457] [] [] [] [] [459,460,461,462] CONDITIONAL_S
IDLE 463 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 464 [(1,0)] D [] [] [] [] [] [] none
MERGE 465 [(1,0),(0,0)] D [] [467,468,469,470] [] [] [((0,0),(1,0))] [] none
DISCARD 466 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 467 [(1,0),(0,0)] D [465] [] [] [] [((0,0),(1,0))] [467,468,469,470] CONDITIONAL_S
Y_MEAS 468 [(1,0)] HALF_D_PLUS_2 [465] [] [] [] [] [467,468,469,470] CONDITIONAL_S
IDLE 469 [(0,0)] HALF_D_PLUS_2 [465] [] [] [] [] [467,468,469,470] CONDITIONAL_S
DISCARD 470 [(1,0)] 0 [465] [] [] [] [] [467,468,469,470] CONDITIONAL_S
IDLE 471 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 472 [(0,1)] D [] [] [] [] [] [] none
MERGE 473 [(0,1),(0,0)] D [] [475,476,477,478] [] [] [((0,0),(0,1))] [] none
DISCARD 474 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 475 [(0,1),(0,0)] D [473] [] [] [] [((0,0),(0,1))] [475,476,477,478] CONDITIONAL_S
Y_MEAS 476 [(0,1)] HALF_D_PLUS_2 [473] [] [] [] [] [475,476,477,478] CONDITIONAL_S
IDLE 477 [(0,0)] HALF_D_PLUS_2 [473] [] [] [] [] [475,476,477,478] CONDITIONAL_S
DISCARD 478 [(0,1)] 0 [473] [] [] [] [] [475,476,477,478] CONDITIONAL_S
IDLE 479 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 480 [(1,0)] D [] [] [] [] [] [] none
MERGE 481 [(1,0),(0,0)] D [] [483,484,485,486] [] [] [((0,0),(1,0))] [] none
DISCARD 482 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 483 [(1,0),(0,0)] D [481] [] [] [] [((0,0),(1,0))] [483,484,485,486] CONDITIONAL_S
Y_MEAS 484 [(1,0)] HALF_D_PLUS_2 [481] [] [] [] [] [483,484,485,486] CONDITIONAL_S
IDLE 485 [(0,0)] HALF_D_PLUS_2 [481] [] [] [] [] [483,484,485,486] CONDITIONAL_S
DISCARD 486 [(1,0)] 0 [481] [] [] [] [] [483,484,485,486] CONDITIONAL_S
IDLE 487 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 488 [(0,1)] D [] [] [] [] [] [] none
MERGE 489 [(0,1),(0,0)] D [] [491,492,493,494] [] [] [((0,0),(0,1))] [] none
DISCARD 490 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 491 [(0,1),(0,0)] D [489] [] [] [] [((0,0),(0,1))] [491,492,493,494] CONDITIONAL_S
Y_MEAS 492 [(0,1)] HALF_D_PLUS_2 [489] [] [] [] [] [491,492,493,494] CONDITIONAL_S
IDLE 493 [(0,0)] HALF_D_PLUS_2 [489] [] [] [] [] [491,492,493,494] CONDITIONAL_S
DISCARD 494 [(0,1)] 0 [489] [] [] [] [] [491,492,493,494] CONDITIONAL_S
IDLE 495 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 496 [(1,0)] D [] [] [] [] [] [] none
MERGE 497 [(1,0),(0,0)] D [] [499,500,501,502] [] [] [((0,0),(1,0))] [] none
DISCARD 498 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 499 [(1,0),(0,0)] D [497] [] [] [] [((0,0),(1,0))] [499,500,501,502] CONDITIONAL_S
Y_MEAS 500 [(1,0)] HALF_D_PLUS_2 [497] [] [] [] [] [499,500,501,502] CONDITIONAL_S
IDLE 501 [(0,0)] HALF_D_PLUS_2 [497] [] [] [] [] [499,500,501,502] CONDITIONAL_S
DISCARD 502 [(1,0)] 0 [497] [] [] [] [] [499,500,501,502] CONDITIONAL_S
IDLE 503 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 504 [(0,1)] D [] [] [] [] [] [] none
MERGE 505 [(0,1),(0,0)] D [] [507,508,509,510] [] [] [((0,0),(0,1))] [] none
DISCARD 506 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 507 [(0,1),(0,0)] D [505] [] [] [] [((0,0),(0,1))] [507,508,509,510] CONDITIONAL_S
Y_MEAS 508 [(0,1)] HALF_D_PLUS_2 [505] [] [] [] [] [507,508,509,510] CONDITIONAL_S
IDLE 509 [(0,0)] HALF_D_PLUS_2 [505] [] [] [] [] [507,508,509,510] CONDITIONAL_S
DISCARD 510 [(0,1)] 0 [505] [] [] [] [] [507,508,509,510] CONDITIONAL_S
IDLE 511 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 512 [(1,0)] D [] [] [] [] [] [] none
MERGE 513 [(1,0),(0,0)] D [] [515,516,517,518] [] [] [((0,0),(1,0))] [] none
DISCARD 514 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 515 [(1,0),(0,0)] D [513] [] [] [] [((0,0),(1,0))] [515,516,517,518] CONDITIONAL_S
Y_MEAS 516 [(1,0)] HALF_D_PLUS_2 [513] [] [] [] [] [515,516,517,518] CONDITIONAL_S
IDLE 517 [(0,0)] HALF_D_PLUS_2 [513] [] [] [] [] [515,516,517,518] CONDITIONAL_S
DISCARD 518 [(1,0)] 0 [513] [] [] [] [] [515,516,517,518] CONDITIONAL_S
IDLE 519 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 520 [(0,1)] D [] [] [] [] [] [] none
MERGE 521 [(0,1),(0,0)] D [] [523,524,525,526] [] [] [((0,0),(0,1))] [] none
DISCARD 522 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 523 [(0,1),(0,0)] D [521] [] [] [] [((0,0),(0,1))] [523,524,525,526] CONDITIONAL_S
Y_MEAS 524 [(0,1)] HALF_D_PLUS_2 [521] [] [] [] [] [523,524,525,526] CONDITIONAL_S
IDLE 525 [(0,0)] HALF_D_PLUS_2 [521] [] [] [] [] [523,524,525,526] CONDITIONAL_S
DISCARD 526 [(0,1)] 0 [521] [] [] [] [] [523,524,525,526] CONDITIONAL_S
IDLE 527 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 528 [(1,0)] D [] [] [] [] [] [] none
MERGE 529 [(1,0),(0,0)] D [] [531,532,533,534] [] [] [((0,0),(1,0))] [] none
DISCARD 530 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 531 [(1,0),(0,0)] D [529] [] [] [] [((0,0),(1,0))] [531,532,533,534] CONDITIONAL_S
Y_MEAS 532 [(1,0)] HALF_D_PLUS_2 [529] [] [] [] [] [531,532,533,534] CONDITIONAL_S
IDLE 533 [(0,0)] HALF_D_PLUS_2 [529] [] [] [] [] [531,532,533,534] CONDITIONAL_S
DISCARD 534 [(1,0)] 0 [529] [] [] [] [] [531,532,533,534] CONDITIONAL_S
IDLE 535 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 536 [(0,1)] D [] [] [] [] [] [] none
MERGE 537 [(0,1),(0,0)] D [] [539,540,541,542] [] [] [((0,0),(0,1))] [] none
DISCARD 538 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 539 [(0,1),(0,0)] D [537] [] [] [] [((0,0),(0,1))] [539,540,541,542] CONDITIONAL_S
Y_MEAS 540 [(0,1)] HALF_D_PLUS_2 [537] [] [] [] [] [539,540,541,542] CONDITIONAL_S
IDLE 541 [(0,0)] HALF_D_PLUS_2 [537] [] [] [] [] [539,540,541,542] CONDITIONAL_S
DISCARD 542 [(0,1)] 0 [537] [] [] [] [] [539,540,541,542] CONDITIONAL_S
IDLE 543 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 544 [(1,0)] D [] [] [] [] [] [] none
MERGE 545 [(1,0),(0,0)] D [] [547,548,549,550] [] [] [((0,0),(1,0))] [] none
DISCARD 546 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 547 [(1,0),(0,0)] D [545] [] [] [] [((0,0),(1,0))] [547,548,549,550] CONDITIONAL_S
Y_MEAS 548 [(1,0)] HALF_D_PLUS_2 [545] [] [] [] [] [547,548,549,550] CONDITIONAL_S
IDLE 549 [(0,0)] HALF_D_PLUS_2 [545] [] [] [] [] [547,548,549,550] CONDITIONAL_S
DISCARD 550 [(1,0)] 0 [545] [] [] [] [] [547,548,549,550] CONDITIONAL_S
IDLE 551 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 552 [(0,1)] D [] [] [] [] [] [] none
MERGE 553 [(0,1),(0,0)] D [] [555,556,557,558] [] [] [((0,0),(0,1))] [] none
DISCARD 554 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 555 [(0,1),(0,0)] D [553] [] [] [] [((0,0),(0,1))] [555,556,557,558] CONDITIONAL_S
Y_MEAS 556 [(0,1)] HALF_D_PLUS_2 [553] [] [] [] [] [555,556,557,558] CONDITIONAL_S
IDLE 557 [(0,0)] HALF_D_PLUS_2 [553] [] [] [] [] [555,556,557,558] CONDITIONAL_S
DISCARD 558 [(0,1)] 0 [553] [] [] [] [] [555,556,557,558] CONDITIONAL_S
IDLE 559 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 560 [(1,0)] D [] [] [] [] [] [] none
MERGE 561 [(1,0),(0,0)] D [] [563,564,565,566] [] [] [((0,0),(1,0))] [] none
DISCARD 562 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 563 [(1,0),(0,0)] D [561] [] [] [] [((0,0),(1,0))] [563,564,565,566] CONDITIONAL_S
Y_MEAS 564 [(1,0)] HALF_D_PLUS_2 [561] [] [] [] [] [563,564,565,566] CONDITIONAL_S
IDLE 565 [(0,0)] HALF_D_PLUS_2 [561] [] [] [] [] [563,564,565,566] CONDITIONAL_S
DISCARD 566 [(1,0)] 0 [561] [] [] [] [] [563,564,565,566] CONDITIONAL_S
IDLE 567 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 568 [(0,1)] D [] [] [] [] [] [] none
MERGE 569 [(0,1),(0,0)] D [] [571,572,573,574] [] [] [((0,0),(0,1))] [] none
DISCARD 570 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 571 [(0,1),(0,0)] D [569] [] [] [] [((0,0),(0,1))] [571,572,573,574] CONDITIONAL_S
Y_MEAS 572 [(0,1)] HALF_D_PLUS_2 [569] [] [] [] [] [571,572,573,574] CONDITIONAL_S
IDLE 573 [(0,0)] HALF_D_PLUS_2 [569] [] [] [] [] [571,572,573,574] CONDITIONAL_S
DISCARD 574 [(0,1)] 0 [569] [] [] [] [] [571,572,573,574] CONDITIONAL_S
IDLE 575 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 576 [(1,0)] D [] [] [] [] [] [] none
MERGE 577 [(1,0),(0,0)] D [] [579,580,581,582] [] [] [((0,0),(1,0))] [] none
DISCARD 578 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 579 [(1,0),(0,0)] D [577] [] [] [] [((0,0),(1,0))] [579,580,581,582] CONDITIONAL_S
Y_MEAS 580 [(1,0)] HALF_D_PLUS_2 [577] [] [] [] [] [579,580,581,582] CONDITIONAL_S
IDLE 581 [(0,0)] HALF_D_PLUS_2 [577] [] [] [] [] [579,580,581,582] CONDITIONAL_S
DISCARD 582 [(1,0)] 0 [577] [] [] [] [] [579,580,581,582] CONDITIONAL_S
IDLE 583 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 584 [(0,1)] D [] [] [] [] [] [] none
MERGE 585 [(0,1),(0,0)] D [] [587,588,589,590] [] [] [((0,0),(0,1))] [] none
DISCARD 586 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 587 [(0,1),(0,0)] D [585] [] [] [] [((0,0),(0,1))] [587,588,589,590] CONDITIONAL_S
Y_MEAS 588 [(0,1)] HALF_D_PLUS_2 [585] [] [] [] [] [587,588,589,590] CONDITIONAL_S
IDLE 589 [(0,0)] HALF_D_PLUS_2 [585] [] [] [] [] [587,588,589,590] CONDITIONAL_S
DISCARD 590 [(0,1)] 0 [585] [] [] [] [] [587,588,589,590] CONDITIONAL_S
IDLE 591 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 592 [(1,0)] D [] [] [] [] [] [] none
MERGE 593 [(1,0),(0,0)] D [] [595,596,597,598] [] [] [((0,0),(1,0))] [] none
DISCARD 594 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 595 [(1,0),(0,0)] D [593] [] [] [] [((0,0),(1,0))] [595,596,597,598] CONDITIONAL_S
Y_MEAS 596 [(1,0)] HALF_D_PLUS_2 [593] [] [] [] [] [595,596,597,598] CONDITIONAL_S
IDLE 597 [(0,0)] HALF_D_PLUS_2 [593] [] [] [] [] [595,596,597,598] CONDITIONAL_S
DISCARD 598 [(1,0)] 0 [593] [] [] [] [] [595,596,597,598] CONDITIONAL_S
IDLE 599 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 600 [(0,1)] D [] [] [] [] [] [] none
MERGE 601 [(0,1),(0,0)] D [] [603,604,605,606] [] [] [((0,0),(0,1))] [] none
DISCARD 602 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 603 [(0,1),(0,0)] D [601] [] [] [] [((0,0),(0,1))] [603,604,605,606] CONDITIONAL_S
Y_MEAS 604 [(0,1)] HALF_D_PLUS_2 [601] [] [] [] [] [603,604,605,606] CONDITIONAL_S
IDLE 605 [(0,0)] HALF_D_PLUS_2 [601] [] [] [] [] [603,604,605,606] CONDITIONAL_S
DISCARD 606 [(0,1)] 0 [601] [] [] [] [] [603,604,605,606] CONDITIONAL_S
IDLE 607 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 608 [(1,0)] D [] [] [] [] [] [] none
MERGE 609 [(1,0),(0,0)] D [] [611,612,613,614] [] [] [((0,0),(1,0))] [] none
DISCARD 610 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 611 [(1,0),(0,0)] D [609] [] [] [] [((0,0),(1,0))] [611,612,613,614] CONDITIONAL_S
Y_MEAS 612 [(1,0)] HALF_D_PLUS_2 [609] [] [] [] [] [611,612,613,614] CONDITIONAL_S
IDLE 613 [(0,0)] HALF_D_PLUS_2 [609] [] [] [] [] [611,612,613,614] CONDITIONAL_S
DISCARD 614 [(1,0)] 0 [609] [] [] [] [] [611,612,613,614] CONDITIONAL_S
IDLE 615 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 616 [(0,1)] D [] [] [] [] [] [] none
MERGE 617 [(0,1),(0,0)] D [] [619,620,621,622] [] [] [((0,0),(0,1))] [] none
DISCARD 618 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 619 [(0,1),(0,0)] D [617] [] [] [] [((0,0),(0,1))] [619,620,621,622] CONDITIONAL_S
Y_MEAS 620 [(0,1)] HALF_D_PLUS_2 [617] [] [] [] [] [619,620,621,622] CONDITIONAL_S
IDLE 621 [(0,0)] HALF_D_PLUS_2 [617] [] [] [] [] [619,620,621,622] CONDITIONAL_S
DISCARD 622 [(0,1)] 0 [617] [] [] [] [] [619,620,621,622] CONDITIONAL_S
IDLE 623 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 624 [(1,0)] D [] [] [] [] [] [] none
MERGE 625 [(1,0),(0,0)] D [] [627,628,629,630] [] [] [((0,0),(1,0))] [] none
DISCARD 626 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 627 [(1,0),(0,0)] D [625] [] [] [] [((0,0),(1,0))] [627,628,629,630] CONDITIONAL_S
Y_MEAS 628 [(1,0)] HALF_D_PLUS_2 [625] [] [] [] [] [627,628,629,630] CONDITIONAL_S
IDLE 629 [(0,0)] HALF_D_PLUS_2 [625] [] [] [] [] [627,628,629,630] CONDITIONAL_S
DISCARD 630 [(1,0)] 0 [625] [] [] [] [] [627,628,629,630] CONDITIONAL_S
IDLE 631 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 632 [(0,1)] D [] [] [] [] [] [] none
MERGE 633 [(0,1),(0,0)] D [] [635,636,637,638] [] [] [((0,0),(0,1))] [] none
DISCARD 634 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 635 [(0,1),(0,0)] D [633] [] [] [] [((0,0),(0,1))] [635,636,637,638] CONDITIONAL_S
Y_MEAS 636 [(0,1)] HALF_D_PLUS_2 [633] [] [] [] [] [635,636,637,638] CONDITIONAL_S
IDLE 637 [(0,0)] HALF_D_PLUS_2 [633] [] [] [] [] [635,636,637,638] CONDITIONAL_S
DISCARD 638 [(0,1)] 0 [633] [] [] [] [] [635,636,637,638] CONDITIONAL_S
IDLE 639 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 640 [(1,0)] D [] [] [] [] [] [] none
MERGE 641 [(1,0),(0,0)] D [] [643,644,645,646] [] [] [((0,0),(1,0))] [] none
DISCARD 642 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 643 [(1,0),(0,0)] D [641] [] [] [] [((0,0),(1,0))] [643,644,645,646] CONDITIONAL_S
Y_MEAS 644 [(1,0)] HALF_D_PLUS_2 [641] [] [] [] [] [643,644,645,646] CONDITIONAL_S
IDLE 645 [(0,0)] HALF_D_PLUS_2 [641] [] [] [] [] [643,644,645,646] CONDITIONAL_S
DISCARD 646 [(1,0)] 0 [641] [] [] [] [] [643,644,645,646] CONDITIONAL_S
IDLE 647 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 648 [(0,1)] D [] [] [] [] [] [] none
MERGE 649 [(0,1),(0,0)] D [] [651,652,653,654] [] [] [((0,0),(0,1))] [] none
DISCARD 650 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 651 [(0,1),(0,0)] D [649] [] [] [] [((0,0),(0,1))] [651,652,653,654] CONDITIONAL_S
Y_MEAS 652 [(0,1)] HALF_D_PLUS_2 [649] [] [] [] [] [651,652,653,654] CONDITIONAL_S
IDLE 653 [(0,0)] HALF_D_PLUS_2 [649] [] [] [] [] [651,652,653,654] CONDITIONAL_S
DISCARD 654 [(0,1)] 0 [649] [] [] [] [] [651,652,653,654] CONDITIONAL_S
IDLE 655 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 656 [(1,0)] D [] [] [] [] [] [] none
MERGE 657 [(1,0),(0,0)] D [] [659,660,661,662] [] [] [((0,0),(1,0))] [] none
DISCARD 658 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 659 [(1,0),(0,0)] D [657] [] [] [] [((0,0),(1,0))] [659,660,661,662] CONDITIONAL_S
Y_MEAS 660 [(1,0)] HALF_D_PLUS_2 [657] [] [] [] [] [659,660,661,662] CONDITIONAL_S
IDLE 661 [(0,0)] HALF_D_PLUS_2 [657] [] [] [] [] [659,660,661,662] CONDITIONAL_S
DISCARD 662 [(1,0)] 0 [657] [] [] [] [] [659,660,661,662] CONDITIONAL_S
IDLE 663 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 664 [(0,1)] D [] [] [] [] [] [] none
MERGE 665 [(0,1),(0,0)] D [] [667,668,669,670] [] [] [((0,0),(0,1))] [] none
DISCARD 666 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 667 [(0,1),(0,0)] D [665] [] [] [] [((0,0),(0,1))] [667,668,669,670] CONDITIONAL_S
Y_MEAS 668 [(0,1)] HALF_D_PLUS_2 [665] [] [] [] [] [667,668,669,670] CONDITIONAL_S
IDLE 669 [(0,0)] HALF_D_PLUS_2 [665] [] [] [] [] [667,668,669,670] CONDITIONAL_S
DISCARD 670 [(0,1)] 0 [665] [] [] [] [] [667,668,669,670] CONDITIONAL_S
INJECT_T 671 [(1,0)] D [] [] [] [] [] [] none
MERGE 672 [(1,0),(0,0)] D [] [674,675,676,677] [] [] [((0,0),(1,0))] [] none
DISCARD 673 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 674 [(1,0),(0,0)] D [672] [] [] [] [((0,0),(1,0))] [674,675,676,677] CONDITIONAL_S
Y_MEAS 675 [(1,0)] HALF_D_PLUS_2 [672] [] [] [] [] [674,675,676,677] CONDITIONAL_S
IDLE 676 [(0,0)] HALF_D_PLUS_2 [672] [] [] [] [] [674,675,676,677] CONDITIONAL_S
DISCARD 677 [(1,0)] 0 [672] [] [] [] [] [674,675,676,677] CONDITIONAL_S
IDLE 678 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 679 [(0,1)] D [] [] [] [] [] [] none
MERGE 680 [(0,1),(0,0)] D [] [682,683,684,685] [] [] [((0,0),(0,1))] [] none
DISCARD 681 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 682 [(0,1),(0,0)] D [680] [] [] [] [((0,0),(0,1))] [682,683,684,685] CONDITIONAL_S
Y_MEAS 683 [(0,1)] HALF_D_PLUS_2 [680] [] [] [] [] [682,683,684,685] CONDITIONAL_S
IDLE 684 [(0,0)] HALF_D_PLUS_2 [680] [] [] [] [] [682,683,684,685] CONDITIONAL_S
DISCARD 685 [(0,1)] 0 [680] [] [] [] [] [682,683,684,685] CONDITIONAL_S
IDLE 686 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 687 [(1,0)] D [] [] [] [] [] [] none
MERGE 688 [(1,0),(0,0)] D [] [690,691,692,693] [] [] [((0,0),(1,0))] [] none
DISCARD 689 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 690 [(1,0),(0,0)] D [688] [] [] [] [((0,0),(1,0))] [690,691,692,693] CONDITIONAL_S
Y_MEAS 691 [(1,0)] HALF_D_PLUS_2 [688] [] [] [] [] [690,691,692,693] CONDITIONAL_S
IDLE 692 [(0,0)] HALF_D_PLUS_2 [688] [] [] [] [] [690,691,692,693] CONDITIONAL_S
DISCARD 693 [(1,0)] 0 [688] [] [] [] [] [690,691,692,693] CONDITIONAL_S
IDLE 694 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 695 [(0,1)] D [] [] [] [] [] [] none
MERGE 696 [(0,1),(0,0)] D [] [698,699,700,701] [] [] [((0,0),(0,1))] [] none
DISCARD 697 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 698 [(0,1),(0,0)] D [696] [] [] [] [((0,0),(0,1))] [698,699,700,701] CONDITIONAL_S
Y_MEAS 699 [(0,1)] HALF_D_PLUS_2 [696] [] [] [] [] [698,699,700,701] CONDITIONAL_S
IDLE 700 [(0,0)] HALF_D_PLUS_2 [696] [] [] [] [] [698,699,700,701] CONDITIONAL_S
DISCARD 701 [(0,1)] 0 [696] [] [] [] [] [698,699,700,701] CONDITIONAL_S
IDLE 702 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 703 [(1,0)] D [] [] [] [] [] [] none
MERGE 704 [(1,0),(0,0)] D [] [706,707,708,709] [] [] [((0,0),(1,0))] [] none
DISCARD 705 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 706 [(1,0),(0,0)] D [704] [] [] [] [((0,0),(1,0))] [706,707,708,709] CONDITIONAL_S
Y_MEAS 707 [(1,0)] HALF_D_PLUS_2 [704] [] [] [] [] [706,707,708,709] CONDITIONAL_S
IDLE 708 [(0,0)] HALF_D_PLUS_2 [704] [] [] [] [] [706,707,708,709] CONDITIONAL_S
DISCARD 709 [(1,0)] 0 [704] [] [] [] [] [706,707,708,709] CONDITIONAL_S
IDLE 710 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 711 [(0,1)] D [] [] [] [] [] [] none
MERGE 712 [(0,1),(0,0)] D [] [714,715,716,717] [] [] [((0,0),(0,1))] [] none
DISCARD 713 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 714 [(0,1),(0,0)] D [712] [] [] [] [((0,0),(0,1))] [714,715,716,717] CONDITIONAL_S
Y_MEAS 715 [(0,1)] HALF_D_PLUS_2 [712] [] [] [] [] [714,715,716,717] CONDITIONAL_S
IDLE 716 [(0,0)] HALF_D_PLUS_2 [712] [] [] [] [] [714,715,716,717] CONDITIONAL_S
DISCARD 717 [(0,1)] 0 [712] [] [] [] [] [714,715,716,717] CONDITIONAL_S
IDLE 718 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 719 [(1,0)] D [] [] [] [] [] [] none
MERGE 720 [(1,0),(0,0)] D [] [722,723,724,725] [] [] [((0,0),(1,0))] [] none
DISCARD 721 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 722 [(1,0),(0,0)] D [720] [] [] [] [((0,0),(1,0))] [722,723,724,725] CONDITIONAL_S
Y_MEAS 723 [(1,0)] HALF_D_PLUS_2 [720] [] [] [] [] [722,723,724,725] CONDITIONAL_S
IDLE 724 [(0,0)] HALF_D_PLUS_2 [720] [] [] [] [] [722,723,724,725] CONDITIONAL_S
DISCARD 725 [(1,0)] 0 [720] [] [] [] [] [722,723,724,725] CONDITIONAL_S
IDLE 726 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 727 [(0,1)] D [] [] [] [] [] [] none
MERGE 728 [(0,1),(0,0)] D [] [730,731,732,733] [] [] [((0,0),(0,1))] [] none
DISCARD 729 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 730 [(0,1),(0,0)] D [728] [] [] [] [((0,0),(0,1))] [730,731,732,733] CONDITIONAL_S
Y_MEAS 731 [(0,1)] HALF_D_PLUS_2 [728] [] [] [] [] [730,731,732,733] CONDITIONAL_S
IDLE 732 [(0,0)] HALF_D_PLUS_2 [728] [] [] [] [] [730,731,732,733] CONDITIONAL_S
DISCARD 733 [(0,1)] 0 [728] [] [] [] [] [730,731,732,733] CONDITIONAL_S
IDLE 734 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 735 [(1,0)] D [] [] [] [] [] [] none
MERGE 736 [(1,0),(0,0)] D [] [738,739,740,741] [] [] [((0,0),(1,0))] [] none
DISCARD 737 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 738 [(1,0),(0,0)] D [736] [] [] [] [((0,0),(1,0))] [738,739,740,741] CONDITIONAL_S
Y_MEAS 739 [(1,0)] HALF_D_PLUS_2 [736] [] [] [] [] [738,739,740,741] CONDITIONAL_S
IDLE 740 [(0,0)] HALF_D_PLUS_2 [736] [] [] [] [] [738,739,740,741] CONDITIONAL_S
DISCARD 741 [(1,0)] 0 [736] [] [] [] [] [738,739,740,741] CONDITIONAL_S
IDLE 742 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 743 [(0,1)] D [] [] [] [] [] [] none
MERGE 744 [(0,1),(0,0)] D [] [746,747,748,749] [] [] [((0,0),(0,1))] [] none
DISCARD 745 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 746 [(0,1),(0,0)] D [744] [] [] [] [((0,0),(0,1))] [746,747,748,749] CONDITIONAL_S
Y_MEAS 747 [(0,1)] HALF_D_PLUS_2 [744] [] [] [] [] [746,747,748,749] CONDITIONAL_S
IDLE 748 [(0,0)] HALF_D_PLUS_2 [744] [] [] [] [] [746,747,748,749] CONDITIONAL_S
DISCARD 749 [(0,1)] 0 [744] [] [] [] [] [746,747,748,749] CONDITIONAL_S
IDLE 750 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 751 [(1,0)] D [] [] [] [] [] [] none
MERGE 752 [(1,0),(0,0)] D [] [754,755,756,757] [] [] [((0,0),(1,0))] [] none
DISCARD 753 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 754 [(1,0),(0,0)] D [752] [] [] [] [((0,0),(1,0))] [754,755,756,757] CONDITIONAL_S
Y_MEAS 755 [(1,0)] HALF_D_PLUS_2 [752] [] [] [] [] [754,755,756,757] CONDITIONAL_S
IDLE 756 [(0,0)] HALF_D_PLUS_2 [752] [] [] [] [] [754,755,756,757] CONDITIONAL_S
DISCARD 757 [(1,0)] 0 [752] [] [] [] [] [754,755,756,757] CONDITIONAL_S
IDLE 758 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 759 [(0,1)] D [] [] [] [] [] [] none
MERGE 760 [(0,1),(0,0)] D [] [762,763,764,765] [] [] [((0,0),(0,1))] [] none
DISCARD 761 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 762 [(0,1),(0,0)] D [760] [] [] [] [((0,0),(0,1))] [762,763,764,765] CONDITIONAL_S
Y_MEAS 763 [(0,1)] HALF_D_PLUS_2 [760] [] [] [] [] [762,763,764,765] CONDITIONAL_S
IDLE 764 [(0,0)] HALF_D_PLUS_2 [760] [] [] [] [] [762,763,764,765] CONDITIONAL_S
DISCARD 765 [(0,1)] 0 [760] [] [] [] [] [762,763,764,765] CONDITIONAL_S
IDLE 766 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 767 [(1,0)] D [] [] [] [] [] [] none
MERGE 768 [(1,0),(0,0)] D [] [770,771,772,773] [] [] [((0,0),(1,0))] [] none
DISCARD 769 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 770 [(1,0),(0,0)] D [768] [] [] [] [((0,0),(1,0))] [770,771,772,773] CONDITIONAL_S
Y_MEAS 771 [(1,0)] HALF_D_PLUS_2 [768] [] [] [] [] [770,771,772,773] CONDITIONAL_S
IDLE 772 [(0,0)] HALF_D_PLUS_2 [768] [] [] [] [] [770,771,772,773] CONDITIONAL_S
DISCARD 773 [(1,0)] 0 [768] [] [] [] [] [770,771,772,773] CONDITIONAL_S
IDLE 774 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 775 [(0,1)] D [] [] [] [] [] [] none
MERGE 776 [(0,1),(0,0)] D [] [778,779,780,781] [] [] [((0,0),(0,1))] [] none
DISCARD 777 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 778 [(0,1),(0,0)] D [776] [] [] [] [((0,0),(0,1))] [778,779,780,781] CONDITIONAL_S
Y_MEAS 779 [(0,1)] HALF_D_PLUS_2 [776] [] [] [] [] [778,779,780,781] CONDITIONAL_S
IDLE 780 [(0,0)] HALF_D_PLUS_2 [776] [] [] [] [] [778,779,780,781] CONDITIONAL_S
DISCARD 781 [(0,1)] 0 [776] [] [] [] [] [778,779,780,781] CONDITIONAL_S
IDLE 782 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 783 [(1,0)] D [] [] [] [] [] [] none
MERGE 784 [(1,0),(0,0)] D [] [786,787,788,789] [] [] [((0,0),(1,0))] [] none
DISCARD 785 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 786 [(1,0),(0,0)] D [784] [] [] [] [((0,0),(1,0))] [786,787,788,789] CONDITIONAL_S
Y_MEAS 787 [(1,0)] HALF_D_PLUS_2 [784] [] [] [] [] [786,787,788,789] CONDITIONAL_S
IDLE 788 [(0,0)] HALF_D_PLUS_2 [784] [] [] [] [] [786,787,788,789] CONDITIONAL_S
DISCARD 789 [(1,0)] 0 [784] [] [] [] [] [786,787,788,789] CONDITIONAL_S
IDLE 790 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 791 [(0,1)] D [] [] [] [] [] [] none
MERGE 792 [(0,1),(0,0)] D [] [794,795,796,797] [] [] [((0,0),(0,1))] [] none
DISCARD 793 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 794 [(0,1),(0,0)] D [792] [] [] [] [((0,0),(0,1))] [794,795,796,797] CONDITIONAL_S
Y_MEAS 795 [(0,1)] HALF_D_PLUS_2 [792] [] [] [] [] [794,795,796,797] CONDITIONAL_S
IDLE 796 [(0,0)] HALF_D_PLUS_2 [792] [] [] [] [] [794,795,796,797] CONDITIONAL_S
DISCARD 797 [(0,1)] 0 [792] [] [] [] [] [794,795,796,797] CONDITIONAL_S
IDLE 798 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 799 [(1,0)] D [] [] [] [] [] [] none
MERGE 800 [(1,0),(0,0)] D [] [802,803,804,805] [] [] [((0,0),(1,0))] [] none
DISCARD 801 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 802 [(1,0),(0,0)] D [800] [] [] [] [((0,0),(1,0))] [802,803,804,805] CONDITIONAL_S
Y_MEAS 803 [(1,0)] HALF_D_PLUS_2 [800] [] [] [] [] [802,803,804,805] CONDITIONAL_S
IDLE 804 [(0,0)] HALF_D_PLUS_2 [800] [] [] [] [] [802,803,804,805] CONDITIONAL_S
DISCARD 805 [(1,0)] 0 [800] [] [] [] [] [802,803,804,805] CONDITIONAL_S
IDLE 806 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 807 [(0,1)] D [] [] [] [] [] [] none
MERGE 808 [(0,1),(0,0)] D [] [810,811,812,813] [] [] [((0,0),(0,1))] [] none
DISCARD 809 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 810 [(0,1),(0,0)] D [808] [] [] [] [((0,0),(0,1))] [810,811,812,813] CONDITIONAL_S
Y_MEAS 811 [(0,1)] HALF_D_PLUS_2 [808] [] [] [] [] [810,811,812,813] CONDITIONAL_S
IDLE 812 [(0,0)] HALF_D_PLUS_2 [808] [] [] [] [] [810,811,812,813] CONDITIONAL_S
DISCARD 813 [(0,1)] 0 [808] [] [] [] [] [810,811,812,813] CONDITIONAL_S
IDLE 814 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 815 [(1,0)] D [] [] [] [] [] [] none
MERGE 816 [(1,0),(0,0)] D [] [818,819,820,821] [] [] [((0,0),(1,0))] [] none
DISCARD 817 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 818 [(1,0),(0,0)] D [816] [] [] [] [((0,0),(1,0))] [818,819,820,821] CONDITIONAL_S
Y_MEAS 819 [(1,0)] HALF_D_PLUS_2 [816] [] [] [] [] [818,819,820,821] CONDITIONAL_S
IDLE 820 [(0,0)] HALF_D_PLUS_2 [816] [] [] [] [] [818,819,820,821] CONDITIONAL_S
DISCARD 821 [(1,0)] 0 [816] [] [] [] [] [818,819,820,821] CONDITIONAL_S
IDLE 822 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 823 [(0,1)] D [] [] [] [] [] [] none
MERGE 824 [(0,1),(0,0)] D [] [826,827,828,829] [] [] [((0,0),(0,1))] [] none
DISCARD 825 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 826 [(0,1),(0,0)] D [824] [] [] [] [((0,0),(0,1))] [826,827,828,829] CONDITIONAL_S
Y_MEAS 827 [(0,1)] HALF_D_PLUS_2 [824] [] [] [] [] [826,827,828,829] CONDITIONAL_S
IDLE 828 [(0,0)] HALF_D_PLUS_2 [824] [] [] [] [] [826,827,828,829] CONDITIONAL_S
DISCARD 829 [(0,1)] 0 [824] [] [] [] [] [826,827,828,829] CONDITIONAL_S
IDLE 830 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 831 [(1,0)] D [] [] [] [] [] [] none
MERGE 832 [(1,0),(0,0)] D [] [834,835,836,837] [] [] [((0,0),(1,0))] [] none
DISCARD 833 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 834 [(1,0),(0,0)] D [832] [] [] [] [((0,0),(1,0))] [834,835,836,837] CONDITIONAL_S
Y_MEAS 835 [(1,0)] HALF_D_PLUS_2 [832] [] [] [] [] [834,835,836,837] CONDITIONAL_S
IDLE 836 [(0,0)] HALF_D_PLUS_2 [832] [] [] [] [] [834,835,836,837] CONDITIONAL_S
DISCARD 837 [(1,0)] 0 [832] [] [] [] [] [834,835,836,837] CONDITIONAL_S
IDLE 838 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 839 [(0,1)] D [] [] [] [] [] [] none
MERGE 840 [(0,1),(0,0)] D [] [842,843,844,845] [] [] [((0,0),(0,1))] [] none
DISCARD 841 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 842 [(0,1),(0,0)] D [840] [] [] [] [((0,0),(0,1))] [842,843,844,845] CONDITIONAL_S
Y_MEAS 843 [(0,1)] HALF_D_PLUS_2 [840] [] [] [] [] [842,843,844,845] CONDITIONAL_S
IDLE 844 [(0,0)] HALF_D_PLUS_2 [840] [] [] [] [] [842,843,844,845] CONDITIONAL_S
DISCARD 845 [(0,1)] 0 [840] [] [] [] [] [842,843,844,845] CONDITIONAL_S
IDLE 846 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 847 [(1,0)] D [] [] [] [] [] [] none
MERGE 848 [(1,0),(0,0)] D [] [850,851,852,853] [] [] [((0,0),(1,0))] [] none
DISCARD 849 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 850 [(1,0),(0,0)] D [848] [] [] [] [((0,0),(1,0))] [850,851,852,853] CONDITIONAL_S
Y_MEAS 851 [(1,0)] HALF_D_PLUS_2 [848] [] [] [] [] [850,851,852,853] CONDITIONAL_S
IDLE 852 [(0,0)] HALF_D_PLUS_2 [848] [] [] [] [] [850,851,852,853] CONDITIONAL_S
DISCARD 853 [(1,0)] 0 [848] [] [] [] [] [850,851,852,853] CONDITIONAL_S
IDLE 854 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 855 [(0,1)] D [] [] [] [] [] [] none
MERGE 856 [(0,1),(0,0)] D [] [858,859,860,861] [] [] [((0,0),(0,1))] [] none
DISCARD 857 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 858 [(0,1),(0,0)] D [856] [] [] [] [((0,0),(0,1))] [858,859,860,861] CONDITIONAL_S
Y_MEAS 859 [(0,1)] HALF_D_PLUS_2 [856] [] [] [] [] [858,859,860,861] CONDITIONAL_S
IDLE 860 [(0,0)] HALF_D_PLUS_2 [856] [] [] [] [] [858,859,860,861] CONDITIONAL_S
DISCARD 861 [(0,1)] 0 [856] [] [] [] [] [858,859,860,861] CONDITIONAL_S
IDLE 862 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 863 [(1,0)] D [] [] [] [] [] [] none
MERGE 864 [(1,0),(0,0)] D [] [866,867,868,869] [] [] [((0,0),(1,0))] [] none
DISCARD 865 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 866 [(1,0),(0,0)] D [864] [] [] [] [((0,0),(1,0))] [866,867,868,869] CONDITIONAL_S
Y_MEAS 867 [(1,0)] HALF_D_PLUS_2 [864] [] [] [] [] [866,867,868,869] CONDITIONAL_S
IDLE 868 [(0,0)] HALF_D_PLUS_2 [864] [] [] [] [] [866,867,868,869] CONDITIONAL_S
DISCARD 869 [(1,0)] 0 [864] [] [] [] [] [866,867,868,869] CONDITIONAL_S
IDLE 870 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 871 [(0,1)] D [] [] [] [] [] [] none
MERGE 872 [(0,1),(0,0)] D [] [874,875,876,877] [] [] [((0,0),(0,1))] [] none
DISCARD 873 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 874 [(0,1),(0,0)] D [872] [] [] [] [((0,0),(0,1))] [874,875,876,877] CONDITIONAL_S
Y_MEAS 875 [(0,1)] HALF_D_PLUS_2 [872] [] [] [] [] [874,875,876,877] CONDITIONAL_S
IDLE 876 [(0,0)] HALF_D_PLUS_2 [872] [] [] [] [] [874,875,876,877] CONDITIONAL_S
DISCARD 877 [(0,1)] 0 [872] [] [] [] [] [874,875,876,877] CONDITIONAL_S
IDLE 878 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 879 [(1,0)] D [] [] [] [] [] [] none
MERGE 880 [(1,0),(0,0)] D [] [882,883,884,885] [] [] [((0,0),(1,0))] [] none
DISCARD 881 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 882 [(1,0),(0,0)] D [880] [] [] [] [((0,0),(1,0))] [882,883,884,885] CONDITIONAL_S
Y_MEAS 883 [(1,0)] HALF_D_PLUS_2 [880] [] [] [] [] [882,883,884,885] CONDITIONAL_S
IDLE 884 [(0,0)] HALF_D_PLUS_2 [880] [] [] [] [] [882,883,884,885] CONDITIONAL_S
DISCARD 885 [(1,0)] 0 [880] [] [] [] [] [882,883,884,885] CONDITIONAL_S
IDLE 886 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 887 [(0,1)] D [] [] [] [] [] [] none
MERGE 888 [(0,1),(0,0)] D [] [890,891,892,893] [] [] [((0,0),(0,1))] [] none
DISCARD 889 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 890 [(0,1),(0,0)] D [888] [] [] [] [((0,0),(0,1))] [890,891,892,893] CONDITIONAL_S
Y_MEAS 891 [(0,1)] HALF_D_PLUS_2 [888] [] [] [] [] [890,891,892,893] CONDITIONAL_S
IDLE 892 [(0,0)] HALF_D_PLUS_2 [888] [] [] [] [] [890,891,892,893] CONDITIONAL_S
DISCARD 893 [(0,1)] 0 [888] [] [] [] [] [890,891,892,893] CONDITIONAL_S
IDLE 894 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 895 [(1,0)] D [] [] [] [] [] [] none
MERGE 896 [(1,0),(0,0)] D [] [898,899,900,901] [] [] [((0,0),(1,0))] [] none
DISCARD 897 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 898 [(1,0),(0,0)] D [896] [] [] [] [((0,0),(1,0))] [898,899,900,901] CONDITIONAL_S
Y_MEAS 899 [(1,0)] HALF_D_PLUS_2 [896] [] [] [] [] [898,899,900,901] CONDITIONAL_S
IDLE 900 [(0,0)] HALF_D_PLUS_2 [896] [] [] [] [] [898,899,900,901] CONDITIONAL_S
DISCARD 901 [(1,0)] 0 [896] [] [] [] [] [898,899,900,901] CONDITIONAL_S
IDLE 902 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 903 [(0,1)] D [] [] [] [] [] [] none
MERGE 904 [(0,1),(0,0)] D [] [906,907,908,909] [] [] [((0,0),(0,1))] [] none
DISCARD 905 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 906 [(0,1),(0,0)] D [904] [] [] [] [((0,0),(0,1))] [906,907,908,909] CONDITIONAL_S
Y_MEAS 907 [(0,1)] HALF_D_PLUS_2 [904] [] [] [] [] [906,907,908,909] CONDITIONAL_S
IDLE 908 [(0,0)] HALF_D_PLUS_2 [904] [] [] [] [] [906,907,908,909] CONDITIONAL_S
DISCARD 909 [(0,1)] 0 [904] [] [] [] [] [906,907,908,909] CONDITIONAL_S
IDLE 910 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 911 [(1,0)] D [] [] [] [] [] [] none
MERGE 912 [(1,0),(0,0)] D [] [914,915,916,917] [] [] [((0,0),(1,0))] [] none
DISCARD 913 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 914 [(1,0),(0,0)] D [912] [] [] [] [((0,0),(1,0))] [914,915,916,917] CONDITIONAL_S
Y_MEAS 915 [(1,0)] HALF_D_PLUS_2 [912] [] [] [] [] [914,915,916,917] CONDITIONAL_S
IDLE 916 [(0,0)] HALF_D_PLUS_2 [912] [] [] [] [] [914,915,916,917] CONDITIONAL_S
DISCARD 917 [(1,0)] 0 [912] [] [] [] [] [914,915,916,917] CONDITIONAL_S
IDLE 918 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 919 [(0,1)] D [] [] [] [] [] [] none
MERGE 920 [(0,1),(0,0)] D [] [922,923,924,925] [] [] [((0,0),(0,1))] [] none
DISCARD 921 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 922 [(0,1),(0,0)] D [920] [] [] [] [((0,0),(0,1))] [922,923,924,925] CONDITIONAL_S
Y_MEAS 923 [(0,1)] HALF_D_PLUS_2 [920] [] [] [] [] [922,923,924,925] CONDITIONAL_S
IDLE 924 [(0,0)] HALF_D_PLUS_2 [920] [] [] [] [] [922,923,924,925] CONDITIONAL_S
DISCARD 925 [(0,1)] 0 [920] [] [] [] [] [922,923,924,925] CONDITIONAL_S
IDLE 926 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 927 [(1,0)] D [] [] [] [] [] [] none
MERGE 928 [(1,0),(0,0)] D [] [930,931,932,933] [] [] [((0,0),(1,0))] [] none
DISCARD 929 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 930 [(1,0),(0,0)] D [928] [] [] [] [((0,0),(1,0))] [930,931,932,933] CONDITIONAL_S
Y_MEAS 931 [(1,0)] HALF_D_PLUS_2 [928] [] [] [] [] [930,931,932,933] CONDITIONAL_S
IDLE 932 [(0,0)] HALF_D_PLUS_2 [928] [] [] [] [] [930,931,932,933] CONDITIONAL_S
DISCARD 933 [(1,0)] 0 [928] [] [] [] [] [930,931,932,933] CONDITIONAL_S
IDLE 934 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 935 [(0,1)] D [] [] [] [] [] [] none
MERGE 936 [(0,1),(0,0)] D [] [938,939,940,941] [] [] [((0,0),(0,1))] [] none
DISCARD 937 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 938 [(0,1),(0,0)] D [936] [] [] [] [((0,0),(0,1))] [938,939,940,941] CONDITIONAL_S
Y_MEAS 939 [(0,1)] HALF_D_PLUS_2 [936] [] [] [] [] [938,939,940,941] CONDITIONAL_S
IDLE 940 [(0,0)] HALF_D_PLUS_2 [936] [] [] [] [] [938,939,940,941] CONDITIONAL_S
DISCARD 941 [(0,1)] 0 [936] [] [] [] [] [938,939,940,941] CONDITIONAL_S
IDLE 942 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 943 [(1,0)] D [] [] [] [] [] [] none
MERGE 944 [(1,0),(0,0)] D [] [946,947,948,949] [] [] [((0,0),(1,0))] [] none
DISCARD 945 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 946 [(1,0),(0,0)] D [944] [] [] [] [((0,0),(1,0))] [946,947,948,949] CONDITIONAL_S
Y_MEAS 947 [(1,0)] HALF_D_PLUS_2 [944] [] [] [] [] [946,947,948,949] CONDITIONAL_S
IDLE 948 [(0,0)] HALF_D_PLUS_2 [944] [] [] [] [] [946,947,948,949] CONDITIONAL_S
DISCARD 949 [(1,0)] 0 [944] [] [] [] [] [946,947,948,949] CONDITIONAL_S
IDLE 950 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 951 [(0,1)] D [] [] [] [] [] [] none
MERGE 952 [(0,1),(0,0)] D [] [954,955,956,957] [] [] [((0,0),(0,1))] [] none
DISCARD 953 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 954 [(0,1),(0,0)] D [952] [] [] [] [((0,0),(0,1))] [954,955,956,957] CONDITIONAL_S
Y_MEAS 955 [(0,1)] HALF_D_PLUS_2 [952] [] [] [] [] [954,955,956,957] CONDITIONAL_S
IDLE 956 [(0,0)] HALF_D_PLUS_2 [952] [] [] [] [] [954,955,956,957] CONDITIONAL_S
DISCARD 957 [(0,1)] 0 [952] [] [] [] [] [954,955,956,957] CONDITIONAL_S
IDLE 958 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 959 [(1,0)] D [] [] [] [] [] [] none
MERGE 960 [(1,0),(0,0)] D [] [962,963,964,965] [] [] [((0,0),(1,0))] [] none
DISCARD 961 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 962 [(1,0),(0,0)] D [960] [] [] [] [((0,0),(1,0))] [962,963,964,965] CONDITIONAL_S
Y_MEAS 963 [(1,0)] HALF_D_PLUS_2 [960] [] [] [] [] [962,963,964,965] CONDITIONAL_S
IDLE 964 [(0,0)] HALF_D_PLUS_2 [960] [] [] [] [] [962,963,964,965] CONDITIONAL_S
DISCARD 965 [(1,0)] 0 [960] [] [] [] [] [962,963,964,965] CONDITIONAL_S
IDLE 966 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 967 [(0,1)] D [] [] [] [] [] [] none
MERGE 968 [(0,1),(0,0)] D [] [970,971,972,973] [] [] [((0,0),(0,1))] [] none
DISCARD 969 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 970 [(0,1),(0,0)] D [968] [] [] [] [((0,0),(0,1))] [970,971,972,973] CONDITIONAL_S
Y_MEAS 971 [(0,1)] HALF_D_PLUS_2 [968] [] [] [] [] [970,971,972,973] CONDITIONAL_S
IDLE 972 [(0,0)] HALF_D_PLUS_2 [968] [] [] [] [] [970,971,972,973] CONDITIONAL_S
DISCARD 973 [(0,1)] 0 [968] [] [] [] [] [970,971,972,973] CONDITIONAL_S
IDLE 974 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 975 [(1,0)] D [] [] [] [] [] [] none
MERGE 976 [(1,0),(0,0)] D [] [978,979,980,981] [] [] [((0,0),(1,0))] [] none
DISCARD 977 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 978 [(1,0),(0,0)] D [976] [] [] [] [((0,0),(1,0))] [978,979,980,981] CONDITIONAL_S
Y_MEAS 979 [(1,0)] HALF_D_PLUS_2 [976] [] [] [] [] [978,979,980,981] CONDITIONAL_S
IDLE 980 [(0,0)] HALF_D_PLUS_2 [976] [] [] [] [] [978,979,980,981] CONDITIONAL_S
DISCARD 981 [(1,0)] 0 [976] [] [] [] [] [978,979,980,981] CONDITIONAL_S
IDLE 982 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 983 [(0,1)] D [] [] [] [] [] [] none
MERGE 984 [(0,1),(0,0)] D [] [986,987,988,989] [] [] [((0,0),(0,1))] [] none
DISCARD 985 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 986 [(0,1),(0,0)] D [984] [] [] [] [((0,0),(0,1))] [986,987,988,989] CONDITIONAL_S
Y_MEAS 987 [(0,1)] HALF_D_PLUS_2 [984] [] [] [] [] [986,987,988,989] CONDITIONAL_S
IDLE 988 [(0,0)] HALF_D_PLUS_2 [984] [] [] [] [] [986,987,988,989] CONDITIONAL_S
DISCARD 989 [(0,1)] 0 [984] [] [] [] [] [986,987,988,989] CONDITIONAL_S
IDLE 990 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 991 [(1,0)] D [] [] [] [] [] [] none
MERGE 992 [(1,0),(0,0)] D [] [994,995,996,997] [] [] [((0,0),(1,0))] [] none
DISCARD 993 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 994 [(1,0),(0,0)] D [992] [] [] [] [((0,0),(1,0))] [994,995,996,997] CONDITIONAL_S
Y_MEAS 995 [(1,0)] HALF_D_PLUS_2 [992] [] [] [] [] [994,995,996,997] CONDITIONAL_S
IDLE 996 [(0,0)] HALF_D_PLUS_2 [992] [] [] [] [] [994,995,996,997] CONDITIONAL_S
DISCARD 997 [(1,0)] 0 [992] [] [] [] [] [994,995,996,997] CONDITIONAL_S
IDLE 998 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 999 [(0,1)] D [] [] [] [] [] [] none
MERGE 1000 [(0,1),(0,0)] D [] [1002,1003,1004,1005] [] [] [((0,0),(0,1))] [] none
DISCARD 1001 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1002 [(0,1),(0,0)] D [1000] [] [] [] [((0,0),(0,1))] [1002,1003,1004,1005] CONDITIONAL_S
Y_MEAS 1003 [(0,1)] HALF_D_PLUS_2 [1000] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
IDLE 1004 [(0,0)] HALF_D_PLUS_2 [1000] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
DISCARD 1005 [(0,1)] 0 [1000] [] [] [] [] [1002,1003,1004,1005] CONDITIONAL_S
IDLE 1006 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 1007 [(1,0)] D [] [] [] [] [] [] none
MERGE 1008 [(1,0),(0,0)] D [] [1010,1011,1012,1013] [] [] [((0,0),(1,0))] [] none
DISCARD 1009 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1010 [(1,0),(0,0)] D [1008] [] [] [] [((0,0),(1,0))] [1010,1011,1012,1013] CONDITIONAL_S
Y_MEAS 1011 [(1,0)] HALF_D_PLUS_2 [1008] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
IDLE 1012 [(0,0)] HALF_D_PLUS_2 [1008] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
DISCARD 1013 [(1,0)] 0 [1008] [] [] [] [] [1010,1011,1012,1013] CONDITIONAL_S
IDLE 1014 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 1015 [(0,1)] D [] [] [] [] [] [] none
MERGE 1016 [(0,1),(0,0)] D [] [1018,1019,1020,1021] [] [] [((0,0),(0,1))] [] none
DISCARD 1017 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1018 [(0,1),(0,0)] D [1016] [] [] [] [((0,0),(0,1))] [1018,1019,1020,1021] CONDITIONAL_S
Y_MEAS 1019 [(0,1)] HALF_D_PLUS_2 [1016] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
IDLE 1020 [(0,0)] HALF_D_PLUS_2 [1016] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
DISCARD 1021 [(0,1)] 0 [1016] [] [] [] [] [1018,1019,1020,1021] CONDITIONAL_S
IDLE 1022 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 1023 [(1,0)] D [] [] [] [] [] [] none
MERGE 1024 [(1,0),(0,0)] D [] [1026,1027,1028,1029] [] [] [((0,0),(1,0))] [] none
DISCARD 1025 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1026 [(1,0),(0,0)] D [1024] [] [] [] [((0,0),(1,0))] [1026,1027,1028,1029] CONDITIONAL_S
Y_MEAS 1027 [(1,0)] HALF_D_PLUS_2 [1024] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
IDLE 1028 [(0,0)] HALF_D_PLUS_2 [1024] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
DISCARD 1029 [(1,0)] 0 [1024] [] [] [] [] [1026,1027,1028,1029] CONDITIONAL_S
IDLE 1030 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 1031 [(0,1)] D [] [] [] [] [] [] none
MERGE 1032 [(0,1),(0,0)] D [] [1034,1035,1036,1037] [] [] [((0,0),(0,1))] [] none
DISCARD 1033 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1034 [(0,1),(0,0)] D [1032] [] [] [] [((0,0),(0,1))] [1034,1035,1036,1037] CONDITIONAL_S
Y_MEAS 1035 [(0,1)] HALF_D_PLUS_2 [1032] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
IDLE 1036 [(0,0)] HALF_D_PLUS_2 [1032] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
DISCARD 1037 [(0,1)] 0 [1032] [] [] [] [] [1034,1035,1036,1037] CONDITIONAL_S
IDLE 1038 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 1039 [(1,0)] D [] [] [] [] [] [] none
MERGE 1040 [(1,0),(0,0)] D [] [1042,1043,1044,1045] [] [] [((0,0),(1,0))] [] none
DISCARD 1041 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1042 [(1,0),(0,0)] D [1040] [] [] [] [((0,0),(1,0))] [1042,1043,1044,1045] CONDITIONAL_S
Y_MEAS 1043 [(1,0)] HALF_D_PLUS_2 [1040] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
IDLE 1044 [(0,0)] HALF_D_PLUS_2 [1040] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
DISCARD 1045 [(1,0)] 0 [1040] [] [] [] [] [1042,1043,1044,1045] CONDITIONAL_S
IDLE 1046 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 1047 [(0,1)] D [] [] [] [] [] [] none
MERGE 1048 [(0,1),(0,0)] D [] [1050,1051,1052,1053] [] [] [((0,0),(0,1))] [] none
DISCARD 1049 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1050 [(0,1),(0,0)] D [1048] [] [] [] [((0,0),(0,1))] [1050,1051,1052,1053] CONDITIONAL_S
Y_MEAS 1051 [(0,1)] HALF_D_PLUS_2 [1048] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
IDLE 1052 [(0,0)] HALF_D_PLUS_2 [1048] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
DISCARD 1053 [(0,1)] 0 [1048] [] [] [] [] [1050,1051,1052,1053] CONDITIONAL_S
IDLE 1054 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 1055 [(1,0)] D [] [] [] [] [] [] none
MERGE 1056 [(1,0),(0,0)] D [] [1058,1059,1060,1061] [] [] [((0,0),(1,0))] [] none
DISCARD 1057 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1058 [(1,0),(0,0)] D [1056] [] [] [] [((0,0),(1,0))] [1058,1059,1060,1061] CONDITIONAL_S
Y_MEAS 1059 [(1,0)] HALF_D_PLUS_2 [1056] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
IDLE 1060 [(0,0)] HALF_D_PLUS_2 [1056] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
DISCARD 1061 [(1,0)] 0 [1056] [] [] [] [] [1058,1059,1060,1061] CONDITIONAL_S
IDLE 1062 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 1063 [(0,1)] D [] [] [] [] [] [] none
MERGE 1064 [(0,1),(0,0)] D [] [1066,1067,1068,1069] [] [] [((0,0),(0,1))] [] none
DISCARD 1065 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1066 [(0,1),(0,0)] D [1064] [] [] [] [((0,0),(0,1))] [1066,1067,1068,1069] CONDITIONAL_S
Y_MEAS 1067 [(0,1)] HALF_D_PLUS_2 [1064] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
IDLE 1068 [(0,0)] HALF_D_PLUS_2 [1064] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
DISCARD 1069 [(0,1)] 0 [1064] [] [] [] [] [1066,1067,1068,1069] CONDITIONAL_S
IDLE 1070 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 1071 [(1,0)] D [] [] [] [] [] [] none
MERGE 1072 [(1,0),(0,0)] D [] [1074,1075,1076,1077] [] [] [((0,0),(1,0))] [] none
DISCARD 1073 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1074 [(1,0),(0,0)] D [1072] [] [] [] [((0,0),(1,0))] [1074,1075,1076,1077] CONDITIONAL_S
Y_MEAS 1075 [(1,0)] HALF_D_PLUS_2 [1072] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
IDLE 1076 [(0,0)] HALF_D_PLUS_2 [1072] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
DISCARD 1077 [(1,0)] 0 [1072] [] [] [] [] [1074,1075,1076,1077] CONDITIONAL_S
IDLE 1078 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 1079 [(0,1)] D [] [] [] [] [] [] none
MERGE 1080 [(0,1),(0,0)] D [] [1082,1083,1084,1085] [] [] [((0,0),(0,1))] [] none
DISCARD 1081 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1082 [(0,1),(0,0)] D [1080] [] [] [] [((0,0),(0,1))] [1082,1083,1084,1085] CONDITIONAL_S
Y_MEAS 1083 [(0,1)] HALF_D_PLUS_2 [1080] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
IDLE 1084 [(0,0)] HALF_D_PLUS_2 [1080] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
DISCARD 1085 [(0,1)] 0 [1080] [] [] [] [] [1082,1083,1084,1085] CONDITIONAL_S
IDLE 1086 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 1087 [(1,0)] D [] [] [] [] [] [] none
MERGE 1088 [(1,0),(0,0)] D [] [1090,1091,1092,1093] [] [] [((0,0),(1,0))] [] none
DISCARD 1089 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1090 [(1,0),(0,0)] D [1088] [] [] [] [((0,0),(1,0))] [1090,1091,1092,1093] CONDITIONAL_S
Y_MEAS 1091 [(1,0)] HALF_D_PLUS_2 [1088] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
IDLE 1092 [(0,0)] HALF_D_PLUS_2 [1088] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
DISCARD 1093 [(1,0)] 0 [1088] [] [] [] [] [1090,1091,1092,1093] CONDITIONAL_S
IDLE 1094 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 1095 [(0,1)] D [] [] [] [] [] [] none
MERGE 1096 [(0,1),(0,0)] D [] [1098,1099,1100,1101] [] [] [((0,0),(0,1))] [] none
DISCARD 1097 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1098 [(0,1),(0,0)] D [1096] [] [] [] [((0,0),(0,1))] [1098,1099,1100,1101] CONDITIONAL_S
Y_MEAS 1099 [(0,1)] HALF_D_PLUS_2 [1096] [] [] [] [] [1098,1099,1100,1101] CONDITIONAL_S
IDLE 1100 [(0,0)] HALF_D_PLUS_2 [1096] [] [] [] [] [1098,1099,1100,1101] CONDITIONAL_S
DISCARD 1101 [(0,1)] 0 [1096] [] [] [] [] [1098,1099,1100,1101] CONDITIONAL_S
IDLE 1102 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 1103 [(1,0)] D [] [] [] [] [] [] none
MERGE 1104 [(1,0),(0,0)] D [] [1106,1107,1108,1109] [] [] [((0,0),(1,0))] [] none
DISCARD 1105 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1106 [(1,0),(0,0)] D [1104] [] [] [] [((0,0),(1,0))] [1106,1107,1108,1109] CONDITIONAL_S
Y_MEAS 1107 [(1,0)] HALF_D_PLUS_2 [1104] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
IDLE 1108 [(0,0)] HALF_D_PLUS_2 [1104] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
DISCARD 1109 [(1,0)] 0 [1104] [] [] [] [] [1106,1107,1108,1109] CONDITIONAL_S
IDLE 1110 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 1111 [(0,1)] D [] [] [] [] [] [] none
MERGE 1112 [(0,1),(0,0)] D [] [1114,1115,1116,1117] [] [] [((0,0),(0,1))] [] none
DISCARD 1113 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1114 [(0,1),(0,0)] D [1112] [] [] [] [((0,0),(0,1))] [1114,1115,1116,1117] CONDITIONAL_S
Y_MEAS 1115 [(0,1)] HALF_D_PLUS_2 [1112] [] [] [] [] [1114,1115,1116,1117] CONDITIONAL_S
IDLE 1116 [(0,0)] HALF_D_PLUS_2 [1112] [] [] [] [] [1114,1115,1116,1117] CONDITIONAL_S
DISCARD 1117 [(0,1)] 0 [1112] [] [] [] [] [1114,1115,1116,1117] CONDITIONAL_S
IDLE 1118 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 1119 [(1,0)] D [] [] [] [] [] [] none
MERGE 1120 [(1,0),(0,0)] D [] [1122,1123,1124,1125] [] [] [((0,0),(1,0))] [] none
DISCARD 1121 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1122 [(1,0),(0,0)] D [1120] [] [] [] [((0,0),(1,0))] [1122,1123,1124,1125] CONDITIONAL_S
Y_MEAS 1123 [(1,0)] HALF_D_PLUS_2 [1120] [] [] [] [] [1122,1123,1124,1125] CONDITIONAL_S
IDLE 1124 [(0,0)] HALF_D_PLUS_2 [1120] [] [] [] [] [1122,1123,1124,1125] CONDITIONAL_S
DISCARD 1125 [(1,0)] 0 [1120] [] [] [] [] [1122,1123,1124,1125] CONDITIONAL_S
IDLE 1126 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 1127 [(0,1)] D [] [] [] [] [] [] none
MERGE 1128 [(0,1),(0,0)] D [] [1130,1131,1132,1133] [] [] [((0,0),(0,1))] [] none
DISCARD 1129 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1130 [(0,1),(0,0)] D [1128] [] [] [] [((0,0),(0,1))] [1130,1131,1132,1133] CONDITIONAL_S
Y_MEAS 1131 [(0,1)] HALF_D_PLUS_2 [1128] [] [] [] [] [1130,1131,1132,1133] CONDITIONAL_S
IDLE 1132 [(0,0)] HALF_D_PLUS_2 [1128] [] [] [] [] [1130,1131,1132,1133] CONDITIONAL_S
DISCARD 1133 [(0,1)] 0 [1128] [] [] [] [] [1130,1131,1132,1133] CONDITIONAL_S
IDLE 1134 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1135 [(1,0)] D [] [] [] [] [] [] none
MERGE 1136 [(1,0),(0,0)] D [] [1138,1139,1140,1141] [] [] [((0,0),(1,0))] [] none
DISCARD 1137 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1138 [(1,0),(0,0)] D [1136] [] [] [] [((0,0),(1,0))] [1138,1139,1140,1141] CONDITIONAL_S
Y_MEAS 1139 [(1,0)] HALF_D_PLUS_2 [1136] [] [] [] [] [1138,1139,1140,1141] CONDITIONAL_S
IDLE 1140 [(0,0)] HALF_D_PLUS_2 [1136] [] [] [] [] [1138,1139,1140,1141] CONDITIONAL_S
DISCARD 1141 [(1,0)] 0 [1136] [] [] [] [] [1138,1139,1140,1141] CONDITIONAL_S
IDLE 1142 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 1143 [(0,1)] D [] [] [] [] [] [] none
MERGE 1144 [(0,1),(0,0)] D [] [1146,1147,1148,1149] [] [] [((0,0),(0,1))] [] none
DISCARD 1145 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1146 [(0,1),(0,0)] D [1144] [] [] [] [((0,0),(0,1))] [1146,1147,1148,1149] CONDITIONAL_S
Y_MEAS 1147 [(0,1)] HALF_D_PLUS_2 [1144] [] [] [] [] [1146,1147,1148,1149] CONDITIONAL_S
IDLE 1148 [(0,0)] HALF_D_PLUS_2 [1144] [] [] [] [] [1146,1147,1148,1149] CONDITIONAL_S
DISCARD 1149 [(0,1)] 0 [1144] [] [] [] [] [1146,1147,1148,1149] CONDITIONAL_S
IDLE 1150 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 1151 [(1,0)] D [] [] [] [] [] [] none
MERGE 1152 [(1,0),(0,0)] D [] [1154,1155,1156,1157] [] [] [((0,0),(1,0))] [] none
DISCARD 1153 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1154 [(1,0),(0,0)] D [1152] [] [] [] [((0,0),(1,0))] [1154,1155,1156,1157] CONDITIONAL_S
Y_MEAS 1155 [(1,0)] HALF_D_PLUS_2 [1152] [] [] [] [] [1154,1155,1156,1157] CONDITIONAL_S
IDLE 1156 [(0,0)] HALF_D_PLUS_2 [1152] [] [] [] [] [1154,1155,1156,1157] CONDITIONAL_S
DISCARD 1157 [(1,0)] 0 [1152] [] [] [] [] [1154,1155,1156,1157] CONDITIONAL_S
IDLE 1158 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 1159 [(0,1)] D [] [] [] [] [] [] none
MERGE 1160 [(0,1),(0,0)] D [] [1162,1163,1164,1165] [] [] [((0,0),(0,1))] [] none
DISCARD 1161 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1162 [(0,1),(0,0)] D [1160] [] [] [] [((0,0),(0,1))] [1162,1163,1164,1165] CONDITIONAL_S
Y_MEAS 1163 [(0,1)] HALF_D_PLUS_2 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
IDLE 1164 [(0,0)] HALF_D_PLUS_2 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
DISCARD 1165 [(0,1)] 0 [1160] [] [] [] [] [1162,1163,1164,1165] CONDITIONAL_S
IDLE 1166 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 1167 [(1,0)] D [] [] [] [] [] [] none
MERGE 1168 [(1,0),(0,0)] D [] [1170,1171,1172,1173] [] [] [((0,0),(1,0))] [] none
DISCARD 1169 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1170 [(1,0),(0,0)] D [1168] [] [] [] [((0,0),(1,0))] [1170,1171,1172,1173] CONDITIONAL_S
Y_MEAS 1171 [(1,0)] HALF_D_PLUS_2 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
IDLE 1172 [(0,0)] HALF_D_PLUS_2 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
DISCARD 1173 [(1,0)] 0 [1168] [] [] [] [] [1170,1171,1172,1173] CONDITIONAL_S
IDLE 1174 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 1175 [(0,1)] D [] [] [] [] [] [] none
MERGE 1176 [(0,1),(0,0)] D [] [1178,1179,1180,1181] [] [] [((0,0),(0,1))] [] none
DISCARD 1177 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1178 [(0,1),(0,0)] D [1176] [] [] [] [((0,0),(0,1))] [1178,1179,1180,1181] CONDITIONAL_S
Y_MEAS 1179 [(0,1)] HALF_D_PLUS_2 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
IDLE 1180 [(0,0)] HALF_D_PLUS_2 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
DISCARD 1181 [(0,1)] 0 [1176] [] [] [] [] [1178,1179,1180,1181] CONDITIONAL_S
IDLE 1182 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 1183 [(1,0)] D [] [] [] [] [] [] none
MERGE 1184 [(1,0),(0,0)] D [] [1186,1187,1188,1189] [] [] [((0,0),(1,0))] [] none
DISCARD 1185 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1186 [(1,0),(0,0)] D [1184] [] [] [] [((0,0),(1,0))] [1186,1187,1188,1189] CONDITIONAL_S
Y_MEAS 1187 [(1,0)] HALF_D_PLUS_2 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
IDLE 1188 [(0,0)] HALF_D_PLUS_2 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
DISCARD 1189 [(1,0)] 0 [1184] [] [] [] [] [1186,1187,1188,1189] CONDITIONAL_S
IDLE 1190 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 1191 [(0,1)] D [] [] [] [] [] [] none
MERGE 1192 [(0,1),(0,0)] D [] [1194,1195,1196,1197] [] [] [((0,0),(0,1))] [] none
DISCARD 1193 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1194 [(0,1),(0,0)] D [1192] [] [] [] [((0,0),(0,1))] [1194,1195,1196,1197] CONDITIONAL_S
Y_MEAS 1195 [(0,1)] HALF_D_PLUS_2 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
IDLE 1196 [(0,0)] HALF_D_PLUS_2 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
DISCARD 1197 [(0,1)] 0 [1192] [] [] [] [] [1194,1195,1196,1197] CONDITIONAL_S
IDLE 1198 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 1199 [(1,0)] D [] [] [] [] [] [] none
MERGE 1200 [(1,0),(0,0)] D [] [1202,1203,1204,1205] [] [] [((0,0),(1,0))] [] none
DISCARD 1201 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1202 [(1,0),(0,0)] D [1200] [] [] [] [((0,0),(1,0))] [1202,1203,1204,1205] CONDITIONAL_S
Y_MEAS 1203 [(1,0)] HALF_D_PLUS_2 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
IDLE 1204 [(0,0)] HALF_D_PLUS_2 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
DISCARD 1205 [(1,0)] 0 [1200] [] [] [] [] [1202,1203,1204,1205] CONDITIONAL_S
IDLE 1206 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 1207 [(0,1)] D [] [] [] [] [] [] none
MERGE 1208 [(0,1),(0,0)] D [] [1210,1211,1212,1213] [] [] [((0,0),(0,1))] [] none
DISCARD 1209 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1210 [(0,1),(0,0)] D [1208] [] [] [] [((0,0),(0,1))] [1210,1211,1212,1213] CONDITIONAL_S
Y_MEAS 1211 [(0,1)] HALF_D_PLUS_2 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
IDLE 1212 [(0,0)] HALF_D_PLUS_2 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
DISCARD 1213 [(0,1)] 0 [1208] [] [] [] [] [1210,1211,1212,1213] CONDITIONAL_S
IDLE 1214 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 1215 [(1,0)] D [] [] [] [] [] [] none
MERGE 1216 [(1,0),(0,0)] D [] [1218,1219,1220,1221] [] [] [((0,0),(1,0))] [] none
DISCARD 1217 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1218 [(1,0),(0,0)] D [1216] [] [] [] [((0,0),(1,0))] [1218,1219,1220,1221] CONDITIONAL_S
Y_MEAS 1219 [(1,0)] HALF_D_PLUS_2 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
IDLE 1220 [(0,0)] HALF_D_PLUS_2 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
DISCARD 1221 [(1,0)] 0 [1216] [] [] [] [] [1218,1219,1220,1221] CONDITIONAL_S
IDLE 1222 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 1223 [(0,1)] D [] [] [] [] [] [] none
MERGE 1224 [(0,1),(0,0)] D [] [1226,1227,1228,1229] [] [] [((0,0),(0,1))] [] none
DISCARD 1225 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1226 [(0,1),(0,0)] D [1224] [] [] [] [((0,0),(0,1))] [1226,1227,1228,1229] CONDITIONAL_S
Y_MEAS 1227 [(0,1)] HALF_D_PLUS_2 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
IDLE 1228 [(0,0)] HALF_D_PLUS_2 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
DISCARD 1229 [(0,1)] 0 [1224] [] [] [] [] [1226,1227,1228,1229] CONDITIONAL_S
IDLE 1230 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 1231 [(1,0)] D [] [] [] [] [] [] none
MERGE 1232 [(1,0),(0,0)] D [] [1234,1235,1236,1237] [] [] [((0,0),(1,0))] [] none
DISCARD 1233 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1234 [(1,0),(0,0)] D [1232] [] [] [] [((0,0),(1,0))] [1234,1235,1236,1237] CONDITIONAL_S
Y_MEAS 1235 [(1,0)] HALF_D_PLUS_2 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
IDLE 1236 [(0,0)] HALF_D_PLUS_2 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
DISCARD 1237 [(1,0)] 0 [1232] [] [] [] [] [1234,1235,1236,1237] CONDITIONAL_S
IDLE 1238 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1239 [(0,1)] D [] [] [] [] [] [] none
MERGE 1240 [(0,1),(0,0)] D [] [1242,1243,1244,1245] [] [] [((0,0),(0,1))] [] none
DISCARD 1241 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1242 [(0,1),(0,0)] D [1240] [] [] [] [((0,0),(0,1))] [1242,1243,1244,1245] CONDITIONAL_S
Y_MEAS 1243 [(0,1)] HALF_D_PLUS_2 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
IDLE 1244 [(0,0)] HALF_D_PLUS_2 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
DISCARD 1245 [(0,1)] 0 [1240] [] [] [] [] [1242,1243,1244,1245] CONDITIONAL_S
IDLE 1246 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 1247 [(1,0)] D [] [] [] [] [] [] none
MERGE 1248 [(1,0),(0,0)] D [] [1250,1251,1252,1253] [] [] [((0,0),(1,0))] [] none
DISCARD 1249 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1250 [(1,0),(0,0)] D [1248] [] [] [] [((0,0),(1,0))] [1250,1251,1252,1253] CONDITIONAL_S
Y_MEAS 1251 [(1,0)] HALF_D_PLUS_2 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
IDLE 1252 [(0,0)] HALF_D_PLUS_2 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
DISCARD 1253 [(1,0)] 0 [1248] [] [] [] [] [1250,1251,1252,1253] CONDITIONAL_S
IDLE 1254 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 1255 [(0,1)] D [] [] [] [] [] [] none
MERGE 1256 [(0,1),(0,0)] D [] [1258,1259,1260,1261] [] [] [((0,0),(0,1))] [] none
DISCARD 1257 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1258 [(0,1),(0,0)] D [1256] [] [] [] [((0,0),(0,1))] [1258,1259,1260,1261] CONDITIONAL_S
Y_MEAS 1259 [(0,1)] HALF_D_PLUS_2 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
IDLE 1260 [(0,0)] HALF_D_PLUS_2 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
DISCARD 1261 [(0,1)] 0 [1256] [] [] [] [] [1258,1259,1260,1261] CONDITIONAL_S
IDLE 1262 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 1263 [(1,0)] D [] [] [] [] [] [] none
MERGE 1264 [(1,0),(0,0)] D [] [1266,1267,1268,1269] [] [] [((0,0),(1,0))] [] none
DISCARD 1265 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1266 [(1,0),(0,0)] D [1264] [] [] [] [((0,0),(1,0))] [1266,1267,1268,1269] CONDITIONAL_S
Y_MEAS 1267 [(1,0)] HALF_D_PLUS_2 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
IDLE 1268 [(0,0)] HALF_D_PLUS_2 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
DISCARD 1269 [(1,0)] 0 [1264] [] [] [] [] [1266,1267,1268,1269] CONDITIONAL_S
IDLE 1270 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 1271 [(0,1)] D [] [] [] [] [] [] none
MERGE 1272 [(0,1),(0,0)] D [] [1274,1275,1276,1277] [] [] [((0,0),(0,1))] [] none
DISCARD 1273 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1274 [(0,1),(0,0)] D [1272] [] [] [] [((0,0),(0,1))] [1274,1275,1276,1277] CONDITIONAL_S
Y_MEAS 1275 [(0,1)] HALF_D_PLUS_2 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
IDLE 1276 [(0,0)] HALF_D_PLUS_2 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
DISCARD 1277 [(0,1)] 0 [1272] [] [] [] [] [1274,1275,1276,1277] CONDITIONAL_S
IDLE 1278 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 1279 [(1,0)] D [] [] [] [] [] [] none
MERGE 1280 [(1,0),(0,0)] D [] [1282,1283,1284,1285] [] [] [((0,0),(1,0))] [] none
DISCARD 1281 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1282 [(1,0),(0,0)] D [1280] [] [] [] [((0,0),(1,0))] [1282,1283,1284,1285] CONDITIONAL_S
Y_MEAS 1283 [(1,0)] HALF_D_PLUS_2 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
IDLE 1284 [(0,0)] HALF_D_PLUS_2 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
DISCARD 1285 [(1,0)] 0 [1280] [] [] [] [] [1282,1283,1284,1285] CONDITIONAL_S
IDLE 1286 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 1287 [(0,1)] D [] [] [] [] [] [] none
MERGE 1288 [(0,1),(0,0)] D [] [1290,1291,1292,1293] [] [] [((0,0),(0,1))] [] none
DISCARD 1289 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1290 [(0,1),(0,0)] D [1288] [] [] [] [((0,0),(0,1))] [1290,1291,1292,1293] CONDITIONAL_S
Y_MEAS 1291 [(0,1)] HALF_D_PLUS_2 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
IDLE 1292 [(0,0)] HALF_D_PLUS_2 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
DISCARD 1293 [(0,1)] 0 [1288] [] [] [] [] [1290,1291,1292,1293] CONDITIONAL_S
IDLE 1294 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 1295 [(1,0)] D [] [] [] [] [] [] none
MERGE 1296 [(1,0),(0,0)] D [] [1298,1299,1300,1301] [] [] [((0,0),(1,0))] [] none
DISCARD 1297 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1298 [(1,0),(0,0)] D [1296] [] [] [] [((0,0),(1,0))] [1298,1299,1300,1301] CONDITIONAL_S
Y_MEAS 1299 [(1,0)] HALF_D_PLUS_2 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
IDLE 1300 [(0,0)] HALF_D_PLUS_2 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
DISCARD 1301 [(1,0)] 0 [1296] [] [] [] [] [1298,1299,1300,1301] CONDITIONAL_S
IDLE 1302 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 1303 [(0,1)] D [] [] [] [] [] [] none
MERGE 1304 [(0,1),(0,0)] D [] [1306,1307,1308,1309] [] [] [((0,0),(0,1))] [] none
DISCARD 1305 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1306 [(0,1),(0,0)] D [1304] [] [] [] [((0,0),(0,1))] [1306,1307,1308,1309] CONDITIONAL_S
Y_MEAS 1307 [(0,1)] HALF_D_PLUS_2 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
IDLE 1308 [(0,0)] HALF_D_PLUS_2 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
DISCARD 1309 [(0,1)] 0 [1304] [] [] [] [] [1306,1307,1308,1309] CONDITIONAL_S
IDLE 1310 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 1311 [(1,0)] D [] [] [] [] [] [] none
MERGE 1312 [(1,0),(0,0)] D [] [1314,1315,1316,1317] [] [] [((0,0),(1,0))] [] none
DISCARD 1313 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1314 [(1,0),(0,0)] D [1312] [] [] [] [((0,0),(1,0))] [1314,1315,1316,1317] CONDITIONAL_S
Y_MEAS 1315 [(1,0)] HALF_D_PLUS_2 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
IDLE 1316 [(0,0)] HALF_D_PLUS_2 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
DISCARD 1317 [(1,0)] 0 [1312] [] [] [] [] [1314,1315,1316,1317] CONDITIONAL_S
IDLE 1318 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 1319 [(0,1)] D [] [] [] [] [] [] none
MERGE 1320 [(0,1),(0,0)] D [] [1322,1323,1324,1325] [] [] [((0,0),(0,1))] [] none
DISCARD 1321 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1322 [(0,1),(0,0)] D [1320] [] [] [] [((0,0),(0,1))] [1322,1323,1324,1325] CONDITIONAL_S
Y_MEAS 1323 [(0,1)] HALF_D_PLUS_2 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
IDLE 1324 [(0,0)] HALF_D_PLUS_2 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
DISCARD 1325 [(0,1)] 0 [1320] [] [] [] [] [1322,1323,1324,1325] CONDITIONAL_S
IDLE 1326 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 1327 [(1,0)] D [] [] [] [] [] [] none
MERGE 1328 [(1,0),(0,0)] D [] [1330,1331,1332,1333] [] [] [((0,0),(1,0))] [] none
DISCARD 1329 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1330 [(1,0),(0,0)] D [1328] [] [] [] [((0,0),(1,0))] [1330,1331,1332,1333] CONDITIONAL_S
Y_MEAS 1331 [(1,0)] HALF_D_PLUS_2 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
IDLE 1332 [(0,0)] HALF_D_PLUS_2 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
DISCARD 1333 [(1,0)] 0 [1328] [] [] [] [] [1330,1331,1332,1333] CONDITIONAL_S
IDLE 1334 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 1335 [(0,1)] D [] [] [] [] [] [] none
MERGE 1336 [(0,1),(0,0)] D [] [1338,1339,1340,1341] [] [] [((0,0),(0,1))] [] none
DISCARD 1337 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1338 [(0,1),(0,0)] D [1336] [] [] [] [((0,0),(0,1))] [1338,1339,1340,1341] CONDITIONAL_S
Y_MEAS 1339 [(0,1)] HALF_D_PLUS_2 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
IDLE 1340 [(0,0)] HALF_D_PLUS_2 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
DISCARD 1341 [(0,1)] 0 [1336] [] [] [] [] [1338,1339,1340,1341] CONDITIONAL_S
IDLE 1342 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 1343 [(1,0)] D [] [] [] [] [] [] none
MERGE 1344 [(1,0),(0,0)] D [] [1346,1347,1348,1349] [] [] [((0,0),(1,0))] [] none
DISCARD 1345 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1346 [(1,0),(0,0)] D [1344] [] [] [] [((0,0),(1,0))] [1346,1347,1348,1349] CONDITIONAL_S
Y_MEAS 1347 [(1,0)] HALF_D_PLUS_2 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
IDLE 1348 [(0,0)] HALF_D_PLUS_2 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
DISCARD 1349 [(1,0)] 0 [1344] [] [] [] [] [1346,1347,1348,1349] CONDITIONAL_S
IDLE 1350 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 1351 [(0,1)] D [] [] [] [] [] [] none
MERGE 1352 [(0,1),(0,0)] D [] [1354,1355,1356,1357] [] [] [((0,0),(0,1))] [] none
DISCARD 1353 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1354 [(0,1),(0,0)] D [1352] [] [] [] [((0,0),(0,1))] [1354,1355,1356,1357] CONDITIONAL_S
Y_MEAS 1355 [(0,1)] HALF_D_PLUS_2 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
IDLE 1356 [(0,0)] HALF_D_PLUS_2 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
DISCARD 1357 [(0,1)] 0 [1352] [] [] [] [] [1354,1355,1356,1357] CONDITIONAL_S
IDLE 1358 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 1359 [(1,0)] D [] [] [] [] [] [] none
MERGE 1360 [(1,0),(0,0)] D [] [1362,1363,1364,1365] [] [] [((0,0),(1,0))] [] none
DISCARD 1361 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1362 [(1,0),(0,0)] D [1360] [] [] [] [((0,0),(1,0))] [1362,1363,1364,1365] CONDITIONAL_S
Y_MEAS 1363 [(1,0)] HALF_D_PLUS_2 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
IDLE 1364 [(0,0)] HALF_D_PLUS_2 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
DISCARD 1365 [(1,0)] 0 [1360] [] [] [] [] [1362,1363,1364,1365] CONDITIONAL_S
IDLE 1366 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 1367 [(0,1)] D [] [] [] [] [] [] none
MERGE 1368 [(0,1),(0,0)] D [] [1370,1371,1372,1373] [] [] [((0,0),(0,1))] [] none
DISCARD 1369 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1370 [(0,1),(0,0)] D [1368] [] [] [] [((0,0),(0,1))] [1370,1371,1372,1373] CONDITIONAL_S
Y_MEAS 1371 [(0,1)] HALF_D_PLUS_2 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
IDLE 1372 [(0,0)] HALF_D_PLUS_2 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
DISCARD 1373 [(0,1)] 0 [1368] [] [] [] [] [1370,1371,1372,1373] CONDITIONAL_S
IDLE 1374 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 1375 [(1,0)] D [] [] [] [] [] [] none
MERGE 1376 [(1,0),(0,0)] D [] [1378,1379,1380,1381] [] [] [((0,0),(1,0))] [] none
DISCARD 1377 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1378 [(1,0),(0,0)] D [1376] [] [] [] [((0,0),(1,0))] [1378,1379,1380,1381] CONDITIONAL_S
Y_MEAS 1379 [(1,0)] HALF_D_PLUS_2 [1376] [] [] [] [] [1378,1379,1380,1381] CONDITIONAL_S
IDLE 1380 [(0,0)] HALF_D_PLUS_2 [1376] [] [] [] [] [1378,1379,1380,1381] CONDITIONAL_S
DISCARD 1381 [(1,0)] 0 [1376] [] [] [] [] [1378,1379,1380,1381] CONDITIONAL_S
IDLE 1382 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 1383 [(0,1)] D [] [] [] [] [] [] none
MERGE 1384 [(0,1),(0,0)] D [] [1386,1387,1388,1389] [] [] [((0,0),(0,1))] [] none
DISCARD 1385 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1386 [(0,1),(0,0)] D [1384] [] [] [] [((0,0),(0,1))] [1386,1387,1388,1389] CONDITIONAL_S
Y_MEAS 1387 [(0,1)] HALF_D_PLUS_2 [1384] [] [] [] [] [1386,1387,1388,1389] CONDITIONAL_S
IDLE 1388 [(0,0)] HALF_D_PLUS_2 [1384] [] [] [] [] [1386,1387,1388,1389] CONDITIONAL_S
DISCARD 1389 [(0,1)] 0 [1384] [] [] [] [] [1386,1387,1388,1389] CONDITIONAL_S
IDLE 1390 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 1391 [(1,0)] D [] [] [] [] [] [] none
MERGE 1392 [(1,0),(0,0)] D [] [1394,1395,1396,1397] [] [] [((0,0),(1,0))] [] none
DISCARD 1393 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1394 [(1,0),(0,0)] D [1392] [] [] [] [((0,0),(1,0))] [1394,1395,1396,1397] CONDITIONAL_S
Y_MEAS 1395 [(1,0)] HALF_D_PLUS_2 [1392] [] [] [] [] [1394,1395,1396,1397] CONDITIONAL_S
IDLE 1396 [(0,0)] HALF_D_PLUS_2 [1392] [] [] [] [] [1394,1395,1396,1397] CONDITIONAL_S
DISCARD 1397 [(1,0)] 0 [1392] [] [] [] [] [1394,1395,1396,1397] CONDITIONAL_S
IDLE 1398 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 1399 [(0,1)] D [] [] [] [] [] [] none
MERGE 1400 [(0,1),(0,0)] D [] [1402,1403,1404,1405] [] [] [((0,0),(0,1))] [] none
DISCARD 1401 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1402 [(0,1),(0,0)] D [1400] [] [] [] [((0,0),(0,1))] [1402,1403,1404,1405] CONDITIONAL_S
Y_MEAS 1403 [(0,1)] HALF_D_PLUS_2 [1400] [] [] [] [] [1402,1403,1404,1405] CONDITIONAL_S
IDLE 1404 [(0,0)] HALF_D_PLUS_2 [1400] [] [] [] [] [1402,1403,1404,1405] CONDITIONAL_S
DISCARD 1405 [(0,1)] 0 [1400] [] [] [] [] [1402,1403,1404,1405] CONDITIONAL_S
IDLE 1406 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 1407 [(1,0)] D [] [] [] [] [] [] none
MERGE 1408 [(1,0),(0,0)] D [] [1410,1411,1412,1413] [] [] [((0,0),(1,0))] [] none
DISCARD 1409 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1410 [(1,0),(0,0)] D [1408] [] [] [] [((0,0),(1,0))] [1410,1411,1412,1413] CONDITIONAL_S
Y_MEAS 1411 [(1,0)] HALF_D_PLUS_2 [1408] [] [] [] [] [1410,1411,1412,1413] CONDITIONAL_S
IDLE 1412 [(0,0)] HALF_D_PLUS_2 [1408] [] [] [] [] [1410,1411,1412,1413] CONDITIONAL_S
DISCARD 1413 [(1,0)] 0 [1408] [] [] [] [] [1410,1411,1412,1413] CONDITIONAL_S
IDLE 1414 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 1415 [(0,1)] D [] [] [] [] [] [] none
MERGE 1416 [(0,1),(0,0)] D [] [1418,1419,1420,1421] [] [] [((0,0),(0,1))] [] none
DISCARD 1417 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1418 [(0,1),(0,0)] D [1416] [] [] [] [((0,0),(0,1))] [1418,1419,1420,1421] CONDITIONAL_S
Y_MEAS 1419 [(0,1)] HALF_D_PLUS_2 [1416] [] [] [] [] [1418,1419,1420,1421] CONDITIONAL_S
IDLE 1420 [(0,0)] HALF_D_PLUS_2 [1416] [] [] [] [] [1418,1419,1420,1421] CONDITIONAL_S
DISCARD 1421 [(0,1)] 0 [1416] [] [] [] [] [1418,1419,1420,1421] CONDITIONAL_S
IDLE 1422 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 1423 [(1,0)] D [] [] [] [] [] [] none
MERGE 1424 [(1,0),(0,0)] D [] [1426,1427,1428,1429] [] [] [((0,0),(1,0))] [] none
DISCARD 1425 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1426 [(1,0),(0,0)] D [1424] [] [] [] [((0,0),(1,0))] [1426,1427,1428,1429] CONDITIONAL_S
Y_MEAS 1427 [(1,0)] HALF_D_PLUS_2 [1424] [] [] [] [] [1426,1427,1428,1429] CONDITIONAL_S
IDLE 1428 [(0,0)] HALF_D_PLUS_2 [1424] [] [] [] [] [1426,1427,1428,1429] CONDITIONAL_S
DISCARD 1429 [(1,0)] 0 [1424] [] [] [] [] [1426,1427,1428,1429] CONDITIONAL_S
IDLE 1430 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 1431 [(0,1)] D [] [] [] [] [] [] none
MERGE 1432 [(0,1),(0,0)] D [] [1434,1435,1436,1437] [] [] [((0,0),(0,1))] [] none
DISCARD 1433 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1434 [(0,1),(0,0)] D [1432] [] [] [] [((0,0),(0,1))] [1434,1435,1436,1437] CONDITIONAL_S
Y_MEAS 1435 [(0,1)] HALF_D_PLUS_2 [1432] [] [] [] [] [1434,1435,1436,1437] CONDITIONAL_S
IDLE 1436 [(0,0)] HALF_D_PLUS_2 [1432] [] [] [] [] [1434,1435,1436,1437] CONDITIONAL_S
DISCARD 1437 [(0,1)] 0 [1432] [] [] [] [] [1434,1435,1436,1437] CONDITIONAL_S
IDLE 1438 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 1439 [(1,0)] D [] [] [] [] [] [] none
MERGE 1440 [(1,0),(0,0)] D [] [1442,1443,1444,1445] [] [] [((0,0),(1,0))] [] none
DISCARD 1441 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1442 [(1,0),(0,0)] D [1440] [] [] [] [((0,0),(1,0))] [1442,1443,1444,1445] CONDITIONAL_S
Y_MEAS 1443 [(1,0)] HALF_D_PLUS_2 [1440] [] [] [] [] [1442,1443,1444,1445] CONDITIONAL_S
IDLE 1444 [(0,0)] HALF_D_PLUS_2 [1440] [] [] [] [] [1442,1443,1444,1445] CONDITIONAL_S
DISCARD 1445 [(1,0)] 0 [1440] [] [] [] [] [1442,1443,1444,1445] CONDITIONAL_S
IDLE 1446 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 1447 [(0,1)] D [] [] [] [] [] [] none
MERGE 1448 [(0,1),(0,0)] D [] [1450,1451,1452,1453] [] [] [((0,0),(0,1))] [] none
DISCARD 1449 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1450 [(0,1),(0,0)] D [1448] [] [] [] [((0,0),(0,1))] [1450,1451,1452,1453] CONDITIONAL_S
Y_MEAS 1451 [(0,1)] HALF_D_PLUS_2 [1448] [] [] [] [] [1450,1451,1452,1453] CONDITIONAL_S
IDLE 1452 [(0,0)] HALF_D_PLUS_2 [1448] [] [] [] [] [1450,1451,1452,1453] CONDITIONAL_S
DISCARD 1453 [(0,1)] 0 [1448] [] [] [] [] [1450,1451,1452,1453] CONDITIONAL_S
IDLE 1454 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1455 [(1,0)] D [] [] [] [] [] [] none
MERGE 1456 [(1,0),(0,0)] D [] [1458,1459,1460,1461] [] [] [((0,0),(1,0))] [] none
DISCARD 1457 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1458 [(1,0),(0,0)] D [1456] [] [] [] [((0,0),(1,0))] [1458,1459,1460,1461] CONDITIONAL_S
Y_MEAS 1459 [(1,0)] HALF_D_PLUS_2 [1456] [] [] [] [] [1458,1459,1460,1461] CONDITIONAL_S
IDLE 1460 [(0,0)] HALF_D_PLUS_2 [1456] [] [] [] [] [1458,1459,1460,1461] CONDITIONAL_S
DISCARD 1461 [(1,0)] 0 [1456] [] [] [] [] [1458,1459,1460,1461] CONDITIONAL_S
IDLE 1462 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 1463 [(0,1)] D [] [] [] [] [] [] none
MERGE 1464 [(0,1),(0,0)] D [] [1466,1467,1468,1469] [] [] [((0,0),(0,1))] [] none
DISCARD 1465 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1466 [(0,1),(0,0)] D [1464] [] [] [] [((0,0),(0,1))] [1466,1467,1468,1469] CONDITIONAL_S
Y_MEAS 1467 [(0,1)] HALF_D_PLUS_2 [1464] [] [] [] [] [1466,1467,1468,1469] CONDITIONAL_S
IDLE 1468 [(0,0)] HALF_D_PLUS_2 [1464] [] [] [] [] [1466,1467,1468,1469] CONDITIONAL_S
DISCARD 1469 [(0,1)] 0 [1464] [] [] [] [] [1466,1467,1468,1469] CONDITIONAL_S
IDLE 1470 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 1471 [(1,0)] D [] [] [] [] [] [] none
MERGE 1472 [(1,0),(0,0)] D [] [1474,1475,1476,1477] [] [] [((0,0),(1,0))] [] none
DISCARD 1473 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1474 [(1,0),(0,0)] D [1472] [] [] [] [((0,0),(1,0))] [1474,1475,1476,1477] CONDITIONAL_S
Y_MEAS 1475 [(1,0)] HALF_D_PLUS_2 [1472] [] [] [] [] [1474,1475,1476,1477] CONDITIONAL_S
IDLE 1476 [(0,0)] HALF_D_PLUS_2 [1472] [] [] [] [] [1474,1475,1476,1477] CONDITIONAL_S
DISCARD 1477 [(1,0)] 0 [1472] [] [] [] [] [1474,1475,1476,1477] CONDITIONAL_S
IDLE 1478 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 1479 [(0,1)] D [] [] [] [] [] [] none
MERGE 1480 [(0,1),(0,0)] D [] [1482,1483,1484,1485] [] [] [((0,0),(0,1))] [] none
DISCARD 1481 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1482 [(0,1),(0,0)] D [1480] [] [] [] [((0,0),(0,1))] [1482,1483,1484,1485] CONDITIONAL_S
Y_MEAS 1483 [(0,1)] HALF_D_PLUS_2 [1480] [] [] [] [] [1482,1483,1484,1485] CONDITIONAL_S
IDLE 1484 [(0,0)] HALF_D_PLUS_2 [1480] [] [] [] [] [1482,1483,1484,1485] CONDITIONAL_S
DISCARD 1485 [(0,1)] 0 [1480] [] [] [] [] [1482,1483,1484,1485] CONDITIONAL_S
IDLE 1486 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 1487 [(1,0)] D [] [] [] [] [] [] none
MERGE 1488 [(1,0),(0,0)] D [] [1490,1491,1492,1493] [] [] [((0,0),(1,0))] [] none
DISCARD 1489 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1490 [(1,0),(0,0)] D [1488] [] [] [] [((0,0),(1,0))] [1490,1491,1492,1493] CONDITIONAL_S
Y_MEAS 1491 [(1,0)] HALF_D_PLUS_2 [1488] [] [] [] [] [1490,1491,1492,1493] CONDITIONAL_S
IDLE 1492 [(0,0)] HALF_D_PLUS_2 [1488] [] [] [] [] [1490,1491,1492,1493] CONDITIONAL_S
DISCARD 1493 [(1,0)] 0 [1488] [] [] [] [] [1490,1491,1492,1493] CONDITIONAL_S
IDLE 1494 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1495 [(0,1)] D [] [] [] [] [] [] none
MERGE 1496 [(0,1),(0,0)] D [] [1498,1499,1500,1501] [] [] [((0,0),(0,1))] [] none
DISCARD 1497 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1498 [(0,1),(0,0)] D [1496] [] [] [] [((0,0),(0,1))] [1498,1499,1500,1501] CONDITIONAL_S
Y_MEAS 1499 [(0,1)] HALF_D_PLUS_2 [1496] [] [] [] [] [1498,1499,1500,1501] CONDITIONAL_S
IDLE 1500 [(0,0)] HALF_D_PLUS_2 [1496] [] [] [] [] [1498,1499,1500,1501] CONDITIONAL_S
DISCARD 1501 [(0,1)] 0 [1496] [] [] [] [] [1498,1499,1500,1501] CONDITIONAL_S
IDLE 1502 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 1503 [(1,0)] D [] [] [] [] [] [] none
MERGE 1504 [(1,0),(0,0)] D [] [1506,1507,1508,1509] [] [] [((0,0),(1,0))] [] none
DISCARD 1505 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1506 [(1,0),(0,0)] D [1504] [] [] [] [((0,0),(1,0))] [1506,1507,1508,1509] CONDITIONAL_S
Y_MEAS 1507 [(1,0)] HALF_D_PLUS_2 [1504] [] [] [] [] [1506,1507,1508,1509] CONDITIONAL_S
IDLE 1508 [(0,0)] HALF_D_PLUS_2 [1504] [] [] [] [] [1506,1507,1508,1509] CONDITIONAL_S
DISCARD 1509 [(1,0)] 0 [1504] [] [] [] [] [1506,1507,1508,1509] CONDITIONAL_S
IDLE 1510 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1511 [(0,1)] D [] [] [] [] [] [] none
MERGE 1512 [(0,1),(0,0)] D [] [1514,1515,1516,1517] [] [] [((0,0),(0,1))] [] none
DISCARD 1513 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1514 [(0,1),(0,0)] D [1512] [] [] [] [((0,0),(0,1))] [1514,1515,1516,1517] CONDITIONAL_S
Y_MEAS 1515 [(0,1)] HALF_D_PLUS_2 [1512] [] [] [] [] [1514,1515,1516,1517] CONDITIONAL_S
IDLE 1516 [(0,0)] HALF_D_PLUS_2 [1512] [] [] [] [] [1514,1515,1516,1517] CONDITIONAL_S
DISCARD 1517 [(0,1)] 0 [1512] [] [] [] [] [1514,1515,1516,1517] CONDITIONAL_S
IDLE 1518 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 1519 [(1,0)] D [] [] [] [] [] [] none
MERGE 1520 [(1,0),(0,0)] D [] [1522,1523,1524,1525] [] [] [((0,0),(1,0))] [] none
DISCARD 1521 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1522 [(1,0),(0,0)] D [1520] [] [] [] [((0,0),(1,0))] [1522,1523,1524,1525] CONDITIONAL_S
Y_MEAS 1523 [(1,0)] HALF_D_PLUS_2 [1520] [] [] [] [] [1522,1523,1524,1525] CONDITIONAL_S
IDLE 1524 [(0,0)] HALF_D_PLUS_2 [1520] [] [] [] [] [1522,1523,1524,1525] CONDITIONAL_S
DISCARD 1525 [(1,0)] 0 [1520] [] [] [] [] [1522,1523,1524,1525] CONDITIONAL_S
IDLE 1526 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1527 [(0,1)] D [] [] [] [] [] [] none
MERGE 1528 [(0,1),(0,0)] D [] [1530,1531,1532,1533] [] [] [((0,0),(0,1))] [] none
DISCARD 1529 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1530 [(0,1),(0,0)] D [1528] [] [] [] [((0,0),(0,1))] [1530,1531,1532,1533] CONDITIONAL_S
Y_MEAS 1531 [(0,1)] HALF_D_PLUS_2 [1528] [] [] [] [] [1530,1531,1532,1533] CONDITIONAL_S
IDLE 1532 [(0,0)] HALF_D_PLUS_2 [1528] [] [] [] [] [1530,1531,1532,1533] CONDITIONAL_S
DISCARD 1533 [(0,1)] 0 [1528] [] [] [] [] [1530,1531,1532,1533] CONDITIONAL_S
IDLE 1534 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 1535 [(1,0)] D [] [] [] [] [] [] none
MERGE 1536 [(1,0),(0,0)] D [] [1538,1539,1540,1541] [] [] [((0,0),(1,0))] [] none
DISCARD 1537 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1538 [(1,0),(0,0)] D [1536] [] [] [] [((0,0),(1,0))] [1538,1539,1540,1541] CONDITIONAL_S
Y_MEAS 1539 [(1,0)] HALF_D_PLUS_2 [1536] [] [] [] [] [1538,1539,1540,1541] CONDITIONAL_S
IDLE 1540 [(0,0)] HALF_D_PLUS_2 [1536] [] [] [] [] [1538,1539,1540,1541] CONDITIONAL_S
DISCARD 1541 [(1,0)] 0 [1536] [] [] [] [] [1538,1539,1540,1541] CONDITIONAL_S
IDLE 1542 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 1543 [(0,1)] D [] [] [] [] [] [] none
MERGE 1544 [(0,1),(0,0)] D [] [1546,1547,1548,1549] [] [] [((0,0),(0,1))] [] none
DISCARD 1545 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1546 [(0,1),(0,0)] D [1544] [] [] [] [((0,0),(0,1))] [1546,1547,1548,1549] CONDITIONAL_S
Y_MEAS 1547 [(0,1)] HALF_D_PLUS_2 [1544] [] [] [] [] [1546,1547,1548,1549] CONDITIONAL_S
IDLE 1548 [(0,0)] HALF_D_PLUS_2 [1544] [] [] [] [] [1546,1547,1548,1549] CONDITIONAL_S
DISCARD 1549 [(0,1)] 0 [1544] [] [] [] [] [1546,1547,1548,1549] CONDITIONAL_S
IDLE 1550 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 1551 [(1,0)] D [] [] [] [] [] [] none
MERGE 1552 [(1,0),(0,0)] D [] [1554,1555,1556,1557] [] [] [((0,0),(1,0))] [] none
DISCARD 1553 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1554 [(1,0),(0,0)] D [1552] [] [] [] [((0,0),(1,0))] [1554,1555,1556,1557] CONDITIONAL_S
Y_MEAS 1555 [(1,0)] HALF_D_PLUS_2 [1552] [] [] [] [] [1554,1555,1556,1557] CONDITIONAL_S
IDLE 1556 [(0,0)] HALF_D_PLUS_2 [1552] [] [] [] [] [1554,1555,1556,1557] CONDITIONAL_S
DISCARD 1557 [(1,0)] 0 [1552] [] [] [] [] [1554,1555,1556,1557] CONDITIONAL_S
IDLE 1558 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 1559 [(0,1)] D [] [] [] [] [] [] none
MERGE 1560 [(0,1),(0,0)] D [] [1562,1563,1564,1565] [] [] [((0,0),(0,1))] [] none
DISCARD 1561 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1562 [(0,1),(0,0)] D [1560] [] [] [] [((0,0),(0,1))] [1562,1563,1564,1565] CONDITIONAL_S
Y_MEAS 1563 [(0,1)] HALF_D_PLUS_2 [1560] [] [] [] [] [1562,1563,1564,1565] CONDITIONAL_S
IDLE 1564 [(0,0)] HALF_D_PLUS_2 [1560] [] [] [] [] [1562,1563,1564,1565] CONDITIONAL_S
DISCARD 1565 [(0,1)] 0 [1560] [] [] [] [] [1562,1563,1564,1565] CONDITIONAL_S
IDLE 1566 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 1567 [(1,0)] D [] [] [] [] [] [] none
MERGE 1568 [(1,0),(0,0)] D [] [1570,1571,1572,1573] [] [] [((0,0),(1,0))] [] none
DISCARD 1569 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1570 [(1,0),(0,0)] D [1568] [] [] [] [((0,0),(1,0))] [1570,1571,1572,1573] CONDITIONAL_S
Y_MEAS 1571 [(1,0)] HALF_D_PLUS_2 [1568] [] [] [] [] [1570,1571,1572,1573] CONDITIONAL_S
IDLE 1572 [(0,0)] HALF_D_PLUS_2 [1568] [] [] [] [] [1570,1571,1572,1573] CONDITIONAL_S
DISCARD 1573 [(1,0)] 0 [1568] [] [] [] [] [1570,1571,1572,1573] CONDITIONAL_S
IDLE 1574 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 1575 [(0,1)] D [] [] [] [] [] [] none
MERGE 1576 [(0,1),(0,0)] D [] [1578,1579,1580,1581] [] [] [((0,0),(0,1))] [] none
DISCARD 1577 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1578 [(0,1),(0,0)] D [1576] [] [] [] [((0,0),(0,1))] [1578,1579,1580,1581] CONDITIONAL_S
Y_MEAS 1579 [(0,1)] HALF_D_PLUS_2 [1576] [] [] [] [] [1578,1579,1580,1581] CONDITIONAL_S
IDLE 1580 [(0,0)] HALF_D_PLUS_2 [1576] [] [] [] [] [1578,1579,1580,1581] CONDITIONAL_S
DISCARD 1581 [(0,1)] 0 [1576] [] [] [] [] [1578,1579,1580,1581] CONDITIONAL_S
IDLE 1582 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 1583 [(1,0)] D [] [] [] [] [] [] none
MERGE 1584 [(1,0),(0,0)] D [] [1586,1587,1588,1589] [] [] [((0,0),(1,0))] [] none
DISCARD 1585 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1586 [(1,0),(0,0)] D [1584] [] [] [] [((0,0),(1,0))] [1586,1587,1588,1589] CONDITIONAL_S
Y_MEAS 1587 [(1,0)] HALF_D_PLUS_2 [1584] [] [] [] [] [1586,1587,1588,1589] CONDITIONAL_S
IDLE 1588 [(0,0)] HALF_D_PLUS_2 [1584] [] [] [] [] [1586,1587,1588,1589] CONDITIONAL_S
DISCARD 1589 [(1,0)] 0 [1584] [] [] [] [] [1586,1587,1588,1589] CONDITIONAL_S
IDLE 1590 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 1591 [(0,1)] D [] [] [] [] [] [] none
MERGE 1592 [(0,1),(0,0)] D [] [1594,1595,1596,1597] [] [] [((0,0),(0,1))] [] none
DISCARD 1593 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1594 [(0,1),(0,0)] D [1592] [] [] [] [((0,0),(0,1))] [1594,1595,1596,1597] CONDITIONAL_S
Y_MEAS 1595 [(0,1)] HALF_D_PLUS_2 [1592] [] [] [] [] [1594,1595,1596,1597] CONDITIONAL_S
IDLE 1596 [(0,0)] HALF_D_PLUS_2 [1592] [] [] [] [] [1594,1595,1596,1597] CONDITIONAL_S
DISCARD 1597 [(0,1)] 0 [1592] [] [] [] [] [1594,1595,1596,1597] CONDITIONAL_S
IDLE 1598 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 1599 [(1,0)] D [] [] [] [] [] [] none
MERGE 1600 [(1,0),(0,0)] D [] [1602,1603,1604,1605] [] [] [((0,0),(1,0))] [] none
DISCARD 1601 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1602 [(1,0),(0,0)] D [1600] [] [] [] [((0,0),(1,0))] [1602,1603,1604,1605] CONDITIONAL_S
Y_MEAS 1603 [(1,0)] HALF_D_PLUS_2 [1600] [] [] [] [] [1602,1603,1604,1605] CONDITIONAL_S
IDLE 1604 [(0,0)] HALF_D_PLUS_2 [1600] [] [] [] [] [1602,1603,1604,1605] CONDITIONAL_S
DISCARD 1605 [(1,0)] 0 [1600] [] [] [] [] [1602,1603,1604,1605] CONDITIONAL_S
IDLE 1606 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 1607 [(0,1)] D [] [] [] [] [] [] none
MERGE 1608 [(0,1),(0,0)] D [] [1610,1611,1612,1613] [] [] [((0,0),(0,1))] [] none
DISCARD 1609 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1610 [(0,1),(0,0)] D [1608] [] [] [] [((0,0),(0,1))] [1610,1611,1612,1613] CONDITIONAL_S
Y_MEAS 1611 [(0,1)] HALF_D_PLUS_2 [1608] [] [] [] [] [1610,1611,1612,1613] CONDITIONAL_S
IDLE 1612 [(0,0)] HALF_D_PLUS_2 [1608] [] [] [] [] [1610,1611,1612,1613] CONDITIONAL_S
DISCARD 1613 [(0,1)] 0 [1608] [] [] [] [] [1610,1611,1612,1613] CONDITIONAL_S
IDLE 1614 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 1615 [(1,0)] D [] [] [] [] [] [] none
MERGE 1616 [(1,0),(0,0)] D [] [1618,1619,1620,1621] [] [] [((0,0),(1,0))] [] none
DISCARD 1617 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1618 [(1,0),(0,0)] D [1616] [] [] [] [((0,0),(1,0))] [1618,1619,1620,1621] CONDITIONAL_S
Y_MEAS 1619 [(1,0)] HALF_D_PLUS_2 [1616] [] [] [] [] [1618,1619,1620,1621] CONDITIONAL_S
IDLE 1620 [(0,0)] HALF_D_PLUS_2 [1616] [] [] [] [] [1618,1619,1620,1621] CONDITIONAL_S
DISCARD 1621 [(1,0)] 0 [1616] [] [] [] [] [1618,1619,1620,1621] CONDITIONAL_S
IDLE 1622 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 1623 [(0,1)] D [] [] [] [] [] [] none
MERGE 1624 [(0,1),(0,0)] D [] [1626,1627,1628,1629] [] [] [((0,0),(0,1))] [] none
DISCARD 1625 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1626 [(0,1),(0,0)] D [1624] [] [] [] [((0,0),(0,1))] [1626,1627,1628,1629] CONDITIONAL_S
Y_MEAS 1627 [(0,1)] HALF_D_PLUS_2 [1624] [] [] [] [] [1626,1627,1628,1629] CONDITIONAL_S
IDLE 1628 [(0,0)] HALF_D_PLUS_2 [1624] [] [] [] [] [1626,1627,1628,1629] CONDITIONAL_S
DISCARD 1629 [(0,1)] 0 [1624] [] [] [] [] [1626,1627,1628,1629] CONDITIONAL_S
IDLE 1630 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1631 [(1,0)] D [] [] [] [] [] [] none
MERGE 1632 [(1,0),(0,0)] D [] [1634,1635,1636,1637] [] [] [((0,0),(1,0))] [] none
DISCARD 1633 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1634 [(1,0),(0,0)] D [1632] [] [] [] [((0,0),(1,0))] [1634,1635,1636,1637] CONDITIONAL_S
Y_MEAS 1635 [(1,0)] HALF_D_PLUS_2 [1632] [] [] [] [] [1634,1635,1636,1637] CONDITIONAL_S
IDLE 1636 [(0,0)] HALF_D_PLUS_2 [1632] [] [] [] [] [1634,1635,1636,1637] CONDITIONAL_S
DISCARD 1637 [(1,0)] 0 [1632] [] [] [] [] [1634,1635,1636,1637] CONDITIONAL_S
IDLE 1638 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 1639 [(0,1)] D [] [] [] [] [] [] none
MERGE 1640 [(0,1),(0,0)] D [] [1642,1643,1644,1645] [] [] [((0,0),(0,1))] [] none
DISCARD 1641 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1642 [(0,1),(0,0)] D [1640] [] [] [] [((0,0),(0,1))] [1642,1643,1644,1645] CONDITIONAL_S
Y_MEAS 1643 [(0,1)] HALF_D_PLUS_2 [1640] [] [] [] [] [1642,1643,1644,1645] CONDITIONAL_S
IDLE 1644 [(0,0)] HALF_D_PLUS_2 [1640] [] [] [] [] [1642,1643,1644,1645] CONDITIONAL_S
DISCARD 1645 [(0,1)] 0 [1640] [] [] [] [] [1642,1643,1644,1645] CONDITIONAL_S
IDLE 1646 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 1647 [(1,0)] D [] [] [] [] [] [] none
MERGE 1648 [(1,0),(0,0)] D [] [1650,1651,1652,1653] [] [] [((0,0),(1,0))] [] none
DISCARD 1649 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1650 [(1,0),(0,0)] D [1648] [] [] [] [((0,0),(1,0))] [1650,1651,1652,1653] CONDITIONAL_S
Y_MEAS 1651 [(1,0)] HALF_D_PLUS_2 [1648] [] [] [] [] [1650,1651,1652,1653] CONDITIONAL_S
IDLE 1652 [(0,0)] HALF_D_PLUS_2 [1648] [] [] [] [] [1650,1651,1652,1653] CONDITIONAL_S
DISCARD 1653 [(1,0)] 0 [1648] [] [] [] [] [1650,1651,1652,1653] CONDITIONAL_S
IDLE 1654 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 1655 [(0,1)] D [] [] [] [] [] [] none
MERGE 1656 [(0,1),(0,0)] D [] [1658,1659,1660,1661] [] [] [((0,0),(0,1))] [] none
DISCARD 1657 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1658 [(0,1),(0,0)] D [1656] [] [] [] [((0,0),(0,1))] [1658,1659,1660,1661] CONDITIONAL_S
Y_MEAS 1659 [(0,1)] HALF_D_PLUS_2 [1656] [] [] [] [] [1658,1659,1660,1661] CONDITIONAL_S
IDLE 1660 [(0,0)] HALF_D_PLUS_2 [1656] [] [] [] [] [1658,1659,1660,1661] CONDITIONAL_S
DISCARD 1661 [(0,1)] 0 [1656] [] [] [] [] [1658,1659,1660,1661] CONDITIONAL_S
IDLE 1662 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1663 [(1,0)] D [] [] [] [] [] [] none
MERGE 1664 [(1,0),(0,0)] D [] [1666,1667,1668,1669] [] [] [((0,0),(1,0))] [] none
DISCARD 1665 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1666 [(1,0),(0,0)] D [1664] [] [] [] [((0,0),(1,0))] [1666,1667,1668,1669] CONDITIONAL_S
Y_MEAS 1667 [(1,0)] HALF_D_PLUS_2 [1664] [] [] [] [] [1666,1667,1668,1669] CONDITIONAL_S
IDLE 1668 [(0,0)] HALF_D_PLUS_2 [1664] [] [] [] [] [1666,1667,1668,1669] CONDITIONAL_S
DISCARD 1669 [(1,0)] 0 [1664] [] [] [] [] [1666,1667,1668,1669] CONDITIONAL_S
IDLE 1670 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 1671 [(0,1)] D [] [] [] [] [] [] none
MERGE 1672 [(0,1),(0,0)] D [] [1674,1675,1676,1677] [] [] [((0,0),(0,1))] [] none
DISCARD 1673 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1674 [(0,1),(0,0)] D [1672] [] [] [] [((0,0),(0,1))] [1674,1675,1676,1677] CONDITIONAL_S
Y_MEAS 1675 [(0,1)] HALF_D_PLUS_2 [1672] [] [] [] [] [1674,1675,1676,1677] CONDITIONAL_S
IDLE 1676 [(0,0)] HALF_D_PLUS_2 [1672] [] [] [] [] [1674,1675,1676,1677] CONDITIONAL_S
DISCARD 1677 [(0,1)] 0 [1672] [] [] [] [] [1674,1675,1676,1677] CONDITIONAL_S
IDLE 1678 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 1679 [(1,0)] D [] [] [] [] [] [] none
MERGE 1680 [(1,0),(0,0)] D [] [1682,1683,1684,1685] [] [] [((0,0),(1,0))] [] none
DISCARD 1681 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1682 [(1,0),(0,0)] D [1680] [] [] [] [((0,0),(1,0))] [1682,1683,1684,1685] CONDITIONAL_S
Y_MEAS 1683 [(1,0)] HALF_D_PLUS_2 [1680] [] [] [] [] [1682,1683,1684,1685] CONDITIONAL_S
IDLE 1684 [(0,0)] HALF_D_PLUS_2 [1680] [] [] [] [] [1682,1683,1684,1685] CONDITIONAL_S
DISCARD 1685 [(1,0)] 0 [1680] [] [] [] [] [1682,1683,1684,1685] CONDITIONAL_S
IDLE 1686 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 1687 [(0,1)] D [] [] [] [] [] [] none
MERGE 1688 [(0,1),(0,0)] D [] [1690,1691,1692,1693] [] [] [((0,0),(0,1))] [] none
DISCARD 1689 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1690 [(0,1),(0,0)] D [1688] [] [] [] [((0,0),(0,1))] [1690,1691,1692,1693] CONDITIONAL_S
Y_MEAS 1691 [(0,1)] HALF_D_PLUS_2 [1688] [] [] [] [] [1690,1691,1692,1693] CONDITIONAL_S
IDLE 1692 [(0,0)] HALF_D_PLUS_2 [1688] [] [] [] [] [1690,1691,1692,1693] CONDITIONAL_S
DISCARD 1693 [(0,1)] 0 [1688] [] [] [] [] [1690,1691,1692,1693] CONDITIONAL_S
IDLE 1694 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 1695 [(1,0)] D [] [] [] [] [] [] none
MERGE 1696 [(1,0),(0,0)] D [] [1698,1699,1700,1701] [] [] [((0,0),(1,0))] [] none
DISCARD 1697 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1698 [(1,0),(0,0)] D [1696] [] [] [] [((0,0),(1,0))] [1698,1699,1700,1701] CONDITIONAL_S
Y_MEAS 1699 [(1,0)] HALF_D_PLUS_2 [1696] [] [] [] [] [1698,1699,1700,1701] CONDITIONAL_S
IDLE 1700 [(0,0)] HALF_D_PLUS_2 [1696] [] [] [] [] [1698,1699,1700,1701] CONDITIONAL_S
DISCARD 1701 [(1,0)] 0 [1696] [] [] [] [] [1698,1699,1700,1701] CONDITIONAL_S
IDLE 1702 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 1703 [(0,1)] D [] [] [] [] [] [] none
MERGE 1704 [(0,1),(0,0)] D [] [1706,1707,1708,1709] [] [] [((0,0),(0,1))] [] none
DISCARD 1705 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1706 [(0,1),(0,0)] D [1704] [] [] [] [((0,0),(0,1))] [1706,1707,1708,1709] CONDITIONAL_S
Y_MEAS 1707 [(0,1)] HALF_D_PLUS_2 [1704] [] [] [] [] [1706,1707,1708,1709] CONDITIONAL_S
IDLE 1708 [(0,0)] HALF_D_PLUS_2 [1704] [] [] [] [] [1706,1707,1708,1709] CONDITIONAL_S
DISCARD 1709 [(0,1)] 0 [1704] [] [] [] [] [1706,1707,1708,1709] CONDITIONAL_S
IDLE 1710 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 1711 [(1,0)] D [] [] [] [] [] [] none
MERGE 1712 [(1,0),(0,0)] D [] [1714,1715,1716,1717] [] [] [((0,0),(1,0))] [] none
DISCARD 1713 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1714 [(1,0),(0,0)] D [1712] [] [] [] [((0,0),(1,0))] [1714,1715,1716,1717] CONDITIONAL_S
Y_MEAS 1715 [(1,0)] HALF_D_PLUS_2 [1712] [] [] [] [] [1714,1715,1716,1717] CONDITIONAL_S
IDLE 1716 [(0,0)] HALF_D_PLUS_2 [1712] [] [] [] [] [1714,1715,1716,1717] CONDITIONAL_S
DISCARD 1717 [(1,0)] 0 [1712] [] [] [] [] [1714,1715,1716,1717] CONDITIONAL_S
IDLE 1718 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 1719 [(0,1)] D [] [] [] [] [] [] none
MERGE 1720 [(0,1),(0,0)] D [] [1722,1723,1724,1725] [] [] [((0,0),(0,1))] [] none
DISCARD 1721 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1722 [(0,1),(0,0)] D [1720] [] [] [] [((0,0),(0,1))] [1722,1723,1724,1725] CONDITIONAL_S
Y_MEAS 1723 [(0,1)] HALF_D_PLUS_2 [1720] [] [] [] [] [1722,1723,1724,1725] CONDITIONAL_S
IDLE 1724 [(0,0)] HALF_D_PLUS_2 [1720] [] [] [] [] [1722,1723,1724,1725] CONDITIONAL_S
DISCARD 1725 [(0,1)] 0 [1720] [] [] [] [] [1722,1723,1724,1725] CONDITIONAL_S
IDLE 1726 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 1727 [(1,0)] D [] [] [] [] [] [] none
MERGE 1728 [(1,0),(0,0)] D [] [1730,1731,1732,1733] [] [] [((0,0),(1,0))] [] none
DISCARD 1729 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1730 [(1,0),(0,0)] D [1728] [] [] [] [((0,0),(1,0))] [1730,1731,1732,1733] CONDITIONAL_S
Y_MEAS 1731 [(1,0)] HALF_D_PLUS_2 [1728] [] [] [] [] [1730,1731,1732,1733] CONDITIONAL_S
IDLE 1732 [(0,0)] HALF_D_PLUS_2 [1728] [] [] [] [] [1730,1731,1732,1733] CONDITIONAL_S
DISCARD 1733 [(1,0)] 0 [1728] [] [] [] [] [1730,1731,1732,1733] CONDITIONAL_S
IDLE 1734 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 1735 [(0,1)] D [] [] [] [] [] [] none
MERGE 1736 [(0,1),(0,0)] D [] [1738,1739,1740,1741] [] [] [((0,0),(0,1))] [] none
DISCARD 1737 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1738 [(0,1),(0,0)] D [1736] [] [] [] [((0,0),(0,1))] [1738,1739,1740,1741] CONDITIONAL_S
Y_MEAS 1739 [(0,1)] HALF_D_PLUS_2 [1736] [] [] [] [] [1738,1739,1740,1741] CONDITIONAL_S
IDLE 1740 [(0,0)] HALF_D_PLUS_2 [1736] [] [] [] [] [1738,1739,1740,1741] CONDITIONAL_S
DISCARD 1741 [(0,1)] 0 [1736] [] [] [] [] [1738,1739,1740,1741] CONDITIONAL_S
IDLE 1742 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 1743 [(1,0)] D [] [] [] [] [] [] none
MERGE 1744 [(1,0),(0,0)] D [] [1746,1747,1748,1749] [] [] [((0,0),(1,0))] [] none
DISCARD 1745 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1746 [(1,0),(0,0)] D [1744] [] [] [] [((0,0),(1,0))] [1746,1747,1748,1749] CONDITIONAL_S
Y_MEAS 1747 [(1,0)] HALF_D_PLUS_2 [1744] [] [] [] [] [1746,1747,1748,1749] CONDITIONAL_S
IDLE 1748 [(0,0)] HALF_D_PLUS_2 [1744] [] [] [] [] [1746,1747,1748,1749] CONDITIONAL_S
DISCARD 1749 [(1,0)] 0 [1744] [] [] [] [] [1746,1747,1748,1749] CONDITIONAL_S
IDLE 1750 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 1751 [(0,1)] D [] [] [] [] [] [] none
MERGE 1752 [(0,1),(0,0)] D [] [1754,1755,1756,1757] [] [] [((0,0),(0,1))] [] none
DISCARD 1753 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1754 [(0,1),(0,0)] D [1752] [] [] [] [((0,0),(0,1))] [1754,1755,1756,1757] CONDITIONAL_S
Y_MEAS 1755 [(0,1)] HALF_D_PLUS_2 [1752] [] [] [] [] [1754,1755,1756,1757] CONDITIONAL_S
IDLE 1756 [(0,0)] HALF_D_PLUS_2 [1752] [] [] [] [] [1754,1755,1756,1757] CONDITIONAL_S
DISCARD 1757 [(0,1)] 0 [1752] [] [] [] [] [1754,1755,1756,1757] CONDITIONAL_S
IDLE 1758 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 1759 [(1,0)] D [] [] [] [] [] [] none
MERGE 1760 [(1,0),(0,0)] D [] [1762,1763,1764,1765] [] [] [((0,0),(1,0))] [] none
DISCARD 1761 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1762 [(1,0),(0,0)] D [1760] [] [] [] [((0,0),(1,0))] [1762,1763,1764,1765] CONDITIONAL_S
Y_MEAS 1763 [(1,0)] HALF_D_PLUS_2 [1760] [] [] [] [] [1762,1763,1764,1765] CONDITIONAL_S
IDLE 1764 [(0,0)] HALF_D_PLUS_2 [1760] [] [] [] [] [1762,1763,1764,1765] CONDITIONAL_S
DISCARD 1765 [(1,0)] 0 [1760] [] [] [] [] [1762,1763,1764,1765] CONDITIONAL_S
IDLE 1766 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 1767 [(0,1)] D [] [] [] [] [] [] none
MERGE 1768 [(0,1),(0,0)] D [] [1770,1771,1772,1773] [] [] [((0,0),(0,1))] [] none
DISCARD 1769 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1770 [(0,1),(0,0)] D [1768] [] [] [] [((0,0),(0,1))] [1770,1771,1772,1773] CONDITIONAL_S
Y_MEAS 1771 [(0,1)] HALF_D_PLUS_2 [1768] [] [] [] [] [1770,1771,1772,1773] CONDITIONAL_S
IDLE 1772 [(0,0)] HALF_D_PLUS_2 [1768] [] [] [] [] [1770,1771,1772,1773] CONDITIONAL_S
DISCARD 1773 [(0,1)] 0 [1768] [] [] [] [] [1770,1771,1772,1773] CONDITIONAL_S
IDLE 1774 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 1775 [(1,0)] D [] [] [] [] [] [] none
MERGE 1776 [(1,0),(0,0)] D [] [1778,1779,1780,1781] [] [] [((0,0),(1,0))] [] none
DISCARD 1777 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1778 [(1,0),(0,0)] D [1776] [] [] [] [((0,0),(1,0))] [1778,1779,1780,1781] CONDITIONAL_S
Y_MEAS 1779 [(1,0)] HALF_D_PLUS_2 [1776] [] [] [] [] [1778,1779,1780,1781] CONDITIONAL_S
IDLE 1780 [(0,0)] HALF_D_PLUS_2 [1776] [] [] [] [] [1778,1779,1780,1781] CONDITIONAL_S
DISCARD 1781 [(1,0)] 0 [1776] [] [] [] [] [1778,1779,1780,1781] CONDITIONAL_S
IDLE 1782 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 1783 [(0,1)] D [] [] [] [] [] [] none
MERGE 1784 [(0,1),(0,0)] D [] [1786,1787,1788,1789] [] [] [((0,0),(0,1))] [] none
DISCARD 1785 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1786 [(0,1),(0,0)] D [1784] [] [] [] [((0,0),(0,1))] [1786,1787,1788,1789] CONDITIONAL_S
Y_MEAS 1787 [(0,1)] HALF_D_PLUS_2 [1784] [] [] [] [] [1786,1787,1788,1789] CONDITIONAL_S
IDLE 1788 [(0,0)] HALF_D_PLUS_2 [1784] [] [] [] [] [1786,1787,1788,1789] CONDITIONAL_S
DISCARD 1789 [(0,1)] 0 [1784] [] [] [] [] [1786,1787,1788,1789] CONDITIONAL_S
IDLE 1790 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 1791 [(1,0)] D [] [] [] [] [] [] none
MERGE 1792 [(1,0),(0,0)] D [] [1794,1795,1796,1797] [] [] [((0,0),(1,0))] [] none
DISCARD 1793 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1794 [(1,0),(0,0)] D [1792] [] [] [] [((0,0),(1,0))] [1794,1795,1796,1797] CONDITIONAL_S
Y_MEAS 1795 [(1,0)] HALF_D_PLUS_2 [1792] [] [] [] [] [1794,1795,1796,1797] CONDITIONAL_S
IDLE 1796 [(0,0)] HALF_D_PLUS_2 [1792] [] [] [] [] [1794,1795,1796,1797] CONDITIONAL_S
DISCARD 1797 [(1,0)] 0 [1792] [] [] [] [] [1794,1795,1796,1797] CONDITIONAL_S
IDLE 1798 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 1799 [(0,1)] D [] [] [] [] [] [] none
MERGE 1800 [(0,1),(0,0)] D [] [1802,1803,1804,1805] [] [] [((0,0),(0,1))] [] none
DISCARD 1801 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1802 [(0,1),(0,0)] D [1800] [] [] [] [((0,0),(0,1))] [1802,1803,1804,1805] CONDITIONAL_S
Y_MEAS 1803 [(0,1)] HALF_D_PLUS_2 [1800] [] [] [] [] [1802,1803,1804,1805] CONDITIONAL_S
IDLE 1804 [(0,0)] HALF_D_PLUS_2 [1800] [] [] [] [] [1802,1803,1804,1805] CONDITIONAL_S
DISCARD 1805 [(0,1)] 0 [1800] [] [] [] [] [1802,1803,1804,1805] CONDITIONAL_S
IDLE 1806 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 1807 [(1,0)] D [] [] [] [] [] [] none
MERGE 1808 [(1,0),(0,0)] D [] [1810,1811,1812,1813] [] [] [((0,0),(1,0))] [] none
DISCARD 1809 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1810 [(1,0),(0,0)] D [1808] [] [] [] [((0,0),(1,0))] [1810,1811,1812,1813] CONDITIONAL_S
Y_MEAS 1811 [(1,0)] HALF_D_PLUS_2 [1808] [] [] [] [] [1810,1811,1812,1813] CONDITIONAL_S
IDLE 1812 [(0,0)] HALF_D_PLUS_2 [1808] [] [] [] [] [1810,1811,1812,1813] CONDITIONAL_S
DISCARD 1813 [(1,0)] 0 [1808] [] [] [] [] [1810,1811,1812,1813] CONDITIONAL_S
IDLE 1814 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 1815 [(0,1)] D [] [] [] [] [] [] none
MERGE 1816 [(0,1),(0,0)] D [] [1818,1819,1820,1821] [] [] [((0,0),(0,1))] [] none
DISCARD 1817 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1818 [(0,1),(0,0)] D [1816] [] [] [] [((0,0),(0,1))] [1818,1819,1820,1821] CONDITIONAL_S
Y_MEAS 1819 [(0,1)] HALF_D_PLUS_2 [1816] [] [] [] [] [1818,1819,1820,1821] CONDITIONAL_S
IDLE 1820 [(0,0)] HALF_D_PLUS_2 [1816] [] [] [] [] [1818,1819,1820,1821] CONDITIONAL_S
DISCARD 1821 [(0,1)] 0 [1816] [] [] [] [] [1818,1819,1820,1821] CONDITIONAL_S
IDLE 1822 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 1823 [(1,0)] D [] [] [] [] [] [] none
MERGE 1824 [(1,0),(0,0)] D [] [1826,1827,1828,1829] [] [] [((0,0),(1,0))] [] none
DISCARD 1825 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1826 [(1,0),(0,0)] D [1824] [] [] [] [((0,0),(1,0))] [1826,1827,1828,1829] CONDITIONAL_S
Y_MEAS 1827 [(1,0)] HALF_D_PLUS_2 [1824] [] [] [] [] [1826,1827,1828,1829] CONDITIONAL_S
IDLE 1828 [(0,0)] HALF_D_PLUS_2 [1824] [] [] [] [] [1826,1827,1828,1829] CONDITIONAL_S
DISCARD 1829 [(1,0)] 0 [1824] [] [] [] [] [1826,1827,1828,1829] CONDITIONAL_S
IDLE 1830 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 1831 [(0,1)] D [] [] [] [] [] [] none
MERGE 1832 [(0,1),(0,0)] D [] [1834,1835,1836,1837] [] [] [((0,0),(0,1))] [] none
DISCARD 1833 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1834 [(0,1),(0,0)] D [1832] [] [] [] [((0,0),(0,1))] [1834,1835,1836,1837] CONDITIONAL_S
Y_MEAS 1835 [(0,1)] HALF_D_PLUS_2 [1832] [] [] [] [] [1834,1835,1836,1837] CONDITIONAL_S
IDLE 1836 [(0,0)] HALF_D_PLUS_2 [1832] [] [] [] [] [1834,1835,1836,1837] CONDITIONAL_S
DISCARD 1837 [(0,1)] 0 [1832] [] [] [] [] [1834,1835,1836,1837] CONDITIONAL_S
IDLE 1838 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 1839 [(1,0)] D [] [] [] [] [] [] none
MERGE 1840 [(1,0),(0,0)] D [] [1842,1843,1844,1845] [] [] [((0,0),(1,0))] [] none
DISCARD 1841 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1842 [(1,0),(0,0)] D [1840] [] [] [] [((0,0),(1,0))] [1842,1843,1844,1845] CONDITIONAL_S
Y_MEAS 1843 [(1,0)] HALF_D_PLUS_2 [1840] [] [] [] [] [1842,1843,1844,1845] CONDITIONAL_S
IDLE 1844 [(0,0)] HALF_D_PLUS_2 [1840] [] [] [] [] [1842,1843,1844,1845] CONDITIONAL_S
DISCARD 1845 [(1,0)] 0 [1840] [] [] [] [] [1842,1843,1844,1845] CONDITIONAL_S
IDLE 1846 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 1847 [(0,1)] D [] [] [] [] [] [] none
MERGE 1848 [(0,1),(0,0)] D [] [1850,1851,1852,1853] [] [] [((0,0),(0,1))] [] none
DISCARD 1849 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1850 [(0,1),(0,0)] D [1848] [] [] [] [((0,0),(0,1))] [1850,1851,1852,1853] CONDITIONAL_S
Y_MEAS 1851 [(0,1)] HALF_D_PLUS_2 [1848] [] [] [] [] [1850,1851,1852,1853] CONDITIONAL_S
IDLE 1852 [(0,0)] HALF_D_PLUS_2 [1848] [] [] [] [] [1850,1851,1852,1853] CONDITIONAL_S
DISCARD 1853 [(0,1)] 0 [1848] [] [] [] [] [1850,1851,1852,1853] CONDITIONAL_S
IDLE 1854 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 1855 [(1,0)] D [] [] [] [] [] [] none
MERGE 1856 [(1,0),(0,0)] D [] [1858,1859,1860,1861] [] [] [((0,0),(1,0))] [] none
DISCARD 1857 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1858 [(1,0),(0,0)] D [1856] [] [] [] [((0,0),(1,0))] [1858,1859,1860,1861] CONDITIONAL_S
Y_MEAS 1859 [(1,0)] HALF_D_PLUS_2 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
IDLE 1860 [(0,0)] HALF_D_PLUS_2 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
DISCARD 1861 [(1,0)] 0 [1856] [] [] [] [] [1858,1859,1860,1861] CONDITIONAL_S
IDLE 1862 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 1863 [(0,1)] D [] [] [] [] [] [] none
MERGE 1864 [(0,1),(0,0)] D [] [1866,1867,1868,1869] [] [] [((0,0),(0,1))] [] none
DISCARD 1865 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1866 [(0,1),(0,0)] D [1864] [] [] [] [((0,0),(0,1))] [1866,1867,1868,1869] CONDITIONAL_S
Y_MEAS 1867 [(0,1)] HALF_D_PLUS_2 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
IDLE 1868 [(0,0)] HALF_D_PLUS_2 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
DISCARD 1869 [(0,1)] 0 [1864] [] [] [] [] [1866,1867,1868,1869] CONDITIONAL_S
IDLE 1870 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 1871 [(1,0)] D [] [] [] [] [] [] none
MERGE 1872 [(1,0),(0,0)] D [] [1874,1875,1876,1877] [] [] [((0,0),(1,0))] [] none
DISCARD 1873 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1874 [(1,0),(0,0)] D [1872] [] [] [] [((0,0),(1,0))] [1874,1875,1876,1877] CONDITIONAL_S
Y_MEAS 1875 [(1,0)] HALF_D_PLUS_2 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
IDLE 1876 [(0,0)] HALF_D_PLUS_2 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
DISCARD 1877 [(1,0)] 0 [1872] [] [] [] [] [1874,1875,1876,1877] CONDITIONAL_S
IDLE 1878 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 1879 [(0,1)] D [] [] [] [] [] [] none
MERGE 1880 [(0,1),(0,0)] D [] [1882,1883,1884,1885] [] [] [((0,0),(0,1))] [] none
DISCARD 1881 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1882 [(0,1),(0,0)] D [1880] [] [] [] [((0,0),(0,1))] [1882,1883,1884,1885] CONDITIONAL_S
Y_MEAS 1883 [(0,1)] HALF_D_PLUS_2 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
IDLE 1884 [(0,0)] HALF_D_PLUS_2 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
DISCARD 1885 [(0,1)] 0 [1880] [] [] [] [] [1882,1883,1884,1885] CONDITIONAL_S
IDLE 1886 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 1887 [(1,0)] D [] [] [] [] [] [] none
MERGE 1888 [(1,0),(0,0)] D [] [1890,1891,1892,1893] [] [] [((0,0),(1,0))] [] none
DISCARD 1889 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1890 [(1,0),(0,0)] D [1888] [] [] [] [((0,0),(1,0))] [1890,1891,1892,1893] CONDITIONAL_S
Y_MEAS 1891 [(1,0)] HALF_D_PLUS_2 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
IDLE 1892 [(0,0)] HALF_D_PLUS_2 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
DISCARD 1893 [(1,0)] 0 [1888] [] [] [] [] [1890,1891,1892,1893] CONDITIONAL_S
IDLE 1894 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 1895 [(0,1)] D [] [] [] [] [] [] none
MERGE 1896 [(0,1),(0,0)] D [] [1898,1899,1900,1901] [] [] [((0,0),(0,1))] [] none
DISCARD 1897 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1898 [(0,1),(0,0)] D [1896] [] [] [] [((0,0),(0,1))] [1898,1899,1900,1901] CONDITIONAL_S
Y_MEAS 1899 [(0,1)] HALF_D_PLUS_2 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
IDLE 1900 [(0,0)] HALF_D_PLUS_2 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
DISCARD 1901 [(0,1)] 0 [1896] [] [] [] [] [1898,1899,1900,1901] CONDITIONAL_S
IDLE 1902 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1903 [(1,0)] D [] [] [] [] [] [] none
MERGE 1904 [(1,0),(0,0)] D [] [1906,1907,1908,1909] [] [] [((0,0),(1,0))] [] none
DISCARD 1905 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1906 [(1,0),(0,0)] D [1904] [] [] [] [((0,0),(1,0))] [1906,1907,1908,1909] CONDITIONAL_S
Y_MEAS 1907 [(1,0)] HALF_D_PLUS_2 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
IDLE 1908 [(0,0)] HALF_D_PLUS_2 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
DISCARD 1909 [(1,0)] 0 [1904] [] [] [] [] [1906,1907,1908,1909] CONDITIONAL_S
IDLE 1910 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 1911 [(0,1)] D [] [] [] [] [] [] none
MERGE 1912 [(0,1),(0,0)] D [] [1914,1915,1916,1917] [] [] [((0,0),(0,1))] [] none
DISCARD 1913 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1914 [(0,1),(0,0)] D [1912] [] [] [] [((0,0),(0,1))] [1914,1915,1916,1917] CONDITIONAL_S
Y_MEAS 1915 [(0,1)] HALF_D_PLUS_2 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
IDLE 1916 [(0,0)] HALF_D_PLUS_2 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
DISCARD 1917 [(0,1)] 0 [1912] [] [] [] [] [1914,1915,1916,1917] CONDITIONAL_S
IDLE 1918 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 1919 [(1,0)] D [] [] [] [] [] [] none
MERGE 1920 [(1,0),(0,0)] D [] [1922,1923,1924,1925] [] [] [((0,0),(1,0))] [] none
DISCARD 1921 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1922 [(1,0),(0,0)] D [1920] [] [] [] [((0,0),(1,0))] [1922,1923,1924,1925] CONDITIONAL_S
Y_MEAS 1923 [(1,0)] HALF_D_PLUS_2 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
IDLE 1924 [(0,0)] HALF_D_PLUS_2 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
DISCARD 1925 [(1,0)] 0 [1920] [] [] [] [] [1922,1923,1924,1925] CONDITIONAL_S
IDLE 1926 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 1927 [(0,1)] D [] [] [] [] [] [] none
MERGE 1928 [(0,1),(0,0)] D [] [1930,1931,1932,1933] [] [] [((0,0),(0,1))] [] none
DISCARD 1929 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1930 [(0,1),(0,0)] D [1928] [] [] [] [((0,0),(0,1))] [1930,1931,1932,1933] CONDITIONAL_S
Y_MEAS 1931 [(0,1)] HALF_D_PLUS_2 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
IDLE 1932 [(0,0)] HALF_D_PLUS_2 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
DISCARD 1933 [(0,1)] 0 [1928] [] [] [] [] [1930,1931,1932,1933] CONDITIONAL_S
IDLE 1934 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 1935 [(1,0)] D [] [] [] [] [] [] none
MERGE 1936 [(1,0),(0,0)] D [] [1938,1939,1940,1941] [] [] [((0,0),(1,0))] [] none
DISCARD 1937 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1938 [(1,0),(0,0)] D [1936] [] [] [] [((0,0),(1,0))] [1938,1939,1940,1941] CONDITIONAL_S
Y_MEAS 1939 [(1,0)] HALF_D_PLUS_2 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
IDLE 1940 [(0,0)] HALF_D_PLUS_2 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
DISCARD 1941 [(1,0)] 0 [1936] [] [] [] [] [1938,1939,1940,1941] CONDITIONAL_S
IDLE 1942 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 1943 [(0,1)] D [] [] [] [] [] [] none
MERGE 1944 [(0,1),(0,0)] D [] [1946,1947,1948,1949] [] [] [((0,0),(0,1))] [] none
DISCARD 1945 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1946 [(0,1),(0,0)] D [1944] [] [] [] [((0,0),(0,1))] [1946,1947,1948,1949] CONDITIONAL_S
Y_MEAS 1947 [(0,1)] HALF_D_PLUS_2 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
IDLE 1948 [(0,0)] HALF_D_PLUS_2 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
DISCARD 1949 [(0,1)] 0 [1944] [] [] [] [] [1946,1947,1948,1949] CONDITIONAL_S
IDLE 1950 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 1951 [(1,0)] D [] [] [] [] [] [] none
MERGE 1952 [(1,0),(0,0)] D [] [1954,1955,1956,1957] [] [] [((0,0),(1,0))] [] none
DISCARD 1953 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1954 [(1,0),(0,0)] D [1952] [] [] [] [((0,0),(1,0))] [1954,1955,1956,1957] CONDITIONAL_S
Y_MEAS 1955 [(1,0)] HALF_D_PLUS_2 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
IDLE 1956 [(0,0)] HALF_D_PLUS_2 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
DISCARD 1957 [(1,0)] 0 [1952] [] [] [] [] [1954,1955,1956,1957] CONDITIONAL_S
IDLE 1958 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 1959 [(0,1)] D [] [] [] [] [] [] none
MERGE 1960 [(0,1),(0,0)] D [] [1962,1963,1964,1965] [] [] [((0,0),(0,1))] [] none
DISCARD 1961 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1962 [(0,1),(0,0)] D [1960] [] [] [] [((0,0),(0,1))] [1962,1963,1964,1965] CONDITIONAL_S
Y_MEAS 1963 [(0,1)] HALF_D_PLUS_2 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
IDLE 1964 [(0,0)] HALF_D_PLUS_2 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
DISCARD 1965 [(0,1)] 0 [1960] [] [] [] [] [1962,1963,1964,1965] CONDITIONAL_S
IDLE 1966 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 1967 [(1,0)] D [] [] [] [] [] [] none
MERGE 1968 [(1,0),(0,0)] D [] [1970,1971,1972,1973] [] [] [((0,0),(1,0))] [] none
DISCARD 1969 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1970 [(1,0),(0,0)] D [1968] [] [] [] [((0,0),(1,0))] [1970,1971,1972,1973] CONDITIONAL_S
Y_MEAS 1971 [(1,0)] HALF_D_PLUS_2 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
IDLE 1972 [(0,0)] HALF_D_PLUS_2 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
DISCARD 1973 [(1,0)] 0 [1968] [] [] [] [] [1970,1971,1972,1973] CONDITIONAL_S
IDLE 1974 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 1975 [(0,1)] D [] [] [] [] [] [] none
MERGE 1976 [(0,1),(0,0)] D [] [1978,1979,1980,1981] [] [] [((0,0),(0,1))] [] none
DISCARD 1977 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1978 [(0,1),(0,0)] D [1976] [] [] [] [((0,0),(0,1))] [1978,1979,1980,1981] CONDITIONAL_S
Y_MEAS 1979 [(0,1)] HALF_D_PLUS_2 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
IDLE 1980 [(0,0)] HALF_D_PLUS_2 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
DISCARD 1981 [(0,1)] 0 [1976] [] [] [] [] [1978,1979,1980,1981] CONDITIONAL_S
IDLE 1982 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 1983 [(1,0)] D [] [] [] [] [] [] none
MERGE 1984 [(1,0),(0,0)] D [] [1986,1987,1988,1989] [] [] [((0,0),(1,0))] [] none
DISCARD 1985 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1986 [(1,0),(0,0)] D [1984] [] [] [] [((0,0),(1,0))] [1986,1987,1988,1989] CONDITIONAL_S
Y_MEAS 1987 [(1,0)] HALF_D_PLUS_2 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
IDLE 1988 [(0,0)] HALF_D_PLUS_2 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
DISCARD 1989 [(1,0)] 0 [1984] [] [] [] [] [1986,1987,1988,1989] CONDITIONAL_S
IDLE 1990 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 1991 [(0,1)] D [] [] [] [] [] [] none
MERGE 1992 [(0,1),(0,0)] D [] [1994,1995,1996,1997] [] [] [((0,0),(0,1))] [] none
DISCARD 1993 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1994 [(0,1),(0,0)] D [1992] [] [] [] [((0,0),(0,1))] [1994,1995,1996,1997] CONDITIONAL_S
Y_MEAS 1995 [(0,1)] HALF_D_PLUS_2 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
IDLE 1996 [(0,0)] HALF_D_PLUS_2 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
DISCARD 1997 [(0,1)] 0 [1992] [] [] [] [] [1994,1995,1996,1997] CONDITIONAL_S
IDLE 1998 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 1999 [(1,0)] D [] [] [] [] [] [] none
MERGE 2000 [(1,0),(0,0)] D [] [2002,2003,2004,2005] [] [] [((0,0),(1,0))] [] none
DISCARD 2001 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2002 [(1,0),(0,0)] D [2000] [] [] [] [((0,0),(1,0))] [2002,2003,2004,2005] CONDITIONAL_S
Y_MEAS 2003 [(1,0)] HALF_D_PLUS_2 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
IDLE 2004 [(0,0)] HALF_D_PLUS_2 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
DISCARD 2005 [(1,0)] 0 [2000] [] [] [] [] [2002,2003,2004,2005] CONDITIONAL_S
IDLE 2006 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 2007 [(0,1)] D [] [] [] [] [] [] none
MERGE 2008 [(0,1),(0,0)] D [] [2010,2011,2012,2013] [] [] [((0,0),(0,1))] [] none
DISCARD 2009 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2010 [(0,1),(0,0)] D [2008] [] [] [] [((0,0),(0,1))] [2010,2011,2012,2013] CONDITIONAL_S
Y_MEAS 2011 [(0,1)] HALF_D_PLUS_2 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
IDLE 2012 [(0,0)] HALF_D_PLUS_2 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
DISCARD 2013 [(0,1)] 0 [2008] [] [] [] [] [2010,2011,2012,2013] CONDITIONAL_S
IDLE 2014 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 2015 [(1,0)] D [] [] [] [] [] [] none
MERGE 2016 [(1,0),(0,0)] D [] [2018,2019,2020,2021] [] [] [((0,0),(1,0))] [] none
DISCARD 2017 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2018 [(1,0),(0,0)] D [2016] [] [] [] [((0,0),(1,0))] [2018,2019,2020,2021] CONDITIONAL_S
Y_MEAS 2019 [(1,0)] HALF_D_PLUS_2 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
IDLE 2020 [(0,0)] HALF_D_PLUS_2 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
DISCARD 2021 [(1,0)] 0 [2016] [] [] [] [] [2018,2019,2020,2021] CONDITIONAL_S
IDLE 2022 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 2023 [(0,1)] D [] [] [] [] [] [] none
MERGE 2024 [(0,1),(0,0)] D [] [2026,2027,2028,2029] [] [] [((0,0),(0,1))] [] none
DISCARD 2025 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2026 [(0,1),(0,0)] D [2024] [] [] [] [((0,0),(0,1))] [2026,2027,2028,2029] CONDITIONAL_S
Y_MEAS 2027 [(0,1)] HALF_D_PLUS_2 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
IDLE 2028 [(0,0)] HALF_D_PLUS_2 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
DISCARD 2029 [(0,1)] 0 [2024] [] [] [] [] [2026,2027,2028,2029] CONDITIONAL_S
IDLE 2030 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2031 [(1,0)] D [] [] [] [] [] [] none
MERGE 2032 [(1,0),(0,0)] D [] [2034,2035,2036,2037] [] [] [((0,0),(1,0))] [] none
DISCARD 2033 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2034 [(1,0),(0,0)] D [2032] [] [] [] [((0,0),(1,0))] [2034,2035,2036,2037] CONDITIONAL_S
Y_MEAS 2035 [(1,0)] HALF_D_PLUS_2 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
IDLE 2036 [(0,0)] HALF_D_PLUS_2 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
DISCARD 2037 [(1,0)] 0 [2032] [] [] [] [] [2034,2035,2036,2037] CONDITIONAL_S
IDLE 2038 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 2039 [(0,1)] D [] [] [] [] [] [] none
MERGE 2040 [(0,1),(0,0)] D [] [2042,2043,2044,2045] [] [] [((0,0),(0,1))] [] none
DISCARD 2041 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2042 [(0,1),(0,0)] D [2040] [] [] [] [((0,0),(0,1))] [2042,2043,2044,2045] CONDITIONAL_S
Y_MEAS 2043 [(0,1)] HALF_D_PLUS_2 [2040] [] [] [] [] [2042,2043,2044,2045] CONDITIONAL_S
IDLE 2044 [(0,0)] HALF_D_PLUS_2 [2040] [] [] [] [] [2042,2043,2044,2045] CONDITIONAL_S
DISCARD 2045 [(0,1)] 0 [2040] [] [] [] [] [2042,2043,2044,2045] CONDITIONAL_S
IDLE 2046 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 2047 [(1,0)] D [] [] [] [] [] [] none
MERGE 2048 [(1,0),(0,0)] D [] [2050,2051,2052,2053] [] [] [((0,0),(1,0))] [] none
DISCARD 2049 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2050 [(1,0),(0,0)] D [2048] [] [] [] [((0,0),(1,0))] [2050,2051,2052,2053] CONDITIONAL_S
Y_MEAS 2051 [(1,0)] HALF_D_PLUS_2 [2048] [] [] [] [] [2050,2051,2052,2053] CONDITIONAL_S
IDLE 2052 [(0,0)] HALF_D_PLUS_2 [2048] [] [] [] [] [2050,2051,2052,2053] CONDITIONAL_S
DISCARD 2053 [(1,0)] 0 [2048] [] [] [] [] [2050,2051,2052,2053] CONDITIONAL_S
IDLE 2054 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 2055 [(0,1)] D [] [] [] [] [] [] none
MERGE 2056 [(0,1),(0,0)] D [] [2058,2059,2060,2061] [] [] [((0,0),(0,1))] [] none
DISCARD 2057 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2058 [(0,1),(0,0)] D [2056] [] [] [] [((0,0),(0,1))] [2058,2059,2060,2061] CONDITIONAL_S
Y_MEAS 2059 [(0,1)] HALF_D_PLUS_2 [2056] [] [] [] [] [2058,2059,2060,2061] CONDITIONAL_S
IDLE 2060 [(0,0)] HALF_D_PLUS_2 [2056] [] [] [] [] [2058,2059,2060,2061] CONDITIONAL_S
DISCARD 2061 [(0,1)] 0 [2056] [] [] [] [] [2058,2059,2060,2061] CONDITIONAL_S
IDLE 2062 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 2063 [(1,0)] D [] [] [] [] [] [] none
MERGE 2064 [(1,0),(0,0)] D [] [2066,2067,2068,2069] [] [] [((0,0),(1,0))] [] none
DISCARD 2065 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2066 [(1,0),(0,0)] D [2064] [] [] [] [((0,0),(1,0))] [2066,2067,2068,2069] CONDITIONAL_S
Y_MEAS 2067 [(1,0)] HALF_D_PLUS_2 [2064] [] [] [] [] [2066,2067,2068,2069] CONDITIONAL_S
IDLE 2068 [(0,0)] HALF_D_PLUS_2 [2064] [] [] [] [] [2066,2067,2068,2069] CONDITIONAL_S
DISCARD 2069 [(1,0)] 0 [2064] [] [] [] [] [2066,2067,2068,2069] CONDITIONAL_S
IDLE 2070 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 2071 [(0,1)] D [] [] [] [] [] [] none
MERGE 2072 [(0,1),(0,0)] D [] [2074,2075,2076,2077] [] [] [((0,0),(0,1))] [] none
DISCARD 2073 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2074 [(0,1),(0,0)] D [2072] [] [] [] [((0,0),(0,1))] [2074,2075,2076,2077] CONDITIONAL_S
Y_MEAS 2075 [(0,1)] HALF_D_PLUS_2 [2072] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
IDLE 2076 [(0,0)] HALF_D_PLUS_2 [2072] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
DISCARD 2077 [(0,1)] 0 [2072] [] [] [] [] [2074,2075,2076,2077] CONDITIONAL_S
IDLE 2078 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 2079 [(1,0)] D [] [] [] [] [] [] none
MERGE 2080 [(1,0),(0,0)] D [] [2082,2083,2084,2085] [] [] [((0,0),(1,0))] [] none
DISCARD 2081 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2082 [(1,0),(0,0)] D [2080] [] [] [] [((0,0),(1,0))] [2082,2083,2084,2085] CONDITIONAL_S
Y_MEAS 2083 [(1,0)] HALF_D_PLUS_2 [2080] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
IDLE 2084 [(0,0)] HALF_D_PLUS_2 [2080] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
DISCARD 2085 [(1,0)] 0 [2080] [] [] [] [] [2082,2083,2084,2085] CONDITIONAL_S
IDLE 2086 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 2087 [(0,1)] D [] [] [] [] [] [] none
MERGE 2088 [(0,1),(0,0)] D [] [2090,2091,2092,2093] [] [] [((0,0),(0,1))] [] none
DISCARD 2089 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2090 [(0,1),(0,0)] D [2088] [] [] [] [((0,0),(0,1))] [2090,2091,2092,2093] CONDITIONAL_S
Y_MEAS 2091 [(0,1)] HALF_D_PLUS_2 [2088] [] [] [] [] [2090,2091,2092,2093] CONDITIONAL_S
IDLE 2092 [(0,0)] HALF_D_PLUS_2 [2088] [] [] [] [] [2090,2091,2092,2093] CONDITIONAL_S
DISCARD 2093 [(0,1)] 0 [2088] [] [] [] [] [2090,2091,2092,2093] CONDITIONAL_S
IDLE 2094 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 2095 [(1,0)] D [] [] [] [] [] [] none
MERGE 2096 [(1,0),(0,0)] D [] [2098,2099,2100,2101] [] [] [((0,0),(1,0))] [] none
DISCARD 2097 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2098 [(1,0),(0,0)] D [2096] [] [] [] [((0,0),(1,0))] [2098,2099,2100,2101] CONDITIONAL_S
Y_MEAS 2099 [(1,0)] HALF_D_PLUS_2 [2096] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
IDLE 2100 [(0,0)] HALF_D_PLUS_2 [2096] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
DISCARD 2101 [(1,0)] 0 [2096] [] [] [] [] [2098,2099,2100,2101] CONDITIONAL_S
IDLE 2102 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 2103 [(0,1)] D [] [] [] [] [] [] none
MERGE 2104 [(0,1),(0,0)] D [] [2106,2107,2108,2109] [] [] [((0,0),(0,1))] [] none
DISCARD 2105 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2106 [(0,1),(0,0)] D [2104] [] [] [] [((0,0),(0,1))] [2106,2107,2108,2109] CONDITIONAL_S
Y_MEAS 2107 [(0,1)] HALF_D_PLUS_2 [2104] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
IDLE 2108 [(0,0)] HALF_D_PLUS_2 [2104] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
DISCARD 2109 [(0,1)] 0 [2104] [] [] [] [] [2106,2107,2108,2109] CONDITIONAL_S
IDLE 2110 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 2111 [(1,0)] D [] [] [] [] [] [] none
MERGE 2112 [(1,0),(0,0)] D [] [2114,2115,2116,2117] [] [] [((0,0),(1,0))] [] none
DISCARD 2113 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2114 [(1,0),(0,0)] D [2112] [] [] [] [((0,0),(1,0))] [2114,2115,2116,2117] CONDITIONAL_S
Y_MEAS 2115 [(1,0)] HALF_D_PLUS_2 [2112] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
IDLE 2116 [(0,0)] HALF_D_PLUS_2 [2112] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
DISCARD 2117 [(1,0)] 0 [2112] [] [] [] [] [2114,2115,2116,2117] CONDITIONAL_S
IDLE 2118 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 2119 [(0,1)] D [] [] [] [] [] [] none
MERGE 2120 [(0,1),(0,0)] D [] [2122,2123,2124,2125] [] [] [((0,0),(0,1))] [] none
DISCARD 2121 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2122 [(0,1),(0,0)] D [2120] [] [] [] [((0,0),(0,1))] [2122,2123,2124,2125] CONDITIONAL_S
Y_MEAS 2123 [(0,1)] HALF_D_PLUS_2 [2120] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
IDLE 2124 [(0,0)] HALF_D_PLUS_2 [2120] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
DISCARD 2125 [(0,1)] 0 [2120] [] [] [] [] [2122,2123,2124,2125] CONDITIONAL_S
IDLE 2126 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 2127 [(1,0)] D [] [] [] [] [] [] none
MERGE 2128 [(1,0),(0,0)] D [] [2130,2131,2132,2133] [] [] [((0,0),(1,0))] [] none
DISCARD 2129 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2130 [(1,0),(0,0)] D [2128] [] [] [] [((0,0),(1,0))] [2130,2131,2132,2133] CONDITIONAL_S
Y_MEAS 2131 [(1,0)] HALF_D_PLUS_2 [2128] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
IDLE 2132 [(0,0)] HALF_D_PLUS_2 [2128] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
DISCARD 2133 [(1,0)] 0 [2128] [] [] [] [] [2130,2131,2132,2133] CONDITIONAL_S
IDLE 2134 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 2135 [(0,1)] D [] [] [] [] [] [] none
MERGE 2136 [(0,1),(0,0)] D [] [2138,2139,2140,2141] [] [] [((0,0),(0,1))] [] none
DISCARD 2137 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2138 [(0,1),(0,0)] D [2136] [] [] [] [((0,0),(0,1))] [2138,2139,2140,2141] CONDITIONAL_S
Y_MEAS 2139 [(0,1)] HALF_D_PLUS_2 [2136] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
IDLE 2140 [(0,0)] HALF_D_PLUS_2 [2136] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
DISCARD 2141 [(0,1)] 0 [2136] [] [] [] [] [2138,2139,2140,2141] CONDITIONAL_S
IDLE 2142 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 2143 [(1,0)] D [] [] [] [] [] [] none
MERGE 2144 [(1,0),(0,0)] D [] [2146,2147,2148,2149] [] [] [((0,0),(1,0))] [] none
DISCARD 2145 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2146 [(1,0),(0,0)] D [2144] [] [] [] [((0,0),(1,0))] [2146,2147,2148,2149] CONDITIONAL_S
Y_MEAS 2147 [(1,0)] HALF_D_PLUS_2 [2144] [] [] [] [] [2146,2147,2148,2149] CONDITIONAL_S
IDLE 2148 [(0,0)] HALF_D_PLUS_2 [2144] [] [] [] [] [2146,2147,2148,2149] CONDITIONAL_S
DISCARD 2149 [(1,0)] 0 [2144] [] [] [] [] [2146,2147,2148,2149] CONDITIONAL_S
IDLE 2150 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 2151 [(0,1)] D [] [] [] [] [] [] none
MERGE 2152 [(0,1),(0,0)] D [] [2154,2155,2156,2157] [] [] [((0,0),(0,1))] [] none
DISCARD 2153 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2154 [(0,1),(0,0)] D [2152] [] [] [] [((0,0),(0,1))] [2154,2155,2156,2157] CONDITIONAL_S
Y_MEAS 2155 [(0,1)] HALF_D_PLUS_2 [2152] [] [] [] [] [2154,2155,2156,2157] CONDITIONAL_S
IDLE 2156 [(0,0)] HALF_D_PLUS_2 [2152] [] [] [] [] [2154,2155,2156,2157] CONDITIONAL_S
DISCARD 2157 [(0,1)] 0 [2152] [] [] [] [] [2154,2155,2156,2157] CONDITIONAL_S
IDLE 2158 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 2159 [(1,0)] D [] [] [] [] [] [] none
MERGE 2160 [(1,0),(0,0)] D [] [2162,2163,2164,2165] [] [] [((0,0),(1,0))] [] none
DISCARD 2161 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2162 [(1,0),(0,0)] D [2160] [] [] [] [((0,0),(1,0))] [2162,2163,2164,2165] CONDITIONAL_S
Y_MEAS 2163 [(1,0)] HALF_D_PLUS_2 [2160] [] [] [] [] [2162,2163,2164,2165] CONDITIONAL_S
IDLE 2164 [(0,0)] HALF_D_PLUS_2 [2160] [] [] [] [] [2162,2163,2164,2165] CONDITIONAL_S
DISCARD 2165 [(1,0)] 0 [2160] [] [] [] [] [2162,2163,2164,2165] CONDITIONAL_S
IDLE 2166 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 2167 [(0,1)] D [] [] [] [] [] [] none
MERGE 2168 [(0,1),(0,0)] D [] [2170,2171,2172,2173] [] [] [((0,0),(0,1))] [] none
DISCARD 2169 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2170 [(0,1),(0,0)] D [2168] [] [] [] [((0,0),(0,1))] [2170,2171,2172,2173] CONDITIONAL_S
Y_MEAS 2171 [(0,1)] HALF_D_PLUS_2 [2168] [] [] [] [] [2170,2171,2172,2173] CONDITIONAL_S
IDLE 2172 [(0,0)] HALF_D_PLUS_2 [2168] [] [] [] [] [2170,2171,2172,2173] CONDITIONAL_S
DISCARD 2173 [(0,1)] 0 [2168] [] [] [] [] [2170,2171,2172,2173] CONDITIONAL_S
IDLE 2174 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 2175 [(1,0)] D [] [] [] [] [] [] none
MERGE 2176 [(1,0),(0,0)] D [] [2178,2179,2180,2181] [] [] [((0,0),(1,0))] [] none
DISCARD 2177 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2178 [(1,0),(0,0)] D [2176] [] [] [] [((0,0),(1,0))] [2178,2179,2180,2181] CONDITIONAL_S
Y_MEAS 2179 [(1,0)] HALF_D_PLUS_2 [2176] [] [] [] [] [2178,2179,2180,2181] CONDITIONAL_S
IDLE 2180 [(0,0)] HALF_D_PLUS_2 [2176] [] [] [] [] [2178,2179,2180,2181] CONDITIONAL_S
DISCARD 2181 [(1,0)] 0 [2176] [] [] [] [] [2178,2179,2180,2181] CONDITIONAL_S
IDLE 2182 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 2183 [(0,1)] D [] [] [] [] [] [] none
MERGE 2184 [(0,1),(0,0)] D [] [2186,2187,2188,2189] [] [] [((0,0),(0,1))] [] none
DISCARD 2185 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2186 [(0,1),(0,0)] D [2184] [] [] [] [((0,0),(0,1))] [2186,2187,2188,2189] CONDITIONAL_S
Y_MEAS 2187 [(0,1)] HALF_D_PLUS_2 [2184] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
IDLE 2188 [(0,0)] HALF_D_PLUS_2 [2184] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
DISCARD 2189 [(0,1)] 0 [2184] [] [] [] [] [2186,2187,2188,2189] CONDITIONAL_S
IDLE 2190 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2191 [(1,0)] D [] [] [] [] [] [] none
MERGE 2192 [(1,0),(0,0)] D [] [2194,2195,2196,2197] [] [] [((0,0),(1,0))] [] none
DISCARD 2193 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2194 [(1,0),(0,0)] D [2192] [] [] [] [((0,0),(1,0))] [2194,2195,2196,2197] CONDITIONAL_S
Y_MEAS 2195 [(1,0)] HALF_D_PLUS_2 [2192] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
IDLE 2196 [(0,0)] HALF_D_PLUS_2 [2192] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
DISCARD 2197 [(1,0)] 0 [2192] [] [] [] [] [2194,2195,2196,2197] CONDITIONAL_S
IDLE 2198 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 2199 [(0,1)] D [] [] [] [] [] [] none
MERGE 2200 [(0,1),(0,0)] D [] [2202,2203,2204,2205] [] [] [((0,0),(0,1))] [] none
DISCARD 2201 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2202 [(0,1),(0,0)] D [2200] [] [] [] [((0,0),(0,1))] [2202,2203,2204,2205] CONDITIONAL_S
Y_MEAS 2203 [(0,1)] HALF_D_PLUS_2 [2200] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
IDLE 2204 [(0,0)] HALF_D_PLUS_2 [2200] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
DISCARD 2205 [(0,1)] 0 [2200] [] [] [] [] [2202,2203,2204,2205] CONDITIONAL_S
IDLE 2206 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 2207 [(1,0)] D [] [] [] [] [] [] none
MERGE 2208 [(1,0),(0,0)] D [] [2210,2211,2212,2213] [] [] [((0,0),(1,0))] [] none
DISCARD 2209 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2210 [(1,0),(0,0)] D [2208] [] [] [] [((0,0),(1,0))] [2210,2211,2212,2213] CONDITIONAL_S
Y_MEAS 2211 [(1,0)] HALF_D_PLUS_2 [2208] [] [] [] [] [2210,2211,2212,2213] CONDITIONAL_S
IDLE 2212 [(0,0)] HALF_D_PLUS_2 [2208] [] [] [] [] [2210,2211,2212,2213] CONDITIONAL_S
DISCARD 2213 [(1,0)] 0 [2208] [] [] [] [] [2210,2211,2212,2213] CONDITIONAL_S
IDLE 2214 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 2215 [(0,1)] D [] [] [] [] [] [] none
MERGE 2216 [(0,1),(0,0)] D [] [2218,2219,2220,2221] [] [] [((0,0),(0,1))] [] none
DISCARD 2217 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2218 [(0,1),(0,0)] D [2216] [] [] [] [((0,0),(0,1))] [2218,2219,2220,2221] CONDITIONAL_S
Y_MEAS 2219 [(0,1)] HALF_D_PLUS_2 [2216] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
IDLE 2220 [(0,0)] HALF_D_PLUS_2 [2216] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
DISCARD 2221 [(0,1)] 0 [2216] [] [] [] [] [2218,2219,2220,2221] CONDITIONAL_S
IDLE 2222 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 2223 [(1,0)] D [] [] [] [] [] [] none
MERGE 2224 [(1,0),(0,0)] D [] [2226,2227,2228,2229] [] [] [((0,0),(1,0))] [] none
DISCARD 2225 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2226 [(1,0),(0,0)] D [2224] [] [] [] [((0,0),(1,0))] [2226,2227,2228,2229] CONDITIONAL_S
Y_MEAS 2227 [(1,0)] HALF_D_PLUS_2 [2224] [] [] [] [] [2226,2227,2228,2229] CONDITIONAL_S
IDLE 2228 [(0,0)] HALF_D_PLUS_2 [2224] [] [] [] [] [2226,2227,2228,2229] CONDITIONAL_S
DISCARD 2229 [(1,0)] 0 [2224] [] [] [] [] [2226,2227,2228,2229] CONDITIONAL_S
IDLE 2230 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 2231 [(0,1)] D [] [] [] [] [] [] none
MERGE 2232 [(0,1),(0,0)] D [] [2234,2235,2236,2237] [] [] [((0,0),(0,1))] [] none
DISCARD 2233 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2234 [(0,1),(0,0)] D [2232] [] [] [] [((0,0),(0,1))] [2234,2235,2236,2237] CONDITIONAL_S
Y_MEAS 2235 [(0,1)] HALF_D_PLUS_2 [2232] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
IDLE 2236 [(0,0)] HALF_D_PLUS_2 [2232] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
DISCARD 2237 [(0,1)] 0 [2232] [] [] [] [] [2234,2235,2236,2237] CONDITIONAL_S
IDLE 2238 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 2239 [(1,0)] D [] [] [] [] [] [] none
MERGE 2240 [(1,0),(0,0)] D [] [2242,2243,2244,2245] [] [] [((0,0),(1,0))] [] none
DISCARD 2241 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2242 [(1,0),(0,0)] D [2240] [] [] [] [((0,0),(1,0))] [2242,2243,2244,2245] CONDITIONAL_S
Y_MEAS 2243 [(1,0)] HALF_D_PLUS_2 [2240] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
IDLE 2244 [(0,0)] HALF_D_PLUS_2 [2240] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
DISCARD 2245 [(1,0)] 0 [2240] [] [] [] [] [2242,2243,2244,2245] CONDITIONAL_S
IDLE 2246 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 2247 [(0,1)] D [] [] [] [] [] [] none
MERGE 2248 [(0,1),(0,0)] D [] [2250,2251,2252,2253] [] [] [((0,0),(0,1))] [] none
DISCARD 2249 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2250 [(0,1),(0,0)] D [2248] [] [] [] [((0,0),(0,1))] [2250,2251,2252,2253] CONDITIONAL_S
Y_MEAS 2251 [(0,1)] HALF_D_PLUS_2 [2248] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
IDLE 2252 [(0,0)] HALF_D_PLUS_2 [2248] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
DISCARD 2253 [(0,1)] 0 [2248] [] [] [] [] [2250,2251,2252,2253] CONDITIONAL_S
IDLE 2254 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 2255 [(1,0)] D [] [] [] [] [] [] none
MERGE 2256 [(1,0),(0,0)] D [] [2258,2259,2260,2261] [] [] [((0,0),(1,0))] [] none
DISCARD 2257 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2258 [(1,0),(0,0)] D [2256] [] [] [] [((0,0),(1,0))] [2258,2259,2260,2261] CONDITIONAL_S
Y_MEAS 2259 [(1,0)] HALF_D_PLUS_2 [2256] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
IDLE 2260 [(0,0)] HALF_D_PLUS_2 [2256] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
DISCARD 2261 [(1,0)] 0 [2256] [] [] [] [] [2258,2259,2260,2261] CONDITIONAL_S
IDLE 2262 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 2263 [(0,1)] D [] [] [] [] [] [] none
MERGE 2264 [(0,1),(0,0)] D [] [2266,2267,2268,2269] [] [] [((0,0),(0,1))] [] none
DISCARD 2265 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2266 [(0,1),(0,0)] D [2264] [] [] [] [((0,0),(0,1))] [2266,2267,2268,2269] CONDITIONAL_S
Y_MEAS 2267 [(0,1)] HALF_D_PLUS_2 [2264] [] [] [] [] [2266,2267,2268,2269] CONDITIONAL_S
IDLE 2268 [(0,0)] HALF_D_PLUS_2 [2264] [] [] [] [] [2266,2267,2268,2269] CONDITIONAL_S
DISCARD 2269 [(0,1)] 0 [2264] [] [] [] [] [2266,2267,2268,2269] CONDITIONAL_S
IDLE 2270 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 2271 [(1,0)] D [] [] [] [] [] [] none
MERGE 2272 [(1,0),(0,0)] D [] [2274,2275,2276,2277] [] [] [((0,0),(1,0))] [] none
DISCARD 2273 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2274 [(1,0),(0,0)] D [2272] [] [] [] [((0,0),(1,0))] [2274,2275,2276,2277] CONDITIONAL_S
Y_MEAS 2275 [(1,0)] HALF_D_PLUS_2 [2272] [] [] [] [] [2274,2275,2276,2277] CONDITIONAL_S
IDLE 2276 [(0,0)] HALF_D_PLUS_2 [2272] [] [] [] [] [2274,2275,2276,2277] CONDITIONAL_S
DISCARD 2277 [(1,0)] 0 [2272] [] [] [] [] [2274,2275,2276,2277] CONDITIONAL_S
IDLE 2278 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 2279 [(0,1)] D [] [] [] [] [] [] none
MERGE 2280 [(0,1),(0,0)] D [] [2282,2283,2284,2285] [] [] [((0,0),(0,1))] [] none
DISCARD 2281 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2282 [(0,1),(0,0)] D [2280] [] [] [] [((0,0),(0,1))] [2282,2283,2284,2285] CONDITIONAL_S
Y_MEAS 2283 [(0,1)] HALF_D_PLUS_2 [2280] [] [] [] [] [2282,2283,2284,2285] CONDITIONAL_S
IDLE 2284 [(0,0)] HALF_D_PLUS_2 [2280] [] [] [] [] [2282,2283,2284,2285] CONDITIONAL_S
DISCARD 2285 [(0,1)] 0 [2280] [] [] [] [] [2282,2283,2284,2285] CONDITIONAL_S
IDLE 2286 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 2287 [(1,0)] D [] [] [] [] [] [] none
MERGE 2288 [(1,0),(0,0)] D [] [2290,2291,2292,2293] [] [] [((0,0),(1,0))] [] none
DISCARD 2289 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2290 [(1,0),(0,0)] D [2288] [] [] [] [((0,0),(1,0))] [2290,2291,2292,2293] CONDITIONAL_S
Y_MEAS 2291 [(1,0)] HALF_D_PLUS_2 [2288] [] [] [] [] [2290,2291,2292,2293] CONDITIONAL_S
IDLE 2292 [(0,0)] HALF_D_PLUS_2 [2288] [] [] [] [] [2290,2291,2292,2293] CONDITIONAL_S
DISCARD 2293 [(1,0)] 0 [2288] [] [] [] [] [2290,2291,2292,2293] CONDITIONAL_S
IDLE 2294 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 2295 [(0,1)] D [] [] [] [] [] [] none
MERGE 2296 [(0,1),(0,0)] D [] [2298,2299,2300,2301] [] [] [((0,0),(0,1))] [] none
DISCARD 2297 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2298 [(0,1),(0,0)] D [2296] [] [] [] [((0,0),(0,1))] [2298,2299,2300,2301] CONDITIONAL_S
Y_MEAS 2299 [(0,1)] HALF_D_PLUS_2 [2296] [] [] [] [] [2298,2299,2300,2301] CONDITIONAL_S
IDLE 2300 [(0,0)] HALF_D_PLUS_2 [2296] [] [] [] [] [2298,2299,2300,2301] CONDITIONAL_S
DISCARD 2301 [(0,1)] 0 [2296] [] [] [] [] [2298,2299,2300,2301] CONDITIONAL_S
IDLE 2302 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 2303 [(1,0)] D [] [] [] [] [] [] none
MERGE 2304 [(1,0),(0,0)] D [] [2306,2307,2308,2309] [] [] [((0,0),(1,0))] [] none
DISCARD 2305 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2306 [(1,0),(0,0)] D [2304] [] [] [] [((0,0),(1,0))] [2306,2307,2308,2309] CONDITIONAL_S
Y_MEAS 2307 [(1,0)] HALF_D_PLUS_2 [2304] [] [] [] [] [2306,2307,2308,2309] CONDITIONAL_S
IDLE 2308 [(0,0)] HALF_D_PLUS_2 [2304] [] [] [] [] [2306,2307,2308,2309] CONDITIONAL_S
DISCARD 2309 [(1,0)] 0 [2304] [] [] [] [] [2306,2307,2308,2309] CONDITIONAL_S
IDLE 2310 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 2311 [(0,1)] D [] [] [] [] [] [] none
MERGE 2312 [(0,1),(0,0)] D [] [2314,2315,2316,2317] [] [] [((0,0),(0,1))] [] none
DISCARD 2313 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2314 [(0,1),(0,0)] D [2312] [] [] [] [((0,0),(0,1))] [2314,2315,2316,2317] CONDITIONAL_S
Y_MEAS 2315 [(0,1)] HALF_D_PLUS_2 [2312] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
IDLE 2316 [(0,0)] HALF_D_PLUS_2 [2312] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
DISCARD 2317 [(0,1)] 0 [2312] [] [] [] [] [2314,2315,2316,2317] CONDITIONAL_S
IDLE 2318 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 2319 [(1,0)] D [] [] [] [] [] [] none
MERGE 2320 [(1,0),(0,0)] D [] [2322,2323,2324,2325] [] [] [((0,0),(1,0))] [] none
DISCARD 2321 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2322 [(1,0),(0,0)] D [2320] [] [] [] [((0,0),(1,0))] [2322,2323,2324,2325] CONDITIONAL_S
Y_MEAS 2323 [(1,0)] HALF_D_PLUS_2 [2320] [] [] [] [] [2322,2323,2324,2325] CONDITIONAL_S
IDLE 2324 [(0,0)] HALF_D_PLUS_2 [2320] [] [] [] [] [2322,2323,2324,2325] CONDITIONAL_S
DISCARD 2325 [(1,0)] 0 [2320] [] [] [] [] [2322,2323,2324,2325] CONDITIONAL_S
IDLE 2326 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 2327 [(0,1)] D [] [] [] [] [] [] none
MERGE 2328 [(0,1),(0,0)] D [] [2330,2331,2332,2333] [] [] [((0,0),(0,1))] [] none
DISCARD 2329 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2330 [(0,1),(0,0)] D [2328] [] [] [] [((0,0),(0,1))] [2330,2331,2332,2333] CONDITIONAL_S
Y_MEAS 2331 [(0,1)] HALF_D_PLUS_2 [2328] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
IDLE 2332 [(0,0)] HALF_D_PLUS_2 [2328] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
DISCARD 2333 [(0,1)] 0 [2328] [] [] [] [] [2330,2331,2332,2333] CONDITIONAL_S
IDLE 2334 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 2335 [(1,0)] D [] [] [] [] [] [] none
MERGE 2336 [(1,0),(0,0)] D [] [2338,2339,2340,2341] [] [] [((0,0),(1,0))] [] none
DISCARD 2337 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2338 [(1,0),(0,0)] D [2336] [] [] [] [((0,0),(1,0))] [2338,2339,2340,2341] CONDITIONAL_S
Y_MEAS 2339 [(1,0)] HALF_D_PLUS_2 [2336] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
IDLE 2340 [(0,0)] HALF_D_PLUS_2 [2336] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
DISCARD 2341 [(1,0)] 0 [2336] [] [] [] [] [2338,2339,2340,2341] CONDITIONAL_S
IDLE 2342 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 2343 [(0,1)] D [] [] [] [] [] [] none
MERGE 2344 [(0,1),(0,0)] D [] [2346,2347,2348,2349] [] [] [((0,0),(0,1))] [] none
DISCARD 2345 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2346 [(0,1),(0,0)] D [2344] [] [] [] [((0,0),(0,1))] [2346,2347,2348,2349] CONDITIONAL_S
Y_MEAS 2347 [(0,1)] HALF_D_PLUS_2 [2344] [] [] [] [] [2346,2347,2348,2349] CONDITIONAL_S
IDLE 2348 [(0,0)] HALF_D_PLUS_2 [2344] [] [] [] [] [2346,2347,2348,2349] CONDITIONAL_S
DISCARD 2349 [(0,1)] 0 [2344] [] [] [] [] [2346,2347,2348,2349] CONDITIONAL_S
IDLE 2350 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 2351 [(1,0)] D [] [] [] [] [] [] none
MERGE 2352 [(1,0),(0,0)] D [] [2354,2355,2356,2357] [] [] [((0,0),(1,0))] [] none
DISCARD 2353 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2354 [(1,0),(0,0)] D [2352] [] [] [] [((0,0),(1,0))] [2354,2355,2356,2357] CONDITIONAL_S
Y_MEAS 2355 [(1,0)] HALF_D_PLUS_2 [2352] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
IDLE 2356 [(0,0)] HALF_D_PLUS_2 [2352] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
DISCARD 2357 [(1,0)] 0 [2352] [] [] [] [] [2354,2355,2356,2357] CONDITIONAL_S
IDLE 2358 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 2359 [(0,1)] D [] [] [] [] [] [] none
MERGE 2360 [(0,1),(0,0)] D [] [2362,2363,2364,2365] [] [] [((0,0),(0,1))] [] none
DISCARD 2361 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2362 [(0,1),(0,0)] D [2360] [] [] [] [((0,0),(0,1))] [2362,2363,2364,2365] CONDITIONAL_S
Y_MEAS 2363 [(0,1)] HALF_D_PLUS_2 [2360] [] [] [] [] [2362,2363,2364,2365] CONDITIONAL_S
IDLE 2364 [(0,0)] HALF_D_PLUS_2 [2360] [] [] [] [] [2362,2363,2364,2365] CONDITIONAL_S
DISCARD 2365 [(0,1)] 0 [2360] [] [] [] [] [2362,2363,2364,2365] CONDITIONAL_S
IDLE 2366 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 2367 [(1,0)] D [] [] [] [] [] [] none
MERGE 2368 [(1,0),(0,0)] D [] [2370,2371,2372,2373] [] [] [((0,0),(1,0))] [] none
DISCARD 2369 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2370 [(1,0),(0,0)] D [2368] [] [] [] [((0,0),(1,0))] [2370,2371,2372,2373] CONDITIONAL_S
Y_MEAS 2371 [(1,0)] HALF_D_PLUS_2 [2368] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
IDLE 2372 [(0,0)] HALF_D_PLUS_2 [2368] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
DISCARD 2373 [(1,0)] 0 [2368] [] [] [] [] [2370,2371,2372,2373] CONDITIONAL_S
IDLE 2374 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 2375 [(0,1)] D [] [] [] [] [] [] none
MERGE 2376 [(0,1),(0,0)] D [] [2378,2379,2380,2381] [] [] [((0,0),(0,1))] [] none
DISCARD 2377 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2378 [(0,1),(0,0)] D [2376] [] [] [] [((0,0),(0,1))] [2378,2379,2380,2381] CONDITIONAL_S
Y_MEAS 2379 [(0,1)] HALF_D_PLUS_2 [2376] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
IDLE 2380 [(0,0)] HALF_D_PLUS_2 [2376] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
DISCARD 2381 [(0,1)] 0 [2376] [] [] [] [] [2378,2379,2380,2381] CONDITIONAL_S
IDLE 2382 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 2383 [(1,0)] D [] [] [] [] [] [] none
MERGE 2384 [(1,0),(0,0)] D [] [2386,2387,2388,2389] [] [] [((0,0),(1,0))] [] none
DISCARD 2385 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2386 [(1,0),(0,0)] D [2384] [] [] [] [((0,0),(1,0))] [2386,2387,2388,2389] CONDITIONAL_S
Y_MEAS 2387 [(1,0)] HALF_D_PLUS_2 [2384] [] [] [] [] [2386,2387,2388,2389] CONDITIONAL_S
IDLE 2388 [(0,0)] HALF_D_PLUS_2 [2384] [] [] [] [] [2386,2387,2388,2389] CONDITIONAL_S
DISCARD 2389 [(1,0)] 0 [2384] [] [] [] [] [2386,2387,2388,2389] CONDITIONAL_S
IDLE 2390 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 2391 [(0,1)] D [] [] [] [] [] [] none
MERGE 2392 [(0,1),(0,0)] D [] [2394,2395,2396,2397] [] [] [((0,0),(0,1))] [] none
DISCARD 2393 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2394 [(0,1),(0,0)] D [2392] [] [] [] [((0,0),(0,1))] [2394,2395,2396,2397] CONDITIONAL_S
Y_MEAS 2395 [(0,1)] HALF_D_PLUS_2 [2392] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
IDLE 2396 [(0,0)] HALF_D_PLUS_2 [2392] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
DISCARD 2397 [(0,1)] 0 [2392] [] [] [] [] [2394,2395,2396,2397] CONDITIONAL_S
IDLE 2398 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 2399 [(1,0)] D [] [] [] [] [] [] none
MERGE 2400 [(1,0),(0,0)] D [] [2402,2403,2404,2405] [] [] [((0,0),(1,0))] [] none
DISCARD 2401 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2402 [(1,0),(0,0)] D [2400] [] [] [] [((0,0),(1,0))] [2402,2403,2404,2405] CONDITIONAL_S
Y_MEAS 2403 [(1,0)] HALF_D_PLUS_2 [2400] [] [] [] [] [2402,2403,2404,2405] CONDITIONAL_S
IDLE 2404 [(0,0)] HALF_D_PLUS_2 [2400] [] [] [] [] [2402,2403,2404,2405] CONDITIONAL_S
DISCARD 2405 [(1,0)] 0 [2400] [] [] [] [] [2402,2403,2404,2405] CONDITIONAL_S
IDLE 2406 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 2407 [(0,1)] D [] [] [] [] [] [] none
MERGE 2408 [(0,1),(0,0)] D [] [2410,2411,2412,2413] [] [] [((0,0),(0,1))] [] none
DISCARD 2409 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2410 [(0,1),(0,0)] D [2408] [] [] [] [((0,0),(0,1))] [2410,2411,2412,2413] CONDITIONAL_S
Y_MEAS 2411 [(0,1)] HALF_D_PLUS_2 [2408] [] [] [] [] [2410,2411,2412,2413] CONDITIONAL_S
IDLE 2412 [(0,0)] HALF_D_PLUS_2 [2408] [] [] [] [] [2410,2411,2412,2413] CONDITIONAL_S
DISCARD 2413 [(0,1)] 0 [2408] [] [] [] [] [2410,2411,2412,2413] CONDITIONAL_S
IDLE 2414 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 2415 [(1,0)] D [] [] [] [] [] [] none
MERGE 2416 [(1,0),(0,0)] D [] [2418,2419,2420,2421] [] [] [((0,0),(1,0))] [] none
DISCARD 2417 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2418 [(1,0),(0,0)] D [2416] [] [] [] [((0,0),(1,0))] [2418,2419,2420,2421] CONDITIONAL_S
Y_MEAS 2419 [(1,0)] HALF_D_PLUS_2 [2416] [] [] [] [] [2418,2419,2420,2421] CONDITIONAL_S
IDLE 2420 [(0,0)] HALF_D_PLUS_2 [2416] [] [] [] [] [2418,2419,2420,2421] CONDITIONAL_S
DISCARD 2421 [(1,0)] 0 [2416] [] [] [] [] [2418,2419,2420,2421] CONDITIONAL_S
IDLE 2422 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 2423 [(0,1)] D [] [] [] [] [] [] none
MERGE 2424 [(0,1),(0,0)] D [] [2426,2427,2428,2429] [] [] [((0,0),(0,1))] [] none
DISCARD 2425 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2426 [(0,1),(0,0)] D [2424] [] [] [] [((0,0),(0,1))] [2426,2427,2428,2429] CONDITIONAL_S
Y_MEAS 2427 [(0,1)] HALF_D_PLUS_2 [2424] [] [] [] [] [2426,2427,2428,2429] CONDITIONAL_S
IDLE 2428 [(0,0)] HALF_D_PLUS_2 [2424] [] [] [] [] [2426,2427,2428,2429] CONDITIONAL_S
DISCARD 2429 [(0,1)] 0 [2424] [] [] [] [] [2426,2427,2428,2429] CONDITIONAL_S
IDLE 2430 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 2431 [(1,0)] D [] [] [] [] [] [] none
MERGE 2432 [(1,0),(0,0)] D [] [2434,2435,2436,2437] [] [] [((0,0),(1,0))] [] none
DISCARD 2433 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2434 [(1,0),(0,0)] D [2432] [] [] [] [((0,0),(1,0))] [2434,2435,2436,2437] CONDITIONAL_S
Y_MEAS 2435 [(1,0)] HALF_D_PLUS_2 [2432] [] [] [] [] [2434,2435,2436,2437] CONDITIONAL_S
IDLE 2436 [(0,0)] HALF_D_PLUS_2 [2432] [] [] [] [] [2434,2435,2436,2437] CONDITIONAL_S
DISCARD 2437 [(1,0)] 0 [2432] [] [] [] [] [2434,2435,2436,2437] CONDITIONAL_S
IDLE 2438 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 2439 [(0,1)] D [] [] [] [] [] [] none
MERGE 2440 [(0,1),(0,0)] D [] [2442,2443,2444,2445] [] [] [((0,0),(0,1))] [] none
DISCARD 2441 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2442 [(0,1),(0,0)] D [2440] [] [] [] [((0,0),(0,1))] [2442,2443,2444,2445] CONDITIONAL_S
Y_MEAS 2443 [(0,1)] HALF_D_PLUS_2 [2440] [] [] [] [] [2442,2443,2444,2445] CONDITIONAL_S
IDLE 2444 [(0,0)] HALF_D_PLUS_2 [2440] [] [] [] [] [2442,2443,2444,2445] CONDITIONAL_S
DISCARD 2445 [(0,1)] 0 [2440] [] [] [] [] [2442,2443,2444,2445] CONDITIONAL_S
IDLE 2446 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 2447 [(1,0)] D [] [] [] [] [] [] none
MERGE 2448 [(1,0),(0,0)] D [] [2450,2451,2452,2453] [] [] [((0,0),(1,0))] [] none
DISCARD 2449 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2450 [(1,0),(0,0)] D [2448] [] [] [] [((0,0),(1,0))] [2450,2451,2452,2453] CONDITIONAL_S
Y_MEAS 2451 [(1,0)] HALF_D_PLUS_2 [2448] [] [] [] [] [2450,2451,2452,2453] CONDITIONAL_S
IDLE 2452 [(0,0)] HALF_D_PLUS_2 [2448] [] [] [] [] [2450,2451,2452,2453] CONDITIONAL_S
DISCARD 2453 [(1,0)] 0 [2448] [] [] [] [] [2450,2451,2452,2453] CONDITIONAL_S
IDLE 2454 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 2455 [(0,1)] D [] [] [] [] [] [] none
MERGE 2456 [(0,1),(0,0)] D [] [2458,2459,2460,2461] [] [] [((0,0),(0,1))] [] none
DISCARD 2457 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2458 [(0,1),(0,0)] D [2456] [] [] [] [((0,0),(0,1))] [2458,2459,2460,2461] CONDITIONAL_S
Y_MEAS 2459 [(0,1)] HALF_D_PLUS_2 [2456] [] [] [] [] [2458,2459,2460,2461] CONDITIONAL_S
IDLE 2460 [(0,0)] HALF_D_PLUS_2 [2456] [] [] [] [] [2458,2459,2460,2461] CONDITIONAL_S
DISCARD 2461 [(0,1)] 0 [2456] [] [] [] [] [2458,2459,2460,2461] CONDITIONAL_S
IDLE 2462 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 2463 [(1,0)] D [] [] [] [] [] [] none
MERGE 2464 [(1,0),(0,0)] D [] [2466,2467,2468,2469] [] [] [((0,0),(1,0))] [] none
DISCARD 2465 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2466 [(1,0),(0,0)] D [2464] [] [] [] [((0,0),(1,0))] [2466,2467,2468,2469] CONDITIONAL_S
Y_MEAS 2467 [(1,0)] HALF_D_PLUS_2 [2464] [] [] [] [] [2466,2467,2468,2469] CONDITIONAL_S
IDLE 2468 [(0,0)] HALF_D_PLUS_2 [2464] [] [] [] [] [2466,2467,2468,2469] CONDITIONAL_S
DISCARD 2469 [(1,0)] 0 [2464] [] [] [] [] [2466,2467,2468,2469] CONDITIONAL_S
IDLE 2470 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 2471 [(0,1)] D [] [] [] [] [] [] none
MERGE 2472 [(0,1),(0,0)] D [] [2474,2475,2476,2477] [] [] [((0,0),(0,1))] [] none
DISCARD 2473 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2474 [(0,1),(0,0)] D [2472] [] [] [] [((0,0),(0,1))] [2474,2475,2476,2477] CONDITIONAL_S
Y_MEAS 2475 [(0,1)] HALF_D_PLUS_2 [2472] [] [] [] [] [2474,2475,2476,2477] CONDITIONAL_S
IDLE 2476 [(0,0)] HALF_D_PLUS_2 [2472] [] [] [] [] [2474,2475,2476,2477] CONDITIONAL_S
DISCARD 2477 [(0,1)] 0 [2472] [] [] [] [] [2474,2475,2476,2477] CONDITIONAL_S
IDLE 2478 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 2479 [(1,0)] D [] [] [] [] [] [] none
MERGE 2480 [(1,0),(0,0)] D [] [2482,2483,2484,2485] [] [] [((0,0),(1,0))] [] none
DISCARD 2481 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2482 [(1,0),(0,0)] D [2480] [] [] [] [((0,0),(1,0))] [2482,2483,2484,2485] CONDITIONAL_S
Y_MEAS 2483 [(1,0)] HALF_D_PLUS_2 [2480] [] [] [] [] [2482,2483,2484,2485] CONDITIONAL_S
IDLE 2484 [(0,0)] HALF_D_PLUS_2 [2480] [] [] [] [] [2482,2483,2484,2485] CONDITIONAL_S
DISCARD 2485 [(1,0)] 0 [2480] [] [] [] [] [2482,2483,2484,2485] CONDITIONAL_S
IDLE 2486 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 2487 [(0,1)] D [] [] [] [] [] [] none
MERGE 2488 [(0,1),(0,0)] D [] [2490,2491,2492,2493] [] [] [((0,0),(0,1))] [] none
DISCARD 2489 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2490 [(0,1),(0,0)] D [2488] [] [] [] [((0,0),(0,1))] [2490,2491,2492,2493] CONDITIONAL_S
Y_MEAS 2491 [(0,1)] HALF_D_PLUS_2 [2488] [] [] [] [] [2490,2491,2492,2493] CONDITIONAL_S
IDLE 2492 [(0,0)] HALF_D_PLUS_2 [2488] [] [] [] [] [2490,2491,2492,2493] CONDITIONAL_S
DISCARD 2493 [(0,1)] 0 [2488] [] [] [] [] [2490,2491,2492,2493] CONDITIONAL_S
IDLE 2494 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 2495 [(1,0)] D [] [] [] [] [] [] none
MERGE 2496 [(1,0),(0,0)] D [] [2498,2499,2500,2501] [] [] [((0,0),(1,0))] [] none
DISCARD 2497 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2498 [(1,0),(0,0)] D [2496] [] [] [] [((0,0),(1,0))] [2498,2499,2500,2501] CONDITIONAL_S
Y_MEAS 2499 [(1,0)] HALF_D_PLUS_2 [2496] [] [] [] [] [2498,2499,2500,2501] CONDITIONAL_S
IDLE 2500 [(0,0)] HALF_D_PLUS_2 [2496] [] [] [] [] [2498,2499,2500,2501] CONDITIONAL_S
DISCARD 2501 [(1,0)] 0 [2496] [] [] [] [] [2498,2499,2500,2501] CONDITIONAL_S
IDLE 2502 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 2503 [(0,1)] D [] [] [] [] [] [] none
MERGE 2504 [(0,1),(0,0)] D [] [2506,2507,2508,2509] [] [] [((0,0),(0,1))] [] none
DISCARD 2505 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2506 [(0,1),(0,0)] D [2504] [] [] [] [((0,0),(0,1))] [2506,2507,2508,2509] CONDITIONAL_S
Y_MEAS 2507 [(0,1)] HALF_D_PLUS_2 [2504] [] [] [] [] [2506,2507,2508,2509] CONDITIONAL_S
IDLE 2508 [(0,0)] HALF_D_PLUS_2 [2504] [] [] [] [] [2506,2507,2508,2509] CONDITIONAL_S
DISCARD 2509 [(0,1)] 0 [2504] [] [] [] [] [2506,2507,2508,2509] CONDITIONAL_S
IDLE 2510 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 2511 [(1,0)] D [] [] [] [] [] [] none
MERGE 2512 [(1,0),(0,0)] D [] [2514,2515,2516,2517] [] [] [((0,0),(1,0))] [] none
DISCARD 2513 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2514 [(1,0),(0,0)] D [2512] [] [] [] [((0,0),(1,0))] [2514,2515,2516,2517] CONDITIONAL_S
Y_MEAS 2515 [(1,0)] HALF_D_PLUS_2 [2512] [] [] [] [] [2514,2515,2516,2517] CONDITIONAL_S
IDLE 2516 [(0,0)] HALF_D_PLUS_2 [2512] [] [] [] [] [2514,2515,2516,2517] CONDITIONAL_S
DISCARD 2517 [(1,0)] 0 [2512] [] [] [] [] [2514,2515,2516,2517] CONDITIONAL_S
IDLE 2518 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 2519 [(0,1)] D [] [] [] [] [] [] none
MERGE 2520 [(0,1),(0,0)] D [] [2522,2523,2524,2525] [] [] [((0,0),(0,1))] [] none
DISCARD 2521 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2522 [(0,1),(0,0)] D [2520] [] [] [] [((0,0),(0,1))] [2522,2523,2524,2525] CONDITIONAL_S
Y_MEAS 2523 [(0,1)] HALF_D_PLUS_2 [2520] [] [] [] [] [2522,2523,2524,2525] CONDITIONAL_S
IDLE 2524 [(0,0)] HALF_D_PLUS_2 [2520] [] [] [] [] [2522,2523,2524,2525] CONDITIONAL_S
DISCARD 2525 [(0,1)] 0 [2520] [] [] [] [] [2522,2523,2524,2525] CONDITIONAL_S
IDLE 2526 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 2527 [(1,0)] D [] [] [] [] [] [] none
MERGE 2528 [(1,0),(0,0)] D [] [2530,2531,2532,2533] [] [] [((0,0),(1,0))] [] none
DISCARD 2529 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2530 [(1,0),(0,0)] D [2528] [] [] [] [((0,0),(1,0))] [2530,2531,2532,2533] CONDITIONAL_S
Y_MEAS 2531 [(1,0)] HALF_D_PLUS_2 [2528] [] [] [] [] [2530,2531,2532,2533] CONDITIONAL_S
IDLE 2532 [(0,0)] HALF_D_PLUS_2 [2528] [] [] [] [] [2530,2531,2532,2533] CONDITIONAL_S
DISCARD 2533 [(1,0)] 0 [2528] [] [] [] [] [2530,2531,2532,2533] CONDITIONAL_S
IDLE 2534 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 2535 [(0,1)] D [] [] [] [] [] [] none
MERGE 2536 [(0,1),(0,0)] D [] [2538,2539,2540,2541] [] [] [((0,0),(0,1))] [] none
DISCARD 2537 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2538 [(0,1),(0,0)] D [2536] [] [] [] [((0,0),(0,1))] [2538,2539,2540,2541] CONDITIONAL_S
Y_MEAS 2539 [(0,1)] HALF_D_PLUS_2 [2536] [] [] [] [] [2538,2539,2540,2541] CONDITIONAL_S
IDLE 2540 [(0,0)] HALF_D_PLUS_2 [2536] [] [] [] [] [2538,2539,2540,2541] CONDITIONAL_S
DISCARD 2541 [(0,1)] 0 [2536] [] [] [] [] [2538,2539,2540,2541] CONDITIONAL_S
IDLE 2542 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 2543 [(1,0)] D [] [] [] [] [] [] none
MERGE 2544 [(1,0),(0,0)] D [] [2546,2547,2548,2549] [] [] [((0,0),(1,0))] [] none
DISCARD 2545 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2546 [(1,0),(0,0)] D [2544] [] [] [] [((0,0),(1,0))] [2546,2547,2548,2549] CONDITIONAL_S
Y_MEAS 2547 [(1,0)] HALF_D_PLUS_2 [2544] [] [] [] [] [2546,2547,2548,2549] CONDITIONAL_S
IDLE 2548 [(0,0)] HALF_D_PLUS_2 [2544] [] [] [] [] [2546,2547,2548,2549] CONDITIONAL_S
DISCARD 2549 [(1,0)] 0 [2544] [] [] [] [] [2546,2547,2548,2549] CONDITIONAL_S
IDLE 2550 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 2551 [(0,1)] D [] [] [] [] [] [] none
MERGE 2552 [(0,1),(0,0)] D [] [2554,2555,2556,2557] [] [] [((0,0),(0,1))] [] none
DISCARD 2553 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2554 [(0,1),(0,0)] D [2552] [] [] [] [((0,0),(0,1))] [2554,2555,2556,2557] CONDITIONAL_S
Y_MEAS 2555 [(0,1)] HALF_D_PLUS_2 [2552] [] [] [] [] [2554,2555,2556,2557] CONDITIONAL_S
IDLE 2556 [(0,0)] HALF_D_PLUS_2 [2552] [] [] [] [] [2554,2555,2556,2557] CONDITIONAL_S
DISCARD 2557 [(0,1)] 0 [2552] [] [] [] [] [2554,2555,2556,2557] CONDITIONAL_S
IDLE 2558 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 2559 [(1,0)] D [] [] [] [] [] [] none
MERGE 2560 [(1,0),(0,0)] D [] [2562,2563,2564,2565] [] [] [((0,0),(1,0))] [] none
DISCARD 2561 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2562 [(1,0),(0,0)] D [2560] [] [] [] [((0,0),(1,0))] [2562,2563,2564,2565] CONDITIONAL_S
Y_MEAS 2563 [(1,0)] HALF_D_PLUS_2 [2560] [] [] [] [] [2562,2563,2564,2565] CONDITIONAL_S
IDLE 2564 [(0,0)] HALF_D_PLUS_2 [2560] [] [] [] [] [2562,2563,2564,2565] CONDITIONAL_S
DISCARD 2565 [(1,0)] 0 [2560] [] [] [] [] [2562,2563,2564,2565] CONDITIONAL_S
IDLE 2566 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 2567 [(0,1)] D [] [] [] [] [] [] none
MERGE 2568 [(0,1),(0,0)] D [] [2570,2571,2572,2573] [] [] [((0,0),(0,1))] [] none
DISCARD 2569 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2570 [(0,1),(0,0)] D [2568] [] [] [] [((0,0),(0,1))] [2570,2571,2572,2573] CONDITIONAL_S
Y_MEAS 2571 [(0,1)] HALF_D_PLUS_2 [2568] [] [] [] [] [2570,2571,2572,2573] CONDITIONAL_S
IDLE 2572 [(0,0)] HALF_D_PLUS_2 [2568] [] [] [] [] [2570,2571,2572,2573] CONDITIONAL_S
DISCARD 2573 [(0,1)] 0 [2568] [] [] [] [] [2570,2571,2572,2573] CONDITIONAL_S
IDLE 2574 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 2575 [(1,0)] D [] [] [] [] [] [] none
MERGE 2576 [(1,0),(0,0)] D [] [2578,2579,2580,2581] [] [] [((0,0),(1,0))] [] none
DISCARD 2577 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2578 [(1,0),(0,0)] D [2576] [] [] [] [((0,0),(1,0))] [2578,2579,2580,2581] CONDITIONAL_S
Y_MEAS 2579 [(1,0)] HALF_D_PLUS_2 [2576] [] [] [] [] [2578,2579,2580,2581] CONDITIONAL_S
IDLE 2580 [(0,0)] HALF_D_PLUS_2 [2576] [] [] [] [] [2578,2579,2580,2581] CONDITIONAL_S
DISCARD 2581 [(1,0)] 0 [2576] [] [] [] [] [2578,2579,2580,2581] CONDITIONAL_S
IDLE 2582 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 2583 [(0,1)] D [] [] [] [] [] [] none
MERGE 2584 [(0,1),(0,0)] D [] [2586,2587,2588,2589] [] [] [((0,0),(0,1))] [] none
DISCARD 2585 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2586 [(0,1),(0,0)] D [2584] [] [] [] [((0,0),(0,1))] [2586,2587,2588,2589] CONDITIONAL_S
Y_MEAS 2587 [(0,1)] HALF_D_PLUS_2 [2584] [] [] [] [] [2586,2587,2588,2589] CONDITIONAL_S
IDLE 2588 [(0,0)] HALF_D_PLUS_2 [2584] [] [] [] [] [2586,2587,2588,2589] CONDITIONAL_S
DISCARD 2589 [(0,1)] 0 [2584] [] [] [] [] [2586,2587,2588,2589] CONDITIONAL_S
IDLE 2590 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 2591 [(1,0)] D [] [] [] [] [] [] none
MERGE 2592 [(1,0),(0,0)] D [] [2594,2595,2596,2597] [] [] [((0,0),(1,0))] [] none
DISCARD 2593 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2594 [(1,0),(0,0)] D [2592] [] [] [] [((0,0),(1,0))] [2594,2595,2596,2597] CONDITIONAL_S
Y_MEAS 2595 [(1,0)] HALF_D_PLUS_2 [2592] [] [] [] [] [2594,2595,2596,2597] CONDITIONAL_S
IDLE 2596 [(0,0)] HALF_D_PLUS_2 [2592] [] [] [] [] [2594,2595,2596,2597] CONDITIONAL_S
DISCARD 2597 [(1,0)] 0 [2592] [] [] [] [] [2594,2595,2596,2597] CONDITIONAL_S
IDLE 2598 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 2599 [(0,1)] D [] [] [] [] [] [] none
MERGE 2600 [(0,1),(0,0)] D [] [2602,2603,2604,2605] [] [] [((0,0),(0,1))] [] none
DISCARD 2601 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2602 [(0,1),(0,0)] D [2600] [] [] [] [((0,0),(0,1))] [2602,2603,2604,2605] CONDITIONAL_S
Y_MEAS 2603 [(0,1)] HALF_D_PLUS_2 [2600] [] [] [] [] [2602,2603,2604,2605] CONDITIONAL_S
IDLE 2604 [(0,0)] HALF_D_PLUS_2 [2600] [] [] [] [] [2602,2603,2604,2605] CONDITIONAL_S
DISCARD 2605 [(0,1)] 0 [2600] [] [] [] [] [2602,2603,2604,2605] CONDITIONAL_S
IDLE 2606 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 2607 [(1,0)] D [] [] [] [] [] [] none
MERGE 2608 [(1,0),(0,0)] D [] [2610,2611,2612,2613] [] [] [((0,0),(1,0))] [] none
DISCARD 2609 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2610 [(1,0),(0,0)] D [2608] [] [] [] [((0,0),(1,0))] [2610,2611,2612,2613] CONDITIONAL_S
Y_MEAS 2611 [(1,0)] HALF_D_PLUS_2 [2608] [] [] [] [] [2610,2611,2612,2613] CONDITIONAL_S
IDLE 2612 [(0,0)] HALF_D_PLUS_2 [2608] [] [] [] [] [2610,2611,2612,2613] CONDITIONAL_S
DISCARD 2613 [(1,0)] 0 [2608] [] [] [] [] [2610,2611,2612,2613] CONDITIONAL_S
IDLE 2614 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 2615 [(0,1)] D [] [] [] [] [] [] none
MERGE 2616 [(0,1),(0,0)] D [] [2618,2619,2620,2621] [] [] [((0,0),(0,1))] [] none
DISCARD 2617 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2618 [(0,1),(0,0)] D [2616] [] [] [] [((0,0),(0,1))] [2618,2619,2620,2621] CONDITIONAL_S
Y_MEAS 2619 [(0,1)] HALF_D_PLUS_2 [2616] [] [] [] [] [2618,2619,2620,2621] CONDITIONAL_S
IDLE 2620 [(0,0)] HALF_D_PLUS_2 [2616] [] [] [] [] [2618,2619,2620,2621] CONDITIONAL_S
DISCARD 2621 [(0,1)] 0 [2616] [] [] [] [] [2618,2619,2620,2621] CONDITIONAL_S
IDLE 2622 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2623 [(1,0)] D [] [] [] [] [] [] none
MERGE 2624 [(1,0),(0,0)] D [] [2626,2627,2628,2629] [] [] [((0,0),(1,0))] [] none
DISCARD 2625 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2626 [(1,0),(0,0)] D [2624] [] [] [] [((0,0),(1,0))] [2626,2627,2628,2629] CONDITIONAL_S
Y_MEAS 2627 [(1,0)] HALF_D_PLUS_2 [2624] [] [] [] [] [2626,2627,2628,2629] CONDITIONAL_S
IDLE 2628 [(0,0)] HALF_D_PLUS_2 [2624] [] [] [] [] [2626,2627,2628,2629] CONDITIONAL_S
DISCARD 2629 [(1,0)] 0 [2624] [] [] [] [] [2626,2627,2628,2629] CONDITIONAL_S
IDLE 2630 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 2631 [(0,1)] D [] [] [] [] [] [] none
MERGE 2632 [(0,1),(0,0)] D [] [2634,2635,2636,2637] [] [] [((0,0),(0,1))] [] none
DISCARD 2633 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2634 [(0,1),(0,0)] D [2632] [] [] [] [((0,0),(0,1))] [2634,2635,2636,2637] CONDITIONAL_S
Y_MEAS 2635 [(0,1)] HALF_D_PLUS_2 [2632] [] [] [] [] [2634,2635,2636,2637] CONDITIONAL_S
IDLE 2636 [(0,0)] HALF_D_PLUS_2 [2632] [] [] [] [] [2634,2635,2636,2637] CONDITIONAL_S
DISCARD 2637 [(0,1)] 0 [2632] [] [] [] [] [2634,2635,2636,2637] CONDITIONAL_S
IDLE 2638 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 2639 [(1,0)] D [] [] [] [] [] [] none
MERGE 2640 [(1,0),(0,0)] D [] [2642,2643,2644,2645] [] [] [((0,0),(1,0))] [] none
DISCARD 2641 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2642 [(1,0),(0,0)] D [2640] [] [] [] [((0,0),(1,0))] [2642,2643,2644,2645] CONDITIONAL_S
Y_MEAS 2643 [(1,0)] HALF_D_PLUS_2 [2640] [] [] [] [] [2642,2643,2644,2645] CONDITIONAL_S
IDLE 2644 [(0,0)] HALF_D_PLUS_2 [2640] [] [] [] [] [2642,2643,2644,2645] CONDITIONAL_S
DISCARD 2645 [(1,0)] 0 [2640] [] [] [] [] [2642,2643,2644,2645] CONDITIONAL_S
IDLE 2646 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 2647 [(0,1)] D [] [] [] [] [] [] none
MERGE 2648 [(0,1),(0,0)] D [] [2650,2651,2652,2653] [] [] [((0,0),(0,1))] [] none
DISCARD 2649 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2650 [(0,1),(0,0)] D [2648] [] [] [] [((0,0),(0,1))] [2650,2651,2652,2653] CONDITIONAL_S
Y_MEAS 2651 [(0,1)] HALF_D_PLUS_2 [2648] [] [] [] [] [2650,2651,2652,2653] CONDITIONAL_S
IDLE 2652 [(0,0)] HALF_D_PLUS_2 [2648] [] [] [] [] [2650,2651,2652,2653] CONDITIONAL_S
DISCARD 2653 [(0,1)] 0 [2648] [] [] [] [] [2650,2651,2652,2653] CONDITIONAL_S
IDLE 2654 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 2655 [(1,0)] D [] [] [] [] [] [] none
MERGE 2656 [(1,0),(0,0)] D [] [2658,2659,2660,2661] [] [] [((0,0),(1,0))] [] none
DISCARD 2657 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2658 [(1,0),(0,0)] D [2656] [] [] [] [((0,0),(1,0))] [2658,2659,2660,2661] CONDITIONAL_S
Y_MEAS 2659 [(1,0)] HALF_D_PLUS_2 [2656] [] [] [] [] [2658,2659,2660,2661] CONDITIONAL_S
IDLE 2660 [(0,0)] HALF_D_PLUS_2 [2656] [] [] [] [] [2658,2659,2660,2661] CONDITIONAL_S
DISCARD 2661 [(1,0)] 0 [2656] [] [] [] [] [2658,2659,2660,2661] CONDITIONAL_S
IDLE 2662 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 2663 [(0,1)] D [] [] [] [] [] [] none
MERGE 2664 [(0,1),(0,0)] D [] [2666,2667,2668,2669] [] [] [((0,0),(0,1))] [] none
DISCARD 2665 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2666 [(0,1),(0,0)] D [2664] [] [] [] [((0,0),(0,1))] [2666,2667,2668,2669] CONDITIONAL_S
Y_MEAS 2667 [(0,1)] HALF_D_PLUS_2 [2664] [] [] [] [] [2666,2667,2668,2669] CONDITIONAL_S
IDLE 2668 [(0,0)] HALF_D_PLUS_2 [2664] [] [] [] [] [2666,2667,2668,2669] CONDITIONAL_S
DISCARD 2669 [(0,1)] 0 [2664] [] [] [] [] [2666,2667,2668,2669] CONDITIONAL_S
IDLE 2670 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 2671 [(1,0)] D [] [] [] [] [] [] none
MERGE 2672 [(1,0),(0,0)] D [] [2674,2675,2676,2677] [] [] [((0,0),(1,0))] [] none
DISCARD 2673 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2674 [(1,0),(0,0)] D [2672] [] [] [] [((0,0),(1,0))] [2674,2675,2676,2677] CONDITIONAL_S
Y_MEAS 2675 [(1,0)] HALF_D_PLUS_2 [2672] [] [] [] [] [2674,2675,2676,2677] CONDITIONAL_S
IDLE 2676 [(0,0)] HALF_D_PLUS_2 [2672] [] [] [] [] [2674,2675,2676,2677] CONDITIONAL_S
DISCARD 2677 [(1,0)] 0 [2672] [] [] [] [] [2674,2675,2676,2677] CONDITIONAL_S
IDLE 2678 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 2679 [(0,1)] D [] [] [] [] [] [] none
MERGE 2680 [(0,1),(0,0)] D [] [2682,2683,2684,2685] [] [] [((0,0),(0,1))] [] none
DISCARD 2681 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2682 [(0,1),(0,0)] D [2680] [] [] [] [((0,0),(0,1))] [2682,2683,2684,2685] CONDITIONAL_S
Y_MEAS 2683 [(0,1)] HALF_D_PLUS_2 [2680] [] [] [] [] [2682,2683,2684,2685] CONDITIONAL_S
IDLE 2684 [(0,0)] HALF_D_PLUS_2 [2680] [] [] [] [] [2682,2683,2684,2685] CONDITIONAL_S
DISCARD 2685 [(0,1)] 0 [2680] [] [] [] [] [2682,2683,2684,2685] CONDITIONAL_S
IDLE 2686 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 2687 [(1,0)] D [] [] [] [] [] [] none
MERGE 2688 [(1,0),(0,0)] D [] [2690,2691,2692,2693] [] [] [((0,0),(1,0))] [] none
DISCARD 2689 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2690 [(1,0),(0,0)] D [2688] [] [] [] [((0,0),(1,0))] [2690,2691,2692,2693] CONDITIONAL_S
Y_MEAS 2691 [(1,0)] HALF_D_PLUS_2 [2688] [] [] [] [] [2690,2691,2692,2693] CONDITIONAL_S
IDLE 2692 [(0,0)] HALF_D_PLUS_2 [2688] [] [] [] [] [2690,2691,2692,2693] CONDITIONAL_S
DISCARD 2693 [(1,0)] 0 [2688] [] [] [] [] [2690,2691,2692,2693] CONDITIONAL_S
IDLE 2694 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 2695 [(0,1)] D [] [] [] [] [] [] none
MERGE 2696 [(0,1),(0,0)] D [] [2698,2699,2700,2701] [] [] [((0,0),(0,1))] [] none
DISCARD 2697 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2698 [(0,1),(0,0)] D [2696] [] [] [] [((0,0),(0,1))] [2698,2699,2700,2701] CONDITIONAL_S
Y_MEAS 2699 [(0,1)] HALF_D_PLUS_2 [2696] [] [] [] [] [2698,2699,2700,2701] CONDITIONAL_S
IDLE 2700 [(0,0)] HALF_D_PLUS_2 [2696] [] [] [] [] [2698,2699,2700,2701] CONDITIONAL_S
DISCARD 2701 [(0,1)] 0 [2696] [] [] [] [] [2698,2699,2700,2701] CONDITIONAL_S
IDLE 2702 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 2703 [(1,0)] D [] [] [] [] [] [] none
MERGE 2704 [(1,0),(0,0)] D [] [2706,2707,2708,2709] [] [] [((0,0),(1,0))] [] none
DISCARD 2705 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2706 [(1,0),(0,0)] D [2704] [] [] [] [((0,0),(1,0))] [2706,2707,2708,2709] CONDITIONAL_S
Y_MEAS 2707 [(1,0)] HALF_D_PLUS_2 [2704] [] [] [] [] [2706,2707,2708,2709] CONDITIONAL_S
IDLE 2708 [(0,0)] HALF_D_PLUS_2 [2704] [] [] [] [] [2706,2707,2708,2709] CONDITIONAL_S
DISCARD 2709 [(1,0)] 0 [2704] [] [] [] [] [2706,2707,2708,2709] CONDITIONAL_S
IDLE 2710 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 2711 [(0,1)] D [] [] [] [] [] [] none
MERGE 2712 [(0,1),(0,0)] D [] [2714,2715,2716,2717] [] [] [((0,0),(0,1))] [] none
DISCARD 2713 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2714 [(0,1),(0,0)] D [2712] [] [] [] [((0,0),(0,1))] [2714,2715,2716,2717] CONDITIONAL_S
Y_MEAS 2715 [(0,1)] HALF_D_PLUS_2 [2712] [] [] [] [] [2714,2715,2716,2717] CONDITIONAL_S
IDLE 2716 [(0,0)] HALF_D_PLUS_2 [2712] [] [] [] [] [2714,2715,2716,2717] CONDITIONAL_S
DISCARD 2717 [(0,1)] 0 [2712] [] [] [] [] [2714,2715,2716,2717] CONDITIONAL_S
IDLE 2718 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 2719 [(1,0)] D [] [] [] [] [] [] none
MERGE 2720 [(1,0),(0,0)] D [] [2722,2723,2724,2725] [] [] [((0,0),(1,0))] [] none
DISCARD 2721 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2722 [(1,0),(0,0)] D [2720] [] [] [] [((0,0),(1,0))] [2722,2723,2724,2725] CONDITIONAL_S
Y_MEAS 2723 [(1,0)] HALF_D_PLUS_2 [2720] [] [] [] [] [2722,2723,2724,2725] CONDITIONAL_S
IDLE 2724 [(0,0)] HALF_D_PLUS_2 [2720] [] [] [] [] [2722,2723,2724,2725] CONDITIONAL_S
DISCARD 2725 [(1,0)] 0 [2720] [] [] [] [] [2722,2723,2724,2725] CONDITIONAL_S
IDLE 2726 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 2727 [(0,1)] D [] [] [] [] [] [] none
MERGE 2728 [(0,1),(0,0)] D [] [2730,2731,2732,2733] [] [] [((0,0),(0,1))] [] none
DISCARD 2729 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2730 [(0,1),(0,0)] D [2728] [] [] [] [((0,0),(0,1))] [2730,2731,2732,2733] CONDITIONAL_S
Y_MEAS 2731 [(0,1)] HALF_D_PLUS_2 [2728] [] [] [] [] [2730,2731,2732,2733] CONDITIONAL_S
IDLE 2732 [(0,0)] HALF_D_PLUS_2 [2728] [] [] [] [] [2730,2731,2732,2733] CONDITIONAL_S
DISCARD 2733 [(0,1)] 0 [2728] [] [] [] [] [2730,2731,2732,2733] CONDITIONAL_S
IDLE 2734 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 2735 [(1,0)] D [] [] [] [] [] [] none
MERGE 2736 [(1,0),(0,0)] D [] [2738,2739,2740,2741] [] [] [((0,0),(1,0))] [] none
DISCARD 2737 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2738 [(1,0),(0,0)] D [2736] [] [] [] [((0,0),(1,0))] [2738,2739,2740,2741] CONDITIONAL_S
Y_MEAS 2739 [(1,0)] HALF_D_PLUS_2 [2736] [] [] [] [] [2738,2739,2740,2741] CONDITIONAL_S
IDLE 2740 [(0,0)] HALF_D_PLUS_2 [2736] [] [] [] [] [2738,2739,2740,2741] CONDITIONAL_S
DISCARD 2741 [(1,0)] 0 [2736] [] [] [] [] [2738,2739,2740,2741] CONDITIONAL_S
IDLE 2742 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 2743 [(0,1)] D [] [] [] [] [] [] none
MERGE 2744 [(0,1),(0,0)] D [] [2746,2747,2748,2749] [] [] [((0,0),(0,1))] [] none
DISCARD 2745 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2746 [(0,1),(0,0)] D [2744] [] [] [] [((0,0),(0,1))] [2746,2747,2748,2749] CONDITIONAL_S
Y_MEAS 2747 [(0,1)] HALF_D_PLUS_2 [2744] [] [] [] [] [2746,2747,2748,2749] CONDITIONAL_S
IDLE 2748 [(0,0)] HALF_D_PLUS_2 [2744] [] [] [] [] [2746,2747,2748,2749] CONDITIONAL_S
DISCARD 2749 [(0,1)] 0 [2744] [] [] [] [] [2746,2747,2748,2749] CONDITIONAL_S
IDLE 2750 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 2751 [(1,0)] D [] [] [] [] [] [] none
MERGE 2752 [(1,0),(0,0)] D [] [2754,2755,2756,2757] [] [] [((0,0),(1,0))] [] none
DISCARD 2753 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2754 [(1,0),(0,0)] D [2752] [] [] [] [((0,0),(1,0))] [2754,2755,2756,2757] CONDITIONAL_S
Y_MEAS 2755 [(1,0)] HALF_D_PLUS_2 [2752] [] [] [] [] [2754,2755,2756,2757] CONDITIONAL_S
IDLE 2756 [(0,0)] HALF_D_PLUS_2 [2752] [] [] [] [] [2754,2755,2756,2757] CONDITIONAL_S
DISCARD 2757 [(1,0)] 0 [2752] [] [] [] [] [2754,2755,2756,2757] CONDITIONAL_S
IDLE 2758 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 2759 [(0,1)] D [] [] [] [] [] [] none
MERGE 2760 [(0,1),(0,0)] D [] [2762,2763,2764,2765] [] [] [((0,0),(0,1))] [] none
DISCARD 2761 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2762 [(0,1),(0,0)] D [2760] [] [] [] [((0,0),(0,1))] [2762,2763,2764,2765] CONDITIONAL_S
Y_MEAS 2763 [(0,1)] HALF_D_PLUS_2 [2760] [] [] [] [] [2762,2763,2764,2765] CONDITIONAL_S
IDLE 2764 [(0,0)] HALF_D_PLUS_2 [2760] [] [] [] [] [2762,2763,2764,2765] CONDITIONAL_S
DISCARD 2765 [(0,1)] 0 [2760] [] [] [] [] [2762,2763,2764,2765] CONDITIONAL_S
IDLE 2766 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 2767 [(1,0)] D [] [] [] [] [] [] none
MERGE 2768 [(1,0),(0,0)] D [] [2770,2771,2772,2773] [] [] [((0,0),(1,0))] [] none
DISCARD 2769 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2770 [(1,0),(0,0)] D [2768] [] [] [] [((0,0),(1,0))] [2770,2771,2772,2773] CONDITIONAL_S
Y_MEAS 2771 [(1,0)] HALF_D_PLUS_2 [2768] [] [] [] [] [2770,2771,2772,2773] CONDITIONAL_S
IDLE 2772 [(0,0)] HALF_D_PLUS_2 [2768] [] [] [] [] [2770,2771,2772,2773] CONDITIONAL_S
DISCARD 2773 [(1,0)] 0 [2768] [] [] [] [] [2770,2771,2772,2773] CONDITIONAL_S
IDLE 2774 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 2775 [(0,1)] D [] [] [] [] [] [] none
MERGE 2776 [(0,1),(0,0)] D [] [2778,2779,2780,2781] [] [] [((0,0),(0,1))] [] none
DISCARD 2777 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2778 [(0,1),(0,0)] D [2776] [] [] [] [((0,0),(0,1))] [2778,2779,2780,2781] CONDITIONAL_S
Y_MEAS 2779 [(0,1)] HALF_D_PLUS_2 [2776] [] [] [] [] [2778,2779,2780,2781] CONDITIONAL_S
IDLE 2780 [(0,0)] HALF_D_PLUS_2 [2776] [] [] [] [] [2778,2779,2780,2781] CONDITIONAL_S
DISCARD 2781 [(0,1)] 0 [2776] [] [] [] [] [2778,2779,2780,2781] CONDITIONAL_S
IDLE 2782 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 2783 [(1,0)] D [] [] [] [] [] [] none
MERGE 2784 [(1,0),(0,0)] D [] [2786,2787,2788,2789] [] [] [((0,0),(1,0))] [] none
DISCARD 2785 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2786 [(1,0),(0,0)] D [2784] [] [] [] [((0,0),(1,0))] [2786,2787,2788,2789] CONDITIONAL_S
Y_MEAS 2787 [(1,0)] HALF_D_PLUS_2 [2784] [] [] [] [] [2786,2787,2788,2789] CONDITIONAL_S
IDLE 2788 [(0,0)] HALF_D_PLUS_2 [2784] [] [] [] [] [2786,2787,2788,2789] CONDITIONAL_S
DISCARD 2789 [(1,0)] 0 [2784] [] [] [] [] [2786,2787,2788,2789] CONDITIONAL_S
IDLE 2790 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 2791 [(0,1)] D [] [] [] [] [] [] none
MERGE 2792 [(0,1),(0,0)] D [] [2794,2795,2796,2797] [] [] [((0,0),(0,1))] [] none
DISCARD 2793 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2794 [(0,1),(0,0)] D [2792] [] [] [] [((0,0),(0,1))] [2794,2795,2796,2797] CONDITIONAL_S
Y_MEAS 2795 [(0,1)] HALF_D_PLUS_2 [2792] [] [] [] [] [2794,2795,2796,2797] CONDITIONAL_S
IDLE 2796 [(0,0)] HALF_D_PLUS_2 [2792] [] [] [] [] [2794,2795,2796,2797] CONDITIONAL_S
DISCARD 2797 [(0,1)] 0 [2792] [] [] [] [] [2794,2795,2796,2797] CONDITIONAL_S
IDLE 2798 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 2799 [(1,0)] D [] [] [] [] [] [] none
MERGE 2800 [(1,0),(0,0)] D [] [2802,2803,2804,2805] [] [] [((0,0),(1,0))] [] none
DISCARD 2801 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2802 [(1,0),(0,0)] D [2800] [] [] [] [((0,0),(1,0))] [2802,2803,2804,2805] CONDITIONAL_S
Y_MEAS 2803 [(1,0)] HALF_D_PLUS_2 [2800] [] [] [] [] [2802,2803,2804,2805] CONDITIONAL_S
IDLE 2804 [(0,0)] HALF_D_PLUS_2 [2800] [] [] [] [] [2802,2803,2804,2805] CONDITIONAL_S
DISCARD 2805 [(1,0)] 0 [2800] [] [] [] [] [2802,2803,2804,2805] CONDITIONAL_S
IDLE 2806 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 2807 [(0,1)] D [] [] [] [] [] [] none
MERGE 2808 [(0,1),(0,0)] D [] [2810,2811,2812,2813] [] [] [((0,0),(0,1))] [] none
DISCARD 2809 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2810 [(0,1),(0,0)] D [2808] [] [] [] [((0,0),(0,1))] [2810,2811,2812,2813] CONDITIONAL_S
Y_MEAS 2811 [(0,1)] HALF_D_PLUS_2 [2808] [] [] [] [] [2810,2811,2812,2813] CONDITIONAL_S
IDLE 2812 [(0,0)] HALF_D_PLUS_2 [2808] [] [] [] [] [2810,2811,2812,2813] CONDITIONAL_S
DISCARD 2813 [(0,1)] 0 [2808] [] [] [] [] [2810,2811,2812,2813] CONDITIONAL_S
IDLE 2814 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 2815 [(1,0)] D [] [] [] [] [] [] none
MERGE 2816 [(1,0),(0,0)] D [] [2818,2819,2820,2821] [] [] [((0,0),(1,0))] [] none
DISCARD 2817 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2818 [(1,0),(0,0)] D [2816] [] [] [] [((0,0),(1,0))] [2818,2819,2820,2821] CONDITIONAL_S
Y_MEAS 2819 [(1,0)] HALF_D_PLUS_2 [2816] [] [] [] [] [2818,2819,2820,2821] CONDITIONAL_S
IDLE 2820 [(0,0)] HALF_D_PLUS_2 [2816] [] [] [] [] [2818,2819,2820,2821] CONDITIONAL_S
DISCARD 2821 [(1,0)] 0 [2816] [] [] [] [] [2818,2819,2820,2821] CONDITIONAL_S
IDLE 2822 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 2823 [(0,1)] D [] [] [] [] [] [] none
MERGE 2824 [(0,1),(0,0)] D [] [2826,2827,2828,2829] [] [] [((0,0),(0,1))] [] none
DISCARD 2825 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2826 [(0,1),(0,0)] D [2824] [] [] [] [((0,0),(0,1))] [2826,2827,2828,2829] CONDITIONAL_S
Y_MEAS 2827 [(0,1)] HALF_D_PLUS_2 [2824] [] [] [] [] [2826,2827,2828,2829] CONDITIONAL_S
IDLE 2828 [(0,0)] HALF_D_PLUS_2 [2824] [] [] [] [] [2826,2827,2828,2829] CONDITIONAL_S
DISCARD 2829 [(0,1)] 0 [2824] [] [] [] [] [2826,2827,2828,2829] CONDITIONAL_S
IDLE 2830 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 2831 [(1,0)] D [] [] [] [] [] [] none
MERGE 2832 [(1,0),(0,0)] D [] [2834,2835,2836,2837] [] [] [((0,0),(1,0))] [] none
DISCARD 2833 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2834 [(1,0),(0,0)] D [2832] [] [] [] [((0,0),(1,0))] [2834,2835,2836,2837] CONDITIONAL_S
Y_MEAS 2835 [(1,0)] HALF_D_PLUS_2 [2832] [] [] [] [] [2834,2835,2836,2837] CONDITIONAL_S
IDLE 2836 [(0,0)] HALF_D_PLUS_2 [2832] [] [] [] [] [2834,2835,2836,2837] CONDITIONAL_S
DISCARD 2837 [(1,0)] 0 [2832] [] [] [] [] [2834,2835,2836,2837] CONDITIONAL_S
IDLE 2838 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 2839 [(0,1)] D [] [] [] [] [] [] none
MERGE 2840 [(0,1),(0,0)] D [] [2842,2843,2844,2845] [] [] [((0,0),(0,1))] [] none
DISCARD 2841 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2842 [(0,1),(0,0)] D [2840] [] [] [] [((0,0),(0,1))] [2842,2843,2844,2845] CONDITIONAL_S
Y_MEAS 2843 [(0,1)] HALF_D_PLUS_2 [2840] [] [] [] [] [2842,2843,2844,2845] CONDITIONAL_S
IDLE 2844 [(0,0)] HALF_D_PLUS_2 [2840] [] [] [] [] [2842,2843,2844,2845] CONDITIONAL_S
DISCARD 2845 [(0,1)] 0 [2840] [] [] [] [] [2842,2843,2844,2845] CONDITIONAL_S
IDLE 2846 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 2847 [(1,0)] D [] [] [] [] [] [] none
MERGE 2848 [(1,0),(0,0)] D [] [2850,2851,2852,2853] [] [] [((0,0),(1,0))] [] none
DISCARD 2849 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2850 [(1,0),(0,0)] D [2848] [] [] [] [((0,0),(1,0))] [2850,2851,2852,2853] CONDITIONAL_S
Y_MEAS 2851 [(1,0)] HALF_D_PLUS_2 [2848] [] [] [] [] [2850,2851,2852,2853] CONDITIONAL_S
IDLE 2852 [(0,0)] HALF_D_PLUS_2 [2848] [] [] [] [] [2850,2851,2852,2853] CONDITIONAL_S
DISCARD 2853 [(1,0)] 0 [2848] [] [] [] [] [2850,2851,2852,2853] CONDITIONAL_S
IDLE 2854 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 2855 [(0,1)] D [] [] [] [] [] [] none
MERGE 2856 [(0,1),(0,0)] D [] [2858,2859,2860,2861] [] [] [((0,0),(0,1))] [] none
DISCARD 2857 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2858 [(0,1),(0,0)] D [2856] [] [] [] [((0,0),(0,1))] [2858,2859,2860,2861] CONDITIONAL_S
Y_MEAS 2859 [(0,1)] HALF_D_PLUS_2 [2856] [] [] [] [] [2858,2859,2860,2861] CONDITIONAL_S
IDLE 2860 [(0,0)] HALF_D_PLUS_2 [2856] [] [] [] [] [2858,2859,2860,2861] CONDITIONAL_S
DISCARD 2861 [(0,1)] 0 [2856] [] [] [] [] [2858,2859,2860,2861] CONDITIONAL_S
IDLE 2862 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 2863 [(1,0)] D [] [] [] [] [] [] none
MERGE 2864 [(1,0),(0,0)] D [] [2866,2867,2868,2869] [] [] [((0,0),(1,0))] [] none
DISCARD 2865 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2866 [(1,0),(0,0)] D [2864] [] [] [] [((0,0),(1,0))] [2866,2867,2868,2869] CONDITIONAL_S
Y_MEAS 2867 [(1,0)] HALF_D_PLUS_2 [2864] [] [] [] [] [2866,2867,2868,2869] CONDITIONAL_S
IDLE 2868 [(0,0)] HALF_D_PLUS_2 [2864] [] [] [] [] [2866,2867,2868,2869] CONDITIONAL_S
DISCARD 2869 [(1,0)] 0 [2864] [] [] [] [] [2866,2867,2868,2869] CONDITIONAL_S
IDLE 2870 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2871 [(0,1)] D [] [] [] [] [] [] none
MERGE 2872 [(0,1),(0,0)] D [] [2874,2875,2876,2877] [] [] [((0,0),(0,1))] [] none
DISCARD 2873 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2874 [(0,1),(0,0)] D [2872] [] [] [] [((0,0),(0,1))] [2874,2875,2876,2877] CONDITIONAL_S
Y_MEAS 2875 [(0,1)] HALF_D_PLUS_2 [2872] [] [] [] [] [2874,2875,2876,2877] CONDITIONAL_S
IDLE 2876 [(0,0)] HALF_D_PLUS_2 [2872] [] [] [] [] [2874,2875,2876,2877] CONDITIONAL_S
DISCARD 2877 [(0,1)] 0 [2872] [] [] [] [] [2874,2875,2876,2877] CONDITIONAL_S
IDLE 2878 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 2879 [(1,0)] D [] [] [] [] [] [] none
MERGE 2880 [(1,0),(0,0)] D [] [2882,2883,2884,2885] [] [] [((0,0),(1,0))] [] none
DISCARD 2881 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2882 [(1,0),(0,0)] D [2880] [] [] [] [((0,0),(1,0))] [2882,2883,2884,2885] CONDITIONAL_S
Y_MEAS 2883 [(1,0)] HALF_D_PLUS_2 [2880] [] [] [] [] [2882,2883,2884,2885] CONDITIONAL_S
IDLE 2884 [(0,0)] HALF_D_PLUS_2 [2880] [] [] [] [] [2882,2883,2884,2885] CONDITIONAL_S
DISCARD 2885 [(1,0)] 0 [2880] [] [] [] [] [2882,2883,2884,2885] CONDITIONAL_S
IDLE 2886 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 2887 [(0,1)] D [] [] [] [] [] [] none
MERGE 2888 [(0,1),(0,0)] D [] [2890,2891,2892,2893] [] [] [((0,0),(0,1))] [] none
DISCARD 2889 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2890 [(0,1),(0,0)] D [2888] [] [] [] [((0,0),(0,1))] [2890,2891,2892,2893] CONDITIONAL_S
Y_MEAS 2891 [(0,1)] HALF_D_PLUS_2 [2888] [] [] [] [] [2890,2891,2892,2893] CONDITIONAL_S
IDLE 2892 [(0,0)] HALF_D_PLUS_2 [2888] [] [] [] [] [2890,2891,2892,2893] CONDITIONAL_S
DISCARD 2893 [(0,1)] 0 [2888] [] [] [] [] [2890,2891,2892,2893] CONDITIONAL_S
IDLE 2894 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 2895 [(1,0)] D [] [] [] [] [] [] none
MERGE 2896 [(1,0),(0,0)] D [] [2898,2899,2900,2901] [] [] [((0,0),(1,0))] [] none
DISCARD 2897 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2898 [(1,0),(0,0)] D [2896] [] [] [] [((0,0),(1,0))] [2898,2899,2900,2901] CONDITIONAL_S
Y_MEAS 2899 [(1,0)] HALF_D_PLUS_2 [2896] [] [] [] [] [2898,2899,2900,2901] CONDITIONAL_S
IDLE 2900 [(0,0)] HALF_D_PLUS_2 [2896] [] [] [] [] [2898,2899,2900,2901] CONDITIONAL_S
DISCARD 2901 [(1,0)] 0 [2896] [] [] [] [] [2898,2899,2900,2901] CONDITIONAL_S
IDLE 2902 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 2903 [(0,1)] D [] [] [] [] [] [] none
MERGE 2904 [(0,1),(0,0)] D [] [2906,2907,2908,2909] [] [] [((0,0),(0,1))] [] none
DISCARD 2905 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2906 [(0,1),(0,0)] D [2904] [] [] [] [((0,0),(0,1))] [2906,2907,2908,2909] CONDITIONAL_S
Y_MEAS 2907 [(0,1)] HALF_D_PLUS_2 [2904] [] [] [] [] [2906,2907,2908,2909] CONDITIONAL_S
IDLE 2908 [(0,0)] HALF_D_PLUS_2 [2904] [] [] [] [] [2906,2907,2908,2909] CONDITIONAL_S
DISCARD 2909 [(0,1)] 0 [2904] [] [] [] [] [2906,2907,2908,2909] CONDITIONAL_S
IDLE 2910 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 2911 [(1,0)] D [] [] [] [] [] [] none
MERGE 2912 [(1,0),(0,0)] D [] [2914,2915,2916,2917] [] [] [((0,0),(1,0))] [] none
DISCARD 2913 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2914 [(1,0),(0,0)] D [2912] [] [] [] [((0,0),(1,0))] [2914,2915,2916,2917] CONDITIONAL_S
Y_MEAS 2915 [(1,0)] HALF_D_PLUS_2 [2912] [] [] [] [] [2914,2915,2916,2917] CONDITIONAL_S
IDLE 2916 [(0,0)] HALF_D_PLUS_2 [2912] [] [] [] [] [2914,2915,2916,2917] CONDITIONAL_S
DISCARD 2917 [(1,0)] 0 [2912] [] [] [] [] [2914,2915,2916,2917] CONDITIONAL_S
IDLE 2918 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 2919 [(0,1)] D [] [] [] [] [] [] none
MERGE 2920 [(0,1),(0,0)] D [] [2922,2923,2924,2925] [] [] [((0,0),(0,1))] [] none
DISCARD 2921 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2922 [(0,1),(0,0)] D [2920] [] [] [] [((0,0),(0,1))] [2922,2923,2924,2925] CONDITIONAL_S
Y_MEAS 2923 [(0,1)] HALF_D_PLUS_2 [2920] [] [] [] [] [2922,2923,2924,2925] CONDITIONAL_S
IDLE 2924 [(0,0)] HALF_D_PLUS_2 [2920] [] [] [] [] [2922,2923,2924,2925] CONDITIONAL_S
DISCARD 2925 [(0,1)] 0 [2920] [] [] [] [] [2922,2923,2924,2925] CONDITIONAL_S
IDLE 2926 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 2927 [(1,0)] D [] [] [] [] [] [] none
MERGE 2928 [(1,0),(0,0)] D [] [2930,2931,2932,2933] [] [] [((0,0),(1,0))] [] none
DISCARD 2929 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2930 [(1,0),(0,0)] D [2928] [] [] [] [((0,0),(1,0))] [2930,2931,2932,2933] CONDITIONAL_S
Y_MEAS 2931 [(1,0)] HALF_D_PLUS_2 [2928] [] [] [] [] [2930,2931,2932,2933] CONDITIONAL_S
IDLE 2932 [(0,0)] HALF_D_PLUS_2 [2928] [] [] [] [] [2930,2931,2932,2933] CONDITIONAL_S
DISCARD 2933 [(1,0)] 0 [2928] [] [] [] [] [2930,2931,2932,2933] CONDITIONAL_S
IDLE 2934 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 2935 [(0,1)] D [] [] [] [] [] [] none
MERGE 2936 [(0,1),(0,0)] D [] [2938,2939,2940,2941] [] [] [((0,0),(0,1))] [] none
DISCARD 2937 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2938 [(0,1),(0,0)] D [2936] [] [] [] [((0,0),(0,1))] [2938,2939,2940,2941] CONDITIONAL_S
Y_MEAS 2939 [(0,1)] HALF_D_PLUS_2 [2936] [] [] [] [] [2938,2939,2940,2941] CONDITIONAL_S
IDLE 2940 [(0,0)] HALF_D_PLUS_2 [2936] [] [] [] [] [2938,2939,2940,2941] CONDITIONAL_S
DISCARD 2941 [(0,1)] 0 [2936] [] [] [] [] [2938,2939,2940,2941] CONDITIONAL_S
IDLE 2942 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 2943 [(1,0)] D [] [] [] [] [] [] none
MERGE 2944 [(1,0),(0,0)] D [] [2946,2947,2948,2949] [] [] [((0,0),(1,0))] [] none
DISCARD 2945 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2946 [(1,0),(0,0)] D [2944] [] [] [] [((0,0),(1,0))] [2946,2947,2948,2949] CONDITIONAL_S
Y_MEAS 2947 [(1,0)] HALF_D_PLUS_2 [2944] [] [] [] [] [2946,2947,2948,2949] CONDITIONAL_S
IDLE 2948 [(0,0)] HALF_D_PLUS_2 [2944] [] [] [] [] [2946,2947,2948,2949] CONDITIONAL_S
DISCARD 2949 [(1,0)] 0 [2944] [] [] [] [] [2946,2947,2948,2949] CONDITIONAL_S
IDLE 2950 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 2951 [(0,1)] D [] [] [] [] [] [] none
MERGE 2952 [(0,1),(0,0)] D [] [2954,2955,2956,2957] [] [] [((0,0),(0,1))] [] none
DISCARD 2953 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2954 [(0,1),(0,0)] D [2952] [] [] [] [((0,0),(0,1))] [2954,2955,2956,2957] CONDITIONAL_S
Y_MEAS 2955 [(0,1)] HALF_D_PLUS_2 [2952] [] [] [] [] [2954,2955,2956,2957] CONDITIONAL_S
IDLE 2956 [(0,0)] HALF_D_PLUS_2 [2952] [] [] [] [] [2954,2955,2956,2957] CONDITIONAL_S
DISCARD 2957 [(0,1)] 0 [2952] [] [] [] [] [2954,2955,2956,2957] CONDITIONAL_S
IDLE 2958 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 2959 [(1,0)] D [] [] [] [] [] [] none
MERGE 2960 [(1,0),(0,0)] D [] [2962,2963,2964,2965] [] [] [((0,0),(1,0))] [] none
DISCARD 2961 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2962 [(1,0),(0,0)] D [2960] [] [] [] [((0,0),(1,0))] [2962,2963,2964,2965] CONDITIONAL_S
Y_MEAS 2963 [(1,0)] HALF_D_PLUS_2 [2960] [] [] [] [] [2962,2963,2964,2965] CONDITIONAL_S
IDLE 2964 [(0,0)] HALF_D_PLUS_2 [2960] [] [] [] [] [2962,2963,2964,2965] CONDITIONAL_S
DISCARD 2965 [(1,0)] 0 [2960] [] [] [] [] [2962,2963,2964,2965] CONDITIONAL_S
IDLE 2966 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 2967 [(0,1)] D [] [] [] [] [] [] none
MERGE 2968 [(0,1),(0,0)] D [] [2970,2971,2972,2973] [] [] [((0,0),(0,1))] [] none
DISCARD 2969 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2970 [(0,1),(0,0)] D [2968] [] [] [] [((0,0),(0,1))] [2970,2971,2972,2973] CONDITIONAL_S
Y_MEAS 2971 [(0,1)] HALF_D_PLUS_2 [2968] [] [] [] [] [2970,2971,2972,2973] CONDITIONAL_S
IDLE 2972 [(0,0)] HALF_D_PLUS_2 [2968] [] [] [] [] [2970,2971,2972,2973] CONDITIONAL_S
DISCARD 2973 [(0,1)] 0 [2968] [] [] [] [] [2970,2971,2972,2973] CONDITIONAL_S
IDLE 2974 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 2975 [(1,0)] D [] [] [] [] [] [] none
MERGE 2976 [(1,0),(0,0)] D [] [2978,2979,2980,2981] [] [] [((0,0),(1,0))] [] none
DISCARD 2977 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2978 [(1,0),(0,0)] D [2976] [] [] [] [((0,0),(1,0))] [2978,2979,2980,2981] CONDITIONAL_S
Y_MEAS 2979 [(1,0)] HALF_D_PLUS_2 [2976] [] [] [] [] [2978,2979,2980,2981] CONDITIONAL_S
IDLE 2980 [(0,0)] HALF_D_PLUS_2 [2976] [] [] [] [] [2978,2979,2980,2981] CONDITIONAL_S
DISCARD 2981 [(1,0)] 0 [2976] [] [] [] [] [2978,2979,2980,2981] CONDITIONAL_S
INJECT_T 2982 [(0,1)] D [] [] [] [] [] [] none
MERGE 2983 [(0,1),(0,0)] D [] [2985,2986,2987,2988] [] [] [((0,0),(0,1))] [] none
DISCARD 2984 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2985 [(0,1),(0,0)] D [2983] [] [] [] [((0,0),(0,1))] [2985,2986,2987,2988] CONDITIONAL_S
Y_MEAS 2986 [(0,1)] HALF_D_PLUS_2 [2983] [] [] [] [] [2985,2986,2987,2988] CONDITIONAL_S
IDLE 2987 [(0,0)] HALF_D_PLUS_2 [2983] [] [] [] [] [2985,2986,2987,2988] CONDITIONAL_S
DISCARD 2988 [(0,1)] 0 [2983] [] [] [] [] [2985,2986,2987,2988] CONDITIONAL_S
IDLE 2989 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 2990 [(1,0)] D [] [] [] [] [] [] none
MERGE 2991 [(1,0),(0,0)] D [] [2993,2994,2995,2996] [] [] [((0,0),(1,0))] [] none
DISCARD 2992 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2993 [(1,0),(0,0)] D [2991] [] [] [] [((0,0),(1,0))] [2993,2994,2995,2996] CONDITIONAL_S
Y_MEAS 2994 [(1,0)] HALF_D_PLUS_2 [2991] [] [] [] [] [2993,2994,2995,2996] CONDITIONAL_S
IDLE 2995 [(0,0)] HALF_D_PLUS_2 [2991] [] [] [] [] [2993,2994,2995,2996] CONDITIONAL_S
DISCARD 2996 [(1,0)] 0 [2991] [] [] [] [] [2993,2994,2995,2996] CONDITIONAL_S
IDLE 2997 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 2998 [(0,1)] D [] [] [] [] [] [] none
MERGE 2999 [(0,1),(0,0)] D [] [3001,3002,3003,3004] [] [] [((0,0),(0,1))] [] none
DISCARD 3000 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3001 [(0,1),(0,0)] D [2999] [] [] [] [((0,0),(0,1))] [3001,3002,3003,3004] CONDITIONAL_S
Y_MEAS 3002 [(0,1)] HALF_D_PLUS_2 [2999] [] [] [] [] [3001,3002,3003,3004] CONDITIONAL_S
IDLE 3003 [(0,0)] HALF_D_PLUS_2 [2999] [] [] [] [] [3001,3002,3003,3004] CONDITIONAL_S
DISCARD 3004 [(0,1)] 0 [2999] [] [] [] [] [3001,3002,3003,3004] CONDITIONAL_S
IDLE 3005 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 3006 [(1,0)] D [] [] [] [] [] [] none
MERGE 3007 [(1,0),(0,0)] D [] [3009,3010,3011,3012] [] [] [((0,0),(1,0))] [] none
DISCARD 3008 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3009 [(1,0),(0,0)] D [3007] [] [] [] [((0,0),(1,0))] [3009,3010,3011,3012] CONDITIONAL_S
Y_MEAS 3010 [(1,0)] HALF_D_PLUS_2 [3007] [] [] [] [] [3009,3010,3011,3012] CONDITIONAL_S
IDLE 3011 [(0,0)] HALF_D_PLUS_2 [3007] [] [] [] [] [3009,3010,3011,3012] CONDITIONAL_S
DISCARD 3012 [(1,0)] 0 [3007] [] [] [] [] [3009,3010,3011,3012] CONDITIONAL_S
IDLE 3013 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 3014 [(0,1)] D [] [] [] [] [] [] none
MERGE 3015 [(0,1),(0,0)] D [] [3017,3018,3019,3020] [] [] [((0,0),(0,1))] [] none
DISCARD 3016 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3017 [(0,1),(0,0)] D [3015] [] [] [] [((0,0),(0,1))] [3017,3018,3019,3020] CONDITIONAL_S
Y_MEAS 3018 [(0,1)] HALF_D_PLUS_2 [3015] [] [] [] [] [3017,3018,3019,3020] CONDITIONAL_S
IDLE 3019 [(0,0)] HALF_D_PLUS_2 [3015] [] [] [] [] [3017,3018,3019,3020] CONDITIONAL_S
DISCARD 3020 [(0,1)] 0 [3015] [] [] [] [] [3017,3018,3019,3020] CONDITIONAL_S
IDLE 3021 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 3022 [(1,0)] D [] [] [] [] [] [] none
MERGE 3023 [(1,0),(0,0)] D [] [3025,3026,3027,3028] [] [] [((0,0),(1,0))] [] none
DISCARD 3024 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3025 [(1,0),(0,0)] D [3023] [] [] [] [((0,0),(1,0))] [3025,3026,3027,3028] CONDITIONAL_S
Y_MEAS 3026 [(1,0)] HALF_D_PLUS_2 [3023] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
IDLE 3027 [(0,0)] HALF_D_PLUS_2 [3023] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
DISCARD 3028 [(1,0)] 0 [3023] [] [] [] [] [3025,3026,3027,3028] CONDITIONAL_S
IDLE 3029 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 3030 [(0,1)] D [] [] [] [] [] [] none
MERGE 3031 [(0,1),(0,0)] D [] [3033,3034,3035,3036] [] [] [((0,0),(0,1))] [] none
DISCARD 3032 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3033 [(0,1),(0,0)] D [3031] [] [] [] [((0,0),(0,1))] [3033,3034,3035,3036] CONDITIONAL_S
Y_MEAS 3034 [(0,1)] HALF_D_PLUS_2 [3031] [] [] [] [] [3033,3034,3035,3036] CONDITIONAL_S
IDLE 3035 [(0,0)] HALF_D_PLUS_2 [3031] [] [] [] [] [3033,3034,3035,3036] CONDITIONAL_S
DISCARD 3036 [(0,1)] 0 [3031] [] [] [] [] [3033,3034,3035,3036] CONDITIONAL_S
IDLE 3037 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 3038 [(1,0)] D [] [] [] [] [] [] none
MERGE 3039 [(1,0),(0,0)] D [] [3041,3042,3043,3044] [] [] [((0,0),(1,0))] [] none
DISCARD 3040 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3041 [(1,0),(0,0)] D [3039] [] [] [] [((0,0),(1,0))] [3041,3042,3043,3044] CONDITIONAL_S
Y_MEAS 3042 [(1,0)] HALF_D_PLUS_2 [3039] [] [] [] [] [3041,3042,3043,3044] CONDITIONAL_S
IDLE 3043 [(0,0)] HALF_D_PLUS_2 [3039] [] [] [] [] [3041,3042,3043,3044] CONDITIONAL_S
DISCARD 3044 [(1,0)] 0 [3039] [] [] [] [] [3041,3042,3043,3044] CONDITIONAL_S
IDLE 3045 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 3046 [(0,1)] D [] [] [] [] [] [] none
MERGE 3047 [(0,1),(0,0)] D [] [3049,3050,3051,3052] [] [] [((0,0),(0,1))] [] none
DISCARD 3048 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3049 [(0,1),(0,0)] D [3047] [] [] [] [((0,0),(0,1))] [3049,3050,3051,3052] CONDITIONAL_S
Y_MEAS 3050 [(0,1)] HALF_D_PLUS_2 [3047] [] [] [] [] [3049,3050,3051,3052] CONDITIONAL_S
IDLE 3051 [(0,0)] HALF_D_PLUS_2 [3047] [] [] [] [] [3049,3050,3051,3052] CONDITIONAL_S
DISCARD 3052 [(0,1)] 0 [3047] [] [] [] [] [3049,3050,3051,3052] CONDITIONAL_S
IDLE 3053 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 3054 [(1,0)] D [] [] [] [] [] [] none
MERGE 3055 [(1,0),(0,0)] D [] [3057,3058,3059,3060] [] [] [((0,0),(1,0))] [] none
DISCARD 3056 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3057 [(1,0),(0,0)] D [3055] [] [] [] [((0,0),(1,0))] [3057,3058,3059,3060] CONDITIONAL_S
Y_MEAS 3058 [(1,0)] HALF_D_PLUS_2 [3055] [] [] [] [] [3057,3058,3059,3060] CONDITIONAL_S
IDLE 3059 [(0,0)] HALF_D_PLUS_2 [3055] [] [] [] [] [3057,3058,3059,3060] CONDITIONAL_S
DISCARD 3060 [(1,0)] 0 [3055] [] [] [] [] [3057,3058,3059,3060] CONDITIONAL_S
IDLE 3061 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 3062 [(0,1)] D [] [] [] [] [] [] none
MERGE 3063 [(0,1),(0,0)] D [] [3065,3066,3067,3068] [] [] [((0,0),(0,1))] [] none
DISCARD 3064 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3065 [(0,1),(0,0)] D [3063] [] [] [] [((0,0),(0,1))] [3065,3066,3067,3068] CONDITIONAL_S
Y_MEAS 3066 [(0,1)] HALF_D_PLUS_2 [3063] [] [] [] [] [3065,3066,3067,3068] CONDITIONAL_S
IDLE 3067 [(0,0)] HALF_D_PLUS_2 [3063] [] [] [] [] [3065,3066,3067,3068] CONDITIONAL_S
DISCARD 3068 [(0,1)] 0 [3063] [] [] [] [] [3065,3066,3067,3068] CONDITIONAL_S
IDLE 3069 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 3070 [(1,0)] D [] [] [] [] [] [] none
MERGE 3071 [(1,0),(0,0)] D [] [3073,3074,3075,3076] [] [] [((0,0),(1,0))] [] none
DISCARD 3072 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3073 [(1,0),(0,0)] D [3071] [] [] [] [((0,0),(1,0))] [3073,3074,3075,3076] CONDITIONAL_S
Y_MEAS 3074 [(1,0)] HALF_D_PLUS_2 [3071] [] [] [] [] [3073,3074,3075,3076] CONDITIONAL_S
IDLE 3075 [(0,0)] HALF_D_PLUS_2 [3071] [] [] [] [] [3073,3074,3075,3076] CONDITIONAL_S
DISCARD 3076 [(1,0)] 0 [3071] [] [] [] [] [3073,3074,3075,3076] CONDITIONAL_S
IDLE 3077 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 3078 [(0,1)] D [] [] [] [] [] [] none
MERGE 3079 [(0,1),(0,0)] D [] [3081,3082,3083,3084] [] [] [((0,0),(0,1))] [] none
DISCARD 3080 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3081 [(0,1),(0,0)] D [3079] [] [] [] [((0,0),(0,1))] [3081,3082,3083,3084] CONDITIONAL_S
Y_MEAS 3082 [(0,1)] HALF_D_PLUS_2 [3079] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
IDLE 3083 [(0,0)] HALF_D_PLUS_2 [3079] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
DISCARD 3084 [(0,1)] 0 [3079] [] [] [] [] [3081,3082,3083,3084] CONDITIONAL_S
IDLE 3085 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 3086 [(1,0)] D [] [] [] [] [] [] none
MERGE 3087 [(1,0),(0,0)] D [] [3089,3090,3091,3092] [] [] [((0,0),(1,0))] [] none
DISCARD 3088 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3089 [(1,0),(0,0)] D [3087] [] [] [] [((0,0),(1,0))] [3089,3090,3091,3092] CONDITIONAL_S
Y_MEAS 3090 [(1,0)] HALF_D_PLUS_2 [3087] [] [] [] [] [3089,3090,3091,3092] CONDITIONAL_S
IDLE 3091 [(0,0)] HALF_D_PLUS_2 [3087] [] [] [] [] [3089,3090,3091,3092] CONDITIONAL_S
DISCARD 3092 [(1,0)] 0 [3087] [] [] [] [] [3089,3090,3091,3092] CONDITIONAL_S
IDLE 3093 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 3094 [(0,1)] D [] [] [] [] [] [] none
MERGE 3095 [(0,1),(0,0)] D [] [3097,3098,3099,3100] [] [] [((0,0),(0,1))] [] none
DISCARD 3096 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3097 [(0,1),(0,0)] D [3095] [] [] [] [((0,0),(0,1))] [3097,3098,3099,3100] CONDITIONAL_S
Y_MEAS 3098 [(0,1)] HALF_D_PLUS_2 [3095] [] [] [] [] [3097,3098,3099,3100] CONDITIONAL_S
IDLE 3099 [(0,0)] HALF_D_PLUS_2 [3095] [] [] [] [] [3097,3098,3099,3100] CONDITIONAL_S
DISCARD 3100 [(0,1)] 0 [3095] [] [] [] [] [3097,3098,3099,3100] CONDITIONAL_S
IDLE 3101 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 3102 [(1,0)] D [] [] [] [] [] [] none
MERGE 3103 [(1,0),(0,0)] D [] [3105,3106,3107,3108] [] [] [((0,0),(1,0))] [] none
DISCARD 3104 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3105 [(1,0),(0,0)] D [3103] [] [] [] [((0,0),(1,0))] [3105,3106,3107,3108] CONDITIONAL_S
Y_MEAS 3106 [(1,0)] HALF_D_PLUS_2 [3103] [] [] [] [] [3105,3106,3107,3108] CONDITIONAL_S
IDLE 3107 [(0,0)] HALF_D_PLUS_2 [3103] [] [] [] [] [3105,3106,3107,3108] CONDITIONAL_S
DISCARD 3108 [(1,0)] 0 [3103] [] [] [] [] [3105,3106,3107,3108] CONDITIONAL_S
IDLE 3109 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 3110 [(0,1)] D [] [] [] [] [] [] none
MERGE 3111 [(0,1),(0,0)] D [] [3113,3114,3115,3116] [] [] [((0,0),(0,1))] [] none
DISCARD 3112 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3113 [(0,1),(0,0)] D [3111] [] [] [] [((0,0),(0,1))] [3113,3114,3115,3116] CONDITIONAL_S
Y_MEAS 3114 [(0,1)] HALF_D_PLUS_2 [3111] [] [] [] [] [3113,3114,3115,3116] CONDITIONAL_S
IDLE 3115 [(0,0)] HALF_D_PLUS_2 [3111] [] [] [] [] [3113,3114,3115,3116] CONDITIONAL_S
DISCARD 3116 [(0,1)] 0 [3111] [] [] [] [] [3113,3114,3115,3116] CONDITIONAL_S
IDLE 3117 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 3118 [(1,0)] D [] [] [] [] [] [] none
MERGE 3119 [(1,0),(0,0)] D [] [3121,3122,3123,3124] [] [] [((0,0),(1,0))] [] none
DISCARD 3120 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3121 [(1,0),(0,0)] D [3119] [] [] [] [((0,0),(1,0))] [3121,3122,3123,3124] CONDITIONAL_S
Y_MEAS 3122 [(1,0)] HALF_D_PLUS_2 [3119] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
IDLE 3123 [(0,0)] HALF_D_PLUS_2 [3119] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
DISCARD 3124 [(1,0)] 0 [3119] [] [] [] [] [3121,3122,3123,3124] CONDITIONAL_S
IDLE 3125 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 3126 [(0,1)] D [] [] [] [] [] [] none
MERGE 3127 [(0,1),(0,0)] D [] [3129,3130,3131,3132] [] [] [((0,0),(0,1))] [] none
DISCARD 3128 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3129 [(0,1),(0,0)] D [3127] [] [] [] [((0,0),(0,1))] [3129,3130,3131,3132] CONDITIONAL_S
Y_MEAS 3130 [(0,1)] HALF_D_PLUS_2 [3127] [] [] [] [] [3129,3130,3131,3132] CONDITIONAL_S
IDLE 3131 [(0,0)] HALF_D_PLUS_2 [3127] [] [] [] [] [3129,3130,3131,3132] CONDITIONAL_S
DISCARD 3132 [(0,1)] 0 [3127] [] [] [] [] [3129,3130,3131,3132] CONDITIONAL_S
IDLE 3133 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 3134 [(1,0)] D [] [] [] [] [] [] none
MERGE 3135 [(1,0),(0,0)] D [] [3137,3138,3139,3140] [] [] [((0,0),(1,0))] [] none
DISCARD 3136 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3137 [(1,0),(0,0)] D [3135] [] [] [] [((0,0),(1,0))] [3137,3138,3139,3140] CONDITIONAL_S
Y_MEAS 3138 [(1,0)] HALF_D_PLUS_2 [3135] [] [] [] [] [3137,3138,3139,3140] CONDITIONAL_S
IDLE 3139 [(0,0)] HALF_D_PLUS_2 [3135] [] [] [] [] [3137,3138,3139,3140] CONDITIONAL_S
DISCARD 3140 [(1,0)] 0 [3135] [] [] [] [] [3137,3138,3139,3140] CONDITIONAL_S
IDLE 3141 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 3142 [(0,1)] D [] [] [] [] [] [] none
MERGE 3143 [(0,1),(0,0)] D [] [3145,3146,3147,3148] [] [] [((0,0),(0,1))] [] none
DISCARD 3144 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3145 [(0,1),(0,0)] D [3143] [] [] [] [((0,0),(0,1))] [3145,3146,3147,3148] CONDITIONAL_S
Y_MEAS 3146 [(0,1)] HALF_D_PLUS_2 [3143] [] [] [] [] [3145,3146,3147,3148] CONDITIONAL_S
IDLE 3147 [(0,0)] HALF_D_PLUS_2 [3143] [] [] [] [] [3145,3146,3147,3148] CONDITIONAL_S
DISCARD 3148 [(0,1)] 0 [3143] [] [] [] [] [3145,3146,3147,3148] CONDITIONAL_S
IDLE 3149 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 3150 [(1,0)] D [] [] [] [] [] [] none
MERGE 3151 [(1,0),(0,0)] D [] [3153,3154,3155,3156] [] [] [((0,0),(1,0))] [] none
DISCARD 3152 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3153 [(1,0),(0,0)] D [3151] [] [] [] [((0,0),(1,0))] [3153,3154,3155,3156] CONDITIONAL_S
Y_MEAS 3154 [(1,0)] HALF_D_PLUS_2 [3151] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
IDLE 3155 [(0,0)] HALF_D_PLUS_2 [3151] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
DISCARD 3156 [(1,0)] 0 [3151] [] [] [] [] [3153,3154,3155,3156] CONDITIONAL_S
IDLE 3157 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 3158 [(0,1)] D [] [] [] [] [] [] none
MERGE 3159 [(0,1),(0,0)] D [] [3161,3162,3163,3164] [] [] [((0,0),(0,1))] [] none
DISCARD 3160 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3161 [(0,1),(0,0)] D [3159] [] [] [] [((0,0),(0,1))] [3161,3162,3163,3164] CONDITIONAL_S
Y_MEAS 3162 [(0,1)] HALF_D_PLUS_2 [3159] [] [] [] [] [3161,3162,3163,3164] CONDITIONAL_S
IDLE 3163 [(0,0)] HALF_D_PLUS_2 [3159] [] [] [] [] [3161,3162,3163,3164] CONDITIONAL_S
DISCARD 3164 [(0,1)] 0 [3159] [] [] [] [] [3161,3162,3163,3164] CONDITIONAL_S
IDLE 3165 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 3166 [(1,0)] D [] [] [] [] [] [] none
MERGE 3167 [(1,0),(0,0)] D [] [3169,3170,3171,3172] [] [] [((0,0),(1,0))] [] none
DISCARD 3168 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3169 [(1,0),(0,0)] D [3167] [] [] [] [((0,0),(1,0))] [3169,3170,3171,3172] CONDITIONAL_S
Y_MEAS 3170 [(1,0)] HALF_D_PLUS_2 [3167] [] [] [] [] [3169,3170,3171,3172] CONDITIONAL_S
IDLE 3171 [(0,0)] HALF_D_PLUS_2 [3167] [] [] [] [] [3169,3170,3171,3172] CONDITIONAL_S
DISCARD 3172 [(1,0)] 0 [3167] [] [] [] [] [3169,3170,3171,3172] CONDITIONAL_S
IDLE 3173 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 3174 [(0,1)] D [] [] [] [] [] [] none
MERGE 3175 [(0,1),(0,0)] D [] [3177,3178,3179,3180] [] [] [((0,0),(0,1))] [] none
DISCARD 3176 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3177 [(0,1),(0,0)] D [3175] [] [] [] [((0,0),(0,1))] [3177,3178,3179,3180] CONDITIONAL_S
Y_MEAS 3178 [(0,1)] HALF_D_PLUS_2 [3175] [] [] [] [] [3177,3178,3179,3180] CONDITIONAL_S
IDLE 3179 [(0,0)] HALF_D_PLUS_2 [3175] [] [] [] [] [3177,3178,3179,3180] CONDITIONAL_S
DISCARD 3180 [(0,1)] 0 [3175] [] [] [] [] [3177,3178,3179,3180] CONDITIONAL_S
IDLE 3181 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 3182 [(1,0)] D [] [] [] [] [] [] none
MERGE 3183 [(1,0),(0,0)] D [] [3185,3186,3187,3188] [] [] [((0,0),(1,0))] [] none
DISCARD 3184 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3185 [(1,0),(0,0)] D [3183] [] [] [] [((0,0),(1,0))] [3185,3186,3187,3188] CONDITIONAL_S
Y_MEAS 3186 [(1,0)] HALF_D_PLUS_2 [3183] [] [] [] [] [3185,3186,3187,3188] CONDITIONAL_S
IDLE 3187 [(0,0)] HALF_D_PLUS_2 [3183] [] [] [] [] [3185,3186,3187,3188] CONDITIONAL_S
DISCARD 3188 [(1,0)] 0 [3183] [] [] [] [] [3185,3186,3187,3188] CONDITIONAL_S
IDLE 3189 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 3190 [(0,1)] D [] [] [] [] [] [] none
MERGE 3191 [(0,1),(0,0)] D [] [3193,3194,3195,3196] [] [] [((0,0),(0,1))] [] none
DISCARD 3192 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3193 [(0,1),(0,0)] D [3191] [] [] [] [((0,0),(0,1))] [3193,3194,3195,3196] CONDITIONAL_S
Y_MEAS 3194 [(0,1)] HALF_D_PLUS_2 [3191] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
IDLE 3195 [(0,0)] HALF_D_PLUS_2 [3191] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
DISCARD 3196 [(0,1)] 0 [3191] [] [] [] [] [3193,3194,3195,3196] CONDITIONAL_S
IDLE 3197 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 3198 [(1,0)] D [] [] [] [] [] [] none
MERGE 3199 [(1,0),(0,0)] D [] [3201,3202,3203,3204] [] [] [((0,0),(1,0))] [] none
DISCARD 3200 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3201 [(1,0),(0,0)] D [3199] [] [] [] [((0,0),(1,0))] [3201,3202,3203,3204] CONDITIONAL_S
Y_MEAS 3202 [(1,0)] HALF_D_PLUS_2 [3199] [] [] [] [] [3201,3202,3203,3204] CONDITIONAL_S
IDLE 3203 [(0,0)] HALF_D_PLUS_2 [3199] [] [] [] [] [3201,3202,3203,3204] CONDITIONAL_S
DISCARD 3204 [(1,0)] 0 [3199] [] [] [] [] [3201,3202,3203,3204] CONDITIONAL_S
IDLE 3205 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 3206 [(0,1)] D [] [] [] [] [] [] none
MERGE 3207 [(0,1),(0,0)] D [] [3209,3210,3211,3212] [] [] [((0,0),(0,1))] [] none
DISCARD 3208 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3209 [(0,1),(0,0)] D [3207] [] [] [] [((0,0),(0,1))] [3209,3210,3211,3212] CONDITIONAL_S
Y_MEAS 3210 [(0,1)] HALF_D_PLUS_2 [3207] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
IDLE 3211 [(0,0)] HALF_D_PLUS_2 [3207] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
DISCARD 3212 [(0,1)] 0 [3207] [] [] [] [] [3209,3210,3211,3212] CONDITIONAL_S
IDLE 3213 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 3214 [(1,0)] D [] [] [] [] [] [] none
MERGE 3215 [(1,0),(0,0)] D [] [3217,3218,3219,3220] [] [] [((0,0),(1,0))] [] none
DISCARD 3216 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3217 [(1,0),(0,0)] D [3215] [] [] [] [((0,0),(1,0))] [3217,3218,3219,3220] CONDITIONAL_S
Y_MEAS 3218 [(1,0)] HALF_D_PLUS_2 [3215] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
IDLE 3219 [(0,0)] HALF_D_PLUS_2 [3215] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
DISCARD 3220 [(1,0)] 0 [3215] [] [] [] [] [3217,3218,3219,3220] CONDITIONAL_S
IDLE 3221 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 3222 [(0,1)] D [] [] [] [] [] [] none
MERGE 3223 [(0,1),(0,0)] D [] [3225,3226,3227,3228] [] [] [((0,0),(0,1))] [] none
DISCARD 3224 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3225 [(0,1),(0,0)] D [3223] [] [] [] [((0,0),(0,1))] [3225,3226,3227,3228] CONDITIONAL_S
Y_MEAS 3226 [(0,1)] HALF_D_PLUS_2 [3223] [] [] [] [] [3225,3226,3227,3228] CONDITIONAL_S
IDLE 3227 [(0,0)] HALF_D_PLUS_2 [3223] [] [] [] [] [3225,3226,3227,3228] CONDITIONAL_S
DISCARD 3228 [(0,1)] 0 [3223] [] [] [] [] [3225,3226,3227,3228] CONDITIONAL_S
IDLE 3229 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 3230 [(1,0)] D [] [] [] [] [] [] none
MERGE 3231 [(1,0),(0,0)] D [] [3233,3234,3235,3236] [] [] [((0,0),(1,0))] [] none
DISCARD 3232 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3233 [(1,0),(0,0)] D [3231] [] [] [] [((0,0),(1,0))] [3233,3234,3235,3236] CONDITIONAL_S
Y_MEAS 3234 [(1,0)] HALF_D_PLUS_2 [3231] [] [] [] [] [3233,3234,3235,3236] CONDITIONAL_S
IDLE 3235 [(0,0)] HALF_D_PLUS_2 [3231] [] [] [] [] [3233,3234,3235,3236] CONDITIONAL_S
DISCARD 3236 [(1,0)] 0 [3231] [] [] [] [] [3233,3234,3235,3236] CONDITIONAL_S
IDLE 3237 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 3238 [(0,1)] D [] [] [] [] [] [] none
MERGE 3239 [(0,1),(0,0)] D [] [3241,3242,3243,3244] [] [] [((0,0),(0,1))] [] none
DISCARD 3240 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3241 [(0,1),(0,0)] D [3239] [] [] [] [((0,0),(0,1))] [3241,3242,3243,3244] CONDITIONAL_S
Y_MEAS 3242 [(0,1)] HALF_D_PLUS_2 [3239] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
IDLE 3243 [(0,0)] HALF_D_PLUS_2 [3239] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
DISCARD 3244 [(0,1)] 0 [3239] [] [] [] [] [3241,3242,3243,3244] CONDITIONAL_S
IDLE 3245 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 3246 [(1,0)] D [] [] [] [] [] [] none
MERGE 3247 [(1,0),(0,0)] D [] [3249,3250,3251,3252] [] [] [((0,0),(1,0))] [] none
DISCARD 3248 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3249 [(1,0),(0,0)] D [3247] [] [] [] [((0,0),(1,0))] [3249,3250,3251,3252] CONDITIONAL_S
Y_MEAS 3250 [(1,0)] HALF_D_PLUS_2 [3247] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
IDLE 3251 [(0,0)] HALF_D_PLUS_2 [3247] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
DISCARD 3252 [(1,0)] 0 [3247] [] [] [] [] [3249,3250,3251,3252] CONDITIONAL_S
IDLE 3253 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 3254 [(0,1)] D [] [] [] [] [] [] none
MERGE 3255 [(0,1),(0,0)] D [] [3257,3258,3259,3260] [] [] [((0,0),(0,1))] [] none
DISCARD 3256 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3257 [(0,1),(0,0)] D [3255] [] [] [] [((0,0),(0,1))] [3257,3258,3259,3260] CONDITIONAL_S
Y_MEAS 3258 [(0,1)] HALF_D_PLUS_2 [3255] [] [] [] [] [3257,3258,3259,3260] CONDITIONAL_S
IDLE 3259 [(0,0)] HALF_D_PLUS_2 [3255] [] [] [] [] [3257,3258,3259,3260] CONDITIONAL_S
DISCARD 3260 [(0,1)] 0 [3255] [] [] [] [] [3257,3258,3259,3260] CONDITIONAL_S
IDLE 3261 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 3262 [(1,0)] D [] [] [] [] [] [] none
MERGE 3263 [(1,0),(0,0)] D [] [3265,3266,3267,3268] [] [] [((0,0),(1,0))] [] none
DISCARD 3264 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3265 [(1,0),(0,0)] D [3263] [] [] [] [((0,0),(1,0))] [3265,3266,3267,3268] CONDITIONAL_S
Y_MEAS 3266 [(1,0)] HALF_D_PLUS_2 [3263] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
IDLE 3267 [(0,0)] HALF_D_PLUS_2 [3263] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
DISCARD 3268 [(1,0)] 0 [3263] [] [] [] [] [3265,3266,3267,3268] CONDITIONAL_S
IDLE 3269 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 3270 [(0,1)] D [] [] [] [] [] [] none
MERGE 3271 [(0,1),(0,0)] D [] [3273,3274,3275,3276] [] [] [((0,0),(0,1))] [] none
DISCARD 3272 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3273 [(0,1),(0,0)] D [3271] [] [] [] [((0,0),(0,1))] [3273,3274,3275,3276] CONDITIONAL_S
Y_MEAS 3274 [(0,1)] HALF_D_PLUS_2 [3271] [] [] [] [] [3273,3274,3275,3276] CONDITIONAL_S
IDLE 3275 [(0,0)] HALF_D_PLUS_2 [3271] [] [] [] [] [3273,3274,3275,3276] CONDITIONAL_S
DISCARD 3276 [(0,1)] 0 [3271] [] [] [] [] [3273,3274,3275,3276] CONDITIONAL_S
IDLE 3277 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 3278 [(1,0)] D [] [] [] [] [] [] none
MERGE 3279 [(1,0),(0,0)] D [] [3281,3282,3283,3284] [] [] [((0,0),(1,0))] [] none
DISCARD 3280 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3281 [(1,0),(0,0)] D [3279] [] [] [] [((0,0),(1,0))] [3281,3282,3283,3284] CONDITIONAL_S
Y_MEAS 3282 [(1,0)] HALF_D_PLUS_2 [3279] [] [] [] [] [3281,3282,3283,3284] CONDITIONAL_S
IDLE 3283 [(0,0)] HALF_D_PLUS_2 [3279] [] [] [] [] [3281,3282,3283,3284] CONDITIONAL_S
DISCARD 3284 [(1,0)] 0 [3279] [] [] [] [] [3281,3282,3283,3284] CONDITIONAL_S
IDLE 3285 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 3286 [(0,1)] D [] [] [] [] [] [] none
MERGE 3287 [(0,1),(0,0)] D [] [3289,3290,3291,3292] [] [] [((0,0),(0,1))] [] none
DISCARD 3288 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3289 [(0,1),(0,0)] D [3287] [] [] [] [((0,0),(0,1))] [3289,3290,3291,3292] CONDITIONAL_S
Y_MEAS 3290 [(0,1)] HALF_D_PLUS_2 [3287] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
IDLE 3291 [(0,0)] HALF_D_PLUS_2 [3287] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
DISCARD 3292 [(0,1)] 0 [3287] [] [] [] [] [3289,3290,3291,3292] CONDITIONAL_S
IDLE 3293 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 3294 [(1,0)] D [] [] [] [] [] [] none
MERGE 3295 [(1,0),(0,0)] D [] [3297,3298,3299,3300] [] [] [((0,0),(1,0))] [] none
DISCARD 3296 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3297 [(1,0),(0,0)] D [3295] [] [] [] [((0,0),(1,0))] [3297,3298,3299,3300] CONDITIONAL_S
Y_MEAS 3298 [(1,0)] HALF_D_PLUS_2 [3295] [] [] [] [] [3297,3298,3299,3300] CONDITIONAL_S
IDLE 3299 [(0,0)] HALF_D_PLUS_2 [3295] [] [] [] [] [3297,3298,3299,3300] CONDITIONAL_S
DISCARD 3300 [(1,0)] 0 [3295] [] [] [] [] [3297,3298,3299,3300] CONDITIONAL_S
IDLE 3301 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 3302 [(0,1)] D [] [] [] [] [] [] none
MERGE 3303 [(0,1),(0,0)] D [] [3305,3306,3307,3308] [] [] [((0,0),(0,1))] [] none
DISCARD 3304 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3305 [(0,1),(0,0)] D [3303] [] [] [] [((0,0),(0,1))] [3305,3306,3307,3308] CONDITIONAL_S
Y_MEAS 3306 [(0,1)] HALF_D_PLUS_2 [3303] [] [] [] [] [3305,3306,3307,3308] CONDITIONAL_S
IDLE 3307 [(0,0)] HALF_D_PLUS_2 [3303] [] [] [] [] [3305,3306,3307,3308] CONDITIONAL_S
DISCARD 3308 [(0,1)] 0 [3303] [] [] [] [] [3305,3306,3307,3308] CONDITIONAL_S
IDLE 3309 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 3310 [(1,0)] D [] [] [] [] [] [] none
MERGE 3311 [(1,0),(0,0)] D [] [3313,3314,3315,3316] [] [] [((0,0),(1,0))] [] none
DISCARD 3312 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3313 [(1,0),(0,0)] D [3311] [] [] [] [((0,0),(1,0))] [3313,3314,3315,3316] CONDITIONAL_S
Y_MEAS 3314 [(1,0)] HALF_D_PLUS_2 [3311] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
IDLE 3315 [(0,0)] HALF_D_PLUS_2 [3311] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
DISCARD 3316 [(1,0)] 0 [3311] [] [] [] [] [3313,3314,3315,3316] CONDITIONAL_S
IDLE 3317 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 3318 [(0,1)] D [] [] [] [] [] [] none
MERGE 3319 [(0,1),(0,0)] D [] [3321,3322,3323,3324] [] [] [((0,0),(0,1))] [] none
DISCARD 3320 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3321 [(0,1),(0,0)] D [3319] [] [] [] [((0,0),(0,1))] [3321,3322,3323,3324] CONDITIONAL_S
Y_MEAS 3322 [(0,1)] HALF_D_PLUS_2 [3319] [] [] [] [] [3321,3322,3323,3324] CONDITIONAL_S
IDLE 3323 [(0,0)] HALF_D_PLUS_2 [3319] [] [] [] [] [3321,3322,3323,3324] CONDITIONAL_S
DISCARD 3324 [(0,1)] 0 [3319] [] [] [] [] [3321,3322,3323,3324] CONDITIONAL_S
IDLE 3325 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 3326 [(1,0)] D [] [] [] [] [] [] none
MERGE 3327 [(1,0),(0,0)] D [] [3329,3330,3331,3332] [] [] [((0,0),(1,0))] [] none
DISCARD 3328 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3329 [(1,0),(0,0)] D [3327] [] [] [] [((0,0),(1,0))] [3329,3330,3331,3332] CONDITIONAL_S
Y_MEAS 3330 [(1,0)] HALF_D_PLUS_2 [3327] [] [] [] [] [3329,3330,3331,3332] CONDITIONAL_S
IDLE 3331 [(0,0)] HALF_D_PLUS_2 [3327] [] [] [] [] [3329,3330,3331,3332] CONDITIONAL_S
DISCARD 3332 [(1,0)] 0 [3327] [] [] [] [] [3329,3330,3331,3332] CONDITIONAL_S
IDLE 3333 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 3334 [(0,1)] D [] [] [] [] [] [] none
MERGE 3335 [(0,1),(0,0)] D [] [3337,3338,3339,3340] [] [] [((0,0),(0,1))] [] none
DISCARD 3336 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3337 [(0,1),(0,0)] D [3335] [] [] [] [((0,0),(0,1))] [3337,3338,3339,3340] CONDITIONAL_S
Y_MEAS 3338 [(0,1)] HALF_D_PLUS_2 [3335] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
IDLE 3339 [(0,0)] HALF_D_PLUS_2 [3335] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
DISCARD 3340 [(0,1)] 0 [3335] [] [] [] [] [3337,3338,3339,3340] CONDITIONAL_S
IDLE 3341 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 3342 [(1,0)] D [] [] [] [] [] [] none
MERGE 3343 [(1,0),(0,0)] D [] [3345,3346,3347,3348] [] [] [((0,0),(1,0))] [] none
DISCARD 3344 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3345 [(1,0),(0,0)] D [3343] [] [] [] [((0,0),(1,0))] [3345,3346,3347,3348] CONDITIONAL_S
Y_MEAS 3346 [(1,0)] HALF_D_PLUS_2 [3343] [] [] [] [] [3345,3346,3347,3348] CONDITIONAL_S
IDLE 3347 [(0,0)] HALF_D_PLUS_2 [3343] [] [] [] [] [3345,3346,3347,3348] CONDITIONAL_S
DISCARD 3348 [(1,0)] 0 [3343] [] [] [] [] [3345,3346,3347,3348] CONDITIONAL_S
IDLE 3349 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 3350 [(0,1)] D [] [] [] [] [] [] none
MERGE 3351 [(0,1),(0,0)] D [] [3353,3354,3355,3356] [] [] [((0,0),(0,1))] [] none
DISCARD 3352 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3353 [(0,1),(0,0)] D [3351] [] [] [] [((0,0),(0,1))] [3353,3354,3355,3356] CONDITIONAL_S
Y_MEAS 3354 [(0,1)] HALF_D_PLUS_2 [3351] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
IDLE 3355 [(0,0)] HALF_D_PLUS_2 [3351] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
DISCARD 3356 [(0,1)] 0 [3351] [] [] [] [] [3353,3354,3355,3356] CONDITIONAL_S
IDLE 3357 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 3358 [(1,0)] D [] [] [] [] [] [] none
MERGE 3359 [(1,0),(0,0)] D [] [3361,3362,3363,3364] [] [] [((0,0),(1,0))] [] none
DISCARD 3360 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3361 [(1,0),(0,0)] D [3359] [] [] [] [((0,0),(1,0))] [3361,3362,3363,3364] CONDITIONAL_S
Y_MEAS 3362 [(1,0)] HALF_D_PLUS_2 [3359] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
IDLE 3363 [(0,0)] HALF_D_PLUS_2 [3359] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
DISCARD 3364 [(1,0)] 0 [3359] [] [] [] [] [3361,3362,3363,3364] CONDITIONAL_S
IDLE 3365 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 3366 [(0,1)] D [] [] [] [] [] [] none
MERGE 3367 [(0,1),(0,0)] D [] [3369,3370,3371,3372] [] [] [((0,0),(0,1))] [] none
DISCARD 3368 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3369 [(0,1),(0,0)] D [3367] [] [] [] [((0,0),(0,1))] [3369,3370,3371,3372] CONDITIONAL_S
Y_MEAS 3370 [(0,1)] HALF_D_PLUS_2 [3367] [] [] [] [] [3369,3370,3371,3372] CONDITIONAL_S
IDLE 3371 [(0,0)] HALF_D_PLUS_2 [3367] [] [] [] [] [3369,3370,3371,3372] CONDITIONAL_S
DISCARD 3372 [(0,1)] 0 [3367] [] [] [] [] [3369,3370,3371,3372] CONDITIONAL_S
IDLE 3373 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 3374 [(1,0)] D [] [] [] [] [] [] none
MERGE 3375 [(1,0),(0,0)] D [] [3377,3378,3379,3380] [] [] [((0,0),(1,0))] [] none
DISCARD 3376 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3377 [(1,0),(0,0)] D [3375] [] [] [] [((0,0),(1,0))] [3377,3378,3379,3380] CONDITIONAL_S
Y_MEAS 3378 [(1,0)] HALF_D_PLUS_2 [3375] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
IDLE 3379 [(0,0)] HALF_D_PLUS_2 [3375] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
DISCARD 3380 [(1,0)] 0 [3375] [] [] [] [] [3377,3378,3379,3380] CONDITIONAL_S
IDLE 3381 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 3382 [(0,1)] D [] [] [] [] [] [] none
MERGE 3383 [(0,1),(0,0)] D [] [3385,3386,3387,3388] [] [] [((0,0),(0,1))] [] none
DISCARD 3384 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3385 [(0,1),(0,0)] D [3383] [] [] [] [((0,0),(0,1))] [3385,3386,3387,3388] CONDITIONAL_S
Y_MEAS 3386 [(0,1)] HALF_D_PLUS_2 [3383] [] [] [] [] [3385,3386,3387,3388] CONDITIONAL_S
IDLE 3387 [(0,0)] HALF_D_PLUS_2 [3383] [] [] [] [] [3385,3386,3387,3388] CONDITIONAL_S
DISCARD 3388 [(0,1)] 0 [3383] [] [] [] [] [3385,3386,3387,3388] CONDITIONAL_S
IDLE 3389 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 3390 [(1,0)] D [] [] [] [] [] [] none
MERGE 3391 [(1,0),(0,0)] D [] [3393,3394,3395,3396] [] [] [((0,0),(1,0))] [] none
DISCARD 3392 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3393 [(1,0),(0,0)] D [3391] [] [] [] [((0,0),(1,0))] [3393,3394,3395,3396] CONDITIONAL_S
Y_MEAS 3394 [(1,0)] HALF_D_PLUS_2 [3391] [] [] [] [] [3393,3394,3395,3396] CONDITIONAL_S
IDLE 3395 [(0,0)] HALF_D_PLUS_2 [3391] [] [] [] [] [3393,3394,3395,3396] CONDITIONAL_S
DISCARD 3396 [(1,0)] 0 [3391] [] [] [] [] [3393,3394,3395,3396] CONDITIONAL_S
IDLE 3397 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 3398 [(0,1)] D [] [] [] [] [] [] none
MERGE 3399 [(0,1),(0,0)] D [] [3401,3402,3403,3404] [] [] [((0,0),(0,1))] [] none
DISCARD 3400 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3401 [(0,1),(0,0)] D [3399] [] [] [] [((0,0),(0,1))] [3401,3402,3403,3404] CONDITIONAL_S
Y_MEAS 3402 [(0,1)] HALF_D_PLUS_2 [3399] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
IDLE 3403 [(0,0)] HALF_D_PLUS_2 [3399] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
DISCARD 3404 [(0,1)] 0 [3399] [] [] [] [] [3401,3402,3403,3404] CONDITIONAL_S
IDLE 3405 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 3406 [(1,0)] D [] [] [] [] [] [] none
MERGE 3407 [(1,0),(0,0)] D [] [3409,3410,3411,3412] [] [] [((0,0),(1,0))] [] none
DISCARD 3408 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3409 [(1,0),(0,0)] D [3407] [] [] [] [((0,0),(1,0))] [3409,3410,3411,3412] CONDITIONAL_S
Y_MEAS 3410 [(1,0)] HALF_D_PLUS_2 [3407] [] [] [] [] [3409,3410,3411,3412] CONDITIONAL_S
IDLE 3411 [(0,0)] HALF_D_PLUS_2 [3407] [] [] [] [] [3409,3410,3411,3412] CONDITIONAL_S
DISCARD 3412 [(1,0)] 0 [3407] [] [] [] [] [3409,3410,3411,3412] CONDITIONAL_S
IDLE 3413 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 3414 [(0,1)] D [] [] [] [] [] [] none
MERGE 3415 [(0,1),(0,0)] D [] [3417,3418,3419,3420] [] [] [((0,0),(0,1))] [] none
DISCARD 3416 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3417 [(0,1),(0,0)] D [3415] [] [] [] [((0,0),(0,1))] [3417,3418,3419,3420] CONDITIONAL_S
Y_MEAS 3418 [(0,1)] HALF_D_PLUS_2 [3415] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
IDLE 3419 [(0,0)] HALF_D_PLUS_2 [3415] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
DISCARD 3420 [(0,1)] 0 [3415] [] [] [] [] [3417,3418,3419,3420] CONDITIONAL_S
IDLE 3421 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 3422 [(1,0)] D [] [] [] [] [] [] none
MERGE 3423 [(1,0),(0,0)] D [] [3425,3426,3427,3428] [] [] [((0,0),(1,0))] [] none
DISCARD 3424 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3425 [(1,0),(0,0)] D [3423] [] [] [] [((0,0),(1,0))] [3425,3426,3427,3428] CONDITIONAL_S
Y_MEAS 3426 [(1,0)] HALF_D_PLUS_2 [3423] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
IDLE 3427 [(0,0)] HALF_D_PLUS_2 [3423] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
DISCARD 3428 [(1,0)] 0 [3423] [] [] [] [] [3425,3426,3427,3428] CONDITIONAL_S
IDLE 3429 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 3430 [(0,1)] D [] [] [] [] [] [] none
MERGE 3431 [(0,1),(0,0)] D [] [3433,3434,3435,3436] [] [] [((0,0),(0,1))] [] none
DISCARD 3432 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3433 [(0,1),(0,0)] D [3431] [] [] [] [((0,0),(0,1))] [3433,3434,3435,3436] CONDITIONAL_S
Y_MEAS 3434 [(0,1)] HALF_D_PLUS_2 [3431] [] [] [] [] [3433,3434,3435,3436] CONDITIONAL_S
IDLE 3435 [(0,0)] HALF_D_PLUS_2 [3431] [] [] [] [] [3433,3434,3435,3436] CONDITIONAL_S
DISCARD 3436 [(0,1)] 0 [3431] [] [] [] [] [3433,3434,3435,3436] CONDITIONAL_S
IDLE 3437 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 3438 [(1,0)] D [] [] [] [] [] [] none
MERGE 3439 [(1,0),(0,0)] D [] [3441,3442,3443,3444] [] [] [((0,0),(1,0))] [] none
DISCARD 3440 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3441 [(1,0),(0,0)] D [3439] [] [] [] [((0,0),(1,0))] [3441,3442,3443,3444] CONDITIONAL_S
Y_MEAS 3442 [(1,0)] HALF_D_PLUS_2 [3439] [] [] [] [] [3441,3442,3443,3444] CONDITIONAL_S
IDLE 3443 [(0,0)] HALF_D_PLUS_2 [3439] [] [] [] [] [3441,3442,3443,3444] CONDITIONAL_S
DISCARD 3444 [(1,0)] 0 [3439] [] [] [] [] [3441,3442,3443,3444] CONDITIONAL_S
IDLE 3445 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 3446 [(0,1)] D [] [] [] [] [] [] none
MERGE 3447 [(0,1),(0,0)] D [] [3449,3450,3451,3452] [] [] [((0,0),(0,1))] [] none
DISCARD 3448 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3449 [(0,1),(0,0)] D [3447] [] [] [] [((0,0),(0,1))] [3449,3450,3451,3452] CONDITIONAL_S
Y_MEAS 3450 [(0,1)] HALF_D_PLUS_2 [3447] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
IDLE 3451 [(0,0)] HALF_D_PLUS_2 [3447] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
DISCARD 3452 [(0,1)] 0 [3447] [] [] [] [] [3449,3450,3451,3452] CONDITIONAL_S
IDLE 3453 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 3454 [(1,0)] D [] [] [] [] [] [] none
MERGE 3455 [(1,0),(0,0)] D [] [3457,3458,3459,3460] [] [] [((0,0),(1,0))] [] none
DISCARD 3456 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3457 [(1,0),(0,0)] D [3455] [] [] [] [((0,0),(1,0))] [3457,3458,3459,3460] CONDITIONAL_S
Y_MEAS 3458 [(1,0)] HALF_D_PLUS_2 [3455] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
IDLE 3459 [(0,0)] HALF_D_PLUS_2 [3455] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
DISCARD 3460 [(1,0)] 0 [3455] [] [] [] [] [3457,3458,3459,3460] CONDITIONAL_S
IDLE 3461 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 3462 [(0,1)] D [] [] [] [] [] [] none
MERGE 3463 [(0,1),(0,0)] D [] [3465,3466,3467,3468] [] [] [((0,0),(0,1))] [] none
DISCARD 3464 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3465 [(0,1),(0,0)] D [3463] [] [] [] [((0,0),(0,1))] [3465,3466,3467,3468] CONDITIONAL_S
Y_MEAS 3466 [(0,1)] HALF_D_PLUS_2 [3463] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
IDLE 3467 [(0,0)] HALF_D_PLUS_2 [3463] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
DISCARD 3468 [(0,1)] 0 [3463] [] [] [] [] [3465,3466,3467,3468] CONDITIONAL_S
IDLE 3469 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 3470 [(1,0)] D [] [] [] [] [] [] none
MERGE 3471 [(1,0),(0,0)] D [] [3473,3474,3475,3476] [] [] [((0,0),(1,0))] [] none
DISCARD 3472 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3473 [(1,0),(0,0)] D [3471] [] [] [] [((0,0),(1,0))] [3473,3474,3475,3476] CONDITIONAL_S
Y_MEAS 3474 [(1,0)] HALF_D_PLUS_2 [3471] [] [] [] [] [3473,3474,3475,3476] CONDITIONAL_S
IDLE 3475 [(0,0)] HALF_D_PLUS_2 [3471] [] [] [] [] [3473,3474,3475,3476] CONDITIONAL_S
DISCARD 3476 [(1,0)] 0 [3471] [] [] [] [] [3473,3474,3475,3476] CONDITIONAL_S
IDLE 3477 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 3478 [(0,1)] D [] [] [] [] [] [] none
MERGE 3479 [(0,1),(0,0)] D [] [3481,3482,3483,3484] [] [] [((0,0),(0,1))] [] none
DISCARD 3480 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3481 [(0,1),(0,0)] D [3479] [] [] [] [((0,0),(0,1))] [3481,3482,3483,3484] CONDITIONAL_S
Y_MEAS 3482 [(0,1)] HALF_D_PLUS_2 [3479] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
IDLE 3483 [(0,0)] HALF_D_PLUS_2 [3479] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
DISCARD 3484 [(0,1)] 0 [3479] [] [] [] [] [3481,3482,3483,3484] CONDITIONAL_S
IDLE 3485 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 3486 [(1,0)] D [] [] [] [] [] [] none
MERGE 3487 [(1,0),(0,0)] D [] [3489,3490,3491,3492] [] [] [((0,0),(1,0))] [] none
DISCARD 3488 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3489 [(1,0),(0,0)] D [3487] [] [] [] [((0,0),(1,0))] [3489,3490,3491,3492] CONDITIONAL_S
Y_MEAS 3490 [(1,0)] HALF_D_PLUS_2 [3487] [] [] [] [] [3489,3490,3491,3492] CONDITIONAL_S
IDLE 3491 [(0,0)] HALF_D_PLUS_2 [3487] [] [] [] [] [3489,3490,3491,3492] CONDITIONAL_S
DISCARD 3492 [(1,0)] 0 [3487] [] [] [] [] [3489,3490,3491,3492] CONDITIONAL_S
IDLE 3493 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 3494 [(0,1)] D [] [] [] [] [] [] none
MERGE 3495 [(0,1),(0,0)] D [] [3497,3498,3499,3500] [] [] [((0,0),(0,1))] [] none
DISCARD 3496 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3497 [(0,1),(0,0)] D [3495] [] [] [] [((0,0),(0,1))] [3497,3498,3499,3500] CONDITIONAL_S
Y_MEAS 3498 [(0,1)] HALF_D_PLUS_2 [3495] [] [] [] [] [3497,3498,3499,3500] CONDITIONAL_S
IDLE 3499 [(0,0)] HALF_D_PLUS_2 [3495] [] [] [] [] [3497,3498,3499,3500] CONDITIONAL_S
DISCARD 3500 [(0,1)] 0 [3495] [] [] [] [] [3497,3498,3499,3500] CONDITIONAL_S
IDLE 3501 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 3502 [(1,0)] D [] [] [] [] [] [] none
MERGE 3503 [(1,0),(0,0)] D [] [3505,3506,3507,3508] [] [] [((0,0),(1,0))] [] none
DISCARD 3504 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3505 [(1,0),(0,0)] D [3503] [] [] [] [((0,0),(1,0))] [3505,3506,3507,3508] CONDITIONAL_S
Y_MEAS 3506 [(1,0)] HALF_D_PLUS_2 [3503] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
IDLE 3507 [(0,0)] HALF_D_PLUS_2 [3503] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
DISCARD 3508 [(1,0)] 0 [3503] [] [] [] [] [3505,3506,3507,3508] CONDITIONAL_S
IDLE 3509 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 3510 [(0,1)] D [] [] [] [] [] [] none
MERGE 3511 [(0,1),(0,0)] D [] [3513,3514,3515,3516] [] [] [((0,0),(0,1))] [] none
DISCARD 3512 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3513 [(0,1),(0,0)] D [3511] [] [] [] [((0,0),(0,1))] [3513,3514,3515,3516] CONDITIONAL_S
Y_MEAS 3514 [(0,1)] HALF_D_PLUS_2 [3511] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
IDLE 3515 [(0,0)] HALF_D_PLUS_2 [3511] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
DISCARD 3516 [(0,1)] 0 [3511] [] [] [] [] [3513,3514,3515,3516] CONDITIONAL_S
IDLE 3517 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 3518 [(1,0)] D [] [] [] [] [] [] none
MERGE 3519 [(1,0),(0,0)] D [] [3521,3522,3523,3524] [] [] [((0,0),(1,0))] [] none
DISCARD 3520 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3521 [(1,0),(0,0)] D [3519] [] [] [] [((0,0),(1,0))] [3521,3522,3523,3524] CONDITIONAL_S
Y_MEAS 3522 [(1,0)] HALF_D_PLUS_2 [3519] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
IDLE 3523 [(0,0)] HALF_D_PLUS_2 [3519] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
DISCARD 3524 [(1,0)] 0 [3519] [] [] [] [] [3521,3522,3523,3524] CONDITIONAL_S
IDLE 3525 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 3526 [(0,1)] D [] [] [] [] [] [] none
MERGE 3527 [(0,1),(0,0)] D [] [3529,3530,3531,3532] [] [] [((0,0),(0,1))] [] none
DISCARD 3528 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3529 [(0,1),(0,0)] D [3527] [] [] [] [((0,0),(0,1))] [3529,3530,3531,3532] CONDITIONAL_S
Y_MEAS 3530 [(0,1)] HALF_D_PLUS_2 [3527] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
IDLE 3531 [(0,0)] HALF_D_PLUS_2 [3527] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
DISCARD 3532 [(0,1)] 0 [3527] [] [] [] [] [3529,3530,3531,3532] CONDITIONAL_S
IDLE 3533 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 3534 [(1,0)] D [] [] [] [] [] [] none
MERGE 3535 [(1,0),(0,0)] D [] [3537,3538,3539,3540] [] [] [((0,0),(1,0))] [] none
DISCARD 3536 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3537 [(1,0),(0,0)] D [3535] [] [] [] [((0,0),(1,0))] [3537,3538,3539,3540] CONDITIONAL_S
Y_MEAS 3538 [(1,0)] HALF_D_PLUS_2 [3535] [] [] [] [] [3537,3538,3539,3540] CONDITIONAL_S
IDLE 3539 [(0,0)] HALF_D_PLUS_2 [3535] [] [] [] [] [3537,3538,3539,3540] CONDITIONAL_S
DISCARD 3540 [(1,0)] 0 [3535] [] [] [] [] [3537,3538,3539,3540] CONDITIONAL_S
IDLE 3541 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 3542 [(0,1)] D [] [] [] [] [] [] none
MERGE 3543 [(0,1),(0,0)] D [] [3545,3546,3547,3548] [] [] [((0,0),(0,1))] [] none
DISCARD 3544 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3545 [(0,1),(0,0)] D [3543] [] [] [] [((0,0),(0,1))] [3545,3546,3547,3548] CONDITIONAL_S
Y_MEAS 3546 [(0,1)] HALF_D_PLUS_2 [3543] [] [] [] [] [3545,3546,3547,3548] CONDITIONAL_S
IDLE 3547 [(0,0)] HALF_D_PLUS_2 [3543] [] [] [] [] [3545,3546,3547,3548] CONDITIONAL_S
DISCARD 3548 [(0,1)] 0 [3543] [] [] [] [] [3545,3546,3547,3548] CONDITIONAL_S
IDLE 3549 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 3550 [(1,0)] D [] [] [] [] [] [] none
MERGE 3551 [(1,0),(0,0)] D [] [3553,3554,3555,3556] [] [] [((0,0),(1,0))] [] none
DISCARD 3552 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3553 [(1,0),(0,0)] D [3551] [] [] [] [((0,0),(1,0))] [3553,3554,3555,3556] CONDITIONAL_S
Y_MEAS 3554 [(1,0)] HALF_D_PLUS_2 [3551] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
IDLE 3555 [(0,0)] HALF_D_PLUS_2 [3551] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
DISCARD 3556 [(1,0)] 0 [3551] [] [] [] [] [3553,3554,3555,3556] CONDITIONAL_S
IDLE 3557 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 3558 [(0,1)] D [] [] [] [] [] [] none
MERGE 3559 [(0,1),(0,0)] D [] [3561,3562,3563,3564] [] [] [((0,0),(0,1))] [] none
DISCARD 3560 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3561 [(0,1),(0,0)] D [3559] [] [] [] [((0,0),(0,1))] [3561,3562,3563,3564] CONDITIONAL_S
Y_MEAS 3562 [(0,1)] HALF_D_PLUS_2 [3559] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
IDLE 3563 [(0,0)] HALF_D_PLUS_2 [3559] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
DISCARD 3564 [(0,1)] 0 [3559] [] [] [] [] [3561,3562,3563,3564] CONDITIONAL_S
IDLE 3565 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 3566 [(1,0)] D [] [] [] [] [] [] none
MERGE 3567 [(1,0),(0,0)] D [] [3569,3570,3571,3572] [] [] [((0,0),(1,0))] [] none
DISCARD 3568 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3569 [(1,0),(0,0)] D [3567] [] [] [] [((0,0),(1,0))] [3569,3570,3571,3572] CONDITIONAL_S
Y_MEAS 3570 [(1,0)] HALF_D_PLUS_2 [3567] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
IDLE 3571 [(0,0)] HALF_D_PLUS_2 [3567] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
DISCARD 3572 [(1,0)] 0 [3567] [] [] [] [] [3569,3570,3571,3572] CONDITIONAL_S
IDLE 3573 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 3574 [(0,1)] D [] [] [] [] [] [] none
MERGE 3575 [(0,1),(0,0)] D [] [3577,3578,3579,3580] [] [] [((0,0),(0,1))] [] none
DISCARD 3576 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3577 [(0,1),(0,0)] D [3575] [] [] [] [((0,0),(0,1))] [3577,3578,3579,3580] CONDITIONAL_S
Y_MEAS 3578 [(0,1)] HALF_D_PLUS_2 [3575] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
IDLE 3579 [(0,0)] HALF_D_PLUS_2 [3575] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
DISCARD 3580 [(0,1)] 0 [3575] [] [] [] [] [3577,3578,3579,3580] CONDITIONAL_S
IDLE 3581 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 3582 [(1,0)] D [] [] [] [] [] [] none
MERGE 3583 [(1,0),(0,0)] D [] [3585,3586,3587,3588] [] [] [((0,0),(1,0))] [] none
DISCARD 3584 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3585 [(1,0),(0,0)] D [3583] [] [] [] [((0,0),(1,0))] [3585,3586,3587,3588] CONDITIONAL_S
Y_MEAS 3586 [(1,0)] HALF_D_PLUS_2 [3583] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
IDLE 3587 [(0,0)] HALF_D_PLUS_2 [3583] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
DISCARD 3588 [(1,0)] 0 [3583] [] [] [] [] [3585,3586,3587,3588] CONDITIONAL_S
IDLE 3589 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 3590 [(0,1)] D [] [] [] [] [] [] none
MERGE 3591 [(0,1),(0,0)] D [] [3593,3594,3595,3596] [] [] [((0,0),(0,1))] [] none
DISCARD 3592 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3593 [(0,1),(0,0)] D [3591] [] [] [] [((0,0),(0,1))] [3593,3594,3595,3596] CONDITIONAL_S
Y_MEAS 3594 [(0,1)] HALF_D_PLUS_2 [3591] [] [] [] [] [3593,3594,3595,3596] CONDITIONAL_S
IDLE 3595 [(0,0)] HALF_D_PLUS_2 [3591] [] [] [] [] [3593,3594,3595,3596] CONDITIONAL_S
DISCARD 3596 [(0,1)] 0 [3591] [] [] [] [] [3593,3594,3595,3596] CONDITIONAL_S
IDLE 3597 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 3598 [(1,0)] D [] [] [] [] [] [] none
MERGE 3599 [(1,0),(0,0)] D [] [3601,3602,3603,3604] [] [] [((0,0),(1,0))] [] none
DISCARD 3600 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3601 [(1,0),(0,0)] D [3599] [] [] [] [((0,0),(1,0))] [3601,3602,3603,3604] CONDITIONAL_S
Y_MEAS 3602 [(1,0)] HALF_D_PLUS_2 [3599] [] [] [] [] [3601,3602,3603,3604] CONDITIONAL_S
IDLE 3603 [(0,0)] HALF_D_PLUS_2 [3599] [] [] [] [] [3601,3602,3603,3604] CONDITIONAL_S
DISCARD 3604 [(1,0)] 0 [3599] [] [] [] [] [3601,3602,3603,3604] CONDITIONAL_S
IDLE 3605 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 3606 [(0,1)] D [] [] [] [] [] [] none
MERGE 3607 [(0,1),(0,0)] D [] [3609,3610,3611,3612] [] [] [((0,0),(0,1))] [] none
DISCARD 3608 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3609 [(0,1),(0,0)] D [3607] [] [] [] [((0,0),(0,1))] [3609,3610,3611,3612] CONDITIONAL_S
Y_MEAS 3610 [(0,1)] HALF_D_PLUS_2 [3607] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
IDLE 3611 [(0,0)] HALF_D_PLUS_2 [3607] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
DISCARD 3612 [(0,1)] 0 [3607] [] [] [] [] [3609,3610,3611,3612] CONDITIONAL_S
IDLE 3613 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 3614 [(1,0)] D [] [] [] [] [] [] none
MERGE 3615 [(1,0),(0,0)] D [] [3617,3618,3619,3620] [] [] [((0,0),(1,0))] [] none
DISCARD 3616 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3617 [(1,0),(0,0)] D [3615] [] [] [] [((0,0),(1,0))] [3617,3618,3619,3620] CONDITIONAL_S
Y_MEAS 3618 [(1,0)] HALF_D_PLUS_2 [3615] [] [] [] [] [3617,3618,3619,3620] CONDITIONAL_S
IDLE 3619 [(0,0)] HALF_D_PLUS_2 [3615] [] [] [] [] [3617,3618,3619,3620] CONDITIONAL_S
DISCARD 3620 [(1,0)] 0 [3615] [] [] [] [] [3617,3618,3619,3620] CONDITIONAL_S
IDLE 3621 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 3622 [(0,1)] D [] [] [] [] [] [] none
MERGE 3623 [(0,1),(0,0)] D [] [3625,3626,3627,3628] [] [] [((0,0),(0,1))] [] none
DISCARD 3624 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3625 [(0,1),(0,0)] D [3623] [] [] [] [((0,0),(0,1))] [3625,3626,3627,3628] CONDITIONAL_S
Y_MEAS 3626 [(0,1)] HALF_D_PLUS_2 [3623] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
IDLE 3627 [(0,0)] HALF_D_PLUS_2 [3623] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
DISCARD 3628 [(0,1)] 0 [3623] [] [] [] [] [3625,3626,3627,3628] CONDITIONAL_S
IDLE 3629 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 3630 [(1,0)] D [] [] [] [] [] [] none
MERGE 3631 [(1,0),(0,0)] D [] [3633,3634,3635,3636] [] [] [((0,0),(1,0))] [] none
DISCARD 3632 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3633 [(1,0),(0,0)] D [3631] [] [] [] [((0,0),(1,0))] [3633,3634,3635,3636] CONDITIONAL_S
Y_MEAS 3634 [(1,0)] HALF_D_PLUS_2 [3631] [] [] [] [] [3633,3634,3635,3636] CONDITIONAL_S
IDLE 3635 [(0,0)] HALF_D_PLUS_2 [3631] [] [] [] [] [3633,3634,3635,3636] CONDITIONAL_S
DISCARD 3636 [(1,0)] 0 [3631] [] [] [] [] [3633,3634,3635,3636] CONDITIONAL_S
IDLE 3637 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 3638 [(0,1)] D [] [] [] [] [] [] none
MERGE 3639 [(0,1),(0,0)] D [] [3641,3642,3643,3644] [] [] [((0,0),(0,1))] [] none
DISCARD 3640 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3641 [(0,1),(0,0)] D [3639] [] [] [] [((0,0),(0,1))] [3641,3642,3643,3644] CONDITIONAL_S
Y_MEAS 3642 [(0,1)] HALF_D_PLUS_2 [3639] [] [] [] [] [3641,3642,3643,3644] CONDITIONAL_S
IDLE 3643 [(0,0)] HALF_D_PLUS_2 [3639] [] [] [] [] [3641,3642,3643,3644] CONDITIONAL_S
DISCARD 3644 [(0,1)] 0 [3639] [] [] [] [] [3641,3642,3643,3644] CONDITIONAL_S
IDLE 3645 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 3646 [(1,0)] D [] [] [] [] [] [] none
MERGE 3647 [(1,0),(0,0)] D [] [3649,3650,3651,3652] [] [] [((0,0),(1,0))] [] none
DISCARD 3648 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3649 [(1,0),(0,0)] D [3647] [] [] [] [((0,0),(1,0))] [3649,3650,3651,3652] CONDITIONAL_S
Y_MEAS 3650 [(1,0)] HALF_D_PLUS_2 [3647] [] [] [] [] [3649,3650,3651,3652] CONDITIONAL_S
IDLE 3651 [(0,0)] HALF_D_PLUS_2 [3647] [] [] [] [] [3649,3650,3651,3652] CONDITIONAL_S
DISCARD 3652 [(1,0)] 0 [3647] [] [] [] [] [3649,3650,3651,3652] CONDITIONAL_S
IDLE 3653 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 3654 [(0,1)] D [] [] [] [] [] [] none
MERGE 3655 [(0,1),(0,0)] D [] [3657,3658,3659,3660] [] [] [((0,0),(0,1))] [] none
DISCARD 3656 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3657 [(0,1),(0,0)] D [3655] [] [] [] [((0,0),(0,1))] [3657,3658,3659,3660] CONDITIONAL_S
Y_MEAS 3658 [(0,1)] HALF_D_PLUS_2 [3655] [] [] [] [] [3657,3658,3659,3660] CONDITIONAL_S
IDLE 3659 [(0,0)] HALF_D_PLUS_2 [3655] [] [] [] [] [3657,3658,3659,3660] CONDITIONAL_S
DISCARD 3660 [(0,1)] 0 [3655] [] [] [] [] [3657,3658,3659,3660] CONDITIONAL_S
IDLE 3661 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 3662 [(1,0)] D [] [] [] [] [] [] none
MERGE 3663 [(1,0),(0,0)] D [] [3665,3666,3667,3668] [] [] [((0,0),(1,0))] [] none
DISCARD 3664 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3665 [(1,0),(0,0)] D [3663] [] [] [] [((0,0),(1,0))] [3665,3666,3667,3668] CONDITIONAL_S
Y_MEAS 3666 [(1,0)] HALF_D_PLUS_2 [3663] [] [] [] [] [3665,3666,3667,3668] CONDITIONAL_S
IDLE 3667 [(0,0)] HALF_D_PLUS_2 [3663] [] [] [] [] [3665,3666,3667,3668] CONDITIONAL_S
DISCARD 3668 [(1,0)] 0 [3663] [] [] [] [] [3665,3666,3667,3668] CONDITIONAL_S
IDLE 3669 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 3670 [(0,1)] D [] [] [] [] [] [] none
MERGE 3671 [(0,1),(0,0)] D [] [3673,3674,3675,3676] [] [] [((0,0),(0,1))] [] none
DISCARD 3672 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3673 [(0,1),(0,0)] D [3671] [] [] [] [((0,0),(0,1))] [3673,3674,3675,3676] CONDITIONAL_S
Y_MEAS 3674 [(0,1)] HALF_D_PLUS_2 [3671] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
IDLE 3675 [(0,0)] HALF_D_PLUS_2 [3671] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
DISCARD 3676 [(0,1)] 0 [3671] [] [] [] [] [3673,3674,3675,3676] CONDITIONAL_S
IDLE 3677 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 3678 [(1,0)] D [] [] [] [] [] [] none
MERGE 3679 [(1,0),(0,0)] D [] [3681,3682,3683,3684] [] [] [((0,0),(1,0))] [] none
DISCARD 3680 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3681 [(1,0),(0,0)] D [3679] [] [] [] [((0,0),(1,0))] [3681,3682,3683,3684] CONDITIONAL_S
Y_MEAS 3682 [(1,0)] HALF_D_PLUS_2 [3679] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
IDLE 3683 [(0,0)] HALF_D_PLUS_2 [3679] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
DISCARD 3684 [(1,0)] 0 [3679] [] [] [] [] [3681,3682,3683,3684] CONDITIONAL_S
IDLE 3685 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 3686 [(0,1)] D [] [] [] [] [] [] none
MERGE 3687 [(0,1),(0,0)] D [] [3689,3690,3691,3692] [] [] [((0,0),(0,1))] [] none
DISCARD 3688 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3689 [(0,1),(0,0)] D [3687] [] [] [] [((0,0),(0,1))] [3689,3690,3691,3692] CONDITIONAL_S
Y_MEAS 3690 [(0,1)] HALF_D_PLUS_2 [3687] [] [] [] [] [3689,3690,3691,3692] CONDITIONAL_S
IDLE 3691 [(0,0)] HALF_D_PLUS_2 [3687] [] [] [] [] [3689,3690,3691,3692] CONDITIONAL_S
DISCARD 3692 [(0,1)] 0 [3687] [] [] [] [] [3689,3690,3691,3692] CONDITIONAL_S
IDLE 3693 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 3694 [(1,0)] D [] [] [] [] [] [] none
MERGE 3695 [(1,0),(0,0)] D [] [3697,3698,3699,3700] [] [] [((0,0),(1,0))] [] none
DISCARD 3696 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3697 [(1,0),(0,0)] D [3695] [] [] [] [((0,0),(1,0))] [3697,3698,3699,3700] CONDITIONAL_S
Y_MEAS 3698 [(1,0)] HALF_D_PLUS_2 [3695] [] [] [] [] [3697,3698,3699,3700] CONDITIONAL_S
IDLE 3699 [(0,0)] HALF_D_PLUS_2 [3695] [] [] [] [] [3697,3698,3699,3700] CONDITIONAL_S
DISCARD 3700 [(1,0)] 0 [3695] [] [] [] [] [3697,3698,3699,3700] CONDITIONAL_S
IDLE 3701 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 3702 [(0,1)] D [] [] [] [] [] [] none
MERGE 3703 [(0,1),(0,0)] D [] [3705,3706,3707,3708] [] [] [((0,0),(0,1))] [] none
DISCARD 3704 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3705 [(0,1),(0,0)] D [3703] [] [] [] [((0,0),(0,1))] [3705,3706,3707,3708] CONDITIONAL_S
Y_MEAS 3706 [(0,1)] HALF_D_PLUS_2 [3703] [] [] [] [] [3705,3706,3707,3708] CONDITIONAL_S
IDLE 3707 [(0,0)] HALF_D_PLUS_2 [3703] [] [] [] [] [3705,3706,3707,3708] CONDITIONAL_S
DISCARD 3708 [(0,1)] 0 [3703] [] [] [] [] [3705,3706,3707,3708] CONDITIONAL_S
IDLE 3709 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 3710 [(1,0)] D [] [] [] [] [] [] none
MERGE 3711 [(1,0),(0,0)] D [] [3713,3714,3715,3716] [] [] [((0,0),(1,0))] [] none
DISCARD 3712 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3713 [(1,0),(0,0)] D [3711] [] [] [] [((0,0),(1,0))] [3713,3714,3715,3716] CONDITIONAL_S
Y_MEAS 3714 [(1,0)] HALF_D_PLUS_2 [3711] [] [] [] [] [3713,3714,3715,3716] CONDITIONAL_S
IDLE 3715 [(0,0)] HALF_D_PLUS_2 [3711] [] [] [] [] [3713,3714,3715,3716] CONDITIONAL_S
DISCARD 3716 [(1,0)] 0 [3711] [] [] [] [] [3713,3714,3715,3716] CONDITIONAL_S
IDLE 3717 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 3718 [(0,1)] D [] [] [] [] [] [] none
MERGE 3719 [(0,1),(0,0)] D [] [3721,3722,3723,3724] [] [] [((0,0),(0,1))] [] none
DISCARD 3720 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3721 [(0,1),(0,0)] D [3719] [] [] [] [((0,0),(0,1))] [3721,3722,3723,3724] CONDITIONAL_S
Y_MEAS 3722 [(0,1)] HALF_D_PLUS_2 [3719] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
IDLE 3723 [(0,0)] HALF_D_PLUS_2 [3719] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
DISCARD 3724 [(0,1)] 0 [3719] [] [] [] [] [3721,3722,3723,3724] CONDITIONAL_S
IDLE 3725 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 3726 [(1,0)] D [] [] [] [] [] [] none
MERGE 3727 [(1,0),(0,0)] D [] [3729,3730,3731,3732] [] [] [((0,0),(1,0))] [] none
DISCARD 3728 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3729 [(1,0),(0,0)] D [3727] [] [] [] [((0,0),(1,0))] [3729,3730,3731,3732] CONDITIONAL_S
Y_MEAS 3730 [(1,0)] HALF_D_PLUS_2 [3727] [] [] [] [] [3729,3730,3731,3732] CONDITIONAL_S
IDLE 3731 [(0,0)] HALF_D_PLUS_2 [3727] [] [] [] [] [3729,3730,3731,3732] CONDITIONAL_S
DISCARD 3732 [(1,0)] 0 [3727] [] [] [] [] [3729,3730,3731,3732] CONDITIONAL_S
IDLE 3733 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 3734 [(0,1)] D [] [] [] [] [] [] none
MERGE 3735 [(0,1),(0,0)] D [] [3737,3738,3739,3740] [] [] [((0,0),(0,1))] [] none
DISCARD 3736 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3737 [(0,1),(0,0)] D [3735] [] [] [] [((0,0),(0,1))] [3737,3738,3739,3740] CONDITIONAL_S
Y_MEAS 3738 [(0,1)] HALF_D_PLUS_2 [3735] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
IDLE 3739 [(0,0)] HALF_D_PLUS_2 [3735] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
DISCARD 3740 [(0,1)] 0 [3735] [] [] [] [] [3737,3738,3739,3740] CONDITIONAL_S
IDLE 3741 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 3742 [(1,0)] D [] [] [] [] [] [] none
MERGE 3743 [(1,0),(0,0)] D [] [3745,3746,3747,3748] [] [] [((0,0),(1,0))] [] none
DISCARD 3744 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3745 [(1,0),(0,0)] D [3743] [] [] [] [((0,0),(1,0))] [3745,3746,3747,3748] CONDITIONAL_S
Y_MEAS 3746 [(1,0)] HALF_D_PLUS_2 [3743] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
IDLE 3747 [(0,0)] HALF_D_PLUS_2 [3743] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
DISCARD 3748 [(1,0)] 0 [3743] [] [] [] [] [3745,3746,3747,3748] CONDITIONAL_S
IDLE 3749 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 3750 [(0,1)] D [] [] [] [] [] [] none
MERGE 3751 [(0,1),(0,0)] D [] [3753,3754,3755,3756] [] [] [((0,0),(0,1))] [] none
DISCARD 3752 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3753 [(0,1),(0,0)] D [3751] [] [] [] [((0,0),(0,1))] [3753,3754,3755,3756] CONDITIONAL_S
Y_MEAS 3754 [(0,1)] HALF_D_PLUS_2 [3751] [] [] [] [] [3753,3754,3755,3756] CONDITIONAL_S
IDLE 3755 [(0,0)] HALF_D_PLUS_2 [3751] [] [] [] [] [3753,3754,3755,3756] CONDITIONAL_S
DISCARD 3756 [(0,1)] 0 [3751] [] [] [] [] [3753,3754,3755,3756] CONDITIONAL_S
IDLE 3757 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 3758 [(1,0)] D [] [] [] [] [] [] none
MERGE 3759 [(1,0),(0,0)] D [] [3761,3762,3763,3764] [] [] [((0,0),(1,0))] [] none
DISCARD 3760 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3761 [(1,0),(0,0)] D [3759] [] [] [] [((0,0),(1,0))] [3761,3762,3763,3764] CONDITIONAL_S
Y_MEAS 3762 [(1,0)] HALF_D_PLUS_2 [3759] [] [] [] [] [3761,3762,3763,3764] CONDITIONAL_S
IDLE 3763 [(0,0)] HALF_D_PLUS_2 [3759] [] [] [] [] [3761,3762,3763,3764] CONDITIONAL_S
DISCARD 3764 [(1,0)] 0 [3759] [] [] [] [] [3761,3762,3763,3764] CONDITIONAL_S
IDLE 3765 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 3766 [(0,1)] D [] [] [] [] [] [] none
MERGE 3767 [(0,1),(0,0)] D [] [3769,3770,3771,3772] [] [] [((0,0),(0,1))] [] none
DISCARD 3768 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3769 [(0,1),(0,0)] D [3767] [] [] [] [((0,0),(0,1))] [3769,3770,3771,3772] CONDITIONAL_S
Y_MEAS 3770 [(0,1)] HALF_D_PLUS_2 [3767] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
IDLE 3771 [(0,0)] HALF_D_PLUS_2 [3767] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
DISCARD 3772 [(0,1)] 0 [3767] [] [] [] [] [3769,3770,3771,3772] CONDITIONAL_S
IDLE 3773 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 3774 [(1,0)] D [] [] [] [] [] [] none
MERGE 3775 [(1,0),(0,0)] D [] [3777,3778,3779,3780] [] [] [((0,0),(1,0))] [] none
DISCARD 3776 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3777 [(1,0),(0,0)] D [3775] [] [] [] [((0,0),(1,0))] [3777,3778,3779,3780] CONDITIONAL_S
Y_MEAS 3778 [(1,0)] HALF_D_PLUS_2 [3775] [] [] [] [] [3777,3778,3779,3780] CONDITIONAL_S
IDLE 3779 [(0,0)] HALF_D_PLUS_2 [3775] [] [] [] [] [3777,3778,3779,3780] CONDITIONAL_S
DISCARD 3780 [(1,0)] 0 [3775] [] [] [] [] [3777,3778,3779,3780] CONDITIONAL_S
IDLE 3781 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 3782 [(0,1)] D [] [] [] [] [] [] none
MERGE 3783 [(0,1),(0,0)] D [] [3785,3786,3787,3788] [] [] [((0,0),(0,1))] [] none
DISCARD 3784 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3785 [(0,1),(0,0)] D [3783] [] [] [] [((0,0),(0,1))] [3785,3786,3787,3788] CONDITIONAL_S
Y_MEAS 3786 [(0,1)] HALF_D_PLUS_2 [3783] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
IDLE 3787 [(0,0)] HALF_D_PLUS_2 [3783] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
DISCARD 3788 [(0,1)] 0 [3783] [] [] [] [] [3785,3786,3787,3788] CONDITIONAL_S
IDLE 3789 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 3790 [(1,0)] D [] [] [] [] [] [] none
MERGE 3791 [(1,0),(0,0)] D [] [3793,3794,3795,3796] [] [] [((0,0),(1,0))] [] none
DISCARD 3792 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3793 [(1,0),(0,0)] D [3791] [] [] [] [((0,0),(1,0))] [3793,3794,3795,3796] CONDITIONAL_S
Y_MEAS 3794 [(1,0)] HALF_D_PLUS_2 [3791] [] [] [] [] [3793,3794,3795,3796] CONDITIONAL_S
IDLE 3795 [(0,0)] HALF_D_PLUS_2 [3791] [] [] [] [] [3793,3794,3795,3796] CONDITIONAL_S
DISCARD 3796 [(1,0)] 0 [3791] [] [] [] [] [3793,3794,3795,3796] CONDITIONAL_S
IDLE 3797 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 3798 [(0,1)] D [] [] [] [] [] [] none
MERGE 3799 [(0,1),(0,0)] D [] [3801,3802,3803,3804] [] [] [((0,0),(0,1))] [] none
DISCARD 3800 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3801 [(0,1),(0,0)] D [3799] [] [] [] [((0,0),(0,1))] [3801,3802,3803,3804] CONDITIONAL_S
Y_MEAS 3802 [(0,1)] HALF_D_PLUS_2 [3799] [] [] [] [] [3801,3802,3803,3804] CONDITIONAL_S
IDLE 3803 [(0,0)] HALF_D_PLUS_2 [3799] [] [] [] [] [3801,3802,3803,3804] CONDITIONAL_S
DISCARD 3804 [(0,1)] 0 [3799] [] [] [] [] [3801,3802,3803,3804] CONDITIONAL_S
IDLE 3805 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 3806 [(1,0)] D [] [] [] [] [] [] none
MERGE 3807 [(1,0),(0,0)] D [] [3809,3810,3811,3812] [] [] [((0,0),(1,0))] [] none
DISCARD 3808 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3809 [(1,0),(0,0)] D [3807] [] [] [] [((0,0),(1,0))] [3809,3810,3811,3812] CONDITIONAL_S
Y_MEAS 3810 [(1,0)] HALF_D_PLUS_2 [3807] [] [] [] [] [3809,3810,3811,3812] CONDITIONAL_S
IDLE 3811 [(0,0)] HALF_D_PLUS_2 [3807] [] [] [] [] [3809,3810,3811,3812] CONDITIONAL_S
DISCARD 3812 [(1,0)] 0 [3807] [] [] [] [] [3809,3810,3811,3812] CONDITIONAL_S
IDLE 3813 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 3814 [(0,1)] D [] [] [] [] [] [] none
MERGE 3815 [(0,1),(0,0)] D [] [3817,3818,3819,3820] [] [] [((0,0),(0,1))] [] none
DISCARD 3816 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3817 [(0,1),(0,0)] D [3815] [] [] [] [((0,0),(0,1))] [3817,3818,3819,3820] CONDITIONAL_S
Y_MEAS 3818 [(0,1)] HALF_D_PLUS_2 [3815] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
IDLE 3819 [(0,0)] HALF_D_PLUS_2 [3815] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
DISCARD 3820 [(0,1)] 0 [3815] [] [] [] [] [3817,3818,3819,3820] CONDITIONAL_S
IDLE 3821 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 3822 [(1,0)] D [] [] [] [] [] [] none
MERGE 3823 [(1,0),(0,0)] D [] [3825,3826,3827,3828] [] [] [((0,0),(1,0))] [] none
DISCARD 3824 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3825 [(1,0),(0,0)] D [3823] [] [] [] [((0,0),(1,0))] [3825,3826,3827,3828] CONDITIONAL_S
Y_MEAS 3826 [(1,0)] HALF_D_PLUS_2 [3823] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
IDLE 3827 [(0,0)] HALF_D_PLUS_2 [3823] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
DISCARD 3828 [(1,0)] 0 [3823] [] [] [] [] [3825,3826,3827,3828] CONDITIONAL_S
IDLE 3829 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 3830 [(0,1)] D [] [] [] [] [] [] none
MERGE 3831 [(0,1),(0,0)] D [] [3833,3834,3835,3836] [] [] [((0,0),(0,1))] [] none
DISCARD 3832 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3833 [(0,1),(0,0)] D [3831] [] [] [] [((0,0),(0,1))] [3833,3834,3835,3836] CONDITIONAL_S
Y_MEAS 3834 [(0,1)] HALF_D_PLUS_2 [3831] [] [] [] [] [3833,3834,3835,3836] CONDITIONAL_S
IDLE 3835 [(0,0)] HALF_D_PLUS_2 [3831] [] [] [] [] [3833,3834,3835,3836] CONDITIONAL_S
DISCARD 3836 [(0,1)] 0 [3831] [] [] [] [] [3833,3834,3835,3836] CONDITIONAL_S
IDLE 3837 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 3838 [(1,0)] D [] [] [] [] [] [] none
MERGE 3839 [(1,0),(0,0)] D [] [3841,3842,3843,3844] [] [] [((0,0),(1,0))] [] none
DISCARD 3840 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3841 [(1,0),(0,0)] D [3839] [] [] [] [((0,0),(1,0))] [3841,3842,3843,3844] CONDITIONAL_S
Y_MEAS 3842 [(1,0)] HALF_D_PLUS_2 [3839] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
IDLE 3843 [(0,0)] HALF_D_PLUS_2 [3839] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
DISCARD 3844 [(1,0)] 0 [3839] [] [] [] [] [3841,3842,3843,3844] CONDITIONAL_S
IDLE 3845 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 3846 [(0,1)] D [] [] [] [] [] [] none
MERGE 3847 [(0,1),(0,0)] D [] [3849,3850,3851,3852] [] [] [((0,0),(0,1))] [] none
DISCARD 3848 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3849 [(0,1),(0,0)] D [3847] [] [] [] [((0,0),(0,1))] [3849,3850,3851,3852] CONDITIONAL_S
Y_MEAS 3850 [(0,1)] HALF_D_PLUS_2 [3847] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
IDLE 3851 [(0,0)] HALF_D_PLUS_2 [3847] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
DISCARD 3852 [(0,1)] 0 [3847] [] [] [] [] [3849,3850,3851,3852] CONDITIONAL_S
IDLE 3853 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 3854 [(1,0)] D [] [] [] [] [] [] none
MERGE 3855 [(1,0),(0,0)] D [] [3857,3858,3859,3860] [] [] [((0,0),(1,0))] [] none
DISCARD 3856 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3857 [(1,0),(0,0)] D [3855] [] [] [] [((0,0),(1,0))] [3857,3858,3859,3860] CONDITIONAL_S
Y_MEAS 3858 [(1,0)] HALF_D_PLUS_2 [3855] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
IDLE 3859 [(0,0)] HALF_D_PLUS_2 [3855] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
DISCARD 3860 [(1,0)] 0 [3855] [] [] [] [] [3857,3858,3859,3860] CONDITIONAL_S
IDLE 3861 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 3862 [(0,1)] D [] [] [] [] [] [] none
MERGE 3863 [(0,1),(0,0)] D [] [3865,3866,3867,3868] [] [] [((0,0),(0,1))] [] none
DISCARD 3864 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3865 [(0,1),(0,0)] D [3863] [] [] [] [((0,0),(0,1))] [3865,3866,3867,3868] CONDITIONAL_S
Y_MEAS 3866 [(0,1)] HALF_D_PLUS_2 [3863] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
IDLE 3867 [(0,0)] HALF_D_PLUS_2 [3863] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
DISCARD 3868 [(0,1)] 0 [3863] [] [] [] [] [3865,3866,3867,3868] CONDITIONAL_S
IDLE 3869 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 3870 [(1,0)] D [] [] [] [] [] [] none
MERGE 3871 [(1,0),(0,0)] D [] [3873,3874,3875,3876] [] [] [((0,0),(1,0))] [] none
DISCARD 3872 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3873 [(1,0),(0,0)] D [3871] [] [] [] [((0,0),(1,0))] [3873,3874,3875,3876] CONDITIONAL_S
Y_MEAS 3874 [(1,0)] HALF_D_PLUS_2 [3871] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
IDLE 3875 [(0,0)] HALF_D_PLUS_2 [3871] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
DISCARD 3876 [(1,0)] 0 [3871] [] [] [] [] [3873,3874,3875,3876] CONDITIONAL_S
IDLE 3877 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 3878 [(0,1)] D [] [] [] [] [] [] none
MERGE 3879 [(0,1),(0,0)] D [] [3881,3882,3883,3884] [] [] [((0,0),(0,1))] [] none
DISCARD 3880 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3881 [(0,1),(0,0)] D [3879] [] [] [] [((0,0),(0,1))] [3881,3882,3883,3884] CONDITIONAL_S
Y_MEAS 3882 [(0,1)] HALF_D_PLUS_2 [3879] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
IDLE 3883 [(0,0)] HALF_D_PLUS_2 [3879] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
DISCARD 3884 [(0,1)] 0 [3879] [] [] [] [] [3881,3882,3883,3884] CONDITIONAL_S
IDLE 3885 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 3886 [(1,0)] D [] [] [] [] [] [] none
MERGE 3887 [(1,0),(0,0)] D [] [3889,3890,3891,3892] [] [] [((0,0),(1,0))] [] none
DISCARD 3888 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3889 [(1,0),(0,0)] D [3887] [] [] [] [((0,0),(1,0))] [3889,3890,3891,3892] CONDITIONAL_S
Y_MEAS 3890 [(1,0)] HALF_D_PLUS_2 [3887] [] [] [] [] [3889,3890,3891,3892] CONDITIONAL_S
IDLE 3891 [(0,0)] HALF_D_PLUS_2 [3887] [] [] [] [] [3889,3890,3891,3892] CONDITIONAL_S
DISCARD 3892 [(1,0)] 0 [3887] [] [] [] [] [3889,3890,3891,3892] CONDITIONAL_S
IDLE 3893 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 3894 [(0,1)] D [] [] [] [] [] [] none
MERGE 3895 [(0,1),(0,0)] D [] [3897,3898,3899,3900] [] [] [((0,0),(0,1))] [] none
DISCARD 3896 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3897 [(0,1),(0,0)] D [3895] [] [] [] [((0,0),(0,1))] [3897,3898,3899,3900] CONDITIONAL_S
Y_MEAS 3898 [(0,1)] HALF_D_PLUS_2 [3895] [] [] [] [] [3897,3898,3899,3900] CONDITIONAL_S
IDLE 3899 [(0,0)] HALF_D_PLUS_2 [3895] [] [] [] [] [3897,3898,3899,3900] CONDITIONAL_S
DISCARD 3900 [(0,1)] 0 [3895] [] [] [] [] [3897,3898,3899,3900] CONDITIONAL_S
IDLE 3901 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 3902 [(1,0)] D [] [] [] [] [] [] none
MERGE 3903 [(1,0),(0,0)] D [] [3905,3906,3907,3908] [] [] [((0,0),(1,0))] [] none
DISCARD 3904 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3905 [(1,0),(0,0)] D [3903] [] [] [] [((0,0),(1,0))] [3905,3906,3907,3908] CONDITIONAL_S
Y_MEAS 3906 [(1,0)] HALF_D_PLUS_2 [3903] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
IDLE 3907 [(0,0)] HALF_D_PLUS_2 [3903] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
DISCARD 3908 [(1,0)] 0 [3903] [] [] [] [] [3905,3906,3907,3908] CONDITIONAL_S
IDLE 3909 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 3910 [(0,1)] D [] [] [] [] [] [] none
MERGE 3911 [(0,1),(0,0)] D [] [3913,3914,3915,3916] [] [] [((0,0),(0,1))] [] none
DISCARD 3912 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3913 [(0,1),(0,0)] D [3911] [] [] [] [((0,0),(0,1))] [3913,3914,3915,3916] CONDITIONAL_S
Y_MEAS 3914 [(0,1)] HALF_D_PLUS_2 [3911] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
IDLE 3915 [(0,0)] HALF_D_PLUS_2 [3911] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
DISCARD 3916 [(0,1)] 0 [3911] [] [] [] [] [3913,3914,3915,3916] CONDITIONAL_S
IDLE 3917 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 3918 [(1,0)] D [] [] [] [] [] [] none
MERGE 3919 [(1,0),(0,0)] D [] [3921,3922,3923,3924] [] [] [((0,0),(1,0))] [] none
DISCARD 3920 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3921 [(1,0),(0,0)] D [3919] [] [] [] [((0,0),(1,0))] [3921,3922,3923,3924] CONDITIONAL_S
Y_MEAS 3922 [(1,0)] HALF_D_PLUS_2 [3919] [] [] [] [] [3921,3922,3923,3924] CONDITIONAL_S
IDLE 3923 [(0,0)] HALF_D_PLUS_2 [3919] [] [] [] [] [3921,3922,3923,3924] CONDITIONAL_S
DISCARD 3924 [(1,0)] 0 [3919] [] [] [] [] [3921,3922,3923,3924] CONDITIONAL_S
IDLE 3925 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 3926 [(0,1)] D [] [] [] [] [] [] none
MERGE 3927 [(0,1),(0,0)] D [] [3929,3930,3931,3932] [] [] [((0,0),(0,1))] [] none
DISCARD 3928 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3929 [(0,1),(0,0)] D [3927] [] [] [] [((0,0),(0,1))] [3929,3930,3931,3932] CONDITIONAL_S
Y_MEAS 3930 [(0,1)] HALF_D_PLUS_2 [3927] [] [] [] [] [3929,3930,3931,3932] CONDITIONAL_S
IDLE 3931 [(0,0)] HALF_D_PLUS_2 [3927] [] [] [] [] [3929,3930,3931,3932] CONDITIONAL_S
DISCARD 3932 [(0,1)] 0 [3927] [] [] [] [] [3929,3930,3931,3932] CONDITIONAL_S
IDLE 3933 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 3934 [(1,0)] D [] [] [] [] [] [] none
MERGE 3935 [(1,0),(0,0)] D [] [3937,3938,3939,3940] [] [] [((0,0),(1,0))] [] none
DISCARD 3936 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3937 [(1,0),(0,0)] D [3935] [] [] [] [((0,0),(1,0))] [3937,3938,3939,3940] CONDITIONAL_S
Y_MEAS 3938 [(1,0)] HALF_D_PLUS_2 [3935] [] [] [] [] [3937,3938,3939,3940] CONDITIONAL_S
IDLE 3939 [(0,0)] HALF_D_PLUS_2 [3935] [] [] [] [] [3937,3938,3939,3940] CONDITIONAL_S
DISCARD 3940 [(1,0)] 0 [3935] [] [] [] [] [3937,3938,3939,3940] CONDITIONAL_S
IDLE 3941 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 3942 [(0,1)] D [] [] [] [] [] [] none
MERGE 3943 [(0,1),(0,0)] D [] [3945,3946,3947,3948] [] [] [((0,0),(0,1))] [] none
DISCARD 3944 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3945 [(0,1),(0,0)] D [3943] [] [] [] [((0,0),(0,1))] [3945,3946,3947,3948] CONDITIONAL_S
Y_MEAS 3946 [(0,1)] HALF_D_PLUS_2 [3943] [] [] [] [] [3945,3946,3947,3948] CONDITIONAL_S
IDLE 3947 [(0,0)] HALF_D_PLUS_2 [3943] [] [] [] [] [3945,3946,3947,3948] CONDITIONAL_S
DISCARD 3948 [(0,1)] 0 [3943] [] [] [] [] [3945,3946,3947,3948] CONDITIONAL_S
IDLE 3949 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 3950 [(1,0)] D [] [] [] [] [] [] none
MERGE 3951 [(1,0),(0,0)] D [] [3953,3954,3955,3956] [] [] [((0,0),(1,0))] [] none
DISCARD 3952 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3953 [(1,0),(0,0)] D [3951] [] [] [] [((0,0),(1,0))] [3953,3954,3955,3956] CONDITIONAL_S
Y_MEAS 3954 [(1,0)] HALF_D_PLUS_2 [3951] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
IDLE 3955 [(0,0)] HALF_D_PLUS_2 [3951] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
DISCARD 3956 [(1,0)] 0 [3951] [] [] [] [] [3953,3954,3955,3956] CONDITIONAL_S
IDLE 3957 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 3958 [(0,1)] D [] [] [] [] [] [] none
MERGE 3959 [(0,1),(0,0)] D [] [3961,3962,3963,3964] [] [] [((0,0),(0,1))] [] none
DISCARD 3960 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3961 [(0,1),(0,0)] D [3959] [] [] [] [((0,0),(0,1))] [3961,3962,3963,3964] CONDITIONAL_S
Y_MEAS 3962 [(0,1)] HALF_D_PLUS_2 [3959] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
IDLE 3963 [(0,0)] HALF_D_PLUS_2 [3959] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
DISCARD 3964 [(0,1)] 0 [3959] [] [] [] [] [3961,3962,3963,3964] CONDITIONAL_S
IDLE 3965 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 3966 [(1,0)] D [] [] [] [] [] [] none
MERGE 3967 [(1,0),(0,0)] D [] [3969,3970,3971,3972] [] [] [((0,0),(1,0))] [] none
DISCARD 3968 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3969 [(1,0),(0,0)] D [3967] [] [] [] [((0,0),(1,0))] [3969,3970,3971,3972] CONDITIONAL_S
Y_MEAS 3970 [(1,0)] HALF_D_PLUS_2 [3967] [] [] [] [] [3969,3970,3971,3972] CONDITIONAL_S
IDLE 3971 [(0,0)] HALF_D_PLUS_2 [3967] [] [] [] [] [3969,3970,3971,3972] CONDITIONAL_S
DISCARD 3972 [(1,0)] 0 [3967] [] [] [] [] [3969,3970,3971,3972] CONDITIONAL_S
IDLE 3973 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 3974 [(0,1)] D [] [] [] [] [] [] none
MERGE 3975 [(0,1),(0,0)] D [] [3977,3978,3979,3980] [] [] [((0,0),(0,1))] [] none
DISCARD 3976 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3977 [(0,1),(0,0)] D [3975] [] [] [] [((0,0),(0,1))] [3977,3978,3979,3980] CONDITIONAL_S
Y_MEAS 3978 [(0,1)] HALF_D_PLUS_2 [3975] [] [] [] [] [3977,3978,3979,3980] CONDITIONAL_S
IDLE 3979 [(0,0)] HALF_D_PLUS_2 [3975] [] [] [] [] [3977,3978,3979,3980] CONDITIONAL_S
DISCARD 3980 [(0,1)] 0 [3975] [] [] [] [] [3977,3978,3979,3980] CONDITIONAL_S
IDLE 3981 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 3982 [(1,0)] D [] [] [] [] [] [] none
MERGE 3983 [(1,0),(0,0)] D [] [3985,3986,3987,3988] [] [] [((0,0),(1,0))] [] none
DISCARD 3984 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3985 [(1,0),(0,0)] D [3983] [] [] [] [((0,0),(1,0))] [3985,3986,3987,3988] CONDITIONAL_S
Y_MEAS 3986 [(1,0)] HALF_D_PLUS_2 [3983] [] [] [] [] [3985,3986,3987,3988] CONDITIONAL_S
IDLE 3987 [(0,0)] HALF_D_PLUS_2 [3983] [] [] [] [] [3985,3986,3987,3988] CONDITIONAL_S
DISCARD 3988 [(1,0)] 0 [3983] [] [] [] [] [3985,3986,3987,3988] CONDITIONAL_S
IDLE 3989 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 3990 [(0,1)] D [] [] [] [] [] [] none
MERGE 3991 [(0,1),(0,0)] D [] [3993,3994,3995,3996] [] [] [((0,0),(0,1))] [] none
DISCARD 3992 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3993 [(0,1),(0,0)] D [3991] [] [] [] [((0,0),(0,1))] [3993,3994,3995,3996] CONDITIONAL_S
Y_MEAS 3994 [(0,1)] HALF_D_PLUS_2 [3991] [] [] [] [] [3993,3994,3995,3996] CONDITIONAL_S
IDLE 3995 [(0,0)] HALF_D_PLUS_2 [3991] [] [] [] [] [3993,3994,3995,3996] CONDITIONAL_S
DISCARD 3996 [(0,1)] 0 [3991] [] [] [] [] [3993,3994,3995,3996] CONDITIONAL_S
IDLE 3997 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 3998 [(1,0)] D [] [] [] [] [] [] none
MERGE 3999 [(1,0),(0,0)] D [] [4001,4002,4003,4004] [] [] [((0,0),(1,0))] [] none
DISCARD 4000 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4001 [(1,0),(0,0)] D [3999] [] [] [] [((0,0),(1,0))] [4001,4002,4003,4004] CONDITIONAL_S
Y_MEAS 4002 [(1,0)] HALF_D_PLUS_2 [3999] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
IDLE 4003 [(0,0)] HALF_D_PLUS_2 [3999] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
DISCARD 4004 [(1,0)] 0 [3999] [] [] [] [] [4001,4002,4003,4004] CONDITIONAL_S
IDLE 4005 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 4006 [(0,1)] D [] [] [] [] [] [] none
MERGE 4007 [(0,1),(0,0)] D [] [4009,4010,4011,4012] [] [] [((0,0),(0,1))] [] none
DISCARD 4008 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4009 [(0,1),(0,0)] D [4007] [] [] [] [((0,0),(0,1))] [4009,4010,4011,4012] CONDITIONAL_S
Y_MEAS 4010 [(0,1)] HALF_D_PLUS_2 [4007] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
IDLE 4011 [(0,0)] HALF_D_PLUS_2 [4007] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
DISCARD 4012 [(0,1)] 0 [4007] [] [] [] [] [4009,4010,4011,4012] CONDITIONAL_S
IDLE 4013 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 4014 [(1,0)] D [] [] [] [] [] [] none
MERGE 4015 [(1,0),(0,0)] D [] [4017,4018,4019,4020] [] [] [((0,0),(1,0))] [] none
DISCARD 4016 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4017 [(1,0),(0,0)] D [4015] [] [] [] [((0,0),(1,0))] [4017,4018,4019,4020] CONDITIONAL_S
Y_MEAS 4018 [(1,0)] HALF_D_PLUS_2 [4015] [] [] [] [] [4017,4018,4019,4020] CONDITIONAL_S
IDLE 4019 [(0,0)] HALF_D_PLUS_2 [4015] [] [] [] [] [4017,4018,4019,4020] CONDITIONAL_S
DISCARD 4020 [(1,0)] 0 [4015] [] [] [] [] [4017,4018,4019,4020] CONDITIONAL_S
IDLE 4021 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 4022 [(0,1)] D [] [] [] [] [] [] none
MERGE 4023 [(0,1),(0,0)] D [] [4025,4026,4027,4028] [] [] [((0,0),(0,1))] [] none
DISCARD 4024 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4025 [(0,1),(0,0)] D [4023] [] [] [] [((0,0),(0,1))] [4025,4026,4027,4028] CONDITIONAL_S
Y_MEAS 4026 [(0,1)] HALF_D_PLUS_2 [4023] [] [] [] [] [4025,4026,4027,4028] CONDITIONAL_S
IDLE 4027 [(0,0)] HALF_D_PLUS_2 [4023] [] [] [] [] [4025,4026,4027,4028] CONDITIONAL_S
DISCARD 4028 [(0,1)] 0 [4023] [] [] [] [] [4025,4026,4027,4028] CONDITIONAL_S
IDLE 4029 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 4030 [(1,0)] D [] [] [] [] [] [] none
MERGE 4031 [(1,0),(0,0)] D [] [4033,4034,4035,4036] [] [] [((0,0),(1,0))] [] none
DISCARD 4032 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4033 [(1,0),(0,0)] D [4031] [] [] [] [((0,0),(1,0))] [4033,4034,4035,4036] CONDITIONAL_S
Y_MEAS 4034 [(1,0)] HALF_D_PLUS_2 [4031] [] [] [] [] [4033,4034,4035,4036] CONDITIONAL_S
IDLE 4035 [(0,0)] HALF_D_PLUS_2 [4031] [] [] [] [] [4033,4034,4035,4036] CONDITIONAL_S
DISCARD 4036 [(1,0)] 0 [4031] [] [] [] [] [4033,4034,4035,4036] CONDITIONAL_S
IDLE 4037 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 4038 [(0,1)] D [] [] [] [] [] [] none
MERGE 4039 [(0,1),(0,0)] D [] [4041,4042,4043,4044] [] [] [((0,0),(0,1))] [] none
DISCARD 4040 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4041 [(0,1),(0,0)] D [4039] [] [] [] [((0,0),(0,1))] [4041,4042,4043,4044] CONDITIONAL_S
Y_MEAS 4042 [(0,1)] HALF_D_PLUS_2 [4039] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
IDLE 4043 [(0,0)] HALF_D_PLUS_2 [4039] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
DISCARD 4044 [(0,1)] 0 [4039] [] [] [] [] [4041,4042,4043,4044] CONDITIONAL_S
IDLE 4045 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 4046 [(1,0)] D [] [] [] [] [] [] none
MERGE 4047 [(1,0),(0,0)] D [] [4049,4050,4051,4052] [] [] [((0,0),(1,0))] [] none
DISCARD 4048 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4049 [(1,0),(0,0)] D [4047] [] [] [] [((0,0),(1,0))] [4049,4050,4051,4052] CONDITIONAL_S
Y_MEAS 4050 [(1,0)] HALF_D_PLUS_2 [4047] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
IDLE 4051 [(0,0)] HALF_D_PLUS_2 [4047] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
DISCARD 4052 [(1,0)] 0 [4047] [] [] [] [] [4049,4050,4051,4052] CONDITIONAL_S
IDLE 4053 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4054 [(0,1)] D [] [] [] [] [] [] none
MERGE 4055 [(0,1),(0,0)] D [] [4057,4058,4059,4060] [] [] [((0,0),(0,1))] [] none
DISCARD 4056 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4057 [(0,1),(0,0)] D [4055] [] [] [] [((0,0),(0,1))] [4057,4058,4059,4060] CONDITIONAL_S
Y_MEAS 4058 [(0,1)] HALF_D_PLUS_2 [4055] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
IDLE 4059 [(0,0)] HALF_D_PLUS_2 [4055] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
DISCARD 4060 [(0,1)] 0 [4055] [] [] [] [] [4057,4058,4059,4060] CONDITIONAL_S
IDLE 4061 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 4062 [(1,0)] D [] [] [] [] [] [] none
MERGE 4063 [(1,0),(0,0)] D [] [4065,4066,4067,4068] [] [] [((0,0),(1,0))] [] none
DISCARD 4064 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4065 [(1,0),(0,0)] D [4063] [] [] [] [((0,0),(1,0))] [4065,4066,4067,4068] CONDITIONAL_S
Y_MEAS 4066 [(1,0)] HALF_D_PLUS_2 [4063] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
IDLE 4067 [(0,0)] HALF_D_PLUS_2 [4063] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
DISCARD 4068 [(1,0)] 0 [4063] [] [] [] [] [4065,4066,4067,4068] CONDITIONAL_S
IDLE 4069 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 4070 [(0,1)] D [] [] [] [] [] [] none
MERGE 4071 [(0,1),(0,0)] D [] [4073,4074,4075,4076] [] [] [((0,0),(0,1))] [] none
DISCARD 4072 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4073 [(0,1),(0,0)] D [4071] [] [] [] [((0,0),(0,1))] [4073,4074,4075,4076] CONDITIONAL_S
Y_MEAS 4074 [(0,1)] HALF_D_PLUS_2 [4071] [] [] [] [] [4073,4074,4075,4076] CONDITIONAL_S
IDLE 4075 [(0,0)] HALF_D_PLUS_2 [4071] [] [] [] [] [4073,4074,4075,4076] CONDITIONAL_S
DISCARD 4076 [(0,1)] 0 [4071] [] [] [] [] [4073,4074,4075,4076] CONDITIONAL_S
IDLE 4077 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 4078 [(1,0)] D [] [] [] [] [] [] none
MERGE 4079 [(1,0),(0,0)] D [] [4081,4082,4083,4084] [] [] [((0,0),(1,0))] [] none
DISCARD 4080 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4081 [(1,0),(0,0)] D [4079] [] [] [] [((0,0),(1,0))] [4081,4082,4083,4084] CONDITIONAL_S
Y_MEAS 4082 [(1,0)] HALF_D_PLUS_2 [4079] [] [] [] [] [4081,4082,4083,4084] CONDITIONAL_S
IDLE 4083 [(0,0)] HALF_D_PLUS_2 [4079] [] [] [] [] [4081,4082,4083,4084] CONDITIONAL_S
DISCARD 4084 [(1,0)] 0 [4079] [] [] [] [] [4081,4082,4083,4084] CONDITIONAL_S
IDLE 4085 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 4086 [(0,1)] D [] [] [] [] [] [] none
MERGE 4087 [(0,1),(0,0)] D [] [4089,4090,4091,4092] [] [] [((0,0),(0,1))] [] none
DISCARD 4088 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4089 [(0,1),(0,0)] D [4087] [] [] [] [((0,0),(0,1))] [4089,4090,4091,4092] CONDITIONAL_S
Y_MEAS 4090 [(0,1)] HALF_D_PLUS_2 [4087] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
IDLE 4091 [(0,0)] HALF_D_PLUS_2 [4087] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
DISCARD 4092 [(0,1)] 0 [4087] [] [] [] [] [4089,4090,4091,4092] CONDITIONAL_S
IDLE 4093 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4094 [(1,0)] D [] [] [] [] [] [] none
MERGE 4095 [(1,0),(0,0)] D [] [4097,4098,4099,4100] [] [] [((0,0),(1,0))] [] none
DISCARD 4096 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4097 [(1,0),(0,0)] D [4095] [] [] [] [((0,0),(1,0))] [4097,4098,4099,4100] CONDITIONAL_S
Y_MEAS 4098 [(1,0)] HALF_D_PLUS_2 [4095] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
IDLE 4099 [(0,0)] HALF_D_PLUS_2 [4095] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
DISCARD 4100 [(1,0)] 0 [4095] [] [] [] [] [4097,4098,4099,4100] CONDITIONAL_S
IDLE 4101 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 4102 [(0,1)] D [] [] [] [] [] [] none
MERGE 4103 [(0,1),(0,0)] D [] [4105,4106,4107,4108] [] [] [((0,0),(0,1))] [] none
DISCARD 4104 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4105 [(0,1),(0,0)] D [4103] [] [] [] [((0,0),(0,1))] [4105,4106,4107,4108] CONDITIONAL_S
Y_MEAS 4106 [(0,1)] HALF_D_PLUS_2 [4103] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
IDLE 4107 [(0,0)] HALF_D_PLUS_2 [4103] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
DISCARD 4108 [(0,1)] 0 [4103] [] [] [] [] [4105,4106,4107,4108] CONDITIONAL_S
IDLE 4109 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 4110 [(1,0)] D [] [] [] [] [] [] none
MERGE 4111 [(1,0),(0,0)] D [] [4113,4114,4115,4116] [] [] [((0,0),(1,0))] [] none
DISCARD 4112 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4113 [(1,0),(0,0)] D [4111] [] [] [] [((0,0),(1,0))] [4113,4114,4115,4116] CONDITIONAL_S
Y_MEAS 4114 [(1,0)] HALF_D_PLUS_2 [4111] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
IDLE 4115 [(0,0)] HALF_D_PLUS_2 [4111] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
DISCARD 4116 [(1,0)] 0 [4111] [] [] [] [] [4113,4114,4115,4116] CONDITIONAL_S
IDLE 4117 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 4118 [(0,1)] D [] [] [] [] [] [] none
MERGE 4119 [(0,1),(0,0)] D [] [4121,4122,4123,4124] [] [] [((0,0),(0,1))] [] none
DISCARD 4120 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4121 [(0,1),(0,0)] D [4119] [] [] [] [((0,0),(0,1))] [4121,4122,4123,4124] CONDITIONAL_S
Y_MEAS 4122 [(0,1)] HALF_D_PLUS_2 [4119] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
IDLE 4123 [(0,0)] HALF_D_PLUS_2 [4119] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
DISCARD 4124 [(0,1)] 0 [4119] [] [] [] [] [4121,4122,4123,4124] CONDITIONAL_S
IDLE 4125 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 4126 [(1,0)] D [] [] [] [] [] [] none
MERGE 4127 [(1,0),(0,0)] D [] [4129,4130,4131,4132] [] [] [((0,0),(1,0))] [] none
DISCARD 4128 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4129 [(1,0),(0,0)] D [4127] [] [] [] [((0,0),(1,0))] [4129,4130,4131,4132] CONDITIONAL_S
Y_MEAS 4130 [(1,0)] HALF_D_PLUS_2 [4127] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
IDLE 4131 [(0,0)] HALF_D_PLUS_2 [4127] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
DISCARD 4132 [(1,0)] 0 [4127] [] [] [] [] [4129,4130,4131,4132] CONDITIONAL_S
IDLE 4133 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 4134 [(0,1)] D [] [] [] [] [] [] none
MERGE 4135 [(0,1),(0,0)] D [] [4137,4138,4139,4140] [] [] [((0,0),(0,1))] [] none
DISCARD 4136 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4137 [(0,1),(0,0)] D [4135] [] [] [] [((0,0),(0,1))] [4137,4138,4139,4140] CONDITIONAL_S
Y_MEAS 4138 [(0,1)] HALF_D_PLUS_2 [4135] [] [] [] [] [4137,4138,4139,4140] CONDITIONAL_S
IDLE 4139 [(0,0)] HALF_D_PLUS_2 [4135] [] [] [] [] [4137,4138,4139,4140] CONDITIONAL_S
DISCARD 4140 [(0,1)] 0 [4135] [] [] [] [] [4137,4138,4139,4140] CONDITIONAL_S
IDLE 4141 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4142 [(1,0)] D [] [] [] [] [] [] none
MERGE 4143 [(1,0),(0,0)] D [] [4145,4146,4147,4148] [] [] [((0,0),(1,0))] [] none
DISCARD 4144 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4145 [(1,0),(0,0)] D [4143] [] [] [] [((0,0),(1,0))] [4145,4146,4147,4148] CONDITIONAL_S
Y_MEAS 4146 [(1,0)] HALF_D_PLUS_2 [4143] [] [] [] [] [4145,4146,4147,4148] CONDITIONAL_S
IDLE 4147 [(0,0)] HALF_D_PLUS_2 [4143] [] [] [] [] [4145,4146,4147,4148] CONDITIONAL_S
DISCARD 4148 [(1,0)] 0 [4143] [] [] [] [] [4145,4146,4147,4148] CONDITIONAL_S
IDLE 4149 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4150 [(0,1)] D [] [] [] [] [] [] none
MERGE 4151 [(0,1),(0,0)] D [] [4153,4154,4155,4156] [] [] [((0,0),(0,1))] [] none
DISCARD 4152 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4153 [(0,1),(0,0)] D [4151] [] [] [] [((0,0),(0,1))] [4153,4154,4155,4156] CONDITIONAL_S
Y_MEAS 4154 [(0,1)] HALF_D_PLUS_2 [4151] [] [] [] [] [4153,4154,4155,4156] CONDITIONAL_S
IDLE 4155 [(0,0)] HALF_D_PLUS_2 [4151] [] [] [] [] [4153,4154,4155,4156] CONDITIONAL_S
DISCARD 4156 [(0,1)] 0 [4151] [] [] [] [] [4153,4154,4155,4156] CONDITIONAL_S
IDLE 4157 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 4158 [(1,0)] D [] [] [] [] [] [] none
MERGE 4159 [(1,0),(0,0)] D [] [4161,4162,4163,4164] [] [] [((0,0),(1,0))] [] none
DISCARD 4160 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4161 [(1,0),(0,0)] D [4159] [] [] [] [((0,0),(1,0))] [4161,4162,4163,4164] CONDITIONAL_S
Y_MEAS 4162 [(1,0)] HALF_D_PLUS_2 [4159] [] [] [] [] [4161,4162,4163,4164] CONDITIONAL_S
IDLE 4163 [(0,0)] HALF_D_PLUS_2 [4159] [] [] [] [] [4161,4162,4163,4164] CONDITIONAL_S
DISCARD 4164 [(1,0)] 0 [4159] [] [] [] [] [4161,4162,4163,4164] CONDITIONAL_S
IDLE 4165 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 4166 [(0,1)] D [] [] [] [] [] [] none
MERGE 4167 [(0,1),(0,0)] D [] [4169,4170,4171,4172] [] [] [((0,0),(0,1))] [] none
DISCARD 4168 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4169 [(0,1),(0,0)] D [4167] [] [] [] [((0,0),(0,1))] [4169,4170,4171,4172] CONDITIONAL_S
Y_MEAS 4170 [(0,1)] HALF_D_PLUS_2 [4167] [] [] [] [] [4169,4170,4171,4172] CONDITIONAL_S
IDLE 4171 [(0,0)] HALF_D_PLUS_2 [4167] [] [] [] [] [4169,4170,4171,4172] CONDITIONAL_S
DISCARD 4172 [(0,1)] 0 [4167] [] [] [] [] [4169,4170,4171,4172] CONDITIONAL_S
IDLE 4173 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 4174 [(1,0)] D [] [] [] [] [] [] none
MERGE 4175 [(1,0),(0,0)] D [] [4177,4178,4179,4180] [] [] [((0,0),(1,0))] [] none
DISCARD 4176 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4177 [(1,0),(0,0)] D [4175] [] [] [] [((0,0),(1,0))] [4177,4178,4179,4180] CONDITIONAL_S
Y_MEAS 4178 [(1,0)] HALF_D_PLUS_2 [4175] [] [] [] [] [4177,4178,4179,4180] CONDITIONAL_S
IDLE 4179 [(0,0)] HALF_D_PLUS_2 [4175] [] [] [] [] [4177,4178,4179,4180] CONDITIONAL_S
DISCARD 4180 [(1,0)] 0 [4175] [] [] [] [] [4177,4178,4179,4180] CONDITIONAL_S
IDLE 4181 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 4182 [(0,1)] D [] [] [] [] [] [] none
MERGE 4183 [(0,1),(0,0)] D [] [4185,4186,4187,4188] [] [] [((0,0),(0,1))] [] none
DISCARD 4184 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4185 [(0,1),(0,0)] D [4183] [] [] [] [((0,0),(0,1))] [4185,4186,4187,4188] CONDITIONAL_S
Y_MEAS 4186 [(0,1)] HALF_D_PLUS_2 [4183] [] [] [] [] [4185,4186,4187,4188] CONDITIONAL_S
IDLE 4187 [(0,0)] HALF_D_PLUS_2 [4183] [] [] [] [] [4185,4186,4187,4188] CONDITIONAL_S
DISCARD 4188 [(0,1)] 0 [4183] [] [] [] [] [4185,4186,4187,4188] CONDITIONAL_S
IDLE 4189 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 4190 [(1,0)] D [] [] [] [] [] [] none
MERGE 4191 [(1,0),(0,0)] D [] [4193,4194,4195,4196] [] [] [((0,0),(1,0))] [] none
DISCARD 4192 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4193 [(1,0),(0,0)] D [4191] [] [] [] [((0,0),(1,0))] [4193,4194,4195,4196] CONDITIONAL_S
Y_MEAS 4194 [(1,0)] HALF_D_PLUS_2 [4191] [] [] [] [] [4193,4194,4195,4196] CONDITIONAL_S
IDLE 4195 [(0,0)] HALF_D_PLUS_2 [4191] [] [] [] [] [4193,4194,4195,4196] CONDITIONAL_S
DISCARD 4196 [(1,0)] 0 [4191] [] [] [] [] [4193,4194,4195,4196] CONDITIONAL_S
IDLE 4197 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 4198 [(0,1)] D [] [] [] [] [] [] none
MERGE 4199 [(0,1),(0,0)] D [] [4201,4202,4203,4204] [] [] [((0,0),(0,1))] [] none
DISCARD 4200 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4201 [(0,1),(0,0)] D [4199] [] [] [] [((0,0),(0,1))] [4201,4202,4203,4204] CONDITIONAL_S
Y_MEAS 4202 [(0,1)] HALF_D_PLUS_2 [4199] [] [] [] [] [4201,4202,4203,4204] CONDITIONAL_S
IDLE 4203 [(0,0)] HALF_D_PLUS_2 [4199] [] [] [] [] [4201,4202,4203,4204] CONDITIONAL_S
DISCARD 4204 [(0,1)] 0 [4199] [] [] [] [] [4201,4202,4203,4204] CONDITIONAL_S
IDLE 4205 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 4206 [(1,0)] D [] [] [] [] [] [] none
MERGE 4207 [(1,0),(0,0)] D [] [4209,4210,4211,4212] [] [] [((0,0),(1,0))] [] none
DISCARD 4208 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4209 [(1,0),(0,0)] D [4207] [] [] [] [((0,0),(1,0))] [4209,4210,4211,4212] CONDITIONAL_S
Y_MEAS 4210 [(1,0)] HALF_D_PLUS_2 [4207] [] [] [] [] [4209,4210,4211,4212] CONDITIONAL_S
IDLE 4211 [(0,0)] HALF_D_PLUS_2 [4207] [] [] [] [] [4209,4210,4211,4212] CONDITIONAL_S
DISCARD 4212 [(1,0)] 0 [4207] [] [] [] [] [4209,4210,4211,4212] CONDITIONAL_S
IDLE 4213 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 4214 [(0,1)] D [] [] [] [] [] [] none
MERGE 4215 [(0,1),(0,0)] D [] [4217,4218,4219,4220] [] [] [((0,0),(0,1))] [] none
DISCARD 4216 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4217 [(0,1),(0,0)] D [4215] [] [] [] [((0,0),(0,1))] [4217,4218,4219,4220] CONDITIONAL_S
Y_MEAS 4218 [(0,1)] HALF_D_PLUS_2 [4215] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
IDLE 4219 [(0,0)] HALF_D_PLUS_2 [4215] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
DISCARD 4220 [(0,1)] 0 [4215] [] [] [] [] [4217,4218,4219,4220] CONDITIONAL_S
IDLE 4221 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 4222 [(1,0)] D [] [] [] [] [] [] none
MERGE 4223 [(1,0),(0,0)] D [] [4225,4226,4227,4228] [] [] [((0,0),(1,0))] [] none
DISCARD 4224 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4225 [(1,0),(0,0)] D [4223] [] [] [] [((0,0),(1,0))] [4225,4226,4227,4228] CONDITIONAL_S
Y_MEAS 4226 [(1,0)] HALF_D_PLUS_2 [4223] [] [] [] [] [4225,4226,4227,4228] CONDITIONAL_S
IDLE 4227 [(0,0)] HALF_D_PLUS_2 [4223] [] [] [] [] [4225,4226,4227,4228] CONDITIONAL_S
DISCARD 4228 [(1,0)] 0 [4223] [] [] [] [] [4225,4226,4227,4228] CONDITIONAL_S
IDLE 4229 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 4230 [(0,1)] D [] [] [] [] [] [] none
MERGE 4231 [(0,1),(0,0)] D [] [4233,4234,4235,4236] [] [] [((0,0),(0,1))] [] none
DISCARD 4232 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4233 [(0,1),(0,0)] D [4231] [] [] [] [((0,0),(0,1))] [4233,4234,4235,4236] CONDITIONAL_S
Y_MEAS 4234 [(0,1)] HALF_D_PLUS_2 [4231] [] [] [] [] [4233,4234,4235,4236] CONDITIONAL_S
IDLE 4235 [(0,0)] HALF_D_PLUS_2 [4231] [] [] [] [] [4233,4234,4235,4236] CONDITIONAL_S
DISCARD 4236 [(0,1)] 0 [4231] [] [] [] [] [4233,4234,4235,4236] CONDITIONAL_S
IDLE 4237 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 4238 [(1,0)] D [] [] [] [] [] [] none
MERGE 4239 [(1,0),(0,0)] D [] [4241,4242,4243,4244] [] [] [((0,0),(1,0))] [] none
DISCARD 4240 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4241 [(1,0),(0,0)] D [4239] [] [] [] [((0,0),(1,0))] [4241,4242,4243,4244] CONDITIONAL_S
Y_MEAS 4242 [(1,0)] HALF_D_PLUS_2 [4239] [] [] [] [] [4241,4242,4243,4244] CONDITIONAL_S
IDLE 4243 [(0,0)] HALF_D_PLUS_2 [4239] [] [] [] [] [4241,4242,4243,4244] CONDITIONAL_S
DISCARD 4244 [(1,0)] 0 [4239] [] [] [] [] [4241,4242,4243,4244] CONDITIONAL_S
IDLE 4245 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 4246 [(0,1)] D [] [] [] [] [] [] none
MERGE 4247 [(0,1),(0,0)] D [] [4249,4250,4251,4252] [] [] [((0,0),(0,1))] [] none
DISCARD 4248 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4249 [(0,1),(0,0)] D [4247] [] [] [] [((0,0),(0,1))] [4249,4250,4251,4252] CONDITIONAL_S
Y_MEAS 4250 [(0,1)] HALF_D_PLUS_2 [4247] [] [] [] [] [4249,4250,4251,4252] CONDITIONAL_S
IDLE 4251 [(0,0)] HALF_D_PLUS_2 [4247] [] [] [] [] [4249,4250,4251,4252] CONDITIONAL_S
DISCARD 4252 [(0,1)] 0 [4247] [] [] [] [] [4249,4250,4251,4252] CONDITIONAL_S
IDLE 4253 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 4254 [(1,0)] D [] [] [] [] [] [] none
MERGE 4255 [(1,0),(0,0)] D [] [4257,4258,4259,4260] [] [] [((0,0),(1,0))] [] none
DISCARD 4256 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4257 [(1,0),(0,0)] D [4255] [] [] [] [((0,0),(1,0))] [4257,4258,4259,4260] CONDITIONAL_S
Y_MEAS 4258 [(1,0)] HALF_D_PLUS_2 [4255] [] [] [] [] [4257,4258,4259,4260] CONDITIONAL_S
IDLE 4259 [(0,0)] HALF_D_PLUS_2 [4255] [] [] [] [] [4257,4258,4259,4260] CONDITIONAL_S
DISCARD 4260 [(1,0)] 0 [4255] [] [] [] [] [4257,4258,4259,4260] CONDITIONAL_S
IDLE 4261 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 4262 [(0,1)] D [] [] [] [] [] [] none
MERGE 4263 [(0,1),(0,0)] D [] [4265,4266,4267,4268] [] [] [((0,0),(0,1))] [] none
DISCARD 4264 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4265 [(0,1),(0,0)] D [4263] [] [] [] [((0,0),(0,1))] [4265,4266,4267,4268] CONDITIONAL_S
Y_MEAS 4266 [(0,1)] HALF_D_PLUS_2 [4263] [] [] [] [] [4265,4266,4267,4268] CONDITIONAL_S
IDLE 4267 [(0,0)] HALF_D_PLUS_2 [4263] [] [] [] [] [4265,4266,4267,4268] CONDITIONAL_S
DISCARD 4268 [(0,1)] 0 [4263] [] [] [] [] [4265,4266,4267,4268] CONDITIONAL_S
IDLE 4269 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 4270 [(1,0)] D [] [] [] [] [] [] none
MERGE 4271 [(1,0),(0,0)] D [] [4273,4274,4275,4276] [] [] [((0,0),(1,0))] [] none
DISCARD 4272 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4273 [(1,0),(0,0)] D [4271] [] [] [] [((0,0),(1,0))] [4273,4274,4275,4276] CONDITIONAL_S
Y_MEAS 4274 [(1,0)] HALF_D_PLUS_2 [4271] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
IDLE 4275 [(0,0)] HALF_D_PLUS_2 [4271] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
DISCARD 4276 [(1,0)] 0 [4271] [] [] [] [] [4273,4274,4275,4276] CONDITIONAL_S
IDLE 4277 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 4278 [(0,1)] D [] [] [] [] [] [] none
MERGE 4279 [(0,1),(0,0)] D [] [4281,4282,4283,4284] [] [] [((0,0),(0,1))] [] none
DISCARD 4280 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4281 [(0,1),(0,0)] D [4279] [] [] [] [((0,0),(0,1))] [4281,4282,4283,4284] CONDITIONAL_S
Y_MEAS 4282 [(0,1)] HALF_D_PLUS_2 [4279] [] [] [] [] [4281,4282,4283,4284] CONDITIONAL_S
IDLE 4283 [(0,0)] HALF_D_PLUS_2 [4279] [] [] [] [] [4281,4282,4283,4284] CONDITIONAL_S
DISCARD 4284 [(0,1)] 0 [4279] [] [] [] [] [4281,4282,4283,4284] CONDITIONAL_S
IDLE 4285 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 4286 [(1,0)] D [] [] [] [] [] [] none
MERGE 4287 [(1,0),(0,0)] D [] [4289,4290,4291,4292] [] [] [((0,0),(1,0))] [] none
DISCARD 4288 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4289 [(1,0),(0,0)] D [4287] [] [] [] [((0,0),(1,0))] [4289,4290,4291,4292] CONDITIONAL_S
Y_MEAS 4290 [(1,0)] HALF_D_PLUS_2 [4287] [] [] [] [] [4289,4290,4291,4292] CONDITIONAL_S
IDLE 4291 [(0,0)] HALF_D_PLUS_2 [4287] [] [] [] [] [4289,4290,4291,4292] CONDITIONAL_S
DISCARD 4292 [(1,0)] 0 [4287] [] [] [] [] [4289,4290,4291,4292] CONDITIONAL_S
IDLE 4293 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 4294 [(0,1)] D [] [] [] [] [] [] none
MERGE 4295 [(0,1),(0,0)] D [] [4297,4298,4299,4300] [] [] [((0,0),(0,1))] [] none
DISCARD 4296 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4297 [(0,1),(0,0)] D [4295] [] [] [] [((0,0),(0,1))] [4297,4298,4299,4300] CONDITIONAL_S
Y_MEAS 4298 [(0,1)] HALF_D_PLUS_2 [4295] [] [] [] [] [4297,4298,4299,4300] CONDITIONAL_S
IDLE 4299 [(0,0)] HALF_D_PLUS_2 [4295] [] [] [] [] [4297,4298,4299,4300] CONDITIONAL_S
DISCARD 4300 [(0,1)] 0 [4295] [] [] [] [] [4297,4298,4299,4300] CONDITIONAL_S
IDLE 4301 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4302 [(1,0)] D [] [] [] [] [] [] none
MERGE 4303 [(1,0),(0,0)] D [] [4305,4306,4307,4308] [] [] [((0,0),(1,0))] [] none
DISCARD 4304 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4305 [(1,0),(0,0)] D [4303] [] [] [] [((0,0),(1,0))] [4305,4306,4307,4308] CONDITIONAL_S
Y_MEAS 4306 [(1,0)] HALF_D_PLUS_2 [4303] [] [] [] [] [4305,4306,4307,4308] CONDITIONAL_S
IDLE 4307 [(0,0)] HALF_D_PLUS_2 [4303] [] [] [] [] [4305,4306,4307,4308] CONDITIONAL_S
DISCARD 4308 [(1,0)] 0 [4303] [] [] [] [] [4305,4306,4307,4308] CONDITIONAL_S
IDLE 4309 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 4310 [(0,1)] D [] [] [] [] [] [] none
MERGE 4311 [(0,1),(0,0)] D [] [4313,4314,4315,4316] [] [] [((0,0),(0,1))] [] none
DISCARD 4312 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4313 [(0,1),(0,0)] D [4311] [] [] [] [((0,0),(0,1))] [4313,4314,4315,4316] CONDITIONAL_S
Y_MEAS 4314 [(0,1)] HALF_D_PLUS_2 [4311] [] [] [] [] [4313,4314,4315,4316] CONDITIONAL_S
IDLE 4315 [(0,0)] HALF_D_PLUS_2 [4311] [] [] [] [] [4313,4314,4315,4316] CONDITIONAL_S
DISCARD 4316 [(0,1)] 0 [4311] [] [] [] [] [4313,4314,4315,4316] CONDITIONAL_S
IDLE 4317 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 4318 [(1,0)] D [] [] [] [] [] [] none
MERGE 4319 [(1,0),(0,0)] D [] [4321,4322,4323,4324] [] [] [((0,0),(1,0))] [] none
DISCARD 4320 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4321 [(1,0),(0,0)] D [4319] [] [] [] [((0,0),(1,0))] [4321,4322,4323,4324] CONDITIONAL_S
Y_MEAS 4322 [(1,0)] HALF_D_PLUS_2 [4319] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
IDLE 4323 [(0,0)] HALF_D_PLUS_2 [4319] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
DISCARD 4324 [(1,0)] 0 [4319] [] [] [] [] [4321,4322,4323,4324] CONDITIONAL_S
IDLE 4325 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 4326 [(0,1)] D [] [] [] [] [] [] none
MERGE 4327 [(0,1),(0,0)] D [] [4329,4330,4331,4332] [] [] [((0,0),(0,1))] [] none
DISCARD 4328 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4329 [(0,1),(0,0)] D [4327] [] [] [] [((0,0),(0,1))] [4329,4330,4331,4332] CONDITIONAL_S
Y_MEAS 4330 [(0,1)] HALF_D_PLUS_2 [4327] [] [] [] [] [4329,4330,4331,4332] CONDITIONAL_S
IDLE 4331 [(0,0)] HALF_D_PLUS_2 [4327] [] [] [] [] [4329,4330,4331,4332] CONDITIONAL_S
DISCARD 4332 [(0,1)] 0 [4327] [] [] [] [] [4329,4330,4331,4332] CONDITIONAL_S
IDLE 4333 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 4334 [(1,0)] D [] [] [] [] [] [] none
MERGE 4335 [(1,0),(0,0)] D [] [4337,4338,4339,4340] [] [] [((0,0),(1,0))] [] none
DISCARD 4336 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4337 [(1,0),(0,0)] D [4335] [] [] [] [((0,0),(1,0))] [4337,4338,4339,4340] CONDITIONAL_S
Y_MEAS 4338 [(1,0)] HALF_D_PLUS_2 [4335] [] [] [] [] [4337,4338,4339,4340] CONDITIONAL_S
IDLE 4339 [(0,0)] HALF_D_PLUS_2 [4335] [] [] [] [] [4337,4338,4339,4340] CONDITIONAL_S
DISCARD 4340 [(1,0)] 0 [4335] [] [] [] [] [4337,4338,4339,4340] CONDITIONAL_S
IDLE 4341 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 4342 [(0,1)] D [] [] [] [] [] [] none
MERGE 4343 [(0,1),(0,0)] D [] [4345,4346,4347,4348] [] [] [((0,0),(0,1))] [] none
DISCARD 4344 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4345 [(0,1),(0,0)] D [4343] [] [] [] [((0,0),(0,1))] [4345,4346,4347,4348] CONDITIONAL_S
Y_MEAS 4346 [(0,1)] HALF_D_PLUS_2 [4343] [] [] [] [] [4345,4346,4347,4348] CONDITIONAL_S
IDLE 4347 [(0,0)] HALF_D_PLUS_2 [4343] [] [] [] [] [4345,4346,4347,4348] CONDITIONAL_S
DISCARD 4348 [(0,1)] 0 [4343] [] [] [] [] [4345,4346,4347,4348] CONDITIONAL_S
IDLE 4349 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 4350 [(1,0)] D [] [] [] [] [] [] none
MERGE 4351 [(1,0),(0,0)] D [] [4353,4354,4355,4356] [] [] [((0,0),(1,0))] [] none
DISCARD 4352 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4353 [(1,0),(0,0)] D [4351] [] [] [] [((0,0),(1,0))] [4353,4354,4355,4356] CONDITIONAL_S
Y_MEAS 4354 [(1,0)] HALF_D_PLUS_2 [4351] [] [] [] [] [4353,4354,4355,4356] CONDITIONAL_S
IDLE 4355 [(0,0)] HALF_D_PLUS_2 [4351] [] [] [] [] [4353,4354,4355,4356] CONDITIONAL_S
DISCARD 4356 [(1,0)] 0 [4351] [] [] [] [] [4353,4354,4355,4356] CONDITIONAL_S
IDLE 4357 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 4358 [(0,1)] D [] [] [] [] [] [] none
MERGE 4359 [(0,1),(0,0)] D [] [4361,4362,4363,4364] [] [] [((0,0),(0,1))] [] none
DISCARD 4360 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4361 [(0,1),(0,0)] D [4359] [] [] [] [((0,0),(0,1))] [4361,4362,4363,4364] CONDITIONAL_S
Y_MEAS 4362 [(0,1)] HALF_D_PLUS_2 [4359] [] [] [] [] [4361,4362,4363,4364] CONDITIONAL_S
IDLE 4363 [(0,0)] HALF_D_PLUS_2 [4359] [] [] [] [] [4361,4362,4363,4364] CONDITIONAL_S
DISCARD 4364 [(0,1)] 0 [4359] [] [] [] [] [4361,4362,4363,4364] CONDITIONAL_S
IDLE 4365 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 4366 [(1,0)] D [] [] [] [] [] [] none
MERGE 4367 [(1,0),(0,0)] D [] [4369,4370,4371,4372] [] [] [((0,0),(1,0))] [] none
DISCARD 4368 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4369 [(1,0),(0,0)] D [4367] [] [] [] [((0,0),(1,0))] [4369,4370,4371,4372] CONDITIONAL_S
Y_MEAS 4370 [(1,0)] HALF_D_PLUS_2 [4367] [] [] [] [] [4369,4370,4371,4372] CONDITIONAL_S
IDLE 4371 [(0,0)] HALF_D_PLUS_2 [4367] [] [] [] [] [4369,4370,4371,4372] CONDITIONAL_S
DISCARD 4372 [(1,0)] 0 [4367] [] [] [] [] [4369,4370,4371,4372] CONDITIONAL_S
IDLE 4373 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 4374 [(0,1)] D [] [] [] [] [] [] none
MERGE 4375 [(0,1),(0,0)] D [] [4377,4378,4379,4380] [] [] [((0,0),(0,1))] [] none
DISCARD 4376 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4377 [(0,1),(0,0)] D [4375] [] [] [] [((0,0),(0,1))] [4377,4378,4379,4380] CONDITIONAL_S
Y_MEAS 4378 [(0,1)] HALF_D_PLUS_2 [4375] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
IDLE 4379 [(0,0)] HALF_D_PLUS_2 [4375] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
DISCARD 4380 [(0,1)] 0 [4375] [] [] [] [] [4377,4378,4379,4380] CONDITIONAL_S
IDLE 4381 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 4382 [(1,0)] D [] [] [] [] [] [] none
MERGE 4383 [(1,0),(0,0)] D [] [4385,4386,4387,4388] [] [] [((0,0),(1,0))] [] none
DISCARD 4384 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4385 [(1,0),(0,0)] D [4383] [] [] [] [((0,0),(1,0))] [4385,4386,4387,4388] CONDITIONAL_S
Y_MEAS 4386 [(1,0)] HALF_D_PLUS_2 [4383] [] [] [] [] [4385,4386,4387,4388] CONDITIONAL_S
IDLE 4387 [(0,0)] HALF_D_PLUS_2 [4383] [] [] [] [] [4385,4386,4387,4388] CONDITIONAL_S
DISCARD 4388 [(1,0)] 0 [4383] [] [] [] [] [4385,4386,4387,4388] CONDITIONAL_S
IDLE 4389 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 4390 [(0,1)] D [] [] [] [] [] [] none
MERGE 4391 [(0,1),(0,0)] D [] [4393,4394,4395,4396] [] [] [((0,0),(0,1))] [] none
DISCARD 4392 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4393 [(0,1),(0,0)] D [4391] [] [] [] [((0,0),(0,1))] [4393,4394,4395,4396] CONDITIONAL_S
Y_MEAS 4394 [(0,1)] HALF_D_PLUS_2 [4391] [] [] [] [] [4393,4394,4395,4396] CONDITIONAL_S
IDLE 4395 [(0,0)] HALF_D_PLUS_2 [4391] [] [] [] [] [4393,4394,4395,4396] CONDITIONAL_S
DISCARD 4396 [(0,1)] 0 [4391] [] [] [] [] [4393,4394,4395,4396] CONDITIONAL_S
IDLE 4397 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4398 [(1,0)] D [] [] [] [] [] [] none
MERGE 4399 [(1,0),(0,0)] D [] [4401,4402,4403,4404] [] [] [((0,0),(1,0))] [] none
DISCARD 4400 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4401 [(1,0),(0,0)] D [4399] [] [] [] [((0,0),(1,0))] [4401,4402,4403,4404] CONDITIONAL_S
Y_MEAS 4402 [(1,0)] HALF_D_PLUS_2 [4399] [] [] [] [] [4401,4402,4403,4404] CONDITIONAL_S
IDLE 4403 [(0,0)] HALF_D_PLUS_2 [4399] [] [] [] [] [4401,4402,4403,4404] CONDITIONAL_S
DISCARD 4404 [(1,0)] 0 [4399] [] [] [] [] [4401,4402,4403,4404] CONDITIONAL_S
IDLE 4405 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4406 [(0,1)] D [] [] [] [] [] [] none
MERGE 4407 [(0,1),(0,0)] D [] [4409,4410,4411,4412] [] [] [((0,0),(0,1))] [] none
DISCARD 4408 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4409 [(0,1),(0,0)] D [4407] [] [] [] [((0,0),(0,1))] [4409,4410,4411,4412] CONDITIONAL_S
Y_MEAS 4410 [(0,1)] HALF_D_PLUS_2 [4407] [] [] [] [] [4409,4410,4411,4412] CONDITIONAL_S
IDLE 4411 [(0,0)] HALF_D_PLUS_2 [4407] [] [] [] [] [4409,4410,4411,4412] CONDITIONAL_S
DISCARD 4412 [(0,1)] 0 [4407] [] [] [] [] [4409,4410,4411,4412] CONDITIONAL_S
IDLE 4413 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 4414 [(1,0)] D [] [] [] [] [] [] none
MERGE 4415 [(1,0),(0,0)] D [] [4417,4418,4419,4420] [] [] [((0,0),(1,0))] [] none
DISCARD 4416 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4417 [(1,0),(0,0)] D [4415] [] [] [] [((0,0),(1,0))] [4417,4418,4419,4420] CONDITIONAL_S
Y_MEAS 4418 [(1,0)] HALF_D_PLUS_2 [4415] [] [] [] [] [4417,4418,4419,4420] CONDITIONAL_S
IDLE 4419 [(0,0)] HALF_D_PLUS_2 [4415] [] [] [] [] [4417,4418,4419,4420] CONDITIONAL_S
DISCARD 4420 [(1,0)] 0 [4415] [] [] [] [] [4417,4418,4419,4420] CONDITIONAL_S
IDLE 4421 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 4422 [(0,1)] D [] [] [] [] [] [] none
MERGE 4423 [(0,1),(0,0)] D [] [4425,4426,4427,4428] [] [] [((0,0),(0,1))] [] none
DISCARD 4424 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4425 [(0,1),(0,0)] D [4423] [] [] [] [((0,0),(0,1))] [4425,4426,4427,4428] CONDITIONAL_S
Y_MEAS 4426 [(0,1)] HALF_D_PLUS_2 [4423] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
IDLE 4427 [(0,0)] HALF_D_PLUS_2 [4423] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
DISCARD 4428 [(0,1)] 0 [4423] [] [] [] [] [4425,4426,4427,4428] CONDITIONAL_S
IDLE 4429 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 4430 [(1,0)] D [] [] [] [] [] [] none
MERGE 4431 [(1,0),(0,0)] D [] [4433,4434,4435,4436] [] [] [((0,0),(1,0))] [] none
DISCARD 4432 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4433 [(1,0),(0,0)] D [4431] [] [] [] [((0,0),(1,0))] [4433,4434,4435,4436] CONDITIONAL_S
Y_MEAS 4434 [(1,0)] HALF_D_PLUS_2 [4431] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
IDLE 4435 [(0,0)] HALF_D_PLUS_2 [4431] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
DISCARD 4436 [(1,0)] 0 [4431] [] [] [] [] [4433,4434,4435,4436] CONDITIONAL_S
IDLE 4437 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 4438 [(0,1)] D [] [] [] [] [] [] none
MERGE 4439 [(0,1),(0,0)] D [] [4441,4442,4443,4444] [] [] [((0,0),(0,1))] [] none
DISCARD 4440 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4441 [(0,1),(0,0)] D [4439] [] [] [] [((0,0),(0,1))] [4441,4442,4443,4444] CONDITIONAL_S
Y_MEAS 4442 [(0,1)] HALF_D_PLUS_2 [4439] [] [] [] [] [4441,4442,4443,4444] CONDITIONAL_S
IDLE 4443 [(0,0)] HALF_D_PLUS_2 [4439] [] [] [] [] [4441,4442,4443,4444] CONDITIONAL_S
DISCARD 4444 [(0,1)] 0 [4439] [] [] [] [] [4441,4442,4443,4444] CONDITIONAL_S
IDLE 4445 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 4446 [(1,0)] D [] [] [] [] [] [] none
MERGE 4447 [(1,0),(0,0)] D [] [4449,4450,4451,4452] [] [] [((0,0),(1,0))] [] none
DISCARD 4448 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4449 [(1,0),(0,0)] D [4447] [] [] [] [((0,0),(1,0))] [4449,4450,4451,4452] CONDITIONAL_S
Y_MEAS 4450 [(1,0)] HALF_D_PLUS_2 [4447] [] [] [] [] [4449,4450,4451,4452] CONDITIONAL_S
IDLE 4451 [(0,0)] HALF_D_PLUS_2 [4447] [] [] [] [] [4449,4450,4451,4452] CONDITIONAL_S
DISCARD 4452 [(1,0)] 0 [4447] [] [] [] [] [4449,4450,4451,4452] CONDITIONAL_S
IDLE 4453 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 4454 [(0,1)] D [] [] [] [] [] [] none
MERGE 4455 [(0,1),(0,0)] D [] [4457,4458,4459,4460] [] [] [((0,0),(0,1))] [] none
DISCARD 4456 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4457 [(0,1),(0,0)] D [4455] [] [] [] [((0,0),(0,1))] [4457,4458,4459,4460] CONDITIONAL_S
Y_MEAS 4458 [(0,1)] HALF_D_PLUS_2 [4455] [] [] [] [] [4457,4458,4459,4460] CONDITIONAL_S
IDLE 4459 [(0,0)] HALF_D_PLUS_2 [4455] [] [] [] [] [4457,4458,4459,4460] CONDITIONAL_S
DISCARD 4460 [(0,1)] 0 [4455] [] [] [] [] [4457,4458,4459,4460] CONDITIONAL_S
IDLE 4461 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 4462 [(1,0)] D [] [] [] [] [] [] none
MERGE 4463 [(1,0),(0,0)] D [] [4465,4466,4467,4468] [] [] [((0,0),(1,0))] [] none
DISCARD 4464 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4465 [(1,0),(0,0)] D [4463] [] [] [] [((0,0),(1,0))] [4465,4466,4467,4468] CONDITIONAL_S
Y_MEAS 4466 [(1,0)] HALF_D_PLUS_2 [4463] [] [] [] [] [4465,4466,4467,4468] CONDITIONAL_S
IDLE 4467 [(0,0)] HALF_D_PLUS_2 [4463] [] [] [] [] [4465,4466,4467,4468] CONDITIONAL_S
DISCARD 4468 [(1,0)] 0 [4463] [] [] [] [] [4465,4466,4467,4468] CONDITIONAL_S
IDLE 4469 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 4470 [(0,1)] D [] [] [] [] [] [] none
MERGE 4471 [(0,1),(0,0)] D [] [4473,4474,4475,4476] [] [] [((0,0),(0,1))] [] none
DISCARD 4472 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4473 [(0,1),(0,0)] D [4471] [] [] [] [((0,0),(0,1))] [4473,4474,4475,4476] CONDITIONAL_S
Y_MEAS 4474 [(0,1)] HALF_D_PLUS_2 [4471] [] [] [] [] [4473,4474,4475,4476] CONDITIONAL_S
IDLE 4475 [(0,0)] HALF_D_PLUS_2 [4471] [] [] [] [] [4473,4474,4475,4476] CONDITIONAL_S
DISCARD 4476 [(0,1)] 0 [4471] [] [] [] [] [4473,4474,4475,4476] CONDITIONAL_S
IDLE 4477 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 4478 [(1,0)] D [] [] [] [] [] [] none
MERGE 4479 [(1,0),(0,0)] D [] [4481,4482,4483,4484] [] [] [((0,0),(1,0))] [] none
DISCARD 4480 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4481 [(1,0),(0,0)] D [4479] [] [] [] [((0,0),(1,0))] [4481,4482,4483,4484] CONDITIONAL_S
Y_MEAS 4482 [(1,0)] HALF_D_PLUS_2 [4479] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
IDLE 4483 [(0,0)] HALF_D_PLUS_2 [4479] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
DISCARD 4484 [(1,0)] 0 [4479] [] [] [] [] [4481,4482,4483,4484] CONDITIONAL_S
IDLE 4485 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 4486 [(0,1)] D [] [] [] [] [] [] none
MERGE 4487 [(0,1),(0,0)] D [] [4489,4490,4491,4492] [] [] [((0,0),(0,1))] [] none
DISCARD 4488 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4489 [(0,1),(0,0)] D [4487] [] [] [] [((0,0),(0,1))] [4489,4490,4491,4492] CONDITIONAL_S
Y_MEAS 4490 [(0,1)] HALF_D_PLUS_2 [4487] [] [] [] [] [4489,4490,4491,4492] CONDITIONAL_S
IDLE 4491 [(0,0)] HALF_D_PLUS_2 [4487] [] [] [] [] [4489,4490,4491,4492] CONDITIONAL_S
DISCARD 4492 [(0,1)] 0 [4487] [] [] [] [] [4489,4490,4491,4492] CONDITIONAL_S
IDLE 4493 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 4494 [(1,0)] D [] [] [] [] [] [] none
MERGE 4495 [(1,0),(0,0)] D [] [4497,4498,4499,4500] [] [] [((0,0),(1,0))] [] none
DISCARD 4496 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4497 [(1,0),(0,0)] D [4495] [] [] [] [((0,0),(1,0))] [4497,4498,4499,4500] CONDITIONAL_S
Y_MEAS 4498 [(1,0)] HALF_D_PLUS_2 [4495] [] [] [] [] [4497,4498,4499,4500] CONDITIONAL_S
IDLE 4499 [(0,0)] HALF_D_PLUS_2 [4495] [] [] [] [] [4497,4498,4499,4500] CONDITIONAL_S
DISCARD 4500 [(1,0)] 0 [4495] [] [] [] [] [4497,4498,4499,4500] CONDITIONAL_S
IDLE 4501 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 4502 [(0,1)] D [] [] [] [] [] [] none
MERGE 4503 [(0,1),(0,0)] D [] [4505,4506,4507,4508] [] [] [((0,0),(0,1))] [] none
DISCARD 4504 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4505 [(0,1),(0,0)] D [4503] [] [] [] [((0,0),(0,1))] [4505,4506,4507,4508] CONDITIONAL_S
Y_MEAS 4506 [(0,1)] HALF_D_PLUS_2 [4503] [] [] [] [] [4505,4506,4507,4508] CONDITIONAL_S
IDLE 4507 [(0,0)] HALF_D_PLUS_2 [4503] [] [] [] [] [4505,4506,4507,4508] CONDITIONAL_S
DISCARD 4508 [(0,1)] 0 [4503] [] [] [] [] [4505,4506,4507,4508] CONDITIONAL_S
IDLE 4509 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 4510 [(1,0)] D [] [] [] [] [] [] none
MERGE 4511 [(1,0),(0,0)] D [] [4513,4514,4515,4516] [] [] [((0,0),(1,0))] [] none
DISCARD 4512 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4513 [(1,0),(0,0)] D [4511] [] [] [] [((0,0),(1,0))] [4513,4514,4515,4516] CONDITIONAL_S
Y_MEAS 4514 [(1,0)] HALF_D_PLUS_2 [4511] [] [] [] [] [4513,4514,4515,4516] CONDITIONAL_S
IDLE 4515 [(0,0)] HALF_D_PLUS_2 [4511] [] [] [] [] [4513,4514,4515,4516] CONDITIONAL_S
DISCARD 4516 [(1,0)] 0 [4511] [] [] [] [] [4513,4514,4515,4516] CONDITIONAL_S
IDLE 4517 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 4518 [(0,1)] D [] [] [] [] [] [] none
MERGE 4519 [(0,1),(0,0)] D [] [4521,4522,4523,4524] [] [] [((0,0),(0,1))] [] none
DISCARD 4520 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4521 [(0,1),(0,0)] D [4519] [] [] [] [((0,0),(0,1))] [4521,4522,4523,4524] CONDITIONAL_S
Y_MEAS 4522 [(0,1)] HALF_D_PLUS_2 [4519] [] [] [] [] [4521,4522,4523,4524] CONDITIONAL_S
IDLE 4523 [(0,0)] HALF_D_PLUS_2 [4519] [] [] [] [] [4521,4522,4523,4524] CONDITIONAL_S
DISCARD 4524 [(0,1)] 0 [4519] [] [] [] [] [4521,4522,4523,4524] CONDITIONAL_S
IDLE 4525 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 4526 [(1,0)] D [] [] [] [] [] [] none
MERGE 4527 [(1,0),(0,0)] D [] [4529,4530,4531,4532] [] [] [((0,0),(1,0))] [] none
DISCARD 4528 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4529 [(1,0),(0,0)] D [4527] [] [] [] [((0,0),(1,0))] [4529,4530,4531,4532] CONDITIONAL_S
Y_MEAS 4530 [(1,0)] HALF_D_PLUS_2 [4527] [] [] [] [] [4529,4530,4531,4532] CONDITIONAL_S
IDLE 4531 [(0,0)] HALF_D_PLUS_2 [4527] [] [] [] [] [4529,4530,4531,4532] CONDITIONAL_S
DISCARD 4532 [(1,0)] 0 [4527] [] [] [] [] [4529,4530,4531,4532] CONDITIONAL_S
IDLE 4533 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 4534 [(0,1)] D [] [] [] [] [] [] none
MERGE 4535 [(0,1),(0,0)] D [] [4537,4538,4539,4540] [] [] [((0,0),(0,1))] [] none
DISCARD 4536 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4537 [(0,1),(0,0)] D [4535] [] [] [] [((0,0),(0,1))] [4537,4538,4539,4540] CONDITIONAL_S
Y_MEAS 4538 [(0,1)] HALF_D_PLUS_2 [4535] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
IDLE 4539 [(0,0)] HALF_D_PLUS_2 [4535] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
DISCARD 4540 [(0,1)] 0 [4535] [] [] [] [] [4537,4538,4539,4540] CONDITIONAL_S
IDLE 4541 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 4542 [(1,0)] D [] [] [] [] [] [] none
MERGE 4543 [(1,0),(0,0)] D [] [4545,4546,4547,4548] [] [] [((0,0),(1,0))] [] none
DISCARD 4544 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4545 [(1,0),(0,0)] D [4543] [] [] [] [((0,0),(1,0))] [4545,4546,4547,4548] CONDITIONAL_S
Y_MEAS 4546 [(1,0)] HALF_D_PLUS_2 [4543] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
IDLE 4547 [(0,0)] HALF_D_PLUS_2 [4543] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
DISCARD 4548 [(1,0)] 0 [4543] [] [] [] [] [4545,4546,4547,4548] CONDITIONAL_S
IDLE 4549 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 4550 [(0,1)] D [] [] [] [] [] [] none
MERGE 4551 [(0,1),(0,0)] D [] [4553,4554,4555,4556] [] [] [((0,0),(0,1))] [] none
DISCARD 4552 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4553 [(0,1),(0,0)] D [4551] [] [] [] [((0,0),(0,1))] [4553,4554,4555,4556] CONDITIONAL_S
Y_MEAS 4554 [(0,1)] HALF_D_PLUS_2 [4551] [] [] [] [] [4553,4554,4555,4556] CONDITIONAL_S
IDLE 4555 [(0,0)] HALF_D_PLUS_2 [4551] [] [] [] [] [4553,4554,4555,4556] CONDITIONAL_S
DISCARD 4556 [(0,1)] 0 [4551] [] [] [] [] [4553,4554,4555,4556] CONDITIONAL_S
IDLE 4557 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 4558 [(1,0)] D [] [] [] [] [] [] none
MERGE 4559 [(1,0),(0,0)] D [] [4561,4562,4563,4564] [] [] [((0,0),(1,0))] [] none
DISCARD 4560 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4561 [(1,0),(0,0)] D [4559] [] [] [] [((0,0),(1,0))] [4561,4562,4563,4564] CONDITIONAL_S
Y_MEAS 4562 [(1,0)] HALF_D_PLUS_2 [4559] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
IDLE 4563 [(0,0)] HALF_D_PLUS_2 [4559] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
DISCARD 4564 [(1,0)] 0 [4559] [] [] [] [] [4561,4562,4563,4564] CONDITIONAL_S
IDLE 4565 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 4566 [(0,1)] D [] [] [] [] [] [] none
MERGE 4567 [(0,1),(0,0)] D [] [4569,4570,4571,4572] [] [] [((0,0),(0,1))] [] none
DISCARD 4568 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4569 [(0,1),(0,0)] D [4567] [] [] [] [((0,0),(0,1))] [4569,4570,4571,4572] CONDITIONAL_S
Y_MEAS 4570 [(0,1)] HALF_D_PLUS_2 [4567] [] [] [] [] [4569,4570,4571,4572] CONDITIONAL_S
IDLE 4571 [(0,0)] HALF_D_PLUS_2 [4567] [] [] [] [] [4569,4570,4571,4572] CONDITIONAL_S
DISCARD 4572 [(0,1)] 0 [4567] [] [] [] [] [4569,4570,4571,4572] CONDITIONAL_S
IDLE 4573 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 4574 [(1,0)] D [] [] [] [] [] [] none
MERGE 4575 [(1,0),(0,0)] D [] [4577,4578,4579,4580] [] [] [((0,0),(1,0))] [] none
DISCARD 4576 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4577 [(1,0),(0,0)] D [4575] [] [] [] [((0,0),(1,0))] [4577,4578,4579,4580] CONDITIONAL_S
Y_MEAS 4578 [(1,0)] HALF_D_PLUS_2 [4575] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
IDLE 4579 [(0,0)] HALF_D_PLUS_2 [4575] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
DISCARD 4580 [(1,0)] 0 [4575] [] [] [] [] [4577,4578,4579,4580] CONDITIONAL_S
IDLE 4581 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 4582 [(0,1)] D [] [] [] [] [] [] none
MERGE 4583 [(0,1),(0,0)] D [] [4585,4586,4587,4588] [] [] [((0,0),(0,1))] [] none
DISCARD 4584 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4585 [(0,1),(0,0)] D [4583] [] [] [] [((0,0),(0,1))] [4585,4586,4587,4588] CONDITIONAL_S
Y_MEAS 4586 [(0,1)] HALF_D_PLUS_2 [4583] [] [] [] [] [4585,4586,4587,4588] CONDITIONAL_S
IDLE 4587 [(0,0)] HALF_D_PLUS_2 [4583] [] [] [] [] [4585,4586,4587,4588] CONDITIONAL_S
DISCARD 4588 [(0,1)] 0 [4583] [] [] [] [] [4585,4586,4587,4588] CONDITIONAL_S
IDLE 4589 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 4590 [(1,0)] D [] [] [] [] [] [] none
MERGE 4591 [(1,0),(0,0)] D [] [4593,4594,4595,4596] [] [] [((0,0),(1,0))] [] none
DISCARD 4592 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4593 [(1,0),(0,0)] D [4591] [] [] [] [((0,0),(1,0))] [4593,4594,4595,4596] CONDITIONAL_S
Y_MEAS 4594 [(1,0)] HALF_D_PLUS_2 [4591] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
IDLE 4595 [(0,0)] HALF_D_PLUS_2 [4591] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
DISCARD 4596 [(1,0)] 0 [4591] [] [] [] [] [4593,4594,4595,4596] CONDITIONAL_S
IDLE 4597 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 4598 [(0,1)] D [] [] [] [] [] [] none
MERGE 4599 [(0,1),(0,0)] D [] [4601,4602,4603,4604] [] [] [((0,0),(0,1))] [] none
DISCARD 4600 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4601 [(0,1),(0,0)] D [4599] [] [] [] [((0,0),(0,1))] [4601,4602,4603,4604] CONDITIONAL_S
Y_MEAS 4602 [(0,1)] HALF_D_PLUS_2 [4599] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
IDLE 4603 [(0,0)] HALF_D_PLUS_2 [4599] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
DISCARD 4604 [(0,1)] 0 [4599] [] [] [] [] [4601,4602,4603,4604] CONDITIONAL_S
IDLE 4605 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 4606 [(1,0)] D [] [] [] [] [] [] none
MERGE 4607 [(1,0),(0,0)] D [] [4609,4610,4611,4612] [] [] [((0,0),(1,0))] [] none
DISCARD 4608 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4609 [(1,0),(0,0)] D [4607] [] [] [] [((0,0),(1,0))] [4609,4610,4611,4612] CONDITIONAL_S
Y_MEAS 4610 [(1,0)] HALF_D_PLUS_2 [4607] [] [] [] [] [4609,4610,4611,4612] CONDITIONAL_S
IDLE 4611 [(0,0)] HALF_D_PLUS_2 [4607] [] [] [] [] [4609,4610,4611,4612] CONDITIONAL_S
DISCARD 4612 [(1,0)] 0 [4607] [] [] [] [] [4609,4610,4611,4612] CONDITIONAL_S
IDLE 4613 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 4614 [(0,1)] D [] [] [] [] [] [] none
MERGE 4615 [(0,1),(0,0)] D [] [4617,4618,4619,4620] [] [] [((0,0),(0,1))] [] none
DISCARD 4616 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4617 [(0,1),(0,0)] D [4615] [] [] [] [((0,0),(0,1))] [4617,4618,4619,4620] CONDITIONAL_S
Y_MEAS 4618 [(0,1)] HALF_D_PLUS_2 [4615] [] [] [] [] [4617,4618,4619,4620] CONDITIONAL_S
IDLE 4619 [(0,0)] HALF_D_PLUS_2 [4615] [] [] [] [] [4617,4618,4619,4620] CONDITIONAL_S
DISCARD 4620 [(0,1)] 0 [4615] [] [] [] [] [4617,4618,4619,4620] CONDITIONAL_S
IDLE 4621 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 4622 [(1,0)] D [] [] [] [] [] [] none
MERGE 4623 [(1,0),(0,0)] D [] [4625,4626,4627,4628] [] [] [((0,0),(1,0))] [] none
DISCARD 4624 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4625 [(1,0),(0,0)] D [4623] [] [] [] [((0,0),(1,0))] [4625,4626,4627,4628] CONDITIONAL_S
Y_MEAS 4626 [(1,0)] HALF_D_PLUS_2 [4623] [] [] [] [] [4625,4626,4627,4628] CONDITIONAL_S
IDLE 4627 [(0,0)] HALF_D_PLUS_2 [4623] [] [] [] [] [4625,4626,4627,4628] CONDITIONAL_S
DISCARD 4628 [(1,0)] 0 [4623] [] [] [] [] [4625,4626,4627,4628] CONDITIONAL_S
IDLE 4629 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 4630 [(0,1)] D [] [] [] [] [] [] none
MERGE 4631 [(0,1),(0,0)] D [] [4633,4634,4635,4636] [] [] [((0,0),(0,1))] [] none
DISCARD 4632 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4633 [(0,1),(0,0)] D [4631] [] [] [] [((0,0),(0,1))] [4633,4634,4635,4636] CONDITIONAL_S
Y_MEAS 4634 [(0,1)] HALF_D_PLUS_2 [4631] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
IDLE 4635 [(0,0)] HALF_D_PLUS_2 [4631] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
DISCARD 4636 [(0,1)] 0 [4631] [] [] [] [] [4633,4634,4635,4636] CONDITIONAL_S
IDLE 4637 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 4638 [(1,0)] D [] [] [] [] [] [] none
MERGE 4639 [(1,0),(0,0)] D [] [4641,4642,4643,4644] [] [] [((0,0),(1,0))] [] none
DISCARD 4640 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4641 [(1,0),(0,0)] D [4639] [] [] [] [((0,0),(1,0))] [4641,4642,4643,4644] CONDITIONAL_S
Y_MEAS 4642 [(1,0)] HALF_D_PLUS_2 [4639] [] [] [] [] [4641,4642,4643,4644] CONDITIONAL_S
IDLE 4643 [(0,0)] HALF_D_PLUS_2 [4639] [] [] [] [] [4641,4642,4643,4644] CONDITIONAL_S
DISCARD 4644 [(1,0)] 0 [4639] [] [] [] [] [4641,4642,4643,4644] CONDITIONAL_S
IDLE 4645 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 4646 [(0,1)] D [] [] [] [] [] [] none
MERGE 4647 [(0,1),(0,0)] D [] [4649,4650,4651,4652] [] [] [((0,0),(0,1))] [] none
DISCARD 4648 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4649 [(0,1),(0,0)] D [4647] [] [] [] [((0,0),(0,1))] [4649,4650,4651,4652] CONDITIONAL_S
Y_MEAS 4650 [(0,1)] HALF_D_PLUS_2 [4647] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
IDLE 4651 [(0,0)] HALF_D_PLUS_2 [4647] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
DISCARD 4652 [(0,1)] 0 [4647] [] [] [] [] [4649,4650,4651,4652] CONDITIONAL_S
IDLE 4653 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4654 [(1,0)] D [] [] [] [] [] [] none
MERGE 4655 [(1,0),(0,0)] D [] [4657,4658,4659,4660] [] [] [((0,0),(1,0))] [] none
DISCARD 4656 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4657 [(1,0),(0,0)] D [4655] [] [] [] [((0,0),(1,0))] [4657,4658,4659,4660] CONDITIONAL_S
Y_MEAS 4658 [(1,0)] HALF_D_PLUS_2 [4655] [] [] [] [] [4657,4658,4659,4660] CONDITIONAL_S
IDLE 4659 [(0,0)] HALF_D_PLUS_2 [4655] [] [] [] [] [4657,4658,4659,4660] CONDITIONAL_S
DISCARD 4660 [(1,0)] 0 [4655] [] [] [] [] [4657,4658,4659,4660] CONDITIONAL_S
IDLE 4661 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4662 [(0,1)] D [] [] [] [] [] [] none
MERGE 4663 [(0,1),(0,0)] D [] [4665,4666,4667,4668] [] [] [((0,0),(0,1))] [] none
DISCARD 4664 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4665 [(0,1),(0,0)] D [4663] [] [] [] [((0,0),(0,1))] [4665,4666,4667,4668] CONDITIONAL_S
Y_MEAS 4666 [(0,1)] HALF_D_PLUS_2 [4663] [] [] [] [] [4665,4666,4667,4668] CONDITIONAL_S
IDLE 4667 [(0,0)] HALF_D_PLUS_2 [4663] [] [] [] [] [4665,4666,4667,4668] CONDITIONAL_S
DISCARD 4668 [(0,1)] 0 [4663] [] [] [] [] [4665,4666,4667,4668] CONDITIONAL_S
IDLE 4669 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 4670 [(1,0)] D [] [] [] [] [] [] none
MERGE 4671 [(1,0),(0,0)] D [] [4673,4674,4675,4676] [] [] [((0,0),(1,0))] [] none
DISCARD 4672 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4673 [(1,0),(0,0)] D [4671] [] [] [] [((0,0),(1,0))] [4673,4674,4675,4676] CONDITIONAL_S
Y_MEAS 4674 [(1,0)] HALF_D_PLUS_2 [4671] [] [] [] [] [4673,4674,4675,4676] CONDITIONAL_S
IDLE 4675 [(0,0)] HALF_D_PLUS_2 [4671] [] [] [] [] [4673,4674,4675,4676] CONDITIONAL_S
DISCARD 4676 [(1,0)] 0 [4671] [] [] [] [] [4673,4674,4675,4676] CONDITIONAL_S
IDLE 4677 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 4678 [(0,1)] D [] [] [] [] [] [] none
MERGE 4679 [(0,1),(0,0)] D [] [4681,4682,4683,4684] [] [] [((0,0),(0,1))] [] none
DISCARD 4680 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4681 [(0,1),(0,0)] D [4679] [] [] [] [((0,0),(0,1))] [4681,4682,4683,4684] CONDITIONAL_S
Y_MEAS 4682 [(0,1)] HALF_D_PLUS_2 [4679] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
IDLE 4683 [(0,0)] HALF_D_PLUS_2 [4679] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
DISCARD 4684 [(0,1)] 0 [4679] [] [] [] [] [4681,4682,4683,4684] CONDITIONAL_S
IDLE 4685 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 4686 [(1,0)] D [] [] [] [] [] [] none
MERGE 4687 [(1,0),(0,0)] D [] [4689,4690,4691,4692] [] [] [((0,0),(1,0))] [] none
DISCARD 4688 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4689 [(1,0),(0,0)] D [4687] [] [] [] [((0,0),(1,0))] [4689,4690,4691,4692] CONDITIONAL_S
Y_MEAS 4690 [(1,0)] HALF_D_PLUS_2 [4687] [] [] [] [] [4689,4690,4691,4692] CONDITIONAL_S
IDLE 4691 [(0,0)] HALF_D_PLUS_2 [4687] [] [] [] [] [4689,4690,4691,4692] CONDITIONAL_S
DISCARD 4692 [(1,0)] 0 [4687] [] [] [] [] [4689,4690,4691,4692] CONDITIONAL_S
IDLE 4693 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 4694 [(0,1)] D [] [] [] [] [] [] none
MERGE 4695 [(0,1),(0,0)] D [] [4697,4698,4699,4700] [] [] [((0,0),(0,1))] [] none
DISCARD 4696 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4697 [(0,1),(0,0)] D [4695] [] [] [] [((0,0),(0,1))] [4697,4698,4699,4700] CONDITIONAL_S
Y_MEAS 4698 [(0,1)] HALF_D_PLUS_2 [4695] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
IDLE 4699 [(0,0)] HALF_D_PLUS_2 [4695] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
DISCARD 4700 [(0,1)] 0 [4695] [] [] [] [] [4697,4698,4699,4700] CONDITIONAL_S
IDLE 4701 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 4702 [(1,0)] D [] [] [] [] [] [] none
MERGE 4703 [(1,0),(0,0)] D [] [4705,4706,4707,4708] [] [] [((0,0),(1,0))] [] none
DISCARD 4704 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4705 [(1,0),(0,0)] D [4703] [] [] [] [((0,0),(1,0))] [4705,4706,4707,4708] CONDITIONAL_S
Y_MEAS 4706 [(1,0)] HALF_D_PLUS_2 [4703] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
IDLE 4707 [(0,0)] HALF_D_PLUS_2 [4703] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
DISCARD 4708 [(1,0)] 0 [4703] [] [] [] [] [4705,4706,4707,4708] CONDITIONAL_S
IDLE 4709 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 4710 [(0,1)] D [] [] [] [] [] [] none
MERGE 4711 [(0,1),(0,0)] D [] [4713,4714,4715,4716] [] [] [((0,0),(0,1))] [] none
DISCARD 4712 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4713 [(0,1),(0,0)] D [4711] [] [] [] [((0,0),(0,1))] [4713,4714,4715,4716] CONDITIONAL_S
Y_MEAS 4714 [(0,1)] HALF_D_PLUS_2 [4711] [] [] [] [] [4713,4714,4715,4716] CONDITIONAL_S
IDLE 4715 [(0,0)] HALF_D_PLUS_2 [4711] [] [] [] [] [4713,4714,4715,4716] CONDITIONAL_S
DISCARD 4716 [(0,1)] 0 [4711] [] [] [] [] [4713,4714,4715,4716] CONDITIONAL_S
IDLE 4717 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 4718 [(1,0)] D [] [] [] [] [] [] none
MERGE 4719 [(1,0),(0,0)] D [] [4721,4722,4723,4724] [] [] [((0,0),(1,0))] [] none
DISCARD 4720 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4721 [(1,0),(0,0)] D [4719] [] [] [] [((0,0),(1,0))] [4721,4722,4723,4724] CONDITIONAL_S
Y_MEAS 4722 [(1,0)] HALF_D_PLUS_2 [4719] [] [] [] [] [4721,4722,4723,4724] CONDITIONAL_S
IDLE 4723 [(0,0)] HALF_D_PLUS_2 [4719] [] [] [] [] [4721,4722,4723,4724] CONDITIONAL_S
DISCARD 4724 [(1,0)] 0 [4719] [] [] [] [] [4721,4722,4723,4724] CONDITIONAL_S
IDLE 4725 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 4726 [(0,1)] D [] [] [] [] [] [] none
MERGE 4727 [(0,1),(0,0)] D [] [4729,4730,4731,4732] [] [] [((0,0),(0,1))] [] none
DISCARD 4728 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4729 [(0,1),(0,0)] D [4727] [] [] [] [((0,0),(0,1))] [4729,4730,4731,4732] CONDITIONAL_S
Y_MEAS 4730 [(0,1)] HALF_D_PLUS_2 [4727] [] [] [] [] [4729,4730,4731,4732] CONDITIONAL_S
IDLE 4731 [(0,0)] HALF_D_PLUS_2 [4727] [] [] [] [] [4729,4730,4731,4732] CONDITIONAL_S
DISCARD 4732 [(0,1)] 0 [4727] [] [] [] [] [4729,4730,4731,4732] CONDITIONAL_S
IDLE 4733 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 4734 [(1,0)] D [] [] [] [] [] [] none
MERGE 4735 [(1,0),(0,0)] D [] [4737,4738,4739,4740] [] [] [((0,0),(1,0))] [] none
DISCARD 4736 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4737 [(1,0),(0,0)] D [4735] [] [] [] [((0,0),(1,0))] [4737,4738,4739,4740] CONDITIONAL_S
Y_MEAS 4738 [(1,0)] HALF_D_PLUS_2 [4735] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
IDLE 4739 [(0,0)] HALF_D_PLUS_2 [4735] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
DISCARD 4740 [(1,0)] 0 [4735] [] [] [] [] [4737,4738,4739,4740] CONDITIONAL_S
IDLE 4741 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 4742 [(0,1)] D [] [] [] [] [] [] none
MERGE 4743 [(0,1),(0,0)] D [] [4745,4746,4747,4748] [] [] [((0,0),(0,1))] [] none
DISCARD 4744 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4745 [(0,1),(0,0)] D [4743] [] [] [] [((0,0),(0,1))] [4745,4746,4747,4748] CONDITIONAL_S
Y_MEAS 4746 [(0,1)] HALF_D_PLUS_2 [4743] [] [] [] [] [4745,4746,4747,4748] CONDITIONAL_S
IDLE 4747 [(0,0)] HALF_D_PLUS_2 [4743] [] [] [] [] [4745,4746,4747,4748] CONDITIONAL_S
DISCARD 4748 [(0,1)] 0 [4743] [] [] [] [] [4745,4746,4747,4748] CONDITIONAL_S
IDLE 4749 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 4750 [(1,0)] D [] [] [] [] [] [] none
MERGE 4751 [(1,0),(0,0)] D [] [4753,4754,4755,4756] [] [] [((0,0),(1,0))] [] none
DISCARD 4752 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4753 [(1,0),(0,0)] D [4751] [] [] [] [((0,0),(1,0))] [4753,4754,4755,4756] CONDITIONAL_S
Y_MEAS 4754 [(1,0)] HALF_D_PLUS_2 [4751] [] [] [] [] [4753,4754,4755,4756] CONDITIONAL_S
IDLE 4755 [(0,0)] HALF_D_PLUS_2 [4751] [] [] [] [] [4753,4754,4755,4756] CONDITIONAL_S
DISCARD 4756 [(1,0)] 0 [4751] [] [] [] [] [4753,4754,4755,4756] CONDITIONAL_S
IDLE 4757 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 4758 [(0,1)] D [] [] [] [] [] [] none
MERGE 4759 [(0,1),(0,0)] D [] [4761,4762,4763,4764] [] [] [((0,0),(0,1))] [] none
DISCARD 4760 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4761 [(0,1),(0,0)] D [4759] [] [] [] [((0,0),(0,1))] [4761,4762,4763,4764] CONDITIONAL_S
Y_MEAS 4762 [(0,1)] HALF_D_PLUS_2 [4759] [] [] [] [] [4761,4762,4763,4764] CONDITIONAL_S
IDLE 4763 [(0,0)] HALF_D_PLUS_2 [4759] [] [] [] [] [4761,4762,4763,4764] CONDITIONAL_S
DISCARD 4764 [(0,1)] 0 [4759] [] [] [] [] [4761,4762,4763,4764] CONDITIONAL_S
IDLE 4765 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 4766 [(1,0)] D [] [] [] [] [] [] none
MERGE 4767 [(1,0),(0,0)] D [] [4769,4770,4771,4772] [] [] [((0,0),(1,0))] [] none
DISCARD 4768 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4769 [(1,0),(0,0)] D [4767] [] [] [] [((0,0),(1,0))] [4769,4770,4771,4772] CONDITIONAL_S
Y_MEAS 4770 [(1,0)] HALF_D_PLUS_2 [4767] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
IDLE 4771 [(0,0)] HALF_D_PLUS_2 [4767] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
DISCARD 4772 [(1,0)] 0 [4767] [] [] [] [] [4769,4770,4771,4772] CONDITIONAL_S
IDLE 4773 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 4774 [(0,1)] D [] [] [] [] [] [] none
MERGE 4775 [(0,1),(0,0)] D [] [4777,4778,4779,4780] [] [] [((0,0),(0,1))] [] none
DISCARD 4776 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4777 [(0,1),(0,0)] D [4775] [] [] [] [((0,0),(0,1))] [4777,4778,4779,4780] CONDITIONAL_S
Y_MEAS 4778 [(0,1)] HALF_D_PLUS_2 [4775] [] [] [] [] [4777,4778,4779,4780] CONDITIONAL_S
IDLE 4779 [(0,0)] HALF_D_PLUS_2 [4775] [] [] [] [] [4777,4778,4779,4780] CONDITIONAL_S
DISCARD 4780 [(0,1)] 0 [4775] [] [] [] [] [4777,4778,4779,4780] CONDITIONAL_S
IDLE 4781 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 4782 [(1,0)] D [] [] [] [] [] [] none
MERGE 4783 [(1,0),(0,0)] D [] [4785,4786,4787,4788] [] [] [((0,0),(1,0))] [] none
DISCARD 4784 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4785 [(1,0),(0,0)] D [4783] [] [] [] [((0,0),(1,0))] [4785,4786,4787,4788] CONDITIONAL_S
Y_MEAS 4786 [(1,0)] HALF_D_PLUS_2 [4783] [] [] [] [] [4785,4786,4787,4788] CONDITIONAL_S
IDLE 4787 [(0,0)] HALF_D_PLUS_2 [4783] [] [] [] [] [4785,4786,4787,4788] CONDITIONAL_S
DISCARD 4788 [(1,0)] 0 [4783] [] [] [] [] [4785,4786,4787,4788] CONDITIONAL_S
IDLE 4789 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 4790 [(0,1)] D [] [] [] [] [] [] none
MERGE 4791 [(0,1),(0,0)] D [] [4793,4794,4795,4796] [] [] [((0,0),(0,1))] [] none
DISCARD 4792 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4793 [(0,1),(0,0)] D [4791] [] [] [] [((0,0),(0,1))] [4793,4794,4795,4796] CONDITIONAL_S
Y_MEAS 4794 [(0,1)] HALF_D_PLUS_2 [4791] [] [] [] [] [4793,4794,4795,4796] CONDITIONAL_S
IDLE 4795 [(0,0)] HALF_D_PLUS_2 [4791] [] [] [] [] [4793,4794,4795,4796] CONDITIONAL_S
DISCARD 4796 [(0,1)] 0 [4791] [] [] [] [] [4793,4794,4795,4796] CONDITIONAL_S
IDLE 4797 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 4798 [(1,0)] D [] [] [] [] [] [] none
MERGE 4799 [(1,0),(0,0)] D [] [4801,4802,4803,4804] [] [] [((0,0),(1,0))] [] none
DISCARD 4800 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4801 [(1,0),(0,0)] D [4799] [] [] [] [((0,0),(1,0))] [4801,4802,4803,4804] CONDITIONAL_S
Y_MEAS 4802 [(1,0)] HALF_D_PLUS_2 [4799] [] [] [] [] [4801,4802,4803,4804] CONDITIONAL_S
IDLE 4803 [(0,0)] HALF_D_PLUS_2 [4799] [] [] [] [] [4801,4802,4803,4804] CONDITIONAL_S
DISCARD 4804 [(1,0)] 0 [4799] [] [] [] [] [4801,4802,4803,4804] CONDITIONAL_S
IDLE 4805 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 4806 [(0,1)] D [] [] [] [] [] [] none
MERGE 4807 [(0,1),(0,0)] D [] [4809,4810,4811,4812] [] [] [((0,0),(0,1))] [] none
DISCARD 4808 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4809 [(0,1),(0,0)] D [4807] [] [] [] [((0,0),(0,1))] [4809,4810,4811,4812] CONDITIONAL_S
Y_MEAS 4810 [(0,1)] HALF_D_PLUS_2 [4807] [] [] [] [] [4809,4810,4811,4812] CONDITIONAL_S
IDLE 4811 [(0,0)] HALF_D_PLUS_2 [4807] [] [] [] [] [4809,4810,4811,4812] CONDITIONAL_S
DISCARD 4812 [(0,1)] 0 [4807] [] [] [] [] [4809,4810,4811,4812] CONDITIONAL_S
IDLE 4813 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 4814 [(1,0)] D [] [] [] [] [] [] none
MERGE 4815 [(1,0),(0,0)] D [] [4817,4818,4819,4820] [] [] [((0,0),(1,0))] [] none
DISCARD 4816 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4817 [(1,0),(0,0)] D [4815] [] [] [] [((0,0),(1,0))] [4817,4818,4819,4820] CONDITIONAL_S
Y_MEAS 4818 [(1,0)] HALF_D_PLUS_2 [4815] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
IDLE 4819 [(0,0)] HALF_D_PLUS_2 [4815] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
DISCARD 4820 [(1,0)] 0 [4815] [] [] [] [] [4817,4818,4819,4820] CONDITIONAL_S
IDLE 4821 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 4822 [(0,1)] D [] [] [] [] [] [] none
MERGE 4823 [(0,1),(0,0)] D [] [4825,4826,4827,4828] [] [] [((0,0),(0,1))] [] none
DISCARD 4824 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4825 [(0,1),(0,0)] D [4823] [] [] [] [((0,0),(0,1))] [4825,4826,4827,4828] CONDITIONAL_S
Y_MEAS 4826 [(0,1)] HALF_D_PLUS_2 [4823] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
IDLE 4827 [(0,0)] HALF_D_PLUS_2 [4823] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
DISCARD 4828 [(0,1)] 0 [4823] [] [] [] [] [4825,4826,4827,4828] CONDITIONAL_S
IDLE 4829 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4830 [(1,0)] D [] [] [] [] [] [] none
MERGE 4831 [(1,0),(0,0)] D [] [4833,4834,4835,4836] [] [] [((0,0),(1,0))] [] none
DISCARD 4832 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4833 [(1,0),(0,0)] D [4831] [] [] [] [((0,0),(1,0))] [4833,4834,4835,4836] CONDITIONAL_S
Y_MEAS 4834 [(1,0)] HALF_D_PLUS_2 [4831] [] [] [] [] [4833,4834,4835,4836] CONDITIONAL_S
IDLE 4835 [(0,0)] HALF_D_PLUS_2 [4831] [] [] [] [] [4833,4834,4835,4836] CONDITIONAL_S
DISCARD 4836 [(1,0)] 0 [4831] [] [] [] [] [4833,4834,4835,4836] CONDITIONAL_S
IDLE 4837 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 4838 [(0,1)] D [] [] [] [] [] [] none
MERGE 4839 [(0,1),(0,0)] D [] [4841,4842,4843,4844] [] [] [((0,0),(0,1))] [] none
DISCARD 4840 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4841 [(0,1),(0,0)] D [4839] [] [] [] [((0,0),(0,1))] [4841,4842,4843,4844] CONDITIONAL_S
Y_MEAS 4842 [(0,1)] HALF_D_PLUS_2 [4839] [] [] [] [] [4841,4842,4843,4844] CONDITIONAL_S
IDLE 4843 [(0,0)] HALF_D_PLUS_2 [4839] [] [] [] [] [4841,4842,4843,4844] CONDITIONAL_S
DISCARD 4844 [(0,1)] 0 [4839] [] [] [] [] [4841,4842,4843,4844] CONDITIONAL_S
IDLE 4845 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 4846 [(1,0)] D [] [] [] [] [] [] none
MERGE 4847 [(1,0),(0,0)] D [] [4849,4850,4851,4852] [] [] [((0,0),(1,0))] [] none
DISCARD 4848 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4849 [(1,0),(0,0)] D [4847] [] [] [] [((0,0),(1,0))] [4849,4850,4851,4852] CONDITIONAL_S
Y_MEAS 4850 [(1,0)] HALF_D_PLUS_2 [4847] [] [] [] [] [4849,4850,4851,4852] CONDITIONAL_S
IDLE 4851 [(0,0)] HALF_D_PLUS_2 [4847] [] [] [] [] [4849,4850,4851,4852] CONDITIONAL_S
DISCARD 4852 [(1,0)] 0 [4847] [] [] [] [] [4849,4850,4851,4852] CONDITIONAL_S
IDLE 4853 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 4854 [(0,1)] D [] [] [] [] [] [] none
MERGE 4855 [(0,1),(0,0)] D [] [4857,4858,4859,4860] [] [] [((0,0),(0,1))] [] none
DISCARD 4856 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4857 [(0,1),(0,0)] D [4855] [] [] [] [((0,0),(0,1))] [4857,4858,4859,4860] CONDITIONAL_S
Y_MEAS 4858 [(0,1)] HALF_D_PLUS_2 [4855] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
IDLE 4859 [(0,0)] HALF_D_PLUS_2 [4855] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
DISCARD 4860 [(0,1)] 0 [4855] [] [] [] [] [4857,4858,4859,4860] CONDITIONAL_S
IDLE 4861 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 4862 [(1,0)] D [] [] [] [] [] [] none
MERGE 4863 [(1,0),(0,0)] D [] [4865,4866,4867,4868] [] [] [((0,0),(1,0))] [] none
DISCARD 4864 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4865 [(1,0),(0,0)] D [4863] [] [] [] [((0,0),(1,0))] [4865,4866,4867,4868] CONDITIONAL_S
Y_MEAS 4866 [(1,0)] HALF_D_PLUS_2 [4863] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
IDLE 4867 [(0,0)] HALF_D_PLUS_2 [4863] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
DISCARD 4868 [(1,0)] 0 [4863] [] [] [] [] [4865,4866,4867,4868] CONDITIONAL_S
IDLE 4869 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 4870 [(0,1)] D [] [] [] [] [] [] none
MERGE 4871 [(0,1),(0,0)] D [] [4873,4874,4875,4876] [] [] [((0,0),(0,1))] [] none
DISCARD 4872 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4873 [(0,1),(0,0)] D [4871] [] [] [] [((0,0),(0,1))] [4873,4874,4875,4876] CONDITIONAL_S
Y_MEAS 4874 [(0,1)] HALF_D_PLUS_2 [4871] [] [] [] [] [4873,4874,4875,4876] CONDITIONAL_S
IDLE 4875 [(0,0)] HALF_D_PLUS_2 [4871] [] [] [] [] [4873,4874,4875,4876] CONDITIONAL_S
DISCARD 4876 [(0,1)] 0 [4871] [] [] [] [] [4873,4874,4875,4876] CONDITIONAL_S
IDLE 4877 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 4878 [(1,0)] D [] [] [] [] [] [] none
MERGE 4879 [(1,0),(0,0)] D [] [4881,4882,4883,4884] [] [] [((0,0),(1,0))] [] none
DISCARD 4880 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4881 [(1,0),(0,0)] D [4879] [] [] [] [((0,0),(1,0))] [4881,4882,4883,4884] CONDITIONAL_S
Y_MEAS 4882 [(1,0)] HALF_D_PLUS_2 [4879] [] [] [] [] [4881,4882,4883,4884] CONDITIONAL_S
IDLE 4883 [(0,0)] HALF_D_PLUS_2 [4879] [] [] [] [] [4881,4882,4883,4884] CONDITIONAL_S
DISCARD 4884 [(1,0)] 0 [4879] [] [] [] [] [4881,4882,4883,4884] CONDITIONAL_S
IDLE 4885 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 4886 [(0,1)] D [] [] [] [] [] [] none
MERGE 4887 [(0,1),(0,0)] D [] [4889,4890,4891,4892] [] [] [((0,0),(0,1))] [] none
DISCARD 4888 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4889 [(0,1),(0,0)] D [4887] [] [] [] [((0,0),(0,1))] [4889,4890,4891,4892] CONDITIONAL_S
Y_MEAS 4890 [(0,1)] HALF_D_PLUS_2 [4887] [] [] [] [] [4889,4890,4891,4892] CONDITIONAL_S
IDLE 4891 [(0,0)] HALF_D_PLUS_2 [4887] [] [] [] [] [4889,4890,4891,4892] CONDITIONAL_S
DISCARD 4892 [(0,1)] 0 [4887] [] [] [] [] [4889,4890,4891,4892] CONDITIONAL_S
IDLE 4893 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 4894 [(1,0)] D [] [] [] [] [] [] none
MERGE 4895 [(1,0),(0,0)] D [] [4897,4898,4899,4900] [] [] [((0,0),(1,0))] [] none
DISCARD 4896 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4897 [(1,0),(0,0)] D [4895] [] [] [] [((0,0),(1,0))] [4897,4898,4899,4900] CONDITIONAL_S
Y_MEAS 4898 [(1,0)] HALF_D_PLUS_2 [4895] [] [] [] [] [4897,4898,4899,4900] CONDITIONAL_S
IDLE 4899 [(0,0)] HALF_D_PLUS_2 [4895] [] [] [] [] [4897,4898,4899,4900] CONDITIONAL_S
DISCARD 4900 [(1,0)] 0 [4895] [] [] [] [] [4897,4898,4899,4900] CONDITIONAL_S
IDLE 4901 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 4902 [(0,1)] D [] [] [] [] [] [] none
MERGE 4903 [(0,1),(0,0)] D [] [4905,4906,4907,4908] [] [] [((0,0),(0,1))] [] none
DISCARD 4904 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4905 [(0,1),(0,0)] D [4903] [] [] [] [((0,0),(0,1))] [4905,4906,4907,4908] CONDITIONAL_S
Y_MEAS 4906 [(0,1)] HALF_D_PLUS_2 [4903] [] [] [] [] [4905,4906,4907,4908] CONDITIONAL_S
IDLE 4907 [(0,0)] HALF_D_PLUS_2 [4903] [] [] [] [] [4905,4906,4907,4908] CONDITIONAL_S
DISCARD 4908 [(0,1)] 0 [4903] [] [] [] [] [4905,4906,4907,4908] CONDITIONAL_S
IDLE 4909 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 4910 [(1,0)] D [] [] [] [] [] [] none
MERGE 4911 [(1,0),(0,0)] D [] [4913,4914,4915,4916] [] [] [((0,0),(1,0))] [] none
DISCARD 4912 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4913 [(1,0),(0,0)] D [4911] [] [] [] [((0,0),(1,0))] [4913,4914,4915,4916] CONDITIONAL_S
Y_MEAS 4914 [(1,0)] HALF_D_PLUS_2 [4911] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
IDLE 4915 [(0,0)] HALF_D_PLUS_2 [4911] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
DISCARD 4916 [(1,0)] 0 [4911] [] [] [] [] [4913,4914,4915,4916] CONDITIONAL_S
IDLE 4917 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 4918 [(0,1)] D [] [] [] [] [] [] none
MERGE 4919 [(0,1),(0,0)] D [] [4921,4922,4923,4924] [] [] [((0,0),(0,1))] [] none
DISCARD 4920 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4921 [(0,1),(0,0)] D [4919] [] [] [] [((0,0),(0,1))] [4921,4922,4923,4924] CONDITIONAL_S
Y_MEAS 4922 [(0,1)] HALF_D_PLUS_2 [4919] [] [] [] [] [4921,4922,4923,4924] CONDITIONAL_S
IDLE 4923 [(0,0)] HALF_D_PLUS_2 [4919] [] [] [] [] [4921,4922,4923,4924] CONDITIONAL_S
DISCARD 4924 [(0,1)] 0 [4919] [] [] [] [] [4921,4922,4923,4924] CONDITIONAL_S
IDLE 4925 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 4926 [(1,0)] D [] [] [] [] [] [] none
MERGE 4927 [(1,0),(0,0)] D [] [4929,4930,4931,4932] [] [] [((0,0),(1,0))] [] none
DISCARD 4928 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4929 [(1,0),(0,0)] D [4927] [] [] [] [((0,0),(1,0))] [4929,4930,4931,4932] CONDITIONAL_S
Y_MEAS 4930 [(1,0)] HALF_D_PLUS_2 [4927] [] [] [] [] [4929,4930,4931,4932] CONDITIONAL_S
IDLE 4931 [(0,0)] HALF_D_PLUS_2 [4927] [] [] [] [] [4929,4930,4931,4932] CONDITIONAL_S
DISCARD 4932 [(1,0)] 0 [4927] [] [] [] [] [4929,4930,4931,4932] CONDITIONAL_S
IDLE 4933 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 4934 [(0,1)] D [] [] [] [] [] [] none
MERGE 4935 [(0,1),(0,0)] D [] [4937,4938,4939,4940] [] [] [((0,0),(0,1))] [] none
DISCARD 4936 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4937 [(0,1),(0,0)] D [4935] [] [] [] [((0,0),(0,1))] [4937,4938,4939,4940] CONDITIONAL_S
Y_MEAS 4938 [(0,1)] HALF_D_PLUS_2 [4935] [] [] [] [] [4937,4938,4939,4940] CONDITIONAL_S
IDLE 4939 [(0,0)] HALF_D_PLUS_2 [4935] [] [] [] [] [4937,4938,4939,4940] CONDITIONAL_S
DISCARD 4940 [(0,1)] 0 [4935] [] [] [] [] [4937,4938,4939,4940] CONDITIONAL_S
IDLE 4941 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 4942 [(1,0)] D [] [] [] [] [] [] none
MERGE 4943 [(1,0),(0,0)] D [] [4945,4946,4947,4948] [] [] [((0,0),(1,0))] [] none
DISCARD 4944 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4945 [(1,0),(0,0)] D [4943] [] [] [] [((0,0),(1,0))] [4945,4946,4947,4948] CONDITIONAL_S
Y_MEAS 4946 [(1,0)] HALF_D_PLUS_2 [4943] [] [] [] [] [4945,4946,4947,4948] CONDITIONAL_S
IDLE 4947 [(0,0)] HALF_D_PLUS_2 [4943] [] [] [] [] [4945,4946,4947,4948] CONDITIONAL_S
DISCARD 4948 [(1,0)] 0 [4943] [] [] [] [] [4945,4946,4947,4948] CONDITIONAL_S
IDLE 4949 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 4950 [(0,1)] D [] [] [] [] [] [] none
MERGE 4951 [(0,1),(0,0)] D [] [4953,4954,4955,4956] [] [] [((0,0),(0,1))] [] none
DISCARD 4952 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4953 [(0,1),(0,0)] D [4951] [] [] [] [((0,0),(0,1))] [4953,4954,4955,4956] CONDITIONAL_S
Y_MEAS 4954 [(0,1)] HALF_D_PLUS_2 [4951] [] [] [] [] [4953,4954,4955,4956] CONDITIONAL_S
IDLE 4955 [(0,0)] HALF_D_PLUS_2 [4951] [] [] [] [] [4953,4954,4955,4956] CONDITIONAL_S
DISCARD 4956 [(0,1)] 0 [4951] [] [] [] [] [4953,4954,4955,4956] CONDITIONAL_S
IDLE 4957 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 4958 [(1,0)] D [] [] [] [] [] [] none
MERGE 4959 [(1,0),(0,0)] D [] [4961,4962,4963,4964] [] [] [((0,0),(1,0))] [] none
DISCARD 4960 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4961 [(1,0),(0,0)] D [4959] [] [] [] [((0,0),(1,0))] [4961,4962,4963,4964] CONDITIONAL_S
Y_MEAS 4962 [(1,0)] HALF_D_PLUS_2 [4959] [] [] [] [] [4961,4962,4963,4964] CONDITIONAL_S
IDLE 4963 [(0,0)] HALF_D_PLUS_2 [4959] [] [] [] [] [4961,4962,4963,4964] CONDITIONAL_S
DISCARD 4964 [(1,0)] 0 [4959] [] [] [] [] [4961,4962,4963,4964] CONDITIONAL_S
IDLE 4965 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 4966 [(0,1)] D [] [] [] [] [] [] none
MERGE 4967 [(0,1),(0,0)] D [] [4969,4970,4971,4972] [] [] [((0,0),(0,1))] [] none
DISCARD 4968 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4969 [(0,1),(0,0)] D [4967] [] [] [] [((0,0),(0,1))] [4969,4970,4971,4972] CONDITIONAL_S
Y_MEAS 4970 [(0,1)] HALF_D_PLUS_2 [4967] [] [] [] [] [4969,4970,4971,4972] CONDITIONAL_S
IDLE 4971 [(0,0)] HALF_D_PLUS_2 [4967] [] [] [] [] [4969,4970,4971,4972] CONDITIONAL_S
DISCARD 4972 [(0,1)] 0 [4967] [] [] [] [] [4969,4970,4971,4972] CONDITIONAL_S
IDLE 4973 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4974 [(1,0)] D [] [] [] [] [] [] none
MERGE 4975 [(1,0),(0,0)] D [] [4977,4978,4979,4980] [] [] [((0,0),(1,0))] [] none
DISCARD 4976 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4977 [(1,0),(0,0)] D [4975] [] [] [] [((0,0),(1,0))] [4977,4978,4979,4980] CONDITIONAL_S
Y_MEAS 4978 [(1,0)] HALF_D_PLUS_2 [4975] [] [] [] [] [4977,4978,4979,4980] CONDITIONAL_S
IDLE 4979 [(0,0)] HALF_D_PLUS_2 [4975] [] [] [] [] [4977,4978,4979,4980] CONDITIONAL_S
DISCARD 4980 [(1,0)] 0 [4975] [] [] [] [] [4977,4978,4979,4980] CONDITIONAL_S
IDLE 4981 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 4982 [(0,1)] D [] [] [] [] [] [] none
MERGE 4983 [(0,1),(0,0)] D [] [4985,4986,4987,4988] [] [] [((0,0),(0,1))] [] none
DISCARD 4984 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4985 [(0,1),(0,0)] D [4983] [] [] [] [((0,0),(0,1))] [4985,4986,4987,4988] CONDITIONAL_S
Y_MEAS 4986 [(0,1)] HALF_D_PLUS_2 [4983] [] [] [] [] [4985,4986,4987,4988] CONDITIONAL_S
IDLE 4987 [(0,0)] HALF_D_PLUS_2 [4983] [] [] [] [] [4985,4986,4987,4988] CONDITIONAL_S
DISCARD 4988 [(0,1)] 0 [4983] [] [] [] [] [4985,4986,4987,4988] CONDITIONAL_S
IDLE 4989 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 4990 [(1,0)] D [] [] [] [] [] [] none
MERGE 4991 [(1,0),(0,0)] D [] [4993,4994,4995,4996] [] [] [((0,0),(1,0))] [] none
DISCARD 4992 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4993 [(1,0),(0,0)] D [4991] [] [] [] [((0,0),(1,0))] [4993,4994,4995,4996] CONDITIONAL_S
Y_MEAS 4994 [(1,0)] HALF_D_PLUS_2 [4991] [] [] [] [] [4993,4994,4995,4996] CONDITIONAL_S
IDLE 4995 [(0,0)] HALF_D_PLUS_2 [4991] [] [] [] [] [4993,4994,4995,4996] CONDITIONAL_S
DISCARD 4996 [(1,0)] 0 [4991] [] [] [] [] [4993,4994,4995,4996] CONDITIONAL_S
IDLE 4997 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 4998 [(0,1)] D [] [] [] [] [] [] none
MERGE 4999 [(0,1),(0,0)] D [] [5001,5002,5003,5004] [] [] [((0,0),(0,1))] [] none
DISCARD 5000 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5001 [(0,1),(0,0)] D [4999] [] [] [] [((0,0),(0,1))] [5001,5002,5003,5004] CONDITIONAL_S
Y_MEAS 5002 [(0,1)] HALF_D_PLUS_2 [4999] [] [] [] [] [5001,5002,5003,5004] CONDITIONAL_S
IDLE 5003 [(0,0)] HALF_D_PLUS_2 [4999] [] [] [] [] [5001,5002,5003,5004] CONDITIONAL_S
DISCARD 5004 [(0,1)] 0 [4999] [] [] [] [] [5001,5002,5003,5004] CONDITIONAL_S
IDLE 5005 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 5006 [(1,0)] D [] [] [] [] [] [] none
MERGE 5007 [(1,0),(0,0)] D [] [5009,5010,5011,5012] [] [] [((0,0),(1,0))] [] none
DISCARD 5008 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5009 [(1,0),(0,0)] D [5007] [] [] [] [((0,0),(1,0))] [5009,5010,5011,5012] CONDITIONAL_S
Y_MEAS 5010 [(1,0)] HALF_D_PLUS_2 [5007] [] [] [] [] [5009,5010,5011,5012] CONDITIONAL_S
IDLE 5011 [(0,0)] HALF_D_PLUS_2 [5007] [] [] [] [] [5009,5010,5011,5012] CONDITIONAL_S
DISCARD 5012 [(1,0)] 0 [5007] [] [] [] [] [5009,5010,5011,5012] CONDITIONAL_S
IDLE 5013 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 5014 [(0,1)] D [] [] [] [] [] [] none
MERGE 5015 [(0,1),(0,0)] D [] [5017,5018,5019,5020] [] [] [((0,0),(0,1))] [] none
DISCARD 5016 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5017 [(0,1),(0,0)] D [5015] [] [] [] [((0,0),(0,1))] [5017,5018,5019,5020] CONDITIONAL_S
Y_MEAS 5018 [(0,1)] HALF_D_PLUS_2 [5015] [] [] [] [] [5017,5018,5019,5020] CONDITIONAL_S
IDLE 5019 [(0,0)] HALF_D_PLUS_2 [5015] [] [] [] [] [5017,5018,5019,5020] CONDITIONAL_S
DISCARD 5020 [(0,1)] 0 [5015] [] [] [] [] [5017,5018,5019,5020] CONDITIONAL_S
IDLE 5021 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 5022 [(1,0)] D [] [] [] [] [] [] none
MERGE 5023 [(1,0),(0,0)] D [] [5025,5026,5027,5028] [] [] [((0,0),(1,0))] [] none
DISCARD 5024 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5025 [(1,0),(0,0)] D [5023] [] [] [] [((0,0),(1,0))] [5025,5026,5027,5028] CONDITIONAL_S
Y_MEAS 5026 [(1,0)] HALF_D_PLUS_2 [5023] [] [] [] [] [5025,5026,5027,5028] CONDITIONAL_S
IDLE 5027 [(0,0)] HALF_D_PLUS_2 [5023] [] [] [] [] [5025,5026,5027,5028] CONDITIONAL_S
DISCARD 5028 [(1,0)] 0 [5023] [] [] [] [] [5025,5026,5027,5028] CONDITIONAL_S
IDLE 5029 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 5030 [(0,1)] D [] [] [] [] [] [] none
MERGE 5031 [(0,1),(0,0)] D [] [5033,5034,5035,5036] [] [] [((0,0),(0,1))] [] none
DISCARD 5032 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5033 [(0,1),(0,0)] D [5031] [] [] [] [((0,0),(0,1))] [5033,5034,5035,5036] CONDITIONAL_S
Y_MEAS 5034 [(0,1)] HALF_D_PLUS_2 [5031] [] [] [] [] [5033,5034,5035,5036] CONDITIONAL_S
IDLE 5035 [(0,0)] HALF_D_PLUS_2 [5031] [] [] [] [] [5033,5034,5035,5036] CONDITIONAL_S
DISCARD 5036 [(0,1)] 0 [5031] [] [] [] [] [5033,5034,5035,5036] CONDITIONAL_S
IDLE 5037 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 5038 [(1,0)] D [] [] [] [] [] [] none
MERGE 5039 [(1,0),(0,0)] D [] [5041,5042,5043,5044] [] [] [((0,0),(1,0))] [] none
DISCARD 5040 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5041 [(1,0),(0,0)] D [5039] [] [] [] [((0,0),(1,0))] [5041,5042,5043,5044] CONDITIONAL_S
Y_MEAS 5042 [(1,0)] HALF_D_PLUS_2 [5039] [] [] [] [] [5041,5042,5043,5044] CONDITIONAL_S
IDLE 5043 [(0,0)] HALF_D_PLUS_2 [5039] [] [] [] [] [5041,5042,5043,5044] CONDITIONAL_S
DISCARD 5044 [(1,0)] 0 [5039] [] [] [] [] [5041,5042,5043,5044] CONDITIONAL_S
IDLE 5045 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 5046 [(0,1)] D [] [] [] [] [] [] none
MERGE 5047 [(0,1),(0,0)] D [] [5049,5050,5051,5052] [] [] [((0,0),(0,1))] [] none
DISCARD 5048 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5049 [(0,1),(0,0)] D [5047] [] [] [] [((0,0),(0,1))] [5049,5050,5051,5052] CONDITIONAL_S
Y_MEAS 5050 [(0,1)] HALF_D_PLUS_2 [5047] [] [] [] [] [5049,5050,5051,5052] CONDITIONAL_S
IDLE 5051 [(0,0)] HALF_D_PLUS_2 [5047] [] [] [] [] [5049,5050,5051,5052] CONDITIONAL_S
DISCARD 5052 [(0,1)] 0 [5047] [] [] [] [] [5049,5050,5051,5052] CONDITIONAL_S
IDLE 5053 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 5054 [(1,0)] D [] [] [] [] [] [] none
MERGE 5055 [(1,0),(0,0)] D [] [5057,5058,5059,5060] [] [] [((0,0),(1,0))] [] none
DISCARD 5056 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5057 [(1,0),(0,0)] D [5055] [] [] [] [((0,0),(1,0))] [5057,5058,5059,5060] CONDITIONAL_S
Y_MEAS 5058 [(1,0)] HALF_D_PLUS_2 [5055] [] [] [] [] [5057,5058,5059,5060] CONDITIONAL_S
IDLE 5059 [(0,0)] HALF_D_PLUS_2 [5055] [] [] [] [] [5057,5058,5059,5060] CONDITIONAL_S
DISCARD 5060 [(1,0)] 0 [5055] [] [] [] [] [5057,5058,5059,5060] CONDITIONAL_S
IDLE 5061 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 5062 [(0,1)] D [] [] [] [] [] [] none
MERGE 5063 [(0,1),(0,0)] D [] [5065,5066,5067,5068] [] [] [((0,0),(0,1))] [] none
DISCARD 5064 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5065 [(0,1),(0,0)] D [5063] [] [] [] [((0,0),(0,1))] [5065,5066,5067,5068] CONDITIONAL_S
Y_MEAS 5066 [(0,1)] HALF_D_PLUS_2 [5063] [] [] [] [] [5065,5066,5067,5068] CONDITIONAL_S
IDLE 5067 [(0,0)] HALF_D_PLUS_2 [5063] [] [] [] [] [5065,5066,5067,5068] CONDITIONAL_S
DISCARD 5068 [(0,1)] 0 [5063] [] [] [] [] [5065,5066,5067,5068] CONDITIONAL_S
IDLE 5069 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 5070 [(1,0)] D [] [] [] [] [] [] none
MERGE 5071 [(1,0),(0,0)] D [] [5073,5074,5075,5076] [] [] [((0,0),(1,0))] [] none
DISCARD 5072 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5073 [(1,0),(0,0)] D [5071] [] [] [] [((0,0),(1,0))] [5073,5074,5075,5076] CONDITIONAL_S
Y_MEAS 5074 [(1,0)] HALF_D_PLUS_2 [5071] [] [] [] [] [5073,5074,5075,5076] CONDITIONAL_S
IDLE 5075 [(0,0)] HALF_D_PLUS_2 [5071] [] [] [] [] [5073,5074,5075,5076] CONDITIONAL_S
DISCARD 5076 [(1,0)] 0 [5071] [] [] [] [] [5073,5074,5075,5076] CONDITIONAL_S
IDLE 5077 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 5078 [(0,1)] D [] [] [] [] [] [] none
MERGE 5079 [(0,1),(0,0)] D [] [5081,5082,5083,5084] [] [] [((0,0),(0,1))] [] none
DISCARD 5080 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5081 [(0,1),(0,0)] D [5079] [] [] [] [((0,0),(0,1))] [5081,5082,5083,5084] CONDITIONAL_S
Y_MEAS 5082 [(0,1)] HALF_D_PLUS_2 [5079] [] [] [] [] [5081,5082,5083,5084] CONDITIONAL_S
IDLE 5083 [(0,0)] HALF_D_PLUS_2 [5079] [] [] [] [] [5081,5082,5083,5084] CONDITIONAL_S
DISCARD 5084 [(0,1)] 0 [5079] [] [] [] [] [5081,5082,5083,5084] CONDITIONAL_S
IDLE 5085 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 5086 [(1,0)] D [] [] [] [] [] [] none
MERGE 5087 [(1,0),(0,0)] D [] [5089,5090,5091,5092] [] [] [((0,0),(1,0))] [] none
DISCARD 5088 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5089 [(1,0),(0,0)] D [5087] [] [] [] [((0,0),(1,0))] [5089,5090,5091,5092] CONDITIONAL_S
Y_MEAS 5090 [(1,0)] HALF_D_PLUS_2 [5087] [] [] [] [] [5089,5090,5091,5092] CONDITIONAL_S
IDLE 5091 [(0,0)] HALF_D_PLUS_2 [5087] [] [] [] [] [5089,5090,5091,5092] CONDITIONAL_S
DISCARD 5092 [(1,0)] 0 [5087] [] [] [] [] [5089,5090,5091,5092] CONDITIONAL_S
IDLE 5093 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 5094 [(0,1)] D [] [] [] [] [] [] none
MERGE 5095 [(0,1),(0,0)] D [] [5097,5098,5099,5100] [] [] [((0,0),(0,1))] [] none
DISCARD 5096 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5097 [(0,1),(0,0)] D [5095] [] [] [] [((0,0),(0,1))] [5097,5098,5099,5100] CONDITIONAL_S
Y_MEAS 5098 [(0,1)] HALF_D_PLUS_2 [5095] [] [] [] [] [5097,5098,5099,5100] CONDITIONAL_S
IDLE 5099 [(0,0)] HALF_D_PLUS_2 [5095] [] [] [] [] [5097,5098,5099,5100] CONDITIONAL_S
DISCARD 5100 [(0,1)] 0 [5095] [] [] [] [] [5097,5098,5099,5100] CONDITIONAL_S
IDLE 5101 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 5102 [(1,0)] D [] [] [] [] [] [] none
MERGE 5103 [(1,0),(0,0)] D [] [5105,5106,5107,5108] [] [] [((0,0),(1,0))] [] none
DISCARD 5104 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5105 [(1,0),(0,0)] D [5103] [] [] [] [((0,0),(1,0))] [5105,5106,5107,5108] CONDITIONAL_S
Y_MEAS 5106 [(1,0)] HALF_D_PLUS_2 [5103] [] [] [] [] [5105,5106,5107,5108] CONDITIONAL_S
IDLE 5107 [(0,0)] HALF_D_PLUS_2 [5103] [] [] [] [] [5105,5106,5107,5108] CONDITIONAL_S
DISCARD 5108 [(1,0)] 0 [5103] [] [] [] [] [5105,5106,5107,5108] CONDITIONAL_S
IDLE 5109 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 5110 [(0,1)] D [] [] [] [] [] [] none
MERGE 5111 [(0,1),(0,0)] D [] [5113,5114,5115,5116] [] [] [((0,0),(0,1))] [] none
DISCARD 5112 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5113 [(0,1),(0,0)] D [5111] [] [] [] [((0,0),(0,1))] [5113,5114,5115,5116] CONDITIONAL_S
Y_MEAS 5114 [(0,1)] HALF_D_PLUS_2 [5111] [] [] [] [] [5113,5114,5115,5116] CONDITIONAL_S
IDLE 5115 [(0,0)] HALF_D_PLUS_2 [5111] [] [] [] [] [5113,5114,5115,5116] CONDITIONAL_S
DISCARD 5116 [(0,1)] 0 [5111] [] [] [] [] [5113,5114,5115,5116] CONDITIONAL_S
IDLE 5117 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 5118 [(1,0)] D [] [] [] [] [] [] none
MERGE 5119 [(1,0),(0,0)] D [] [5121,5122,5123,5124] [] [] [((0,0),(1,0))] [] none
DISCARD 5120 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5121 [(1,0),(0,0)] D [5119] [] [] [] [((0,0),(1,0))] [5121,5122,5123,5124] CONDITIONAL_S
Y_MEAS 5122 [(1,0)] HALF_D_PLUS_2 [5119] [] [] [] [] [5121,5122,5123,5124] CONDITIONAL_S
IDLE 5123 [(0,0)] HALF_D_PLUS_2 [5119] [] [] [] [] [5121,5122,5123,5124] CONDITIONAL_S
DISCARD 5124 [(1,0)] 0 [5119] [] [] [] [] [5121,5122,5123,5124] CONDITIONAL_S
INJECT_T 5125 [(0,1)] D [] [] [] [] [] [] none
MERGE 5126 [(0,1),(0,0)] D [] [5128,5129,5130,5131] [] [] [((0,0),(0,1))] [] none
DISCARD 5127 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5128 [(0,1),(0,0)] D [5126] [] [] [] [((0,0),(0,1))] [5128,5129,5130,5131] CONDITIONAL_S
Y_MEAS 5129 [(0,1)] HALF_D_PLUS_2 [5126] [] [] [] [] [5128,5129,5130,5131] CONDITIONAL_S
IDLE 5130 [(0,0)] HALF_D_PLUS_2 [5126] [] [] [] [] [5128,5129,5130,5131] CONDITIONAL_S
DISCARD 5131 [(0,1)] 0 [5126] [] [] [] [] [5128,5129,5130,5131] CONDITIONAL_S
IDLE 5132 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 5133 [(1,0)] D [] [] [] [] [] [] none
MERGE 5134 [(1,0),(0,0)] D [] [5136,5137,5138,5139] [] [] [((0,0),(1,0))] [] none
DISCARD 5135 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5136 [(1,0),(0,0)] D [5134] [] [] [] [((0,0),(1,0))] [5136,5137,5138,5139] CONDITIONAL_S
Y_MEAS 5137 [(1,0)] HALF_D_PLUS_2 [5134] [] [] [] [] [5136,5137,5138,5139] CONDITIONAL_S
IDLE 5138 [(0,0)] HALF_D_PLUS_2 [5134] [] [] [] [] [5136,5137,5138,5139] CONDITIONAL_S
DISCARD 5139 [(1,0)] 0 [5134] [] [] [] [] [5136,5137,5138,5139] CONDITIONAL_S
IDLE 5140 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 5141 [(0,1)] D [] [] [] [] [] [] none
MERGE 5142 [(0,1),(0,0)] D [] [5144,5145,5146,5147] [] [] [((0,0),(0,1))] [] none
DISCARD 5143 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5144 [(0,1),(0,0)] D [5142] [] [] [] [((0,0),(0,1))] [5144,5145,5146,5147] CONDITIONAL_S
Y_MEAS 5145 [(0,1)] HALF_D_PLUS_2 [5142] [] [] [] [] [5144,5145,5146,5147] CONDITIONAL_S
IDLE 5146 [(0,0)] HALF_D_PLUS_2 [5142] [] [] [] [] [5144,5145,5146,5147] CONDITIONAL_S
DISCARD 5147 [(0,1)] 0 [5142] [] [] [] [] [5144,5145,5146,5147] CONDITIONAL_S
IDLE 5148 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 5149 [(1,0)] D [] [] [] [] [] [] none
MERGE 5150 [(1,0),(0,0)] D [] [5152,5153,5154,5155] [] [] [((0,0),(1,0))] [] none
DISCARD 5151 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5152 [(1,0),(0,0)] D [5150] [] [] [] [((0,0),(1,0))] [5152,5153,5154,5155] CONDITIONAL_S
Y_MEAS 5153 [(1,0)] HALF_D_PLUS_2 [5150] [] [] [] [] [5152,5153,5154,5155] CONDITIONAL_S
IDLE 5154 [(0,0)] HALF_D_PLUS_2 [5150] [] [] [] [] [5152,5153,5154,5155] CONDITIONAL_S
DISCARD 5155 [(1,0)] 0 [5150] [] [] [] [] [5152,5153,5154,5155] CONDITIONAL_S
IDLE 5156 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 5157 [(0,1)] D [] [] [] [] [] [] none
MERGE 5158 [(0,1),(0,0)] D [] [5160,5161,5162,5163] [] [] [((0,0),(0,1))] [] none
DISCARD 5159 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5160 [(0,1),(0,0)] D [5158] [] [] [] [((0,0),(0,1))] [5160,5161,5162,5163] CONDITIONAL_S
Y_MEAS 5161 [(0,1)] HALF_D_PLUS_2 [5158] [] [] [] [] [5160,5161,5162,5163] CONDITIONAL_S
IDLE 5162 [(0,0)] HALF_D_PLUS_2 [5158] [] [] [] [] [5160,5161,5162,5163] CONDITIONAL_S
DISCARD 5163 [(0,1)] 0 [5158] [] [] [] [] [5160,5161,5162,5163] CONDITIONAL_S
IDLE 5164 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 5165 [(1,0)] D [] [] [] [] [] [] none
MERGE 5166 [(1,0),(0,0)] D [] [5168,5169,5170,5171] [] [] [((0,0),(1,0))] [] none
DISCARD 5167 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5168 [(1,0),(0,0)] D [5166] [] [] [] [((0,0),(1,0))] [5168,5169,5170,5171] CONDITIONAL_S
Y_MEAS 5169 [(1,0)] HALF_D_PLUS_2 [5166] [] [] [] [] [5168,5169,5170,5171] CONDITIONAL_S
IDLE 5170 [(0,0)] HALF_D_PLUS_2 [5166] [] [] [] [] [5168,5169,5170,5171] CONDITIONAL_S
DISCARD 5171 [(1,0)] 0 [5166] [] [] [] [] [5168,5169,5170,5171] CONDITIONAL_S
IDLE 5172 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 5173 [(0,1)] D [] [] [] [] [] [] none
MERGE 5174 [(0,1),(0,0)] D [] [5176,5177,5178,5179] [] [] [((0,0),(0,1))] [] none
DISCARD 5175 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5176 [(0,1),(0,0)] D [5174] [] [] [] [((0,0),(0,1))] [5176,5177,5178,5179] CONDITIONAL_S
Y_MEAS 5177 [(0,1)] HALF_D_PLUS_2 [5174] [] [] [] [] [5176,5177,5178,5179] CONDITIONAL_S
IDLE 5178 [(0,0)] HALF_D_PLUS_2 [5174] [] [] [] [] [5176,5177,5178,5179] CONDITIONAL_S
DISCARD 5179 [(0,1)] 0 [5174] [] [] [] [] [5176,5177,5178,5179] CONDITIONAL_S
IDLE 5180 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 5181 [(1,0)] D [] [] [] [] [] [] none
MERGE 5182 [(1,0),(0,0)] D [] [5184,5185,5186,5187] [] [] [((0,0),(1,0))] [] none
DISCARD 5183 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5184 [(1,0),(0,0)] D [5182] [] [] [] [((0,0),(1,0))] [5184,5185,5186,5187] CONDITIONAL_S
Y_MEAS 5185 [(1,0)] HALF_D_PLUS_2 [5182] [] [] [] [] [5184,5185,5186,5187] CONDITIONAL_S
IDLE 5186 [(0,0)] HALF_D_PLUS_2 [5182] [] [] [] [] [5184,5185,5186,5187] CONDITIONAL_S
DISCARD 5187 [(1,0)] 0 [5182] [] [] [] [] [5184,5185,5186,5187] CONDITIONAL_S
IDLE 5188 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5189 [(0,1)] D [] [] [] [] [] [] none
MERGE 5190 [(0,1),(0,0)] D [] [5192,5193,5194,5195] [] [] [((0,0),(0,1))] [] none
DISCARD 5191 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5192 [(0,1),(0,0)] D [5190] [] [] [] [((0,0),(0,1))] [5192,5193,5194,5195] CONDITIONAL_S
Y_MEAS 5193 [(0,1)] HALF_D_PLUS_2 [5190] [] [] [] [] [5192,5193,5194,5195] CONDITIONAL_S
IDLE 5194 [(0,0)] HALF_D_PLUS_2 [5190] [] [] [] [] [5192,5193,5194,5195] CONDITIONAL_S
DISCARD 5195 [(0,1)] 0 [5190] [] [] [] [] [5192,5193,5194,5195] CONDITIONAL_S
IDLE 5196 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 5197 [(1,0)] D [] [] [] [] [] [] none
MERGE 5198 [(1,0),(0,0)] D [] [5200,5201,5202,5203] [] [] [((0,0),(1,0))] [] none
DISCARD 5199 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5200 [(1,0),(0,0)] D [5198] [] [] [] [((0,0),(1,0))] [5200,5201,5202,5203] CONDITIONAL_S
Y_MEAS 5201 [(1,0)] HALF_D_PLUS_2 [5198] [] [] [] [] [5200,5201,5202,5203] CONDITIONAL_S
IDLE 5202 [(0,0)] HALF_D_PLUS_2 [5198] [] [] [] [] [5200,5201,5202,5203] CONDITIONAL_S
DISCARD 5203 [(1,0)] 0 [5198] [] [] [] [] [5200,5201,5202,5203] CONDITIONAL_S
IDLE 5204 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 5205 [(0,1)] D [] [] [] [] [] [] none
MERGE 5206 [(0,1),(0,0)] D [] [5208,5209,5210,5211] [] [] [((0,0),(0,1))] [] none
DISCARD 5207 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5208 [(0,1),(0,0)] D [5206] [] [] [] [((0,0),(0,1))] [5208,5209,5210,5211] CONDITIONAL_S
Y_MEAS 5209 [(0,1)] HALF_D_PLUS_2 [5206] [] [] [] [] [5208,5209,5210,5211] CONDITIONAL_S
IDLE 5210 [(0,0)] HALF_D_PLUS_2 [5206] [] [] [] [] [5208,5209,5210,5211] CONDITIONAL_S
DISCARD 5211 [(0,1)] 0 [5206] [] [] [] [] [5208,5209,5210,5211] CONDITIONAL_S
IDLE 5212 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 5213 [(1,0)] D [] [] [] [] [] [] none
MERGE 5214 [(1,0),(0,0)] D [] [5216,5217,5218,5219] [] [] [((0,0),(1,0))] [] none
DISCARD 5215 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5216 [(1,0),(0,0)] D [5214] [] [] [] [((0,0),(1,0))] [5216,5217,5218,5219] CONDITIONAL_S
Y_MEAS 5217 [(1,0)] HALF_D_PLUS_2 [5214] [] [] [] [] [5216,5217,5218,5219] CONDITIONAL_S
IDLE 5218 [(0,0)] HALF_D_PLUS_2 [5214] [] [] [] [] [5216,5217,5218,5219] CONDITIONAL_S
DISCARD 5219 [(1,0)] 0 [5214] [] [] [] [] [5216,5217,5218,5219] CONDITIONAL_S
IDLE 5220 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 5221 [(0,1)] D [] [] [] [] [] [] none
MERGE 5222 [(0,1),(0,0)] D [] [5224,5225,5226,5227] [] [] [((0,0),(0,1))] [] none
DISCARD 5223 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5224 [(0,1),(0,0)] D [5222] [] [] [] [((0,0),(0,1))] [5224,5225,5226,5227] CONDITIONAL_S
Y_MEAS 5225 [(0,1)] HALF_D_PLUS_2 [5222] [] [] [] [] [5224,5225,5226,5227] CONDITIONAL_S
IDLE 5226 [(0,0)] HALF_D_PLUS_2 [5222] [] [] [] [] [5224,5225,5226,5227] CONDITIONAL_S
DISCARD 5227 [(0,1)] 0 [5222] [] [] [] [] [5224,5225,5226,5227] CONDITIONAL_S
IDLE 5228 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 5229 [(1,0)] D [] [] [] [] [] [] none
MERGE 5230 [(1,0),(0,0)] D [] [5232,5233,5234,5235] [] [] [((0,0),(1,0))] [] none
DISCARD 5231 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5232 [(1,0),(0,0)] D [5230] [] [] [] [((0,0),(1,0))] [5232,5233,5234,5235] CONDITIONAL_S
Y_MEAS 5233 [(1,0)] HALF_D_PLUS_2 [5230] [] [] [] [] [5232,5233,5234,5235] CONDITIONAL_S
IDLE 5234 [(0,0)] HALF_D_PLUS_2 [5230] [] [] [] [] [5232,5233,5234,5235] CONDITIONAL_S
DISCARD 5235 [(1,0)] 0 [5230] [] [] [] [] [5232,5233,5234,5235] CONDITIONAL_S
IDLE 5236 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 5237 [(0,1)] D [] [] [] [] [] [] none
MERGE 5238 [(0,1),(0,0)] D [] [5240,5241,5242,5243] [] [] [((0,0),(0,1))] [] none
DISCARD 5239 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5240 [(0,1),(0,0)] D [5238] [] [] [] [((0,0),(0,1))] [5240,5241,5242,5243] CONDITIONAL_S
Y_MEAS 5241 [(0,1)] HALF_D_PLUS_2 [5238] [] [] [] [] [5240,5241,5242,5243] CONDITIONAL_S
IDLE 5242 [(0,0)] HALF_D_PLUS_2 [5238] [] [] [] [] [5240,5241,5242,5243] CONDITIONAL_S
DISCARD 5243 [(0,1)] 0 [5238] [] [] [] [] [5240,5241,5242,5243] CONDITIONAL_S
IDLE 5244 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 5245 [(1,0)] D [] [] [] [] [] [] none
MERGE 5246 [(1,0),(0,0)] D [] [5248,5249,5250,5251] [] [] [((0,0),(1,0))] [] none
DISCARD 5247 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5248 [(1,0),(0,0)] D [5246] [] [] [] [((0,0),(1,0))] [5248,5249,5250,5251] CONDITIONAL_S
Y_MEAS 5249 [(1,0)] HALF_D_PLUS_2 [5246] [] [] [] [] [5248,5249,5250,5251] CONDITIONAL_S
IDLE 5250 [(0,0)] HALF_D_PLUS_2 [5246] [] [] [] [] [5248,5249,5250,5251] CONDITIONAL_S
DISCARD 5251 [(1,0)] 0 [5246] [] [] [] [] [5248,5249,5250,5251] CONDITIONAL_S
IDLE 5252 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 5253 [(0,1)] D [] [] [] [] [] [] none
MERGE 5254 [(0,1),(0,0)] D [] [5256,5257,5258,5259] [] [] [((0,0),(0,1))] [] none
DISCARD 5255 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5256 [(0,1),(0,0)] D [5254] [] [] [] [((0,0),(0,1))] [5256,5257,5258,5259] CONDITIONAL_S
Y_MEAS 5257 [(0,1)] HALF_D_PLUS_2 [5254] [] [] [] [] [5256,5257,5258,5259] CONDITIONAL_S
IDLE 5258 [(0,0)] HALF_D_PLUS_2 [5254] [] [] [] [] [5256,5257,5258,5259] CONDITIONAL_S
DISCARD 5259 [(0,1)] 0 [5254] [] [] [] [] [5256,5257,5258,5259] CONDITIONAL_S
IDLE 5260 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 5261 [(1,0)] D [] [] [] [] [] [] none
MERGE 5262 [(1,0),(0,0)] D [] [5264,5265,5266,5267] [] [] [((0,0),(1,0))] [] none
DISCARD 5263 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5264 [(1,0),(0,0)] D [5262] [] [] [] [((0,0),(1,0))] [5264,5265,5266,5267] CONDITIONAL_S
Y_MEAS 5265 [(1,0)] HALF_D_PLUS_2 [5262] [] [] [] [] [5264,5265,5266,5267] CONDITIONAL_S
IDLE 5266 [(0,0)] HALF_D_PLUS_2 [5262] [] [] [] [] [5264,5265,5266,5267] CONDITIONAL_S
DISCARD 5267 [(1,0)] 0 [5262] [] [] [] [] [5264,5265,5266,5267] CONDITIONAL_S
IDLE 5268 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 5269 [(0,1)] D [] [] [] [] [] [] none
MERGE 5270 [(0,1),(0,0)] D [] [5272,5273,5274,5275] [] [] [((0,0),(0,1))] [] none
DISCARD 5271 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5272 [(0,1),(0,0)] D [5270] [] [] [] [((0,0),(0,1))] [5272,5273,5274,5275] CONDITIONAL_S
Y_MEAS 5273 [(0,1)] HALF_D_PLUS_2 [5270] [] [] [] [] [5272,5273,5274,5275] CONDITIONAL_S
IDLE 5274 [(0,0)] HALF_D_PLUS_2 [5270] [] [] [] [] [5272,5273,5274,5275] CONDITIONAL_S
DISCARD 5275 [(0,1)] 0 [5270] [] [] [] [] [5272,5273,5274,5275] CONDITIONAL_S
IDLE 5276 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 5277 [(1,0)] D [] [] [] [] [] [] none
MERGE 5278 [(1,0),(0,0)] D [] [5280,5281,5282,5283] [] [] [((0,0),(1,0))] [] none
DISCARD 5279 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5280 [(1,0),(0,0)] D [5278] [] [] [] [((0,0),(1,0))] [5280,5281,5282,5283] CONDITIONAL_S
Y_MEAS 5281 [(1,0)] HALF_D_PLUS_2 [5278] [] [] [] [] [5280,5281,5282,5283] CONDITIONAL_S
IDLE 5282 [(0,0)] HALF_D_PLUS_2 [5278] [] [] [] [] [5280,5281,5282,5283] CONDITIONAL_S
DISCARD 5283 [(1,0)] 0 [5278] [] [] [] [] [5280,5281,5282,5283] CONDITIONAL_S
IDLE 5284 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 5285 [(0,1)] D [] [] [] [] [] [] none
MERGE 5286 [(0,1),(0,0)] D [] [5288,5289,5290,5291] [] [] [((0,0),(0,1))] [] none
DISCARD 5287 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5288 [(0,1),(0,0)] D [5286] [] [] [] [((0,0),(0,1))] [5288,5289,5290,5291] CONDITIONAL_S
Y_MEAS 5289 [(0,1)] HALF_D_PLUS_2 [5286] [] [] [] [] [5288,5289,5290,5291] CONDITIONAL_S
IDLE 5290 [(0,0)] HALF_D_PLUS_2 [5286] [] [] [] [] [5288,5289,5290,5291] CONDITIONAL_S
DISCARD 5291 [(0,1)] 0 [5286] [] [] [] [] [5288,5289,5290,5291] CONDITIONAL_S
IDLE 5292 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 5293 [(1,0)] D [] [] [] [] [] [] none
MERGE 5294 [(1,0),(0,0)] D [] [5296,5297,5298,5299] [] [] [((0,0),(1,0))] [] none
DISCARD 5295 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5296 [(1,0),(0,0)] D [5294] [] [] [] [((0,0),(1,0))] [5296,5297,5298,5299] CONDITIONAL_S
Y_MEAS 5297 [(1,0)] HALF_D_PLUS_2 [5294] [] [] [] [] [5296,5297,5298,5299] CONDITIONAL_S
IDLE 5298 [(0,0)] HALF_D_PLUS_2 [5294] [] [] [] [] [5296,5297,5298,5299] CONDITIONAL_S
DISCARD 5299 [(1,0)] 0 [5294] [] [] [] [] [5296,5297,5298,5299] CONDITIONAL_S
IDLE 5300 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 5301 [(0,1)] D [] [] [] [] [] [] none
MERGE 5302 [(0,1),(0,0)] D [] [5304,5305,5306,5307] [] [] [((0,0),(0,1))] [] none
DISCARD 5303 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5304 [(0,1),(0,0)] D [5302] [] [] [] [((0,0),(0,1))] [5304,5305,5306,5307] CONDITIONAL_S
Y_MEAS 5305 [(0,1)] HALF_D_PLUS_2 [5302] [] [] [] [] [5304,5305,5306,5307] CONDITIONAL_S
IDLE 5306 [(0,0)] HALF_D_PLUS_2 [5302] [] [] [] [] [5304,5305,5306,5307] CONDITIONAL_S
DISCARD 5307 [(0,1)] 0 [5302] [] [] [] [] [5304,5305,5306,5307] CONDITIONAL_S
IDLE 5308 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 5309 [(1,0)] D [] [] [] [] [] [] none
MERGE 5310 [(1,0),(0,0)] D [] [5312,5313,5314,5315] [] [] [((0,0),(1,0))] [] none
DISCARD 5311 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5312 [(1,0),(0,0)] D [5310] [] [] [] [((0,0),(1,0))] [5312,5313,5314,5315] CONDITIONAL_S
Y_MEAS 5313 [(1,0)] HALF_D_PLUS_2 [5310] [] [] [] [] [5312,5313,5314,5315] CONDITIONAL_S
IDLE 5314 [(0,0)] HALF_D_PLUS_2 [5310] [] [] [] [] [5312,5313,5314,5315] CONDITIONAL_S
DISCARD 5315 [(1,0)] 0 [5310] [] [] [] [] [5312,5313,5314,5315] CONDITIONAL_S
IDLE 5316 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 5317 [(0,1)] D [] [] [] [] [] [] none
MERGE 5318 [(0,1),(0,0)] D [] [5320,5321,5322,5323] [] [] [((0,0),(0,1))] [] none
DISCARD 5319 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5320 [(0,1),(0,0)] D [5318] [] [] [] [((0,0),(0,1))] [5320,5321,5322,5323] CONDITIONAL_S
Y_MEAS 5321 [(0,1)] HALF_D_PLUS_2 [5318] [] [] [] [] [5320,5321,5322,5323] CONDITIONAL_S
IDLE 5322 [(0,0)] HALF_D_PLUS_2 [5318] [] [] [] [] [5320,5321,5322,5323] CONDITIONAL_S
DISCARD 5323 [(0,1)] 0 [5318] [] [] [] [] [5320,5321,5322,5323] CONDITIONAL_S
IDLE 5324 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 5325 [(1,0)] D [] [] [] [] [] [] none
MERGE 5326 [(1,0),(0,0)] D [] [5328,5329,5330,5331] [] [] [((0,0),(1,0))] [] none
DISCARD 5327 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5328 [(1,0),(0,0)] D [5326] [] [] [] [((0,0),(1,0))] [5328,5329,5330,5331] CONDITIONAL_S
Y_MEAS 5329 [(1,0)] HALF_D_PLUS_2 [5326] [] [] [] [] [5328,5329,5330,5331] CONDITIONAL_S
IDLE 5330 [(0,0)] HALF_D_PLUS_2 [5326] [] [] [] [] [5328,5329,5330,5331] CONDITIONAL_S
DISCARD 5331 [(1,0)] 0 [5326] [] [] [] [] [5328,5329,5330,5331] CONDITIONAL_S
IDLE 5332 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 5333 [(0,1)] D [] [] [] [] [] [] none
MERGE 5334 [(0,1),(0,0)] D [] [5336,5337,5338,5339] [] [] [((0,0),(0,1))] [] none
DISCARD 5335 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5336 [(0,1),(0,0)] D [5334] [] [] [] [((0,0),(0,1))] [5336,5337,5338,5339] CONDITIONAL_S
Y_MEAS 5337 [(0,1)] HALF_D_PLUS_2 [5334] [] [] [] [] [5336,5337,5338,5339] CONDITIONAL_S
IDLE 5338 [(0,0)] HALF_D_PLUS_2 [5334] [] [] [] [] [5336,5337,5338,5339] CONDITIONAL_S
DISCARD 5339 [(0,1)] 0 [5334] [] [] [] [] [5336,5337,5338,5339] CONDITIONAL_S
IDLE 5340 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 5341 [(1,0)] D [] [] [] [] [] [] none
MERGE 5342 [(1,0),(0,0)] D [] [5344,5345,5346,5347] [] [] [((0,0),(1,0))] [] none
DISCARD 5343 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5344 [(1,0),(0,0)] D [5342] [] [] [] [((0,0),(1,0))] [5344,5345,5346,5347] CONDITIONAL_S
Y_MEAS 5345 [(1,0)] HALF_D_PLUS_2 [5342] [] [] [] [] [5344,5345,5346,5347] CONDITIONAL_S
IDLE 5346 [(0,0)] HALF_D_PLUS_2 [5342] [] [] [] [] [5344,5345,5346,5347] CONDITIONAL_S
DISCARD 5347 [(1,0)] 0 [5342] [] [] [] [] [5344,5345,5346,5347] CONDITIONAL_S
IDLE 5348 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 5349 [(0,1)] D [] [] [] [] [] [] none
MERGE 5350 [(0,1),(0,0)] D [] [5352,5353,5354,5355] [] [] [((0,0),(0,1))] [] none
DISCARD 5351 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5352 [(0,1),(0,0)] D [5350] [] [] [] [((0,0),(0,1))] [5352,5353,5354,5355] CONDITIONAL_S
Y_MEAS 5353 [(0,1)] HALF_D_PLUS_2 [5350] [] [] [] [] [5352,5353,5354,5355] CONDITIONAL_S
IDLE 5354 [(0,0)] HALF_D_PLUS_2 [5350] [] [] [] [] [5352,5353,5354,5355] CONDITIONAL_S
DISCARD 5355 [(0,1)] 0 [5350] [] [] [] [] [5352,5353,5354,5355] CONDITIONAL_S
IDLE 5356 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 5357 [(1,0)] D [] [] [] [] [] [] none
MERGE 5358 [(1,0),(0,0)] D [] [5360,5361,5362,5363] [] [] [((0,0),(1,0))] [] none
DISCARD 5359 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5360 [(1,0),(0,0)] D [5358] [] [] [] [((0,0),(1,0))] [5360,5361,5362,5363] CONDITIONAL_S
Y_MEAS 5361 [(1,0)] HALF_D_PLUS_2 [5358] [] [] [] [] [5360,5361,5362,5363] CONDITIONAL_S
IDLE 5362 [(0,0)] HALF_D_PLUS_2 [5358] [] [] [] [] [5360,5361,5362,5363] CONDITIONAL_S
DISCARD 5363 [(1,0)] 0 [5358] [] [] [] [] [5360,5361,5362,5363] CONDITIONAL_S
IDLE 5364 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 5365 [(0,1)] D [] [] [] [] [] [] none
MERGE 5366 [(0,1),(0,0)] D [] [5368,5369,5370,5371] [] [] [((0,0),(0,1))] [] none
DISCARD 5367 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5368 [(0,1),(0,0)] D [5366] [] [] [] [((0,0),(0,1))] [5368,5369,5370,5371] CONDITIONAL_S
Y_MEAS 5369 [(0,1)] HALF_D_PLUS_2 [5366] [] [] [] [] [5368,5369,5370,5371] CONDITIONAL_S
IDLE 5370 [(0,0)] HALF_D_PLUS_2 [5366] [] [] [] [] [5368,5369,5370,5371] CONDITIONAL_S
DISCARD 5371 [(0,1)] 0 [5366] [] [] [] [] [5368,5369,5370,5371] CONDITIONAL_S
IDLE 5372 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 5373 [(1,0)] D [] [] [] [] [] [] none
MERGE 5374 [(1,0),(0,0)] D [] [5376,5377,5378,5379] [] [] [((0,0),(1,0))] [] none
DISCARD 5375 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5376 [(1,0),(0,0)] D [5374] [] [] [] [((0,0),(1,0))] [5376,5377,5378,5379] CONDITIONAL_S
Y_MEAS 5377 [(1,0)] HALF_D_PLUS_2 [5374] [] [] [] [] [5376,5377,5378,5379] CONDITIONAL_S
IDLE 5378 [(0,0)] HALF_D_PLUS_2 [5374] [] [] [] [] [5376,5377,5378,5379] CONDITIONAL_S
DISCARD 5379 [(1,0)] 0 [5374] [] [] [] [] [5376,5377,5378,5379] CONDITIONAL_S
IDLE 5380 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 5381 [(0,1)] D [] [] [] [] [] [] none
MERGE 5382 [(0,1),(0,0)] D [] [5384,5385,5386,5387] [] [] [((0,0),(0,1))] [] none
DISCARD 5383 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5384 [(0,1),(0,0)] D [5382] [] [] [] [((0,0),(0,1))] [5384,5385,5386,5387] CONDITIONAL_S
Y_MEAS 5385 [(0,1)] HALF_D_PLUS_2 [5382] [] [] [] [] [5384,5385,5386,5387] CONDITIONAL_S
IDLE 5386 [(0,0)] HALF_D_PLUS_2 [5382] [] [] [] [] [5384,5385,5386,5387] CONDITIONAL_S
DISCARD 5387 [(0,1)] 0 [5382] [] [] [] [] [5384,5385,5386,5387] CONDITIONAL_S
IDLE 5388 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 5389 [(1,0)] D [] [] [] [] [] [] none
MERGE 5390 [(1,0),(0,0)] D [] [5392,5393,5394,5395] [] [] [((0,0),(1,0))] [] none
DISCARD 5391 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5392 [(1,0),(0,0)] D [5390] [] [] [] [((0,0),(1,0))] [5392,5393,5394,5395] CONDITIONAL_S
Y_MEAS 5393 [(1,0)] HALF_D_PLUS_2 [5390] [] [] [] [] [5392,5393,5394,5395] CONDITIONAL_S
IDLE 5394 [(0,0)] HALF_D_PLUS_2 [5390] [] [] [] [] [5392,5393,5394,5395] CONDITIONAL_S
DISCARD 5395 [(1,0)] 0 [5390] [] [] [] [] [5392,5393,5394,5395] CONDITIONAL_S
IDLE 5396 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 5397 [(0,1)] D [] [] [] [] [] [] none
MERGE 5398 [(0,1),(0,0)] D [] [5400,5401,5402,5403] [] [] [((0,0),(0,1))] [] none
DISCARD 5399 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5400 [(0,1),(0,0)] D [5398] [] [] [] [((0,0),(0,1))] [5400,5401,5402,5403] CONDITIONAL_S
Y_MEAS 5401 [(0,1)] HALF_D_PLUS_2 [5398] [] [] [] [] [5400,5401,5402,5403] CONDITIONAL_S
IDLE 5402 [(0,0)] HALF_D_PLUS_2 [5398] [] [] [] [] [5400,5401,5402,5403] CONDITIONAL_S
DISCARD 5403 [(0,1)] 0 [5398] [] [] [] [] [5400,5401,5402,5403] CONDITIONAL_S
IDLE 5404 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 5405 [(1,0)] D [] [] [] [] [] [] none
MERGE 5406 [(1,0),(0,0)] D [] [5408,5409,5410,5411] [] [] [((0,0),(1,0))] [] none
DISCARD 5407 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5408 [(1,0),(0,0)] D [5406] [] [] [] [((0,0),(1,0))] [5408,5409,5410,5411] CONDITIONAL_S
Y_MEAS 5409 [(1,0)] HALF_D_PLUS_2 [5406] [] [] [] [] [5408,5409,5410,5411] CONDITIONAL_S
IDLE 5410 [(0,0)] HALF_D_PLUS_2 [5406] [] [] [] [] [5408,5409,5410,5411] CONDITIONAL_S
DISCARD 5411 [(1,0)] 0 [5406] [] [] [] [] [5408,5409,5410,5411] CONDITIONAL_S
IDLE 5412 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 5413 [(0,1)] D [] [] [] [] [] [] none
MERGE 5414 [(0,1),(0,0)] D [] [5416,5417,5418,5419] [] [] [((0,0),(0,1))] [] none
DISCARD 5415 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5416 [(0,1),(0,0)] D [5414] [] [] [] [((0,0),(0,1))] [5416,5417,5418,5419] CONDITIONAL_S
Y_MEAS 5417 [(0,1)] HALF_D_PLUS_2 [5414] [] [] [] [] [5416,5417,5418,5419] CONDITIONAL_S
IDLE 5418 [(0,0)] HALF_D_PLUS_2 [5414] [] [] [] [] [5416,5417,5418,5419] CONDITIONAL_S
DISCARD 5419 [(0,1)] 0 [5414] [] [] [] [] [5416,5417,5418,5419] CONDITIONAL_S
IDLE 5420 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 5421 [(1,0)] D [] [] [] [] [] [] none
MERGE 5422 [(1,0),(0,0)] D [] [5424,5425,5426,5427] [] [] [((0,0),(1,0))] [] none
DISCARD 5423 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5424 [(1,0),(0,0)] D [5422] [] [] [] [((0,0),(1,0))] [5424,5425,5426,5427] CONDITIONAL_S
Y_MEAS 5425 [(1,0)] HALF_D_PLUS_2 [5422] [] [] [] [] [5424,5425,5426,5427] CONDITIONAL_S
IDLE 5426 [(0,0)] HALF_D_PLUS_2 [5422] [] [] [] [] [5424,5425,5426,5427] CONDITIONAL_S
DISCARD 5427 [(1,0)] 0 [5422] [] [] [] [] [5424,5425,5426,5427] CONDITIONAL_S
IDLE 5428 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 5429 [(0,1)] D [] [] [] [] [] [] none
MERGE 5430 [(0,1),(0,0)] D [] [5432,5433,5434,5435] [] [] [((0,0),(0,1))] [] none
DISCARD 5431 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5432 [(0,1),(0,0)] D [5430] [] [] [] [((0,0),(0,1))] [5432,5433,5434,5435] CONDITIONAL_S
Y_MEAS 5433 [(0,1)] HALF_D_PLUS_2 [5430] [] [] [] [] [5432,5433,5434,5435] CONDITIONAL_S
IDLE 5434 [(0,0)] HALF_D_PLUS_2 [5430] [] [] [] [] [5432,5433,5434,5435] CONDITIONAL_S
DISCARD 5435 [(0,1)] 0 [5430] [] [] [] [] [5432,5433,5434,5435] CONDITIONAL_S
IDLE 5436 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 5437 [(1,0)] D [] [] [] [] [] [] none
MERGE 5438 [(1,0),(0,0)] D [] [5440,5441,5442,5443] [] [] [((0,0),(1,0))] [] none
DISCARD 5439 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5440 [(1,0),(0,0)] D [5438] [] [] [] [((0,0),(1,0))] [5440,5441,5442,5443] CONDITIONAL_S
Y_MEAS 5441 [(1,0)] HALF_D_PLUS_2 [5438] [] [] [] [] [5440,5441,5442,5443] CONDITIONAL_S
IDLE 5442 [(0,0)] HALF_D_PLUS_2 [5438] [] [] [] [] [5440,5441,5442,5443] CONDITIONAL_S
DISCARD 5443 [(1,0)] 0 [5438] [] [] [] [] [5440,5441,5442,5443] CONDITIONAL_S
IDLE 5444 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 5445 [(0,1)] D [] [] [] [] [] [] none
MERGE 5446 [(0,1),(0,0)] D [] [5448,5449,5450,5451] [] [] [((0,0),(0,1))] [] none
DISCARD 5447 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5448 [(0,1),(0,0)] D [5446] [] [] [] [((0,0),(0,1))] [5448,5449,5450,5451] CONDITIONAL_S
Y_MEAS 5449 [(0,1)] HALF_D_PLUS_2 [5446] [] [] [] [] [5448,5449,5450,5451] CONDITIONAL_S
IDLE 5450 [(0,0)] HALF_D_PLUS_2 [5446] [] [] [] [] [5448,5449,5450,5451] CONDITIONAL_S
DISCARD 5451 [(0,1)] 0 [5446] [] [] [] [] [5448,5449,5450,5451] CONDITIONAL_S
IDLE 5452 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 5453 [(1,0)] D [] [] [] [] [] [] none
MERGE 5454 [(1,0),(0,0)] D [] [5456,5457,5458,5459] [] [] [((0,0),(1,0))] [] none
DISCARD 5455 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5456 [(1,0),(0,0)] D [5454] [] [] [] [((0,0),(1,0))] [5456,5457,5458,5459] CONDITIONAL_S
Y_MEAS 5457 [(1,0)] HALF_D_PLUS_2 [5454] [] [] [] [] [5456,5457,5458,5459] CONDITIONAL_S
IDLE 5458 [(0,0)] HALF_D_PLUS_2 [5454] [] [] [] [] [5456,5457,5458,5459] CONDITIONAL_S
DISCARD 5459 [(1,0)] 0 [5454] [] [] [] [] [5456,5457,5458,5459] CONDITIONAL_S
IDLE 5460 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 5461 [(0,1)] D [] [] [] [] [] [] none
MERGE 5462 [(0,1),(0,0)] D [] [5464,5465,5466,5467] [] [] [((0,0),(0,1))] [] none
DISCARD 5463 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5464 [(0,1),(0,0)] D [5462] [] [] [] [((0,0),(0,1))] [5464,5465,5466,5467] CONDITIONAL_S
Y_MEAS 5465 [(0,1)] HALF_D_PLUS_2 [5462] [] [] [] [] [5464,5465,5466,5467] CONDITIONAL_S
IDLE 5466 [(0,0)] HALF_D_PLUS_2 [5462] [] [] [] [] [5464,5465,5466,5467] CONDITIONAL_S
DISCARD 5467 [(0,1)] 0 [5462] [] [] [] [] [5464,5465,5466,5467] CONDITIONAL_S
IDLE 5468 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 5469 [(1,0)] D [] [] [] [] [] [] none
MERGE 5470 [(1,0),(0,0)] D [] [5472,5473,5474,5475] [] [] [((0,0),(1,0))] [] none
DISCARD 5471 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5472 [(1,0),(0,0)] D [5470] [] [] [] [((0,0),(1,0))] [5472,5473,5474,5475] CONDITIONAL_S
Y_MEAS 5473 [(1,0)] HALF_D_PLUS_2 [5470] [] [] [] [] [5472,5473,5474,5475] CONDITIONAL_S
IDLE 5474 [(0,0)] HALF_D_PLUS_2 [5470] [] [] [] [] [5472,5473,5474,5475] CONDITIONAL_S
DISCARD 5475 [(1,0)] 0 [5470] [] [] [] [] [5472,5473,5474,5475] CONDITIONAL_S
IDLE 5476 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 5477 [(0,1)] D [] [] [] [] [] [] none
MERGE 5478 [(0,1),(0,0)] D [] [5480,5481,5482,5483] [] [] [((0,0),(0,1))] [] none
DISCARD 5479 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5480 [(0,1),(0,0)] D [5478] [] [] [] [((0,0),(0,1))] [5480,5481,5482,5483] CONDITIONAL_S
Y_MEAS 5481 [(0,1)] HALF_D_PLUS_2 [5478] [] [] [] [] [5480,5481,5482,5483] CONDITIONAL_S
IDLE 5482 [(0,0)] HALF_D_PLUS_2 [5478] [] [] [] [] [5480,5481,5482,5483] CONDITIONAL_S
DISCARD 5483 [(0,1)] 0 [5478] [] [] [] [] [5480,5481,5482,5483] CONDITIONAL_S
IDLE 5484 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 5485 [(1,0)] D [] [] [] [] [] [] none
MERGE 5486 [(1,0),(0,0)] D [] [5488,5489,5490,5491] [] [] [((0,0),(1,0))] [] none
DISCARD 5487 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5488 [(1,0),(0,0)] D [5486] [] [] [] [((0,0),(1,0))] [5488,5489,5490,5491] CONDITIONAL_S
Y_MEAS 5489 [(1,0)] HALF_D_PLUS_2 [5486] [] [] [] [] [5488,5489,5490,5491] CONDITIONAL_S
IDLE 5490 [(0,0)] HALF_D_PLUS_2 [5486] [] [] [] [] [5488,5489,5490,5491] CONDITIONAL_S
DISCARD 5491 [(1,0)] 0 [5486] [] [] [] [] [5488,5489,5490,5491] CONDITIONAL_S
IDLE 5492 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 5493 [(0,1)] D [] [] [] [] [] [] none
MERGE 5494 [(0,1),(0,0)] D [] [5496,5497,5498,5499] [] [] [((0,0),(0,1))] [] none
DISCARD 5495 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5496 [(0,1),(0,0)] D [5494] [] [] [] [((0,0),(0,1))] [5496,5497,5498,5499] CONDITIONAL_S
Y_MEAS 5497 [(0,1)] HALF_D_PLUS_2 [5494] [] [] [] [] [5496,5497,5498,5499] CONDITIONAL_S
IDLE 5498 [(0,0)] HALF_D_PLUS_2 [5494] [] [] [] [] [5496,5497,5498,5499] CONDITIONAL_S
DISCARD 5499 [(0,1)] 0 [5494] [] [] [] [] [5496,5497,5498,5499] CONDITIONAL_S
IDLE 5500 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 5501 [(1,0)] D [] [] [] [] [] [] none
MERGE 5502 [(1,0),(0,0)] D [] [5504,5505,5506,5507] [] [] [((0,0),(1,0))] [] none
DISCARD 5503 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5504 [(1,0),(0,0)] D [5502] [] [] [] [((0,0),(1,0))] [5504,5505,5506,5507] CONDITIONAL_S
Y_MEAS 5505 [(1,0)] HALF_D_PLUS_2 [5502] [] [] [] [] [5504,5505,5506,5507] CONDITIONAL_S
IDLE 5506 [(0,0)] HALF_D_PLUS_2 [5502] [] [] [] [] [5504,5505,5506,5507] CONDITIONAL_S
DISCARD 5507 [(1,0)] 0 [5502] [] [] [] [] [5504,5505,5506,5507] CONDITIONAL_S
IDLE 5508 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 5509 [(0,1)] D [] [] [] [] [] [] none
MERGE 5510 [(0,1),(0,0)] D [] [5512,5513,5514,5515] [] [] [((0,0),(0,1))] [] none
DISCARD 5511 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5512 [(0,1),(0,0)] D [5510] [] [] [] [((0,0),(0,1))] [5512,5513,5514,5515] CONDITIONAL_S
Y_MEAS 5513 [(0,1)] HALF_D_PLUS_2 [5510] [] [] [] [] [5512,5513,5514,5515] CONDITIONAL_S
IDLE 5514 [(0,0)] HALF_D_PLUS_2 [5510] [] [] [] [] [5512,5513,5514,5515] CONDITIONAL_S
DISCARD 5515 [(0,1)] 0 [5510] [] [] [] [] [5512,5513,5514,5515] CONDITIONAL_S
IDLE 5516 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 5517 [(1,0)] D [] [] [] [] [] [] none
MERGE 5518 [(1,0),(0,0)] D [] [5520,5521,5522,5523] [] [] [((0,0),(1,0))] [] none
DISCARD 5519 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5520 [(1,0),(0,0)] D [5518] [] [] [] [((0,0),(1,0))] [5520,5521,5522,5523] CONDITIONAL_S
Y_MEAS 5521 [(1,0)] HALF_D_PLUS_2 [5518] [] [] [] [] [5520,5521,5522,5523] CONDITIONAL_S
IDLE 5522 [(0,0)] HALF_D_PLUS_2 [5518] [] [] [] [] [5520,5521,5522,5523] CONDITIONAL_S
DISCARD 5523 [(1,0)] 0 [5518] [] [] [] [] [5520,5521,5522,5523] CONDITIONAL_S
IDLE 5524 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 5525 [(0,1)] D [] [] [] [] [] [] none
MERGE 5526 [(0,1),(0,0)] D [] [5528,5529,5530,5531] [] [] [((0,0),(0,1))] [] none
DISCARD 5527 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5528 [(0,1),(0,0)] D [5526] [] [] [] [((0,0),(0,1))] [5528,5529,5530,5531] CONDITIONAL_S
Y_MEAS 5529 [(0,1)] HALF_D_PLUS_2 [5526] [] [] [] [] [5528,5529,5530,5531] CONDITIONAL_S
IDLE 5530 [(0,0)] HALF_D_PLUS_2 [5526] [] [] [] [] [5528,5529,5530,5531] CONDITIONAL_S
DISCARD 5531 [(0,1)] 0 [5526] [] [] [] [] [5528,5529,5530,5531] CONDITIONAL_S
IDLE 5532 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 5533 [(1,0)] D [] [] [] [] [] [] none
MERGE 5534 [(1,0),(0,0)] D [] [5536,5537,5538,5539] [] [] [((0,0),(1,0))] [] none
DISCARD 5535 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5536 [(1,0),(0,0)] D [5534] [] [] [] [((0,0),(1,0))] [5536,5537,5538,5539] CONDITIONAL_S
Y_MEAS 5537 [(1,0)] HALF_D_PLUS_2 [5534] [] [] [] [] [5536,5537,5538,5539] CONDITIONAL_S
IDLE 5538 [(0,0)] HALF_D_PLUS_2 [5534] [] [] [] [] [5536,5537,5538,5539] CONDITIONAL_S
DISCARD 5539 [(1,0)] 0 [5534] [] [] [] [] [5536,5537,5538,5539] CONDITIONAL_S
IDLE 5540 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 5541 [(0,1)] D [] [] [] [] [] [] none
MERGE 5542 [(0,1),(0,0)] D [] [5544,5545,5546,5547] [] [] [((0,0),(0,1))] [] none
DISCARD 5543 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5544 [(0,1),(0,0)] D [5542] [] [] [] [((0,0),(0,1))] [5544,5545,5546,5547] CONDITIONAL_S
Y_MEAS 5545 [(0,1)] HALF_D_PLUS_2 [5542] [] [] [] [] [5544,5545,5546,5547] CONDITIONAL_S
IDLE 5546 [(0,0)] HALF_D_PLUS_2 [5542] [] [] [] [] [5544,5545,5546,5547] CONDITIONAL_S
DISCARD 5547 [(0,1)] 0 [5542] [] [] [] [] [5544,5545,5546,5547] CONDITIONAL_S
IDLE 5548 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 5549 [(1,0)] D [] [] [] [] [] [] none
MERGE 5550 [(1,0),(0,0)] D [] [5552,5553,5554,5555] [] [] [((0,0),(1,0))] [] none
DISCARD 5551 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5552 [(1,0),(0,0)] D [5550] [] [] [] [((0,0),(1,0))] [5552,5553,5554,5555] CONDITIONAL_S
Y_MEAS 5553 [(1,0)] HALF_D_PLUS_2 [5550] [] [] [] [] [5552,5553,5554,5555] CONDITIONAL_S
IDLE 5554 [(0,0)] HALF_D_PLUS_2 [5550] [] [] [] [] [5552,5553,5554,5555] CONDITIONAL_S
DISCARD 5555 [(1,0)] 0 [5550] [] [] [] [] [5552,5553,5554,5555] CONDITIONAL_S
IDLE 5556 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 5557 [(0,1)] D [] [] [] [] [] [] none
MERGE 5558 [(0,1),(0,0)] D [] [5560,5561,5562,5563] [] [] [((0,0),(0,1))] [] none
DISCARD 5559 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5560 [(0,1),(0,0)] D [5558] [] [] [] [((0,0),(0,1))] [5560,5561,5562,5563] CONDITIONAL_S
Y_MEAS 5561 [(0,1)] HALF_D_PLUS_2 [5558] [] [] [] [] [5560,5561,5562,5563] CONDITIONAL_S
IDLE 5562 [(0,0)] HALF_D_PLUS_2 [5558] [] [] [] [] [5560,5561,5562,5563] CONDITIONAL_S
DISCARD 5563 [(0,1)] 0 [5558] [] [] [] [] [5560,5561,5562,5563] CONDITIONAL_S
IDLE 5564 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 5565 [(1,0)] D [] [] [] [] [] [] none
MERGE 5566 [(1,0),(0,0)] D [] [5568,5569,5570,5571] [] [] [((0,0),(1,0))] [] none
DISCARD 5567 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5568 [(1,0),(0,0)] D [5566] [] [] [] [((0,0),(1,0))] [5568,5569,5570,5571] CONDITIONAL_S
Y_MEAS 5569 [(1,0)] HALF_D_PLUS_2 [5566] [] [] [] [] [5568,5569,5570,5571] CONDITIONAL_S
IDLE 5570 [(0,0)] HALF_D_PLUS_2 [5566] [] [] [] [] [5568,5569,5570,5571] CONDITIONAL_S
DISCARD 5571 [(1,0)] 0 [5566] [] [] [] [] [5568,5569,5570,5571] CONDITIONAL_S
IDLE 5572 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 5573 [(0,1)] D [] [] [] [] [] [] none
MERGE 5574 [(0,1),(0,0)] D [] [5576,5577,5578,5579] [] [] [((0,0),(0,1))] [] none
DISCARD 5575 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5576 [(0,1),(0,0)] D [5574] [] [] [] [((0,0),(0,1))] [5576,5577,5578,5579] CONDITIONAL_S
Y_MEAS 5577 [(0,1)] HALF_D_PLUS_2 [5574] [] [] [] [] [5576,5577,5578,5579] CONDITIONAL_S
IDLE 5578 [(0,0)] HALF_D_PLUS_2 [5574] [] [] [] [] [5576,5577,5578,5579] CONDITIONAL_S
DISCARD 5579 [(0,1)] 0 [5574] [] [] [] [] [5576,5577,5578,5579] CONDITIONAL_S
IDLE 5580 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 5581 [(1,0)] D [] [] [] [] [] [] none
MERGE 5582 [(1,0),(0,0)] D [] [5584,5585,5586,5587] [] [] [((0,0),(1,0))] [] none
DISCARD 5583 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5584 [(1,0),(0,0)] D [5582] [] [] [] [((0,0),(1,0))] [5584,5585,5586,5587] CONDITIONAL_S
Y_MEAS 5585 [(1,0)] HALF_D_PLUS_2 [5582] [] [] [] [] [5584,5585,5586,5587] CONDITIONAL_S
IDLE 5586 [(0,0)] HALF_D_PLUS_2 [5582] [] [] [] [] [5584,5585,5586,5587] CONDITIONAL_S
DISCARD 5587 [(1,0)] 0 [5582] [] [] [] [] [5584,5585,5586,5587] CONDITIONAL_S
IDLE 5588 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 5589 [(0,1)] D [] [] [] [] [] [] none
MERGE 5590 [(0,1),(0,0)] D [] [5592,5593,5594,5595] [] [] [((0,0),(0,1))] [] none
DISCARD 5591 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5592 [(0,1),(0,0)] D [5590] [] [] [] [((0,0),(0,1))] [5592,5593,5594,5595] CONDITIONAL_S
Y_MEAS 5593 [(0,1)] HALF_D_PLUS_2 [5590] [] [] [] [] [5592,5593,5594,5595] CONDITIONAL_S
IDLE 5594 [(0,0)] HALF_D_PLUS_2 [5590] [] [] [] [] [5592,5593,5594,5595] CONDITIONAL_S
DISCARD 5595 [(0,1)] 0 [5590] [] [] [] [] [5592,5593,5594,5595] CONDITIONAL_S
IDLE 5596 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 5597 [(1,0)] D [] [] [] [] [] [] none
MERGE 5598 [(1,0),(0,0)] D [] [5600,5601,5602,5603] [] [] [((0,0),(1,0))] [] none
DISCARD 5599 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5600 [(1,0),(0,0)] D [5598] [] [] [] [((0,0),(1,0))] [5600,5601,5602,5603] CONDITIONAL_S
Y_MEAS 5601 [(1,0)] HALF_D_PLUS_2 [5598] [] [] [] [] [5600,5601,5602,5603] CONDITIONAL_S
IDLE 5602 [(0,0)] HALF_D_PLUS_2 [5598] [] [] [] [] [5600,5601,5602,5603] CONDITIONAL_S
DISCARD 5603 [(1,0)] 0 [5598] [] [] [] [] [5600,5601,5602,5603] CONDITIONAL_S
IDLE 5604 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 5605 [(0,1)] D [] [] [] [] [] [] none
MERGE 5606 [(0,1),(0,0)] D [] [5608,5609,5610,5611] [] [] [((0,0),(0,1))] [] none
DISCARD 5607 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5608 [(0,1),(0,0)] D [5606] [] [] [] [((0,0),(0,1))] [5608,5609,5610,5611] CONDITIONAL_S
Y_MEAS 5609 [(0,1)] HALF_D_PLUS_2 [5606] [] [] [] [] [5608,5609,5610,5611] CONDITIONAL_S
IDLE 5610 [(0,0)] HALF_D_PLUS_2 [5606] [] [] [] [] [5608,5609,5610,5611] CONDITIONAL_S
DISCARD 5611 [(0,1)] 0 [5606] [] [] [] [] [5608,5609,5610,5611] CONDITIONAL_S
IDLE 5612 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 5613 [(1,0)] D [] [] [] [] [] [] none
MERGE 5614 [(1,0),(0,0)] D [] [5616,5617,5618,5619] [] [] [((0,0),(1,0))] [] none
DISCARD 5615 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5616 [(1,0),(0,0)] D [5614] [] [] [] [((0,0),(1,0))] [5616,5617,5618,5619] CONDITIONAL_S
Y_MEAS 5617 [(1,0)] HALF_D_PLUS_2 [5614] [] [] [] [] [5616,5617,5618,5619] CONDITIONAL_S
IDLE 5618 [(0,0)] HALF_D_PLUS_2 [5614] [] [] [] [] [5616,5617,5618,5619] CONDITIONAL_S
DISCARD 5619 [(1,0)] 0 [5614] [] [] [] [] [5616,5617,5618,5619] CONDITIONAL_S
IDLE 5620 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 5621 [(0,1)] D [] [] [] [] [] [] none
MERGE 5622 [(0,1),(0,0)] D [] [5624,5625,5626,5627] [] [] [((0,0),(0,1))] [] none
DISCARD 5623 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5624 [(0,1),(0,0)] D [5622] [] [] [] [((0,0),(0,1))] [5624,5625,5626,5627] CONDITIONAL_S
Y_MEAS 5625 [(0,1)] HALF_D_PLUS_2 [5622] [] [] [] [] [5624,5625,5626,5627] CONDITIONAL_S
IDLE 5626 [(0,0)] HALF_D_PLUS_2 [5622] [] [] [] [] [5624,5625,5626,5627] CONDITIONAL_S
DISCARD 5627 [(0,1)] 0 [5622] [] [] [] [] [5624,5625,5626,5627] CONDITIONAL_S
IDLE 5628 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5629 [(1,0)] D [] [] [] [] [] [] none
MERGE 5630 [(1,0),(0,0)] D [] [5632,5633,5634,5635] [] [] [((0,0),(1,0))] [] none
DISCARD 5631 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5632 [(1,0),(0,0)] D [5630] [] [] [] [((0,0),(1,0))] [5632,5633,5634,5635] CONDITIONAL_S
Y_MEAS 5633 [(1,0)] HALF_D_PLUS_2 [5630] [] [] [] [] [5632,5633,5634,5635] CONDITIONAL_S
IDLE 5634 [(0,0)] HALF_D_PLUS_2 [5630] [] [] [] [] [5632,5633,5634,5635] CONDITIONAL_S
DISCARD 5635 [(1,0)] 0 [5630] [] [] [] [] [5632,5633,5634,5635] CONDITIONAL_S
IDLE 5636 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 5637 [(0,1)] D [] [] [] [] [] [] none
MERGE 5638 [(0,1),(0,0)] D [] [5640,5641,5642,5643] [] [] [((0,0),(0,1))] [] none
DISCARD 5639 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5640 [(0,1),(0,0)] D [5638] [] [] [] [((0,0),(0,1))] [5640,5641,5642,5643] CONDITIONAL_S
Y_MEAS 5641 [(0,1)] HALF_D_PLUS_2 [5638] [] [] [] [] [5640,5641,5642,5643] CONDITIONAL_S
IDLE 5642 [(0,0)] HALF_D_PLUS_2 [5638] [] [] [] [] [5640,5641,5642,5643] CONDITIONAL_S
DISCARD 5643 [(0,1)] 0 [5638] [] [] [] [] [5640,5641,5642,5643] CONDITIONAL_S
IDLE 5644 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 5645 [(1,0)] D [] [] [] [] [] [] none
MERGE 5646 [(1,0),(0,0)] D [] [5648,5649,5650,5651] [] [] [((0,0),(1,0))] [] none
DISCARD 5647 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5648 [(1,0),(0,0)] D [5646] [] [] [] [((0,0),(1,0))] [5648,5649,5650,5651] CONDITIONAL_S
Y_MEAS 5649 [(1,0)] HALF_D_PLUS_2 [5646] [] [] [] [] [5648,5649,5650,5651] CONDITIONAL_S
IDLE 5650 [(0,0)] HALF_D_PLUS_2 [5646] [] [] [] [] [5648,5649,5650,5651] CONDITIONAL_S
DISCARD 5651 [(1,0)] 0 [5646] [] [] [] [] [5648,5649,5650,5651] CONDITIONAL_S
IDLE 5652 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 5653 [(0,1)] D [] [] [] [] [] [] none
MERGE 5654 [(0,1),(0,0)] D [] [5656,5657,5658,5659] [] [] [((0,0),(0,1))] [] none
DISCARD 5655 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5656 [(0,1),(0,0)] D [5654] [] [] [] [((0,0),(0,1))] [5656,5657,5658,5659] CONDITIONAL_S
Y_MEAS 5657 [(0,1)] HALF_D_PLUS_2 [5654] [] [] [] [] [5656,5657,5658,5659] CONDITIONAL_S
IDLE 5658 [(0,0)] HALF_D_PLUS_2 [5654] [] [] [] [] [5656,5657,5658,5659] CONDITIONAL_S
DISCARD 5659 [(0,1)] 0 [5654] [] [] [] [] [5656,5657,5658,5659] CONDITIONAL_S
IDLE 5660 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 5661 [(1,0)] D [] [] [] [] [] [] none
MERGE 5662 [(1,0),(0,0)] D [] [5664,5665,5666,5667] [] [] [((0,0),(1,0))] [] none
DISCARD 5663 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5664 [(1,0),(0,0)] D [5662] [] [] [] [((0,0),(1,0))] [5664,5665,5666,5667] CONDITIONAL_S
Y_MEAS 5665 [(1,0)] HALF_D_PLUS_2 [5662] [] [] [] [] [5664,5665,5666,5667] CONDITIONAL_S
IDLE 5666 [(0,0)] HALF_D_PLUS_2 [5662] [] [] [] [] [5664,5665,5666,5667] CONDITIONAL_S
DISCARD 5667 [(1,0)] 0 [5662] [] [] [] [] [5664,5665,5666,5667] CONDITIONAL_S
IDLE 5668 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5669 [(0,1)] D [] [] [] [] [] [] none
MERGE 5670 [(0,1),(0,0)] D [] [5672,5673,5674,5675] [] [] [((0,0),(0,1))] [] none
DISCARD 5671 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5672 [(0,1),(0,0)] D [5670] [] [] [] [((0,0),(0,1))] [5672,5673,5674,5675] CONDITIONAL_S
Y_MEAS 5673 [(0,1)] HALF_D_PLUS_2 [5670] [] [] [] [] [5672,5673,5674,5675] CONDITIONAL_S
IDLE 5674 [(0,0)] HALF_D_PLUS_2 [5670] [] [] [] [] [5672,5673,5674,5675] CONDITIONAL_S
DISCARD 5675 [(0,1)] 0 [5670] [] [] [] [] [5672,5673,5674,5675] CONDITIONAL_S
IDLE 5676 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 5677 [(1,0)] D [] [] [] [] [] [] none
MERGE 5678 [(1,0),(0,0)] D [] [5680,5681,5682,5683] [] [] [((0,0),(1,0))] [] none
DISCARD 5679 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5680 [(1,0),(0,0)] D [5678] [] [] [] [((0,0),(1,0))] [5680,5681,5682,5683] CONDITIONAL_S
Y_MEAS 5681 [(1,0)] HALF_D_PLUS_2 [5678] [] [] [] [] [5680,5681,5682,5683] CONDITIONAL_S
IDLE 5682 [(0,0)] HALF_D_PLUS_2 [5678] [] [] [] [] [5680,5681,5682,5683] CONDITIONAL_S
DISCARD 5683 [(1,0)] 0 [5678] [] [] [] [] [5680,5681,5682,5683] CONDITIONAL_S
IDLE 5684 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 5685 [(0,1)] D [] [] [] [] [] [] none
MERGE 5686 [(0,1),(0,0)] D [] [5688,5689,5690,5691] [] [] [((0,0),(0,1))] [] none
DISCARD 5687 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5688 [(0,1),(0,0)] D [5686] [] [] [] [((0,0),(0,1))] [5688,5689,5690,5691] CONDITIONAL_S
Y_MEAS 5689 [(0,1)] HALF_D_PLUS_2 [5686] [] [] [] [] [5688,5689,5690,5691] CONDITIONAL_S
IDLE 5690 [(0,0)] HALF_D_PLUS_2 [5686] [] [] [] [] [5688,5689,5690,5691] CONDITIONAL_S
DISCARD 5691 [(0,1)] 0 [5686] [] [] [] [] [5688,5689,5690,5691] CONDITIONAL_S
IDLE 5692 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 5693 [(1,0)] D [] [] [] [] [] [] none
MERGE 5694 [(1,0),(0,0)] D [] [5696,5697,5698,5699] [] [] [((0,0),(1,0))] [] none
DISCARD 5695 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5696 [(1,0),(0,0)] D [5694] [] [] [] [((0,0),(1,0))] [5696,5697,5698,5699] CONDITIONAL_S
Y_MEAS 5697 [(1,0)] HALF_D_PLUS_2 [5694] [] [] [] [] [5696,5697,5698,5699] CONDITIONAL_S
IDLE 5698 [(0,0)] HALF_D_PLUS_2 [5694] [] [] [] [] [5696,5697,5698,5699] CONDITIONAL_S
DISCARD 5699 [(1,0)] 0 [5694] [] [] [] [] [5696,5697,5698,5699] CONDITIONAL_S
IDLE 5700 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 5701 [(0,1)] D [] [] [] [] [] [] none
MERGE 5702 [(0,1),(0,0)] D [] [5704,5705,5706,5707] [] [] [((0,0),(0,1))] [] none
DISCARD 5703 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5704 [(0,1),(0,0)] D [5702] [] [] [] [((0,0),(0,1))] [5704,5705,5706,5707] CONDITIONAL_S
Y_MEAS 5705 [(0,1)] HALF_D_PLUS_2 [5702] [] [] [] [] [5704,5705,5706,5707] CONDITIONAL_S
IDLE 5706 [(0,0)] HALF_D_PLUS_2 [5702] [] [] [] [] [5704,5705,5706,5707] CONDITIONAL_S
DISCARD 5707 [(0,1)] 0 [5702] [] [] [] [] [5704,5705,5706,5707] CONDITIONAL_S
IDLE 5708 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 5709 [(1,0)] D [] [] [] [] [] [] none
MERGE 5710 [(1,0),(0,0)] D [] [5712,5713,5714,5715] [] [] [((0,0),(1,0))] [] none
DISCARD 5711 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5712 [(1,0),(0,0)] D [5710] [] [] [] [((0,0),(1,0))] [5712,5713,5714,5715] CONDITIONAL_S
Y_MEAS 5713 [(1,0)] HALF_D_PLUS_2 [5710] [] [] [] [] [5712,5713,5714,5715] CONDITIONAL_S
IDLE 5714 [(0,0)] HALF_D_PLUS_2 [5710] [] [] [] [] [5712,5713,5714,5715] CONDITIONAL_S
DISCARD 5715 [(1,0)] 0 [5710] [] [] [] [] [5712,5713,5714,5715] CONDITIONAL_S
IDLE 5716 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5717 [(0,1)] D [] [] [] [] [] [] none
MERGE 5718 [(0,1),(0,0)] D [] [5720,5721,5722,5723] [] [] [((0,0),(0,1))] [] none
DISCARD 5719 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5720 [(0,1),(0,0)] D [5718] [] [] [] [((0,0),(0,1))] [5720,5721,5722,5723] CONDITIONAL_S
Y_MEAS 5721 [(0,1)] HALF_D_PLUS_2 [5718] [] [] [] [] [5720,5721,5722,5723] CONDITIONAL_S
IDLE 5722 [(0,0)] HALF_D_PLUS_2 [5718] [] [] [] [] [5720,5721,5722,5723] CONDITIONAL_S
DISCARD 5723 [(0,1)] 0 [5718] [] [] [] [] [5720,5721,5722,5723] CONDITIONAL_S
IDLE 5724 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 5725 [(1,0)] D [] [] [] [] [] [] none
MERGE 5726 [(1,0),(0,0)] D [] [5728,5729,5730,5731] [] [] [((0,0),(1,0))] [] none
DISCARD 5727 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5728 [(1,0),(0,0)] D [5726] [] [] [] [((0,0),(1,0))] [5728,5729,5730,5731] CONDITIONAL_S
Y_MEAS 5729 [(1,0)] HALF_D_PLUS_2 [5726] [] [] [] [] [5728,5729,5730,5731] CONDITIONAL_S
IDLE 5730 [(0,0)] HALF_D_PLUS_2 [5726] [] [] [] [] [5728,5729,5730,5731] CONDITIONAL_S
DISCARD 5731 [(1,0)] 0 [5726] [] [] [] [] [5728,5729,5730,5731] CONDITIONAL_S
IDLE 5732 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5733 [(0,1)] D [] [] [] [] [] [] none
MERGE 5734 [(0,1),(0,0)] D [] [5736,5737,5738,5739] [] [] [((0,0),(0,1))] [] none
DISCARD 5735 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5736 [(0,1),(0,0)] D [5734] [] [] [] [((0,0),(0,1))] [5736,5737,5738,5739] CONDITIONAL_S
Y_MEAS 5737 [(0,1)] HALF_D_PLUS_2 [5734] [] [] [] [] [5736,5737,5738,5739] CONDITIONAL_S
IDLE 5738 [(0,0)] HALF_D_PLUS_2 [5734] [] [] [] [] [5736,5737,5738,5739] CONDITIONAL_S
DISCARD 5739 [(0,1)] 0 [5734] [] [] [] [] [5736,5737,5738,5739] CONDITIONAL_S
IDLE 5740 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 5741 [(1,0)] D [] [] [] [] [] [] none
MERGE 5742 [(1,0),(0,0)] D [] [5744,5745,5746,5747] [] [] [((0,0),(1,0))] [] none
DISCARD 5743 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5744 [(1,0),(0,0)] D [5742] [] [] [] [((0,0),(1,0))] [5744,5745,5746,5747] CONDITIONAL_S
Y_MEAS 5745 [(1,0)] HALF_D_PLUS_2 [5742] [] [] [] [] [5744,5745,5746,5747] CONDITIONAL_S
IDLE 5746 [(0,0)] HALF_D_PLUS_2 [5742] [] [] [] [] [5744,5745,5746,5747] CONDITIONAL_S
DISCARD 5747 [(1,0)] 0 [5742] [] [] [] [] [5744,5745,5746,5747] CONDITIONAL_S
IDLE 5748 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 5749 [(0,1)] D [] [] [] [] [] [] none
MERGE 5750 [(0,1),(0,0)] D [] [5752,5753,5754,5755] [] [] [((0,0),(0,1))] [] none
DISCARD 5751 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5752 [(0,1),(0,0)] D [5750] [] [] [] [((0,0),(0,1))] [5752,5753,5754,5755] CONDITIONAL_S
Y_MEAS 5753 [(0,1)] HALF_D_PLUS_2 [5750] [] [] [] [] [5752,5753,5754,5755] CONDITIONAL_S
IDLE 5754 [(0,0)] HALF_D_PLUS_2 [5750] [] [] [] [] [5752,5753,5754,5755] CONDITIONAL_S
DISCARD 5755 [(0,1)] 0 [5750] [] [] [] [] [5752,5753,5754,5755] CONDITIONAL_S
IDLE 5756 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 5757 [(1,0)] D [] [] [] [] [] [] none
MERGE 5758 [(1,0),(0,0)] D [] [5760,5761,5762,5763] [] [] [((0,0),(1,0))] [] none
DISCARD 5759 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5760 [(1,0),(0,0)] D [5758] [] [] [] [((0,0),(1,0))] [5760,5761,5762,5763] CONDITIONAL_S
Y_MEAS 5761 [(1,0)] HALF_D_PLUS_2 [5758] [] [] [] [] [5760,5761,5762,5763] CONDITIONAL_S
IDLE 5762 [(0,0)] HALF_D_PLUS_2 [5758] [] [] [] [] [5760,5761,5762,5763] CONDITIONAL_S
DISCARD 5763 [(1,0)] 0 [5758] [] [] [] [] [5760,5761,5762,5763] CONDITIONAL_S
IDLE 5764 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 5765 [(0,1)] D [] [] [] [] [] [] none
MERGE 5766 [(0,1),(0,0)] D [] [5768,5769,5770,5771] [] [] [((0,0),(0,1))] [] none
DISCARD 5767 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5768 [(0,1),(0,0)] D [5766] [] [] [] [((0,0),(0,1))] [5768,5769,5770,5771] CONDITIONAL_S
Y_MEAS 5769 [(0,1)] HALF_D_PLUS_2 [5766] [] [] [] [] [5768,5769,5770,5771] CONDITIONAL_S
IDLE 5770 [(0,0)] HALF_D_PLUS_2 [5766] [] [] [] [] [5768,5769,5770,5771] CONDITIONAL_S
DISCARD 5771 [(0,1)] 0 [5766] [] [] [] [] [5768,5769,5770,5771] CONDITIONAL_S
IDLE 5772 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 5773 [(1,0)] D [] [] [] [] [] [] none
MERGE 5774 [(1,0),(0,0)] D [] [5776,5777,5778,5779] [] [] [((0,0),(1,0))] [] none
DISCARD 5775 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5776 [(1,0),(0,0)] D [5774] [] [] [] [((0,0),(1,0))] [5776,5777,5778,5779] CONDITIONAL_S
Y_MEAS 5777 [(1,0)] HALF_D_PLUS_2 [5774] [] [] [] [] [5776,5777,5778,5779] CONDITIONAL_S
IDLE 5778 [(0,0)] HALF_D_PLUS_2 [5774] [] [] [] [] [5776,5777,5778,5779] CONDITIONAL_S
DISCARD 5779 [(1,0)] 0 [5774] [] [] [] [] [5776,5777,5778,5779] CONDITIONAL_S
IDLE 5780 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 5781 [(0,1)] D [] [] [] [] [] [] none
MERGE 5782 [(0,1),(0,0)] D [] [5784,5785,5786,5787] [] [] [((0,0),(0,1))] [] none
DISCARD 5783 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5784 [(0,1),(0,0)] D [5782] [] [] [] [((0,0),(0,1))] [5784,5785,5786,5787] CONDITIONAL_S
Y_MEAS 5785 [(0,1)] HALF_D_PLUS_2 [5782] [] [] [] [] [5784,5785,5786,5787] CONDITIONAL_S
IDLE 5786 [(0,0)] HALF_D_PLUS_2 [5782] [] [] [] [] [5784,5785,5786,5787] CONDITIONAL_S
DISCARD 5787 [(0,1)] 0 [5782] [] [] [] [] [5784,5785,5786,5787] CONDITIONAL_S
IDLE 5788 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 5789 [(1,0)] D [] [] [] [] [] [] none
MERGE 5790 [(1,0),(0,0)] D [] [5792,5793,5794,5795] [] [] [((0,0),(1,0))] [] none
DISCARD 5791 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5792 [(1,0),(0,0)] D [5790] [] [] [] [((0,0),(1,0))] [5792,5793,5794,5795] CONDITIONAL_S
Y_MEAS 5793 [(1,0)] HALF_D_PLUS_2 [5790] [] [] [] [] [5792,5793,5794,5795] CONDITIONAL_S
IDLE 5794 [(0,0)] HALF_D_PLUS_2 [5790] [] [] [] [] [5792,5793,5794,5795] CONDITIONAL_S
DISCARD 5795 [(1,0)] 0 [5790] [] [] [] [] [5792,5793,5794,5795] CONDITIONAL_S
IDLE 5796 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 5797 [(0,1)] D [] [] [] [] [] [] none
MERGE 5798 [(0,1),(0,0)] D [] [5800,5801,5802,5803] [] [] [((0,0),(0,1))] [] none
DISCARD 5799 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5800 [(0,1),(0,0)] D [5798] [] [] [] [((0,0),(0,1))] [5800,5801,5802,5803] CONDITIONAL_S
Y_MEAS 5801 [(0,1)] HALF_D_PLUS_2 [5798] [] [] [] [] [5800,5801,5802,5803] CONDITIONAL_S
IDLE 5802 [(0,0)] HALF_D_PLUS_2 [5798] [] [] [] [] [5800,5801,5802,5803] CONDITIONAL_S
DISCARD 5803 [(0,1)] 0 [5798] [] [] [] [] [5800,5801,5802,5803] CONDITIONAL_S
IDLE 5804 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 5805 [(1,0)] D [] [] [] [] [] [] none
MERGE 5806 [(1,0),(0,0)] D [] [5808,5809,5810,5811] [] [] [((0,0),(1,0))] [] none
DISCARD 5807 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5808 [(1,0),(0,0)] D [5806] [] [] [] [((0,0),(1,0))] [5808,5809,5810,5811] CONDITIONAL_S
Y_MEAS 5809 [(1,0)] HALF_D_PLUS_2 [5806] [] [] [] [] [5808,5809,5810,5811] CONDITIONAL_S
IDLE 5810 [(0,0)] HALF_D_PLUS_2 [5806] [] [] [] [] [5808,5809,5810,5811] CONDITIONAL_S
DISCARD 5811 [(1,0)] 0 [5806] [] [] [] [] [5808,5809,5810,5811] CONDITIONAL_S
IDLE 5812 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 5813 [(0,1)] D [] [] [] [] [] [] none
MERGE 5814 [(0,1),(0,0)] D [] [5816,5817,5818,5819] [] [] [((0,0),(0,1))] [] none
DISCARD 5815 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5816 [(0,1),(0,0)] D [5814] [] [] [] [((0,0),(0,1))] [5816,5817,5818,5819] CONDITIONAL_S
Y_MEAS 5817 [(0,1)] HALF_D_PLUS_2 [5814] [] [] [] [] [5816,5817,5818,5819] CONDITIONAL_S
IDLE 5818 [(0,0)] HALF_D_PLUS_2 [5814] [] [] [] [] [5816,5817,5818,5819] CONDITIONAL_S
DISCARD 5819 [(0,1)] 0 [5814] [] [] [] [] [5816,5817,5818,5819] CONDITIONAL_S
IDLE 5820 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 5821 [(1,0)] D [] [] [] [] [] [] none
MERGE 5822 [(1,0),(0,0)] D [] [5824,5825,5826,5827] [] [] [((0,0),(1,0))] [] none
DISCARD 5823 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5824 [(1,0),(0,0)] D [5822] [] [] [] [((0,0),(1,0))] [5824,5825,5826,5827] CONDITIONAL_S
Y_MEAS 5825 [(1,0)] HALF_D_PLUS_2 [5822] [] [] [] [] [5824,5825,5826,5827] CONDITIONAL_S
IDLE 5826 [(0,0)] HALF_D_PLUS_2 [5822] [] [] [] [] [5824,5825,5826,5827] CONDITIONAL_S
DISCARD 5827 [(1,0)] 0 [5822] [] [] [] [] [5824,5825,5826,5827] CONDITIONAL_S
IDLE 5828 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 5829 [(0,1)] D [] [] [] [] [] [] none
MERGE 5830 [(0,1),(0,0)] D [] [5832,5833,5834,5835] [] [] [((0,0),(0,1))] [] none
DISCARD 5831 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5832 [(0,1),(0,0)] D [5830] [] [] [] [((0,0),(0,1))] [5832,5833,5834,5835] CONDITIONAL_S
Y_MEAS 5833 [(0,1)] HALF_D_PLUS_2 [5830] [] [] [] [] [5832,5833,5834,5835] CONDITIONAL_S
IDLE 5834 [(0,0)] HALF_D_PLUS_2 [5830] [] [] [] [] [5832,5833,5834,5835] CONDITIONAL_S
DISCARD 5835 [(0,1)] 0 [5830] [] [] [] [] [5832,5833,5834,5835] CONDITIONAL_S
IDLE 5836 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 5837 [(1,0)] D [] [] [] [] [] [] none
MERGE 5838 [(1,0),(0,0)] D [] [5840,5841,5842,5843] [] [] [((0,0),(1,0))] [] none
DISCARD 5839 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5840 [(1,0),(0,0)] D [5838] [] [] [] [((0,0),(1,0))] [5840,5841,5842,5843] CONDITIONAL_S
Y_MEAS 5841 [(1,0)] HALF_D_PLUS_2 [5838] [] [] [] [] [5840,5841,5842,5843] CONDITIONAL_S
IDLE 5842 [(0,0)] HALF_D_PLUS_2 [5838] [] [] [] [] [5840,5841,5842,5843] CONDITIONAL_S
DISCARD 5843 [(1,0)] 0 [5838] [] [] [] [] [5840,5841,5842,5843] CONDITIONAL_S
IDLE 5844 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 5845 [(0,1)] D [] [] [] [] [] [] none
MERGE 5846 [(0,1),(0,0)] D [] [5848,5849,5850,5851] [] [] [((0,0),(0,1))] [] none
DISCARD 5847 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5848 [(0,1),(0,0)] D [5846] [] [] [] [((0,0),(0,1))] [5848,5849,5850,5851] CONDITIONAL_S
Y_MEAS 5849 [(0,1)] HALF_D_PLUS_2 [5846] [] [] [] [] [5848,5849,5850,5851] CONDITIONAL_S
IDLE 5850 [(0,0)] HALF_D_PLUS_2 [5846] [] [] [] [] [5848,5849,5850,5851] CONDITIONAL_S
DISCARD 5851 [(0,1)] 0 [5846] [] [] [] [] [5848,5849,5850,5851] CONDITIONAL_S
IDLE 5852 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 5853 [(1,0)] D [] [] [] [] [] [] none
MERGE 5854 [(1,0),(0,0)] D [] [5856,5857,5858,5859] [] [] [((0,0),(1,0))] [] none
DISCARD 5855 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5856 [(1,0),(0,0)] D [5854] [] [] [] [((0,0),(1,0))] [5856,5857,5858,5859] CONDITIONAL_S
Y_MEAS 5857 [(1,0)] HALF_D_PLUS_2 [5854] [] [] [] [] [5856,5857,5858,5859] CONDITIONAL_S
IDLE 5858 [(0,0)] HALF_D_PLUS_2 [5854] [] [] [] [] [5856,5857,5858,5859] CONDITIONAL_S
DISCARD 5859 [(1,0)] 0 [5854] [] [] [] [] [5856,5857,5858,5859] CONDITIONAL_S
IDLE 5860 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 5861 [(0,1)] D [] [] [] [] [] [] none
MERGE 5862 [(0,1),(0,0)] D [] [5864,5865,5866,5867] [] [] [((0,0),(0,1))] [] none
DISCARD 5863 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5864 [(0,1),(0,0)] D [5862] [] [] [] [((0,0),(0,1))] [5864,5865,5866,5867] CONDITIONAL_S
Y_MEAS 5865 [(0,1)] HALF_D_PLUS_2 [5862] [] [] [] [] [5864,5865,5866,5867] CONDITIONAL_S
IDLE 5866 [(0,0)] HALF_D_PLUS_2 [5862] [] [] [] [] [5864,5865,5866,5867] CONDITIONAL_S
DISCARD 5867 [(0,1)] 0 [5862] [] [] [] [] [5864,5865,5866,5867] CONDITIONAL_S
IDLE 5868 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 5869 [(1,0)] D [] [] [] [] [] [] none
MERGE 5870 [(1,0),(0,0)] D [] [5872,5873,5874,5875] [] [] [((0,0),(1,0))] [] none
DISCARD 5871 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5872 [(1,0),(0,0)] D [5870] [] [] [] [((0,0),(1,0))] [5872,5873,5874,5875] CONDITIONAL_S
Y_MEAS 5873 [(1,0)] HALF_D_PLUS_2 [5870] [] [] [] [] [5872,5873,5874,5875] CONDITIONAL_S
IDLE 5874 [(0,0)] HALF_D_PLUS_2 [5870] [] [] [] [] [5872,5873,5874,5875] CONDITIONAL_S
DISCARD 5875 [(1,0)] 0 [5870] [] [] [] [] [5872,5873,5874,5875] CONDITIONAL_S
IDLE 5876 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 5877 [(0,1)] D [] [] [] [] [] [] none
MERGE 5878 [(0,1),(0,0)] D [] [5880,5881,5882,5883] [] [] [((0,0),(0,1))] [] none
DISCARD 5879 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5880 [(0,1),(0,0)] D [5878] [] [] [] [((0,0),(0,1))] [5880,5881,5882,5883] CONDITIONAL_S
Y_MEAS 5881 [(0,1)] HALF_D_PLUS_2 [5878] [] [] [] [] [5880,5881,5882,5883] CONDITIONAL_S
IDLE 5882 [(0,0)] HALF_D_PLUS_2 [5878] [] [] [] [] [5880,5881,5882,5883] CONDITIONAL_S
DISCARD 5883 [(0,1)] 0 [5878] [] [] [] [] [5880,5881,5882,5883] CONDITIONAL_S
IDLE 5884 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 5885 [(1,0)] D [] [] [] [] [] [] none
MERGE 5886 [(1,0),(0,0)] D [] [5888,5889,5890,5891] [] [] [((0,0),(1,0))] [] none
DISCARD 5887 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5888 [(1,0),(0,0)] D [5886] [] [] [] [((0,0),(1,0))] [5888,5889,5890,5891] CONDITIONAL_S
Y_MEAS 5889 [(1,0)] HALF_D_PLUS_2 [5886] [] [] [] [] [5888,5889,5890,5891] CONDITIONAL_S
IDLE 5890 [(0,0)] HALF_D_PLUS_2 [5886] [] [] [] [] [5888,5889,5890,5891] CONDITIONAL_S
DISCARD 5891 [(1,0)] 0 [5886] [] [] [] [] [5888,5889,5890,5891] CONDITIONAL_S
IDLE 5892 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 5893 [(0,1)] D [] [] [] [] [] [] none
MERGE 5894 [(0,1),(0,0)] D [] [5896,5897,5898,5899] [] [] [((0,0),(0,1))] [] none
DISCARD 5895 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5896 [(0,1),(0,0)] D [5894] [] [] [] [((0,0),(0,1))] [5896,5897,5898,5899] CONDITIONAL_S
Y_MEAS 5897 [(0,1)] HALF_D_PLUS_2 [5894] [] [] [] [] [5896,5897,5898,5899] CONDITIONAL_S
IDLE 5898 [(0,0)] HALF_D_PLUS_2 [5894] [] [] [] [] [5896,5897,5898,5899] CONDITIONAL_S
DISCARD 5899 [(0,1)] 0 [5894] [] [] [] [] [5896,5897,5898,5899] CONDITIONAL_S
IDLE 5900 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 5901 [(1,0)] D [] [] [] [] [] [] none
MERGE 5902 [(1,0),(0,0)] D [] [5904,5905,5906,5907] [] [] [((0,0),(1,0))] [] none
DISCARD 5903 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5904 [(1,0),(0,0)] D [5902] [] [] [] [((0,0),(1,0))] [5904,5905,5906,5907] CONDITIONAL_S
Y_MEAS 5905 [(1,0)] HALF_D_PLUS_2 [5902] [] [] [] [] [5904,5905,5906,5907] CONDITIONAL_S
IDLE 5906 [(0,0)] HALF_D_PLUS_2 [5902] [] [] [] [] [5904,5905,5906,5907] CONDITIONAL_S
DISCARD 5907 [(1,0)] 0 [5902] [] [] [] [] [5904,5905,5906,5907] CONDITIONAL_S
IDLE 5908 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 5909 [(0,1)] D [] [] [] [] [] [] none
MERGE 5910 [(0,1),(0,0)] D [] [5912,5913,5914,5915] [] [] [((0,0),(0,1))] [] none
DISCARD 5911 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5912 [(0,1),(0,0)] D [5910] [] [] [] [((0,0),(0,1))] [5912,5913,5914,5915] CONDITIONAL_S
Y_MEAS 5913 [(0,1)] HALF_D_PLUS_2 [5910] [] [] [] [] [5912,5913,5914,5915] CONDITIONAL_S
IDLE 5914 [(0,0)] HALF_D_PLUS_2 [5910] [] [] [] [] [5912,5913,5914,5915] CONDITIONAL_S
DISCARD 5915 [(0,1)] 0 [5910] [] [] [] [] [5912,5913,5914,5915] CONDITIONAL_S
IDLE 5916 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 5917 [(1,0)] D [] [] [] [] [] [] none
MERGE 5918 [(1,0),(0,0)] D [] [5920,5921,5922,5923] [] [] [((0,0),(1,0))] [] none
DISCARD 5919 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5920 [(1,0),(0,0)] D [5918] [] [] [] [((0,0),(1,0))] [5920,5921,5922,5923] CONDITIONAL_S
Y_MEAS 5921 [(1,0)] HALF_D_PLUS_2 [5918] [] [] [] [] [5920,5921,5922,5923] CONDITIONAL_S
IDLE 5922 [(0,0)] HALF_D_PLUS_2 [5918] [] [] [] [] [5920,5921,5922,5923] CONDITIONAL_S
DISCARD 5923 [(1,0)] 0 [5918] [] [] [] [] [5920,5921,5922,5923] CONDITIONAL_S
IDLE 5924 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 5925 [(0,1)] D [] [] [] [] [] [] none
MERGE 5926 [(0,1),(0,0)] D [] [5928,5929,5930,5931] [] [] [((0,0),(0,1))] [] none
DISCARD 5927 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5928 [(0,1),(0,0)] D [5926] [] [] [] [((0,0),(0,1))] [5928,5929,5930,5931] CONDITIONAL_S
Y_MEAS 5929 [(0,1)] HALF_D_PLUS_2 [5926] [] [] [] [] [5928,5929,5930,5931] CONDITIONAL_S
IDLE 5930 [(0,0)] HALF_D_PLUS_2 [5926] [] [] [] [] [5928,5929,5930,5931] CONDITIONAL_S
DISCARD 5931 [(0,1)] 0 [5926] [] [] [] [] [5928,5929,5930,5931] CONDITIONAL_S
IDLE 5932 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 5933 [(1,0)] D [] [] [] [] [] [] none
MERGE 5934 [(1,0),(0,0)] D [] [5936,5937,5938,5939] [] [] [((0,0),(1,0))] [] none
DISCARD 5935 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5936 [(1,0),(0,0)] D [5934] [] [] [] [((0,0),(1,0))] [5936,5937,5938,5939] CONDITIONAL_S
Y_MEAS 5937 [(1,0)] HALF_D_PLUS_2 [5934] [] [] [] [] [5936,5937,5938,5939] CONDITIONAL_S
IDLE 5938 [(0,0)] HALF_D_PLUS_2 [5934] [] [] [] [] [5936,5937,5938,5939] CONDITIONAL_S
DISCARD 5939 [(1,0)] 0 [5934] [] [] [] [] [5936,5937,5938,5939] CONDITIONAL_S
IDLE 5940 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 5941 [(0,1)] D [] [] [] [] [] [] none
MERGE 5942 [(0,1),(0,0)] D [] [5944,5945,5946,5947] [] [] [((0,0),(0,1))] [] none
DISCARD 5943 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5944 [(0,1),(0,0)] D [5942] [] [] [] [((0,0),(0,1))] [5944,5945,5946,5947] CONDITIONAL_S
Y_MEAS 5945 [(0,1)] HALF_D_PLUS_2 [5942] [] [] [] [] [5944,5945,5946,5947] CONDITIONAL_S
IDLE 5946 [(0,0)] HALF_D_PLUS_2 [5942] [] [] [] [] [5944,5945,5946,5947] CONDITIONAL_S
DISCARD 5947 [(0,1)] 0 [5942] [] [] [] [] [5944,5945,5946,5947] CONDITIONAL_S
IDLE 5948 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 5949 [(1,0)] D [] [] [] [] [] [] none
MERGE 5950 [(1,0),(0,0)] D [] [5952,5953,5954,5955] [] [] [((0,0),(1,0))] [] none
DISCARD 5951 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5952 [(1,0),(0,0)] D [5950] [] [] [] [((0,0),(1,0))] [5952,5953,5954,5955] CONDITIONAL_S
Y_MEAS 5953 [(1,0)] HALF_D_PLUS_2 [5950] [] [] [] [] [5952,5953,5954,5955] CONDITIONAL_S
IDLE 5954 [(0,0)] HALF_D_PLUS_2 [5950] [] [] [] [] [5952,5953,5954,5955] CONDITIONAL_S
DISCARD 5955 [(1,0)] 0 [5950] [] [] [] [] [5952,5953,5954,5955] CONDITIONAL_S
IDLE 5956 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 5957 [(0,1)] D [] [] [] [] [] [] none
MERGE 5958 [(0,1),(0,0)] D [] [5960,5961,5962,5963] [] [] [((0,0),(0,1))] [] none
DISCARD 5959 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5960 [(0,1),(0,0)] D [5958] [] [] [] [((0,0),(0,1))] [5960,5961,5962,5963] CONDITIONAL_S
Y_MEAS 5961 [(0,1)] HALF_D_PLUS_2 [5958] [] [] [] [] [5960,5961,5962,5963] CONDITIONAL_S
IDLE 5962 [(0,0)] HALF_D_PLUS_2 [5958] [] [] [] [] [5960,5961,5962,5963] CONDITIONAL_S
DISCARD 5963 [(0,1)] 0 [5958] [] [] [] [] [5960,5961,5962,5963] CONDITIONAL_S
IDLE 5964 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 5965 [(1,0)] D [] [] [] [] [] [] none
MERGE 5966 [(1,0),(0,0)] D [] [5968,5969,5970,5971] [] [] [((0,0),(1,0))] [] none
DISCARD 5967 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5968 [(1,0),(0,0)] D [5966] [] [] [] [((0,0),(1,0))] [5968,5969,5970,5971] CONDITIONAL_S
Y_MEAS 5969 [(1,0)] HALF_D_PLUS_2 [5966] [] [] [] [] [5968,5969,5970,5971] CONDITIONAL_S
IDLE 5970 [(0,0)] HALF_D_PLUS_2 [5966] [] [] [] [] [5968,5969,5970,5971] CONDITIONAL_S
DISCARD 5971 [(1,0)] 0 [5966] [] [] [] [] [5968,5969,5970,5971] CONDITIONAL_S
IDLE 5972 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 5973 [(0,1)] D [] [] [] [] [] [] none
MERGE 5974 [(0,1),(0,0)] D [] [5976,5977,5978,5979] [] [] [((0,0),(0,1))] [] none
DISCARD 5975 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5976 [(0,1),(0,0)] D [5974] [] [] [] [((0,0),(0,1))] [5976,5977,5978,5979] CONDITIONAL_S
Y_MEAS 5977 [(0,1)] HALF_D_PLUS_2 [5974] [] [] [] [] [5976,5977,5978,5979] CONDITIONAL_S
IDLE 5978 [(0,0)] HALF_D_PLUS_2 [5974] [] [] [] [] [5976,5977,5978,5979] CONDITIONAL_S
DISCARD 5979 [(0,1)] 0 [5974] [] [] [] [] [5976,5977,5978,5979] CONDITIONAL_S
IDLE 5980 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 5981 [(1,0)] D [] [] [] [] [] [] none
MERGE 5982 [(1,0),(0,0)] D [] [5984,5985,5986,5987] [] [] [((0,0),(1,0))] [] none
DISCARD 5983 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5984 [(1,0),(0,0)] D [5982] [] [] [] [((0,0),(1,0))] [5984,5985,5986,5987] CONDITIONAL_S
Y_MEAS 5985 [(1,0)] HALF_D_PLUS_2 [5982] [] [] [] [] [5984,5985,5986,5987] CONDITIONAL_S
IDLE 5986 [(0,0)] HALF_D_PLUS_2 [5982] [] [] [] [] [5984,5985,5986,5987] CONDITIONAL_S
DISCARD 5987 [(1,0)] 0 [5982] [] [] [] [] [5984,5985,5986,5987] CONDITIONAL_S
IDLE 5988 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 5989 [(0,1)] D [] [] [] [] [] [] none
MERGE 5990 [(0,1),(0,0)] D [] [5992,5993,5994,5995] [] [] [((0,0),(0,1))] [] none
DISCARD 5991 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5992 [(0,1),(0,0)] D [5990] [] [] [] [((0,0),(0,1))] [5992,5993,5994,5995] CONDITIONAL_S
Y_MEAS 5993 [(0,1)] HALF_D_PLUS_2 [5990] [] [] [] [] [5992,5993,5994,5995] CONDITIONAL_S
IDLE 5994 [(0,0)] HALF_D_PLUS_2 [5990] [] [] [] [] [5992,5993,5994,5995] CONDITIONAL_S
DISCARD 5995 [(0,1)] 0 [5990] [] [] [] [] [5992,5993,5994,5995] CONDITIONAL_S
IDLE 5996 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 5997 [(1,0)] D [] [] [] [] [] [] none
MERGE 5998 [(1,0),(0,0)] D [] [6000,6001,6002,6003] [] [] [((0,0),(1,0))] [] none
DISCARD 5999 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6000 [(1,0),(0,0)] D [5998] [] [] [] [((0,0),(1,0))] [6000,6001,6002,6003] CONDITIONAL_S
Y_MEAS 6001 [(1,0)] HALF_D_PLUS_2 [5998] [] [] [] [] [6000,6001,6002,6003] CONDITIONAL_S
IDLE 6002 [(0,0)] HALF_D_PLUS_2 [5998] [] [] [] [] [6000,6001,6002,6003] CONDITIONAL_S
DISCARD 6003 [(1,0)] 0 [5998] [] [] [] [] [6000,6001,6002,6003] CONDITIONAL_S
IDLE 6004 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 6005 [(0,1)] D [] [] [] [] [] [] none
MERGE 6006 [(0,1),(0,0)] D [] [6008,6009,6010,6011] [] [] [((0,0),(0,1))] [] none
DISCARD 6007 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6008 [(0,1),(0,0)] D [6006] [] [] [] [((0,0),(0,1))] [6008,6009,6010,6011] CONDITIONAL_S
Y_MEAS 6009 [(0,1)] HALF_D_PLUS_2 [6006] [] [] [] [] [6008,6009,6010,6011] CONDITIONAL_S
IDLE 6010 [(0,0)] HALF_D_PLUS_2 [6006] [] [] [] [] [6008,6009,6010,6011] CONDITIONAL_S
DISCARD 6011 [(0,1)] 0 [6006] [] [] [] [] [6008,6009,6010,6011] CONDITIONAL_S
IDLE 6012 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 6013 [(1,0)] D [] [] [] [] [] [] none
MERGE 6014 [(1,0),(0,0)] D [] [6016,6017,6018,6019] [] [] [((0,0),(1,0))] [] none
DISCARD 6015 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6016 [(1,0),(0,0)] D [6014] [] [] [] [((0,0),(1,0))] [6016,6017,6018,6019] CONDITIONAL_S
Y_MEAS 6017 [(1,0)] HALF_D_PLUS_2 [6014] [] [] [] [] [6016,6017,6018,6019] CONDITIONAL_S
IDLE 6018 [(0,0)] HALF_D_PLUS_2 [6014] [] [] [] [] [6016,6017,6018,6019] CONDITIONAL_S
DISCARD 6019 [(1,0)] 0 [6014] [] [] [] [] [6016,6017,6018,6019] CONDITIONAL_S
IDLE 6020 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 6021 [(0,1)] D [] [] [] [] [] [] none
MERGE 6022 [(0,1),(0,0)] D [] [6024,6025,6026,6027] [] [] [((0,0),(0,1))] [] none
DISCARD 6023 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6024 [(0,1),(0,0)] D [6022] [] [] [] [((0,0),(0,1))] [6024,6025,6026,6027] CONDITIONAL_S
Y_MEAS 6025 [(0,1)] HALF_D_PLUS_2 [6022] [] [] [] [] [6024,6025,6026,6027] CONDITIONAL_S
IDLE 6026 [(0,0)] HALF_D_PLUS_2 [6022] [] [] [] [] [6024,6025,6026,6027] CONDITIONAL_S
DISCARD 6027 [(0,1)] 0 [6022] [] [] [] [] [6024,6025,6026,6027] CONDITIONAL_S
IDLE 6028 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 6029 [(1,0)] D [] [] [] [] [] [] none
MERGE 6030 [(1,0),(0,0)] D [] [6032,6033,6034,6035] [] [] [((0,0),(1,0))] [] none
DISCARD 6031 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6032 [(1,0),(0,0)] D [6030] [] [] [] [((0,0),(1,0))] [6032,6033,6034,6035] CONDITIONAL_S
Y_MEAS 6033 [(1,0)] HALF_D_PLUS_2 [6030] [] [] [] [] [6032,6033,6034,6035] CONDITIONAL_S
IDLE 6034 [(0,0)] HALF_D_PLUS_2 [6030] [] [] [] [] [6032,6033,6034,6035] CONDITIONAL_S
DISCARD 6035 [(1,0)] 0 [6030] [] [] [] [] [6032,6033,6034,6035] CONDITIONAL_S
IDLE 6036 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 6037 [(0,1)] D [] [] [] [] [] [] none
MERGE 6038 [(0,1),(0,0)] D [] [6040,6041,6042,6043] [] [] [((0,0),(0,1))] [] none
DISCARD 6039 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6040 [(0,1),(0,0)] D [6038] [] [] [] [((0,0),(0,1))] [6040,6041,6042,6043] CONDITIONAL_S
Y_MEAS 6041 [(0,1)] HALF_D_PLUS_2 [6038] [] [] [] [] [6040,6041,6042,6043] CONDITIONAL_S
IDLE 6042 [(0,0)] HALF_D_PLUS_2 [6038] [] [] [] [] [6040,6041,6042,6043] CONDITIONAL_S
DISCARD 6043 [(0,1)] 0 [6038] [] [] [] [] [6040,6041,6042,6043] CONDITIONAL_S
IDLE 6044 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 6045 [(1,0)] D [] [] [] [] [] [] none
MERGE 6046 [(1,0),(0,0)] D [] [6048,6049,6050,6051] [] [] [((0,0),(1,0))] [] none
DISCARD 6047 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6048 [(1,0),(0,0)] D [6046] [] [] [] [((0,0),(1,0))] [6048,6049,6050,6051] CONDITIONAL_S
Y_MEAS 6049 [(1,0)] HALF_D_PLUS_2 [6046] [] [] [] [] [6048,6049,6050,6051] CONDITIONAL_S
IDLE 6050 [(0,0)] HALF_D_PLUS_2 [6046] [] [] [] [] [6048,6049,6050,6051] CONDITIONAL_S
DISCARD 6051 [(1,0)] 0 [6046] [] [] [] [] [6048,6049,6050,6051] CONDITIONAL_S
IDLE 6052 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 6053 [(0,1)] D [] [] [] [] [] [] none
MERGE 6054 [(0,1),(0,0)] D [] [6056,6057,6058,6059] [] [] [((0,0),(0,1))] [] none
DISCARD 6055 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6056 [(0,1),(0,0)] D [6054] [] [] [] [((0,0),(0,1))] [6056,6057,6058,6059] CONDITIONAL_S
Y_MEAS 6057 [(0,1)] HALF_D_PLUS_2 [6054] [] [] [] [] [6056,6057,6058,6059] CONDITIONAL_S
IDLE 6058 [(0,0)] HALF_D_PLUS_2 [6054] [] [] [] [] [6056,6057,6058,6059] CONDITIONAL_S
DISCARD 6059 [(0,1)] 0 [6054] [] [] [] [] [6056,6057,6058,6059] CONDITIONAL_S
IDLE 6060 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 6061 [(1,0)] D [] [] [] [] [] [] none
MERGE 6062 [(1,0),(0,0)] D [] [6064,6065,6066,6067] [] [] [((0,0),(1,0))] [] none
DISCARD 6063 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6064 [(1,0),(0,0)] D [6062] [] [] [] [((0,0),(1,0))] [6064,6065,6066,6067] CONDITIONAL_S
Y_MEAS 6065 [(1,0)] HALF_D_PLUS_2 [6062] [] [] [] [] [6064,6065,6066,6067] CONDITIONAL_S
IDLE 6066 [(0,0)] HALF_D_PLUS_2 [6062] [] [] [] [] [6064,6065,6066,6067] CONDITIONAL_S
DISCARD 6067 [(1,0)] 0 [6062] [] [] [] [] [6064,6065,6066,6067] CONDITIONAL_S
IDLE 6068 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 6069 [(0,1)] D [] [] [] [] [] [] none
MERGE 6070 [(0,1),(0,0)] D [] [6072,6073,6074,6075] [] [] [((0,0),(0,1))] [] none
DISCARD 6071 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6072 [(0,1),(0,0)] D [6070] [] [] [] [((0,0),(0,1))] [6072,6073,6074,6075] CONDITIONAL_S
Y_MEAS 6073 [(0,1)] HALF_D_PLUS_2 [6070] [] [] [] [] [6072,6073,6074,6075] CONDITIONAL_S
IDLE 6074 [(0,0)] HALF_D_PLUS_2 [6070] [] [] [] [] [6072,6073,6074,6075] CONDITIONAL_S
DISCARD 6075 [(0,1)] 0 [6070] [] [] [] [] [6072,6073,6074,6075] CONDITIONAL_S
IDLE 6076 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 6077 [(1,0)] D [] [] [] [] [] [] none
MERGE 6078 [(1,0),(0,0)] D [] [6080,6081,6082,6083] [] [] [((0,0),(1,0))] [] none
DISCARD 6079 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6080 [(1,0),(0,0)] D [6078] [] [] [] [((0,0),(1,0))] [6080,6081,6082,6083] CONDITIONAL_S
Y_MEAS 6081 [(1,0)] HALF_D_PLUS_2 [6078] [] [] [] [] [6080,6081,6082,6083] CONDITIONAL_S
IDLE 6082 [(0,0)] HALF_D_PLUS_2 [6078] [] [] [] [] [6080,6081,6082,6083] CONDITIONAL_S
DISCARD 6083 [(1,0)] 0 [6078] [] [] [] [] [6080,6081,6082,6083] CONDITIONAL_S
IDLE 6084 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 6085 [(0,1)] D [] [] [] [] [] [] none
MERGE 6086 [(0,1),(0,0)] D [] [6088,6089,6090,6091] [] [] [((0,0),(0,1))] [] none
DISCARD 6087 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6088 [(0,1),(0,0)] D [6086] [] [] [] [((0,0),(0,1))] [6088,6089,6090,6091] CONDITIONAL_S
Y_MEAS 6089 [(0,1)] HALF_D_PLUS_2 [6086] [] [] [] [] [6088,6089,6090,6091] CONDITIONAL_S
IDLE 6090 [(0,0)] HALF_D_PLUS_2 [6086] [] [] [] [] [6088,6089,6090,6091] CONDITIONAL_S
DISCARD 6091 [(0,1)] 0 [6086] [] [] [] [] [6088,6089,6090,6091] CONDITIONAL_S
IDLE 6092 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 6093 [(1,0)] D [] [] [] [] [] [] none
MERGE 6094 [(1,0),(0,0)] D [] [6096,6097,6098,6099] [] [] [((0,0),(1,0))] [] none
DISCARD 6095 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6096 [(1,0),(0,0)] D [6094] [] [] [] [((0,0),(1,0))] [6096,6097,6098,6099] CONDITIONAL_S
Y_MEAS 6097 [(1,0)] HALF_D_PLUS_2 [6094] [] [] [] [] [6096,6097,6098,6099] CONDITIONAL_S
IDLE 6098 [(0,0)] HALF_D_PLUS_2 [6094] [] [] [] [] [6096,6097,6098,6099] CONDITIONAL_S
DISCARD 6099 [(1,0)] 0 [6094] [] [] [] [] [6096,6097,6098,6099] CONDITIONAL_S
IDLE 6100 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 6101 [(0,1)] D [] [] [] [] [] [] none
MERGE 6102 [(0,1),(0,0)] D [] [6104,6105,6106,6107] [] [] [((0,0),(0,1))] [] none
DISCARD 6103 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6104 [(0,1),(0,0)] D [6102] [] [] [] [((0,0),(0,1))] [6104,6105,6106,6107] CONDITIONAL_S
Y_MEAS 6105 [(0,1)] HALF_D_PLUS_2 [6102] [] [] [] [] [6104,6105,6106,6107] CONDITIONAL_S
IDLE 6106 [(0,0)] HALF_D_PLUS_2 [6102] [] [] [] [] [6104,6105,6106,6107] CONDITIONAL_S
DISCARD 6107 [(0,1)] 0 [6102] [] [] [] [] [6104,6105,6106,6107] CONDITIONAL_S
IDLE 6108 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 6109 [(1,0)] D [] [] [] [] [] [] none
MERGE 6110 [(1,0),(0,0)] D [] [6112,6113,6114,6115] [] [] [((0,0),(1,0))] [] none
DISCARD 6111 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6112 [(1,0),(0,0)] D [6110] [] [] [] [((0,0),(1,0))] [6112,6113,6114,6115] CONDITIONAL_S
Y_MEAS 6113 [(1,0)] HALF_D_PLUS_2 [6110] [] [] [] [] [6112,6113,6114,6115] CONDITIONAL_S
IDLE 6114 [(0,0)] HALF_D_PLUS_2 [6110] [] [] [] [] [6112,6113,6114,6115] CONDITIONAL_S
DISCARD 6115 [(1,0)] 0 [6110] [] [] [] [] [6112,6113,6114,6115] CONDITIONAL_S
IDLE 6116 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 6117 [(0,1)] D [] [] [] [] [] [] none
MERGE 6118 [(0,1),(0,0)] D [] [6120,6121,6122,6123] [] [] [((0,0),(0,1))] [] none
DISCARD 6119 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6120 [(0,1),(0,0)] D [6118] [] [] [] [((0,0),(0,1))] [6120,6121,6122,6123] CONDITIONAL_S
Y_MEAS 6121 [(0,1)] HALF_D_PLUS_2 [6118] [] [] [] [] [6120,6121,6122,6123] CONDITIONAL_S
IDLE 6122 [(0,0)] HALF_D_PLUS_2 [6118] [] [] [] [] [6120,6121,6122,6123] CONDITIONAL_S
DISCARD 6123 [(0,1)] 0 [6118] [] [] [] [] [6120,6121,6122,6123] CONDITIONAL_S
IDLE 6124 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 6125 [(1,0)] D [] [] [] [] [] [] none
MERGE 6126 [(1,0),(0,0)] D [] [6128,6129,6130,6131] [] [] [((0,0),(1,0))] [] none
DISCARD 6127 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6128 [(1,0),(0,0)] D [6126] [] [] [] [((0,0),(1,0))] [6128,6129,6130,6131] CONDITIONAL_S
Y_MEAS 6129 [(1,0)] HALF_D_PLUS_2 [6126] [] [] [] [] [6128,6129,6130,6131] CONDITIONAL_S
IDLE 6130 [(0,0)] HALF_D_PLUS_2 [6126] [] [] [] [] [6128,6129,6130,6131] CONDITIONAL_S
DISCARD 6131 [(1,0)] 0 [6126] [] [] [] [] [6128,6129,6130,6131] CONDITIONAL_S
IDLE 6132 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 6133 [(0,1)] D [] [] [] [] [] [] none
MERGE 6134 [(0,1),(0,0)] D [] [6136,6137,6138,6139] [] [] [((0,0),(0,1))] [] none
DISCARD 6135 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6136 [(0,1),(0,0)] D [6134] [] [] [] [((0,0),(0,1))] [6136,6137,6138,6139] CONDITIONAL_S
Y_MEAS 6137 [(0,1)] HALF_D_PLUS_2 [6134] [] [] [] [] [6136,6137,6138,6139] CONDITIONAL_S
IDLE 6138 [(0,0)] HALF_D_PLUS_2 [6134] [] [] [] [] [6136,6137,6138,6139] CONDITIONAL_S
DISCARD 6139 [(0,1)] 0 [6134] [] [] [] [] [6136,6137,6138,6139] CONDITIONAL_S
IDLE 6140 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 6141 [(1,0)] D [] [] [] [] [] [] none
MERGE 6142 [(1,0),(0,0)] D [] [6144,6145,6146,6147] [] [] [((0,0),(1,0))] [] none
DISCARD 6143 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6144 [(1,0),(0,0)] D [6142] [] [] [] [((0,0),(1,0))] [6144,6145,6146,6147] CONDITIONAL_S
Y_MEAS 6145 [(1,0)] HALF_D_PLUS_2 [6142] [] [] [] [] [6144,6145,6146,6147] CONDITIONAL_S
IDLE 6146 [(0,0)] HALF_D_PLUS_2 [6142] [] [] [] [] [6144,6145,6146,6147] CONDITIONAL_S
DISCARD 6147 [(1,0)] 0 [6142] [] [] [] [] [6144,6145,6146,6147] CONDITIONAL_S
IDLE 6148 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 6149 [(0,1)] D [] [] [] [] [] [] none
MERGE 6150 [(0,1),(0,0)] D [] [6152,6153,6154,6155] [] [] [((0,0),(0,1))] [] none
DISCARD 6151 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6152 [(0,1),(0,0)] D [6150] [] [] [] [((0,0),(0,1))] [6152,6153,6154,6155] CONDITIONAL_S
Y_MEAS 6153 [(0,1)] HALF_D_PLUS_2 [6150] [] [] [] [] [6152,6153,6154,6155] CONDITIONAL_S
IDLE 6154 [(0,0)] HALF_D_PLUS_2 [6150] [] [] [] [] [6152,6153,6154,6155] CONDITIONAL_S
DISCARD 6155 [(0,1)] 0 [6150] [] [] [] [] [6152,6153,6154,6155] CONDITIONAL_S
IDLE 6156 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 6157 [(1,0)] D [] [] [] [] [] [] none
MERGE 6158 [(1,0),(0,0)] D [] [6160,6161,6162,6163] [] [] [((0,0),(1,0))] [] none
DISCARD 6159 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6160 [(1,0),(0,0)] D [6158] [] [] [] [((0,0),(1,0))] [6160,6161,6162,6163] CONDITIONAL_S
Y_MEAS 6161 [(1,0)] HALF_D_PLUS_2 [6158] [] [] [] [] [6160,6161,6162,6163] CONDITIONAL_S
IDLE 6162 [(0,0)] HALF_D_PLUS_2 [6158] [] [] [] [] [6160,6161,6162,6163] CONDITIONAL_S
DISCARD 6163 [(1,0)] 0 [6158] [] [] [] [] [6160,6161,6162,6163] CONDITIONAL_S
IDLE 6164 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 6165 [(0,1)] D [] [] [] [] [] [] none
MERGE 6166 [(0,1),(0,0)] D [] [6168,6169,6170,6171] [] [] [((0,0),(0,1))] [] none
DISCARD 6167 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6168 [(0,1),(0,0)] D [6166] [] [] [] [((0,0),(0,1))] [6168,6169,6170,6171] CONDITIONAL_S
Y_MEAS 6169 [(0,1)] HALF_D_PLUS_2 [6166] [] [] [] [] [6168,6169,6170,6171] CONDITIONAL_S
IDLE 6170 [(0,0)] HALF_D_PLUS_2 [6166] [] [] [] [] [6168,6169,6170,6171] CONDITIONAL_S
DISCARD 6171 [(0,1)] 0 [6166] [] [] [] [] [6168,6169,6170,6171] CONDITIONAL_S
IDLE 6172 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 6173 [(1,0)] D [] [] [] [] [] [] none
MERGE 6174 [(1,0),(0,0)] D [] [6176,6177,6178,6179] [] [] [((0,0),(1,0))] [] none
DISCARD 6175 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6176 [(1,0),(0,0)] D [6174] [] [] [] [((0,0),(1,0))] [6176,6177,6178,6179] CONDITIONAL_S
Y_MEAS 6177 [(1,0)] HALF_D_PLUS_2 [6174] [] [] [] [] [6176,6177,6178,6179] CONDITIONAL_S
IDLE 6178 [(0,0)] HALF_D_PLUS_2 [6174] [] [] [] [] [6176,6177,6178,6179] CONDITIONAL_S
DISCARD 6179 [(1,0)] 0 [6174] [] [] [] [] [6176,6177,6178,6179] CONDITIONAL_S
IDLE 6180 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 6181 [(0,1)] D [] [] [] [] [] [] none
MERGE 6182 [(0,1),(0,0)] D [] [6184,6185,6186,6187] [] [] [((0,0),(0,1))] [] none
DISCARD 6183 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6184 [(0,1),(0,0)] D [6182] [] [] [] [((0,0),(0,1))] [6184,6185,6186,6187] CONDITIONAL_S
Y_MEAS 6185 [(0,1)] HALF_D_PLUS_2 [6182] [] [] [] [] [6184,6185,6186,6187] CONDITIONAL_S
IDLE 6186 [(0,0)] HALF_D_PLUS_2 [6182] [] [] [] [] [6184,6185,6186,6187] CONDITIONAL_S
DISCARD 6187 [(0,1)] 0 [6182] [] [] [] [] [6184,6185,6186,6187] CONDITIONAL_S
IDLE 6188 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 6189 [(1,0)] D [] [] [] [] [] [] none
MERGE 6190 [(1,0),(0,0)] D [] [6192,6193,6194,6195] [] [] [((0,0),(1,0))] [] none
DISCARD 6191 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6192 [(1,0),(0,0)] D [6190] [] [] [] [((0,0),(1,0))] [6192,6193,6194,6195] CONDITIONAL_S
Y_MEAS 6193 [(1,0)] HALF_D_PLUS_2 [6190] [] [] [] [] [6192,6193,6194,6195] CONDITIONAL_S
IDLE 6194 [(0,0)] HALF_D_PLUS_2 [6190] [] [] [] [] [6192,6193,6194,6195] CONDITIONAL_S
DISCARD 6195 [(1,0)] 0 [6190] [] [] [] [] [6192,6193,6194,6195] CONDITIONAL_S
IDLE 6196 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 6197 [(0,1)] D [] [] [] [] [] [] none
MERGE 6198 [(0,1),(0,0)] D [] [6200,6201,6202,6203] [] [] [((0,0),(0,1))] [] none
DISCARD 6199 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6200 [(0,1),(0,0)] D [6198] [] [] [] [((0,0),(0,1))] [6200,6201,6202,6203] CONDITIONAL_S
Y_MEAS 6201 [(0,1)] HALF_D_PLUS_2 [6198] [] [] [] [] [6200,6201,6202,6203] CONDITIONAL_S
IDLE 6202 [(0,0)] HALF_D_PLUS_2 [6198] [] [] [] [] [6200,6201,6202,6203] CONDITIONAL_S
DISCARD 6203 [(0,1)] 0 [6198] [] [] [] [] [6200,6201,6202,6203] CONDITIONAL_S
IDLE 6204 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 6205 [(1,0)] D [] [] [] [] [] [] none
MERGE 6206 [(1,0),(0,0)] D [] [6208,6209,6210,6211] [] [] [((0,0),(1,0))] [] none
DISCARD 6207 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6208 [(1,0),(0,0)] D [6206] [] [] [] [((0,0),(1,0))] [6208,6209,6210,6211] CONDITIONAL_S
Y_MEAS 6209 [(1,0)] HALF_D_PLUS_2 [6206] [] [] [] [] [6208,6209,6210,6211] CONDITIONAL_S
IDLE 6210 [(0,0)] HALF_D_PLUS_2 [6206] [] [] [] [] [6208,6209,6210,6211] CONDITIONAL_S
DISCARD 6211 [(1,0)] 0 [6206] [] [] [] [] [6208,6209,6210,6211] CONDITIONAL_S
IDLE 6212 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 6213 [(0,1)] D [] [] [] [] [] [] none
MERGE 6214 [(0,1),(0,0)] D [] [6216,6217,6218,6219] [] [] [((0,0),(0,1))] [] none
DISCARD 6215 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6216 [(0,1),(0,0)] D [6214] [] [] [] [((0,0),(0,1))] [6216,6217,6218,6219] CONDITIONAL_S
Y_MEAS 6217 [(0,1)] HALF_D_PLUS_2 [6214] [] [] [] [] [6216,6217,6218,6219] CONDITIONAL_S
IDLE 6218 [(0,0)] HALF_D_PLUS_2 [6214] [] [] [] [] [6216,6217,6218,6219] CONDITIONAL_S
DISCARD 6219 [(0,1)] 0 [6214] [] [] [] [] [6216,6217,6218,6219] CONDITIONAL_S
IDLE 6220 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 6221 [(1,0)] D [] [] [] [] [] [] none
MERGE 6222 [(1,0),(0,0)] D [] [6224,6225,6226,6227] [] [] [((0,0),(1,0))] [] none
DISCARD 6223 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6224 [(1,0),(0,0)] D [6222] [] [] [] [((0,0),(1,0))] [6224,6225,6226,6227] CONDITIONAL_S
Y_MEAS 6225 [(1,0)] HALF_D_PLUS_2 [6222] [] [] [] [] [6224,6225,6226,6227] CONDITIONAL_S
IDLE 6226 [(0,0)] HALF_D_PLUS_2 [6222] [] [] [] [] [6224,6225,6226,6227] CONDITIONAL_S
DISCARD 6227 [(1,0)] 0 [6222] [] [] [] [] [6224,6225,6226,6227] CONDITIONAL_S
IDLE 6228 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 6229 [(0,1)] D [] [] [] [] [] [] none
MERGE 6230 [(0,1),(0,0)] D [] [6232,6233,6234,6235] [] [] [((0,0),(0,1))] [] none
DISCARD 6231 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6232 [(0,1),(0,0)] D [6230] [] [] [] [((0,0),(0,1))] [6232,6233,6234,6235] CONDITIONAL_S
Y_MEAS 6233 [(0,1)] HALF_D_PLUS_2 [6230] [] [] [] [] [6232,6233,6234,6235] CONDITIONAL_S
IDLE 6234 [(0,0)] HALF_D_PLUS_2 [6230] [] [] [] [] [6232,6233,6234,6235] CONDITIONAL_S
DISCARD 6235 [(0,1)] 0 [6230] [] [] [] [] [6232,6233,6234,6235] CONDITIONAL_S
INJECT_T 6236 [(1,0)] D [] [] [] [] [] [] none
MERGE 6237 [(1,0),(0,0)] D [] [6240,6241,6242,6239] [] [] [((0,0),(1,0))] [] none
DISCARD 6238 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6239 [(1,0),(0,0)] D [6237] [] [] [] [((0,0),(1,0))] [6240,6241,6242,6239] CONDITIONAL_S
Y_MEAS 6240 [(1,0)] HALF_D_PLUS_2 [6237] [] [] [] [] [6240,6241,6242,6239] CONDITIONAL_S
IDLE 6241 [(0,0)] HALF_D_PLUS_2 [6237] [] [] [] [] [6240,6241,6242,6239] CONDITIONAL_S
DISCARD 6242 [(1,0)] 0 [6237] [] [] [] [] [6240,6241,6242,6239] CONDITIONAL_S
IDLE 6243 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 6244 [(0,1)] D [] [] [] [] [] [] none
MERGE 6245 [(0,1),(0,0)] D [] [6248,6249,6250,6247] [] [] [((0,0),(0,1))] [] none
DISCARD 6246 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6247 [(0,1),(0,0)] D [6245] [] [] [] [((0,0),(0,1))] [6248,6249,6250,6247] CONDITIONAL_S
Y_MEAS 6248 [(0,1)] HALF_D_PLUS_2 [6245] [] [] [] [] [6248,6249,6250,6247] CONDITIONAL_S
IDLE 6249 [(0,0)] HALF_D_PLUS_2 [6245] [] [] [] [] [6248,6249,6250,6247] CONDITIONAL_S
DISCARD 6250 [(0,1)] 0 [6245] [] [] [] [] [6248,6249,6250,6247] CONDITIONAL_S
IDLE 6251 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 6252 [(1,0)] D [] [] [] [] [] [] none
MERGE 6253 [(1,0),(0,0)] D [] [6256,6257,6258,6255] [] [] [((0,0),(1,0))] [] none
DISCARD 6254 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6255 [(1,0),(0,0)] D [6253] [] [] [] [((0,0),(1,0))] [6256,6257,6258,6255] CONDITIONAL_S
Y_MEAS 6256 [(1,0)] HALF_D_PLUS_2 [6253] [] [] [] [] [6256,6257,6258,6255] CONDITIONAL_S
IDLE 6257 [(0,0)] HALF_D_PLUS_2 [6253] [] [] [] [] [6256,6257,6258,6255] CONDITIONAL_S
DISCARD 6258 [(1,0)] 0 [6253] [] [] [] [] [6256,6257,6258,6255] CONDITIONAL_S
IDLE 6259 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 6260 [(0,1)] D [] [] [] [] [] [] none
MERGE 6261 [(0,1),(0,0)] D [] [6264,6265,6266,6263] [] [] [((0,0),(0,1))] [] none
DISCARD 6262 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6263 [(0,1),(0,0)] D [6261] [] [] [] [((0,0),(0,1))] [6264,6265,6266,6263] CONDITIONAL_S
Y_MEAS 6264 [(0,1)] HALF_D_PLUS_2 [6261] [] [] [] [] [6264,6265,6266,6263] CONDITIONAL_S
IDLE 6265 [(0,0)] HALF_D_PLUS_2 [6261] [] [] [] [] [6264,6265,6266,6263] CONDITIONAL_S
DISCARD 6266 [(0,1)] 0 [6261] [] [] [] [] [6264,6265,6266,6263] CONDITIONAL_S
IDLE 6267 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 6268 [(1,0)] D [] [] [] [] [] [] none
MERGE 6269 [(1,0),(0,0)] D [] [6272,6273,6274,6271] [] [] [((0,0),(1,0))] [] none
DISCARD 6270 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6271 [(1,0),(0,0)] D [6269] [] [] [] [((0,0),(1,0))] [6272,6273,6274,6271] CONDITIONAL_S
Y_MEAS 6272 [(1,0)] HALF_D_PLUS_2 [6269] [] [] [] [] [6272,6273,6274,6271] CONDITIONAL_S
IDLE 6273 [(0,0)] HALF_D_PLUS_2 [6269] [] [] [] [] [6272,6273,6274,6271] CONDITIONAL_S
DISCARD 6274 [(1,0)] 0 [6269] [] [] [] [] [6272,6273,6274,6271] CONDITIONAL_S
IDLE 6275 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 6276 [(0,1)] D [] [] [] [] [] [] none
MERGE 6277 [(0,1),(0,0)] D [] [6280,6281,6282,6279] [] [] [((0,0),(0,1))] [] none
DISCARD 6278 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6279 [(0,1),(0,0)] D [6277] [] [] [] [((0,0),(0,1))] [6280,6281,6282,6279] CONDITIONAL_S
Y_MEAS 6280 [(0,1)] HALF_D_PLUS_2 [6277] [] [] [] [] [6280,6281,6282,6279] CONDITIONAL_S
IDLE 6281 [(0,0)] HALF_D_PLUS_2 [6277] [] [] [] [] [6280,6281,6282,6279] CONDITIONAL_S
DISCARD 6282 [(0,1)] 0 [6277] [] [] [] [] [6280,6281,6282,6279] CONDITIONAL_S
IDLE 6283 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 6284 [(1,0)] D [] [] [] [] [] [] none
MERGE 6285 [(1,0),(0,0)] D [] [6288,6289,6290,6287] [] [] [((0,0),(1,0))] [] none
DISCARD 6286 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6287 [(1,0),(0,0)] D [6285] [] [] [] [((0,0),(1,0))] [6288,6289,6290,6287] CONDITIONAL_S
Y_MEAS 6288 [(1,0)] HALF_D_PLUS_2 [6285] [] [] [] [] [6288,6289,6290,6287] CONDITIONAL_S
IDLE 6289 [(0,0)] HALF_D_PLUS_2 [6285] [] [] [] [] [6288,6289,6290,6287] CONDITIONAL_S
DISCARD 6290 [(1,0)] 0 [6285] [] [] [] [] [6288,6289,6290,6287] CONDITIONAL_S
IDLE 6291 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 6292 [(0,1)] D [] [] [] [] [] [] none
MERGE 6293 [(0,1),(0,0)] D [] [6296,6297,6298,6295] [] [] [((0,0),(0,1))] [] none
DISCARD 6294 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6295 [(0,1),(0,0)] D [6293] [] [] [] [((0,0),(0,1))] [6296,6297,6298,6295] CONDITIONAL_S
Y_MEAS 6296 [(0,1)] HALF_D_PLUS_2 [6293] [] [] [] [] [6296,6297,6298,6295] CONDITIONAL_S
IDLE 6297 [(0,0)] HALF_D_PLUS_2 [6293] [] [] [] [] [6296,6297,6298,6295] CONDITIONAL_S
DISCARD 6298 [(0,1)] 0 [6293] [] [] [] [] [6296,6297,6298,6295] CONDITIONAL_S
IDLE 6299 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 6300 [(1,0)] D [] [] [] [] [] [] none
MERGE 6301 [(1,0),(0,0)] D [] [6304,6305,6306,6303] [] [] [((0,0),(1,0))] [] none
DISCARD 6302 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6303 [(1,0),(0,0)] D [6301] [] [] [] [((0,0),(1,0))] [6304,6305,6306,6303] CONDITIONAL_S
Y_MEAS 6304 [(1,0)] HALF_D_PLUS_2 [6301] [] [] [] [] [6304,6305,6306,6303] CONDITIONAL_S
IDLE 6305 [(0,0)] HALF_D_PLUS_2 [6301] [] [] [] [] [6304,6305,6306,6303] CONDITIONAL_S
DISCARD 6306 [(1,0)] 0 [6301] [] [] [] [] [6304,6305,6306,6303] CONDITIONAL_S
IDLE 6307 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 6308 [(0,1)] D [] [] [] [] [] [] none
MERGE 6309 [(0,1),(0,0)] D [] [6312,6313,6314,6311] [] [] [((0,0),(0,1))] [] none
DISCARD 6310 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6311 [(0,1),(0,0)] D [6309] [] [] [] [((0,0),(0,1))] [6312,6313,6314,6311] CONDITIONAL_S
Y_MEAS 6312 [(0,1)] HALF_D_PLUS_2 [6309] [] [] [] [] [6312,6313,6314,6311] CONDITIONAL_S
IDLE 6313 [(0,0)] HALF_D_PLUS_2 [6309] [] [] [] [] [6312,6313,6314,6311] CONDITIONAL_S
DISCARD 6314 [(0,1)] 0 [6309] [] [] [] [] [6312,6313,6314,6311] CONDITIONAL_S
IDLE 6315 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6316 [(1,0)] D [] [] [] [] [] [] none
MERGE 6317 [(1,0),(0,0)] D [] [6320,6321,6322,6319] [] [] [((0,0),(1,0))] [] none
DISCARD 6318 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6319 [(1,0),(0,0)] D [6317] [] [] [] [((0,0),(1,0))] [6320,6321,6322,6319] CONDITIONAL_S
Y_MEAS 6320 [(1,0)] HALF_D_PLUS_2 [6317] [] [] [] [] [6320,6321,6322,6319] CONDITIONAL_S
IDLE 6321 [(0,0)] HALF_D_PLUS_2 [6317] [] [] [] [] [6320,6321,6322,6319] CONDITIONAL_S
DISCARD 6322 [(1,0)] 0 [6317] [] [] [] [] [6320,6321,6322,6319] CONDITIONAL_S
IDLE 6323 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 6324 [(0,1)] D [] [] [] [] [] [] none
MERGE 6325 [(0,1),(0,0)] D [] [6328,6329,6330,6327] [] [] [((0,0),(0,1))] [] none
DISCARD 6326 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6327 [(0,1),(0,0)] D [6325] [] [] [] [((0,0),(0,1))] [6328,6329,6330,6327] CONDITIONAL_S
Y_MEAS 6328 [(0,1)] HALF_D_PLUS_2 [6325] [] [] [] [] [6328,6329,6330,6327] CONDITIONAL_S
IDLE 6329 [(0,0)] HALF_D_PLUS_2 [6325] [] [] [] [] [6328,6329,6330,6327] CONDITIONAL_S
DISCARD 6330 [(0,1)] 0 [6325] [] [] [] [] [6328,6329,6330,6327] CONDITIONAL_S
IDLE 6331 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 6332 [(1,0)] D [] [] [] [] [] [] none
MERGE 6333 [(1,0),(0,0)] D [] [6336,6337,6338,6335] [] [] [((0,0),(1,0))] [] none
DISCARD 6334 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6335 [(1,0),(0,0)] D [6333] [] [] [] [((0,0),(1,0))] [6336,6337,6338,6335] CONDITIONAL_S
Y_MEAS 6336 [(1,0)] HALF_D_PLUS_2 [6333] [] [] [] [] [6336,6337,6338,6335] CONDITIONAL_S
IDLE 6337 [(0,0)] HALF_D_PLUS_2 [6333] [] [] [] [] [6336,6337,6338,6335] CONDITIONAL_S
DISCARD 6338 [(1,0)] 0 [6333] [] [] [] [] [6336,6337,6338,6335] CONDITIONAL_S
IDLE 6339 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 6340 [(0,1)] D [] [] [] [] [] [] none
MERGE 6341 [(0,1),(0,0)] D [] [6344,6345,6346,6343] [] [] [((0,0),(0,1))] [] none
DISCARD 6342 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6343 [(0,1),(0,0)] D [6341] [] [] [] [((0,0),(0,1))] [6344,6345,6346,6343] CONDITIONAL_S
Y_MEAS 6344 [(0,1)] HALF_D_PLUS_2 [6341] [] [] [] [] [6344,6345,6346,6343] CONDITIONAL_S
IDLE 6345 [(0,0)] HALF_D_PLUS_2 [6341] [] [] [] [] [6344,6345,6346,6343] CONDITIONAL_S
DISCARD 6346 [(0,1)] 0 [6341] [] [] [] [] [6344,6345,6346,6343] CONDITIONAL_S
IDLE 6347 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 6348 [(1,0)] D [] [] [] [] [] [] none
MERGE 6349 [(1,0),(0,0)] D [] [6352,6353,6354,6351] [] [] [((0,0),(1,0))] [] none
DISCARD 6350 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6351 [(1,0),(0,0)] D [6349] [] [] [] [((0,0),(1,0))] [6352,6353,6354,6351] CONDITIONAL_S
Y_MEAS 6352 [(1,0)] HALF_D_PLUS_2 [6349] [] [] [] [] [6352,6353,6354,6351] CONDITIONAL_S
IDLE 6353 [(0,0)] HALF_D_PLUS_2 [6349] [] [] [] [] [6352,6353,6354,6351] CONDITIONAL_S
DISCARD 6354 [(1,0)] 0 [6349] [] [] [] [] [6352,6353,6354,6351] CONDITIONAL_S
IDLE 6355 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 6356 [(0,1)] D [] [] [] [] [] [] none
MERGE 6357 [(0,1),(0,0)] D [] [6360,6361,6362,6359] [] [] [((0,0),(0,1))] [] none
DISCARD 6358 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6359 [(0,1),(0,0)] D [6357] [] [] [] [((0,0),(0,1))] [6360,6361,6362,6359] CONDITIONAL_S
Y_MEAS 6360 [(0,1)] HALF_D_PLUS_2 [6357] [] [] [] [] [6360,6361,6362,6359] CONDITIONAL_S
IDLE 6361 [(0,0)] HALF_D_PLUS_2 [6357] [] [] [] [] [6360,6361,6362,6359] CONDITIONAL_S
DISCARD 6362 [(0,1)] 0 [6357] [] [] [] [] [6360,6361,6362,6359] CONDITIONAL_S
IDLE 6363 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 6364 [(1,0)] D [] [] [] [] [] [] none
MERGE 6365 [(1,0),(0,0)] D [] [6368,6369,6370,6367] [] [] [((0,0),(1,0))] [] none
DISCARD 6366 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6367 [(1,0),(0,0)] D [6365] [] [] [] [((0,0),(1,0))] [6368,6369,6370,6367] CONDITIONAL_S
Y_MEAS 6368 [(1,0)] HALF_D_PLUS_2 [6365] [] [] [] [] [6368,6369,6370,6367] CONDITIONAL_S
IDLE 6369 [(0,0)] HALF_D_PLUS_2 [6365] [] [] [] [] [6368,6369,6370,6367] CONDITIONAL_S
DISCARD 6370 [(1,0)] 0 [6365] [] [] [] [] [6368,6369,6370,6367] CONDITIONAL_S
IDLE 6371 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 6372 [(0,1)] D [] [] [] [] [] [] none
MERGE 6373 [(0,1),(0,0)] D [] [6376,6377,6378,6375] [] [] [((0,0),(0,1))] [] none
DISCARD 6374 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6375 [(0,1),(0,0)] D [6373] [] [] [] [((0,0),(0,1))] [6376,6377,6378,6375] CONDITIONAL_S
Y_MEAS 6376 [(0,1)] HALF_D_PLUS_2 [6373] [] [] [] [] [6376,6377,6378,6375] CONDITIONAL_S
IDLE 6377 [(0,0)] HALF_D_PLUS_2 [6373] [] [] [] [] [6376,6377,6378,6375] CONDITIONAL_S
DISCARD 6378 [(0,1)] 0 [6373] [] [] [] [] [6376,6377,6378,6375] CONDITIONAL_S
IDLE 6379 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 6380 [(1,0)] D [] [] [] [] [] [] none
MERGE 6381 [(1,0),(0,0)] D [] [6384,6385,6386,6383] [] [] [((0,0),(1,0))] [] none
DISCARD 6382 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6383 [(1,0),(0,0)] D [6381] [] [] [] [((0,0),(1,0))] [6384,6385,6386,6383] CONDITIONAL_S
Y_MEAS 6384 [(1,0)] HALF_D_PLUS_2 [6381] [] [] [] [] [6384,6385,6386,6383] CONDITIONAL_S
IDLE 6385 [(0,0)] HALF_D_PLUS_2 [6381] [] [] [] [] [6384,6385,6386,6383] CONDITIONAL_S
DISCARD 6386 [(1,0)] 0 [6381] [] [] [] [] [6384,6385,6386,6383] CONDITIONAL_S
IDLE 6387 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 6388 [(0,1)] D [] [] [] [] [] [] none
MERGE 6389 [(0,1),(0,0)] D [] [6392,6393,6394,6391] [] [] [((0,0),(0,1))] [] none
DISCARD 6390 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6391 [(0,1),(0,0)] D [6389] [] [] [] [((0,0),(0,1))] [6392,6393,6394,6391] CONDITIONAL_S
Y_MEAS 6392 [(0,1)] HALF_D_PLUS_2 [6389] [] [] [] [] [6392,6393,6394,6391] CONDITIONAL_S
IDLE 6393 [(0,0)] HALF_D_PLUS_2 [6389] [] [] [] [] [6392,6393,6394,6391] CONDITIONAL_S
DISCARD 6394 [(0,1)] 0 [6389] [] [] [] [] [6392,6393,6394,6391] CONDITIONAL_S
IDLE 6395 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 6396 [(1,0)] D [] [] [] [] [] [] none
MERGE 6397 [(1,0),(0,0)] D [] [6400,6401,6402,6399] [] [] [((0,0),(1,0))] [] none
DISCARD 6398 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6399 [(1,0),(0,0)] D [6397] [] [] [] [((0,0),(1,0))] [6400,6401,6402,6399] CONDITIONAL_S
Y_MEAS 6400 [(1,0)] HALF_D_PLUS_2 [6397] [] [] [] [] [6400,6401,6402,6399] CONDITIONAL_S
IDLE 6401 [(0,0)] HALF_D_PLUS_2 [6397] [] [] [] [] [6400,6401,6402,6399] CONDITIONAL_S
DISCARD 6402 [(1,0)] 0 [6397] [] [] [] [] [6400,6401,6402,6399] CONDITIONAL_S
IDLE 6403 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 6404 [(0,1)] D [] [] [] [] [] [] none
MERGE 6405 [(0,1),(0,0)] D [] [6408,6409,6410,6407] [] [] [((0,0),(0,1))] [] none
DISCARD 6406 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6407 [(0,1),(0,0)] D [6405] [] [] [] [((0,0),(0,1))] [6408,6409,6410,6407] CONDITIONAL_S
Y_MEAS 6408 [(0,1)] HALF_D_PLUS_2 [6405] [] [] [] [] [6408,6409,6410,6407] CONDITIONAL_S
IDLE 6409 [(0,0)] HALF_D_PLUS_2 [6405] [] [] [] [] [6408,6409,6410,6407] CONDITIONAL_S
DISCARD 6410 [(0,1)] 0 [6405] [] [] [] [] [6408,6409,6410,6407] CONDITIONAL_S
IDLE 6411 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 6412 [(1,0)] D [] [] [] [] [] [] none
MERGE 6413 [(1,0),(0,0)] D [] [6416,6417,6418,6415] [] [] [((0,0),(1,0))] [] none
DISCARD 6414 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6415 [(1,0),(0,0)] D [6413] [] [] [] [((0,0),(1,0))] [6416,6417,6418,6415] CONDITIONAL_S
Y_MEAS 6416 [(1,0)] HALF_D_PLUS_2 [6413] [] [] [] [] [6416,6417,6418,6415] CONDITIONAL_S
IDLE 6417 [(0,0)] HALF_D_PLUS_2 [6413] [] [] [] [] [6416,6417,6418,6415] CONDITIONAL_S
DISCARD 6418 [(1,0)] 0 [6413] [] [] [] [] [6416,6417,6418,6415] CONDITIONAL_S
IDLE 6419 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 6420 [(0,1)] D [] [] [] [] [] [] none
MERGE 6421 [(0,1),(0,0)] D [] [6424,6425,6426,6423] [] [] [((0,0),(0,1))] [] none
DISCARD 6422 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6423 [(0,1),(0,0)] D [6421] [] [] [] [((0,0),(0,1))] [6424,6425,6426,6423] CONDITIONAL_S
Y_MEAS 6424 [(0,1)] HALF_D_PLUS_2 [6421] [] [] [] [] [6424,6425,6426,6423] CONDITIONAL_S
IDLE 6425 [(0,0)] HALF_D_PLUS_2 [6421] [] [] [] [] [6424,6425,6426,6423] CONDITIONAL_S
DISCARD 6426 [(0,1)] 0 [6421] [] [] [] [] [6424,6425,6426,6423] CONDITIONAL_S
IDLE 6427 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 6428 [(1,0)] D [] [] [] [] [] [] none
MERGE 6429 [(1,0),(0,0)] D [] [6432,6433,6434,6431] [] [] [((0,0),(1,0))] [] none
DISCARD 6430 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6431 [(1,0),(0,0)] D [6429] [] [] [] [((0,0),(1,0))] [6432,6433,6434,6431] CONDITIONAL_S
Y_MEAS 6432 [(1,0)] HALF_D_PLUS_2 [6429] [] [] [] [] [6432,6433,6434,6431] CONDITIONAL_S
IDLE 6433 [(0,0)] HALF_D_PLUS_2 [6429] [] [] [] [] [6432,6433,6434,6431] CONDITIONAL_S
DISCARD 6434 [(1,0)] 0 [6429] [] [] [] [] [6432,6433,6434,6431] CONDITIONAL_S
IDLE 6435 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 6436 [(0,1)] D [] [] [] [] [] [] none
MERGE 6437 [(0,1),(0,0)] D [] [6440,6441,6442,6439] [] [] [((0,0),(0,1))] [] none
DISCARD 6438 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6439 [(0,1),(0,0)] D [6437] [] [] [] [((0,0),(0,1))] [6440,6441,6442,6439] CONDITIONAL_S
Y_MEAS 6440 [(0,1)] HALF_D_PLUS_2 [6437] [] [] [] [] [6440,6441,6442,6439] CONDITIONAL_S
IDLE 6441 [(0,0)] HALF_D_PLUS_2 [6437] [] [] [] [] [6440,6441,6442,6439] CONDITIONAL_S
DISCARD 6442 [(0,1)] 0 [6437] [] [] [] [] [6440,6441,6442,6439] CONDITIONAL_S
IDLE 6443 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 6444 [(1,0)] D [] [] [] [] [] [] none
MERGE 6445 [(1,0),(0,0)] D [] [6448,6449,6450,6447] [] [] [((0,0),(1,0))] [] none
DISCARD 6446 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6447 [(1,0),(0,0)] D [6445] [] [] [] [((0,0),(1,0))] [6448,6449,6450,6447] CONDITIONAL_S
Y_MEAS 6448 [(1,0)] HALF_D_PLUS_2 [6445] [] [] [] [] [6448,6449,6450,6447] CONDITIONAL_S
IDLE 6449 [(0,0)] HALF_D_PLUS_2 [6445] [] [] [] [] [6448,6449,6450,6447] CONDITIONAL_S
DISCARD 6450 [(1,0)] 0 [6445] [] [] [] [] [6448,6449,6450,6447] CONDITIONAL_S
IDLE 6451 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 6452 [(0,1)] D [] [] [] [] [] [] none
MERGE 6453 [(0,1),(0,0)] D [] [6456,6457,6458,6455] [] [] [((0,0),(0,1))] [] none
DISCARD 6454 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6455 [(0,1),(0,0)] D [6453] [] [] [] [((0,0),(0,1))] [6456,6457,6458,6455] CONDITIONAL_S
Y_MEAS 6456 [(0,1)] HALF_D_PLUS_2 [6453] [] [] [] [] [6456,6457,6458,6455] CONDITIONAL_S
IDLE 6457 [(0,0)] HALF_D_PLUS_2 [6453] [] [] [] [] [6456,6457,6458,6455] CONDITIONAL_S
DISCARD 6458 [(0,1)] 0 [6453] [] [] [] [] [6456,6457,6458,6455] CONDITIONAL_S
IDLE 6459 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 6460 [(1,0)] D [] [] [] [] [] [] none
MERGE 6461 [(1,0),(0,0)] D [] [6464,6465,6466,6463] [] [] [((0,0),(1,0))] [] none
DISCARD 6462 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6463 [(1,0),(0,0)] D [6461] [] [] [] [((0,0),(1,0))] [6464,6465,6466,6463] CONDITIONAL_S
Y_MEAS 6464 [(1,0)] HALF_D_PLUS_2 [6461] [] [] [] [] [6464,6465,6466,6463] CONDITIONAL_S
IDLE 6465 [(0,0)] HALF_D_PLUS_2 [6461] [] [] [] [] [6464,6465,6466,6463] CONDITIONAL_S
DISCARD 6466 [(1,0)] 0 [6461] [] [] [] [] [6464,6465,6466,6463] CONDITIONAL_S
IDLE 6467 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 6468 [(0,1)] D [] [] [] [] [] [] none
MERGE 6469 [(0,1),(0,0)] D [] [6472,6473,6474,6471] [] [] [((0,0),(0,1))] [] none
DISCARD 6470 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6471 [(0,1),(0,0)] D [6469] [] [] [] [((0,0),(0,1))] [6472,6473,6474,6471] CONDITIONAL_S
Y_MEAS 6472 [(0,1)] HALF_D_PLUS_2 [6469] [] [] [] [] [6472,6473,6474,6471] CONDITIONAL_S
IDLE 6473 [(0,0)] HALF_D_PLUS_2 [6469] [] [] [] [] [6472,6473,6474,6471] CONDITIONAL_S
DISCARD 6474 [(0,1)] 0 [6469] [] [] [] [] [6472,6473,6474,6471] CONDITIONAL_S
IDLE 6475 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 6476 [(1,0)] D [] [] [] [] [] [] none
MERGE 6477 [(1,0),(0,0)] D [] [6480,6481,6482,6479] [] [] [((0,0),(1,0))] [] none
DISCARD 6478 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6479 [(1,0),(0,0)] D [6477] [] [] [] [((0,0),(1,0))] [6480,6481,6482,6479] CONDITIONAL_S
Y_MEAS 6480 [(1,0)] HALF_D_PLUS_2 [6477] [] [] [] [] [6480,6481,6482,6479] CONDITIONAL_S
IDLE 6481 [(0,0)] HALF_D_PLUS_2 [6477] [] [] [] [] [6480,6481,6482,6479] CONDITIONAL_S
DISCARD 6482 [(1,0)] 0 [6477] [] [] [] [] [6480,6481,6482,6479] CONDITIONAL_S
IDLE 6483 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 6484 [(0,1)] D [] [] [] [] [] [] none
MERGE 6485 [(0,1),(0,0)] D [] [6488,6489,6490,6487] [] [] [((0,0),(0,1))] [] none
DISCARD 6486 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6487 [(0,1),(0,0)] D [6485] [] [] [] [((0,0),(0,1))] [6488,6489,6490,6487] CONDITIONAL_S
Y_MEAS 6488 [(0,1)] HALF_D_PLUS_2 [6485] [] [] [] [] [6488,6489,6490,6487] CONDITIONAL_S
IDLE 6489 [(0,0)] HALF_D_PLUS_2 [6485] [] [] [] [] [6488,6489,6490,6487] CONDITIONAL_S
DISCARD 6490 [(0,1)] 0 [6485] [] [] [] [] [6488,6489,6490,6487] CONDITIONAL_S
IDLE 6491 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 6492 [(1,0)] D [] [] [] [] [] [] none
MERGE 6493 [(1,0),(0,0)] D [] [6496,6497,6498,6495] [] [] [((0,0),(1,0))] [] none
DISCARD 6494 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6495 [(1,0),(0,0)] D [6493] [] [] [] [((0,0),(1,0))] [6496,6497,6498,6495] CONDITIONAL_S
Y_MEAS 6496 [(1,0)] HALF_D_PLUS_2 [6493] [] [] [] [] [6496,6497,6498,6495] CONDITIONAL_S
IDLE 6497 [(0,0)] HALF_D_PLUS_2 [6493] [] [] [] [] [6496,6497,6498,6495] CONDITIONAL_S
DISCARD 6498 [(1,0)] 0 [6493] [] [] [] [] [6496,6497,6498,6495] CONDITIONAL_S
IDLE 6499 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 6500 [(0,1)] D [] [] [] [] [] [] none
MERGE 6501 [(0,1),(0,0)] D [] [6504,6505,6506,6503] [] [] [((0,0),(0,1))] [] none
DISCARD 6502 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6503 [(0,1),(0,0)] D [6501] [] [] [] [((0,0),(0,1))] [6504,6505,6506,6503] CONDITIONAL_S
Y_MEAS 6504 [(0,1)] HALF_D_PLUS_2 [6501] [] [] [] [] [6504,6505,6506,6503] CONDITIONAL_S
IDLE 6505 [(0,0)] HALF_D_PLUS_2 [6501] [] [] [] [] [6504,6505,6506,6503] CONDITIONAL_S
DISCARD 6506 [(0,1)] 0 [6501] [] [] [] [] [6504,6505,6506,6503] CONDITIONAL_S
IDLE 6507 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 6508 [(1,0)] D [] [] [] [] [] [] none
MERGE 6509 [(1,0),(0,0)] D [] [6512,6513,6514,6511] [] [] [((0,0),(1,0))] [] none
DISCARD 6510 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6511 [(1,0),(0,0)] D [6509] [] [] [] [((0,0),(1,0))] [6512,6513,6514,6511] CONDITIONAL_S
Y_MEAS 6512 [(1,0)] HALF_D_PLUS_2 [6509] [] [] [] [] [6512,6513,6514,6511] CONDITIONAL_S
IDLE 6513 [(0,0)] HALF_D_PLUS_2 [6509] [] [] [] [] [6512,6513,6514,6511] CONDITIONAL_S
DISCARD 6514 [(1,0)] 0 [6509] [] [] [] [] [6512,6513,6514,6511] CONDITIONAL_S
IDLE 6515 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 6516 [(0,1)] D [] [] [] [] [] [] none
MERGE 6517 [(0,1),(0,0)] D [] [6520,6521,6522,6519] [] [] [((0,0),(0,1))] [] none
DISCARD 6518 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6519 [(0,1),(0,0)] D [6517] [] [] [] [((0,0),(0,1))] [6520,6521,6522,6519] CONDITIONAL_S
Y_MEAS 6520 [(0,1)] HALF_D_PLUS_2 [6517] [] [] [] [] [6520,6521,6522,6519] CONDITIONAL_S
IDLE 6521 [(0,0)] HALF_D_PLUS_2 [6517] [] [] [] [] [6520,6521,6522,6519] CONDITIONAL_S
DISCARD 6522 [(0,1)] 0 [6517] [] [] [] [] [6520,6521,6522,6519] CONDITIONAL_S
IDLE 6523 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 6524 [(1,0)] D [] [] [] [] [] [] none
MERGE 6525 [(1,0),(0,0)] D [] [6528,6529,6530,6527] [] [] [((0,0),(1,0))] [] none
DISCARD 6526 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6527 [(1,0),(0,0)] D [6525] [] [] [] [((0,0),(1,0))] [6528,6529,6530,6527] CONDITIONAL_S
Y_MEAS 6528 [(1,0)] HALF_D_PLUS_2 [6525] [] [] [] [] [6528,6529,6530,6527] CONDITIONAL_S
IDLE 6529 [(0,0)] HALF_D_PLUS_2 [6525] [] [] [] [] [6528,6529,6530,6527] CONDITIONAL_S
DISCARD 6530 [(1,0)] 0 [6525] [] [] [] [] [6528,6529,6530,6527] CONDITIONAL_S
IDLE 6531 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 6532 [(0,1)] D [] [] [] [] [] [] none
MERGE 6533 [(0,1),(0,0)] D [] [6536,6537,6538,6535] [] [] [((0,0),(0,1))] [] none
DISCARD 6534 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6535 [(0,1),(0,0)] D [6533] [] [] [] [((0,0),(0,1))] [6536,6537,6538,6535] CONDITIONAL_S
Y_MEAS 6536 [(0,1)] HALF_D_PLUS_2 [6533] [] [] [] [] [6536,6537,6538,6535] CONDITIONAL_S
IDLE 6537 [(0,0)] HALF_D_PLUS_2 [6533] [] [] [] [] [6536,6537,6538,6535] CONDITIONAL_S
DISCARD 6538 [(0,1)] 0 [6533] [] [] [] [] [6536,6537,6538,6535] CONDITIONAL_S
IDLE 6539 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 6540 [(1,0)] D [] [] [] [] [] [] none
MERGE 6541 [(1,0),(0,0)] D [] [6544,6545,6546,6543] [] [] [((0,0),(1,0))] [] none
DISCARD 6542 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6543 [(1,0),(0,0)] D [6541] [] [] [] [((0,0),(1,0))] [6544,6545,6546,6543] CONDITIONAL_S
Y_MEAS 6544 [(1,0)] HALF_D_PLUS_2 [6541] [] [] [] [] [6544,6545,6546,6543] CONDITIONAL_S
IDLE 6545 [(0,0)] HALF_D_PLUS_2 [6541] [] [] [] [] [6544,6545,6546,6543] CONDITIONAL_S
DISCARD 6546 [(1,0)] 0 [6541] [] [] [] [] [6544,6545,6546,6543] CONDITIONAL_S
IDLE 6547 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 6548 [(0,1)] D [] [] [] [] [] [] none
MERGE 6549 [(0,1),(0,0)] D [] [6552,6553,6554,6551] [] [] [((0,0),(0,1))] [] none
DISCARD 6550 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6551 [(0,1),(0,0)] D [6549] [] [] [] [((0,0),(0,1))] [6552,6553,6554,6551] CONDITIONAL_S
Y_MEAS 6552 [(0,1)] HALF_D_PLUS_2 [6549] [] [] [] [] [6552,6553,6554,6551] CONDITIONAL_S
IDLE 6553 [(0,0)] HALF_D_PLUS_2 [6549] [] [] [] [] [6552,6553,6554,6551] CONDITIONAL_S
DISCARD 6554 [(0,1)] 0 [6549] [] [] [] [] [6552,6553,6554,6551] CONDITIONAL_S
IDLE 6555 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 6556 [(1,0)] D [] [] [] [] [] [] none
MERGE 6557 [(1,0),(0,0)] D [] [6560,6561,6562,6559] [] [] [((0,0),(1,0))] [] none
DISCARD 6558 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6559 [(1,0),(0,0)] D [6557] [] [] [] [((0,0),(1,0))] [6560,6561,6562,6559] CONDITIONAL_S
Y_MEAS 6560 [(1,0)] HALF_D_PLUS_2 [6557] [] [] [] [] [6560,6561,6562,6559] CONDITIONAL_S
IDLE 6561 [(0,0)] HALF_D_PLUS_2 [6557] [] [] [] [] [6560,6561,6562,6559] CONDITIONAL_S
DISCARD 6562 [(1,0)] 0 [6557] [] [] [] [] [6560,6561,6562,6559] CONDITIONAL_S
IDLE 6563 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 6564 [(0,1)] D [] [] [] [] [] [] none
MERGE 6565 [(0,1),(0,0)] D [] [6568,6569,6570,6567] [] [] [((0,0),(0,1))] [] none
DISCARD 6566 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6567 [(0,1),(0,0)] D [6565] [] [] [] [((0,0),(0,1))] [6568,6569,6570,6567] CONDITIONAL_S
Y_MEAS 6568 [(0,1)] HALF_D_PLUS_2 [6565] [] [] [] [] [6568,6569,6570,6567] CONDITIONAL_S
IDLE 6569 [(0,0)] HALF_D_PLUS_2 [6565] [] [] [] [] [6568,6569,6570,6567] CONDITIONAL_S
DISCARD 6570 [(0,1)] 0 [6565] [] [] [] [] [6568,6569,6570,6567] CONDITIONAL_S
IDLE 6571 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 6572 [(1,0)] D [] [] [] [] [] [] none
MERGE 6573 [(1,0),(0,0)] D [] [6576,6577,6578,6575] [] [] [((0,0),(1,0))] [] none
DISCARD 6574 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6575 [(1,0),(0,0)] D [6573] [] [] [] [((0,0),(1,0))] [6576,6577,6578,6575] CONDITIONAL_S
Y_MEAS 6576 [(1,0)] HALF_D_PLUS_2 [6573] [] [] [] [] [6576,6577,6578,6575] CONDITIONAL_S
IDLE 6577 [(0,0)] HALF_D_PLUS_2 [6573] [] [] [] [] [6576,6577,6578,6575] CONDITIONAL_S
DISCARD 6578 [(1,0)] 0 [6573] [] [] [] [] [6576,6577,6578,6575] CONDITIONAL_S
IDLE 6579 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 6580 [(0,1)] D [] [] [] [] [] [] none
MERGE 6581 [(0,1),(0,0)] D [] [6584,6585,6586,6583] [] [] [((0,0),(0,1))] [] none
DISCARD 6582 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6583 [(0,1),(0,0)] D [6581] [] [] [] [((0,0),(0,1))] [6584,6585,6586,6583] CONDITIONAL_S
Y_MEAS 6584 [(0,1)] HALF_D_PLUS_2 [6581] [] [] [] [] [6584,6585,6586,6583] CONDITIONAL_S
IDLE 6585 [(0,0)] HALF_D_PLUS_2 [6581] [] [] [] [] [6584,6585,6586,6583] CONDITIONAL_S
DISCARD 6586 [(0,1)] 0 [6581] [] [] [] [] [6584,6585,6586,6583] CONDITIONAL_S
IDLE 6587 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 6588 [(1,0)] D [] [] [] [] [] [] none
MERGE 6589 [(1,0),(0,0)] D [] [6592,6593,6594,6591] [] [] [((0,0),(1,0))] [] none
DISCARD 6590 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6591 [(1,0),(0,0)] D [6589] [] [] [] [((0,0),(1,0))] [6592,6593,6594,6591] CONDITIONAL_S
Y_MEAS 6592 [(1,0)] HALF_D_PLUS_2 [6589] [] [] [] [] [6592,6593,6594,6591] CONDITIONAL_S
IDLE 6593 [(0,0)] HALF_D_PLUS_2 [6589] [] [] [] [] [6592,6593,6594,6591] CONDITIONAL_S
DISCARD 6594 [(1,0)] 0 [6589] [] [] [] [] [6592,6593,6594,6591] CONDITIONAL_S
IDLE 6595 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 6596 [(0,1)] D [] [] [] [] [] [] none
MERGE 6597 [(0,1),(0,0)] D [] [6600,6601,6602,6599] [] [] [((0,0),(0,1))] [] none
DISCARD 6598 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6599 [(0,1),(0,0)] D [6597] [] [] [] [((0,0),(0,1))] [6600,6601,6602,6599] CONDITIONAL_S
Y_MEAS 6600 [(0,1)] HALF_D_PLUS_2 [6597] [] [] [] [] [6600,6601,6602,6599] CONDITIONAL_S
IDLE 6601 [(0,0)] HALF_D_PLUS_2 [6597] [] [] [] [] [6600,6601,6602,6599] CONDITIONAL_S
DISCARD 6602 [(0,1)] 0 [6597] [] [] [] [] [6600,6601,6602,6599] CONDITIONAL_S
IDLE 6603 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 6604 [(1,0)] D [] [] [] [] [] [] none
MERGE 6605 [(1,0),(0,0)] D [] [6608,6609,6610,6607] [] [] [((0,0),(1,0))] [] none
DISCARD 6606 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6607 [(1,0),(0,0)] D [6605] [] [] [] [((0,0),(1,0))] [6608,6609,6610,6607] CONDITIONAL_S
Y_MEAS 6608 [(1,0)] HALF_D_PLUS_2 [6605] [] [] [] [] [6608,6609,6610,6607] CONDITIONAL_S
IDLE 6609 [(0,0)] HALF_D_PLUS_2 [6605] [] [] [] [] [6608,6609,6610,6607] CONDITIONAL_S
DISCARD 6610 [(1,0)] 0 [6605] [] [] [] [] [6608,6609,6610,6607] CONDITIONAL_S
IDLE 6611 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 6612 [(0,1)] D [] [] [] [] [] [] none
MERGE 6613 [(0,1),(0,0)] D [] [6616,6617,6618,6615] [] [] [((0,0),(0,1))] [] none
DISCARD 6614 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6615 [(0,1),(0,0)] D [6613] [] [] [] [((0,0),(0,1))] [6616,6617,6618,6615] CONDITIONAL_S
Y_MEAS 6616 [(0,1)] HALF_D_PLUS_2 [6613] [] [] [] [] [6616,6617,6618,6615] CONDITIONAL_S
IDLE 6617 [(0,0)] HALF_D_PLUS_2 [6613] [] [] [] [] [6616,6617,6618,6615] CONDITIONAL_S
DISCARD 6618 [(0,1)] 0 [6613] [] [] [] [] [6616,6617,6618,6615] CONDITIONAL_S
IDLE 6619 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 6620 [(1,0)] D [] [] [] [] [] [] none
MERGE 6621 [(1,0),(0,0)] D [] [6624,6625,6626,6623] [] [] [((0,0),(1,0))] [] none
DISCARD 6622 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6623 [(1,0),(0,0)] D [6621] [] [] [] [((0,0),(1,0))] [6624,6625,6626,6623] CONDITIONAL_S
Y_MEAS 6624 [(1,0)] HALF_D_PLUS_2 [6621] [] [] [] [] [6624,6625,6626,6623] CONDITIONAL_S
IDLE 6625 [(0,0)] HALF_D_PLUS_2 [6621] [] [] [] [] [6624,6625,6626,6623] CONDITIONAL_S
DISCARD 6626 [(1,0)] 0 [6621] [] [] [] [] [6624,6625,6626,6623] CONDITIONAL_S
IDLE 6627 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 6628 [(0,1)] D [] [] [] [] [] [] none
MERGE 6629 [(0,1),(0,0)] D [] [6632,6633,6634,6631] [] [] [((0,0),(0,1))] [] none
DISCARD 6630 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6631 [(0,1),(0,0)] D [6629] [] [] [] [((0,0),(0,1))] [6632,6633,6634,6631] CONDITIONAL_S
Y_MEAS 6632 [(0,1)] HALF_D_PLUS_2 [6629] [] [] [] [] [6632,6633,6634,6631] CONDITIONAL_S
IDLE 6633 [(0,0)] HALF_D_PLUS_2 [6629] [] [] [] [] [6632,6633,6634,6631] CONDITIONAL_S
DISCARD 6634 [(0,1)] 0 [6629] [] [] [] [] [6632,6633,6634,6631] CONDITIONAL_S
IDLE 6635 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 6636 [(1,0)] D [] [] [] [] [] [] none
MERGE 6637 [(1,0),(0,0)] D [] [6640,6641,6642,6639] [] [] [((0,0),(1,0))] [] none
DISCARD 6638 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6639 [(1,0),(0,0)] D [6637] [] [] [] [((0,0),(1,0))] [6640,6641,6642,6639] CONDITIONAL_S
Y_MEAS 6640 [(1,0)] HALF_D_PLUS_2 [6637] [] [] [] [] [6640,6641,6642,6639] CONDITIONAL_S
IDLE 6641 [(0,0)] HALF_D_PLUS_2 [6637] [] [] [] [] [6640,6641,6642,6639] CONDITIONAL_S
DISCARD 6642 [(1,0)] 0 [6637] [] [] [] [] [6640,6641,6642,6639] CONDITIONAL_S
IDLE 6643 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 6644 [(0,1)] D [] [] [] [] [] [] none
MERGE 6645 [(0,1),(0,0)] D [] [6648,6649,6650,6647] [] [] [((0,0),(0,1))] [] none
DISCARD 6646 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6647 [(0,1),(0,0)] D [6645] [] [] [] [((0,0),(0,1))] [6648,6649,6650,6647] CONDITIONAL_S
Y_MEAS 6648 [(0,1)] HALF_D_PLUS_2 [6645] [] [] [] [] [6648,6649,6650,6647] CONDITIONAL_S
IDLE 6649 [(0,0)] HALF_D_PLUS_2 [6645] [] [] [] [] [6648,6649,6650,6647] CONDITIONAL_S
DISCARD 6650 [(0,1)] 0 [6645] [] [] [] [] [6648,6649,6650,6647] CONDITIONAL_S
IDLE 6651 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 6652 [(1,0)] D [] [] [] [] [] [] none
MERGE 6653 [(1,0),(0,0)] D [] [6656,6657,6658,6655] [] [] [((0,0),(1,0))] [] none
DISCARD 6654 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6655 [(1,0),(0,0)] D [6653] [] [] [] [((0,0),(1,0))] [6656,6657,6658,6655] CONDITIONAL_S
Y_MEAS 6656 [(1,0)] HALF_D_PLUS_2 [6653] [] [] [] [] [6656,6657,6658,6655] CONDITIONAL_S
IDLE 6657 [(0,0)] HALF_D_PLUS_2 [6653] [] [] [] [] [6656,6657,6658,6655] CONDITIONAL_S
DISCARD 6658 [(1,0)] 0 [6653] [] [] [] [] [6656,6657,6658,6655] CONDITIONAL_S
IDLE 6659 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 6660 [(0,1)] D [] [] [] [] [] [] none
MERGE 6661 [(0,1),(0,0)] D [] [6664,6665,6666,6663] [] [] [((0,0),(0,1))] [] none
DISCARD 6662 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6663 [(0,1),(0,0)] D [6661] [] [] [] [((0,0),(0,1))] [6664,6665,6666,6663] CONDITIONAL_S
Y_MEAS 6664 [(0,1)] HALF_D_PLUS_2 [6661] [] [] [] [] [6664,6665,6666,6663] CONDITIONAL_S
IDLE 6665 [(0,0)] HALF_D_PLUS_2 [6661] [] [] [] [] [6664,6665,6666,6663] CONDITIONAL_S
DISCARD 6666 [(0,1)] 0 [6661] [] [] [] [] [6664,6665,6666,6663] CONDITIONAL_S
IDLE 6667 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 6668 [(1,0)] D [] [] [] [] [] [] none
MERGE 6669 [(1,0),(0,0)] D [] [6672,6673,6674,6671] [] [] [((0,0),(1,0))] [] none
DISCARD 6670 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6671 [(1,0),(0,0)] D [6669] [] [] [] [((0,0),(1,0))] [6672,6673,6674,6671] CONDITIONAL_S
Y_MEAS 6672 [(1,0)] HALF_D_PLUS_2 [6669] [] [] [] [] [6672,6673,6674,6671] CONDITIONAL_S
IDLE 6673 [(0,0)] HALF_D_PLUS_2 [6669] [] [] [] [] [6672,6673,6674,6671] CONDITIONAL_S
DISCARD 6674 [(1,0)] 0 [6669] [] [] [] [] [6672,6673,6674,6671] CONDITIONAL_S
IDLE 6675 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 6676 [(0,1)] D [] [] [] [] [] [] none
MERGE 6677 [(0,1),(0,0)] D [] [6680,6681,6682,6679] [] [] [((0,0),(0,1))] [] none
DISCARD 6678 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6679 [(0,1),(0,0)] D [6677] [] [] [] [((0,0),(0,1))] [6680,6681,6682,6679] CONDITIONAL_S
Y_MEAS 6680 [(0,1)] HALF_D_PLUS_2 [6677] [] [] [] [] [6680,6681,6682,6679] CONDITIONAL_S
IDLE 6681 [(0,0)] HALF_D_PLUS_2 [6677] [] [] [] [] [6680,6681,6682,6679] CONDITIONAL_S
DISCARD 6682 [(0,1)] 0 [6677] [] [] [] [] [6680,6681,6682,6679] CONDITIONAL_S
IDLE 6683 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 6684 [(1,0)] D [] [] [] [] [] [] none
MERGE 6685 [(1,0),(0,0)] D [] [6688,6689,6690,6687] [] [] [((0,0),(1,0))] [] none
DISCARD 6686 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6687 [(1,0),(0,0)] D [6685] [] [] [] [((0,0),(1,0))] [6688,6689,6690,6687] CONDITIONAL_S
Y_MEAS 6688 [(1,0)] HALF_D_PLUS_2 [6685] [] [] [] [] [6688,6689,6690,6687] CONDITIONAL_S
IDLE 6689 [(0,0)] HALF_D_PLUS_2 [6685] [] [] [] [] [6688,6689,6690,6687] CONDITIONAL_S
DISCARD 6690 [(1,0)] 0 [6685] [] [] [] [] [6688,6689,6690,6687] CONDITIONAL_S
IDLE 6691 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 6692 [(0,1)] D [] [] [] [] [] [] none
MERGE 6693 [(0,1),(0,0)] D [] [6696,6697,6698,6695] [] [] [((0,0),(0,1))] [] none
DISCARD 6694 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6695 [(0,1),(0,0)] D [6693] [] [] [] [((0,0),(0,1))] [6696,6697,6698,6695] CONDITIONAL_S
Y_MEAS 6696 [(0,1)] HALF_D_PLUS_2 [6693] [] [] [] [] [6696,6697,6698,6695] CONDITIONAL_S
IDLE 6697 [(0,0)] HALF_D_PLUS_2 [6693] [] [] [] [] [6696,6697,6698,6695] CONDITIONAL_S
DISCARD 6698 [(0,1)] 0 [6693] [] [] [] [] [6696,6697,6698,6695] CONDITIONAL_S
IDLE 6699 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 6700 [(1,0)] D [] [] [] [] [] [] none
MERGE 6701 [(1,0),(0,0)] D [] [6704,6705,6706,6703] [] [] [((0,0),(1,0))] [] none
DISCARD 6702 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6703 [(1,0),(0,0)] D [6701] [] [] [] [((0,0),(1,0))] [6704,6705,6706,6703] CONDITIONAL_S
Y_MEAS 6704 [(1,0)] HALF_D_PLUS_2 [6701] [] [] [] [] [6704,6705,6706,6703] CONDITIONAL_S
IDLE 6705 [(0,0)] HALF_D_PLUS_2 [6701] [] [] [] [] [6704,6705,6706,6703] CONDITIONAL_S
DISCARD 6706 [(1,0)] 0 [6701] [] [] [] [] [6704,6705,6706,6703] CONDITIONAL_S
IDLE 6707 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 6708 [(0,1)] D [] [] [] [] [] [] none
MERGE 6709 [(0,1),(0,0)] D [] [6712,6713,6714,6711] [] [] [((0,0),(0,1))] [] none
DISCARD 6710 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6711 [(0,1),(0,0)] D [6709] [] [] [] [((0,0),(0,1))] [6712,6713,6714,6711] CONDITIONAL_S
Y_MEAS 6712 [(0,1)] HALF_D_PLUS_2 [6709] [] [] [] [] [6712,6713,6714,6711] CONDITIONAL_S
IDLE 6713 [(0,0)] HALF_D_PLUS_2 [6709] [] [] [] [] [6712,6713,6714,6711] CONDITIONAL_S
DISCARD 6714 [(0,1)] 0 [6709] [] [] [] [] [6712,6713,6714,6711] CONDITIONAL_S
IDLE 6715 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 6716 [(1,0)] D [] [] [] [] [] [] none
MERGE 6717 [(1,0),(0,0)] D [] [6720,6721,6722,6719] [] [] [((0,0),(1,0))] [] none
DISCARD 6718 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6719 [(1,0),(0,0)] D [6717] [] [] [] [((0,0),(1,0))] [6720,6721,6722,6719] CONDITIONAL_S
Y_MEAS 6720 [(1,0)] HALF_D_PLUS_2 [6717] [] [] [] [] [6720,6721,6722,6719] CONDITIONAL_S
IDLE 6721 [(0,0)] HALF_D_PLUS_2 [6717] [] [] [] [] [6720,6721,6722,6719] CONDITIONAL_S
DISCARD 6722 [(1,0)] 0 [6717] [] [] [] [] [6720,6721,6722,6719] CONDITIONAL_S
IDLE 6723 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 6724 [(0,1)] D [] [] [] [] [] [] none
MERGE 6725 [(0,1),(0,0)] D [] [6728,6729,6730,6727] [] [] [((0,0),(0,1))] [] none
DISCARD 6726 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6727 [(0,1),(0,0)] D [6725] [] [] [] [((0,0),(0,1))] [6728,6729,6730,6727] CONDITIONAL_S
Y_MEAS 6728 [(0,1)] HALF_D_PLUS_2 [6725] [] [] [] [] [6728,6729,6730,6727] CONDITIONAL_S
IDLE 6729 [(0,0)] HALF_D_PLUS_2 [6725] [] [] [] [] [6728,6729,6730,6727] CONDITIONAL_S
DISCARD 6730 [(0,1)] 0 [6725] [] [] [] [] [6728,6729,6730,6727] CONDITIONAL_S
IDLE 6731 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 6732 [(1,0)] D [] [] [] [] [] [] none
MERGE 6733 [(1,0),(0,0)] D [] [6736,6737,6738,6735] [] [] [((0,0),(1,0))] [] none
DISCARD 6734 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6735 [(1,0),(0,0)] D [6733] [] [] [] [((0,0),(1,0))] [6736,6737,6738,6735] CONDITIONAL_S
Y_MEAS 6736 [(1,0)] HALF_D_PLUS_2 [6733] [] [] [] [] [6736,6737,6738,6735] CONDITIONAL_S
IDLE 6737 [(0,0)] HALF_D_PLUS_2 [6733] [] [] [] [] [6736,6737,6738,6735] CONDITIONAL_S
DISCARD 6738 [(1,0)] 0 [6733] [] [] [] [] [6736,6737,6738,6735] CONDITIONAL_S
IDLE 6739 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 6740 [(0,1)] D [] [] [] [] [] [] none
MERGE 6741 [(0,1),(0,0)] D [] [6744,6745,6746,6743] [] [] [((0,0),(0,1))] [] none
DISCARD 6742 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6743 [(0,1),(0,0)] D [6741] [] [] [] [((0,0),(0,1))] [6744,6745,6746,6743] CONDITIONAL_S
Y_MEAS 6744 [(0,1)] HALF_D_PLUS_2 [6741] [] [] [] [] [6744,6745,6746,6743] CONDITIONAL_S
IDLE 6745 [(0,0)] HALF_D_PLUS_2 [6741] [] [] [] [] [6744,6745,6746,6743] CONDITIONAL_S
DISCARD 6746 [(0,1)] 0 [6741] [] [] [] [] [6744,6745,6746,6743] CONDITIONAL_S
IDLE 6747 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 6748 [(1,0)] D [] [] [] [] [] [] none
MERGE 6749 [(1,0),(0,0)] D [] [6752,6753,6754,6751] [] [] [((0,0),(1,0))] [] none
DISCARD 6750 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6751 [(1,0),(0,0)] D [6749] [] [] [] [((0,0),(1,0))] [6752,6753,6754,6751] CONDITIONAL_S
Y_MEAS 6752 [(1,0)] HALF_D_PLUS_2 [6749] [] [] [] [] [6752,6753,6754,6751] CONDITIONAL_S
IDLE 6753 [(0,0)] HALF_D_PLUS_2 [6749] [] [] [] [] [6752,6753,6754,6751] CONDITIONAL_S
DISCARD 6754 [(1,0)] 0 [6749] [] [] [] [] [6752,6753,6754,6751] CONDITIONAL_S
IDLE 6755 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 6756 [(0,1)] D [] [] [] [] [] [] none
MERGE 6757 [(0,1),(0,0)] D [] [6760,6761,6762,6759] [] [] [((0,0),(0,1))] [] none
DISCARD 6758 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6759 [(0,1),(0,0)] D [6757] [] [] [] [((0,0),(0,1))] [6760,6761,6762,6759] CONDITIONAL_S
Y_MEAS 6760 [(0,1)] HALF_D_PLUS_2 [6757] [] [] [] [] [6760,6761,6762,6759] CONDITIONAL_S
IDLE 6761 [(0,0)] HALF_D_PLUS_2 [6757] [] [] [] [] [6760,6761,6762,6759] CONDITIONAL_S
DISCARD 6762 [(0,1)] 0 [6757] [] [] [] [] [6760,6761,6762,6759] CONDITIONAL_S
IDLE 6763 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 6764 [(1,0)] D [] [] [] [] [] [] none
MERGE 6765 [(1,0),(0,0)] D [] [6768,6769,6770,6767] [] [] [((0,0),(1,0))] [] none
DISCARD 6766 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6767 [(1,0),(0,0)] D [6765] [] [] [] [((0,0),(1,0))] [6768,6769,6770,6767] CONDITIONAL_S
Y_MEAS 6768 [(1,0)] HALF_D_PLUS_2 [6765] [] [] [] [] [6768,6769,6770,6767] CONDITIONAL_S
IDLE 6769 [(0,0)] HALF_D_PLUS_2 [6765] [] [] [] [] [6768,6769,6770,6767] CONDITIONAL_S
DISCARD 6770 [(1,0)] 0 [6765] [] [] [] [] [6768,6769,6770,6767] CONDITIONAL_S
IDLE 6771 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 6772 [(0,1)] D [] [] [] [] [] [] none
MERGE 6773 [(0,1),(0,0)] D [] [6776,6777,6778,6775] [] [] [((0,0),(0,1))] [] none
DISCARD 6774 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6775 [(0,1),(0,0)] D [6773] [] [] [] [((0,0),(0,1))] [6776,6777,6778,6775] CONDITIONAL_S
Y_MEAS 6776 [(0,1)] HALF_D_PLUS_2 [6773] [] [] [] [] [6776,6777,6778,6775] CONDITIONAL_S
IDLE 6777 [(0,0)] HALF_D_PLUS_2 [6773] [] [] [] [] [6776,6777,6778,6775] CONDITIONAL_S
DISCARD 6778 [(0,1)] 0 [6773] [] [] [] [] [6776,6777,6778,6775] CONDITIONAL_S
IDLE 6779 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 6780 [(1,0)] D [] [] [] [] [] [] none
MERGE 6781 [(1,0),(0,0)] D [] [6784,6785,6786,6783] [] [] [((0,0),(1,0))] [] none
DISCARD 6782 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6783 [(1,0),(0,0)] D [6781] [] [] [] [((0,0),(1,0))] [6784,6785,6786,6783] CONDITIONAL_S
Y_MEAS 6784 [(1,0)] HALF_D_PLUS_2 [6781] [] [] [] [] [6784,6785,6786,6783] CONDITIONAL_S
IDLE 6785 [(0,0)] HALF_D_PLUS_2 [6781] [] [] [] [] [6784,6785,6786,6783] CONDITIONAL_S
DISCARD 6786 [(1,0)] 0 [6781] [] [] [] [] [6784,6785,6786,6783] CONDITIONAL_S
IDLE 6787 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 6788 [(0,1)] D [] [] [] [] [] [] none
MERGE 6789 [(0,1),(0,0)] D [] [6792,6793,6794,6791] [] [] [((0,0),(0,1))] [] none
DISCARD 6790 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6791 [(0,1),(0,0)] D [6789] [] [] [] [((0,0),(0,1))] [6792,6793,6794,6791] CONDITIONAL_S
Y_MEAS 6792 [(0,1)] HALF_D_PLUS_2 [6789] [] [] [] [] [6792,6793,6794,6791] CONDITIONAL_S
IDLE 6793 [(0,0)] HALF_D_PLUS_2 [6789] [] [] [] [] [6792,6793,6794,6791] CONDITIONAL_S
DISCARD 6794 [(0,1)] 0 [6789] [] [] [] [] [6792,6793,6794,6791] CONDITIONAL_S
IDLE 6795 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 6796 [(1,0)] D [] [] [] [] [] [] none
MERGE 6797 [(1,0),(0,0)] D [] [6800,6801,6802,6799] [] [] [((0,0),(1,0))] [] none
DISCARD 6798 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6799 [(1,0),(0,0)] D [6797] [] [] [] [((0,0),(1,0))] [6800,6801,6802,6799] CONDITIONAL_S
Y_MEAS 6800 [(1,0)] HALF_D_PLUS_2 [6797] [] [] [] [] [6800,6801,6802,6799] CONDITIONAL_S
IDLE 6801 [(0,0)] HALF_D_PLUS_2 [6797] [] [] [] [] [6800,6801,6802,6799] CONDITIONAL_S
DISCARD 6802 [(1,0)] 0 [6797] [] [] [] [] [6800,6801,6802,6799] CONDITIONAL_S
IDLE 6803 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 6804 [(0,1)] D [] [] [] [] [] [] none
MERGE 6805 [(0,1),(0,0)] D [] [6808,6809,6810,6807] [] [] [((0,0),(0,1))] [] none
DISCARD 6806 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6807 [(0,1),(0,0)] D [6805] [] [] [] [((0,0),(0,1))] [6808,6809,6810,6807] CONDITIONAL_S
Y_MEAS 6808 [(0,1)] HALF_D_PLUS_2 [6805] [] [] [] [] [6808,6809,6810,6807] CONDITIONAL_S
IDLE 6809 [(0,0)] HALF_D_PLUS_2 [6805] [] [] [] [] [6808,6809,6810,6807] CONDITIONAL_S
DISCARD 6810 [(0,1)] 0 [6805] [] [] [] [] [6808,6809,6810,6807] CONDITIONAL_S
IDLE 6811 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 6812 [(1,0)] D [] [] [] [] [] [] none
MERGE 6813 [(1,0),(0,0)] D [] [6816,6817,6818,6815] [] [] [((0,0),(1,0))] [] none
DISCARD 6814 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6815 [(1,0),(0,0)] D [6813] [] [] [] [((0,0),(1,0))] [6816,6817,6818,6815] CONDITIONAL_S
Y_MEAS 6816 [(1,0)] HALF_D_PLUS_2 [6813] [] [] [] [] [6816,6817,6818,6815] CONDITIONAL_S
IDLE 6817 [(0,0)] HALF_D_PLUS_2 [6813] [] [] [] [] [6816,6817,6818,6815] CONDITIONAL_S
DISCARD 6818 [(1,0)] 0 [6813] [] [] [] [] [6816,6817,6818,6815] CONDITIONAL_S
IDLE 6819 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 6820 [(0,1)] D [] [] [] [] [] [] none
MERGE 6821 [(0,1),(0,0)] D [] [6824,6825,6826,6823] [] [] [((0,0),(0,1))] [] none
DISCARD 6822 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6823 [(0,1),(0,0)] D [6821] [] [] [] [((0,0),(0,1))] [6824,6825,6826,6823] CONDITIONAL_S
Y_MEAS 6824 [(0,1)] HALF_D_PLUS_2 [6821] [] [] [] [] [6824,6825,6826,6823] CONDITIONAL_S
IDLE 6825 [(0,0)] HALF_D_PLUS_2 [6821] [] [] [] [] [6824,6825,6826,6823] CONDITIONAL_S
DISCARD 6826 [(0,1)] 0 [6821] [] [] [] [] [6824,6825,6826,6823] CONDITIONAL_S
IDLE 6827 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 6828 [(1,0)] D [] [] [] [] [] [] none
MERGE 6829 [(1,0),(0,0)] D [] [6832,6833,6834,6831] [] [] [((0,0),(1,0))] [] none
DISCARD 6830 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6831 [(1,0),(0,0)] D [6829] [] [] [] [((0,0),(1,0))] [6832,6833,6834,6831] CONDITIONAL_S
Y_MEAS 6832 [(1,0)] HALF_D_PLUS_2 [6829] [] [] [] [] [6832,6833,6834,6831] CONDITIONAL_S
IDLE 6833 [(0,0)] HALF_D_PLUS_2 [6829] [] [] [] [] [6832,6833,6834,6831] CONDITIONAL_S
DISCARD 6834 [(1,0)] 0 [6829] [] [] [] [] [6832,6833,6834,6831] CONDITIONAL_S
IDLE 6835 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 6836 [(0,1)] D [] [] [] [] [] [] none
MERGE 6837 [(0,1),(0,0)] D [] [6840,6841,6842,6839] [] [] [((0,0),(0,1))] [] none
DISCARD 6838 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6839 [(0,1),(0,0)] D [6837] [] [] [] [((0,0),(0,1))] [6840,6841,6842,6839] CONDITIONAL_S
Y_MEAS 6840 [(0,1)] HALF_D_PLUS_2 [6837] [] [] [] [] [6840,6841,6842,6839] CONDITIONAL_S
IDLE 6841 [(0,0)] HALF_D_PLUS_2 [6837] [] [] [] [] [6840,6841,6842,6839] CONDITIONAL_S
DISCARD 6842 [(0,1)] 0 [6837] [] [] [] [] [6840,6841,6842,6839] CONDITIONAL_S
IDLE 6843 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 6844 [(1,0)] D [] [] [] [] [] [] none
MERGE 6845 [(1,0),(0,0)] D [] [6848,6849,6850,6847] [] [] [((0,0),(1,0))] [] none
DISCARD 6846 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6847 [(1,0),(0,0)] D [6845] [] [] [] [((0,0),(1,0))] [6848,6849,6850,6847] CONDITIONAL_S
Y_MEAS 6848 [(1,0)] HALF_D_PLUS_2 [6845] [] [] [] [] [6848,6849,6850,6847] CONDITIONAL_S
IDLE 6849 [(0,0)] HALF_D_PLUS_2 [6845] [] [] [] [] [6848,6849,6850,6847] CONDITIONAL_S
DISCARD 6850 [(1,0)] 0 [6845] [] [] [] [] [6848,6849,6850,6847] CONDITIONAL_S
IDLE 6851 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 6852 [(0,1)] D [] [] [] [] [] [] none
MERGE 6853 [(0,1),(0,0)] D [] [6856,6857,6858,6855] [] [] [((0,0),(0,1))] [] none
DISCARD 6854 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6855 [(0,1),(0,0)] D [6853] [] [] [] [((0,0),(0,1))] [6856,6857,6858,6855] CONDITIONAL_S
Y_MEAS 6856 [(0,1)] HALF_D_PLUS_2 [6853] [] [] [] [] [6856,6857,6858,6855] CONDITIONAL_S
IDLE 6857 [(0,0)] HALF_D_PLUS_2 [6853] [] [] [] [] [6856,6857,6858,6855] CONDITIONAL_S
DISCARD 6858 [(0,1)] 0 [6853] [] [] [] [] [6856,6857,6858,6855] CONDITIONAL_S
IDLE 6859 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 6860 [(1,0)] D [] [] [] [] [] [] none
MERGE 6861 [(1,0),(0,0)] D [] [6864,6865,6866,6863] [] [] [((0,0),(1,0))] [] none
DISCARD 6862 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6863 [(1,0),(0,0)] D [6861] [] [] [] [((0,0),(1,0))] [6864,6865,6866,6863] CONDITIONAL_S
Y_MEAS 6864 [(1,0)] HALF_D_PLUS_2 [6861] [] [] [] [] [6864,6865,6866,6863] CONDITIONAL_S
IDLE 6865 [(0,0)] HALF_D_PLUS_2 [6861] [] [] [] [] [6864,6865,6866,6863] CONDITIONAL_S
DISCARD 6866 [(1,0)] 0 [6861] [] [] [] [] [6864,6865,6866,6863] CONDITIONAL_S
IDLE 6867 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 6868 [(0,1)] D [] [] [] [] [] [] none
MERGE 6869 [(0,1),(0,0)] D [] [6872,6873,6874,6871] [] [] [((0,0),(0,1))] [] none
DISCARD 6870 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6871 [(0,1),(0,0)] D [6869] [] [] [] [((0,0),(0,1))] [6872,6873,6874,6871] CONDITIONAL_S
Y_MEAS 6872 [(0,1)] HALF_D_PLUS_2 [6869] [] [] [] [] [6872,6873,6874,6871] CONDITIONAL_S
IDLE 6873 [(0,0)] HALF_D_PLUS_2 [6869] [] [] [] [] [6872,6873,6874,6871] CONDITIONAL_S
DISCARD 6874 [(0,1)] 0 [6869] [] [] [] [] [6872,6873,6874,6871] CONDITIONAL_S
IDLE 6875 [(0,0)] 87 [] [] [] [] [] [] none
INJECT_T 6876 [(1,0)] D [] [] [] [] [] [] none
MERGE 6877 [(1,0),(0,0)] D [] [6880,6881,6882,6879] [] [] [((0,0),(1,0))] [] none
DISCARD 6878 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6879 [(1,0),(0,0)] D [6877] [] [] [] [((0,0),(1,0))] [6880,6881,6882,6879] CONDITIONAL_S
Y_MEAS 6880 [(1,0)] HALF_D_PLUS_2 [6877] [] [] [] [] [6880,6881,6882,6879] CONDITIONAL_S
IDLE 6881 [(0,0)] HALF_D_PLUS_2 [6877] [] [] [] [] [6880,6881,6882,6879] CONDITIONAL_S
DISCARD 6882 [(1,0)] 0 [6877] [] [] [] [] [6880,6881,6882,6879] CONDITIONAL_S
IDLE 6883 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 6884 [(0,1)] D [] [] [] [] [] [] none
MERGE 6885 [(0,1),(0,0)] D [] [6888,6889,6890,6887] [] [] [((0,0),(0,1))] [] none
DISCARD 6886 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6887 [(0,1),(0,0)] D [6885] [] [] [] [((0,0),(0,1))] [6888,6889,6890,6887] CONDITIONAL_S
Y_MEAS 6888 [(0,1)] HALF_D_PLUS_2 [6885] [] [] [] [] [6888,6889,6890,6887] CONDITIONAL_S
IDLE 6889 [(0,0)] HALF_D_PLUS_2 [6885] [] [] [] [] [6888,6889,6890,6887] CONDITIONAL_S
DISCARD 6890 [(0,1)] 0 [6885] [] [] [] [] [6888,6889,6890,6887] CONDITIONAL_S
IDLE 6891 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 6892 [(1,0)] D [] [] [] [] [] [] none
MERGE 6893 [(1,0),(0,0)] D [] [6896,6897,6898,6895] [] [] [((0,0),(1,0))] [] none
DISCARD 6894 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6895 [(1,0),(0,0)] D [6893] [] [] [] [((0,0),(1,0))] [6896,6897,6898,6895] CONDITIONAL_S
Y_MEAS 6896 [(1,0)] HALF_D_PLUS_2 [6893] [] [] [] [] [6896,6897,6898,6895] CONDITIONAL_S
IDLE 6897 [(0,0)] HALF_D_PLUS_2 [6893] [] [] [] [] [6896,6897,6898,6895] CONDITIONAL_S
DISCARD 6898 [(1,0)] 0 [6893] [] [] [] [] [6896,6897,6898,6895] CONDITIONAL_S
IDLE 6899 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 6900 [(0,1)] D [] [] [] [] [] [] none
MERGE 6901 [(0,1),(0,0)] D [] [6904,6905,6906,6903] [] [] [((0,0),(0,1))] [] none
DISCARD 6902 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6903 [(0,1),(0,0)] D [6901] [] [] [] [((0,0),(0,1))] [6904,6905,6906,6903] CONDITIONAL_S
Y_MEAS 6904 [(0,1)] HALF_D_PLUS_2 [6901] [] [] [] [] [6904,6905,6906,6903] CONDITIONAL_S
IDLE 6905 [(0,0)] HALF_D_PLUS_2 [6901] [] [] [] [] [6904,6905,6906,6903] CONDITIONAL_S
DISCARD 6906 [(0,1)] 0 [6901] [] [] [] [] [6904,6905,6906,6903] CONDITIONAL_S
IDLE 6907 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 6908 [(1,0)] D [] [] [] [] [] [] none
MERGE 6909 [(1,0),(0,0)] D [] [6912,6913,6914,6911] [] [] [((0,0),(1,0))] [] none
DISCARD 6910 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6911 [(1,0),(0,0)] D [6909] [] [] [] [((0,0),(1,0))] [6912,6913,6914,6911] CONDITIONAL_S
Y_MEAS 6912 [(1,0)] HALF_D_PLUS_2 [6909] [] [] [] [] [6912,6913,6914,6911] CONDITIONAL_S
IDLE 6913 [(0,0)] HALF_D_PLUS_2 [6909] [] [] [] [] [6912,6913,6914,6911] CONDITIONAL_S
DISCARD 6914 [(1,0)] 0 [6909] [] [] [] [] [6912,6913,6914,6911] CONDITIONAL_S
IDLE 6915 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 6916 [(0,1)] D [] [] [] [] [] [] none
MERGE 6917 [(0,1),(0,0)] D [] [6920,6921,6922,6919] [] [] [((0,0),(0,1))] [] none
DISCARD 6918 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6919 [(0,1),(0,0)] D [6917] [] [] [] [((0,0),(0,1))] [6920,6921,6922,6919] CONDITIONAL_S
Y_MEAS 6920 [(0,1)] HALF_D_PLUS_2 [6917] [] [] [] [] [6920,6921,6922,6919] CONDITIONAL_S
IDLE 6921 [(0,0)] HALF_D_PLUS_2 [6917] [] [] [] [] [6920,6921,6922,6919] CONDITIONAL_S
DISCARD 6922 [(0,1)] 0 [6917] [] [] [] [] [6920,6921,6922,6919] CONDITIONAL_S
IDLE 6923 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 6924 [(1,0)] D [] [] [] [] [] [] none
MERGE 6925 [(1,0),(0,0)] D [] [6928,6929,6930,6927] [] [] [((0,0),(1,0))] [] none
DISCARD 6926 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6927 [(1,0),(0,0)] D [6925] [] [] [] [((0,0),(1,0))] [6928,6929,6930,6927] CONDITIONAL_S
Y_MEAS 6928 [(1,0)] HALF_D_PLUS_2 [6925] [] [] [] [] [6928,6929,6930,6927] CONDITIONAL_S
IDLE 6929 [(0,0)] HALF_D_PLUS_2 [6925] [] [] [] [] [6928,6929,6930,6927] CONDITIONAL_S
DISCARD 6930 [(1,0)] 0 [6925] [] [] [] [] [6928,6929,6930,6927] CONDITIONAL_S
IDLE 6931 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 6932 [(0,1)] D [] [] [] [] [] [] none
MERGE 6933 [(0,1),(0,0)] D [] [6936,6937,6938,6935] [] [] [((0,0),(0,1))] [] none
DISCARD 6934 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6935 [(0,1),(0,0)] D [6933] [] [] [] [((0,0),(0,1))] [6936,6937,6938,6935] CONDITIONAL_S
Y_MEAS 6936 [(0,1)] HALF_D_PLUS_2 [6933] [] [] [] [] [6936,6937,6938,6935] CONDITIONAL_S
IDLE 6937 [(0,0)] HALF_D_PLUS_2 [6933] [] [] [] [] [6936,6937,6938,6935] CONDITIONAL_S
DISCARD 6938 [(0,1)] 0 [6933] [] [] [] [] [6936,6937,6938,6935] CONDITIONAL_S
IDLE 6939 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 6940 [(1,0)] D [] [] [] [] [] [] none
MERGE 6941 [(1,0),(0,0)] D [] [6944,6945,6946,6943] [] [] [((0,0),(1,0))] [] none
DISCARD 6942 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6943 [(1,0),(0,0)] D [6941] [] [] [] [((0,0),(1,0))] [6944,6945,6946,6943] CONDITIONAL_S
Y_MEAS 6944 [(1,0)] HALF_D_PLUS_2 [6941] [] [] [] [] [6944,6945,6946,6943] CONDITIONAL_S
IDLE 6945 [(0,0)] HALF_D_PLUS_2 [6941] [] [] [] [] [6944,6945,6946,6943] CONDITIONAL_S
DISCARD 6946 [(1,0)] 0 [6941] [] [] [] [] [6944,6945,6946,6943] CONDITIONAL_S
IDLE 6947 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 6948 [(0,1)] D [] [] [] [] [] [] none
MERGE 6949 [(0,1),(0,0)] D [] [6952,6953,6954,6951] [] [] [((0,0),(0,1))] [] none
DISCARD 6950 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6951 [(0,1),(0,0)] D [6949] [] [] [] [((0,0),(0,1))] [6952,6953,6954,6951] CONDITIONAL_S
Y_MEAS 6952 [(0,1)] HALF_D_PLUS_2 [6949] [] [] [] [] [6952,6953,6954,6951] CONDITIONAL_S
IDLE 6953 [(0,0)] HALF_D_PLUS_2 [6949] [] [] [] [] [6952,6953,6954,6951] CONDITIONAL_S
DISCARD 6954 [(0,1)] 0 [6949] [] [] [] [] [6952,6953,6954,6951] CONDITIONAL_S
IDLE 6955 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 6956 [(1,0)] D [] [] [] [] [] [] none
MERGE 6957 [(1,0),(0,0)] D [] [6960,6961,6962,6959] [] [] [((0,0),(1,0))] [] none
DISCARD 6958 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6959 [(1,0),(0,0)] D [6957] [] [] [] [((0,0),(1,0))] [6960,6961,6962,6959] CONDITIONAL_S
Y_MEAS 6960 [(1,0)] HALF_D_PLUS_2 [6957] [] [] [] [] [6960,6961,6962,6959] CONDITIONAL_S
IDLE 6961 [(0,0)] HALF_D_PLUS_2 [6957] [] [] [] [] [6960,6961,6962,6959] CONDITIONAL_S
DISCARD 6962 [(1,0)] 0 [6957] [] [] [] [] [6960,6961,6962,6959] CONDITIONAL_S
IDLE 6963 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 6964 [(0,1)] D [] [] [] [] [] [] none
MERGE 6965 [(0,1),(0,0)] D [] [6968,6969,6970,6967] [] [] [((0,0),(0,1))] [] none
DISCARD 6966 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6967 [(0,1),(0,0)] D [6965] [] [] [] [((0,0),(0,1))] [6968,6969,6970,6967] CONDITIONAL_S
Y_MEAS 6968 [(0,1)] HALF_D_PLUS_2 [6965] [] [] [] [] [6968,6969,6970,6967] CONDITIONAL_S
IDLE 6969 [(0,0)] HALF_D_PLUS_2 [6965] [] [] [] [] [6968,6969,6970,6967] CONDITIONAL_S
DISCARD 6970 [(0,1)] 0 [6965] [] [] [] [] [6968,6969,6970,6967] CONDITIONAL_S
IDLE 6971 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 6972 [(1,0)] D [] [] [] [] [] [] none
MERGE 6973 [(1,0),(0,0)] D [] [6976,6977,6978,6975] [] [] [((0,0),(1,0))] [] none
DISCARD 6974 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6975 [(1,0),(0,0)] D [6973] [] [] [] [((0,0),(1,0))] [6976,6977,6978,6975] CONDITIONAL_S
Y_MEAS 6976 [(1,0)] HALF_D_PLUS_2 [6973] [] [] [] [] [6976,6977,6978,6975] CONDITIONAL_S
IDLE 6977 [(0,0)] HALF_D_PLUS_2 [6973] [] [] [] [] [6976,6977,6978,6975] CONDITIONAL_S
DISCARD 6978 [(1,0)] 0 [6973] [] [] [] [] [6976,6977,6978,6975] CONDITIONAL_S
IDLE 6979 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 6980 [(0,1)] D [] [] [] [] [] [] none
MERGE 6981 [(0,1),(0,0)] D [] [6984,6985,6986,6983] [] [] [((0,0),(0,1))] [] none
DISCARD 6982 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6983 [(0,1),(0,0)] D [6981] [] [] [] [((0,0),(0,1))] [6984,6985,6986,6983] CONDITIONAL_S
Y_MEAS 6984 [(0,1)] HALF_D_PLUS_2 [6981] [] [] [] [] [6984,6985,6986,6983] CONDITIONAL_S
IDLE 6985 [(0,0)] HALF_D_PLUS_2 [6981] [] [] [] [] [6984,6985,6986,6983] CONDITIONAL_S
DISCARD 6986 [(0,1)] 0 [6981] [] [] [] [] [6984,6985,6986,6983] CONDITIONAL_S
IDLE 6987 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 6988 [(1,0)] D [] [] [] [] [] [] none
MERGE 6989 [(1,0),(0,0)] D [] [6992,6993,6994,6991] [] [] [((0,0),(1,0))] [] none
DISCARD 6990 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6991 [(1,0),(0,0)] D [6989] [] [] [] [((0,0),(1,0))] [6992,6993,6994,6991] CONDITIONAL_S
Y_MEAS 6992 [(1,0)] HALF_D_PLUS_2 [6989] [] [] [] [] [6992,6993,6994,6991] CONDITIONAL_S
IDLE 6993 [(0,0)] HALF_D_PLUS_2 [6989] [] [] [] [] [6992,6993,6994,6991] CONDITIONAL_S
DISCARD 6994 [(1,0)] 0 [6989] [] [] [] [] [6992,6993,6994,6991] CONDITIONAL_S
IDLE 6995 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 6996 [(0,1)] D [] [] [] [] [] [] none
MERGE 6997 [(0,1),(0,0)] D [] [7000,7001,7002,6999] [] [] [((0,0),(0,1))] [] none
DISCARD 6998 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6999 [(0,1),(0,0)] D [6997] [] [] [] [((0,0),(0,1))] [7000,7001,7002,6999] CONDITIONAL_S
Y_MEAS 7000 [(0,1)] HALF_D_PLUS_2 [6997] [] [] [] [] [7000,7001,7002,6999] CONDITIONAL_S
IDLE 7001 [(0,0)] HALF_D_PLUS_2 [6997] [] [] [] [] [7000,7001,7002,6999] CONDITIONAL_S
DISCARD 7002 [(0,1)] 0 [6997] [] [] [] [] [7000,7001,7002,6999] CONDITIONAL_S
IDLE 7003 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 7004 [(1,0)] D [] [] [] [] [] [] none
MERGE 7005 [(1,0),(0,0)] D [] [7008,7009,7010,7007] [] [] [((0,0),(1,0))] [] none
DISCARD 7006 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7007 [(1,0),(0,0)] D [7005] [] [] [] [((0,0),(1,0))] [7008,7009,7010,7007] CONDITIONAL_S
Y_MEAS 7008 [(1,0)] HALF_D_PLUS_2 [7005] [] [] [] [] [7008,7009,7010,7007] CONDITIONAL_S
IDLE 7009 [(0,0)] HALF_D_PLUS_2 [7005] [] [] [] [] [7008,7009,7010,7007] CONDITIONAL_S
DISCARD 7010 [(1,0)] 0 [7005] [] [] [] [] [7008,7009,7010,7007] CONDITIONAL_S
IDLE 7011 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 7012 [(0,1)] D [] [] [] [] [] [] none
MERGE 7013 [(0,1),(0,0)] D [] [7016,7017,7018,7015] [] [] [((0,0),(0,1))] [] none
DISCARD 7014 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7015 [(0,1),(0,0)] D [7013] [] [] [] [((0,0),(0,1))] [7016,7017,7018,7015] CONDITIONAL_S
Y_MEAS 7016 [(0,1)] HALF_D_PLUS_2 [7013] [] [] [] [] [7016,7017,7018,7015] CONDITIONAL_S
IDLE 7017 [(0,0)] HALF_D_PLUS_2 [7013] [] [] [] [] [7016,7017,7018,7015] CONDITIONAL_S
DISCARD 7018 [(0,1)] 0 [7013] [] [] [] [] [7016,7017,7018,7015] CONDITIONAL_S
IDLE 7019 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 7020 [(1,0)] D [] [] [] [] [] [] none
MERGE 7021 [(1,0),(0,0)] D [] [7024,7025,7026,7023] [] [] [((0,0),(1,0))] [] none
DISCARD 7022 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7023 [(1,0),(0,0)] D [7021] [] [] [] [((0,0),(1,0))] [7024,7025,7026,7023] CONDITIONAL_S
Y_MEAS 7024 [(1,0)] HALF_D_PLUS_2 [7021] [] [] [] [] [7024,7025,7026,7023] CONDITIONAL_S
IDLE 7025 [(0,0)] HALF_D_PLUS_2 [7021] [] [] [] [] [7024,7025,7026,7023] CONDITIONAL_S
DISCARD 7026 [(1,0)] 0 [7021] [] [] [] [] [7024,7025,7026,7023] CONDITIONAL_S
IDLE 7027 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 7028 [(0,1)] D [] [] [] [] [] [] none
MERGE 7029 [(0,1),(0,0)] D [] [7032,7033,7034,7031] [] [] [((0,0),(0,1))] [] none
DISCARD 7030 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7031 [(0,1),(0,0)] D [7029] [] [] [] [((0,0),(0,1))] [7032,7033,7034,7031] CONDITIONAL_S
Y_MEAS 7032 [(0,1)] HALF_D_PLUS_2 [7029] [] [] [] [] [7032,7033,7034,7031] CONDITIONAL_S
IDLE 7033 [(0,0)] HALF_D_PLUS_2 [7029] [] [] [] [] [7032,7033,7034,7031] CONDITIONAL_S
DISCARD 7034 [(0,1)] 0 [7029] [] [] [] [] [7032,7033,7034,7031] CONDITIONAL_S
IDLE 7035 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 7036 [(1,0)] D [] [] [] [] [] [] none
MERGE 7037 [(1,0),(0,0)] D [] [7040,7041,7042,7039] [] [] [((0,0),(1,0))] [] none
DISCARD 7038 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7039 [(1,0),(0,0)] D [7037] [] [] [] [((0,0),(1,0))] [7040,7041,7042,7039] CONDITIONAL_S
Y_MEAS 7040 [(1,0)] HALF_D_PLUS_2 [7037] [] [] [] [] [7040,7041,7042,7039] CONDITIONAL_S
IDLE 7041 [(0,0)] HALF_D_PLUS_2 [7037] [] [] [] [] [7040,7041,7042,7039] CONDITIONAL_S
DISCARD 7042 [(1,0)] 0 [7037] [] [] [] [] [7040,7041,7042,7039] CONDITIONAL_S
IDLE 7043 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 7044 [(0,1)] D [] [] [] [] [] [] none
MERGE 7045 [(0,1),(0,0)] D [] [7048,7049,7050,7047] [] [] [((0,0),(0,1))] [] none
DISCARD 7046 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7047 [(0,1),(0,0)] D [7045] [] [] [] [((0,0),(0,1))] [7048,7049,7050,7047] CONDITIONAL_S
Y_MEAS 7048 [(0,1)] HALF_D_PLUS_2 [7045] [] [] [] [] [7048,7049,7050,7047] CONDITIONAL_S
IDLE 7049 [(0,0)] HALF_D_PLUS_2 [7045] [] [] [] [] [7048,7049,7050,7047] CONDITIONAL_S
DISCARD 7050 [(0,1)] 0 [7045] [] [] [] [] [7048,7049,7050,7047] CONDITIONAL_S
IDLE 7051 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 7052 [(1,0)] D [] [] [] [] [] [] none
MERGE 7053 [(1,0),(0,0)] D [] [7056,7057,7058,7055] [] [] [((0,0),(1,0))] [] none
DISCARD 7054 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7055 [(1,0),(0,0)] D [7053] [] [] [] [((0,0),(1,0))] [7056,7057,7058,7055] CONDITIONAL_S
Y_MEAS 7056 [(1,0)] HALF_D_PLUS_2 [7053] [] [] [] [] [7056,7057,7058,7055] CONDITIONAL_S
IDLE 7057 [(0,0)] HALF_D_PLUS_2 [7053] [] [] [] [] [7056,7057,7058,7055] CONDITIONAL_S
DISCARD 7058 [(1,0)] 0 [7053] [] [] [] [] [7056,7057,7058,7055] CONDITIONAL_S
IDLE 7059 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 7060 [(0,1)] D [] [] [] [] [] [] none
MERGE 7061 [(0,1),(0,0)] D [] [7064,7065,7066,7063] [] [] [((0,0),(0,1))] [] none
DISCARD 7062 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7063 [(0,1),(0,0)] D [7061] [] [] [] [((0,0),(0,1))] [7064,7065,7066,7063] CONDITIONAL_S
Y_MEAS 7064 [(0,1)] HALF_D_PLUS_2 [7061] [] [] [] [] [7064,7065,7066,7063] CONDITIONAL_S
IDLE 7065 [(0,0)] HALF_D_PLUS_2 [7061] [] [] [] [] [7064,7065,7066,7063] CONDITIONAL_S
DISCARD 7066 [(0,1)] 0 [7061] [] [] [] [] [7064,7065,7066,7063] CONDITIONAL_S
IDLE 7067 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 7068 [(1,0)] D [] [] [] [] [] [] none
MERGE 7069 [(1,0),(0,0)] D [] [7072,7073,7074,7071] [] [] [((0,0),(1,0))] [] none
DISCARD 7070 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7071 [(1,0),(0,0)] D [7069] [] [] [] [((0,0),(1,0))] [7072,7073,7074,7071] CONDITIONAL_S
Y_MEAS 7072 [(1,0)] HALF_D_PLUS_2 [7069] [] [] [] [] [7072,7073,7074,7071] CONDITIONAL_S
IDLE 7073 [(0,0)] HALF_D_PLUS_2 [7069] [] [] [] [] [7072,7073,7074,7071] CONDITIONAL_S
DISCARD 7074 [(1,0)] 0 [7069] [] [] [] [] [7072,7073,7074,7071] CONDITIONAL_S
IDLE 7075 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 7076 [(0,1)] D [] [] [] [] [] [] none
MERGE 7077 [(0,1),(0,0)] D [] [7080,7081,7082,7079] [] [] [((0,0),(0,1))] [] none
DISCARD 7078 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7079 [(0,1),(0,0)] D [7077] [] [] [] [((0,0),(0,1))] [7080,7081,7082,7079] CONDITIONAL_S
Y_MEAS 7080 [(0,1)] HALF_D_PLUS_2 [7077] [] [] [] [] [7080,7081,7082,7079] CONDITIONAL_S
IDLE 7081 [(0,0)] HALF_D_PLUS_2 [7077] [] [] [] [] [7080,7081,7082,7079] CONDITIONAL_S
DISCARD 7082 [(0,1)] 0 [7077] [] [] [] [] [7080,7081,7082,7079] CONDITIONAL_S
IDLE 7083 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 7084 [(1,0)] D [] [] [] [] [] [] none
MERGE 7085 [(1,0),(0,0)] D [] [7088,7089,7090,7087] [] [] [((0,0),(1,0))] [] none
DISCARD 7086 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7087 [(1,0),(0,0)] D [7085] [] [] [] [((0,0),(1,0))] [7088,7089,7090,7087] CONDITIONAL_S
Y_MEAS 7088 [(1,0)] HALF_D_PLUS_2 [7085] [] [] [] [] [7088,7089,7090,7087] CONDITIONAL_S
IDLE 7089 [(0,0)] HALF_D_PLUS_2 [7085] [] [] [] [] [7088,7089,7090,7087] CONDITIONAL_S
DISCARD 7090 [(1,0)] 0 [7085] [] [] [] [] [7088,7089,7090,7087] CONDITIONAL_S
IDLE 7091 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 7092 [(0,1)] D [] [] [] [] [] [] none
MERGE 7093 [(0,1),(0,0)] D [] [7096,7097,7098,7095] [] [] [((0,0),(0,1))] [] none
DISCARD 7094 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7095 [(0,1),(0,0)] D [7093] [] [] [] [((0,0),(0,1))] [7096,7097,7098,7095] CONDITIONAL_S
Y_MEAS 7096 [(0,1)] HALF_D_PLUS_2 [7093] [] [] [] [] [7096,7097,7098,7095] CONDITIONAL_S
IDLE 7097 [(0,0)] HALF_D_PLUS_2 [7093] [] [] [] [] [7096,7097,7098,7095] CONDITIONAL_S
DISCARD 7098 [(0,1)] 0 [7093] [] [] [] [] [7096,7097,7098,7095] CONDITIONAL_S
IDLE 7099 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 7100 [(1,0)] D [] [] [] [] [] [] none
MERGE 7101 [(1,0),(0,0)] D [] [7104,7105,7106,7103] [] [] [((0,0),(1,0))] [] none
DISCARD 7102 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7103 [(1,0),(0,0)] D [7101] [] [] [] [((0,0),(1,0))] [7104,7105,7106,7103] CONDITIONAL_S
Y_MEAS 7104 [(1,0)] HALF_D_PLUS_2 [7101] [] [] [] [] [7104,7105,7106,7103] CONDITIONAL_S
IDLE 7105 [(0,0)] HALF_D_PLUS_2 [7101] [] [] [] [] [7104,7105,7106,7103] CONDITIONAL_S
DISCARD 7106 [(1,0)] 0 [7101] [] [] [] [] [7104,7105,7106,7103] CONDITIONAL_S
IDLE 7107 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 7108 [(0,1)] D [] [] [] [] [] [] none
MERGE 7109 [(0,1),(0,0)] D [] [7112,7113,7114,7111] [] [] [((0,0),(0,1))] [] none
DISCARD 7110 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7111 [(0,1),(0,0)] D [7109] [] [] [] [((0,0),(0,1))] [7112,7113,7114,7111] CONDITIONAL_S
Y_MEAS 7112 [(0,1)] HALF_D_PLUS_2 [7109] [] [] [] [] [7112,7113,7114,7111] CONDITIONAL_S
IDLE 7113 [(0,0)] HALF_D_PLUS_2 [7109] [] [] [] [] [7112,7113,7114,7111] CONDITIONAL_S
DISCARD 7114 [(0,1)] 0 [7109] [] [] [] [] [7112,7113,7114,7111] CONDITIONAL_S
IDLE 7115 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 7116 [(1,0)] D [] [] [] [] [] [] none
MERGE 7117 [(1,0),(0,0)] D [] [7120,7121,7122,7119] [] [] [((0,0),(1,0))] [] none
DISCARD 7118 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7119 [(1,0),(0,0)] D [7117] [] [] [] [((0,0),(1,0))] [7120,7121,7122,7119] CONDITIONAL_S
Y_MEAS 7120 [(1,0)] HALF_D_PLUS_2 [7117] [] [] [] [] [7120,7121,7122,7119] CONDITIONAL_S
IDLE 7121 [(0,0)] HALF_D_PLUS_2 [7117] [] [] [] [] [7120,7121,7122,7119] CONDITIONAL_S
DISCARD 7122 [(1,0)] 0 [7117] [] [] [] [] [7120,7121,7122,7119] CONDITIONAL_S
IDLE 7123 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 7124 [(0,1)] D [] [] [] [] [] [] none
MERGE 7125 [(0,1),(0,0)] D [] [7128,7129,7130,7127] [] [] [((0,0),(0,1))] [] none
DISCARD 7126 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7127 [(0,1),(0,0)] D [7125] [] [] [] [((0,0),(0,1))] [7128,7129,7130,7127] CONDITIONAL_S
Y_MEAS 7128 [(0,1)] HALF_D_PLUS_2 [7125] [] [] [] [] [7128,7129,7130,7127] CONDITIONAL_S
IDLE 7129 [(0,0)] HALF_D_PLUS_2 [7125] [] [] [] [] [7128,7129,7130,7127] CONDITIONAL_S
DISCARD 7130 [(0,1)] 0 [7125] [] [] [] [] [7128,7129,7130,7127] CONDITIONAL_S
IDLE 7131 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 7132 [(1,0)] D [] [] [] [] [] [] none
MERGE 7133 [(1,0),(0,0)] D [] [7136,7137,7138,7135] [] [] [((0,0),(1,0))] [] none
DISCARD 7134 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7135 [(1,0),(0,0)] D [7133] [] [] [] [((0,0),(1,0))] [7136,7137,7138,7135] CONDITIONAL_S
Y_MEAS 7136 [(1,0)] HALF_D_PLUS_2 [7133] [] [] [] [] [7136,7137,7138,7135] CONDITIONAL_S
IDLE 7137 [(0,0)] HALF_D_PLUS_2 [7133] [] [] [] [] [7136,7137,7138,7135] CONDITIONAL_S
DISCARD 7138 [(1,0)] 0 [7133] [] [] [] [] [7136,7137,7138,7135] CONDITIONAL_S
IDLE 7139 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 7140 [(0,1)] D [] [] [] [] [] [] none
MERGE 7141 [(0,1),(0,0)] D [] [7144,7145,7146,7143] [] [] [((0,0),(0,1))] [] none
DISCARD 7142 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7143 [(0,1),(0,0)] D [7141] [] [] [] [((0,0),(0,1))] [7144,7145,7146,7143] CONDITIONAL_S
Y_MEAS 7144 [(0,1)] HALF_D_PLUS_2 [7141] [] [] [] [] [7144,7145,7146,7143] CONDITIONAL_S
IDLE 7145 [(0,0)] HALF_D_PLUS_2 [7141] [] [] [] [] [7144,7145,7146,7143] CONDITIONAL_S
DISCARD 7146 [(0,1)] 0 [7141] [] [] [] [] [7144,7145,7146,7143] CONDITIONAL_S
IDLE 7147 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 7148 [(1,0)] D [] [] [] [] [] [] none
MERGE 7149 [(1,0),(0,0)] D [] [7152,7153,7154,7151] [] [] [((0,0),(1,0))] [] none
DISCARD 7150 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7151 [(1,0),(0,0)] D [7149] [] [] [] [((0,0),(1,0))] [7152,7153,7154,7151] CONDITIONAL_S
Y_MEAS 7152 [(1,0)] HALF_D_PLUS_2 [7149] [] [] [] [] [7152,7153,7154,7151] CONDITIONAL_S
IDLE 7153 [(0,0)] HALF_D_PLUS_2 [7149] [] [] [] [] [7152,7153,7154,7151] CONDITIONAL_S
DISCARD 7154 [(1,0)] 0 [7149] [] [] [] [] [7152,7153,7154,7151] CONDITIONAL_S
IDLE 7155 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 7156 [(0,1)] D [] [] [] [] [] [] none
MERGE 7157 [(0,1),(0,0)] D [] [7160,7161,7162,7159] [] [] [((0,0),(0,1))] [] none
DISCARD 7158 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7159 [(0,1),(0,0)] D [7157] [] [] [] [((0,0),(0,1))] [7160,7161,7162,7159] CONDITIONAL_S
Y_MEAS 7160 [(0,1)] HALF_D_PLUS_2 [7157] [] [] [] [] [7160,7161,7162,7159] CONDITIONAL_S
IDLE 7161 [(0,0)] HALF_D_PLUS_2 [7157] [] [] [] [] [7160,7161,7162,7159] CONDITIONAL_S
DISCARD 7162 [(0,1)] 0 [7157] [] [] [] [] [7160,7161,7162,7159] CONDITIONAL_S
IDLE 7163 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 7164 [(1,0)] D [] [] [] [] [] [] none
MERGE 7165 [(1,0),(0,0)] D [] [7168,7169,7170,7167] [] [] [((0,0),(1,0))] [] none
DISCARD 7166 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7167 [(1,0),(0,0)] D [7165] [] [] [] [((0,0),(1,0))] [7168,7169,7170,7167] CONDITIONAL_S
Y_MEAS 7168 [(1,0)] HALF_D_PLUS_2 [7165] [] [] [] [] [7168,7169,7170,7167] CONDITIONAL_S
IDLE 7169 [(0,0)] HALF_D_PLUS_2 [7165] [] [] [] [] [7168,7169,7170,7167] CONDITIONAL_S
DISCARD 7170 [(1,0)] 0 [7165] [] [] [] [] [7168,7169,7170,7167] CONDITIONAL_S
IDLE 7171 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 7172 [(0,1)] D [] [] [] [] [] [] none
MERGE 7173 [(0,1),(0,0)] D [] [7176,7177,7178,7175] [] [] [((0,0),(0,1))] [] none
DISCARD 7174 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7175 [(0,1),(0,0)] D [7173] [] [] [] [((0,0),(0,1))] [7176,7177,7178,7175] CONDITIONAL_S
Y_MEAS 7176 [(0,1)] HALF_D_PLUS_2 [7173] [] [] [] [] [7176,7177,7178,7175] CONDITIONAL_S
IDLE 7177 [(0,0)] HALF_D_PLUS_2 [7173] [] [] [] [] [7176,7177,7178,7175] CONDITIONAL_S
DISCARD 7178 [(0,1)] 0 [7173] [] [] [] [] [7176,7177,7178,7175] CONDITIONAL_S
IDLE 7179 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 7180 [(1,0)] D [] [] [] [] [] [] none
MERGE 7181 [(1,0),(0,0)] D [] [7184,7185,7186,7183] [] [] [((0,0),(1,0))] [] none
DISCARD 7182 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7183 [(1,0),(0,0)] D [7181] [] [] [] [((0,0),(1,0))] [7184,7185,7186,7183] CONDITIONAL_S
Y_MEAS 7184 [(1,0)] HALF_D_PLUS_2 [7181] [] [] [] [] [7184,7185,7186,7183] CONDITIONAL_S
IDLE 7185 [(0,0)] HALF_D_PLUS_2 [7181] [] [] [] [] [7184,7185,7186,7183] CONDITIONAL_S
DISCARD 7186 [(1,0)] 0 [7181] [] [] [] [] [7184,7185,7186,7183] CONDITIONAL_S
IDLE 7187 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7188 [(0,1)] D [] [] [] [] [] [] none
MERGE 7189 [(0,1),(0,0)] D [] [7192,7193,7194,7191] [] [] [((0,0),(0,1))] [] none
DISCARD 7190 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7191 [(0,1),(0,0)] D [7189] [] [] [] [((0,0),(0,1))] [7192,7193,7194,7191] CONDITIONAL_S
Y_MEAS 7192 [(0,1)] HALF_D_PLUS_2 [7189] [] [] [] [] [7192,7193,7194,7191] CONDITIONAL_S
IDLE 7193 [(0,0)] HALF_D_PLUS_2 [7189] [] [] [] [] [7192,7193,7194,7191] CONDITIONAL_S
DISCARD 7194 [(0,1)] 0 [7189] [] [] [] [] [7192,7193,7194,7191] CONDITIONAL_S
IDLE 7195 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 7196 [(1,0)] D [] [] [] [] [] [] none
MERGE 7197 [(1,0),(0,0)] D [] [7200,7201,7202,7199] [] [] [((0,0),(1,0))] [] none
DISCARD 7198 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7199 [(1,0),(0,0)] D [7197] [] [] [] [((0,0),(1,0))] [7200,7201,7202,7199] CONDITIONAL_S
Y_MEAS 7200 [(1,0)] HALF_D_PLUS_2 [7197] [] [] [] [] [7200,7201,7202,7199] CONDITIONAL_S
IDLE 7201 [(0,0)] HALF_D_PLUS_2 [7197] [] [] [] [] [7200,7201,7202,7199] CONDITIONAL_S
DISCARD 7202 [(1,0)] 0 [7197] [] [] [] [] [7200,7201,7202,7199] CONDITIONAL_S
IDLE 7203 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 7204 [(0,1)] D [] [] [] [] [] [] none
MERGE 7205 [(0,1),(0,0)] D [] [7208,7209,7210,7207] [] [] [((0,0),(0,1))] [] none
DISCARD 7206 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7207 [(0,1),(0,0)] D [7205] [] [] [] [((0,0),(0,1))] [7208,7209,7210,7207] CONDITIONAL_S
Y_MEAS 7208 [(0,1)] HALF_D_PLUS_2 [7205] [] [] [] [] [7208,7209,7210,7207] CONDITIONAL_S
IDLE 7209 [(0,0)] HALF_D_PLUS_2 [7205] [] [] [] [] [7208,7209,7210,7207] CONDITIONAL_S
DISCARD 7210 [(0,1)] 0 [7205] [] [] [] [] [7208,7209,7210,7207] CONDITIONAL_S
IDLE 7211 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 7212 [(1,0)] D [] [] [] [] [] [] none
MERGE 7213 [(1,0),(0,0)] D [] [7216,7217,7218,7215] [] [] [((0,0),(1,0))] [] none
DISCARD 7214 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7215 [(1,0),(0,0)] D [7213] [] [] [] [((0,0),(1,0))] [7216,7217,7218,7215] CONDITIONAL_S
Y_MEAS 7216 [(1,0)] HALF_D_PLUS_2 [7213] [] [] [] [] [7216,7217,7218,7215] CONDITIONAL_S
IDLE 7217 [(0,0)] HALF_D_PLUS_2 [7213] [] [] [] [] [7216,7217,7218,7215] CONDITIONAL_S
DISCARD 7218 [(1,0)] 0 [7213] [] [] [] [] [7216,7217,7218,7215] CONDITIONAL_S
IDLE 7219 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 7220 [(0,1)] D [] [] [] [] [] [] none
MERGE 7221 [(0,1),(0,0)] D [] [7224,7225,7226,7223] [] [] [((0,0),(0,1))] [] none
DISCARD 7222 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7223 [(0,1),(0,0)] D [7221] [] [] [] [((0,0),(0,1))] [7224,7225,7226,7223] CONDITIONAL_S
Y_MEAS 7224 [(0,1)] HALF_D_PLUS_2 [7221] [] [] [] [] [7224,7225,7226,7223] CONDITIONAL_S
IDLE 7225 [(0,0)] HALF_D_PLUS_2 [7221] [] [] [] [] [7224,7225,7226,7223] CONDITIONAL_S
DISCARD 7226 [(0,1)] 0 [7221] [] [] [] [] [7224,7225,7226,7223] CONDITIONAL_S
IDLE 7227 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 7228 [(1,0)] D [] [] [] [] [] [] none
MERGE 7229 [(1,0),(0,0)] D [] [7232,7233,7234,7231] [] [] [((0,0),(1,0))] [] none
DISCARD 7230 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7231 [(1,0),(0,0)] D [7229] [] [] [] [((0,0),(1,0))] [7232,7233,7234,7231] CONDITIONAL_S
Y_MEAS 7232 [(1,0)] HALF_D_PLUS_2 [7229] [] [] [] [] [7232,7233,7234,7231] CONDITIONAL_S
IDLE 7233 [(0,0)] HALF_D_PLUS_2 [7229] [] [] [] [] [7232,7233,7234,7231] CONDITIONAL_S
DISCARD 7234 [(1,0)] 0 [7229] [] [] [] [] [7232,7233,7234,7231] CONDITIONAL_S
IDLE 7235 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 7236 [(0,1)] D [] [] [] [] [] [] none
MERGE 7237 [(0,1),(0,0)] D [] [7240,7241,7242,7239] [] [] [((0,0),(0,1))] [] none
DISCARD 7238 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7239 [(0,1),(0,0)] D [7237] [] [] [] [((0,0),(0,1))] [7240,7241,7242,7239] CONDITIONAL_S
Y_MEAS 7240 [(0,1)] HALF_D_PLUS_2 [7237] [] [] [] [] [7240,7241,7242,7239] CONDITIONAL_S
IDLE 7241 [(0,0)] HALF_D_PLUS_2 [7237] [] [] [] [] [7240,7241,7242,7239] CONDITIONAL_S
DISCARD 7242 [(0,1)] 0 [7237] [] [] [] [] [7240,7241,7242,7239] CONDITIONAL_S
IDLE 7243 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 7244 [(1,0)] D [] [] [] [] [] [] none
MERGE 7245 [(1,0),(0,0)] D [] [7248,7249,7250,7247] [] [] [((0,0),(1,0))] [] none
DISCARD 7246 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7247 [(1,0),(0,0)] D [7245] [] [] [] [((0,0),(1,0))] [7248,7249,7250,7247] CONDITIONAL_S
Y_MEAS 7248 [(1,0)] HALF_D_PLUS_2 [7245] [] [] [] [] [7248,7249,7250,7247] CONDITIONAL_S
IDLE 7249 [(0,0)] HALF_D_PLUS_2 [7245] [] [] [] [] [7248,7249,7250,7247] CONDITIONAL_S
DISCARD 7250 [(1,0)] 0 [7245] [] [] [] [] [7248,7249,7250,7247] CONDITIONAL_S
IDLE 7251 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 7252 [(0,1)] D [] [] [] [] [] [] none
MERGE 7253 [(0,1),(0,0)] D [] [7256,7257,7258,7255] [] [] [((0,0),(0,1))] [] none
DISCARD 7254 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7255 [(0,1),(0,0)] D [7253] [] [] [] [((0,0),(0,1))] [7256,7257,7258,7255] CONDITIONAL_S
Y_MEAS 7256 [(0,1)] HALF_D_PLUS_2 [7253] [] [] [] [] [7256,7257,7258,7255] CONDITIONAL_S
IDLE 7257 [(0,0)] HALF_D_PLUS_2 [7253] [] [] [] [] [7256,7257,7258,7255] CONDITIONAL_S
DISCARD 7258 [(0,1)] 0 [7253] [] [] [] [] [7256,7257,7258,7255] CONDITIONAL_S
IDLE 7259 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 7260 [(1,0)] D [] [] [] [] [] [] none
MERGE 7261 [(1,0),(0,0)] D [] [7264,7265,7266,7263] [] [] [((0,0),(1,0))] [] none
DISCARD 7262 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7263 [(1,0),(0,0)] D [7261] [] [] [] [((0,0),(1,0))] [7264,7265,7266,7263] CONDITIONAL_S
Y_MEAS 7264 [(1,0)] HALF_D_PLUS_2 [7261] [] [] [] [] [7264,7265,7266,7263] CONDITIONAL_S
IDLE 7265 [(0,0)] HALF_D_PLUS_2 [7261] [] [] [] [] [7264,7265,7266,7263] CONDITIONAL_S
DISCARD 7266 [(1,0)] 0 [7261] [] [] [] [] [7264,7265,7266,7263] CONDITIONAL_S
IDLE 7267 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 7268 [(0,1)] D [] [] [] [] [] [] none
MERGE 7269 [(0,1),(0,0)] D [] [7272,7273,7274,7271] [] [] [((0,0),(0,1))] [] none
DISCARD 7270 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7271 [(0,1),(0,0)] D [7269] [] [] [] [((0,0),(0,1))] [7272,7273,7274,7271] CONDITIONAL_S
Y_MEAS 7272 [(0,1)] HALF_D_PLUS_2 [7269] [] [] [] [] [7272,7273,7274,7271] CONDITIONAL_S
IDLE 7273 [(0,0)] HALF_D_PLUS_2 [7269] [] [] [] [] [7272,7273,7274,7271] CONDITIONAL_S
DISCARD 7274 [(0,1)] 0 [7269] [] [] [] [] [7272,7273,7274,7271] CONDITIONAL_S
IDLE 7275 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 7276 [(1,0)] D [] [] [] [] [] [] none
MERGE 7277 [(1,0),(0,0)] D [] [7280,7281,7282,7279] [] [] [((0,0),(1,0))] [] none
DISCARD 7278 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7279 [(1,0),(0,0)] D [7277] [] [] [] [((0,0),(1,0))] [7280,7281,7282,7279] CONDITIONAL_S
Y_MEAS 7280 [(1,0)] HALF_D_PLUS_2 [7277] [] [] [] [] [7280,7281,7282,7279] CONDITIONAL_S
IDLE 7281 [(0,0)] HALF_D_PLUS_2 [7277] [] [] [] [] [7280,7281,7282,7279] CONDITIONAL_S
DISCARD 7282 [(1,0)] 0 [7277] [] [] [] [] [7280,7281,7282,7279] CONDITIONAL_S
IDLE 7283 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 7284 [(0,1)] D [] [] [] [] [] [] none
MERGE 7285 [(0,1),(0,0)] D [] [7288,7289,7290,7287] [] [] [((0,0),(0,1))] [] none
DISCARD 7286 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7287 [(0,1),(0,0)] D [7285] [] [] [] [((0,0),(0,1))] [7288,7289,7290,7287] CONDITIONAL_S
Y_MEAS 7288 [(0,1)] HALF_D_PLUS_2 [7285] [] [] [] [] [7288,7289,7290,7287] CONDITIONAL_S
IDLE 7289 [(0,0)] HALF_D_PLUS_2 [7285] [] [] [] [] [7288,7289,7290,7287] CONDITIONAL_S
DISCARD 7290 [(0,1)] 0 [7285] [] [] [] [] [7288,7289,7290,7287] CONDITIONAL_S
IDLE 7291 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 7292 [(1,0)] D [] [] [] [] [] [] none
MERGE 7293 [(1,0),(0,0)] D [] [7296,7297,7298,7295] [] [] [((0,0),(1,0))] [] none
DISCARD 7294 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7295 [(1,0),(0,0)] D [7293] [] [] [] [((0,0),(1,0))] [7296,7297,7298,7295] CONDITIONAL_S
Y_MEAS 7296 [(1,0)] HALF_D_PLUS_2 [7293] [] [] [] [] [7296,7297,7298,7295] CONDITIONAL_S
IDLE 7297 [(0,0)] HALF_D_PLUS_2 [7293] [] [] [] [] [7296,7297,7298,7295] CONDITIONAL_S
DISCARD 7298 [(1,0)] 0 [7293] [] [] [] [] [7296,7297,7298,7295] CONDITIONAL_S
IDLE 7299 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 7300 [(0,1)] D [] [] [] [] [] [] none
MERGE 7301 [(0,1),(0,0)] D [] [7304,7305,7306,7303] [] [] [((0,0),(0,1))] [] none
DISCARD 7302 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7303 [(0,1),(0,0)] D [7301] [] [] [] [((0,0),(0,1))] [7304,7305,7306,7303] CONDITIONAL_S
Y_MEAS 7304 [(0,1)] HALF_D_PLUS_2 [7301] [] [] [] [] [7304,7305,7306,7303] CONDITIONAL_S
IDLE 7305 [(0,0)] HALF_D_PLUS_2 [7301] [] [] [] [] [7304,7305,7306,7303] CONDITIONAL_S
DISCARD 7306 [(0,1)] 0 [7301] [] [] [] [] [7304,7305,7306,7303] CONDITIONAL_S
IDLE 7307 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 7308 [(1,0)] D [] [] [] [] [] [] none
MERGE 7309 [(1,0),(0,0)] D [] [7312,7313,7314,7311] [] [] [((0,0),(1,0))] [] none
DISCARD 7310 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7311 [(1,0),(0,0)] D [7309] [] [] [] [((0,0),(1,0))] [7312,7313,7314,7311] CONDITIONAL_S
Y_MEAS 7312 [(1,0)] HALF_D_PLUS_2 [7309] [] [] [] [] [7312,7313,7314,7311] CONDITIONAL_S
IDLE 7313 [(0,0)] HALF_D_PLUS_2 [7309] [] [] [] [] [7312,7313,7314,7311] CONDITIONAL_S
DISCARD 7314 [(1,0)] 0 [7309] [] [] [] [] [7312,7313,7314,7311] CONDITIONAL_S
IDLE 7315 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 7316 [(0,1)] D [] [] [] [] [] [] none
MERGE 7317 [(0,1),(0,0)] D [] [7320,7321,7322,7319] [] [] [((0,0),(0,1))] [] none
DISCARD 7318 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7319 [(0,1),(0,0)] D [7317] [] [] [] [((0,0),(0,1))] [7320,7321,7322,7319] CONDITIONAL_S
Y_MEAS 7320 [(0,1)] HALF_D_PLUS_2 [7317] [] [] [] [] [7320,7321,7322,7319] CONDITIONAL_S
IDLE 7321 [(0,0)] HALF_D_PLUS_2 [7317] [] [] [] [] [7320,7321,7322,7319] CONDITIONAL_S
DISCARD 7322 [(0,1)] 0 [7317] [] [] [] [] [7320,7321,7322,7319] CONDITIONAL_S
IDLE 7323 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 7324 [(1,0)] D [] [] [] [] [] [] none
MERGE 7325 [(1,0),(0,0)] D [] [7328,7329,7330,7327] [] [] [((0,0),(1,0))] [] none
DISCARD 7326 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7327 [(1,0),(0,0)] D [7325] [] [] [] [((0,0),(1,0))] [7328,7329,7330,7327] CONDITIONAL_S
Y_MEAS 7328 [(1,0)] HALF_D_PLUS_2 [7325] [] [] [] [] [7328,7329,7330,7327] CONDITIONAL_S
IDLE 7329 [(0,0)] HALF_D_PLUS_2 [7325] [] [] [] [] [7328,7329,7330,7327] CONDITIONAL_S
DISCARD 7330 [(1,0)] 0 [7325] [] [] [] [] [7328,7329,7330,7327] CONDITIONAL_S
IDLE 7331 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 7332 [(0,1)] D [] [] [] [] [] [] none
MERGE 7333 [(0,1),(0,0)] D [] [7336,7337,7338,7335] [] [] [((0,0),(0,1))] [] none
DISCARD 7334 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7335 [(0,1),(0,0)] D [7333] [] [] [] [((0,0),(0,1))] [7336,7337,7338,7335] CONDITIONAL_S
Y_MEAS 7336 [(0,1)] HALF_D_PLUS_2 [7333] [] [] [] [] [7336,7337,7338,7335] CONDITIONAL_S
IDLE 7337 [(0,0)] HALF_D_PLUS_2 [7333] [] [] [] [] [7336,7337,7338,7335] CONDITIONAL_S
DISCARD 7338 [(0,1)] 0 [7333] [] [] [] [] [7336,7337,7338,7335] CONDITIONAL_S
IDLE 7339 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 7340 [(1,0)] D [] [] [] [] [] [] none
MERGE 7341 [(1,0),(0,0)] D [] [7344,7345,7346,7343] [] [] [((0,0),(1,0))] [] none
DISCARD 7342 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7343 [(1,0),(0,0)] D [7341] [] [] [] [((0,0),(1,0))] [7344,7345,7346,7343] CONDITIONAL_S
Y_MEAS 7344 [(1,0)] HALF_D_PLUS_2 [7341] [] [] [] [] [7344,7345,7346,7343] CONDITIONAL_S
IDLE 7345 [(0,0)] HALF_D_PLUS_2 [7341] [] [] [] [] [7344,7345,7346,7343] CONDITIONAL_S
DISCARD 7346 [(1,0)] 0 [7341] [] [] [] [] [7344,7345,7346,7343] CONDITIONAL_S
IDLE 7347 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 7348 [(0,1)] D [] [] [] [] [] [] none
MERGE 7349 [(0,1),(0,0)] D [] [7352,7353,7354,7351] [] [] [((0,0),(0,1))] [] none
DISCARD 7350 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7351 [(0,1),(0,0)] D [7349] [] [] [] [((0,0),(0,1))] [7352,7353,7354,7351] CONDITIONAL_S
Y_MEAS 7352 [(0,1)] HALF_D_PLUS_2 [7349] [] [] [] [] [7352,7353,7354,7351] CONDITIONAL_S
IDLE 7353 [(0,0)] HALF_D_PLUS_2 [7349] [] [] [] [] [7352,7353,7354,7351] CONDITIONAL_S
DISCARD 7354 [(0,1)] 0 [7349] [] [] [] [] [7352,7353,7354,7351] CONDITIONAL_S
IDLE 7355 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 7356 [(1,0)] D [] [] [] [] [] [] none
MERGE 7357 [(1,0),(0,0)] D [] [7360,7361,7362,7359] [] [] [((0,0),(1,0))] [] none
DISCARD 7358 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7359 [(1,0),(0,0)] D [7357] [] [] [] [((0,0),(1,0))] [7360,7361,7362,7359] CONDITIONAL_S
Y_MEAS 7360 [(1,0)] HALF_D_PLUS_2 [7357] [] [] [] [] [7360,7361,7362,7359] CONDITIONAL_S
IDLE 7361 [(0,0)] HALF_D_PLUS_2 [7357] [] [] [] [] [7360,7361,7362,7359] CONDITIONAL_S
DISCARD 7362 [(1,0)] 0 [7357] [] [] [] [] [7360,7361,7362,7359] CONDITIONAL_S
IDLE 7363 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 7364 [(0,1)] D [] [] [] [] [] [] none
MERGE 7365 [(0,1),(0,0)] D [] [7368,7369,7370,7367] [] [] [((0,0),(0,1))] [] none
DISCARD 7366 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7367 [(0,1),(0,0)] D [7365] [] [] [] [((0,0),(0,1))] [7368,7369,7370,7367] CONDITIONAL_S
Y_MEAS 7368 [(0,1)] HALF_D_PLUS_2 [7365] [] [] [] [] [7368,7369,7370,7367] CONDITIONAL_S
IDLE 7369 [(0,0)] HALF_D_PLUS_2 [7365] [] [] [] [] [7368,7369,7370,7367] CONDITIONAL_S
DISCARD 7370 [(0,1)] 0 [7365] [] [] [] [] [7368,7369,7370,7367] CONDITIONAL_S
IDLE 7371 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 7372 [(1,0)] D [] [] [] [] [] [] none
MERGE 7373 [(1,0),(0,0)] D [] [7376,7377,7378,7375] [] [] [((0,0),(1,0))] [] none
DISCARD 7374 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7375 [(1,0),(0,0)] D [7373] [] [] [] [((0,0),(1,0))] [7376,7377,7378,7375] CONDITIONAL_S
Y_MEAS 7376 [(1,0)] HALF_D_PLUS_2 [7373] [] [] [] [] [7376,7377,7378,7375] CONDITIONAL_S
IDLE 7377 [(0,0)] HALF_D_PLUS_2 [7373] [] [] [] [] [7376,7377,7378,7375] CONDITIONAL_S
DISCARD 7378 [(1,0)] 0 [7373] [] [] [] [] [7376,7377,7378,7375] CONDITIONAL_S
IDLE 7379 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 7380 [(0,1)] D [] [] [] [] [] [] none
MERGE 7381 [(0,1),(0,0)] D [] [7384,7385,7386,7383] [] [] [((0,0),(0,1))] [] none
DISCARD 7382 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7383 [(0,1),(0,0)] D [7381] [] [] [] [((0,0),(0,1))] [7384,7385,7386,7383] CONDITIONAL_S
Y_MEAS 7384 [(0,1)] HALF_D_PLUS_2 [7381] [] [] [] [] [7384,7385,7386,7383] CONDITIONAL_S
IDLE 7385 [(0,0)] HALF_D_PLUS_2 [7381] [] [] [] [] [7384,7385,7386,7383] CONDITIONAL_S
DISCARD 7386 [(0,1)] 0 [7381] [] [] [] [] [7384,7385,7386,7383] CONDITIONAL_S
IDLE 7387 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 7388 [(1,0)] D [] [] [] [] [] [] none
MERGE 7389 [(1,0),(0,0)] D [] [7392,7393,7394,7391] [] [] [((0,0),(1,0))] [] none
DISCARD 7390 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7391 [(1,0),(0,0)] D [7389] [] [] [] [((0,0),(1,0))] [7392,7393,7394,7391] CONDITIONAL_S
Y_MEAS 7392 [(1,0)] HALF_D_PLUS_2 [7389] [] [] [] [] [7392,7393,7394,7391] CONDITIONAL_S
IDLE 7393 [(0,0)] HALF_D_PLUS_2 [7389] [] [] [] [] [7392,7393,7394,7391] CONDITIONAL_S
DISCARD 7394 [(1,0)] 0 [7389] [] [] [] [] [7392,7393,7394,7391] CONDITIONAL_S
IDLE 7395 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 7396 [(0,1)] D [] [] [] [] [] [] none
MERGE 7397 [(0,1),(0,0)] D [] [7400,7401,7402,7399] [] [] [((0,0),(0,1))] [] none
DISCARD 7398 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7399 [(0,1),(0,0)] D [7397] [] [] [] [((0,0),(0,1))] [7400,7401,7402,7399] CONDITIONAL_S
Y_MEAS 7400 [(0,1)] HALF_D_PLUS_2 [7397] [] [] [] [] [7400,7401,7402,7399] CONDITIONAL_S
IDLE 7401 [(0,0)] HALF_D_PLUS_2 [7397] [] [] [] [] [7400,7401,7402,7399] CONDITIONAL_S
DISCARD 7402 [(0,1)] 0 [7397] [] [] [] [] [7400,7401,7402,7399] CONDITIONAL_S
IDLE 7403 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 7404 [(1,0)] D [] [] [] [] [] [] none
MERGE 7405 [(1,0),(0,0)] D [] [7408,7409,7410,7407] [] [] [((0,0),(1,0))] [] none
DISCARD 7406 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7407 [(1,0),(0,0)] D [7405] [] [] [] [((0,0),(1,0))] [7408,7409,7410,7407] CONDITIONAL_S
Y_MEAS 7408 [(1,0)] HALF_D_PLUS_2 [7405] [] [] [] [] [7408,7409,7410,7407] CONDITIONAL_S
IDLE 7409 [(0,0)] HALF_D_PLUS_2 [7405] [] [] [] [] [7408,7409,7410,7407] CONDITIONAL_S
DISCARD 7410 [(1,0)] 0 [7405] [] [] [] [] [7408,7409,7410,7407] CONDITIONAL_S
IDLE 7411 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 7412 [(0,1)] D [] [] [] [] [] [] none
MERGE 7413 [(0,1),(0,0)] D [] [7416,7417,7418,7415] [] [] [((0,0),(0,1))] [] none
DISCARD 7414 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7415 [(0,1),(0,0)] D [7413] [] [] [] [((0,0),(0,1))] [7416,7417,7418,7415] CONDITIONAL_S
Y_MEAS 7416 [(0,1)] HALF_D_PLUS_2 [7413] [] [] [] [] [7416,7417,7418,7415] CONDITIONAL_S
IDLE 7417 [(0,0)] HALF_D_PLUS_2 [7413] [] [] [] [] [7416,7417,7418,7415] CONDITIONAL_S
DISCARD 7418 [(0,1)] 0 [7413] [] [] [] [] [7416,7417,7418,7415] CONDITIONAL_S
IDLE 7419 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 7420 [(1,0)] D [] [] [] [] [] [] none
MERGE 7421 [(1,0),(0,0)] D [] [7424,7425,7426,7423] [] [] [((0,0),(1,0))] [] none
DISCARD 7422 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7423 [(1,0),(0,0)] D [7421] [] [] [] [((0,0),(1,0))] [7424,7425,7426,7423] CONDITIONAL_S
Y_MEAS 7424 [(1,0)] HALF_D_PLUS_2 [7421] [] [] [] [] [7424,7425,7426,7423] CONDITIONAL_S
IDLE 7425 [(0,0)] HALF_D_PLUS_2 [7421] [] [] [] [] [7424,7425,7426,7423] CONDITIONAL_S
DISCARD 7426 [(1,0)] 0 [7421] [] [] [] [] [7424,7425,7426,7423] CONDITIONAL_S
IDLE 7427 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 7428 [(0,1)] D [] [] [] [] [] [] none
MERGE 7429 [(0,1),(0,0)] D [] [7432,7433,7434,7431] [] [] [((0,0),(0,1))] [] none
DISCARD 7430 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7431 [(0,1),(0,0)] D [7429] [] [] [] [((0,0),(0,1))] [7432,7433,7434,7431] CONDITIONAL_S
Y_MEAS 7432 [(0,1)] HALF_D_PLUS_2 [7429] [] [] [] [] [7432,7433,7434,7431] CONDITIONAL_S
IDLE 7433 [(0,0)] HALF_D_PLUS_2 [7429] [] [] [] [] [7432,7433,7434,7431] CONDITIONAL_S
DISCARD 7434 [(0,1)] 0 [7429] [] [] [] [] [7432,7433,7434,7431] CONDITIONAL_S
IDLE 7435 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 7436 [(1,0)] D [] [] [] [] [] [] none
MERGE 7437 [(1,0),(0,0)] D [] [7440,7441,7442,7439] [] [] [((0,0),(1,0))] [] none
DISCARD 7438 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7439 [(1,0),(0,0)] D [7437] [] [] [] [((0,0),(1,0))] [7440,7441,7442,7439] CONDITIONAL_S
Y_MEAS 7440 [(1,0)] HALF_D_PLUS_2 [7437] [] [] [] [] [7440,7441,7442,7439] CONDITIONAL_S
IDLE 7441 [(0,0)] HALF_D_PLUS_2 [7437] [] [] [] [] [7440,7441,7442,7439] CONDITIONAL_S
DISCARD 7442 [(1,0)] 0 [7437] [] [] [] [] [7440,7441,7442,7439] CONDITIONAL_S
IDLE 7443 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 7444 [(0,1)] D [] [] [] [] [] [] none
MERGE 7445 [(0,1),(0,0)] D [] [7448,7449,7450,7447] [] [] [((0,0),(0,1))] [] none
DISCARD 7446 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7447 [(0,1),(0,0)] D [7445] [] [] [] [((0,0),(0,1))] [7448,7449,7450,7447] CONDITIONAL_S
Y_MEAS 7448 [(0,1)] HALF_D_PLUS_2 [7445] [] [] [] [] [7448,7449,7450,7447] CONDITIONAL_S
IDLE 7449 [(0,0)] HALF_D_PLUS_2 [7445] [] [] [] [] [7448,7449,7450,7447] CONDITIONAL_S
DISCARD 7450 [(0,1)] 0 [7445] [] [] [] [] [7448,7449,7450,7447] CONDITIONAL_S
IDLE 7451 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 7452 [(1,0)] D [] [] [] [] [] [] none
MERGE 7453 [(1,0),(0,0)] D [] [7456,7457,7458,7455] [] [] [((0,0),(1,0))] [] none
DISCARD 7454 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7455 [(1,0),(0,0)] D [7453] [] [] [] [((0,0),(1,0))] [7456,7457,7458,7455] CONDITIONAL_S
Y_MEAS 7456 [(1,0)] HALF_D_PLUS_2 [7453] [] [] [] [] [7456,7457,7458,7455] CONDITIONAL_S
IDLE 7457 [(0,0)] HALF_D_PLUS_2 [7453] [] [] [] [] [7456,7457,7458,7455] CONDITIONAL_S
DISCARD 7458 [(1,0)] 0 [7453] [] [] [] [] [7456,7457,7458,7455] CONDITIONAL_S
IDLE 7459 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 7460 [(0,1)] D [] [] [] [] [] [] none
MERGE 7461 [(0,1),(0,0)] D [] [7464,7465,7466,7463] [] [] [((0,0),(0,1))] [] none
DISCARD 7462 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7463 [(0,1),(0,0)] D [7461] [] [] [] [((0,0),(0,1))] [7464,7465,7466,7463] CONDITIONAL_S
Y_MEAS 7464 [(0,1)] HALF_D_PLUS_2 [7461] [] [] [] [] [7464,7465,7466,7463] CONDITIONAL_S
IDLE 7465 [(0,0)] HALF_D_PLUS_2 [7461] [] [] [] [] [7464,7465,7466,7463] CONDITIONAL_S
DISCARD 7466 [(0,1)] 0 [7461] [] [] [] [] [7464,7465,7466,7463] CONDITIONAL_S
IDLE 7467 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 7468 [(1,0)] D [] [] [] [] [] [] none
MERGE 7469 [(1,0),(0,0)] D [] [7472,7473,7474,7471] [] [] [((0,0),(1,0))] [] none
DISCARD 7470 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7471 [(1,0),(0,0)] D [7469] [] [] [] [((0,0),(1,0))] [7472,7473,7474,7471] CONDITIONAL_S
Y_MEAS 7472 [(1,0)] HALF_D_PLUS_2 [7469] [] [] [] [] [7472,7473,7474,7471] CONDITIONAL_S
IDLE 7473 [(0,0)] HALF_D_PLUS_2 [7469] [] [] [] [] [7472,7473,7474,7471] CONDITIONAL_S
DISCARD 7474 [(1,0)] 0 [7469] [] [] [] [] [7472,7473,7474,7471] CONDITIONAL_S
IDLE 7475 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 7476 [(0,1)] D [] [] [] [] [] [] none
MERGE 7477 [(0,1),(0,0)] D [] [7480,7481,7482,7479] [] [] [((0,0),(0,1))] [] none
DISCARD 7478 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7479 [(0,1),(0,0)] D [7477] [] [] [] [((0,0),(0,1))] [7480,7481,7482,7479] CONDITIONAL_S
Y_MEAS 7480 [(0,1)] HALF_D_PLUS_2 [7477] [] [] [] [] [7480,7481,7482,7479] CONDITIONAL_S
IDLE 7481 [(0,0)] HALF_D_PLUS_2 [7477] [] [] [] [] [7480,7481,7482,7479] CONDITIONAL_S
DISCARD 7482 [(0,1)] 0 [7477] [] [] [] [] [7480,7481,7482,7479] CONDITIONAL_S
IDLE 7483 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 7484 [(1,0)] D [] [] [] [] [] [] none
MERGE 7485 [(1,0),(0,0)] D [] [7488,7489,7490,7487] [] [] [((0,0),(1,0))] [] none
DISCARD 7486 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7487 [(1,0),(0,0)] D [7485] [] [] [] [((0,0),(1,0))] [7488,7489,7490,7487] CONDITIONAL_S
Y_MEAS 7488 [(1,0)] HALF_D_PLUS_2 [7485] [] [] [] [] [7488,7489,7490,7487] CONDITIONAL_S
IDLE 7489 [(0,0)] HALF_D_PLUS_2 [7485] [] [] [] [] [7488,7489,7490,7487] CONDITIONAL_S
DISCARD 7490 [(1,0)] 0 [7485] [] [] [] [] [7488,7489,7490,7487] CONDITIONAL_S
IDLE 7491 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 7492 [(0,1)] D [] [] [] [] [] [] none
MERGE 7493 [(0,1),(0,0)] D [] [7496,7497,7498,7495] [] [] [((0,0),(0,1))] [] none
DISCARD 7494 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7495 [(0,1),(0,0)] D [7493] [] [] [] [((0,0),(0,1))] [7496,7497,7498,7495] CONDITIONAL_S
Y_MEAS 7496 [(0,1)] HALF_D_PLUS_2 [7493] [] [] [] [] [7496,7497,7498,7495] CONDITIONAL_S
IDLE 7497 [(0,0)] HALF_D_PLUS_2 [7493] [] [] [] [] [7496,7497,7498,7495] CONDITIONAL_S
DISCARD 7498 [(0,1)] 0 [7493] [] [] [] [] [7496,7497,7498,7495] CONDITIONAL_S
IDLE 7499 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 7500 [(1,0)] D [] [] [] [] [] [] none
MERGE 7501 [(1,0),(0,0)] D [] [7504,7505,7506,7503] [] [] [((0,0),(1,0))] [] none
DISCARD 7502 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7503 [(1,0),(0,0)] D [7501] [] [] [] [((0,0),(1,0))] [7504,7505,7506,7503] CONDITIONAL_S
Y_MEAS 7504 [(1,0)] HALF_D_PLUS_2 [7501] [] [] [] [] [7504,7505,7506,7503] CONDITIONAL_S
IDLE 7505 [(0,0)] HALF_D_PLUS_2 [7501] [] [] [] [] [7504,7505,7506,7503] CONDITIONAL_S
DISCARD 7506 [(1,0)] 0 [7501] [] [] [] [] [7504,7505,7506,7503] CONDITIONAL_S
IDLE 7507 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 7508 [(0,1)] D [] [] [] [] [] [] none
MERGE 7509 [(0,1),(0,0)] D [] [7512,7513,7514,7511] [] [] [((0,0),(0,1))] [] none
DISCARD 7510 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7511 [(0,1),(0,0)] D [7509] [] [] [] [((0,0),(0,1))] [7512,7513,7514,7511] CONDITIONAL_S
Y_MEAS 7512 [(0,1)] HALF_D_PLUS_2 [7509] [] [] [] [] [7512,7513,7514,7511] CONDITIONAL_S
IDLE 7513 [(0,0)] HALF_D_PLUS_2 [7509] [] [] [] [] [7512,7513,7514,7511] CONDITIONAL_S
DISCARD 7514 [(0,1)] 0 [7509] [] [] [] [] [7512,7513,7514,7511] CONDITIONAL_S
IDLE 7515 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 7516 [(1,0)] D [] [] [] [] [] [] none
MERGE 7517 [(1,0),(0,0)] D [] [7520,7521,7522,7519] [] [] [((0,0),(1,0))] [] none
DISCARD 7518 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7519 [(1,0),(0,0)] D [7517] [] [] [] [((0,0),(1,0))] [7520,7521,7522,7519] CONDITIONAL_S
Y_MEAS 7520 [(1,0)] HALF_D_PLUS_2 [7517] [] [] [] [] [7520,7521,7522,7519] CONDITIONAL_S
IDLE 7521 [(0,0)] HALF_D_PLUS_2 [7517] [] [] [] [] [7520,7521,7522,7519] CONDITIONAL_S
DISCARD 7522 [(1,0)] 0 [7517] [] [] [] [] [7520,7521,7522,7519] CONDITIONAL_S
IDLE 7523 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 7524 [(0,1)] D [] [] [] [] [] [] none
MERGE 7525 [(0,1),(0,0)] D [] [7528,7529,7530,7527] [] [] [((0,0),(0,1))] [] none
DISCARD 7526 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7527 [(0,1),(0,0)] D [7525] [] [] [] [((0,0),(0,1))] [7528,7529,7530,7527] CONDITIONAL_S
Y_MEAS 7528 [(0,1)] HALF_D_PLUS_2 [7525] [] [] [] [] [7528,7529,7530,7527] CONDITIONAL_S
IDLE 7529 [(0,0)] HALF_D_PLUS_2 [7525] [] [] [] [] [7528,7529,7530,7527] CONDITIONAL_S
DISCARD 7530 [(0,1)] 0 [7525] [] [] [] [] [7528,7529,7530,7527] CONDITIONAL_S
IDLE 7531 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 7532 [(1,0)] D [] [] [] [] [] [] none
MERGE 7533 [(1,0),(0,0)] D [] [7536,7537,7538,7535] [] [] [((0,0),(1,0))] [] none
DISCARD 7534 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7535 [(1,0),(0,0)] D [7533] [] [] [] [((0,0),(1,0))] [7536,7537,7538,7535] CONDITIONAL_S
Y_MEAS 7536 [(1,0)] HALF_D_PLUS_2 [7533] [] [] [] [] [7536,7537,7538,7535] CONDITIONAL_S
IDLE 7537 [(0,0)] HALF_D_PLUS_2 [7533] [] [] [] [] [7536,7537,7538,7535] CONDITIONAL_S
DISCARD 7538 [(1,0)] 0 [7533] [] [] [] [] [7536,7537,7538,7535] CONDITIONAL_S
IDLE 7539 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 7540 [(0,1)] D [] [] [] [] [] [] none
MERGE 7541 [(0,1),(0,0)] D [] [7544,7545,7546,7543] [] [] [((0,0),(0,1))] [] none
DISCARD 7542 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7543 [(0,1),(0,0)] D [7541] [] [] [] [((0,0),(0,1))] [7544,7545,7546,7543] CONDITIONAL_S
Y_MEAS 7544 [(0,1)] HALF_D_PLUS_2 [7541] [] [] [] [] [7544,7545,7546,7543] CONDITIONAL_S
IDLE 7545 [(0,0)] HALF_D_PLUS_2 [7541] [] [] [] [] [7544,7545,7546,7543] CONDITIONAL_S
DISCARD 7546 [(0,1)] 0 [7541] [] [] [] [] [7544,7545,7546,7543] CONDITIONAL_S
IDLE 7547 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 7548 [(1,0)] D [] [] [] [] [] [] none
MERGE 7549 [(1,0),(0,0)] D [] [7552,7553,7554,7551] [] [] [((0,0),(1,0))] [] none
DISCARD 7550 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7551 [(1,0),(0,0)] D [7549] [] [] [] [((0,0),(1,0))] [7552,7553,7554,7551] CONDITIONAL_S
Y_MEAS 7552 [(1,0)] HALF_D_PLUS_2 [7549] [] [] [] [] [7552,7553,7554,7551] CONDITIONAL_S
IDLE 7553 [(0,0)] HALF_D_PLUS_2 [7549] [] [] [] [] [7552,7553,7554,7551] CONDITIONAL_S
DISCARD 7554 [(1,0)] 0 [7549] [] [] [] [] [7552,7553,7554,7551] CONDITIONAL_S
INJECT_T 7555 [(0,1)] D [] [] [] [] [] [] none
MERGE 7556 [(0,1),(0,0)] D [] [7560,7561,7558,7559] [] [] [((0,0),(0,1))] [] none
DISCARD 7557 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7558 [(0,1),(0,0)] D [7556] [] [] [] [((0,0),(0,1))] [7560,7561,7558,7559] CONDITIONAL_S
Y_MEAS 7559 [(0,1)] HALF_D_PLUS_2 [7556] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
IDLE 7560 [(0,0)] HALF_D_PLUS_2 [7556] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
DISCARD 7561 [(0,1)] 0 [7556] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
IDLE 7562 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 7563 [(1,0)] D [] [] [] [] [] [] none
MERGE 7564 [(1,0),(0,0)] D [] [7568,7569,7566,7567] [] [] [((0,0),(1,0))] [] none
DISCARD 7565 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7566 [(1,0),(0,0)] D [7564] [] [] [] [((0,0),(1,0))] [7568,7569,7566,7567] CONDITIONAL_S
Y_MEAS 7567 [(1,0)] HALF_D_PLUS_2 [7564] [] [] [] [] [7568,7569,7566,7567] CONDITIONAL_S
IDLE 7568 [(0,0)] HALF_D_PLUS_2 [7564] [] [] [] [] [7568,7569,7566,7567] CONDITIONAL_S
DISCARD 7569 [(1,0)] 0 [7564] [] [] [] [] [7568,7569,7566,7567] CONDITIONAL_S
IDLE 7570 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 7571 [(0,1)] D [] [] [] [] [] [] none
MERGE 7572 [(0,1),(0,0)] D [] [7576,7577,7574,7575] [] [] [((0,0),(0,1))] [] none
DISCARD 7573 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7574 [(0,1),(0,0)] D [7572] [] [] [] [((0,0),(0,1))] [7576,7577,7574,7575] CONDITIONAL_S
Y_MEAS 7575 [(0,1)] HALF_D_PLUS_2 [7572] [] [] [] [] [7576,7577,7574,7575] CONDITIONAL_S
IDLE 7576 [(0,0)] HALF_D_PLUS_2 [7572] [] [] [] [] [7576,7577,7574,7575] CONDITIONAL_S
DISCARD 7577 [(0,1)] 0 [7572] [] [] [] [] [7576,7577,7574,7575] CONDITIONAL_S
IDLE 7578 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 7579 [(1,0)] D [] [] [] [] [] [] none
MERGE 7580 [(1,0),(0,0)] D [] [7584,7585,7582,7583] [] [] [((0,0),(1,0))] [] none
DISCARD 7581 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7582 [(1,0),(0,0)] D [7580] [] [] [] [((0,0),(1,0))] [7584,7585,7582,7583] CONDITIONAL_S
Y_MEAS 7583 [(1,0)] HALF_D_PLUS_2 [7580] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
IDLE 7584 [(0,0)] HALF_D_PLUS_2 [7580] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
DISCARD 7585 [(1,0)] 0 [7580] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
IDLE 7586 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 7587 [(0,1)] D [] [] [] [] [] [] none
MERGE 7588 [(0,1),(0,0)] D [] [7592,7593,7590,7591] [] [] [((0,0),(0,1))] [] none
DISCARD 7589 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7590 [(0,1),(0,0)] D [7588] [] [] [] [((0,0),(0,1))] [7592,7593,7590,7591] CONDITIONAL_S
Y_MEAS 7591 [(0,1)] HALF_D_PLUS_2 [7588] [] [] [] [] [7592,7593,7590,7591] CONDITIONAL_S
IDLE 7592 [(0,0)] HALF_D_PLUS_2 [7588] [] [] [] [] [7592,7593,7590,7591] CONDITIONAL_S
DISCARD 7593 [(0,1)] 0 [7588] [] [] [] [] [7592,7593,7590,7591] CONDITIONAL_S
IDLE 7594 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 7595 [(1,0)] D [] [] [] [] [] [] none
MERGE 7596 [(1,0),(0,0)] D [] [7600,7601,7598,7599] [] [] [((0,0),(1,0))] [] none
DISCARD 7597 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7598 [(1,0),(0,0)] D [7596] [] [] [] [((0,0),(1,0))] [7600,7601,7598,7599] CONDITIONAL_S
Y_MEAS 7599 [(1,0)] HALF_D_PLUS_2 [7596] [] [] [] [] [7600,7601,7598,7599] CONDITIONAL_S
IDLE 7600 [(0,0)] HALF_D_PLUS_2 [7596] [] [] [] [] [7600,7601,7598,7599] CONDITIONAL_S
DISCARD 7601 [(1,0)] 0 [7596] [] [] [] [] [7600,7601,7598,7599] CONDITIONAL_S
IDLE 7602 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 7603 [(0,1)] D [] [] [] [] [] [] none
MERGE 7604 [(0,1),(0,0)] D [] [7608,7609,7606,7607] [] [] [((0,0),(0,1))] [] none
DISCARD 7605 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7606 [(0,1),(0,0)] D [7604] [] [] [] [((0,0),(0,1))] [7608,7609,7606,7607] CONDITIONAL_S
Y_MEAS 7607 [(0,1)] HALF_D_PLUS_2 [7604] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
IDLE 7608 [(0,0)] HALF_D_PLUS_2 [7604] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
DISCARD 7609 [(0,1)] 0 [7604] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
IDLE 7610 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 7611 [(1,0)] D [] [] [] [] [] [] none
MERGE 7612 [(1,0),(0,0)] D [] [7616,7617,7614,7615] [] [] [((0,0),(1,0))] [] none
DISCARD 7613 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7614 [(1,0),(0,0)] D [7612] [] [] [] [((0,0),(1,0))] [7616,7617,7614,7615] CONDITIONAL_S
Y_MEAS 7615 [(1,0)] HALF_D_PLUS_2 [7612] [] [] [] [] [7616,7617,7614,7615] CONDITIONAL_S
IDLE 7616 [(0,0)] HALF_D_PLUS_2 [7612] [] [] [] [] [7616,7617,7614,7615] CONDITIONAL_S
DISCARD 7617 [(1,0)] 0 [7612] [] [] [] [] [7616,7617,7614,7615] CONDITIONAL_S
IDLE 7618 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 7619 [(0,1)] D [] [] [] [] [] [] none
MERGE 7620 [(0,1),(0,0)] D [] [7624,7625,7622,7623] [] [] [((0,0),(0,1))] [] none
DISCARD 7621 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7622 [(0,1),(0,0)] D [7620] [] [] [] [((0,0),(0,1))] [7624,7625,7622,7623] CONDITIONAL_S
Y_MEAS 7623 [(0,1)] HALF_D_PLUS_2 [7620] [] [] [] [] [7624,7625,7622,7623] CONDITIONAL_S
IDLE 7624 [(0,0)] HALF_D_PLUS_2 [7620] [] [] [] [] [7624,7625,7622,7623] CONDITIONAL_S
DISCARD 7625 [(0,1)] 0 [7620] [] [] [] [] [7624,7625,7622,7623] CONDITIONAL_S
IDLE 7626 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 7627 [(1,0)] D [] [] [] [] [] [] none
MERGE 7628 [(1,0),(0,0)] D [] [7632,7633,7630,7631] [] [] [((0,0),(1,0))] [] none
DISCARD 7629 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7630 [(1,0),(0,0)] D [7628] [] [] [] [((0,0),(1,0))] [7632,7633,7630,7631] CONDITIONAL_S
Y_MEAS 7631 [(1,0)] HALF_D_PLUS_2 [7628] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
IDLE 7632 [(0,0)] HALF_D_PLUS_2 [7628] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
DISCARD 7633 [(1,0)] 0 [7628] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
IDLE 7634 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 7635 [(0,1)] D [] [] [] [] [] [] none
MERGE 7636 [(0,1),(0,0)] D [] [7640,7641,7638,7639] [] [] [((0,0),(0,1))] [] none
DISCARD 7637 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7638 [(0,1),(0,0)] D [7636] [] [] [] [((0,0),(0,1))] [7640,7641,7638,7639] CONDITIONAL_S
Y_MEAS 7639 [(0,1)] HALF_D_PLUS_2 [7636] [] [] [] [] [7640,7641,7638,7639] CONDITIONAL_S
IDLE 7640 [(0,0)] HALF_D_PLUS_2 [7636] [] [] [] [] [7640,7641,7638,7639] CONDITIONAL_S
DISCARD 7641 [(0,1)] 0 [7636] [] [] [] [] [7640,7641,7638,7639] CONDITIONAL_S
IDLE 7642 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 7643 [(1,0)] D [] [] [] [] [] [] none
MERGE 7644 [(1,0),(0,0)] D [] [7648,7649,7646,7647] [] [] [((0,0),(1,0))] [] none
DISCARD 7645 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7646 [(1,0),(0,0)] D [7644] [] [] [] [((0,0),(1,0))] [7648,7649,7646,7647] CONDITIONAL_S
Y_MEAS 7647 [(1,0)] HALF_D_PLUS_2 [7644] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
IDLE 7648 [(0,0)] HALF_D_PLUS_2 [7644] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
DISCARD 7649 [(1,0)] 0 [7644] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
IDLE 7650 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 7651 [(0,1)] D [] [] [] [] [] [] none
MERGE 7652 [(0,1),(0,0)] D [] [7656,7657,7654,7655] [] [] [((0,0),(0,1))] [] none
DISCARD 7653 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7654 [(0,1),(0,0)] D [7652] [] [] [] [((0,0),(0,1))] [7656,7657,7654,7655] CONDITIONAL_S
Y_MEAS 7655 [(0,1)] HALF_D_PLUS_2 [7652] [] [] [] [] [7656,7657,7654,7655] CONDITIONAL_S
IDLE 7656 [(0,0)] HALF_D_PLUS_2 [7652] [] [] [] [] [7656,7657,7654,7655] CONDITIONAL_S
DISCARD 7657 [(0,1)] 0 [7652] [] [] [] [] [7656,7657,7654,7655] CONDITIONAL_S
IDLE 7658 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 7659 [(1,0)] D [] [] [] [] [] [] none
MERGE 7660 [(1,0),(0,0)] D [] [7664,7665,7662,7663] [] [] [((0,0),(1,0))] [] none
DISCARD 7661 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7662 [(1,0),(0,0)] D [7660] [] [] [] [((0,0),(1,0))] [7664,7665,7662,7663] CONDITIONAL_S
Y_MEAS 7663 [(1,0)] HALF_D_PLUS_2 [7660] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
IDLE 7664 [(0,0)] HALF_D_PLUS_2 [7660] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
DISCARD 7665 [(1,0)] 0 [7660] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
IDLE 7666 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 7667 [(0,1)] D [] [] [] [] [] [] none
MERGE 7668 [(0,1),(0,0)] D [] [7672,7673,7670,7671] [] [] [((0,0),(0,1))] [] none
DISCARD 7669 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7670 [(0,1),(0,0)] D [7668] [] [] [] [((0,0),(0,1))] [7672,7673,7670,7671] CONDITIONAL_S
Y_MEAS 7671 [(0,1)] HALF_D_PLUS_2 [7668] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
IDLE 7672 [(0,0)] HALF_D_PLUS_2 [7668] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
DISCARD 7673 [(0,1)] 0 [7668] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
IDLE 7674 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 7675 [(1,0)] D [] [] [] [] [] [] none
MERGE 7676 [(1,0),(0,0)] D [] [7680,7681,7678,7679] [] [] [((0,0),(1,0))] [] none
DISCARD 7677 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7678 [(1,0),(0,0)] D [7676] [] [] [] [((0,0),(1,0))] [7680,7681,7678,7679] CONDITIONAL_S
Y_MEAS 7679 [(1,0)] HALF_D_PLUS_2 [7676] [] [] [] [] [7680,7681,7678,7679] CONDITIONAL_S
IDLE 7680 [(0,0)] HALF_D_PLUS_2 [7676] [] [] [] [] [7680,7681,7678,7679] CONDITIONAL_S
DISCARD 7681 [(1,0)] 0 [7676] [] [] [] [] [7680,7681,7678,7679] CONDITIONAL_S
IDLE 7682 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 7683 [(0,1)] D [] [] [] [] [] [] none
MERGE 7684 [(0,1),(0,0)] D [] [7688,7689,7686,7687] [] [] [((0,0),(0,1))] [] none
DISCARD 7685 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7686 [(0,1),(0,0)] D [7684] [] [] [] [((0,0),(0,1))] [7688,7689,7686,7687] CONDITIONAL_S
Y_MEAS 7687 [(0,1)] HALF_D_PLUS_2 [7684] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
IDLE 7688 [(0,0)] HALF_D_PLUS_2 [7684] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
DISCARD 7689 [(0,1)] 0 [7684] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
IDLE 7690 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 7691 [(1,0)] D [] [] [] [] [] [] none
MERGE 7692 [(1,0),(0,0)] D [] [7696,7697,7694,7695] [] [] [((0,0),(1,0))] [] none
DISCARD 7693 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7694 [(1,0),(0,0)] D [7692] [] [] [] [((0,0),(1,0))] [7696,7697,7694,7695] CONDITIONAL_S
Y_MEAS 7695 [(1,0)] HALF_D_PLUS_2 [7692] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
IDLE 7696 [(0,0)] HALF_D_PLUS_2 [7692] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
DISCARD 7697 [(1,0)] 0 [7692] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
IDLE 7698 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 7699 [(0,1)] D [] [] [] [] [] [] none
MERGE 7700 [(0,1),(0,0)] D [] [7704,7705,7702,7703] [] [] [((0,0),(0,1))] [] none
DISCARD 7701 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7702 [(0,1),(0,0)] D [7700] [] [] [] [((0,0),(0,1))] [7704,7705,7702,7703] CONDITIONAL_S
Y_MEAS 7703 [(0,1)] HALF_D_PLUS_2 [7700] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
IDLE 7704 [(0,0)] HALF_D_PLUS_2 [7700] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
DISCARD 7705 [(0,1)] 0 [7700] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
IDLE 7706 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 7707 [(1,0)] D [] [] [] [] [] [] none
MERGE 7708 [(1,0),(0,0)] D [] [7712,7713,7710,7711] [] [] [((0,0),(1,0))] [] none
DISCARD 7709 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7710 [(1,0),(0,0)] D [7708] [] [] [] [((0,0),(1,0))] [7712,7713,7710,7711] CONDITIONAL_S
Y_MEAS 7711 [(1,0)] HALF_D_PLUS_2 [7708] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
IDLE 7712 [(0,0)] HALF_D_PLUS_2 [7708] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
DISCARD 7713 [(1,0)] 0 [7708] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
IDLE 7714 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 7715 [(0,1)] D [] [] [] [] [] [] none
MERGE 7716 [(0,1),(0,0)] D [] [7720,7721,7718,7719] [] [] [((0,0),(0,1))] [] none
DISCARD 7717 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7718 [(0,1),(0,0)] D [7716] [] [] [] [((0,0),(0,1))] [7720,7721,7718,7719] CONDITIONAL_S
Y_MEAS 7719 [(0,1)] HALF_D_PLUS_2 [7716] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
IDLE 7720 [(0,0)] HALF_D_PLUS_2 [7716] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
DISCARD 7721 [(0,1)] 0 [7716] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
IDLE 7722 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 7723 [(1,0)] D [] [] [] [] [] [] none
MERGE 7724 [(1,0),(0,0)] D [] [7728,7729,7726,7727] [] [] [((0,0),(1,0))] [] none
DISCARD 7725 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7726 [(1,0),(0,0)] D [7724] [] [] [] [((0,0),(1,0))] [7728,7729,7726,7727] CONDITIONAL_S
Y_MEAS 7727 [(1,0)] HALF_D_PLUS_2 [7724] [] [] [] [] [7728,7729,7726,7727] CONDITIONAL_S
IDLE 7728 [(0,0)] HALF_D_PLUS_2 [7724] [] [] [] [] [7728,7729,7726,7727] CONDITIONAL_S
DISCARD 7729 [(1,0)] 0 [7724] [] [] [] [] [7728,7729,7726,7727] CONDITIONAL_S
IDLE 7730 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 7731 [(0,1)] D [] [] [] [] [] [] none
MERGE 7732 [(0,1),(0,0)] D [] [7736,7737,7734,7735] [] [] [((0,0),(0,1))] [] none
DISCARD 7733 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7734 [(0,1),(0,0)] D [7732] [] [] [] [((0,0),(0,1))] [7736,7737,7734,7735] CONDITIONAL_S
Y_MEAS 7735 [(0,1)] HALF_D_PLUS_2 [7732] [] [] [] [] [7736,7737,7734,7735] CONDITIONAL_S
IDLE 7736 [(0,0)] HALF_D_PLUS_2 [7732] [] [] [] [] [7736,7737,7734,7735] CONDITIONAL_S
DISCARD 7737 [(0,1)] 0 [7732] [] [] [] [] [7736,7737,7734,7735] CONDITIONAL_S
IDLE 7738 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 7739 [(1,0)] D [] [] [] [] [] [] none
MERGE 7740 [(1,0),(0,0)] D [] [7744,7745,7742,7743] [] [] [((0,0),(1,0))] [] none
DISCARD 7741 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7742 [(1,0),(0,0)] D [7740] [] [] [] [((0,0),(1,0))] [7744,7745,7742,7743] CONDITIONAL_S
Y_MEAS 7743 [(1,0)] HALF_D_PLUS_2 [7740] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
IDLE 7744 [(0,0)] HALF_D_PLUS_2 [7740] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
DISCARD 7745 [(1,0)] 0 [7740] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
IDLE 7746 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 7747 [(0,1)] D [] [] [] [] [] [] none
MERGE 7748 [(0,1),(0,0)] D [] [7752,7753,7750,7751] [] [] [((0,0),(0,1))] [] none
DISCARD 7749 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7750 [(0,1),(0,0)] D [7748] [] [] [] [((0,0),(0,1))] [7752,7753,7750,7751] CONDITIONAL_S
Y_MEAS 7751 [(0,1)] HALF_D_PLUS_2 [7748] [] [] [] [] [7752,7753,7750,7751] CONDITIONAL_S
IDLE 7752 [(0,0)] HALF_D_PLUS_2 [7748] [] [] [] [] [7752,7753,7750,7751] CONDITIONAL_S
DISCARD 7753 [(0,1)] 0 [7748] [] [] [] [] [7752,7753,7750,7751] CONDITIONAL_S
IDLE 7754 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 7755 [(1,0)] D [] [] [] [] [] [] none
MERGE 7756 [(1,0),(0,0)] D [] [7760,7761,7758,7759] [] [] [((0,0),(1,0))] [] none
DISCARD 7757 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7758 [(1,0),(0,0)] D [7756] [] [] [] [((0,0),(1,0))] [7760,7761,7758,7759] CONDITIONAL_S
Y_MEAS 7759 [(1,0)] HALF_D_PLUS_2 [7756] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
IDLE 7760 [(0,0)] HALF_D_PLUS_2 [7756] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
DISCARD 7761 [(1,0)] 0 [7756] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
IDLE 7762 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 7763 [(0,1)] D [] [] [] [] [] [] none
MERGE 7764 [(0,1),(0,0)] D [] [7768,7769,7766,7767] [] [] [((0,0),(0,1))] [] none
DISCARD 7765 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7766 [(0,1),(0,0)] D [7764] [] [] [] [((0,0),(0,1))] [7768,7769,7766,7767] CONDITIONAL_S
Y_MEAS 7767 [(0,1)] HALF_D_PLUS_2 [7764] [] [] [] [] [7768,7769,7766,7767] CONDITIONAL_S
IDLE 7768 [(0,0)] HALF_D_PLUS_2 [7764] [] [] [] [] [7768,7769,7766,7767] CONDITIONAL_S
DISCARD 7769 [(0,1)] 0 [7764] [] [] [] [] [7768,7769,7766,7767] CONDITIONAL_S
IDLE 7770 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 7771 [(1,0)] D [] [] [] [] [] [] none
MERGE 7772 [(1,0),(0,0)] D [] [7776,7777,7774,7775] [] [] [((0,0),(1,0))] [] none
DISCARD 7773 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7774 [(1,0),(0,0)] D [7772] [] [] [] [((0,0),(1,0))] [7776,7777,7774,7775] CONDITIONAL_S
Y_MEAS 7775 [(1,0)] HALF_D_PLUS_2 [7772] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
IDLE 7776 [(0,0)] HALF_D_PLUS_2 [7772] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
DISCARD 7777 [(1,0)] 0 [7772] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
IDLE 7778 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 7779 [(0,1)] D [] [] [] [] [] [] none
MERGE 7780 [(0,1),(0,0)] D [] [7784,7785,7782,7783] [] [] [((0,0),(0,1))] [] none
DISCARD 7781 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7782 [(0,1),(0,0)] D [7780] [] [] [] [((0,0),(0,1))] [7784,7785,7782,7783] CONDITIONAL_S
Y_MEAS 7783 [(0,1)] HALF_D_PLUS_2 [7780] [] [] [] [] [7784,7785,7782,7783] CONDITIONAL_S
IDLE 7784 [(0,0)] HALF_D_PLUS_2 [7780] [] [] [] [] [7784,7785,7782,7783] CONDITIONAL_S
DISCARD 7785 [(0,1)] 0 [7780] [] [] [] [] [7784,7785,7782,7783] CONDITIONAL_S
IDLE 7786 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 7787 [(1,0)] D [] [] [] [] [] [] none
MERGE 7788 [(1,0),(0,0)] D [] [7792,7793,7790,7791] [] [] [((0,0),(1,0))] [] none
DISCARD 7789 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7790 [(1,0),(0,0)] D [7788] [] [] [] [((0,0),(1,0))] [7792,7793,7790,7791] CONDITIONAL_S
Y_MEAS 7791 [(1,0)] HALF_D_PLUS_2 [7788] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
IDLE 7792 [(0,0)] HALF_D_PLUS_2 [7788] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
DISCARD 7793 [(1,0)] 0 [7788] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
IDLE 7794 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 7795 [(0,1)] D [] [] [] [] [] [] none
MERGE 7796 [(0,1),(0,0)] D [] [7800,7801,7798,7799] [] [] [((0,0),(0,1))] [] none
DISCARD 7797 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7798 [(0,1),(0,0)] D [7796] [] [] [] [((0,0),(0,1))] [7800,7801,7798,7799] CONDITIONAL_S
Y_MEAS 7799 [(0,1)] HALF_D_PLUS_2 [7796] [] [] [] [] [7800,7801,7798,7799] CONDITIONAL_S
IDLE 7800 [(0,0)] HALF_D_PLUS_2 [7796] [] [] [] [] [7800,7801,7798,7799] CONDITIONAL_S
DISCARD 7801 [(0,1)] 0 [7796] [] [] [] [] [7800,7801,7798,7799] CONDITIONAL_S
IDLE 7802 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 7803 [(1,0)] D [] [] [] [] [] [] none
MERGE 7804 [(1,0),(0,0)] D [] [7808,7809,7806,7807] [] [] [((0,0),(1,0))] [] none
DISCARD 7805 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7806 [(1,0),(0,0)] D [7804] [] [] [] [((0,0),(1,0))] [7808,7809,7806,7807] CONDITIONAL_S
Y_MEAS 7807 [(1,0)] HALF_D_PLUS_2 [7804] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
IDLE 7808 [(0,0)] HALF_D_PLUS_2 [7804] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
DISCARD 7809 [(1,0)] 0 [7804] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
IDLE 7810 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7811 [(0,1)] D [] [] [] [] [] [] none
MERGE 7812 [(0,1),(0,0)] D [] [7816,7817,7814,7815] [] [] [((0,0),(0,1))] [] none
DISCARD 7813 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7814 [(0,1),(0,0)] D [7812] [] [] [] [((0,0),(0,1))] [7816,7817,7814,7815] CONDITIONAL_S
Y_MEAS 7815 [(0,1)] HALF_D_PLUS_2 [7812] [] [] [] [] [7816,7817,7814,7815] CONDITIONAL_S
IDLE 7816 [(0,0)] HALF_D_PLUS_2 [7812] [] [] [] [] [7816,7817,7814,7815] CONDITIONAL_S
DISCARD 7817 [(0,1)] 0 [7812] [] [] [] [] [7816,7817,7814,7815] CONDITIONAL_S
IDLE 7818 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 7819 [(1,0)] D [] [] [] [] [] [] none
MERGE 7820 [(1,0),(0,0)] D [] [7824,7825,7822,7823] [] [] [((0,0),(1,0))] [] none
DISCARD 7821 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7822 [(1,0),(0,0)] D [7820] [] [] [] [((0,0),(1,0))] [7824,7825,7822,7823] CONDITIONAL_S
Y_MEAS 7823 [(1,0)] HALF_D_PLUS_2 [7820] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
IDLE 7824 [(0,0)] HALF_D_PLUS_2 [7820] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
DISCARD 7825 [(1,0)] 0 [7820] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
IDLE 7826 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 7827 [(0,1)] D [] [] [] [] [] [] none
MERGE 7828 [(0,1),(0,0)] D [] [7832,7833,7830,7831] [] [] [((0,0),(0,1))] [] none
DISCARD 7829 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7830 [(0,1),(0,0)] D [7828] [] [] [] [((0,0),(0,1))] [7832,7833,7830,7831] CONDITIONAL_S
Y_MEAS 7831 [(0,1)] HALF_D_PLUS_2 [7828] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
IDLE 7832 [(0,0)] HALF_D_PLUS_2 [7828] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
DISCARD 7833 [(0,1)] 0 [7828] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
IDLE 7834 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 7835 [(1,0)] D [] [] [] [] [] [] none
MERGE 7836 [(1,0),(0,0)] D [] [7840,7841,7838,7839] [] [] [((0,0),(1,0))] [] none
DISCARD 7837 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7838 [(1,0),(0,0)] D [7836] [] [] [] [((0,0),(1,0))] [7840,7841,7838,7839] CONDITIONAL_S
Y_MEAS 7839 [(1,0)] HALF_D_PLUS_2 [7836] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
IDLE 7840 [(0,0)] HALF_D_PLUS_2 [7836] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
DISCARD 7841 [(1,0)] 0 [7836] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
IDLE 7842 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 7843 [(0,1)] D [] [] [] [] [] [] none
MERGE 7844 [(0,1),(0,0)] D [] [7848,7849,7846,7847] [] [] [((0,0),(0,1))] [] none
DISCARD 7845 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7846 [(0,1),(0,0)] D [7844] [] [] [] [((0,0),(0,1))] [7848,7849,7846,7847] CONDITIONAL_S
Y_MEAS 7847 [(0,1)] HALF_D_PLUS_2 [7844] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
IDLE 7848 [(0,0)] HALF_D_PLUS_2 [7844] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
DISCARD 7849 [(0,1)] 0 [7844] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
IDLE 7850 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 7851 [(1,0)] D [] [] [] [] [] [] none
MERGE 7852 [(1,0),(0,0)] D [] [7856,7857,7854,7855] [] [] [((0,0),(1,0))] [] none
DISCARD 7853 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7854 [(1,0),(0,0)] D [7852] [] [] [] [((0,0),(1,0))] [7856,7857,7854,7855] CONDITIONAL_S
Y_MEAS 7855 [(1,0)] HALF_D_PLUS_2 [7852] [] [] [] [] [7856,7857,7854,7855] CONDITIONAL_S
IDLE 7856 [(0,0)] HALF_D_PLUS_2 [7852] [] [] [] [] [7856,7857,7854,7855] CONDITIONAL_S
DISCARD 7857 [(1,0)] 0 [7852] [] [] [] [] [7856,7857,7854,7855] CONDITIONAL_S
IDLE 7858 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 7859 [(0,1)] D [] [] [] [] [] [] none
MERGE 7860 [(0,1),(0,0)] D [] [7864,7865,7862,7863] [] [] [((0,0),(0,1))] [] none
DISCARD 7861 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7862 [(0,1),(0,0)] D [7860] [] [] [] [((0,0),(0,1))] [7864,7865,7862,7863] CONDITIONAL_S
Y_MEAS 7863 [(0,1)] HALF_D_PLUS_2 [7860] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
IDLE 7864 [(0,0)] HALF_D_PLUS_2 [7860] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
DISCARD 7865 [(0,1)] 0 [7860] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
IDLE 7866 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 7867 [(1,0)] D [] [] [] [] [] [] none
MERGE 7868 [(1,0),(0,0)] D [] [7872,7873,7870,7871] [] [] [((0,0),(1,0))] [] none
DISCARD 7869 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7870 [(1,0),(0,0)] D [7868] [] [] [] [((0,0),(1,0))] [7872,7873,7870,7871] CONDITIONAL_S
Y_MEAS 7871 [(1,0)] HALF_D_PLUS_2 [7868] [] [] [] [] [7872,7873,7870,7871] CONDITIONAL_S
IDLE 7872 [(0,0)] HALF_D_PLUS_2 [7868] [] [] [] [] [7872,7873,7870,7871] CONDITIONAL_S
DISCARD 7873 [(1,0)] 0 [7868] [] [] [] [] [7872,7873,7870,7871] CONDITIONAL_S
IDLE 7874 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 7875 [(0,1)] D [] [] [] [] [] [] none
MERGE 7876 [(0,1),(0,0)] D [] [7880,7881,7878,7879] [] [] [((0,0),(0,1))] [] none
DISCARD 7877 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7878 [(0,1),(0,0)] D [7876] [] [] [] [((0,0),(0,1))] [7880,7881,7878,7879] CONDITIONAL_S
Y_MEAS 7879 [(0,1)] HALF_D_PLUS_2 [7876] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
IDLE 7880 [(0,0)] HALF_D_PLUS_2 [7876] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
DISCARD 7881 [(0,1)] 0 [7876] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
IDLE 7882 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 7883 [(1,0)] D [] [] [] [] [] [] none
MERGE 7884 [(1,0),(0,0)] D [] [7888,7889,7886,7887] [] [] [((0,0),(1,0))] [] none
DISCARD 7885 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7886 [(1,0),(0,0)] D [7884] [] [] [] [((0,0),(1,0))] [7888,7889,7886,7887] CONDITIONAL_S
Y_MEAS 7887 [(1,0)] HALF_D_PLUS_2 [7884] [] [] [] [] [7888,7889,7886,7887] CONDITIONAL_S
IDLE 7888 [(0,0)] HALF_D_PLUS_2 [7884] [] [] [] [] [7888,7889,7886,7887] CONDITIONAL_S
DISCARD 7889 [(1,0)] 0 [7884] [] [] [] [] [7888,7889,7886,7887] CONDITIONAL_S
IDLE 7890 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 7891 [(0,1)] D [] [] [] [] [] [] none
MERGE 7892 [(0,1),(0,0)] D [] [7896,7897,7894,7895] [] [] [((0,0),(0,1))] [] none
DISCARD 7893 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7894 [(0,1),(0,0)] D [7892] [] [] [] [((0,0),(0,1))] [7896,7897,7894,7895] CONDITIONAL_S
Y_MEAS 7895 [(0,1)] HALF_D_PLUS_2 [7892] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
IDLE 7896 [(0,0)] HALF_D_PLUS_2 [7892] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
DISCARD 7897 [(0,1)] 0 [7892] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
IDLE 7898 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 7899 [(1,0)] D [] [] [] [] [] [] none
MERGE 7900 [(1,0),(0,0)] D [] [7904,7905,7902,7903] [] [] [((0,0),(1,0))] [] none
DISCARD 7901 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7902 [(1,0),(0,0)] D [7900] [] [] [] [((0,0),(1,0))] [7904,7905,7902,7903] CONDITIONAL_S
Y_MEAS 7903 [(1,0)] HALF_D_PLUS_2 [7900] [] [] [] [] [7904,7905,7902,7903] CONDITIONAL_S
IDLE 7904 [(0,0)] HALF_D_PLUS_2 [7900] [] [] [] [] [7904,7905,7902,7903] CONDITIONAL_S
DISCARD 7905 [(1,0)] 0 [7900] [] [] [] [] [7904,7905,7902,7903] CONDITIONAL_S
IDLE 7906 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 7907 [(0,1)] D [] [] [] [] [] [] none
MERGE 7908 [(0,1),(0,0)] D [] [7912,7913,7910,7911] [] [] [((0,0),(0,1))] [] none
DISCARD 7909 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7910 [(0,1),(0,0)] D [7908] [] [] [] [((0,0),(0,1))] [7912,7913,7910,7911] CONDITIONAL_S
Y_MEAS 7911 [(0,1)] HALF_D_PLUS_2 [7908] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
IDLE 7912 [(0,0)] HALF_D_PLUS_2 [7908] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
DISCARD 7913 [(0,1)] 0 [7908] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
IDLE 7914 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 7915 [(1,0)] D [] [] [] [] [] [] none
MERGE 7916 [(1,0),(0,0)] D [] [7920,7921,7918,7919] [] [] [((0,0),(1,0))] [] none
DISCARD 7917 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7918 [(1,0),(0,0)] D [7916] [] [] [] [((0,0),(1,0))] [7920,7921,7918,7919] CONDITIONAL_S
Y_MEAS 7919 [(1,0)] HALF_D_PLUS_2 [7916] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
IDLE 7920 [(0,0)] HALF_D_PLUS_2 [7916] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
DISCARD 7921 [(1,0)] 0 [7916] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
IDLE 7922 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 7923 [(0,1)] D [] [] [] [] [] [] none
MERGE 7924 [(0,1),(0,0)] D [] [7928,7929,7926,7927] [] [] [((0,0),(0,1))] [] none
DISCARD 7925 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7926 [(0,1),(0,0)] D [7924] [] [] [] [((0,0),(0,1))] [7928,7929,7926,7927] CONDITIONAL_S
Y_MEAS 7927 [(0,1)] HALF_D_PLUS_2 [7924] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
IDLE 7928 [(0,0)] HALF_D_PLUS_2 [7924] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
DISCARD 7929 [(0,1)] 0 [7924] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
IDLE 7930 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 7931 [(1,0)] D [] [] [] [] [] [] none
MERGE 7932 [(1,0),(0,0)] D [] [7936,7937,7934,7935] [] [] [((0,0),(1,0))] [] none
DISCARD 7933 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7934 [(1,0),(0,0)] D [7932] [] [] [] [((0,0),(1,0))] [7936,7937,7934,7935] CONDITIONAL_S
Y_MEAS 7935 [(1,0)] HALF_D_PLUS_2 [7932] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
IDLE 7936 [(0,0)] HALF_D_PLUS_2 [7932] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
DISCARD 7937 [(1,0)] 0 [7932] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
IDLE 7938 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 7939 [(0,1)] D [] [] [] [] [] [] none
MERGE 7940 [(0,1),(0,0)] D [] [7944,7945,7942,7943] [] [] [((0,0),(0,1))] [] none
DISCARD 7941 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7942 [(0,1),(0,0)] D [7940] [] [] [] [((0,0),(0,1))] [7944,7945,7942,7943] CONDITIONAL_S
Y_MEAS 7943 [(0,1)] HALF_D_PLUS_2 [7940] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
IDLE 7944 [(0,0)] HALF_D_PLUS_2 [7940] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
DISCARD 7945 [(0,1)] 0 [7940] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
IDLE 7946 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 7947 [(1,0)] D [] [] [] [] [] [] none
MERGE 7948 [(1,0),(0,0)] D [] [7952,7953,7950,7951] [] [] [((0,0),(1,0))] [] none
DISCARD 7949 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7950 [(1,0),(0,0)] D [7948] [] [] [] [((0,0),(1,0))] [7952,7953,7950,7951] CONDITIONAL_S
Y_MEAS 7951 [(1,0)] HALF_D_PLUS_2 [7948] [] [] [] [] [7952,7953,7950,7951] CONDITIONAL_S
IDLE 7952 [(0,0)] HALF_D_PLUS_2 [7948] [] [] [] [] [7952,7953,7950,7951] CONDITIONAL_S
DISCARD 7953 [(1,0)] 0 [7948] [] [] [] [] [7952,7953,7950,7951] CONDITIONAL_S
IDLE 7954 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7955 [(0,1)] D [] [] [] [] [] [] none
MERGE 7956 [(0,1),(0,0)] D [] [7960,7961,7958,7959] [] [] [((0,0),(0,1))] [] none
DISCARD 7957 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7958 [(0,1),(0,0)] D [7956] [] [] [] [((0,0),(0,1))] [7960,7961,7958,7959] CONDITIONAL_S
Y_MEAS 7959 [(0,1)] HALF_D_PLUS_2 [7956] [] [] [] [] [7960,7961,7958,7959] CONDITIONAL_S
IDLE 7960 [(0,0)] HALF_D_PLUS_2 [7956] [] [] [] [] [7960,7961,7958,7959] CONDITIONAL_S
DISCARD 7961 [(0,1)] 0 [7956] [] [] [] [] [7960,7961,7958,7959] CONDITIONAL_S
IDLE 7962 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 7963 [(1,0)] D [] [] [] [] [] [] none
MERGE 7964 [(1,0),(0,0)] D [] [7968,7969,7966,7967] [] [] [((0,0),(1,0))] [] none
DISCARD 7965 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7966 [(1,0),(0,0)] D [7964] [] [] [] [((0,0),(1,0))] [7968,7969,7966,7967] CONDITIONAL_S
Y_MEAS 7967 [(1,0)] HALF_D_PLUS_2 [7964] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
IDLE 7968 [(0,0)] HALF_D_PLUS_2 [7964] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
DISCARD 7969 [(1,0)] 0 [7964] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
IDLE 7970 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 7971 [(0,1)] D [] [] [] [] [] [] none
MERGE 7972 [(0,1),(0,0)] D [] [7976,7977,7974,7975] [] [] [((0,0),(0,1))] [] none
DISCARD 7973 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7974 [(0,1),(0,0)] D [7972] [] [] [] [((0,0),(0,1))] [7976,7977,7974,7975] CONDITIONAL_S
Y_MEAS 7975 [(0,1)] HALF_D_PLUS_2 [7972] [] [] [] [] [7976,7977,7974,7975] CONDITIONAL_S
IDLE 7976 [(0,0)] HALF_D_PLUS_2 [7972] [] [] [] [] [7976,7977,7974,7975] CONDITIONAL_S
DISCARD 7977 [(0,1)] 0 [7972] [] [] [] [] [7976,7977,7974,7975] CONDITIONAL_S
IDLE 7978 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 7979 [(1,0)] D [] [] [] [] [] [] none
MERGE 7980 [(1,0),(0,0)] D [] [7984,7985,7982,7983] [] [] [((0,0),(1,0))] [] none
DISCARD 7981 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7982 [(1,0),(0,0)] D [7980] [] [] [] [((0,0),(1,0))] [7984,7985,7982,7983] CONDITIONAL_S
Y_MEAS 7983 [(1,0)] HALF_D_PLUS_2 [7980] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
IDLE 7984 [(0,0)] HALF_D_PLUS_2 [7980] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
DISCARD 7985 [(1,0)] 0 [7980] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
IDLE 7986 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 7987 [(0,1)] D [] [] [] [] [] [] none
MERGE 7988 [(0,1),(0,0)] D [] [7992,7993,7990,7991] [] [] [((0,0),(0,1))] [] none
DISCARD 7989 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7990 [(0,1),(0,0)] D [7988] [] [] [] [((0,0),(0,1))] [7992,7993,7990,7991] CONDITIONAL_S
Y_MEAS 7991 [(0,1)] HALF_D_PLUS_2 [7988] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
IDLE 7992 [(0,0)] HALF_D_PLUS_2 [7988] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
DISCARD 7993 [(0,1)] 0 [7988] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
DISCARD 7994 [(0,0)] 0 [] [] [] [] [] [] none