Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/Desktop/CO/exercise/P6/CPU_shl/mips_txt_isim_beh.exe" -prj "D:/Desktop/CO/exercise/P6/CPU_shl/mips_txt_beh.prj" "work.mips_txt" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/NPC.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/HAZARD_M.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/HAZARD_E.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/MDU.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/IF_ID.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/IFU.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/ID_EX.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/HAZARD.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/GRF.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/EX_DM.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/EXT.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/DM_WB.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/DE.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/CTRL.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/CMP.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/BE.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/ALU.v" into library work
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/mips.v" into library work
WARNING:HDLCompiler:35 - "D:/Desktop/CO/exercise/P6/CPU_shl/mips.v" Line 81: <RD2_D> is already implicitly declared earlier.
Analyzing Verilog file "D:/Desktop/CO/exercise/P6/CPU_shl/tb.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/Desktop/CO/exercise/P6/CPU_shl/mips.v" Line 98: Port Judge is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Desktop/CO/exercise/P6/CPU_shl/mips.v" Line 225: Port Judge is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Desktop/CO/exercise/P6/CPU_shl/mips.v" Line 317: Port Judge is not connected to this instance
WARNING:HDLCompiler:1016 - "D:/Desktop/CO/exercise/P6/CPU_shl/mips.v" Line 376: Port Judge is not connected to this instance
Completed static elaboration
Compiling module NPC
Compiling module IFU
Compiling module IF_ID
Compiling module CTRL
Compiling module GRF
Compiling module CMP
Compiling module EXT
Compiling module ID_EX
Compiling module ALU
Compiling module MDU
Compiling module EX_DM
Compiling module BE
Compiling module DE
Compiling module DM_WB
Compiling module HAZARD_E
Compiling module HAZARD_M
Compiling module HAZARD
Compiling module mips
Compiling module mips_txt
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 20 Verilog Units
Built simulation executable D:/Desktop/CO/exercise/P6/CPU_shl/mips_txt_isim_beh.exe
Fuse Memory Usage: 38720 KB
Fuse CPU Usage: 968 ms
