\hypertarget{dpram__sclk_8vhd}{}\section{/home/serg/\+Dropbox/ws/eda/fifo/hdl/rtl/dpram\+\_\+sclk.vhd File Reference}
\label{dpram__sclk_8vhd}\index{/home/serg/\+Dropbox/ws/eda/fifo/hdl/rtl/dpram\+\_\+sclk.\+vhd@{/home/serg/\+Dropbox/ws/eda/fifo/hdl/rtl/dpram\+\_\+sclk.\+vhd}}


Dual port R\+AM with single clock.  


\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classdpram__sclk}{dpram\+\_\+sclk} entity
\item 
\hyperlink{classdpram__sclk_1_1rtl}{rtl} architecture
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Dual port R\+AM with single clock. 

\begin{DoxyAuthor}{Author}
Selman Erg√ºnay 
\end{DoxyAuthor}
\begin{DoxyDate}{Date}
05.\+06.\+2017 
\end{DoxyDate}
