INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_11 sr_ff/project_11 sr_ff.srcs/sources_1/new/sr_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_FF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_11 sr_ff/project_11 sr_ff.srcs/sim_1/new/sr_ff_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sr_ff_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Design RTL/project_11 sr_ff/project_11 sr_ff.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
