---
title: VLSI Design
---
**[Home](Home "Home") \* [Hardware](Hardware "Hardware") \* VLSI Design**



 [](http://www.computerhistory.org/chess/full_record.php?iid=art-431614f45291e) [Deep Blue](Deep_Blue "Deep Blue") VLSI chip <a id="cite-note-1" href="#cite-ref-1">[1]</a> 
**VLSI Design**, (Very Large Scale Integration)   

an [integrated circuit](index.php?title=Integrated_Circuits&action=edit&redlink=1 "Integrated Circuits (page does not exist)") design combining a very large number (typically several 100 thousands or millions) of [MOS transistors](https://en.wikipedia.org/wiki/MOSFET) onto a single chip <a id="cite-note-2" href="#cite-ref-2">[2]</a>. 
Since the late 70s, until today, microprocessors and memory chips are VLSI chips. In 1978-1979, [Caltech](https://en.wikipedia.org/wiki/California_Institute_of_Technology) professor [Carver Mead](Mathematician#CAMead "Mathematician") and scientist [Lynn Conway](https://en.wikipedia.org/wiki/Lynn_Conway) <a id="cite-note-3" href="#cite-ref-3">[3]</a>
wrote the textbook *Introduction to VLSI Systems* and taught simple design rules suited for [electronic design automation](https://en.wikipedia.org/wiki/Electronic_design_automation)
starting the [VLSI revolution](https://en.wikipedia.org/wiki/Mead_%26_Conway_revolution). In 1980, the [Defense Advanced Research Projects Agency](https://en.wikipedia.org/wiki/DARPA) of the [United States](https://en.wikipedia.org/wiki/United_States) began the [DoD's](https://en.wikipedia.org/wiki/United_States_Department_of_Defense) new [VLSI research project](https://en.wikipedia.org/wiki/VLSI_Project) to support extensions of this work, 
which resulted in many university and industry researchers learning and improving the Mead-Conway innovations.



### Contents


* [1 VLSI in Computer Chess](#vlsi-in-computer-chess)
* [2 See also](#see-also)
* [3 Selected Publications](#selected-publications)
	+ [3.1 1979](#1979)
	+ [3.2 1980 ...](#1980-...)
	+ [3.3 1990 ...](#1990-...)
* [4 External Links](#external-links)
* [5 References](#references)






Inspired by the hardware move generator design of [Belle](Belle "Belle") and motivated by the Mead-Conway innovations, several universities researched on VLSI Design in computer chess.
Most notable and successful was the [Carnegie Mellon University](Carnegie_Mellon_University "Carnegie Mellon University") headed by [Hsiang-Tsung Kung](Mathematician#Kung "Mathematician") along with [Charles E. Leiserson](Charles_Leiserson "Charles Leiserson"), who introduced [systolic arrays](https://en.wikipedia.org/wiki/Systolic_array) suited for VLSI design.
The primary protagonists of the rival chess programs of [HiTech](HiTech "HiTech") and [ChipTest](ChipTest "ChipTest"), which later evolved to [Deep Thought](Deep_Thought "Deep Thought") and [Deep Blue](Deep_Blue "Deep Blue"), were [Hans Berliner](Hans_Berliner "Hans Berliner"), [Carl Ebeling](Carl_Ebeling "Carl Ebeling") and [Andrew James Palay](Andrew_James_Palay "Andrew James Palay") et al., versus [Feng-hsiung Hsu](Feng-hsiung_Hsu "Feng-hsiung Hsu"), [Thomas Anantharaman](Thomas_Anantharaman "Thomas Anantharaman") and [Murray Campbell](Murray_Campbell "Murray Campbell"). 
A team around [Jonathan Schaeffer](Jonathan_Schaeffer "Jonathan Schaeffer") worked at the [University of Waterloo](University_of_Waterloo "University of Waterloo") on VLSI chess chips <a id="cite-note-4" href="#cite-ref-4">[4]</a>.
while [James Testa](James_Testa "James Testa") and [Alvin M. Despain](Alvin_M._Despain "Alvin M. Despain") from the [University of California, Berkeley](University_of_California,_Berkeley "University of California, Berkeley") build the [Berkeley Chess Microprocessor](Berkeley_Chess_Microprocessor "Berkeley Chess Microprocessor").
At the [University of Hamburg](University_of_Hamburg "University of Hamburg") a team around [Alexander Reinefeld](Alexander_Reinefeld "Alexander Reinefeld") and [Dieter Steinwender](Dieter_Steinwender "Dieter Steinwender") build [MicroMurks](MicroMurks "MicroMurks") in 1981/82, a [68000](68000 "68000") based system 
with own chips and VLSI layout <a id="cite-note-5" href="#cite-ref-5">[5]</a>.



## See also


* [Integrated Circuits](index.php?title=Integrated_Circuits&action=edit&redlink=1 "Integrated Circuits (page does not exist)")
* [FPGA](FPGA "FPGA")


## Selected Publications


### 1979


* [Lynn Conway](https://en.wikipedia.org/wiki/Lynn_Conway) (**1979**). *The MIT'78 VLSI System Design Course: A Guidebook for the Instructor of VLSI System Design*. [pdf](http://ai.eecs.umich.edu/people/conway/VLSI/InstGuide/InstGuide.pdf)
* [Hsiang-Tsung Kung](Mathematician#Kung "Mathematician"), [Charles E. Leiserson](Charles_Leiserson "Charles Leiserson") (**1979**). *[Systolic arrays (for VLSI)](https://apps.dtic.mil/docs/citations/ADA066060)*. [Sparse Matrix Proceedings](https://searchworks.stanford.edu/view/786087) 1978 <a id="cite-note-6" href="#cite-ref-6">[6]</a>


### 1980 ...


* [Carver Mead](Mathematician#CAMead "Mathematician"), [Lynn Conway](https://en.wikipedia.org/wiki/Lynn_Conway) (**1980**). *[Introduction to VLSI systems](https://archive.org/details/introductiontovl00mead)*. [Addison-Wesley](https://en.wikipedia.org/wiki/Addison-Wesley)
* [Charles E. Leiserson](Charles_Leiserson "Charles Leiserson") (**1981**). *Area-Efficient VLSI Computation*. Ph.D. thesis, [Carnegie Mellon University](Carnegie_Mellon_University "Carnegie Mellon University"), advisor [Hsiang-Tsung Kung](Mathematician#Kung "Mathematician"), [pdf](https://apps.dtic.mil/dtic/tr/fulltext/u2/a123318.pdf)
* [Uri Weiser](Mathematician#UCWeiser "Mathematician"), [Al Davis](Mathematician#AlDavis "Mathematician") (**1981**). *[A Wavefront Notation Tool for VLSI Array Design](https://link.springer.com/chapter/10.1007/978-3-642-68402-9_25)*. in [Hsiang-Tsung Kung](Mathematician#Kung "Mathematician"), [Bob Sproull](Mathematician#BSproull "Mathematician"), [Guy Steele](Mathematician#GSteele "Mathematician") (eds.) (**1981**). *[VLSI Systems and Computations](https://link.springer.com/book/10.1007/978-3-642-68402-9)*. [Springer](https://en.wikipedia.org/wiki/Springer_Science%2BBusiness_Media)
* [Gérard M. Baudet](G%C3%A9rard_M._Baudet "Gérard M. Baudet") (**1981**). *[On the Area Required by VLSI Circuits](https://link.springer.com/chapter/10.1007/978-3-642-68402-9_12)*. in [Hsiang-Tsung Kung](Mathematician#Kung "Mathematician"), [Bob Sproull](Mathematician#BSproull "Mathematician"), [Guy Steele](Mathematician#GSteele "Mathematician") (eds.) *[VLSI Systems and Computations](https://link.springer.com/book/10.1007/978-3-642-68402-9)*. [Springer](https://en.wikipedia.org/wiki/Springer_Science%2BBusiness_Media)
* [Hsiang-Tsung Kung](Mathematician#Kung "Mathematician") (**1982**). *[Why Systolic Architectures?](https://ieeexplore.ieee.org/document/1653825)* [IEEE Computer](IEEE#Computer "IEEE"), Vol. 15, No. 1, [pdf](http://www.eecs.harvard.edu/~htk/publication/1982-kung-why-systolic-architecture.pdf)
* [Greg Bakker](index.php?title=Greg_Bakker&action=edit&redlink=1 "Greg Bakker (page does not exist)"), [Jim Jonkman](index.php?title=Jim_Jonkman&action=edit&redlink=1 "Jim Jonkman (page does not exist)"), [Jonathan Schaeffer](Jonathan_Schaeffer "Jonathan Schaeffer"), [Tom Schultz](index.php?title=Tom_Schultz&action=edit&redlink=1 "Tom Schultz (page does not exist)") (**1982**). *VLSI Implementation of a Chess Legal Move Generator*. EE755S-1, [University of Waterloo](University_of_Waterloo "University of Waterloo")
* [Jonathan Schaeffer](Jonathan_Schaeffer "Jonathan Schaeffer"), [Patrick A.D. Powell](index.php?title=Patrick_A.D._Powell&action=edit&redlink=1 "Patrick A.D. Powell (page does not exist)"), [Jim Jonkman](index.php?title=Jim_Jonkman&action=edit&redlink=1 "Jim Jonkman (page does not exist)") (**1983**). *[A VLSI legal move generator for the game of chess](https://link.springer.com/chapter/10.1007/978-3-642-95432-0_19)*. in [Randal E. Bryant](Mathematician#REBryant "Mathematician") (eds.) [Third Caltech Conference on Very Large Scale Integration](https://link.springer.com/book/10.1007%2F978-3-642-95432-0)
* [Gérard M. Baudet](G%C3%A9rard_M._Baudet "Gérard M. Baudet"), [Franco P. Preparata](https://en.wikipedia.org/wiki/Franco_P._Preparata), [Jean Vuillemin](Mathematician#JVuillemin "Mathematician") (**1983**). *[Area-Time Optimal VLSI Circuits for Convolution](https://ieeexplore.ieee.org/document/1676300)*. [IEEE Transactions on Computers](IEEE#TOC "IEEE"), Vol. 32, No 7
* [Carl Ebeling](Carl_Ebeling "Carl Ebeling"), [Andrew James Palay](Andrew_James_Palay "Andrew James Palay") (**1984**). *The Design and Implementation of a VLSI Chess Move Generator*. Proceedings of the 11th Annual International Symposium on Computer Architecture. [IEEE](IEEE "IEEE") and [ACM](ACM "ACM").
* [Carl Ebeling](Carl_Ebeling "Carl Ebeling") (**1986**). *All the Right Moves: A VLSI Architecture for Chess*. Ph.D. thesis, [Carnegie Mellon University](Carnegie_Mellon_University "Carnegie Mellon University"), [MIT Press](https://en.wikipedia.org/wiki/MIT_Press) <a id="cite-note-7" href="#cite-ref-7">[7]</a>
* [Feng-hsiung Hsu](Feng-hsiung_Hsu "Feng-hsiung Hsu") (**1986**). *[Two designs of functional units for VLSI based chess machines](http://repository.cmu.edu/compsci/1566/)*. [Carnegie Mellon University](Carnegie_Mellon_University "Carnegie Mellon University"), Computer Science Department. Paper 1566.
* [Feng-hsiung Hsu](Feng-hsiung_Hsu "Feng-hsiung Hsu") (**1987**). *A Two-Million Moves/Sec CMOS Single-Chip Chess Move Generator*. [IEEE Journal of Solid-state Circuits](IEEE#JSSC "IEEE"), Vol. 22, No. 5
* [Alan Sherman](Alan_Sherman "Alan Sherman") (**1989**). *[VLSI Placement and Routing: The PI Project](https://link.springer.com/book/10.1007%2F978-1-4613-9658-1)*. [Springer](https://en.wikipedia.org/wiki/Springer_Science%2BBusiness_Media)


### 1990 ...


* [Feng-hsiung Hsu](Feng-hsiung_Hsu "Feng-hsiung Hsu"), [Thomas Anantharaman](Thomas_Anantharaman "Thomas Anantharaman"), [Murray Campbell](Murray_Campbell "Murray Campbell"), [Andreas Nowatzyk](Andreas_Nowatzyk "Andreas Nowatzyk") (**1990**). *[A Grandmaster Chess Machine](http://www.disi.unige.it/person/DelzannoG/AI2/hsu.html)*. [Scientific American](Scientific_American "Scientific American"), Vol. 263, No. 4
* [James Testa](James_Testa "James Testa"), [Alvin M. Despain](Alvin_M._Despain "Alvin M. Despain") (**1990**). *[A CMOS VLSI chess microprocessor](http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=124744&contentType=Conference+Publications&searchWithin%3Dp_Authors%3A.QT.Testa%2C+J..QT.)*. [University of California, Berkeley](University_of_California,_Berkeley "University of California, Berkeley"), [IEEE](IEEE "IEEE") Custom Integrated Circuit Conference
* [Simon Lucas](Simon_Lucas "Simon Lucas"), [Robert I. Damper](https://dblp.uni-trier.de/pers/hd/d/Damper:Robert_I=) (**1991**). *[Syntactic neural networks in VLSI](https://link.springer.com/chapter/10.1007/978-1-4615-3752-6_30)*. [VLSI for Artificial Intelligence and Neural Networks](https://link.springer.com/book/10.1007/978-1-4615-3752-6)
* [Feng-hsiung Hsu](Feng-hsiung_Hsu "Feng-hsiung Hsu"), [Murray Campbell](Murray_Campbell "Murray Campbell"), [Joe Hoane](Joe_Hoane "Joe Hoane") (**1995**). *[Deep Blue System Overview](http://www.computerhistory.org/chess/doc-431614f6de120/)*. International Conference on Supercomputing
* [Feng-hsiung Hsu](Feng-hsiung_Hsu "Feng-hsiung Hsu") (**1999**). *IBM’s Deep Blue Chess Grandmaster Chips*. [IEEE Micro](IEEE#Micro "IEEE"), Vol. 19, No. 2, [pdf](http://www.csis.pace.edu/~ctappert/dps/pdf/ai-chess-deep.pdf)


## External Links


* [Very Large Scale Integration from Wikipedia](https://en.wikipedia.org/wiki/Very_Large_Scale_Integration)
* [Mead & Conway revolution from Wikipedia](https://en.wikipedia.org/wiki/Mead_%26_Conway_revolution)
* [VLSI Project from Wikipedia](https://en.wikipedia.org/wiki/VLSI_Project)
* [Systolic array from Wikipedia](https://en.wikipedia.org/wiki/Systolic_array)


## References


1. <a id="cite-ref-1" href="#cite-note-1">[1]</a> [Deep blue chip](http://www.computerhistory.org/chess/full_record.php?iid=art-431614f45291e), [International Business Machines (IBM)](index.php?title=IBM&action=edit&redlink=1 "IBM (page does not exist)"), 1997, Gift of [Feng-hsiung Hsu](Feng-hsiung_Hsu "Feng-hsiung Hsu"), [The Computer History Museum](The_Computer_History_Museum "The Computer History Museum")
2. <a id="cite-ref-2" href="#cite-note-2">[2]</a> [Very Large Scale Integration from Wikipedia](https://en.wikipedia.org/wiki/Very_Large_Scale_Integration)
3. <a id="cite-ref-3" href="#cite-note-3">[3]</a> [Impact of the Mead-Conway innovations in VLSI chip design and implementation methodology - An overview by Lynn Conway](http://ai.eecs.umich.edu/people/conway/Impact/Impact.html), November 16, 2007
4. <a id="cite-ref-4" href="#cite-note-4">[4]</a> [1983 | Waking up to change](https://uwaterloo.ca/water-under-the-bridge/1983) in [Chris Redmond and Simon the Troll](https://uwaterloo.ca/water-under-the-bridge/about-authors) (**1998**). *[Water Under the Bridge](https://uwaterloo.ca/water-under-the-bridge/)*. [University of Waterloo](University_of_Waterloo "University of Waterloo")
5. <a id="cite-ref-5" href="#cite-note-5">[5]</a> [Alexander Reinefeld](Alexander_Reinefeld "Alexander Reinefeld") (**2005**). *Die Entwicklung der Spielprogrammierung: Von John von Neumann bis zu den hochparallelen Schachmaschinen*. [slides as pdf](http://www.informatik.hu-berlin.de/studium/ringvorlesung/ss05/slides/05-06-02.pdf), Themen der Informatik im historischen Kontext Ringvorlesung an der [HU Berlin](https://en.wikipedia.org/wiki/Humboldt_University_of_Berlin), 02.06.2005 (English paper, German title)
6. <a id="cite-ref-6" href="#cite-note-6">[6]</a> [Systolic array from Wikipedia](https://en.wikipedia.org/wiki/Systolic_array)
7. <a id="cite-ref-7" href="#cite-note-7">[7]</a> [Any opinion about this book?: "All the Right Moves"](http://www.talkchess.com/forum/viewtopic.php?t=41743) by E Diaz, [CCC](CCC "CCC"), January 02, 2012

**[Up one Level](Hardware "Hardware")**







 
