
*** Running vivado
    with args -log design_1_axi_rlnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_rlnn_0_0.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_axi_rlnn_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/643_vitis_ggeethak/ip_repo/axi_rlnn_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_axi_rlnn_0_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2022.11' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9418
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3032.992 ; gain = 47.773 ; free physical = 69371 ; free virtual = 124846
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_rlnn_0_0' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ip/design_1_axi_rlnn_0_0/synth/design_1_axi_rlnn_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'axi_rlnn_v1_0' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/hdl/axi_rlnn_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_rlnn_v1_0_S00_AXI' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/hdl/axi_rlnn_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'top_module_wrapper' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/top_module_wrapper.v:41]
INFO: [Synth 8-6157] synthesizing module 'top_module' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/top_module.sv:41]
INFO: [Synth 8-6157] synthesizing module 'compute_unit' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/compute_unit.sv:32]
INFO: [Synth 8-6157] synthesizing module 'mac_array' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/mac_array.sv:27]
INFO: [Synth 8-6157] synthesizing module 'mac' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/mac.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'mac' (1#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/mac.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'mac_array' (2#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/mac_array.sv:27]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/accumulator.sv:29]
INFO: [Synth 8-6157] synthesizing module 'register' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/register.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/register.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (4#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/accumulator.sv:29]
INFO: [Synth 8-6157] synthesizing module 'quantizer_array' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/quantizer_array.sv:26]
INFO: [Synth 8-6157] synthesizing module 'relu_rounding' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/relu_rounding.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'relu_rounding' (5#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/relu_rounding.sv:28]
INFO: [Synth 8-6155] done synthesizing module 'quantizer_array' (6#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/quantizer_array.sv:26]
INFO: [Synth 8-6157] synthesizing module 'adder_tree' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/adder_tree.sv:27]
INFO: [Synth 8-6157] synthesizing module 'adder' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/adder.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'adder' (7#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/adder.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree' (8#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/adder_tree.sv:27]
INFO: [Synth 8-6157] synthesizing module 'sipo' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sipo.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'sipo' (9#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sipo.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'compute_unit' (10#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/compute_unit.sv:32]
INFO: [Synth 8-6157] synthesizing module 'input_unit' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/input_unit.sv:47]
INFO: [Synth 8-226] default block is never used [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/input_unit.sv:142]
INFO: [Synth 8-6157] synthesizing module 'piso' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/piso.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'piso' (11#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/piso.sv:30]
INFO: [Synth 8-6155] done synthesizing module 'input_unit' (12#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/input_unit.sv:47]
INFO: [Synth 8-6157] synthesizing module 'sram_array' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_array.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized0' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized0' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized1' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized1' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized2' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized2' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized3' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized3' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized4' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized4' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized5' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized5' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized6' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized6' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized7' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized7' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized8' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized8' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized9' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized9' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized10' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized10' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized11' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized11' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized12' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized12' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized13' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized13' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized14' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized14' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized15' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized15' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized16' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized16' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized17' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized17' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized18' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized18' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized19' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized19' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized20' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized20' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized21' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized21' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized22' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized22' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized23' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized23' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized24' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized24' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized25' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized25' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized26' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized26' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized27' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized27' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized28' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized28' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized29' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized29' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized30' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized30' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized31' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized31' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized32' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized32' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized33' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized33' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized34' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized34' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized35' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized35' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized36' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized36' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized37' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized37' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized38' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized38' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized39' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized39' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized40' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized40' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized41' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized41' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized42' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized42' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized43' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized43' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized44' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized44' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized45' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized45' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized46' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized46' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized47' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized47' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized48' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized48' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized49' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized49' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized50' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized50' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized51' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized51' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized52' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized52' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized53' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized53' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized54' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized54' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized55' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized55' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized56' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized56' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized57' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized57' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized58' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized58' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized59' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized59' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized60' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized60' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized61' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized61' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized62' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized62' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized63' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized63' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized64' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized64' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized65' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized65' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized66' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized66' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized67' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized67' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized68' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized68' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized69' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized69' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized70' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized70' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized71' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized71' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized72' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized72' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized73' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized73' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized74' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized74' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized75' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized75' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized76' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized76' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized77' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized77' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized78' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized78' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized79' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized79' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6157] synthesizing module 'sram_model__parameterized80' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized80' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized81' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized82' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized83' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized84' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized85' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'sram_model__parameterized86' (13#1) [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/src/sram_model.sv:33]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (480) of port connection 'loss' does not match port width (16) of module 'top_module_wrapper' [/scratch/643_vitis_ggeethak/project_6/project_6.gen/sources_1/bd/design_1/ipshared/da8b/hdl/axi_rlnn_v1_0_S00_AXI.v:918]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3306.133 ; gain = 320.914 ; free physical = 69195 ; free virtual = 124675
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3320.973 ; gain = 335.754 ; free physical = 69241 ; free virtual = 124721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3320.973 ; gain = 335.754 ; free physical = 69241 ; free virtual = 124721
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3320.973 ; gain = 0.000 ; free physical = 69068 ; free virtual = 124547
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3774.109 ; gain = 0.000 ; free physical = 68741 ; free virtual = 124221
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3812.926 ; gain = 38.816 ; free physical = 68728 ; free virtual = 124208
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 3812.926 ; gain = 827.707 ; free physical = 69212 ; free virtual = 124692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 3812.926 ; gain = 827.707 ; free physical = 69212 ; free virtual = 124692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:33 . Memory (MB): peak = 3812.926 ; gain = 827.707 ; free physical = 69212 ; free virtual = 124692
---------------------------------------------------------------------------------
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized0:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized1:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized2:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized3:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized4:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized5:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized6:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized7:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized8:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized9:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized10:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized11:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized12:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized13:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized14:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized15:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized16:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized17:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized18:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized19:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized20:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized21:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized22:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized23:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized24:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized25:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized26:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized27:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized28:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized29:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized30:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized31:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized32:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized33:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized34:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized35:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized36:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized37:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized38:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized39:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized40:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized41:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized42:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized43:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized44:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized45:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized46:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized47:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized48:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized49:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized50:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized51:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized52:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized53:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized54:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized55:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized56:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized57:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized58:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized59:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized60:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized61:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized62:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized63:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized64:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized65:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized66:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized67:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized68:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized69:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized70:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized71:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized72:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized73:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized74:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized75:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized76:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized77:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized78:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized79:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized80:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized81:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized82:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized83:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized84:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized85:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized86:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized87:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized88:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized89:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized90:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized91:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized92:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized93:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized94:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized95:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized96:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized97:/memory_file_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 16 for RAM "sram_model__parameterized98:/memory_file_reg"
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal memory_file_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (2 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-7082' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3812.926 ; gain = 827.707 ; free physical = 69184 ; free virtual = 124669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 128   
	   2 Input   32 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 128   
+---Registers : 
	             4096 Bit    Registers := 1     
	             2048 Bit    Registers := 6     
	               32 Bit    Registers := 420   
	               16 Bit    Registers := 384   
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 23    
+---RAMs : 
	               8K Bit	(512 X 16 bit)          RAMs := 256   
	              128 Bit	(4 X 32 bit)          RAMs := 256   
	               64 Bit	(4 X 16 bit)          RAMs := 128   
+---Muxes : 
	   2 Input 4096 Bit        Muxes := 2     
	   4 Input 4096 Bit        Muxes := 1     
	  17 Input 4096 Bit        Muxes := 2     
	   2 Input 2048 Bit        Muxes := 7     
	   4 Input 2048 Bit        Muxes := 2     
	  17 Input 2048 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 292   
	   5 Input   32 Bit        Muxes := 9     
	   2 Input   16 Bit        Muxes := 513   
	  17 Input    9 Bit        Muxes := 3     
	  17 Input    8 Bit        Muxes := 1     
	  17 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 4     
	  17 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  17 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 13    
	  17 Input    1 Bit        Muxes := 25    
	  18 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
	  16 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: C+(A:0x0):B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
DSP Report: Generating DSP result, operation Mode is: C+A*B.
DSP Report: operator result is absorbed into DSP result.
DSP Report: operator result0 is absorbed into DSP result.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (INST_CU/\target_bias_mem_data_in_reg[99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7030' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7082' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi_rresp_reg[0]' (FDRE) to 'axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_bresp_reg[0]' (FDRE) to 'axi_bresp_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:37 . Memory (MB): peak = 3812.926 ; gain = 827.707 ; free physical = 62932 ; free virtual = 118480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+----------------+---------------+----------------+
|Module Name  | RTL Object     | Depth x Width | Implemented As | 
+-------------+----------------+---------------+----------------+
|control_unit | count          | 32x1          | LUT            | 
|control_unit | mux_mult_inp_2 | 32x1          | LUT            | 
|control_unit | mux_add_inp    | 32x2          | LUT            | 
|control_unit | layer_count    | 32x1          | LUT            | 
+-------------+----------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+-----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name            | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|INST_MODEL_WEIGHT_MEM  | sram_bank[0].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[1].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[2].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[3].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[4].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[5].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[6].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[7].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[8].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[9].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[10].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[11].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[12].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[13].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[14].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[15].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[16].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[17].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[18].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[19].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[20].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[21].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[22].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[23].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[24].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[25].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[26].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[27].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[28].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[29].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[30].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[31].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[32].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[33].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[34].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[35].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[36].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[37].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[38].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[39].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[40].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[41].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[42].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[43].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[44].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[45].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[46].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[47].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[48].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[49].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[50].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[51].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[52].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[53].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[54].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[55].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[56].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[57].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[58].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[59].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[60].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[61].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[62].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[63].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[64].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[65].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[66].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[67].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[68].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[69].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[70].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[71].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[72].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[73].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[74].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[75].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[76].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[77].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[78].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[79].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[80].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[81].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[82].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[83].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[84].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[85].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[86].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[87].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[88].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[89].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[90].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[91].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[92].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[93].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[94].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[95].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[96].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[97].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[98].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[99].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[100].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[101].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[102].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[103].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[104].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[105].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[106].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[107].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[108].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[109].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[110].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[111].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[112].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[113].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[114].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[115].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[116].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[117].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[118].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[119].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[120].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[121].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[122].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[123].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[124].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[125].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[126].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[127].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_BIAS_MEM    | sram_bank[0].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[1].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[2].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[3].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[4].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[5].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[6].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[7].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[8].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[9].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[10].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[11].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[12].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[13].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[14].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[15].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[16].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[17].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[18].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[19].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[20].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[21].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[22].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[23].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[24].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[25].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[26].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[27].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[28].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[29].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[30].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[31].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[32].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[33].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[34].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[35].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[36].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[37].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[38].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[39].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[40].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[41].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[42].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[43].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[44].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[45].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[46].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[47].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[48].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[49].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[50].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[51].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[52].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[53].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[54].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[55].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[56].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[57].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[58].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[59].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[60].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[61].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[62].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[63].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[64].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[65].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[66].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[67].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[68].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[69].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[70].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[71].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[72].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[73].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[74].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[75].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[76].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[77].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[78].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[79].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[80].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[81].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[82].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[83].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[84].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[85].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[86].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[87].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[88].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[89].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[90].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[91].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[92].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[93].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[94].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[95].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[96].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[97].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[98].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[99].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[100].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[101].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[102].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[103].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[104].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[105].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[106].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[107].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[108].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[109].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[110].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[111].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[112].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[113].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[114].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[115].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[116].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[117].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[118].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[119].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[120].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[121].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[122].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[123].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[124].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[125].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[126].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[127].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[0].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[1].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[2].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[3].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[4].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[5].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[6].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[7].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[8].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[9].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[10].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[11].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[12].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[13].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[14].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[15].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[16].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[17].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[18].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[19].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[20].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[21].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[22].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[23].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[24].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[25].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[26].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[27].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[28].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[29].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[30].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[31].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[32].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[33].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[34].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[35].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[36].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[37].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[38].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[39].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[40].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[41].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[42].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[43].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[44].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[45].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[46].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[47].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[48].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[49].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[50].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[51].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[52].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[53].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[54].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[55].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[56].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[57].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[58].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[59].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[60].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[61].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[62].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[63].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[64].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[65].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[66].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[67].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[68].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[69].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[70].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[71].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[72].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[73].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[74].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[75].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[76].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[77].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[78].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[79].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[80].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[81].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[82].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[83].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[84].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[85].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[86].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[87].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[88].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[89].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[90].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[91].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[92].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[93].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[94].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[95].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[96].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[97].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[98].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[99].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[100].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[101].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[102].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[103].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[104].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[105].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[106].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[107].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[108].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[109].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[110].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[111].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[112].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[113].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[114].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[115].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[116].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[117].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[118].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[119].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[120].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[121].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[122].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[123].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[124].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[125].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[126].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[127].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_INT_OP_MEM        | sram_bank[0].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[1].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[2].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[3].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[4].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[5].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[6].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[7].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[8].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[9].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[10].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[11].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[12].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[13].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[14].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[15].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[16].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[17].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[18].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[19].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[20].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[21].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[22].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[23].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[24].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[25].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[26].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[27].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[28].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[29].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[30].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[31].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[32].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[33].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[34].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[35].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[36].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[37].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[38].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[39].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[40].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[41].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[42].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[43].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[44].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[45].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[46].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[47].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[48].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[49].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[50].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[51].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[52].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[53].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[54].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[55].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[56].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[57].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[58].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[59].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[60].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[61].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[62].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[63].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[64].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[65].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[66].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[67].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[68].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[69].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[70].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[71].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[72].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[73].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[74].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[75].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[76].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[77].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[78].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[79].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[80].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[81].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[82].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[83].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[84].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[85].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[86].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[87].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[88].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[89].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[90].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[91].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[92].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[93].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[94].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[95].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[96].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[97].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[98].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[99].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[100].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[101].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[102].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[103].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[104].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[105].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[106].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[107].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[108].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[109].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[110].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[111].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[112].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[113].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[114].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[115].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[116].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[117].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[118].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[119].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[120].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[121].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[122].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[123].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[124].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[125].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[126].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[127].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[0].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[1].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[2].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[3].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[4].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[5].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[6].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[7].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[8].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[9].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[10].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[11].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[12].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[13].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[14].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[15].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[16].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[17].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[18].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[19].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[20].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[21].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[22].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[23].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[24].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[25].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[26].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[27].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[28].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[29].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[30].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[31].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[32].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[33].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[34].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[35].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[36].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[37].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[38].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[39].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[40].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[41].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[42].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[43].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[44].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[45].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[46].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[47].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[48].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[49].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[50].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[51].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[52].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[53].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[54].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[55].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[56].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[57].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[58].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[59].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[60].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[61].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[62].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[63].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[64].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[65].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[66].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[67].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[68].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[69].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[70].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[71].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[72].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[73].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[74].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[75].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[76].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[77].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[78].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[79].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[80].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[81].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[82].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[83].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[84].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[85].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[86].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[87].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[88].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[89].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[90].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[91].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[92].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[93].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[94].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[95].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[96].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[97].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[98].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[99].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[100].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[101].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[102].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[103].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[104].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[105].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[106].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[107].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[108].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[109].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[110].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[111].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[112].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[113].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[114].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[115].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[116].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[117].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[118].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[119].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[120].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[121].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[122].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[123].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[124].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[125].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[126].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[127].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
+-----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------+-------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name          | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives      | 
+---------------------+-------------------------------------------------------------+----------------+----------------------+-----------------+
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[0].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[1].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[2].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[3].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[4].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[5].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[6].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[7].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[8].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[9].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[10].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[11].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[12].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[13].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[14].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[15].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[16].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[17].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[18].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[19].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[20].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[21].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[22].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[23].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[24].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[25].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[26].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[27].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[28].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[29].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[30].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[31].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[32].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[33].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[34].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[35].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[36].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[37].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[38].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[39].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[40].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[41].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[42].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[43].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[44].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[45].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[46].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[47].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[48].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[49].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[50].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[51].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[52].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[53].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[54].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[55].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[56].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[57].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[58].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[59].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[60].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[61].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[62].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[63].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[64].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[65].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[66].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[67].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[68].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[69].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[70].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[71].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[72].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[73].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[74].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[75].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[76].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[77].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[78].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[79].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[80].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[81].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[82].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[83].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[84].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[85].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[86].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[87].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[88].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[89].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[90].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[91].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[92].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[93].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[94].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[95].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[96].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[97].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[98].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[99].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[100].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[101].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[102].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[103].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[104].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[105].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[106].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[107].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[108].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[109].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[110].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[111].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[112].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[113].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[114].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[115].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[116].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[117].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[118].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[119].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[120].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[121].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[122].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[123].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[124].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[125].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[126].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[127].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|INST_GRAD_WEIGHT_MEM | sram_bank[0].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[1].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[2].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[3].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[4].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[5].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[6].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[7].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[8].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[9].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[10].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[11].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[12].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[13].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[14].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[15].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[16].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[17].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[18].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[19].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[20].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[21].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[22].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[23].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[24].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[25].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[26].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[27].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[28].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[29].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[30].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[31].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[32].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[33].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[34].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[35].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[36].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[37].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[38].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[39].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[40].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[41].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[42].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[43].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[44].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[45].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[46].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[47].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[48].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[49].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[50].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[51].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[52].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[53].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[54].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[55].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[56].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[57].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[58].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[59].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[60].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[61].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[62].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[63].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[64].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[65].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[66].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[67].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[68].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[69].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[70].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[71].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[72].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[73].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[74].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[75].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[76].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[77].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[78].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[79].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[80].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[81].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[82].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[83].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[84].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[85].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[86].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[87].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[88].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[89].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[90].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[91].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[92].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[93].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[94].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[95].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[96].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[97].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[98].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[99].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[100].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[101].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[102].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[103].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[104].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[105].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[106].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[107].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[108].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[109].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[110].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[111].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[112].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[113].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[114].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[115].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[116].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[117].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[118].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[119].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[120].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[121].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[122].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[123].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[124].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[125].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[126].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[127].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
+---------------------+-------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|adder       | C+(A:0x0):B | 30     | 16     | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|mac         | C+A*B       | 16     | 16     | 32     | -      | 32     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:53 . Memory (MB): peak = 3879.562 ; gain = 894.344 ; free physical = 62255 ; free virtual = 117858
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:57 . Memory (MB): peak = 3924.414 ; gain = 939.195 ; free physical = 62196 ; free virtual = 117800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name            | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|INST_MODEL_WEIGHT_MEM  | sram_bank[0].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[1].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[2].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[3].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[4].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[5].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[6].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[7].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[8].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[9].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[10].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[11].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[12].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[13].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[14].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[15].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[16].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[17].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[18].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[19].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[20].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[21].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[22].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[23].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[24].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[25].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[26].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[27].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[28].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[29].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[30].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[31].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[32].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[33].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[34].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[35].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[36].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[37].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[38].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[39].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[40].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[41].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[42].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[43].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[44].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[45].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[46].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[47].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[48].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[49].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[50].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[51].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[52].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[53].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[54].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[55].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[56].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[57].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[58].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[59].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[60].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[61].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[62].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[63].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[64].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[65].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[66].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[67].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[68].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[69].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[70].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[71].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[72].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[73].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[74].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[75].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[76].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[77].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[78].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[79].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[80].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[81].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[82].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[83].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[84].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[85].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[86].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[87].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[88].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[89].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[90].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[91].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[92].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[93].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[94].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[95].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[96].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[97].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[98].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[99].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[100].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[101].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[102].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[103].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[104].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[105].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[106].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[107].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[108].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[109].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[110].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[111].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[112].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[113].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[114].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[115].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[116].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[117].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[118].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[119].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[120].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[121].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[122].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[123].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[124].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[125].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[126].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_WEIGHT_MEM  | sram_bank[127].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_MODEL_BIAS_MEM    | sram_bank[0].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[1].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[2].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[3].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[4].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[5].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[6].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[7].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[8].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[9].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[10].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[11].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[12].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[13].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[14].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[15].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[16].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[17].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[18].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[19].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[20].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[21].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[22].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[23].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[24].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[25].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[26].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[27].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[28].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[29].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[30].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[31].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[32].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[33].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[34].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[35].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[36].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[37].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[38].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[39].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[40].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[41].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[42].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[43].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[44].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[45].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[46].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[47].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[48].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[49].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[50].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[51].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[52].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[53].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[54].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[55].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[56].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[57].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[58].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[59].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[60].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[61].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[62].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[63].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[64].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[65].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[66].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[67].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[68].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[69].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[70].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[71].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[72].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[73].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[74].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[75].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[76].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[77].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[78].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[79].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[80].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[81].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[82].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[83].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[84].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[85].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[86].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[87].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[88].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[89].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[90].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[91].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[92].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[93].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[94].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[95].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[96].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[97].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[98].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[99].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[100].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[101].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[102].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[103].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[104].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[105].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[106].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[107].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[108].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[109].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[110].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[111].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[112].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[113].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[114].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[115].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[116].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[117].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[118].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[119].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[120].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[121].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[122].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[123].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[124].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[125].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[126].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_MODEL_BIAS_MEM    | sram_bank[127].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[0].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[1].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[2].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[3].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[4].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[5].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[6].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[7].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[8].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[9].INST_SRAM/memory_file_reg   | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[10].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[11].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[12].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[13].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[14].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[15].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[16].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[17].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[18].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[19].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[20].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[21].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[22].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[23].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[24].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[25].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[26].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[27].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[28].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[29].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[30].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[31].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[32].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[33].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[34].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[35].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[36].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[37].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[38].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[39].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[40].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[41].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[42].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[43].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[44].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[45].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[46].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[47].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[48].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[49].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[50].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[51].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[52].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[53].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[54].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[55].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[56].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[57].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[58].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[59].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[60].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[61].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[62].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[63].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[64].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[65].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[66].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[67].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[68].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[69].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[70].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[71].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[72].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[73].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[74].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[75].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[76].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[77].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[78].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[79].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[80].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[81].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[82].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[83].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[84].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[85].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[86].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[87].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[88].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[89].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[90].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[91].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[92].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[93].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[94].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[95].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[96].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[97].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[98].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[99].INST_SRAM/memory_file_reg  | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[100].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[101].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[102].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[103].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[104].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[105].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[106].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[107].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[108].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[109].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[110].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[111].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[112].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[113].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[114].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[115].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[116].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[117].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[118].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[119].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[120].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[121].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[122].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[123].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[124].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[125].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[126].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_TARGET_BIAS_MEM   | sram_bank[127].INST_SRAM/memory_file_reg | 4 x 32(READ_FIRST)     | W |   | 4 x 32(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      |                 | 
|INST_INT_OP_MEM        | sram_bank[0].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[1].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[2].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[3].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[4].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[5].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[6].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[7].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[8].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[9].INST_SRAM/memory_file_reg   | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[10].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[11].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[12].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[13].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[14].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[15].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[16].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[17].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[18].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[19].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[20].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[21].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[22].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[23].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[24].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[25].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[26].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[27].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[28].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[29].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[30].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[31].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[32].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[33].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[34].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[35].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[36].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[37].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[38].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[39].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[40].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[41].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[42].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[43].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[44].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[45].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[46].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[47].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[48].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[49].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[50].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[51].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[52].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[53].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[54].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[55].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[56].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[57].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[58].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[59].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[60].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[61].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[62].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[63].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[64].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[65].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[66].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[67].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[68].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[69].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[70].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[71].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[72].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[73].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[74].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[75].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[76].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[77].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[78].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[79].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[80].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[81].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[82].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[83].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[84].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[85].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[86].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[87].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[88].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[89].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[90].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[91].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[92].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[93].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[94].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[95].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[96].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[97].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[98].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[99].INST_SRAM/memory_file_reg  | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[100].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[101].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[102].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[103].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[104].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[105].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[106].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[107].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[108].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[109].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[110].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[111].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[112].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[113].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[114].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[115].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[116].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[117].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[118].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[119].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[120].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[121].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[122].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[123].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[124].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[125].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[126].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_INT_OP_MEM        | sram_bank[127].INST_SRAM/memory_file_reg | 4 x 16(WRITE_FIRST)    |   | R | 4 x 16(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[0].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[1].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[2].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[3].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[4].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[5].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[6].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[7].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[8].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[9].INST_SRAM/memory_file_reg   | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[10].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[11].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[12].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[13].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[14].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[15].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[16].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[17].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[18].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[19].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[20].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[21].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[22].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[23].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[24].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[25].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[26].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[27].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[28].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[29].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[30].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[31].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[32].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[33].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[34].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[35].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[36].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[37].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[38].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[39].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[40].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[41].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[42].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[43].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[44].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[45].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[46].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[47].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[48].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[49].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[50].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[51].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[52].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[53].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[54].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[55].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[56].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[57].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[58].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[59].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[60].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[61].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[62].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[63].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[64].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[65].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[66].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[67].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[68].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[69].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[70].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[71].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[72].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[73].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[74].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[75].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[76].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[77].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[78].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[79].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[80].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[81].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[82].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[83].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[84].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[85].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[86].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[87].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[88].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[89].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[90].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[91].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[92].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[93].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[94].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[95].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[96].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[97].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[98].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[99].INST_SRAM/memory_file_reg  | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[100].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[101].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[102].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[103].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[104].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[105].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[106].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[107].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[108].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[109].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[110].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[111].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[112].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[113].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[114].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[115].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[116].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[117].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[118].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[119].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[120].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[121].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[122].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[123].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[124].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[125].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[126].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
|INST_TARGET_WEIGHT_MEM | sram_bank[127].INST_SRAM/memory_file_reg | 512 x 16(WRITE_FIRST)  |   | R | 512 x 16(READ_FIRST)   | W |   | Port A and B     | 1      | 0      | 1               | 
+-----------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+---------------------+-------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name          | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives      | 
+---------------------+-------------------------------------------------------------+----------------+----------------------+-----------------+
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[0].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[1].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[2].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[3].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[4].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[5].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[6].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[7].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[8].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[9].INST_SRAM/memory_file_reg   | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[10].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[11].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[12].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[13].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[14].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[15].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[16].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[17].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[18].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[19].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[20].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[21].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[22].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[23].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[24].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[25].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[26].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[27].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[28].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[29].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[30].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[31].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[32].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[33].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[34].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[35].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[36].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[37].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[38].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[39].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[40].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[41].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[42].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[43].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[44].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[45].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[46].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[47].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[48].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[49].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[50].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[51].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[52].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[53].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[54].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[55].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[56].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[57].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[58].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[59].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[60].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[61].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[62].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[63].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[64].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[65].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[66].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[67].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[68].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[69].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[70].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[71].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[72].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[73].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[74].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[75].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[76].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[77].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[78].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[79].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[80].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[81].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[82].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[83].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[84].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[85].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[86].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[87].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[88].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[89].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[90].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[91].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[92].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[93].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[94].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[95].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[96].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[97].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[98].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[99].INST_SRAM/memory_file_reg  | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[100].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[101].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[102].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[103].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[104].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[105].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[106].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[107].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[108].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[109].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[110].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[111].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[112].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[113].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[114].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[115].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[116].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[117].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[118].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[119].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[120].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[121].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[122].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[123].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[124].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[125].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[126].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|top_module__GCB0     | INST_GRAD_BIAS_MEM/sram_bank[127].INST_SRAM/memory_file_reg | User Attribute | 4 x 32               | RAM16X1S x 32   | 
|INST_GRAD_WEIGHT_MEM | sram_bank[0].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[1].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[2].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[3].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[4].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[5].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[6].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[7].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[8].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[9].INST_SRAM/memory_file_reg                      | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[10].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[11].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[12].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[13].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[14].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[15].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[16].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[17].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[18].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[19].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[20].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[21].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[22].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[23].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[24].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[25].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[26].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[27].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[28].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[29].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[30].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[31].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[32].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[33].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[34].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[35].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[36].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[37].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[38].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[39].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[40].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[41].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[42].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[43].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[44].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[45].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[46].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[47].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[48].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[49].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[50].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[51].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[52].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[53].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[54].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[55].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[56].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[57].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[58].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[59].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[60].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[61].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[62].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[63].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[64].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[65].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[66].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[67].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[68].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[69].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[70].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[71].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[72].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[73].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[74].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[75].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[76].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[77].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[78].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[79].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[80].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[81].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[82].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[83].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[84].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[85].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[86].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[87].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[88].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[89].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[90].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[91].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[92].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[93].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[94].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[95].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[96].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[97].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[98].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[99].INST_SRAM/memory_file_reg                     | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[100].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[101].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[102].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[103].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[104].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[105].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[106].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[107].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[108].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[109].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[110].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[111].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[112].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[113].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[114].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[115].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[116].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[117].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[118].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[119].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[120].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[121].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[122].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[123].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[124].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[125].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[126].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
|INST_GRAD_WEIGHT_MEM | sram_bank[127].INST_SRAM/memory_file_reg                    | User Attribute | 512 x 32             | RAM512X1S x 32  | 
+---------------------+-------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[1].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[2].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[3].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[4].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[5].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[6].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[7].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[8].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[9].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[10].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[11].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[12].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[13].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[14].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[15].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[16].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[17].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[18].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[19].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[20].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[21].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[22].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[23].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[24].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[25].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[26].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[27].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[28].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[29].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[30].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[31].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[32].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[33].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[34].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[35].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[36].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[37].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[38].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[39].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[40].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[41].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[42].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[43].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[44].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[45].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[46].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[47].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[48].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[49].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[50].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[51].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[52].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[53].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[54].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[55].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[56].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[57].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[58].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[59].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[60].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[61].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[62].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[63].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[64].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[65].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[66].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[67].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[68].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[69].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[70].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[71].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[72].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[73].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[74].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[75].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[76].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[77].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[78].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[79].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[80].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[81].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[82].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[83].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[84].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[85].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[86].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[87].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[88].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[89].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[90].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[91].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[92].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[93].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[94].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[95].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[96].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[97].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[98].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance INST_TARGETi_3/inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[99].INST_SRAM/memory_file_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:02:20 . Memory (MB): peak = 3986.816 ; gain = 1001.598 ; free physical = 59687 ; free virtual = 115305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[2].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[4].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[6].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[8].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[10].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[12].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[14].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[16].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[18].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[20].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[22].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[24].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[26].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[28].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[30].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[32].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[34].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[36].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[38].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[40].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[42].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[44].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[46].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[48].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[50].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[52].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[54].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[56].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[58].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[60].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[62].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[64].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[66].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[68].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[70].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[72].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[74].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[76].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[78].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[80].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[82].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[84].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[86].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[88].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[90].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[92].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[94].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[96].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[98].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[100].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[102].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[104].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[106].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[108].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[110].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[112].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[114].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[116].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[118].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[120].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[122].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[124].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[126].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[0].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[1].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[1].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[3].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[3].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[5].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[5].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[7].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[7].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[9].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[9].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[11].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[11].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[13].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[13].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[15].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[15].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[17].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[17].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[19].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[19].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[21].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[21].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[23].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[23].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[25].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[25].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[27].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[27].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[29].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[29].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[31].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[31].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[33].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[33].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[35].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[35].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[37].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[37].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[39].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[39].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[41].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[41].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[43].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[43].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[45].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[45].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[47].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[47].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[49].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[49].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[51].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[51].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[53].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[53].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[55].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[55].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[57].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[57].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[59].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[59].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[61].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[61].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[63].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[63].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[65].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[65].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[67].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[67].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[69].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[69].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[71].INST_SRAM/memory_file_reg_bram_0'
INFO: [Synth 8-223] decloning instance 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[71].INST_SRAM/memory_file_reg_bram_0' (RAMB18E2) to 'inst/axi_rlnn_v1_0_S00_AXI_inst/INST_TARGET_WRAP/INST_TARGET/INST_MODEL_WEIGHT_MEM/sram_bank[73].INST_SRAM/memory_file_reg_bram_0'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:51 ; elapsed = 00:02:51 . Memory (MB): peak = 3986.816 ; gain = 1001.598 ; free physical = 59611 ; free virtual = 115294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:51 . Memory (MB): peak = 3986.816 ; gain = 1001.598 ; free physical = 59611 ; free virtual = 115294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:00 ; elapsed = 00:03:00 . Memory (MB): peak = 3986.816 ; gain = 1001.598 ; free physical = 59582 ; free virtual = 115265
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:06 ; elapsed = 00:03:05 . Memory (MB): peak = 3986.816 ; gain = 1001.598 ; free physical = 59593 ; free virtual = 115276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:07 ; elapsed = 00:03:07 . Memory (MB): peak = 3986.816 ; gain = 1001.598 ; free physical = 59592 ; free virtual = 115276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:08 ; elapsed = 00:03:08 . Memory (MB): peak = 3986.816 ; gain = 1001.598 ; free physical = 59593 ; free virtual = 115276
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   512|
|2     |DSP_ALU         |   256|
|3     |DSP_A_B_DATA    |   256|
|4     |DSP_C_DATA      |   256|
|5     |DSP_MULTIPLIER  |   256|
|7     |DSP_M_DATA      |   256|
|8     |DSP_OUTPUT      |   256|
|9     |DSP_PREADD      |   256|
|10    |DSP_PREADD_DATA |   256|
|12    |LUT1            |   892|
|13    |LUT2            |  4387|
|14    |LUT3            |  5351|
|15    |LUT4            |  6408|
|16    |LUT5            | 14634|
|17    |LUT6            |  8614|
|18    |MUXF7           |   192|
|19    |MUXF8           |    96|
|20    |RAM16X1S        |  4096|
|21    |RAM512X1S       |  4096|
|22    |RAMB18E2        |   132|
|24    |FDCE            |  4167|
|25    |FDRE            | 11825|
|26    |FDSE            |     6|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:08 ; elapsed = 00:03:08 . Memory (MB): peak = 3986.816 ; gain = 1001.598 ; free physical = 59593 ; free virtual = 115276
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:58 ; elapsed = 00:03:01 . Memory (MB): peak = 3986.816 ; gain = 509.645 ; free physical = 68422 ; free virtual = 124105
Synthesis Optimization Complete : Time (s): cpu = 00:02:13 ; elapsed = 00:03:13 . Memory (MB): peak = 3986.816 ; gain = 1001.598 ; free physical = 68439 ; free virtual = 124106
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.84 . Memory (MB): peak = 3993.867 ; gain = 0.000 ; free physical = 68361 ; free virtual = 124027
INFO: [Netlist 29-17] Analyzing 9248 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 7 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4307.680 ; gain = 0.000 ; free physical = 68117 ; free virtual = 123783
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8448 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 256 instances
  RAM16X1S => RAM32X1S (RAMS32): 4096 instances
  RAM512X1S => RAM512X1S (MUXF7(x4), MUXF8(x2), MUXF9, RAMS64E1(x8)): 4096 instances

Synth Design complete, checksum: 3a96578d
INFO: [Common 17-83] Releasing license: Synthesis
733 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:47 ; elapsed = 00:03:48 . Memory (MB): peak = 4315.680 ; gain = 1633.832 ; free physical = 68355 ; free virtual = 124022
INFO: [Common 17-1381] The checkpoint '/scratch/643_vitis_ggeethak/project_6/project_6.runs/design_1_axi_rlnn_0_0_synth_1/design_1_axi_rlnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 4347.703 ; gain = 32.023 ; free physical = 68325 ; free virtual = 124027
write_vhdl: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4347.703 ; gain = 0.000 ; free physical = 68268 ; free virtual = 124022
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_rlnn_0_0, cache-ID = 04361ecbfa38684b
INFO: [Coretcl 2-1174] Renamed 793 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/643_vitis_ggeethak/project_6/project_6.runs/design_1_axi_rlnn_0_0_synth_1/design_1_axi_rlnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 4347.703 ; gain = 0.000 ; free physical = 68236 ; free virtual = 124025
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_rlnn_0_0_utilization_synth.rpt -pb design_1_axi_rlnn_0_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 4347.703 ; gain = 0.000 ; free physical = 68144 ; free virtual = 124019
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 22:59:24 2023...
