// Seed: 3535063963
module module_0 (
    input wor  id_0,
    input tri0 id_1
);
  wire id_3;
  wire id_4;
  id_5 :
  assert property (@(posedge 1'b0) id_0)
  else $display(id_5 & 1);
  tri id_6;
  assign id_5 = id_6;
  wire id_7;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input uwire id_2,
    output supply1 id_3
    , id_18,
    output tri id_4,
    input supply1 id_5,
    input uwire id_6,
    output wand id_7,
    input supply0 id_8,
    input wor id_9,
    input wand id_10,
    output supply1 id_11,
    input uwire id_12,
    input wor id_13,
    output wire id_14,
    input uwire id_15,
    output supply0 id_16
);
  assign id_3 = 1;
  wire id_19;
  module_0(
      id_0, id_10
  );
  wire id_20;
endmodule
