{:input (genetic.crossover/dumb-crossover 1374878730 (genetic.mutation/change-constant-value 105391676 (genetic.mutation/change-constant-value 178466902 (genetic.representation/genetic-representation "examples/58407.DE129A50.blif"))) (genetic.representation/genetic-representation "examples/57913.FED53366.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , \\wire3_:missing_14 , wire4_27, wire5_26);\n  wire \\:missing_edge ;\n  wire wire10_13;\n  wire wire10_13_14_16;\n  wire wire10_17;\n  wire wire10_20;\n  wire wire10_22;\n  wire wire10_25;\n  wire wire10_26;\n  wire \\wire10_:missing ;\n  wire \\wire10_:missing_16 ;\n  wire \\wire11_17_:missing ;\n  wire wire12_19;\n  wire wire15_17;\n  wire \\wire18_:missing ;\n  wire \\wire18_:missing_21 ;\n  wire \\wire18_:missing_22 ;\n  wire wire19_20_25;\n  wire wire2;\n  wire wire24;\n  wire wire27_1;\n  wire wire30;\n  input \\wire3_:missing_14 ;\n  wire \\wire3_:missing_14 ;\n  output wire4_27;\n  wire wire4_27;\n  output wire5_26;\n  wire wire5_26;\n  wire \\wire6_24_:missing ;\n  wire \\wire7_:missing_28_29 ;\n  wire wire8_1;\n  wire wire8_15;\n  wire wire9_14;\n  wire wire9_15;\n  wire \\wire:missing_1 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_20 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire8_15 = 2'h1 >> wire8_1;\n  assign \\wire11_17_:missing  = 4'h8 >> { wire10_17, wire15_17 };\n  assign \\wire18_:missing  = 4'h6 >> { \\wire18_:missing_22 , \\wire18_:missing_21  };\n  assign \\wire:missing_19  = 4'h6 >> { wire12_19, wire19_20_25 };\n  assign \\wire:missing_20  = 4'h8 >> { wire19_20_25, wire10_20 };\n  assign wire9_15 = 2'h1 >> wire9_14;\n  assign \\wire10_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire11_17_:missing ;\n  assign wire12_19 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h6 >> { wire10_13_14_16, wire10_13 };\n  assign wire9_14 = 4'h8 >> { wire10_13_14_16, \\wire3_:missing_14  };\n  assign wire15_17 = 4'h8 >> { wire9_15, wire8_15 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire10_13_14_16, \\wire10_:missing_16  };\n  assign \\wire:missing_1  = 1'h0;\n  assign wire2 = 1'h0;\n  assign \\wire6_24_:missing  = 1'h0;\n  assign \\wire7_:missing_28_29  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign wire30 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire7_:missing_28_29 ;\n  assign \\wire:missing_edge  = \\wire7_:missing_28_29 ;\n  assign wire4_27 = wire27_1;\n  assign wire5_26 = wire10_26;\n  assign wire19_20_25 = wire10_25;\n  assign wire24 = \\wire6_24_:missing ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire18_:missing_22  = wire10_22;\n  assign \\wire18_:missing_21  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount731121EF/91BD1935.v:3.1-70.10\" *)\nmodule postsynth(\\wire:missing_edge , \\wire3_:missing_14 , wire4_27, wire5_26);\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:11.8-11.17\" *)\n  wire wire10_26;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:12.8-12.24\" *)\n  wire \\wire10_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:15.8-15.17\" *)\n  wire wire12_19;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:18.8-18.27\" *)\n  wire \\wire18_:missing_21 ;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:21.8-21.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:22.8-22.14\" *)\n  wire wire24;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:23.8-23.16\" *)\n  wire wire27_1;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:24.8-24.14\" *)\n  wire wire30;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:25.9-25.27\" *)\n  input \\wire3_:missing_14 ;\n  wire \\wire3_:missing_14 ;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:27.10-27.18\" *)\n  output wire4_27;\n  wire wire4_27;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:29.10-29.18\" *)\n  output wire5_26;\n  wire wire5_26;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:31.8-31.26\" *)\n  wire \\wire6_24_:missing ;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:32.8-32.29\" *)\n  wire \\wire7_:missing_28_29 ;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:37.8-37.23\" *)\n  wire \\wire:missing_1 ;\n  (* src = \"/tmp/fuzzmount731121EF/91BD1935.v:40.9-40.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_26 = 1'hx;\n  assign \\wire10_:missing  = 1'h0;\n  assign wire12_19 = 1'h0;\n  assign \\wire18_:missing_21  = 1'h1;\n  assign wire2 = 1'h0;\n  assign wire24 = 1'h0;\n  assign wire27_1 = 1'hx;\n  assign wire30 = 1'h1;\n  assign wire4_27 = 1'hx;\n  assign wire5_26 = 1'hx;\n  assign \\wire6_24_:missing  = 1'h0;\n  assign \\wire7_:missing_28_29  = 1'h1;\n  assign \\wire:missing_1  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 15:42:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] Copy '/tmp/fuzzmount731121EF/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh/src/top.v'.\nSBY 15:42:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] Copy '/tmp/fuzzmount731121EF/91BD1935.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh/src/91BD1935.v'.\nSBY 15:42:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] Copy '/tmp/fuzzmount731121EF/91BD1935.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh/src/91BD1935.post.v'.\nSBY 15:42:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] engine_0: abc pdr\nSBY 15:42:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 15:42:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] base: Warning: Wire presynth.\\wire5_26 is used but has no driver.\nSBY 15:42:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] base: Warning: Wire presynth.\\wire4_27 is used but has no driver.\nSBY 15:42:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] base: finished (returncode=0)\nSBY 15:42:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 15:42:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] aig: Warning: Wire presynth.\\wire5_26 is used but has no driver.\nSBY 15:42:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] aig: Warning: Wire presynth.\\wire4_27 is used but has no driver.\nSBY 15:42:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] aig: finished (returncode=0)\nSBY 15:42:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 15:42:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 15:42:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] engine_0: Warning: The network has no constraints.\nSBY 15:42:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 15:42:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] engine_0: finished (returncode=0)\nSBY 15:42:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] engine_0: Status returned by engine: FAIL\nSBY 15:42:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 15:42:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 15:42:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] summary: engine_0 (abc pdr) returned FAIL\nSBY 15:42:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh'.\nSBY 15:42:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6nrou5bh] DONE (FAIL, rc=2)\n", :err ""}}}