/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [8:0] _04_;
  wire [16:0] _05_;
  wire [9:0] _06_;
  wire [5:0] _07_;
  wire [12:0] celloutsig_0_0z;
  reg [11:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [16:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire [15:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [3:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_69z;
  wire [35:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_70z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire [17:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_2z ? celloutsig_1_7z[8] : celloutsig_1_7z[14];
  assign celloutsig_0_13z = celloutsig_0_8z ? celloutsig_0_6z[14] : celloutsig_0_2z;
  assign celloutsig_0_18z = celloutsig_0_13z ? celloutsig_0_5z : celloutsig_0_0z[6];
  assign celloutsig_0_7z = ~(celloutsig_0_4z | in_data[88]);
  assign celloutsig_1_0z = ~(in_data[126] | in_data[127]);
  assign celloutsig_0_52z = celloutsig_0_47z[2] | _03_;
  assign celloutsig_0_24z = celloutsig_0_2z | celloutsig_0_18z;
  assign celloutsig_0_0z = in_data[42:30] + in_data[52:40];
  assign celloutsig_0_23z = { celloutsig_0_16z[1], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_1z, _00_, _05_[7:4], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_17z } + { celloutsig_0_11z[9:2], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_21z[1:0], celloutsig_0_17z, celloutsig_0_12z } + { celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_24z, celloutsig_0_19z };
  reg [9:0] _18_;
  always_ff @(posedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 10'h000;
    else _18_ <= { celloutsig_0_6z[18:16], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_24z, celloutsig_0_2z, celloutsig_0_26z };
  assign { _06_[9:4], _03_, _06_[2:0] } = _18_;
  reg [5:0] _19_;
  always_ff @(posedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 6'h00;
    else _19_ <= { in_data[13:9], celloutsig_0_39z };
  assign { _04_[8], _07_[4], _01_, _02_, _07_[1:0] } = _19_;
  reg [4:0] _20_;
  always_ff @(negedge clkin_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 5'h00;
    else _20_ <= { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_5z };
  assign { _00_, _05_[7:4] } = _20_;
  assign celloutsig_0_6z = { in_data[71:47], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z } / { 1'h1, in_data[37:18], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_31z = { celloutsig_0_0z[11:6], celloutsig_0_9z, celloutsig_0_18z } / { 1'h1, celloutsig_0_0z[5:0], celloutsig_0_29z };
  assign celloutsig_0_8z = celloutsig_0_1z[4:2] == { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_4z = { in_data[116:110], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z } == { in_data[186:177], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_69z = { _06_[4], _03_, _06_[2:1] } === { celloutsig_0_4z, celloutsig_0_55z, celloutsig_0_5z, celloutsig_0_52z };
  assign celloutsig_0_37z = { in_data[92:84], celloutsig_0_5z } >= { in_data[45], celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_36z, celloutsig_0_4z };
  assign celloutsig_0_34z = { celloutsig_0_23z[9:3], celloutsig_0_15z } && { in_data[23:17], celloutsig_0_18z };
  assign celloutsig_0_39z = { celloutsig_0_10z[5:0], celloutsig_0_32z } && { celloutsig_0_11z[7:4], celloutsig_0_17z, celloutsig_0_27z, celloutsig_0_26z };
  assign celloutsig_0_14z = { celloutsig_0_0z[12:11], celloutsig_0_12z } && { celloutsig_0_11z[1:0], celloutsig_0_2z };
  assign celloutsig_0_27z = { celloutsig_0_25z[1:0], celloutsig_0_8z, _00_, _05_[7:4], celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_4z, celloutsig_0_3z } && { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_32z = { celloutsig_0_31z[7:4], celloutsig_0_29z } < { celloutsig_0_31z[4:1], celloutsig_0_7z };
  assign celloutsig_1_2z = in_data[177:172] < in_data[123:118];
  assign celloutsig_0_19z = { celloutsig_0_1z[3], celloutsig_0_5z, celloutsig_0_1z } < { in_data[14:9], celloutsig_0_15z };
  assign celloutsig_0_38z = celloutsig_0_13z & ~(celloutsig_0_15z);
  assign celloutsig_0_55z = celloutsig_0_44z & ~(_07_[1]);
  assign celloutsig_1_9z = celloutsig_1_2z & ~(celloutsig_1_3z);
  assign celloutsig_1_19z = celloutsig_1_9z & ~(celloutsig_1_14z[3]);
  assign celloutsig_0_12z = celloutsig_0_5z & ~(in_data[59]);
  assign celloutsig_0_17z = celloutsig_0_6z[26] & ~(in_data[8]);
  assign celloutsig_0_35z = ~ { celloutsig_0_6z[16:2], celloutsig_0_20z };
  assign celloutsig_0_11z = ~ { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_5z = { in_data[134:120], celloutsig_1_2z } | { in_data[156:142], celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_12z } | { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_21z = { in_data[81:80], celloutsig_0_5z } | { celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_17z };
  assign celloutsig_0_36z = celloutsig_0_8z & celloutsig_0_34z;
  assign celloutsig_0_44z = celloutsig_0_38z & celloutsig_0_34z;
  assign celloutsig_0_5z = celloutsig_0_2z & celloutsig_0_4z;
  assign celloutsig_0_15z = celloutsig_0_13z & celloutsig_0_12z;
  assign celloutsig_0_2z = celloutsig_0_0z[0] & in_data[78];
  assign celloutsig_0_29z = celloutsig_0_0z[0] & celloutsig_0_13z;
  assign celloutsig_0_3z = ~^ { celloutsig_0_1z[2:0], celloutsig_0_2z };
  assign celloutsig_0_4z = ~^ celloutsig_0_0z;
  assign celloutsig_1_3z = ~^ { in_data[152], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_9z = ^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_1z = celloutsig_0_0z[12:8] << celloutsig_0_0z[7:3];
  assign celloutsig_0_42z = celloutsig_0_11z[6:4] - { _07_[4], _01_, _02_ };
  assign celloutsig_0_47z = { celloutsig_0_1z[4:3], celloutsig_0_26z, celloutsig_0_8z } - { _01_, _02_, _07_[1], celloutsig_0_36z };
  assign celloutsig_0_70z = { celloutsig_0_35z[7:3], celloutsig_0_55z, celloutsig_0_7z } - { celloutsig_0_60z, celloutsig_0_44z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_1_7z = in_data[117:100] - { in_data[109], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_60z = ~((celloutsig_0_25z[1] & celloutsig_0_42z[2]) | celloutsig_0_37z);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | in_data[185]);
  assign celloutsig_0_20z = ~((celloutsig_0_1z[1] & celloutsig_0_8z) | celloutsig_0_9z);
  assign celloutsig_0_26z = ~((celloutsig_0_20z & celloutsig_0_0z[10]) | celloutsig_0_24z);
  always_latch
    if (clkin_data[96]) celloutsig_1_14z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_14z = celloutsig_1_7z[6:3];
  always_latch
    if (clkin_data[32]) celloutsig_0_10z = 12'h000;
    else if (!celloutsig_1_19z) celloutsig_0_10z = in_data[85:74];
  assign { _04_[7], _04_[4:2] } = { celloutsig_0_34z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_55z };
  assign { _05_[16:8], _05_[3:0] } = { celloutsig_0_16z[1], celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_1z, _00_, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_17z };
  assign _06_[3] = _03_;
  assign { _07_[5], _07_[3:2] } = { _04_[8], _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_69z, celloutsig_0_70z };
endmodule
