================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Wed Dec 07 00:14:54 CET 2022
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         pynqrypt-vitis-hls
    * Solution:        pynqrypt (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020i-clg400-1L


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              2208
FF:               2898
DSP:              0
BRAM:             5
URAM:             0
SRL:              278


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 6.964       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+---------------------+-----------------------------+
| Name                                                                 | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable            | Source                      |
+----------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+---------------------+-----------------------------+
| inst                                                                 | 2208 | 2898 |     | 5    |      |     |        |      |         |                     |                             |
|   (inst)                                                             | 23   | 220  |     |      |      |     |        |      |         |                     |                             |
|   block_U                                                            | 18   | 8    |     |      |      |     |        |      |         |                     |                             |
|     bind_storage ram_1p                                              |      |      |     |      |      |     |        | auto | 1       | block               | hw-impl/src/pynqrypt.cpp:21 |
|   block_nonce_U                                                      | 14   |      |     | 1    |      |     |        |      |         |                     |                             |
|     bind_storage ram_t2p                                             |      |      |     |      |      |     |        | auto | 1       | block_nonce         | hw-impl/src/pynqrypt.cpp:20 |
|   control_s_axi_U                                                    | 164  | 183  |     |      |      |     |        |      |         |                     |                             |
|   gmem_m_axi_U                                                       | 1323 | 1922 |     | 2    |      |     |        |      |         |                     |                             |
|   grp_aes_encrypt_block_fu_315                                       | 659  | 557  |     | 2    |      |     |        |      |         |                     |                             |
|     (grp_aes_encrypt_block_fu_315)                                   | 97   | 160  |     |      |      |     |        |      |         |                     |                             |
|     crypto_aes_sbox_U                                                | 30   |      |     | 1    |      |     |        |      |         |                     |                             |
|       bind_storage rom_2p                                            |      |      |     |      |      |     |        | auto | 1       | crypto_aes_sbox     |                             |
|     grp_aes_encrypt_block_Pipeline_2_fu_628                          | 22   | 12   |     |      |      |     |        |      |         |                     |                             |
|       (grp_aes_encrypt_block_Pipeline_2_fu_628)                      | 8    | 10   |     |      |      |     |        |      |         |                     |                             |
|     grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_601     | 458  | 369  |     | 1    |      |     |        |      |         |                     |                             |
|       (grp_aes_encrypt_block_Pipeline_loop_aes_encrypt_block_fu_601) | 311  | 367  |     |      |      |     |        |      |         |                     |                             |
|       pynqrypt_round_keys_U                                          | 85   |      |     | 1    |      |     |        |      |         |                     |                             |
|         bind_storage rom_2p                                          |      |      |     |      |      |     |        | auto | 1       | pynqrypt_round_keys |                             |
|     temp_U                                                           | 52   | 16   |     |      |      |     |        |      |         |                     |                             |
|       bind_storage ram_s2p                                           |      |      |     |      |      |     |        | auto | 1       | temp                | hw-impl/src/pynqrypt.cpp:79 |
|   pynqrypt_nonce_U                                                   | 7    | 8    |     |      |      |     |        |      |         |                     |                             |
|     bind_storage rom_1p                                              |      |      |     |      |      |     |        | auto | 1       | pynqrypt_nonce      |                             |
+----------------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+---------------------+-----------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 4.15%  | OK     |
| FD                                                        | 50%       | 2.72%  | OK     |
| LUTRAM+SRL                                                | 25%       | 1.74%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 1.79%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 1.79%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 130    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                 | ENDPOINT PIN                                                 | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                |                                                              |              |            |                |          DELAY |        DELAY |
+-------+-------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 3.036 | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg/ENARDEN |            4 |         12 |          6.437 |          2.942 |        3.495 |
| Path2 | 3.108 | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C          | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]/R        |            6 |         30 |          6.284 |          1.425 |        4.859 |
| Path3 | 3.108 | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C          | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]/R       |            6 |         30 |          6.284 |          1.425 |        4.859 |
| Path4 | 3.108 | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C          | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]/R       |            6 |         30 |          6.284 |          1.425 |        4.859 |
| Path5 | 3.108 | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]/C          | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]/R       |            6 |         30 |          6.284 |          1.425 |        4.859 |
+-------+-------+----------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +-------------------------------------------------------------+--------------------+
    | Path1 Cells                                                 | Primitive Type     |
    +-------------------------------------------------------------+--------------------+
    | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg        | BMEM.bram.RAMB18E1 |
    | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[3]_i_5    | LUT.others.LUT3    |
    | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/dout[3]_i_2__0 | LUT.others.LUT6    |
    | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_4    | LUT.others.LUT3    |
    | gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_i_1__0 | LUT.others.LUT2    |
    +-------------------------------------------------------------+--------------------+

    +--------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                | Primitive Type       |
    +--------------------------------------------------------------------------------------------+----------------------+
    | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]                                        | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8 | LUT.others.LUT4      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5 | LUT.others.LUT6      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3            | LUT.others.LUT3      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8    | LUT.others.LUT6      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4    | LUT.others.LUT6      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1    | LUT.others.LUT5      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[0]                                        | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                | Primitive Type       |
    +--------------------------------------------------------------------------------------------+----------------------+
    | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]                                        | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8 | LUT.others.LUT4      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5 | LUT.others.LUT6      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3            | LUT.others.LUT3      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8    | LUT.others.LUT6      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4    | LUT.others.LUT6      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1    | LUT.others.LUT5      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[10]                                       | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                | Primitive Type       |
    +--------------------------------------------------------------------------------------------+----------------------+
    | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]                                        | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8 | LUT.others.LUT4      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5 | LUT.others.LUT6      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3            | LUT.others.LUT3      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8    | LUT.others.LUT6      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4    | LUT.others.LUT6      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1    | LUT.others.LUT5      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[11]                                       | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------------------+----------------------+

    +--------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                | Primitive Type       |
    +--------------------------------------------------------------------------------------------+----------------------+
    | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[5]                                        | FLOP_LATCH.flop.FDRE |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_8 | LUT.others.LUT4      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.pad_oh_reg[3]_i_5 | LUT.others.LUT6      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/bus_wide_gen.pad_oh_reg[3]_i_3            | LUT.others.LUT3      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_8    | LUT.others.LUT6      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_4    | LUT.others.LUT6      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.wreq_offset/U_fifo_srl/bus_wide_gen.len_cnt[0]_i_1    | LUT.others.LUT5      |
    | gmem_m_axi_U/store_unit/bus_wide_gen.len_cnt_reg[12]                                       | FLOP_LATCH.flop.FDRE |
    +--------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------------+
| Report Type              | Report Location                                                         |
+--------------------------+-------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/pynqrypt_encrypt_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/pynqrypt_encrypt_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/pynqrypt_encrypt_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/pynqrypt_encrypt_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/pynqrypt_encrypt_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/pynqrypt_encrypt_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------------+


