
*** Running vivado
    with args -log sw_led.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sw_led.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source sw_led.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 461.344 ; gain = 181.867
Command: synth_design -top sw_led -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10680 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1253.930 ; gain = 226.902
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sw_led' [C:/Projetos/exe_nexys/exe_nexys.srcs/sources_1/imports/nexys4-ddr_sw_demo/sw_led.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sw_led' (1#1) [C:/Projetos/exe_nexys/exe_nexys.srcs/sources_1/imports/nexys4-ddr_sw_demo/sw_led.v:23]
WARNING: [Synth 8-3330] design sw_led has an empty top module
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 1326.836 ; gain = 299.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1326.836 ; gain = 299.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1326.836 ; gain = 299.809
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1326.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L24N_T3_RS0_15' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L3N_T0_DQS_EMCCLK_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L6N_T0_D08_VREF_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:8]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L13N_T2_MRCC_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:10]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L12N_T1_MRCC_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:12]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L7N_T1_D10_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:14]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L17N_T2_A13_D29_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:16]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L5N_T0_D07_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:18]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L24N_T3_34' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:20]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_25_34' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:22]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L15P_T2_DQS_RDWR_B_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:24]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L23P_T3_A03_D19_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:26]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L24P_T3_35' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:28]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L20P_T3_A08_D24_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:30]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L19N_T3_A09_D25_VREF_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:32]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L21P_T3_DQS_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:34]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L18P_T2_A24_15' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:40]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L24P_T3_RS1_15' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:42]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L17N_T2_A25_15' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:44]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L8P_T1_D11_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:46]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L7P_T1_D09_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:48]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L18N_T2_A11_D27_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:50]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L17P_T2_A14_D30_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:52]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L18P_T2_A12_D28_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:54]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L16N_T2_A15_D31_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:56]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L14N_T2_SRCC_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:58]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L22P_T3_A05_D21_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:60]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L15N_T2_DQS_DOUT_CSO_B_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:62]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L16P_T2_CSI_B_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:64]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L22N_T3_A04_D20_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:66]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L20N_T3_A07_D23_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:68]
CRITICAL WARNING: [Designutils 20-1307] Command 'IO_L21N_T3_DQS_A06_D22_14' is not supported in the xdc constraint file. [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc:70]
Finished Parsing XDC File [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projetos/exe_nexys/exe_nexys.srcs/constrs_1/imports/nexys4-ddr_sw_demo/Nexys4-DDR_sw_Demo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sw_led_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sw_led_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1333.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1333.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1333.723 ; gain = 306.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1333.723 ; gain = 306.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1333.723 ; gain = 306.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1333.723 ; gain = 306.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design sw_led has an empty top module
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1333.723 ; gain = 306.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1383.059 ; gain = 356.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1383.059 ; gain = 356.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:11 . Memory (MB): peak = 1392.594 ; gain = 365.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 1408.355 ; gain = 381.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 1408.355 ; gain = 381.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 1408.355 ; gain = 381.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 1408.355 ; gain = 381.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 1408.355 ; gain = 381.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 1408.355 ; gain = 381.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |IBUF |    16|
|2     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 1408.355 ; gain = 381.328
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 1408.355 ; gain = 374.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:01:20 . Memory (MB): peak = 1408.355 ; gain = 381.328
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1420.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1427.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 2 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:43 . Memory (MB): peak = 1427.281 ; gain = 696.141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1427.281 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Projetos/exe_nexys/exe_nexys.runs/synth_1/sw_led.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sw_led_utilization_synth.rpt -pb sw_led_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 11:27:16 2019...
