Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,6
design__inferred_latch__count,0
design__instance__count,2154
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0013130655279383063
power__switching__total,0.000438767543528229
power__leakage__total,8.18399200852582E-7
power__total,0.0017526515293866396
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2538889725873715
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2550734695658439
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11201340172455389
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.41533955228479
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.112013
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,17.550043
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.254038103299372
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25511601886446605
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6169085417120239
timing__setup__ws__corner:nom_slow_1p08V_125C,12.520552060635055
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.616909
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,14.482174
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25345498639477154
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2549530381198417
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29906405975931033
timing__setup__ws__corner:nom_typ_1p20V_25C,13.744397120569891
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.299064
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,16.441736
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25345498639477154
clock__skew__worst_setup,0.2549530381198417
timing__hold__ws,0.11201340172455389
timing__setup__ws,12.520552060635055
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.112013
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,14.482174
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1085
design__instance__area__stdcell,19880.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.686916
design__instance__utilization__stdcell,0.686916
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:inverter,13
design__instance__area__class:inverter,70.7616
design__instance__count__class:sequential_cell,142
design__instance__area__class:sequential_cell,7077.97
design__instance__count__class:multi_input_combinational_cell,569
design__instance__area__class:multi_input_combinational_cell,6399.39
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,298
design__instance__area__class:timing_repair_buffer,5100.28
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,22965.8
design__violations,0
design__instance__count__class:clock_buffer,49
design__instance__area__class:clock_buffer,1155.77
design__instance__count__class:clock_inverter,14
design__instance__area__class:clock_inverter,76.2048
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,253
global_route__vias,7075
global_route__wirelength,39129
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1090
route__net__special,2
route__drc_errors__iter:0,255
route__wirelength__iter:0,24275
route__drc_errors__iter:1,52
route__wirelength__iter:1,23973
route__drc_errors__iter:2,46
route__wirelength__iter:2,23939
route__drc_errors__iter:3,2
route__wirelength__iter:3,23943
route__drc_errors__iter:4,0
route__wirelength__iter:4,23939
route__drc_errors,0
route__wirelength,23939
route__vias,6005
route__vias__singlecut,6005
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,346.475
design__instance__count__class:fill_cell,1069
design__instance__area__class:fill_cell,9061.11
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,30
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,30
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,30
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19947
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19973
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000527739
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000522393
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000251919
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000522393
design_powergrid__voltage__worst,0.000522393
design_powergrid__voltage__worst__net:VPWR,1.19947
design_powergrid__drop__worst,0.000527739
design_powergrid__drop__worst__net:VPWR,0.000527739
design_powergrid__voltage__worst__net:VGND,0.000522393
design_powergrid__drop__worst__net:VGND,0.000522393
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0002649999999999999903375902388091844841255806386470794677734375
ir__drop__worst,0.00052800000000000004048150703539477035519666969776153564453125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
