Analysis & Synthesis report for projetoMIPS
Sun Nov 27 16:21:42 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
 15. Parameter Settings for User Entity Instance: Top-level Entity: |projetoMIPS
 16. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_NEXT_PC_BEQ_JMP
 17. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_JR
 18. Parameter Settings for User Entity Instance: registradorGenerico:PC_REG
 19. Parameter Settings for User Entity Instance: somaConstante:Somador1
 20. Parameter Settings for User Entity Instance: memoriaROM:ROM1
 21. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_FUNCT_OPCODE
 22. Parameter Settings for User Entity Instance: bancoReg:BANCO_REG
 23. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_ORI_ANDI_IMEDIATO
 24. Parameter Settings for User Entity Instance: shiftSinal:ShiftSinal
 25. Parameter Settings for User Entity Instance: somadorGenerico:Somador2
 26. Parameter Settings for User Entity Instance: muxGenerico4x1:MUX_RD_RT
 27. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_RT_IMEDIATO
 28. Parameter Settings for User Entity Instance: ULASomaSub:ULA1
 29. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA1|muxGenerico2x1:InverterOuNao
 30. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA1|muxGenerico4x1:MuxOperacao
 31. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA2|muxGenerico2x1:InverterOuNao
 32. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA2|muxGenerico4x1:MuxOperacao
 33. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA3|muxGenerico2x1:InverterOuNao
 34. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA3|muxGenerico4x1:MuxOperacao
 35. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA4|muxGenerico2x1:InverterOuNao
 36. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA4|muxGenerico4x1:MuxOperacao
 37. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA5|muxGenerico2x1:InverterOuNao
 38. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA5|muxGenerico4x1:MuxOperacao
 39. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA6|muxGenerico2x1:InverterOuNao
 40. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA6|muxGenerico4x1:MuxOperacao
 41. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA7|muxGenerico2x1:InverterOuNao
 42. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA7|muxGenerico4x1:MuxOperacao
 43. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA8|muxGenerico2x1:InverterOuNao
 44. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA8|muxGenerico4x1:MuxOperacao
 45. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA9|muxGenerico2x1:InverterOuNao
 46. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA9|muxGenerico4x1:MuxOperacao
 47. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA10|muxGenerico2x1:InverterOuNao
 48. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA10|muxGenerico4x1:MuxOperacao
 49. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA11|muxGenerico2x1:InverterOuNao
 50. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA11|muxGenerico4x1:MuxOperacao
 51. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA12|muxGenerico2x1:InverterOuNao
 52. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA12|muxGenerico4x1:MuxOperacao
 53. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA13|muxGenerico2x1:InverterOuNao
 54. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA13|muxGenerico4x1:MuxOperacao
 55. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA14|muxGenerico2x1:InverterOuNao
 56. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA14|muxGenerico4x1:MuxOperacao
 57. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA15|muxGenerico2x1:InverterOuNao
 58. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA15|muxGenerico4x1:MuxOperacao
 59. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA16|muxGenerico2x1:InverterOuNao
 60. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA16|muxGenerico4x1:MuxOperacao
 61. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA17|muxGenerico2x1:InverterOuNao
 62. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA17|muxGenerico4x1:MuxOperacao
 63. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA18|muxGenerico2x1:InverterOuNao
 64. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA18|muxGenerico4x1:MuxOperacao
 65. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA19|muxGenerico2x1:InverterOuNao
 66. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA19|muxGenerico4x1:MuxOperacao
 67. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA20|muxGenerico2x1:InverterOuNao
 68. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA20|muxGenerico4x1:MuxOperacao
 69. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA21|muxGenerico2x1:InverterOuNao
 70. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA21|muxGenerico4x1:MuxOperacao
 71. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA22|muxGenerico2x1:InverterOuNao
 72. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA22|muxGenerico4x1:MuxOperacao
 73. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA23|muxGenerico2x1:InverterOuNao
 74. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA23|muxGenerico4x1:MuxOperacao
 75. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA24|muxGenerico2x1:InverterOuNao
 76. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA24|muxGenerico4x1:MuxOperacao
 77. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA25|muxGenerico2x1:InverterOuNao
 78. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA25|muxGenerico4x1:MuxOperacao
 79. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA26|muxGenerico2x1:InverterOuNao
 80. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA26|muxGenerico4x1:MuxOperacao
 81. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA27|muxGenerico2x1:InverterOuNao
 82. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA27|muxGenerico4x1:MuxOperacao
 83. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA28|muxGenerico2x1:InverterOuNao
 84. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA28|muxGenerico4x1:MuxOperacao
 85. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA29|muxGenerico2x1:InverterOuNao
 86. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA29|muxGenerico4x1:MuxOperacao
 87. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA30|muxGenerico2x1:InverterOuNao
 88. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA30|muxGenerico4x1:MuxOperacao
 89. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA31|muxGenerico2x1:InverterOuNao
 90. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA31|muxGenerico4x1:MuxOperacao
 91. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA32bit:ULA32|muxGenerico2x1:InverterOuNao
 92. Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA32bit:ULA32|muxGenerico4x1:MuxOperacao
 93. Parameter Settings for User Entity Instance: muxGenerico2x1:MUXULA_BEQBNE
 94. Parameter Settings for User Entity Instance: muxGenerico2x1:MUXBEQ
 95. Parameter Settings for User Entity Instance: muxGenerico4x1:MUX_ULA_MEM
 96. Parameter Settings for User Entity Instance: memoriaRAM:RAM1
 97. Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_ULA_PC
 98. Parameter Settings for User Entity Instance: logica_7Seg:HEX_0
 99. Parameter Settings for User Entity Instance: logica_7Seg:HEX_1
100. Parameter Settings for User Entity Instance: logica_7Seg:HEX_2
101. Parameter Settings for User Entity Instance: logica_7Seg:HEX_3
102. Parameter Settings for User Entity Instance: logica_7Seg:HEX_4
103. Parameter Settings for User Entity Instance: logica_7Seg:HEX_5
104. Parameter Settings for User Entity Instance: debugMonitor:monitor
105. Parameter Settings for User Entity Instance: debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0
106. Parameter Settings for User Entity Instance: debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl
107. Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"
108. Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0"
109. Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0"
110. Port Connectivity Checks: "debugMonitor:monitor"
111. Port Connectivity Checks: "logica_7Seg:HEX_0|conversorHex7Seg:HEX"
112. Port Connectivity Checks: "muxGenerico4x1:MUX_ULA_MEM"
113. Port Connectivity Checks: "ULASomaSub:ULA1|ULA32bit:ULA32"
114. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA31"
115. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA30"
116. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA29"
117. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA28"
118. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA27"
119. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA26"
120. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA25"
121. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA24"
122. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA23"
123. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA22"
124. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA21"
125. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA20"
126. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA19"
127. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA18"
128. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA17"
129. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA16"
130. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA15"
131. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA14"
132. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA13"
133. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA12"
134. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA11"
135. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA10"
136. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA9"
137. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA8"
138. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA7"
139. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA6"
140. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA5"
141. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA4"
142. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA3"
143. Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA2"
144. Port Connectivity Checks: "muxGenerico4x1:MUX_RD_RT"
145. Port Connectivity Checks: "muxGenerico2x1:MUX_ORI_ANDI_IMEDIATO"
146. Port Connectivity Checks: "registradorGenerico:PC_REG"
147. Port Connectivity Checks: "muxGenerico2x1:MUX_NEXT_PC_BEQ_JMP"
148. Post-Synthesis Netlist Statistics for Top Partition
149. Elapsed Time Per Partition
150. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 27 16:21:42 2022       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; projetoMIPS                                 ;
; Top-level Entity Name           ; projetoMIPS                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3025                                        ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; projetoMIPS        ; projetoMIPS        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------+
; File Name with User-Entered Path                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                         ; Library            ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------+
; ULASomaSub.vhd                                                                              ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd                                                     ;                    ;
; ULA32bit.vhd                                                                                ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/ULA32bit.vhd                                                       ;                    ;
; ULA1a31bit.vhd                                                                              ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd                                                     ;                    ;
; somadorGenerico1bit.vhd                                                                     ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico1bit.vhd                                            ;                    ;
; somadorGenerico.vhd                                                                         ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico.vhd                                                ;                    ;
; somaConstante.vhd                                                                           ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/somaConstante.vhd                                                  ;                    ;
; shiftSinal.vhd                                                                              ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/shiftSinal.vhd                                                     ;                    ;
; registradorGenerico.vhd                                                                     ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/registradorGenerico.vhd                                            ;                    ;
; muxGenerico4x1.vhd                                                                          ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico4x1.vhd                                                 ;                    ;
; muxGenerico2x1.vhd                                                                          ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico2x1.vhd                                                 ;                    ;
; memoriaROM.vhd                                                                              ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd                                                     ;                    ;
; memoriaRAM.vhd                                                                              ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd                                                     ;                    ;
; logica_7Seg.vhd                                                                             ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/logica_7Seg.vhd                                                    ;                    ;
; edgeDetector.vhd                                                                            ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/edgeDetector.vhd                                                   ;                    ;
; DecoderOpcode.vhd                                                                           ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderOpcode.vhd                                                  ;                    ;
; DecoderFunct.vhd                                                                            ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderFunct.vhd                                                   ;                    ;
; Decoder.vhd                                                                                 ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/Decoder.vhd                                                        ;                    ;
; debugMonitor.vhd                                                                            ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/debugMonitor.vhd                                                   ;                    ;
; conversorHex7Seg.vhd                                                                        ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/conversorHex7Seg.vhd                                               ;                    ;
; bancoReg.vhd                                                                                ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/bancoReg.vhd                                                       ;                    ;
; projetoMIPS.vhdl                                                                            ; yes             ; User VHDL File                               ; C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl                                                   ;                    ;
; c:/descomp/aulas_pos_p1/projeto-2/db/ip/probessourcesdebug/probessourcesdebug.v             ; yes             ; Auto-Found Verilog HDL File                  ; c:/descomp/aulas_pos_p1/projeto-2/db/ip/probessourcesdebug/probessourcesdebug.v                      ; probesSourcesDebug ;
; c:/descomp/aulas_pos_p1/projeto-2/db/ip/probessourcesdebug/submodules/altsource_probe_top.v ; yes             ; Auto-Found Verilog HDL File                  ; c:/descomp/aulas_pos_p1/projeto-2/db/ip/probessourcesdebug/submodules/altsource_probe_top.v          ; probesSourcesDebug ;
; altsource_probe.v                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v                             ;                    ;
; sld_jtag_endpoint_adapter.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                 ;                    ;
; sld_jtag_endpoint_adapter_impl.sv                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv             ;                    ;
; altsource_probe_body.vhd                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd                      ;                    ;
; sld_rom_sr.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                ;                    ;
; sld_hub.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_hub.vhd                                   ; altera_sld         ;
; db/ip/slda00c2e34/alt_sld_fab.v                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/alt_sld_fab.v                                    ; alt_sld_fab        ;
; db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab        ;
; db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab        ;
; db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab        ;
; db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab        ;
; db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab        ;
; sld_jtag_hub.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                              ;                    ;
+---------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                           ;
+---------------------------------------------+-----------------------------------------+
; Resource                                    ; Usage                                   ;
+---------------------------------------------+-----------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2222                                    ;
;                                             ;                                         ;
; Combinational ALUT usage for logic          ; 1941                                    ;
;     -- 7 input functions                    ; 77                                      ;
;     -- 6 input functions                    ; 1007                                    ;
;     -- 5 input functions                    ; 133                                     ;
;     -- 4 input functions                    ; 281                                     ;
;     -- <=3 input functions                  ; 443                                     ;
;                                             ;                                         ;
; Dedicated logic registers                   ; 3025                                    ;
;                                             ;                                         ;
; I/O pins                                    ; 68                                      ;
;                                             ;                                         ;
; Total DSP Blocks                            ; 0                                       ;
;                                             ;                                         ;
; Maximum fan-out node                        ; edgeDetector:\gravar:detectorSub0|saida ;
; Maximum fan-out                             ; 2426                                    ;
; Total fan-out                               ; 20311                                   ;
; Average fan-out                             ; 3.97                                    ;
+---------------------------------------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                     ; Entity Name                       ; Library Name       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------+
; |projetoMIPS                                                                                                                            ; 1941 (6)            ; 3025 (0)                  ; 0                 ; 0          ; 68   ; 0            ; |projetoMIPS                                                                                                                                                                                                                                                                                                                                            ; projetoMIPS                       ; work               ;
;    |Decoder:decoderInstru1|                                                                                                             ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|Decoder:decoderInstru1                                                                                                                                                                                                                                                                                                                     ; Decoder                           ; work               ;
;    |ULASomaSub:ULA1|                                                                                                                    ; 167 (9)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1                                                                                                                                                                                                                                                                                                                            ; ULASomaSub                        ; work               ;
;       |ULA1a31bit:ULA10|                                                                                                                ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA10                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA10|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA10|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA11|                                                                                                                ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA11                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA11|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA11|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA11|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA12|                                                                                                                ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA12                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA12|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA12|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA12|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA13|                                                                                                                ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA13                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA13|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA13|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;       |ULA1a31bit:ULA14|                                                                                                                ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA14                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA14|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA14|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA14|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA15|                                                                                                                ; 8 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA15                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA15|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA15|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA15|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA16|                                                                                                                ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA16                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA16|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA16|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;       |ULA1a31bit:ULA17|                                                                                                                ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA17                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA17|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA17|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA17|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA18|                                                                                                                ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA18                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA18|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA18|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA18|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA19|                                                                                                                ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA19                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA19|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA19|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA19|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA1|                                                                                                                 ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA1                                                                                                                                                                                                                                                                                                            ; ULA1a31bit                        ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA1|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                 ; muxGenerico4x1                    ; work               ;
;       |ULA1a31bit:ULA20|                                                                                                                ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA20                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA20|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA20|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA21|                                                                                                                ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA21                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA21|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA21|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA21|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA22|                                                                                                                ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA22                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA22|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA22|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA22|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA23|                                                                                                                ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA23                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA23|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA23|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA23|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA24|                                                                                                                ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA24                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA24|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA24|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA24|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA25|                                                                                                                ; 6 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA25                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA25|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA25|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA26|                                                                                                                ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA26                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA26|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA26|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;       |ULA1a31bit:ULA27|                                                                                                                ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA27                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA27|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA27|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA27|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA28|                                                                                                                ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA28                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA28|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA28|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA28|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA29|                                                                                                                ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA29                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA29|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA29|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA29|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA2|                                                                                                                 ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA2                                                                                                                                                                                                                                                                                                            ; ULA1a31bit                        ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA2|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                 ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA2|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA30|                                                                                                                ; 6 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA30                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA30|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA30|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                               ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA31|                                                                                                                ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA31                                                                                                                                                                                                                                                                                                           ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA31|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                              ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA31|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                ; muxGenerico4x1                    ; work               ;
;       |ULA1a31bit:ULA3|                                                                                                                 ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA3                                                                                                                                                                                                                                                                                                            ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA3|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                               ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA3|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                 ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA3|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA4|                                                                                                                 ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA4                                                                                                                                                                                                                                                                                                            ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA4|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                               ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA4|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                 ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA4|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA5|                                                                                                                 ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA5                                                                                                                                                                                                                                                                                                            ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA5|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                               ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA5|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                 ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA5|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA6|                                                                                                                 ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA6                                                                                                                                                                                                                                                                                                            ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA6|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                               ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA6|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                 ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA6|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA7|                                                                                                                 ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA7                                                                                                                                                                                                                                                                                                            ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA7|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                               ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA7|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                 ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA7|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA8|                                                                                                                 ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA8                                                                                                                                                                                                                                                                                                            ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA8|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                               ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA8|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                 ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA8|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                ; somadorGenerico1bit               ; work               ;
;       |ULA1a31bit:ULA9|                                                                                                                 ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA9                                                                                                                                                                                                                                                                                                            ; ULA1a31bit                        ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA9|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                               ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA9|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                 ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA9|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                ; somadorGenerico1bit               ; work               ;
;       |ULA32bit:ULA32|                                                                                                                  ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA32bit:ULA32                                                                                                                                                                                                                                                                                                             ; ULA32bit                          ; work               ;
;          |muxGenerico2x1:InverterOuNao|                                                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA32bit:ULA32|muxGenerico2x1:InverterOuNao                                                                                                                                                                                                                                                                                ; muxGenerico2x1                    ; work               ;
;          |muxGenerico4x1:MuxOperacao|                                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA32bit:ULA32|muxGenerico4x1:MuxOperacao                                                                                                                                                                                                                                                                                  ; muxGenerico4x1                    ; work               ;
;          |somadorGenerico1bit:Somador|                                                                                                  ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|ULASomaSub:ULA1|ULA32bit:ULA32|somadorGenerico1bit:Somador                                                                                                                                                                                                                                                                                 ; somadorGenerico1bit               ; work               ;
;    |bancoReg:BANCO_REG|                                                                                                                 ; 501 (501)           ; 346 (346)                 ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|bancoReg:BANCO_REG                                                                                                                                                                                                                                                                                                                         ; bancoReg                          ; work               ;
;    |debugMonitor:monitor|                                                                                                               ; 18 (0)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|debugMonitor:monitor                                                                                                                                                                                                                                                                                                                       ; debugMonitor                      ; work               ;
;       |probesSourcesDebug:probe0|                                                                                                       ; 18 (0)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0                                                                                                                                                                                                                                                                                             ; probesSourcesDebug                ; probesSourcesDebug ;
;          |altsource_probe_top:in_system_sources_probes_0|                                                                               ; 18 (0)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0                                                                                                                                                                                                                                              ; altsource_probe_top               ; probesSourcesDebug ;
;             |altsource_probe:issp_impl|                                                                                                 ; 18 (0)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl                                                                                                                                                                                                                    ; altsource_probe                   ; work               ;
;                |altsource_probe_body:altsource_probe_body_inst|                                                                         ; 18 (3)              ; 520 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                     ; altsource_probe_body              ; work               ;
;                   |altsource_probe_impl:\wider_probe_gen:wider_probe_inst|                                                              ; 15 (6)              ; 520 (513)                 ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst                                                                                                              ; altsource_probe_impl              ; work               ;
;                      |sld_rom_sr:\no_instance_id_gen:rom_info_inst|                                                                     ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst                                                                 ; sld_rom_sr                        ; work               ;
;    |edgeDetector:\gravar:detectorSub0|                                                                                                  ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|edgeDetector:\gravar:detectorSub0                                                                                                                                                                                                                                                                                                          ; edgeDetector                      ; work               ;
;    |logica_7Seg:HEX_0|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|logica_7Seg:HEX_0                                                                                                                                                                                                                                                                                                                          ; logica_7Seg                       ; work               ;
;       |conversorHex7Seg:HEX|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|logica_7Seg:HEX_0|conversorHex7Seg:HEX                                                                                                                                                                                                                                                                                                     ; conversorHex7Seg                  ; work               ;
;    |logica_7Seg:HEX_1|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|logica_7Seg:HEX_1                                                                                                                                                                                                                                                                                                                          ; logica_7Seg                       ; work               ;
;       |conversorHex7Seg:HEX|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|logica_7Seg:HEX_1|conversorHex7Seg:HEX                                                                                                                                                                                                                                                                                                     ; conversorHex7Seg                  ; work               ;
;    |logica_7Seg:HEX_2|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|logica_7Seg:HEX_2                                                                                                                                                                                                                                                                                                                          ; logica_7Seg                       ; work               ;
;       |conversorHex7Seg:HEX|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|logica_7Seg:HEX_2|conversorHex7Seg:HEX                                                                                                                                                                                                                                                                                                     ; conversorHex7Seg                  ; work               ;
;    |logica_7Seg:HEX_3|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|logica_7Seg:HEX_3                                                                                                                                                                                                                                                                                                                          ; logica_7Seg                       ; work               ;
;       |conversorHex7Seg:HEX|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|logica_7Seg:HEX_3|conversorHex7Seg:HEX                                                                                                                                                                                                                                                                                                     ; conversorHex7Seg                  ; work               ;
;    |logica_7Seg:HEX_4|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|logica_7Seg:HEX_4                                                                                                                                                                                                                                                                                                                          ; logica_7Seg                       ; work               ;
;       |conversorHex7Seg:HEX|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|logica_7Seg:HEX_4|conversorHex7Seg:HEX                                                                                                                                                                                                                                                                                                     ; conversorHex7Seg                  ; work               ;
;    |logica_7Seg:HEX_5|                                                                                                                  ; 7 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|logica_7Seg:HEX_5                                                                                                                                                                                                                                                                                                                          ; logica_7Seg                       ; work               ;
;       |conversorHex7Seg:HEX|                                                                                                            ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|logica_7Seg:HEX_5|conversorHex7Seg:HEX                                                                                                                                                                                                                                                                                                     ; conversorHex7Seg                  ; work               ;
;    |memoriaRAM:RAM1|                                                                                                                    ; 800 (800)           ; 2048 (2048)               ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|memoriaRAM:RAM1                                                                                                                                                                                                                                                                                                                            ; memoriaRAM                        ; work               ;
;    |memoriaROM:ROM1|                                                                                                                    ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|memoriaROM:ROM1                                                                                                                                                                                                                                                                                                                            ; memoriaROM                        ; work               ;
;    |muxGenerico2x1:MUXBEQ|                                                                                                              ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|muxGenerico2x1:MUXBEQ                                                                                                                                                                                                                                                                                                                      ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_FUNCT_OPCODE|                                                                                                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|muxGenerico2x1:MUX_FUNCT_OPCODE                                                                                                                                                                                                                                                                                                            ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_JR|                                                                                                              ; 61 (61)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|muxGenerico2x1:MUX_JR                                                                                                                                                                                                                                                                                                                      ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_ORI_ANDI_IMEDIATO|                                                                                               ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|muxGenerico2x1:MUX_ORI_ANDI_IMEDIATO                                                                                                                                                                                                                                                                                                       ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_RT_IMEDIATO|                                                                                                     ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|muxGenerico2x1:MUX_RT_IMEDIATO                                                                                                                                                                                                                                                                                                             ; muxGenerico2x1                    ; work               ;
;    |muxGenerico2x1:MUX_ULA_PC|                                                                                                          ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|muxGenerico2x1:MUX_ULA_PC                                                                                                                                                                                                                                                                                                                  ; muxGenerico2x1                    ; work               ;
;    |muxGenerico4x1:MUX_RD_RT|                                                                                                           ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|muxGenerico4x1:MUX_RD_RT                                                                                                                                                                                                                                                                                                                   ; muxGenerico4x1                    ; work               ;
;    |muxGenerico4x1:MUX_ULA_MEM|                                                                                                         ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|muxGenerico4x1:MUX_ULA_MEM                                                                                                                                                                                                                                                                                                                 ; muxGenerico4x1                    ; work               ;
;    |registradorGenerico:PC_REG|                                                                                                         ; 0 (0)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|registradorGenerico:PC_REG                                                                                                                                                                                                                                                                                                                 ; registradorGenerico               ; work               ;
;    |sld_hub:auto_hub|                                                                                                                   ; 97 (1)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld         ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 96 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld         ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 96 (0)              ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab        ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 96 (1)              ; 78 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab        ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 95 (0)              ; 73 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab        ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 95 (60)             ; 73 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work               ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work               ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld         ;
;    |somaConstante:Somador1|                                                                                                             ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|somaConstante:Somador1                                                                                                                                                                                                                                                                                                                     ; somaConstante                     ; work               ;
;    |somadorGenerico:Somador2|                                                                                                           ; 30 (30)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |projetoMIPS|somadorGenerico:Somador2                                                                                                                                                                                                                                                                                                                   ; somadorGenerico                   ; work               ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                  ; IP Include File                                           ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |projetoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |projetoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |projetoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |projetoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                           ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |projetoMIPS|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                           ;
; N/A    ; altera_in_system_sources_probes ; 20.1    ; N/A          ; N/A          ; |projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0                                                                                                                                                                                                                      ; C:/DesComp/Aulas_pos_P1/Projeto-2/probesSourcesDebug.qsys ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                    ;
+-----------------------------------------+---------------------------------------------+
; Register name                           ; Reason for Removal                          ;
+-----------------------------------------+---------------------------------------------+
; bancoReg:BANCO_REG|registrador~935      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~999      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~934      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~998      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~936      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1000     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~937      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1001     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~938      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1002     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~939      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1003     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~940      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1004     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~941      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1005     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~942      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1006     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~943      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1007     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~944      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1008     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~945      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1009     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~946      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1010     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~947      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1011     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~948      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1012     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~949      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1013     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~950      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1014     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~951      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1015     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~952      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1016     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~953      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1017     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~954      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1018     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~955      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1019     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~956      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1020     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~957      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1021     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~958      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1022     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~959      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1023     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~960      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1024     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~961      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1025     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~962      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1026     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~963      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1027     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~964      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1028     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~965      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~1029     ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~807      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~871      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~806      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~870      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~808      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~872      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~809      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~873      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~810      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~874      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~811      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~875      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~812      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~876      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~813      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~877      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~814      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~878      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~815      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~879      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~816      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~880      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~817      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~881      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~818      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~882      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~819      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~883      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~820      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~884      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~821      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~885      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~822      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~886      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~823      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~887      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~824      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~888      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~825      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~889      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~826      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~890      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~827      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~891      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~828      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~892      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~829      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~893      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~830      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~894      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~831      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~895      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~832      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~896      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~833      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~897      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~834      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~898      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~835      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~899      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~836      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~900      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~837      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~901      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~971      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~843      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~976      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~848      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~977      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~849      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~978      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~850      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~979      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~851      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~980      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~852      ; Lost fanout                                 ;
; bancoReg:BANCO_REG|registrador~711      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~775      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~679      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~743      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~967      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~710      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~774      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~678      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~742      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~966      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~712      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~776      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~680      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~744      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~968      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~713      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~777      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~681      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~745      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~969      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~714      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~778      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~682      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~746      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~970      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~715      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~779      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~683      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~747      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~716      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~780      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~684      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~748      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~972      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~717      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~781      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~685      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~749      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~973      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~718      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~782      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~686      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~750      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~974      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~719      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~783      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~687      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~751      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~975      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~720      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~784      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~688      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~752      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~721      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~785      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~689      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~753      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~722      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~786      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~690      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~754      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~723      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~787      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~691      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~755      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~724      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~788      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~692      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~756      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~725      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~789      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~693      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~757      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~981      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~726      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~790      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~694      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~758      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~982      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~727      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~791      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~695      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~759      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~983      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~728      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~792      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~696      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~760      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~984      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~729      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~793      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~697      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~761      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~985      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~730      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~794      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~698      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~762      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~986      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~731      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~795      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~699      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~763      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~987      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~732      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~796      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~700      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~764      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~988      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~733      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~797      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~701      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~765      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~989      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~734      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~798      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~702      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~766      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~990      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~735      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~799      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~703      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~767      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~991      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~736      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~800      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~704      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~768      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~992      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~737      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~801      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~705      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~769      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~993      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~738      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~802      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~706      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~770      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~994      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~739      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~803      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~707      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~771      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~995      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~740      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~804      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~708      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~772      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~996      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~741      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~805      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~709      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~773      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~997      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~583      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~647      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~551      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~615      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~582      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~646      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~550      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~614      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~584      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~648      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~552      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~616      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~585      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~649      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~553      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~617      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~586      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~650      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~554      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~618      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~587      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~651      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~555      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~619      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~588      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~652      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~556      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~620      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~589      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~653      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~557      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~621      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~590      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~654      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~558      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~622      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~591      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~655      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~559      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~623      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~592      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~656      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~560      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~624      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~593      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~657      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~561      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~625      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~594      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~658      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~562      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~626      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~595      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~659      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~563      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~627      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~596      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~660      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~564      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~628      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~597      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~661      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~565      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~629      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~598      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~662      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~566      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~630      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~599      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~663      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~567      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~631      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~600      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~664      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~568      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~632      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~601      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~665      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~569      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~633      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~602      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~666      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~570      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~634      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~603      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~667      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~571      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~635      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~604      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~668      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~572      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~636      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~605      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~669      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~573      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~637      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~606      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~670      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~574      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~638      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~607      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~671      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~575      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~639      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~608      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~672      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~576      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~640      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~609      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~673      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~577      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~641      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~610      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~674      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~578      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~642      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~611      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~675      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~579      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~643      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~612      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~676      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~580      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~644      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~613      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~677      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~581      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~645      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~39       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~71       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~167      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~199      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~103      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~135      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~231      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~263      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~38       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~102      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~166      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~230      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~70       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~134      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~198      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~262      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~40       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~104      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~168      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~232      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~72       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~136      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~200      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~264      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~41       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~73       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~169      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~201      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~105      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~137      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~233      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~265      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~42       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~106      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~170      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~234      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~74       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~138      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~202      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~266      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~43       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~75       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~171      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~203      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~107      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~139      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~235      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~267      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~44       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~108      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~172      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~236      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~76       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~140      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~204      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~268      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~45       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~77       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~173      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~205      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~109      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~141      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~237      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~269      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~46       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~110      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~174      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~238      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~78       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~142      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~206      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~270      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~47       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~79       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~175      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~207      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~111      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~143      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~239      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~271      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~48       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~112      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~176      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~240      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~80       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~144      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~208      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~272      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~49       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~81       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~177      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~209      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~113      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~145      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~241      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~273      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~50       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~114      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~178      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~242      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~82       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~146      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~210      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~274      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~51       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~83       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~179      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~211      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~115      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~147      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~243      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~275      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~52       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~116      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~180      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~244      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~84       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~148      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~212      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~276      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~53       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~85       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~181      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~213      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~117      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~149      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~245      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~277      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~54       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~118      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~182      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~246      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~86       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~150      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~214      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~278      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~55       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~87       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~183      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~215      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~119      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~151      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~247      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~279      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~56       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~120      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~184      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~248      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~88       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~152      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~216      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~280      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~57       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~89       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~185      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~217      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~121      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~153      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~249      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~281      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~58       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~122      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~186      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~250      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~90       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~154      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~218      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~282      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~59       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~91       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~187      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~219      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~123      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~155      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~251      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~283      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~60       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~124      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~188      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~252      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~92       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~156      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~220      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~284      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~61       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~93       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~189      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~221      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~125      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~157      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~253      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~285      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~62       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~126      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~190      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~254      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~94       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~158      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~222      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~286      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~63       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~95       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~191      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~223      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~127      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~159      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~255      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~287      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~64       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~128      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~192      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~256      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~96       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~160      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~224      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~288      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~65       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~97       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~193      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~225      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~129      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~161      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~257      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~289      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~66       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~130      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~194      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~258      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~98       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~162      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~226      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~290      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~67       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~99       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~195      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~227      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~131      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~163      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~259      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~291      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~68       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~132      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~196      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~260      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~100      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~164      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~228      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~292      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~69       ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~101      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~197      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~229      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~133      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~165      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~261      ; Stuck at GND due to stuck port clock_enable ;
; bancoReg:BANCO_REG|registrador~293      ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 678 ;                                             ;
+-----------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                    ;
+------------------------------------+--------------------------------+--------------------------------------------------------------------------+
; Register name                      ; Reason for Removal             ; Registers Removed due to This Register                                   ;
+------------------------------------+--------------------------------+--------------------------------------------------------------------------+
; bancoReg:BANCO_REG|registrador~934 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~936, bancoReg:BANCO_REG|registrador~1000, ;
;                                    ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~937, bancoReg:BANCO_REG|registrador~1001, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~939, bancoReg:BANCO_REG|registrador~1003, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~940, bancoReg:BANCO_REG|registrador~1004, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~942, bancoReg:BANCO_REG|registrador~1006, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~943, bancoReg:BANCO_REG|registrador~1007, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~945, bancoReg:BANCO_REG|registrador~1009, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~946, bancoReg:BANCO_REG|registrador~1010, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~948, bancoReg:BANCO_REG|registrador~1012, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~949, bancoReg:BANCO_REG|registrador~1013, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~951, bancoReg:BANCO_REG|registrador~1015, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~952, bancoReg:BANCO_REG|registrador~1016, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~954, bancoReg:BANCO_REG|registrador~1018, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~955, bancoReg:BANCO_REG|registrador~1019, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~957, bancoReg:BANCO_REG|registrador~1021, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~959, bancoReg:BANCO_REG|registrador~1023, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~961, bancoReg:BANCO_REG|registrador~1025, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~962, bancoReg:BANCO_REG|registrador~1026, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~964, bancoReg:BANCO_REG|registrador~1028, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~965, bancoReg:BANCO_REG|registrador~1029, ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~808, bancoReg:BANCO_REG|registrador~872,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~809, bancoReg:BANCO_REG|registrador~873,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~811, bancoReg:BANCO_REG|registrador~875,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~812, bancoReg:BANCO_REG|registrador~876,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~814, bancoReg:BANCO_REG|registrador~878,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~815, bancoReg:BANCO_REG|registrador~879,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~817, bancoReg:BANCO_REG|registrador~881,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~818, bancoReg:BANCO_REG|registrador~882,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~820, bancoReg:BANCO_REG|registrador~884,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~821, bancoReg:BANCO_REG|registrador~885,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~823, bancoReg:BANCO_REG|registrador~887,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~824, bancoReg:BANCO_REG|registrador~888,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~826, bancoReg:BANCO_REG|registrador~890,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~827, bancoReg:BANCO_REG|registrador~891,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~829, bancoReg:BANCO_REG|registrador~893,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~831, bancoReg:BANCO_REG|registrador~895,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~833, bancoReg:BANCO_REG|registrador~897,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~834, bancoReg:BANCO_REG|registrador~898,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~836, bancoReg:BANCO_REG|registrador~900,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~837, bancoReg:BANCO_REG|registrador~901,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~971, bancoReg:BANCO_REG|registrador~843,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~977, bancoReg:BANCO_REG|registrador~849,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~978, bancoReg:BANCO_REG|registrador~850,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~980, bancoReg:BANCO_REG|registrador~852,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~712, bancoReg:BANCO_REG|registrador~776,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~680, bancoReg:BANCO_REG|registrador~744,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~968, bancoReg:BANCO_REG|registrador~713,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~777, bancoReg:BANCO_REG|registrador~681,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~745, bancoReg:BANCO_REG|registrador~969,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~715, bancoReg:BANCO_REG|registrador~779,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~683, bancoReg:BANCO_REG|registrador~747,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~716, bancoReg:BANCO_REG|registrador~780,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~684, bancoReg:BANCO_REG|registrador~748,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~972, bancoReg:BANCO_REG|registrador~718,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~782, bancoReg:BANCO_REG|registrador~686,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~750, bancoReg:BANCO_REG|registrador~974,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~719, bancoReg:BANCO_REG|registrador~783,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~687, bancoReg:BANCO_REG|registrador~751,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~975, bancoReg:BANCO_REG|registrador~721,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~785, bancoReg:BANCO_REG|registrador~689,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~753, bancoReg:BANCO_REG|registrador~722,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~786, bancoReg:BANCO_REG|registrador~690,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~754, bancoReg:BANCO_REG|registrador~724,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~788, bancoReg:BANCO_REG|registrador~692,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~756, bancoReg:BANCO_REG|registrador~725,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~789, bancoReg:BANCO_REG|registrador~693,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~757, bancoReg:BANCO_REG|registrador~981,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~727, bancoReg:BANCO_REG|registrador~791,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~695, bancoReg:BANCO_REG|registrador~759,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~983, bancoReg:BANCO_REG|registrador~728,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~792, bancoReg:BANCO_REG|registrador~696,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~760, bancoReg:BANCO_REG|registrador~984,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~730, bancoReg:BANCO_REG|registrador~794,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~698, bancoReg:BANCO_REG|registrador~762,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~986, bancoReg:BANCO_REG|registrador~731,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~795, bancoReg:BANCO_REG|registrador~699,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~763, bancoReg:BANCO_REG|registrador~987,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~733, bancoReg:BANCO_REG|registrador~797,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~701, bancoReg:BANCO_REG|registrador~765,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~989, bancoReg:BANCO_REG|registrador~735,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~799, bancoReg:BANCO_REG|registrador~703,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~767, bancoReg:BANCO_REG|registrador~991,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~737, bancoReg:BANCO_REG|registrador~801,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~705, bancoReg:BANCO_REG|registrador~769,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~993, bancoReg:BANCO_REG|registrador~738,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~802, bancoReg:BANCO_REG|registrador~706,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~770, bancoReg:BANCO_REG|registrador~994,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~740, bancoReg:BANCO_REG|registrador~804,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~708, bancoReg:BANCO_REG|registrador~772,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~996, bancoReg:BANCO_REG|registrador~741,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~805, bancoReg:BANCO_REG|registrador~709,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~773, bancoReg:BANCO_REG|registrador~997,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~584, bancoReg:BANCO_REG|registrador~648,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~552, bancoReg:BANCO_REG|registrador~616,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~585, bancoReg:BANCO_REG|registrador~649,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~553, bancoReg:BANCO_REG|registrador~617,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~587, bancoReg:BANCO_REG|registrador~651,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~555, bancoReg:BANCO_REG|registrador~619,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~588, bancoReg:BANCO_REG|registrador~652,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~556, bancoReg:BANCO_REG|registrador~620,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~590, bancoReg:BANCO_REG|registrador~654,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~558, bancoReg:BANCO_REG|registrador~622,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~591, bancoReg:BANCO_REG|registrador~655,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~559, bancoReg:BANCO_REG|registrador~623,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~593, bancoReg:BANCO_REG|registrador~657,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~561, bancoReg:BANCO_REG|registrador~625,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~594, bancoReg:BANCO_REG|registrador~658,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~562, bancoReg:BANCO_REG|registrador~626,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~596, bancoReg:BANCO_REG|registrador~660,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~564, bancoReg:BANCO_REG|registrador~628,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~597, bancoReg:BANCO_REG|registrador~661,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~565, bancoReg:BANCO_REG|registrador~629,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~599, bancoReg:BANCO_REG|registrador~663,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~567, bancoReg:BANCO_REG|registrador~631,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~600, bancoReg:BANCO_REG|registrador~664,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~568, bancoReg:BANCO_REG|registrador~632,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~602, bancoReg:BANCO_REG|registrador~666,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~570, bancoReg:BANCO_REG|registrador~634,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~603, bancoReg:BANCO_REG|registrador~667,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~571, bancoReg:BANCO_REG|registrador~635,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~605, bancoReg:BANCO_REG|registrador~669,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~573, bancoReg:BANCO_REG|registrador~637,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~607, bancoReg:BANCO_REG|registrador~671,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~575, bancoReg:BANCO_REG|registrador~639,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~609, bancoReg:BANCO_REG|registrador~673,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~577, bancoReg:BANCO_REG|registrador~641,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~610, bancoReg:BANCO_REG|registrador~674,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~578, bancoReg:BANCO_REG|registrador~642,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~612, bancoReg:BANCO_REG|registrador~676,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~580, bancoReg:BANCO_REG|registrador~644,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~613, bancoReg:BANCO_REG|registrador~677,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~581, bancoReg:BANCO_REG|registrador~645,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~40, bancoReg:BANCO_REG|registrador~104,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~168, bancoReg:BANCO_REG|registrador~232,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~72, bancoReg:BANCO_REG|registrador~136,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~200, bancoReg:BANCO_REG|registrador~264,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~41, bancoReg:BANCO_REG|registrador~73,    ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~169, bancoReg:BANCO_REG|registrador~201,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~105, bancoReg:BANCO_REG|registrador~137,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~233, bancoReg:BANCO_REG|registrador~265,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~43, bancoReg:BANCO_REG|registrador~75,    ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~171, bancoReg:BANCO_REG|registrador~203,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~107, bancoReg:BANCO_REG|registrador~139,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~235, bancoReg:BANCO_REG|registrador~267,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~44, bancoReg:BANCO_REG|registrador~108,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~172, bancoReg:BANCO_REG|registrador~236,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~76, bancoReg:BANCO_REG|registrador~140,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~204, bancoReg:BANCO_REG|registrador~268,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~46, bancoReg:BANCO_REG|registrador~110,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~174, bancoReg:BANCO_REG|registrador~238,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~78, bancoReg:BANCO_REG|registrador~142,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~206, bancoReg:BANCO_REG|registrador~270,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~47, bancoReg:BANCO_REG|registrador~79,    ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~175, bancoReg:BANCO_REG|registrador~207,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~111, bancoReg:BANCO_REG|registrador~143,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~239, bancoReg:BANCO_REG|registrador~271,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~49, bancoReg:BANCO_REG|registrador~81,    ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~177, bancoReg:BANCO_REG|registrador~209,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~113, bancoReg:BANCO_REG|registrador~145,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~241, bancoReg:BANCO_REG|registrador~273,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~50, bancoReg:BANCO_REG|registrador~114,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~178, bancoReg:BANCO_REG|registrador~242,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~82, bancoReg:BANCO_REG|registrador~146,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~210, bancoReg:BANCO_REG|registrador~274,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~52, bancoReg:BANCO_REG|registrador~116,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~180, bancoReg:BANCO_REG|registrador~244,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~84, bancoReg:BANCO_REG|registrador~148,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~212, bancoReg:BANCO_REG|registrador~276,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~53, bancoReg:BANCO_REG|registrador~85,    ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~181, bancoReg:BANCO_REG|registrador~213,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~117, bancoReg:BANCO_REG|registrador~149,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~245, bancoReg:BANCO_REG|registrador~277,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~55, bancoReg:BANCO_REG|registrador~87,    ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~183, bancoReg:BANCO_REG|registrador~215,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~119, bancoReg:BANCO_REG|registrador~151,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~247, bancoReg:BANCO_REG|registrador~279,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~56, bancoReg:BANCO_REG|registrador~120,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~184, bancoReg:BANCO_REG|registrador~248,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~88, bancoReg:BANCO_REG|registrador~152,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~216, bancoReg:BANCO_REG|registrador~280,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~58, bancoReg:BANCO_REG|registrador~122,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~186, bancoReg:BANCO_REG|registrador~250,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~90, bancoReg:BANCO_REG|registrador~154,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~218, bancoReg:BANCO_REG|registrador~282,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~59, bancoReg:BANCO_REG|registrador~91,    ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~187, bancoReg:BANCO_REG|registrador~219,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~123, bancoReg:BANCO_REG|registrador~155,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~251, bancoReg:BANCO_REG|registrador~283,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~61, bancoReg:BANCO_REG|registrador~93,    ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~189, bancoReg:BANCO_REG|registrador~221,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~125, bancoReg:BANCO_REG|registrador~157,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~253, bancoReg:BANCO_REG|registrador~285,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~63, bancoReg:BANCO_REG|registrador~95,    ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~191, bancoReg:BANCO_REG|registrador~223,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~127, bancoReg:BANCO_REG|registrador~159,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~255, bancoReg:BANCO_REG|registrador~287,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~65, bancoReg:BANCO_REG|registrador~97,    ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~193, bancoReg:BANCO_REG|registrador~129,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~161, bancoReg:BANCO_REG|registrador~257,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~289, bancoReg:BANCO_REG|registrador~66,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~130, bancoReg:BANCO_REG|registrador~194,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~258, bancoReg:BANCO_REG|registrador~98,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~162, bancoReg:BANCO_REG|registrador~226,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~290, bancoReg:BANCO_REG|registrador~68,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~132, bancoReg:BANCO_REG|registrador~196,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~260, bancoReg:BANCO_REG|registrador~100,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~164, bancoReg:BANCO_REG|registrador~292,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~69, bancoReg:BANCO_REG|registrador~101,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~197, bancoReg:BANCO_REG|registrador~229,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~133, bancoReg:BANCO_REG|registrador~165,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~261, bancoReg:BANCO_REG|registrador~293   ;
; bancoReg:BANCO_REG|registrador~806 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~711, bancoReg:BANCO_REG|registrador~775,  ;
;                                    ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~679, bancoReg:BANCO_REG|registrador~743,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~967, bancoReg:BANCO_REG|registrador~583,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~647, bancoReg:BANCO_REG|registrador~551,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~615, bancoReg:BANCO_REG|registrador~39,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~71, bancoReg:BANCO_REG|registrador~167,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~103, bancoReg:BANCO_REG|registrador~135,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~231                                       ;
; bancoReg:BANCO_REG|registrador~739 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~582, bancoReg:BANCO_REG|registrador~646,  ;
;                                    ; due to stuck port clock_enable ; bancoReg:BANCO_REG|registrador~550, bancoReg:BANCO_REG|registrador~614,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~38, bancoReg:BANCO_REG|registrador~102,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~166, bancoReg:BANCO_REG|registrador~230,  ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~70, bancoReg:BANCO_REG|registrador~134,   ;
;                                    ;                                ; bancoReg:BANCO_REG|registrador~198, bancoReg:BANCO_REG|registrador~262   ;
; bancoReg:BANCO_REG|registrador~944 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~976, bancoReg:BANCO_REG|registrador~848   ;
;                                    ; due to stuck port clock_enable ;                                                                          ;
; bancoReg:BANCO_REG|registrador~947 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~979, bancoReg:BANCO_REG|registrador~851   ;
;                                    ; due to stuck port clock_enable ;                                                                          ;
; bancoReg:BANCO_REG|registrador~710 ; Stuck at GND                   ; bancoReg:BANCO_REG|registrador~225, bancoReg:BANCO_REG|registrador~228   ;
;                                    ; due to stuck port clock_enable ;                                                                          ;
+------------------------------------+--------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3025  ;
; Number of registers using Synchronous Clear  ; 517   ;
; Number of registers using Synchronous Load   ; 393   ;
; Number of registers using Asynchronous Clear ; 537   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2962  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|word_counter[0] ;
; 5:1                ; 119 bits  ; 357 LEs       ; 0 LEs                ; 357 LEs                ; Yes        ; |projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[475]                                               ;
; 5:1                ; 391 bits  ; 1173 LEs      ; 0 LEs                ; 1173 LEs               ; Yes        ; |projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|shift_reg[18]                                                ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |projetoMIPS|debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst|WORD_SR[0]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |projetoMIPS|muxGenerico2x1:MUX_JR|saida_MUX[0]                                                                                                                                                                                                                                                         ;
; 3:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |projetoMIPS|muxGenerico2x1:MUX_JR|saida_MUX[2]                                                                                                                                                                                                                                                         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |projetoMIPS|ULASomaSub:ULA1|ULA1a31bit:ULA6|muxGenerico4x1:MuxOperacao|MUX_OUT[0]                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |projetoMIPS|muxGenerico4x1:MUX_ULA_MEM|MUX_OUT[12]                                                                                                                                                                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |projetoMIPS|muxGenerico4x1:MUX_ULA_MEM|MUX_OUT[27]                                                                                                                                                                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |projetoMIPS|Decoder:decoderInstru1|OUTPUT[6]                                                                                                                                                                                                                                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |projetoMIPS|Decoder:decoderInstru1|OUTPUT[9]                                                                                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |projetoMIPS|Decoder:decoderInstru1|OUTPUT[8]                                                                                                                                                                                                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |projetoMIPS|Decoder:decoderInstru1|OUTPUT[12]                                                                                                                                                                                                                                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |projetoMIPS|muxGenerico2x1:MUX_FUNCT_OPCODE|saida_MUX[2]                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NOT_GATE_PUSH_BACK              ; OFF   ; -    ; -                                                                                                                                                                                                   ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; -                                                                                                                                                                                                   ;
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                                                   ;
; AUTO_CLOCK_ENABLE_RECOGNITION   ; OFF   ; -    ; hold_reg[0]                                                                                                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |projetoMIPS ;
+------------------+-------+--------------------------------------------------+
; Parameter Name   ; Value ; Type                                             ;
+------------------+-------+--------------------------------------------------+
; larguraDados     ; 32    ; Signed Integer                                   ;
; larguraEnderecos ; 32    ; Signed Integer                                   ;
; simulacao        ; false ; Enumerated                                       ;
+------------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_NEXT_PC_BEQ_JMP ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_JR ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; larguradados   ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registradorGenerico:PC_REG ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somaConstante:Somador1 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
; constante      ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoriaROM:ROM1 ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; datawidth       ; 32    ; Signed Integer                     ;
; addrwidth       ; 32    ; Signed Integer                     ;
; memoryaddrwidth ; 6     ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_FUNCT_OPCODE ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; larguradados   ; 3     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bancoReg:BANCO_REG ;
+---------------------+-------+-----------------------------------+
; Parameter Name      ; Value ; Type                              ;
+---------------------+-------+-----------------------------------+
; larguradados        ; 32    ; Signed Integer                    ;
; larguraendbancoregs ; 5     ; Signed Integer                    ;
+---------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_ORI_ANDI_IMEDIATO ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shiftSinal:ShiftSinal ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; larguradados   ; 32    ; Signed Integer                            ;
; deslocar       ; 2     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: somadorGenerico:Somador2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; larguradados   ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico4x1:MUX_RD_RT ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; larguradados   ; 5     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_RT_IMEDIATO ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; larguradados   ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA1|muxGenerico2x1:InverterOuNao ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA1|muxGenerico4x1:MuxOperacao ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA2|muxGenerico2x1:InverterOuNao ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA2|muxGenerico4x1:MuxOperacao ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA3|muxGenerico2x1:InverterOuNao ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA3|muxGenerico4x1:MuxOperacao ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA4|muxGenerico2x1:InverterOuNao ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA4|muxGenerico4x1:MuxOperacao ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA5|muxGenerico2x1:InverterOuNao ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA5|muxGenerico4x1:MuxOperacao ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA6|muxGenerico2x1:InverterOuNao ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA6|muxGenerico4x1:MuxOperacao ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA7|muxGenerico2x1:InverterOuNao ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA7|muxGenerico4x1:MuxOperacao ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA8|muxGenerico2x1:InverterOuNao ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA8|muxGenerico4x1:MuxOperacao ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA9|muxGenerico2x1:InverterOuNao ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA9|muxGenerico4x1:MuxOperacao ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA10|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA10|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA11|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA11|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA12|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA12|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA13|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA13|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA14|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA14|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA15|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA15|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA16|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA16|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA17|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA17|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA18|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA18|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA19|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA19|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA20|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA20|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA21|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA21|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA22|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA22|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA23|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA23|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA24|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA24|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA25|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA25|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA26|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA26|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA27|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA27|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA28|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA28|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA29|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA29|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA30|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA30|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA31|muxGenerico2x1:InverterOuNao ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA1a31bit:ULA31|muxGenerico4x1:MuxOperacao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA32bit:ULA32|muxGenerico2x1:InverterOuNao ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULASomaSub:ULA1|ULA32bit:ULA32|muxGenerico4x1:MuxOperacao ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUXULA_BEQBNE ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; larguradados   ; 1     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUXBEQ ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; larguradados   ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico4x1:MUX_ULA_MEM ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memoriaRAM:RAM1 ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; datawidth       ; 32    ; Signed Integer                     ;
; addrwidth       ; 32    ; Signed Integer                     ;
; memoryaddrwidth ; 6     ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: muxGenerico2x1:MUX_ULA_PC ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_7Seg:HEX_0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Signed Integer                        ;
; out_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_7Seg:HEX_1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Signed Integer                        ;
; out_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_7Seg:HEX_2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Signed Integer                        ;
; out_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_7Seg:HEX_3 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Signed Integer                        ;
; out_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_7Seg:HEX_4 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Signed Integer                        ;
; out_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logica_7Seg:HEX_5 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; in_width       ; 4     ; Signed Integer                        ;
; out_width      ; 7     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debugMonitor:monitor ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; data_width     ; 32    ; Signed Integer                           ;
; addr_width     ; 32    ; Signed Integer                           ;
; probe_wdth     ; 513   ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0 ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                           ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                         ;
; lpm_hint                ; UNUSED          ; String                                                                                         ;
; sld_auto_instance_index ; YES             ; String                                                                                         ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                 ;
; sld_node_info_parameter ; 4746752         ; Signed Integer                                                                                 ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                 ;
; instance_id             ;                 ; String                                                                                         ;
; probe_width             ; 511             ; Signed Integer                                                                                 ;
; source_width            ; 1               ; Signed Integer                                                                                 ;
; source_initial_value    ; 0               ; String                                                                                         ;
; enable_metastability    ; NO              ; String                                                                                         ;
+-------------------------+-----------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value           ; Type                                                                                                                     ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
; lpm_type                ; altsource_probe ; String                                                                                                                   ;
; lpm_hint                ; UNUSED          ; String                                                                                                                   ;
; sld_auto_instance_index ; YES             ; String                                                                                                                   ;
; sld_instance_index      ; 0               ; Signed Integer                                                                                                           ;
; SLD_NODE_INFO           ; 4746752         ; Signed Integer                                                                                                           ;
; sld_ir_width            ; 4               ; Signed Integer                                                                                                           ;
; instance_id             ;                 ; String                                                                                                                   ;
; probe_width             ; 511             ; Signed Integer                                                                                                           ;
; source_width            ; 1               ; Signed Integer                                                                                                           ;
; source_initial_value    ; 0               ; String                                                                                                                   ;
; enable_metastability    ; NO              ; String                                                                                                                   ;
+-------------------------+-----------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl"                                ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_e1dr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_cir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_uir  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_tlr  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_out          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; tdo             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0"                                                    ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                                      ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; source_ena ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; source_clk ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debugMonitor:monitor|probesSourcesDebug:probe0"                                                                    ;
+-------+-------+------------------+------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity         ; Details                                                                                                    ;
+-------+-------+------------------+------------------------------------------------------------------------------------------------------------+
; probe ; Input ; Critical Warning ; Can't connect array with 513 elements in array dimension 1 to port with 511 elements in the same dimension ;
+-------+-------+------------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debugMonitor:monitor"                                                                                  ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; muxproxpcentradab[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ulactrl[3]              ; Input  ; Info     ; Stuck at GND                                                                        ;
; clktcl                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "logica_7Seg:HEX_0|conversorHex7Seg:HEX" ;
+----------+-------+----------+--------------------------------------+
; Port     ; Type  ; Severity ; Details                              ;
+----------+-------+----------+--------------------------------------+
; apaga    ; Input ; Info     ; Stuck at GND                         ;
; negativo ; Input ; Info     ; Stuck at GND                         ;
; overflow ; Input ; Info     ; Stuck at GND                         ;
+----------+-------+----------+--------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "muxGenerico4x1:MUX_ULA_MEM" ;
+-----------+-------+----------+-------------------------+
; Port      ; Type  ; Severity ; Details                 ;
+-----------+-------+----------+-------------------------+
; e3[15..0] ; Input ; Info     ; Stuck at GND            ;
+-----------+-------+----------+-------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA32bit:ULA32" ;
+------+-------+----------+----------------------------------+
; Port ; Type  ; Severity ; Details                          ;
+------+-------+----------+----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                     ;
+------+-------+----------+----------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA31" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA30" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA29" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA28" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA27" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA26" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA25" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA24" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA23" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA22" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA21" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA20" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA19" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA18" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA17" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA16" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA15" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA14" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA13" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA12" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA11" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA10" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA9" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA8" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA7" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA6" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA5" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA4" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA3" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "ULASomaSub:ULA1|ULA1a31bit:ULA2" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; slt  ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "muxGenerico4x1:MUX_RD_RT" ;
+------+-------+----------+----------------------------+
; Port ; Type  ; Severity ; Details                    ;
+------+-------+----------+----------------------------+
; e2   ; Input ; Info     ; Stuck at VCC               ;
; e3   ; Input ; Info     ; Stuck at GND               ;
+------+-------+----------+----------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "muxGenerico2x1:MUX_ORI_ANDI_IMEDIATO" ;
+----------------------+-------+----------+------------------------+
; Port                 ; Type  ; Severity ; Details                ;
+----------------------+-------+----------+------------------------+
; entradab_mux[31..16] ; Input ; Info     ; Stuck at GND           ;
+----------------------+-------+----------+------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "registradorGenerico:PC_REG" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; enable ; Input ; Info     ; Stuck at VCC               ;
; rst    ; Input ; Info     ; Stuck at GND               ;
+--------+-------+----------+----------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "muxGenerico2x1:MUX_NEXT_PC_BEQ_JMP" ;
+--------------------+-------+----------+------------------------+
; Port               ; Type  ; Severity ; Details                ;
+--------------------+-------+----------+------------------------+
; entradab_mux[1..0] ; Input ; Info     ; Stuck at GND           ;
+--------------------+-------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2947                        ;
;     CLR               ; 1                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 2400                        ;
;     ENA CLR SCLR      ; 119                         ;
;     ENA CLR SCLR SLD  ; 391                         ;
;     ENA SLD           ; 1                           ;
;     plain             ; 34                          ;
; arriav_lcell_comb     ; 1843                        ;
;     arith             ; 60                          ;
;         1 data inputs ; 30                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 15                          ;
;         5 data inputs ; 14                          ;
;     extend            ; 77                          ;
;         7 data inputs ; 77                          ;
;     normal            ; 1706                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 289                         ;
;         3 data inputs ; 63                          ;
;         4 data inputs ; 251                         ;
;         5 data inputs ; 96                          ;
;         6 data inputs ; 992                         ;
; boundary_port         ; 89                          ;
;                       ;                             ;
; Max LUT depth         ; 19.00                       ;
; Average LUT depth     ; 7.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:11     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Nov 27 16:20:52 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projetoMIPS -c projetoMIPS
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "probesSourcesDebug.qsys"
Info (12250): 2022.11.27.16:21:05 Progress: Loading Projeto-2/probesSourcesDebug.qsys
Info (12250): 2022.11.27.16:21:06 Progress: Reading input file
Info (12250): 2022.11.27.16:21:06 Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 20.1]
Info (12250): 2022.11.27.16:21:06 Progress: Parameterizing module in_system_sources_probes_0
Info (12250): 2022.11.27.16:21:06 Progress: Building connections
Info (12250): 2022.11.27.16:21:06 Progress: Parameterizing connections
Info (12250): 2022.11.27.16:21:06 Progress: Validating
Info (12250): 2022.11.27.16:21:07 Progress: Done reading input file
Info (12250): ProbesSourcesDebug: Generating probesSourcesDebug "probesSourcesDebug" for QUARTUS_SYNTH
Info (12250): In_system_sources_probes_0: "probesSourcesDebug" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info (12250): ProbesSourcesDebug: Done "probesSourcesDebug" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "probesSourcesDebug.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file ulasomasub.vhd
    Info (12022): Found design unit 1: ULASomaSub-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd Line: 16
    Info (12023): Found entity 1: ULASomaSub File: C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula32bit.vhd
    Info (12022): Found design unit 1: ULA32bit-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/ULA32bit.vhd Line: 19
    Info (12023): Found entity 1: ULA32bit File: C:/DesComp/Aulas_pos_P1/Projeto-2/ULA32bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ula1a31bit.vhd
    Info (12022): Found design unit 1: ULA1a31bit-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd Line: 19
    Info (12023): Found entity 1: ULA1a31bit File: C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somadorgenerico1bit.vhd
    Info (12022): Found design unit 1: somadorGenerico1bit-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico1bit.vhd Line: 16
    Info (12023): Found entity 1: somadorGenerico1bit File: C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico1bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somadorgenerico.vhd
    Info (12022): Found design unit 1: somadorGenerico-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico.vhd Line: 15
    Info (12023): Found entity 1: somadorGenerico File: C:/DesComp/Aulas_pos_P1/Projeto-2/somadorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file somaconstante.vhd
    Info (12022): Found design unit 1: somaConstante-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/somaConstante.vhd Line: 16
    Info (12023): Found entity 1: somaConstante File: C:/DesComp/Aulas_pos_P1/Projeto-2/somaConstante.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shiftsinal.vhd
    Info (12022): Found design unit 1: shiftSinal-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/shiftSinal.vhd Line: 15
    Info (12023): Found entity 1: shiftSinal File: C:/DesComp/Aulas_pos_P1/Projeto-2/shiftSinal.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registradorgenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/registradorGenerico.vhd Line: 16
    Info (12023): Found entity 1: registradorGenerico File: C:/DesComp/Aulas_pos_P1/Projeto-2/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd
    Info (12022): Found design unit 1: muxGenerico4x1-arch_name File: C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico4x1.vhd Line: 13
    Info (12023): Found entity 1: muxGenerico4x1 File: C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico4x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd
    Info (12022): Found design unit 1: muxGenerico2x1-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico2x1.vhd Line: 14
    Info (12023): Found entity 1: muxGenerico2x1 File: C:/DesComp/Aulas_pos_P1/Projeto-2/muxGenerico2x1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memoriarom.vhd
    Info (12022): Found design unit 1: memoriaROM-assincrona File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd Line: 16
    Info (12023): Found entity 1: memoriaROM File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriaram.vhd
    Info (12022): Found design unit 1: memoriaRAM-assincrona File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 19
    Info (12023): Found entity 1: memoriaRAM File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file logica_7seg.vhd
    Info (12022): Found design unit 1: logica_7Seg-arch_name File: C:/DesComp/Aulas_pos_P1/Projeto-2/logica_7Seg.vhd Line: 20
    Info (12023): Found entity 1: logica_7Seg File: C:/DesComp/Aulas_pos_P1/Projeto-2/logica_7Seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flipflopgenerico.vhd
    Info (12022): Found design unit 1: flipflopGenerico-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/flipflopGenerico.vhd Line: 13
    Info (12023): Found entity 1: flipflopGenerico File: C:/DesComp/Aulas_pos_P1/Projeto-2/flipflopGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file estendesinal.vhd
    Info (12022): Found design unit 1: estendeSinal-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/estendeSinal.vhd Line: 15
    Info (12023): Found entity 1: estendeSinal File: C:/DesComp/Aulas_pos_P1/Projeto-2/estendeSinal.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file edgedetector.vhd
    Info (12022): Found design unit 1: edgeDetector-bordaSubida File: C:/DesComp/Aulas_pos_P1/Projeto-2/edgeDetector.vhd Line: 10
    Info (12022): Found design unit 2: edgeDetector-bordaDescida File: C:/DesComp/Aulas_pos_P1/Projeto-2/edgeDetector.vhd Line: 23
    Info (12023): Found entity 1: edgeDetector File: C:/DesComp/Aulas_pos_P1/Projeto-2/edgeDetector.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file decoderopcode.vhd
    Info (12022): Found design unit 1: DecoderOpcode-arch_name File: C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderOpcode.vhd Line: 12
    Info (12023): Found entity 1: DecoderOpcode File: C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderOpcode.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoderfunct.vhd
    Info (12022): Found design unit 1: DecoderFunct-arch_name File: C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderFunct.vhd Line: 13
    Info (12023): Found entity 1: DecoderFunct File: C:/DesComp/Aulas_pos_P1/Projeto-2/DecoderFunct.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: Decoder-arch_name File: C:/DesComp/Aulas_pos_P1/Projeto-2/Decoder.vhd Line: 14
    Info (12023): Found entity 1: Decoder File: C:/DesComp/Aulas_pos_P1/Projeto-2/Decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file debugmonitor.vhd
    Info (12022): Found design unit 1: debugMonitor-arch_name File: C:/DesComp/Aulas_pos_P1/Projeto-2/debugMonitor.vhd Line: 40
    Info (12023): Found entity 1: debugMonitor File: C:/DesComp/Aulas_pos_P1/Projeto-2/debugMonitor.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: C:/DesComp/Aulas_pos_P1/Projeto-2/conversorHex7Seg.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controleula.vhd
    Info (12022): Found design unit 1: ControleULA-arch_name File: C:/DesComp/Aulas_pos_P1/Projeto-2/ControleULA.vhd Line: 15
    Info (12023): Found entity 1: ControleULA File: C:/DesComp/Aulas_pos_P1/Projeto-2/ControleULA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file bancoreg.vhd
    Info (12022): Found design unit 1: bancoReg-comportamento File: C:/DesComp/Aulas_pos_P1/Projeto-2/bancoReg.vhd Line: 28
    Info (12023): Found entity 1: bancoReg File: C:/DesComp/Aulas_pos_P1/Projeto-2/bancoReg.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file projetomips.vhdl
    Info (12022): Found design unit 1: projetoMIPS-arquitetura File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 53
    Info (12023): Found entity 1: projetoMIPS File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/probessourcesdebug/probessourcesdebug.v
    Info (12023): Found entity 1: probesSourcesDebug File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/probessourcesdebug.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/probessourcesdebug/submodules/altsource_probe_top.v
    Info (12023): Found entity 1: altsource_probe_top File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/submodules/altsource_probe_top.v Line: 14
Info (12127): Elaborating entity "projetoMIPS" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[9..8]" at projetoMIPS.vhdl(21) File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 21
Info (12129): Elaborating entity "edgeDetector" using architecture "A:bordasubida" for hierarchy "edgeDetector:\gravar:detectorSub0" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 118
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MUX_NEXT_PC_BEQ_JMP" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 129
Info (12128): Elaborating entity "registradorGenerico" for hierarchy "registradorGenerico:PC_REG" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 148
Info (12128): Elaborating entity "somaConstante" for hierarchy "somaConstante:Somador1" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 158
Info (12128): Elaborating entity "memoriaROM" for hierarchy "memoriaROM:ROM1" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 162
Warning (10541): VHDL Signal Declaration warning at memoriaROM.vhd(78): used implicit default value for signal "memROM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd Line: 78
Info (12128): Elaborating entity "Decoder" for hierarchy "Decoder:decoderInstru1" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 170
Info (12128): Elaborating entity "DecoderOpcode" for hierarchy "DecoderOpcode:decoderOPCODE" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 180
Info (12128): Elaborating entity "DecoderFunct" for hierarchy "DecoderFunct:decoderFUNCT" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 187
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "muxGenerico2x1:MUX_FUNCT_OPCODE" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 194
Info (12128): Elaborating entity "bancoReg" for hierarchy "bancoReg:BANCO_REG" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 202
Info (12128): Elaborating entity "shiftSinal" for hierarchy "shiftSinal:ShiftSinal" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 233
Info (12128): Elaborating entity "somadorGenerico" for hierarchy "somadorGenerico:Somador2" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 239
Info (12128): Elaborating entity "muxGenerico4x1" for hierarchy "muxGenerico4x1:MUX_RD_RT" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 256
Info (12128): Elaborating entity "ULASomaSub" for hierarchy "ULASomaSub:ULA1" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 276
Info (12128): Elaborating entity "ULA1a31bit" for hierarchy "ULASomaSub:ULA1|ULA1a31bit:ULA1" File: C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd Line: 28
Info (12128): Elaborating entity "muxGenerico2x1" for hierarchy "ULASomaSub:ULA1|ULA1a31bit:ULA1|muxGenerico2x1:InverterOuNao" File: C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd Line: 26
Info (12128): Elaborating entity "somadorGenerico1bit" for hierarchy "ULASomaSub:ULA1|ULA1a31bit:ULA1|somadorGenerico1bit:Somador" File: C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd Line: 34
Info (12128): Elaborating entity "muxGenerico4x1" for hierarchy "ULASomaSub:ULA1|ULA1a31bit:ULA1|muxGenerico4x1:MuxOperacao" File: C:/DesComp/Aulas_pos_P1/Projeto-2/ULA1a31bit.vhd Line: 43
Info (12128): Elaborating entity "ULA32bit" for hierarchy "ULASomaSub:ULA1|ULA32bit:ULA32" File: C:/DesComp/Aulas_pos_P1/Projeto-2/ULASomaSub.vhd Line: 400
Info (12128): Elaborating entity "muxGenerico4x1" for hierarchy "muxGenerico4x1:MUX_ULA_MEM" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 307
Info (12128): Elaborating entity "memoriaRAM" for hierarchy "memoriaRAM:RAM1" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 318
Info (12128): Elaborating entity "logica_7Seg" for hierarchy "logica_7Seg:HEX_0" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 337
Info (12128): Elaborating entity "conversorHex7Seg" for hierarchy "logica_7Seg:HEX_0|conversorHex7Seg:HEX" File: C:/DesComp/Aulas_pos_P1/Projeto-2/logica_7Seg.vhd Line: 25
Info (12128): Elaborating entity "debugMonitor" for hierarchy "debugMonitor:monitor" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 382
Critical Warning (10920): VHDL Incomplete Partial Association warning at debugMonitor.vhd(51): port or argument "probe" has 114/513 unassociated elements File: C:/DesComp/Aulas_pos_P1/Projeto-2/debugMonitor.vhd Line: 51
Info (12128): Elaborating entity "probesSourcesDebug" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0" File: C:/DesComp/Aulas_pos_P1/Projeto-2/debugMonitor.vhd Line: 51
Info (12128): Elaborating entity "altsource_probe_top" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0" File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/probessourcesdebug.v Line: 23
Info (12128): Elaborating entity "altsource_probe" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/submodules/altsource_probe_top.v Line: 55
Info (12130): Elaborated megafunction instantiation "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/submodules/altsource_probe_top.v Line: 55
Info (12133): Instantiated megafunction "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl" with the following parameter: File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/probessourcesdebug/submodules/altsource_probe_top.v Line: 55
    Info (12134): Parameter "lpm_type" = "altsource_probe"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "SLD_NODE_INFO" = "4746752"
    Info (12134): Parameter "sld_ir_width" = "4"
    Info (12134): Parameter "instance_id" = ""
    Info (12134): Parameter "probe_width" = "511"
    Info (12134): Parameter "source_width" = "1"
    Info (12134): Parameter "source_initial_value" = "0"
    Info (12134): Parameter "enable_metastability" = "NO"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 169
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altsource_probe_body" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe.v Line: 205
Warning (10296): VHDL warning at altsource_probe_body.vhd(322): ignored assignment of value to null range File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 322
Warning (10296): VHDL warning at altsource_probe_body.vhd(516): ignored assignment of value to null range File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 516
Info (12128): Elaborating entity "altsource_probe_impl" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 508
Warning (10296): VHDL warning at altsource_probe_body.vhd(613): ignored assignment of value to null range File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 613
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "debugMonitor:monitor|probesSourcesDebug:probe0|altsource_probe_top:in_system_sources_probes_0|altsource_probe:issp_impl|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\no_instance_id_gen:rom_info_inst" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsource_probe_body.vhd Line: 776
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.11.27.16:21:17 Progress: Loading slda00c2e34/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/DesComp/Aulas_pos_P1/Projeto-2/db/ip/slda00c2e34/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "memoriaRAM:RAM1|memRAM" is uninferred due to asynchronous read logic File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 22
    Info (276007): RAM logic "bancoReg:BANCO_REG|registrador" is uninferred due to asynchronous read logic File: C:/DesComp/Aulas_pos_P1/Projeto-2/bancoReg.vhd Line: 47
    Info (276004): RAM logic "memoriaROM:ROM1|memROM" is uninferred due to inappropriate RAM size File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaROM.vhd Line: 78
Warning (113028): 46 out of 64 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 3 warnings found, and 3 warnings are reported. File: C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif Line: 1
    Warning (113026): Memory Initialization File Address 16 is not initialized File: C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif Line: 1
    Warning (113027): Addresses ranging from 18 to 30 are not initialized File: C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif Line: 1
    Warning (113027): Addresses ranging from 32 to 63 are not initialized File: C:/DesComp/Aulas_pos_P1/Projeto-2/Toplevel.mif Line: 1
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[12]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[11]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[10]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[9]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[8]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[7]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[6]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[5]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[4]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[3]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[2]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[1]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[0]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[13]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[14]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[15]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[16]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[17]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[18]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[19]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[20]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[21]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[22]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[23]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[24]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[25]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[26]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[27]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[28]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[29]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[30]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
    Warning (13049): Converted tri-state buffer "memoriaRAM:RAM1|Dado_out[31]" feeding internal logic into a wire File: C:/DesComp/Aulas_pos_P1/Projeto-2/memoriaRAM.vhd Line: 14
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 21
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_RESET_N" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 16
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 17
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 17
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 17
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/DesComp/Aulas_pos_P1/Projeto-2/projetoMIPS.vhdl Line: 18
Info (21057): Implemented 4961 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 4888 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings
    Info: Peak virtual memory: 4904 megabytes
    Info: Processing ended: Sun Nov 27 16:21:42 2022
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:01:37


