abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 594726447
[92418] is replaced by [122620] with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit result/c7552_1_0_2736_69.4.blif
time = 23005362 us
--------------- round 2 ---------------
seed = 3180431993
[122760] is replaced by [122534] with estimated error 0
error = 0
area = 2719
delay = 69.4
#gates = 1112
output circuit result/c7552_2_0_2719_69.4.blif
time = 44781593 us
--------------- round 3 ---------------
seed = 4051927646
[133800] is replaced by [122536] with estimated error 5e-05
error = 5e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit result/c7552_3_5e-05_2710_69.4.blif
time = 66429045 us
--------------- round 4 ---------------
seed = 1108377692
[125607] is replaced by [122697] with estimated error 2e-05
error = 2e-05
area = 2708
delay = 69.4
#gates = 1107
output circuit result/c7552_4_2e-05_2708_69.4.blif
time = 87710317 us
--------------- round 5 ---------------
seed = 778417002
[35904] is replaced by [122700] with estimated error 2e-05
error = 2e-05
area = 2706
delay = 69.4
#gates = 1106
output circuit result/c7552_5_2e-05_2706_69.4.blif
time = 108942431 us
--------------- round 6 ---------------
seed = 3739722137
[125604] is replaced by [119498] with estimated error 7e-05
error = 7e-05
area = 2704
delay = 69.4
#gates = 1105
output circuit result/c7552_6_7e-05_2704_69.4.blif
time = 130251091 us
--------------- round 7 ---------------
seed = 3257797382
[32818] is replaced by [124723] with estimated error 0.00022
error = 0.00022
area = 2699
delay = 69.4
#gates = 1103
output circuit result/c7552_7_0.00022_2699_69.4.blif
time = 151669040 us
--------------- round 8 ---------------
seed = 2737625874
[126564] is replaced by [125601] with estimated error 0.00018
error = 0.00018
area = 2694
delay = 69.4
#gates = 1101
output circuit result/c7552_8_0.00018_2694_69.4.blif
time = 172876311 us
--------------- round 9 ---------------
seed = 3715495997
[125601] is replaced by [125905] with estimated error 0.00022
error = 0.00022
area = 2692
delay = 69.4
#gates = 1100
output circuit result/c7552_9_0.00022_2692_69.4.blif
time = 194031102 us
--------------- round 10 ---------------
seed = 1084874651
10729 is replaced by one with estimated error 0.0002
error = 0.0002
area = 2683
delay = 69.4
#gates = 1097
output circuit result/c7552_10_0.0002_2683_69.4.blif
time = 214920051 us
--------------- round 11 ---------------
seed = 2553173173
[116062] is replaced by [126302] with estimated error 0.00022
error = 0.00022
area = 2672
delay = 69.4
#gates = 1093
output circuit result/c7552_11_0.00022_2672_69.4.blif
time = 236285143 us
--------------- round 12 ---------------
seed = 927684473
[122763] is replaced by one with estimated error 0.00027
error = 0.00027
area = 2667
delay = 69.4
#gates = 1091
output circuit result/c7552_12_0.00027_2667_69.4.blif
time = 257219747 us
--------------- round 13 ---------------
seed = 3327891467
[126867] is replaced by one with estimated error 0.00037
error = 0.00037
area = 2665
delay = 69.4
#gates = 1090
output circuit result/c7552_13_0.00037_2665_69.4.blif
time = 278235574 us
--------------- round 14 ---------------
seed = 325504717
[119502] is replaced by [121766] with estimated error 0.00033
error = 0.00033
area = 2663
delay = 69.4
#gates = 1089
output circuit result/c7552_14_0.00033_2663_69.4.blif
time = 298831736 us
--------------- round 15 ---------------
seed = 199532631
[122804] is replaced by one with estimated error 0.00032
error = 0.00032
area = 2658
delay = 69.4
#gates = 1087
output circuit result/c7552_15_0.00032_2658_69.4.blif
time = 319407130 us
--------------- round 16 ---------------
seed = 505638845
[124903] is replaced by zero with estimated error 0.00034
error = 0.00034
area = 2653
delay = 69.4
#gates = 1085
output circuit result/c7552_16_0.00034_2653_69.4.blif
time = 339971872 us
--------------- round 17 ---------------
seed = 3321168453
[121766] is replaced by [122552] with inverter with estimated error 0.00032
error = 0.00032
area = 2651
delay = 69.4
#gates = 1085
output circuit result/c7552_17_0.00032_2651_69.4.blif
time = 360470499 us
--------------- round 18 ---------------
seed = 1549574805
n1443 is replaced by zero with estimated error 0.00035
error = 0.00035
area = 2650
delay = 69.4
#gates = 1084
output circuit result/c7552_18_0.00035_2650_69.4.blif
time = 381081806 us
--------------- round 19 ---------------
seed = 3724686396
[127134] is replaced by [122641] with estimated error 0.0004
error = 0.0004
area = 2647
delay = 69.4
#gates = 1082
output circuit result/c7552_19_0.0004_2647_69.4.blif
time = 401553961 us
--------------- round 20 ---------------
seed = 2372965726
[111393] is replaced by [125951] with inverter with estimated error 0.00037
error = 0.00037
area = 2646
delay = 69.4
#gates = 1082
output circuit result/c7552_20_0.00037_2646_69.4.blif
time = 421928626 us
--------------- round 21 ---------------
seed = 2059168328
[122794] is replaced by [122740] with estimated error 0.00042
error = 0.00042
area = 2642
delay = 69.4
#gates = 1081
output circuit result/c7552_21_0.00042_2642_69.4.blif
time = 442463999 us
--------------- round 22 ---------------
seed = 3073356977
[122795] is replaced by [122535] with estimated error 0.00035
error = 0.00035
area = 2639
delay = 69.4
#gates = 1080
output circuit result/c7552_22_0.00035_2639_69.4.blif
time = 462947852 us
--------------- round 23 ---------------
seed = 1478469813
[125290] is replaced by [124611] with estimated error 0.0005
error = 0.0005
area = 2636
delay = 69.4
#gates = 1078
output circuit result/c7552_23_0.0005_2636_69.4.blif
time = 483274649 us
--------------- round 24 ---------------
seed = 2366519697
[122966] is replaced by [124341] with estimated error 0.0006
error = 0.0006
area = 2633
delay = 69.4
#gates = 1077
output circuit result/c7552_24_0.0006_2633_69.4.blif
time = 503557635 us
--------------- round 25 ---------------
seed = 3503162401
[24321] is replaced by [125087] with estimated error 0.0004
error = 0.0004
area = 2631
delay = 69.4
#gates = 1076
output circuit result/c7552_25_0.0004_2631_69.4.blif
time = 523946056 us
--------------- round 26 ---------------
seed = 730661900
[122987] is replaced by [125075] with estimated error 0.00039
error = 0.00039
area = 2629
delay = 69.4
#gates = 1075
output circuit result/c7552_26_0.00039_2629_69.4.blif
time = 544265516 us
--------------- round 27 ---------------
seed = 913806476
[125449] is replaced by [122532] with estimated error 0.00044
error = 0.00044
area = 2627
delay = 69.4
#gates = 1074
output circuit result/c7552_27_0.00044_2627_69.4.blif
time = 564409163 us
--------------- round 28 ---------------
seed = 232461917
[124064] is replaced by [122567] with estimated error 0.00054
error = 0.00054
area = 2626
delay = 65.9
#gates = 1073
output circuit result/c7552_28_0.00054_2626_65.9.blif
time = 584505778 us
--------------- round 29 ---------------
seed = 3449307922
[126069] is replaced by [267980] with estimated error 0.00053
error = 0.00053
area = 2625
delay = 65.9
#gates = 1072
output circuit result/c7552_29_0.00053_2625_65.9.blif
time = 604631936 us
--------------- round 30 ---------------
seed = 2884130233
[124460] is replaced by [125087] with estimated error 0.00057
error = 0.00057
area = 2624
delay = 65.9
#gates = 1071
output circuit result/c7552_30_0.00057_2624_65.9.blif
time = 624892826 us
--------------- round 31 ---------------
seed = 3363872277
[126850] is replaced by [122532] with estimated error 0.00055
error = 0.00055
area = 2617
delay = 65.9
#gates = 1068
output circuit result/c7552_31_0.00055_2617_65.9.blif
time = 644959060 us
--------------- round 32 ---------------
seed = 273528016
[126896] is replaced by [125951] with estimated error 0.00047
error = 0.00047
area = 2614
delay = 65.9
#gates = 1067
output circuit result/c7552_32_0.00047_2614_65.9.blif
time = 665003081 us
--------------- round 33 ---------------
seed = 989348407
[132070] is replaced by [125974] with inverter with estimated error 0.00061
error = 0.00061
area = 2612
delay = 65.9
#gates = 1067
output circuit result/c7552_33_0.00061_2612_65.9.blif
time = 685139405 us
--------------- round 34 ---------------
seed = 2586731761
n1444 is replaced by zero with estimated error 0.00057
error = 0.00057
area = 2611
delay = 65.9
#gates = 1066
output circuit result/c7552_34_0.00057_2611_65.9.blif
time = 704944789 us
--------------- round 35 ---------------
seed = 885634626
[126845] is replaced by [122476] with estimated error 0.00054
error = 0.00054
area = 2608
delay = 65.9
#gates = 1065
output circuit result/c7552_35_0.00054_2608_65.9.blif
time = 724696437 us
--------------- round 36 ---------------
seed = 1158417314
[149992] is replaced by [125412] with estimated error 0.0009
error = 0.0009
area = 2598
delay = 65.9
#gates = 1061
output circuit result/c7552_36_0.0009_2598_65.9.blif
time = 744409304 us
--------------- round 37 ---------------
seed = 2654129129
[118996] is replaced by [126263] with estimated error 0.00097
error = 0.00097
area = 2593
delay = 65.9
#gates = 1059
output circuit result/c7552_37_0.00097_2593_65.9.blif
time = 763989292 us
--------------- round 38 ---------------
seed = 2987773619
[113138] is replaced by [122770] with estimated error 0.00171
error = 0.00171
area = 2559
delay = 65.9
#gates = 1047
output circuit result/c7552_38_0.00171_2559_65.9.blif
time = 783555101 us
--------------- round 39 ---------------
seed = 476806607
[122742] is replaced by one with estimated error 0.00206
error = 0.00206
area = 2549
delay = 65.9
#gates = 1043
output circuit result/c7552_39_0.00206_2549_65.9.blif
time = 802865887 us
--------------- round 40 ---------------
seed = 340532278
[126906] is replaced by [125951] with estimated error 0.00306
error = 0.00306
area = 2532
delay = 65.9
#gates = 1037
output circuit result/c7552_40_0.00306_2532_65.9.blif
time = 821814962 us
--------------- round 41 ---------------
seed = 3695817180
[122823] is replaced by [122713] with estimated error 0.00382
error = 0.00382
area = 2528
delay = 65.9
#gates = 1035
output circuit result/c7552_41_0.00382_2528_65.9.blif
time = 840531545 us
--------------- round 42 ---------------
seed = 2801936130
[126556] is replaced by [122709] with estimated error 0.00453
error = 0.00453
area = 2524
delay = 65.9
#gates = 1034
output circuit result/c7552_42_0.00453_2524_65.9.blif
time = 859321596 us
--------------- round 43 ---------------
seed = 387824771
[32844] is replaced by [122718] with estimated error 0.00619
error = 0.00619
area = 2517
delay = 65.9
#gates = 1031
output circuit result/c7552_43_0.00619_2517_65.9.blif
time = 878042385 us
--------------- round 44 ---------------
seed = 3605336042
[126807] is replaced by [126239] with estimated error 0.00838
error = 0.00838
area = 2509
delay = 65.9
#gates = 1028
output circuit result/c7552_44_0.00838_2509_65.9.blif
time = 896586625 us
--------------- round 45 ---------------
seed = 310361586
exceed error bound
