#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Dec  1 07:25:21 2025
# Process ID         : 31448
# Current directory  : C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.runs/synth_1
# Command line       : vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file           : C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.runs/synth_1/top.vds
# Journal file       : C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.runs/synth_1\vivado.jou
# Running On         : YIUSEPPE
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450HX
# CPU Frequency      : 2688 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 8283 MB
# Swap memory        : 22779 MB
# Total Virtual      : 31062 MB
# Available Virtual  : 3268 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 491.430 ; gain = 212.090
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 29132
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 997.301 ; gain = 500.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/pipeline.v:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/maindec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/maindec.v:1]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/aludec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/aludec.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpu_dec' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_dec.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fpu_dec' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_dec.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_decode_to_execute_control' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_decode_to_execute_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_decode_to_execute_control' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_decode_to_execute_control.v:1]
WARNING: [Synth 8-6104] Input port 'FPMiniRegWriteE' has an internal driver [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/controller.v:128]
WARNING: [Synth 8-6104] Input port 'WDMuxE' has an internal driver [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/controller.v:130]
INFO: [Synth 8-6157] synthesizing module 'reg_execute_to_memory_control' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_execute_to_memory_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_execute_to_memory_control' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_execute_to_memory_control.v:1]
WARNING: [Synth 8-6104] Input port 'FPMiniRegWriteM' has an internal driver [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/controller.v:162]
WARNING: [Synth 8-6104] Input port 'WDMuxM' has an internal driver [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/controller.v:164]
INFO: [Synth 8-6157] synthesizing module 'reg_memory_to_writeback_control' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_memory_to_writeback_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_memory_to_writeback_control' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_memory_to_writeback_control.v:1]
WARNING: [Synth 8-6104] Input port 'FPMiniRegWriteW' has an internal driver [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/controller.v:190]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/controller/controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/flopr.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/flopr.v:1]
INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/adder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_fetch_to_decode' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_fetch_to_decode.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_fetch_to_decode' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_fetch_to_decode.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/regfile.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'fp_regfile' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fp_regfile.v:1]
INFO: [Synth 8-251] [fp_regfile] Registros FP inicializados: [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fp_regfile.v:23]
INFO: [Synth 8-251]   f1 = 0xxxxxxxxx [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fp_regfile.v:24]
INFO: [Synth 8-251]   f2 = 0xxxxxxxxx [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fp_regfile.v:25]
INFO: [Synth 8-251]   f3 = 0xxxxxxxxx [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fp_regfile.v:26]
INFO: [Synth 8-251]   f4 = 0xxxxxxxxx [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fp_regfile.v:27]
INFO: [Synth 8-6155] done synthesizing module 'fp_regfile' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fp_regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_floating' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/reg_floating.v:3]
INFO: [Synth 8-6155] done synthesizing module 'reg_floating' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/reg_floating.v:3]
INFO: [Synth 8-6157] synthesizing module 'reg_decode_to_execute_fp' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_decode_to_execute_fp.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_decode_to_execute_fp' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_decode_to_execute_fp.v:1]
INFO: [Synth 8-6157] synthesizing module 'mul2_vector_mul' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/mul2_vector_mul.v:21]
INFO: [Synth 8-6157] synthesizing module 'mul_floating_points' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/mul_floating_points.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mul_floating_points' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/mul_floating_points.v:23]
INFO: [Synth 8-6157] synthesizing module 'sum_floating_points' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/sum_floating_points.v:24]
INFO: [Synth 8-6155] done synthesizing module 'sum_floating_points' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/sum_floating_points.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mul2_vector_mul' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/mul2_vector_mul.v:21]
INFO: [Synth 8-6157] synthesizing module 'extend' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/extend.v:1]
INFO: [Synth 8-6155] done synthesizing module 'extend' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/extend.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_decode_to_execute' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_decode_to_execute.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_decode_to_execute' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_decode_to_execute.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/mux2.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/mux2.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/mux3.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/mux3.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/alu.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/alu.v:21]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpu_top' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpu_add_fp32_vivado' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_add_fp32_vivado.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fpu_add_fp32_vivado' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_add_fp32_vivado.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpu_mul_fp32_vivado' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_mul_fp32_vivado.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fpu_mul_fp32_vivado' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_mul_fp32_vivado.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpu_div_fp32_vivado' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_div_fp32_vivado.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fpu_div_fp32_vivado' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_div_fp32_vivado.v:1]
INFO: [Synth 8-6157] synthesizing module 'fpu_minmax_fp32_vivado' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_minmax_fp32_vivado.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fpu_minmax_fp32_vivado' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_minmax_fp32_vivado.v:1]
INFO: [Synth 8-6155] done synthesizing module 'fpu_top' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_execute_to_memory' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_execute_to_memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_execute_to_memory' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_execute_to_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_memory_to_writeback' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_memory_to_writeback.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_memory_to_writeback' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/register_phases/reg_memory_to_writeback.v:1]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/datapath/datapath.v:1]
INFO: [Synth 8-6157] synthesizing module 'hazard_unit' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/hazard/hazard_unit.v:1]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/hazard/hazard_unit.v:45]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/hazard/hazard_unit.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/hazard/hazard_unit.v:49]
INFO: [Synth 8-6155] done synthesizing module 'hazard_unit' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/hazard/hazard_unit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/pipeline.v:1]
INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/imen.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'riscvtest.txt'; please make sure the file is added to project and has read permission, ignoring [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/imen.v:14]
INFO: [Synth 8-251] [imem] Instruction memory initialized: [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/imen.v:17]
INFO: [Synth 8-251]   RAM[0x00] = 0xxxxxxxxx [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/imen.v:18]
INFO: [Synth 8-251]   RAM[0x01] = 0xxxxxxxxx [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/imen.v:19]
INFO: [Synth 8-251]   RAM[0x02] = 0xxxxxxxxx [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/imen.v:20]
INFO: [Synth 8-251]   RAM[0x03] = 0xxxxxxxxx [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/imen.v:21]
INFO: [Synth 8-6155] done synthesizing module 'imem' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/imen.v:1]
INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/dmen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/dmen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'Pn_c_reg' and it is trimmed from '48' to '47' bits. [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/fp_modules/fpu_mul_fp32_vivado.v:89]
WARNING: [Synth 8-3848] Net FPMiniRegWriteW in module/entity pipeline does not have driver. [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/pipeline.v:18]
WARNING: [Synth 8-3848] Net WDMuxM in module/entity pipeline does not have driver. [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/pipeline.v:19]
WARNING: [Synth 8-3848] Net FPMiniRegWriteE in module/entity pipeline does not have driver. [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/pipeline.v:18]
WARNING: [Synth 8-3848] Net FPMiniRegWriteM in module/entity pipeline does not have driver. [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/pipeline.v:18]
WARNING: [Synth 8-3848] Net WDMuxE in module/entity pipeline does not have driver. [C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.srcs/sources_1/new/divided/pipeline.v:19]
WARNING: [Synth 8-7129] Port a[31] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[24] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[23] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[22] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[21] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[20] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[19] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[18] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[17] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[16] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module dmem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module imem is either unconnected or has no load
WARNING: [Synth 8-7129] Port round_mode in module fpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port FPRegWriteM in module datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.797 ; gain = 626.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.797 ; gain = 626.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1122.797 ; gain = 626.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1130.836 ; gain = 634.473
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   28 Bit       Adders := 2     
	   3 Input   28 Bit       Adders := 1     
	   3 Input   27 Bit       Adders := 1     
	   2 Input   27 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 3     
	   2 Input   24 Bit       Adders := 3     
	   2 Input   23 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 3     
	   4 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 6     
	   3 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 5     
	   2 Input    8 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 8     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 28    
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 15    
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 58    
	   5 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	  65 Input   32 Bit        Muxes := 1     
	   2 Input   28 Bit        Muxes := 8     
	   2 Input   27 Bit        Muxes := 2     
	   2 Input   26 Bit        Muxes := 5     
	   2 Input   25 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 12    
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 6     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 28    
	   3 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   5 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 70    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_inst1/mantissa_product, operation Mode is: A*B.
DSP Report: operator mul_inst1/mantissa_product is absorbed into DSP mul_inst1/mantissa_product.
DSP Report: operator mul_inst1/mantissa_product is absorbed into DSP mul_inst1/mantissa_product.
DSP Report: Generating DSP mul_inst1/mantissa_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_inst1/mantissa_product is absorbed into DSP mul_inst1/mantissa_product.
DSP Report: operator mul_inst1/mantissa_product is absorbed into DSP mul_inst1/mantissa_product.
DSP Report: Generating DSP mul_inst2/mantissa_product, operation Mode is: A*B.
DSP Report: operator mul_inst2/mantissa_product is absorbed into DSP mul_inst2/mantissa_product.
DSP Report: operator mul_inst2/mantissa_product is absorbed into DSP mul_inst2/mantissa_product.
DSP Report: Generating DSP mul_inst2/mantissa_product, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_inst2/mantissa_product is absorbed into DSP mul_inst2/mantissa_product.
DSP Report: operator mul_inst2/mantissa_product is absorbed into DSP mul_inst2/mantissa_product.
DSP Report: Generating DSP PROD, operation Mode is: A*B.
DSP Report: operator PROD is absorbed into DSP PROD.
DSP Report: operator PROD is absorbed into DSP PROD.
DSP Report: Generating DSP PROD, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PROD is absorbed into DSP PROD.
DSP Report: operator PROD is absorbed into DSP PROD.
WARNING: [Synth 8-7129] Port round_mode in module fpu_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port FPRegWriteM in module datapath is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1307.605 ; gain = 811.242
---------------------------------------------------------------------------------
 Sort Area is  PROD_4 : 0 0 : 3446 4760 : Used 1 time 0
 Sort Area is  PROD_4 : 0 1 : 1314 4760 : Used 1 time 0
 Sort Area is  mul_inst1/mantissa_product_0 : 0 0 : 3446 4760 : Used 1 time 0
 Sort Area is  mul_inst1/mantissa_product_0 : 0 1 : 1314 4760 : Used 1 time 0
 Sort Area is  mul_inst2/mantissa_product_3 : 0 0 : 3446 4760 : Used 1 time 0
 Sort Area is  mul_inst2/mantissa_product_3 : 0 1 : 1314 4760 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_floating_points | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_floating_points | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_floating_points | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_floating_points | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_mul_fp32_vivado | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpu_mul_fp32_vivado | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.062 ; gain = 827.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1324.062 ; gain = 827.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1533.961 ; gain = 1037.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1533.961 ; gain = 1037.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1533.961 ; gain = 1037.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1533.961 ; gain = 1037.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1533.961 ; gain = 1037.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1533.961 ; gain = 1037.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    65|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    65|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1533.961 ; gain = 1037.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1533.961 ; gain = 1037.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 1533.961 ; gain = 1037.598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1549.023 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1656.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 36a662c1
INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 47 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:47 . Memory (MB): peak = 1656.516 ; gain = 1165.086
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1656.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cosea/Documents/vivado/Pipelined/ProyectoFinal/ProyectoFinal.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1656.516 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  1 07:26:27 2025...
