// Seed: 4088201631
module module_0 (
    id_1
);
  inout wire id_1;
  id_2(
      1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (id_8);
  wire id_9;
endmodule
module module_2 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2
);
  id_4(
      id_1 ? -1 - id_2(-1) : id_0
  );
endmodule
module module_3 (
    output wor id_0,
    input supply1 id_1,
    output wor id_2,
    input wire id_3
);
  assign id_0 = 1;
  or primCall (id_2, id_3, id_1, id_6, id_5);
  reg  id_5;
  wire id_6;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  always id_5 = #1 1;
endmodule
