INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/decodcer_4_16/decodcer_4_16.srcs/sources_1/new/decoder_4_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_4_16
