PPA Report for ResetEdgeDetector_Pipelined.v (Module: ResetEdgeDetector_Pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 3
IO Count: 3
Cell Count: 15

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1076.43 MHz
Reg-to-Reg Critical Path Delay: 0.792 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
