Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jun 25 18:40:11 2018
| Host         : DESKTOP-H32TPSL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file filter2D_f_control_sets_placed.rpt
| Design       : filter2D_f
| Device       : xc7z020
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    75 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           39 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              98 |           49 |
| Yes          | No                    | No                     |            1175 |          285 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             646 |          190 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  Clock Signal |                                            Enable Signal                                            |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+---------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  ap_clk       | Filter2D_U0/tmp_3_reg_19200                                                                         |                                                          |                3 |              5 |
|  ap_clk       | Filter2D_U0/row_assign_8_1_t_i_reg_19400                                                            |                                                          |                1 |              5 |
|  AXI_LITE_clk |                                                                                                     | Block_Mat_exit65294_U0/ap_rst_n_inv                      |                2 |              5 |
|  AXI_LITE_clk | filter2D_f_CONTROL_BUS_s_axi_U/waddr                                                                |                                                          |                2 |              7 |
|  ap_clk       | Filter2D_U0/ImagLoc_x_reg_19590                                                                     | Filter2D_U0/p_p2_i_i_i_reg_1971[9]_i_1_n_0               |                2 |              7 |
|  ap_clk       | Filter2D_U0/neg_src_not_i_i_i_reg_22330                                                             | Filter2D_U0/p_i_i_i_reg_2239                             |                2 |              8 |
|  ap_clk       | Loop_2_proc_U0/tmp_2_reg_4020                                                                       |                                                          |                1 |              8 |
|  ap_clk       | Loop_2_proc_U0/tmp_1_reg_3870                                                                       |                                                          |                2 |              8 |
|  ap_clk       | Filter2D_U0/Filter2D_U0_p_src_data_stream_V_read                                                    |                                                          |                4 |              8 |
|  ap_clk       | Filter2D_U0/src_kernel_win_0_va_17_reg_20890                                                        |                                                          |                2 |              8 |
|  ap_clk       | Filter2D_U0/src_kernel_win_0_va_11_reg_20990                                                        |                                                          |                2 |              8 |
|  ap_clk       | Filter2D_U0/src_kernel_win_0_va_4_fu_3240                                                           |                                                          |                2 |              8 |
|  ap_clk       |                                                                                                     | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |                5 |              9 |
|  ap_clk       | Filter2D_U0/Range1_all_ones_reg_22110                                                               |                                                          |                2 |             10 |
|  ap_clk       | Filter2D_U0/neg_src_not_i_i_i_reg_22330                                                             |                                                          |                2 |             10 |
|  ap_clk       | Filter2D_U0/ap_CS_fsm_state2                                                                        |                                                          |                5 |             11 |
|  ap_clk       | Filter2D_U0/t_V_1_reg_5000                                                                          | Filter2D_U0/t_V_1_reg_500                                |                4 |             11 |
|  ap_clk       | Loop_2_proc_U0/r1_i_i_mid2_reg_3760                                                                 |                                                          |                8 |             11 |
|  ap_clk       | Filter2D_U0/t_V_reg_489_reg[10]_0[0]                                                                | kernel_val_1_V_2_c_U/SR[0]                               |                5 |             11 |
|  ap_clk       | Filter2D_U0/col_assign_1_t_i_reg_20080                                                              |                                                          |                3 |             13 |
|  ap_clk       | Filter2D_U0/brmerge_i_reg_19950                                                                     |                                                          |                3 |             13 |
|  ap_clk       | Filter2D_U0/filter2D_f_mac_mulbW_U45/filter2D_f_mac_mulbW_DSP48_4_U/ap_block_pp0_stage0_subdone8_in | Block_Mat_exit65294_U0/ap_rst_n_inv                      |                6 |             13 |
|  ap_clk       | Filter2D_U0/k_buf_0_val_3_U/Filter2D_k_buf_0_dEe_ram_U/E[0]                                         |                                                          |                3 |             16 |
|  ap_clk       | Loop_1_proc_U0/E[0]                                                                                 |                                                          |                3 |             16 |
|  ap_clk       | Filter2D_U0/ImagLoc_x_reg_19590                                                                     |                                                          |                4 |             16 |
|  ap_clk       | Filter2D_U0/E[0]                                                                                    |                                                          |                4 |             16 |
|  ap_clk       | Loop_1_proc_U0/tmp_4_reg_1760                                                                       |                                                          |                7 |             24 |
|  ap_clk       | Filter2D_U0/col_buf_0_val_0_0_reg_20320                                                             |                                                          |                8 |             24 |
|  ap_clk       | Filter2D_U0/src_kernel_win_0_va_1_fu_3120                                                           |                                                          |                4 |             24 |
|  ap_clk       | kernel_val_1_V_0_c_U/U_fifo_w25_d2_A_ram/shiftReg_ce                                                |                                                          |                4 |             25 |
|  ap_clk       | kernel_val_1_V_1_c_U/U_fifo_w25_d2_A_ram/shiftReg_ce                                                |                                                          |                4 |             25 |
|  ap_clk       | kernel_val_1_V_2_c_U/U_fifo_w25_d2_A_ram/shiftReg_ce                                                |                                                          |                4 |             25 |
|  ap_clk       | kernel_val_2_V_0_c_U/U_fifo_w25_d2_A_ram/shiftReg_ce                                                |                                                          |                4 |             25 |
|  ap_clk       | kernel_val_2_V_1_c_U/U_fifo_w25_d2_A_ram/shiftReg_ce                                                |                                                          |                4 |             25 |
|  ap_clk       | kernel_val_2_V_2_c_U/U_fifo_w25_d2_A_ram/shiftReg_ce                                                |                                                          |                4 |             25 |
|  ap_clk       | kernel_val_0_V_1_c_U/U_fifo_w25_d2_A_ram/shiftReg_ce                                                |                                                          |                4 |             25 |
|  ap_clk       | kernel_val_0_V_2_c_U/U_fifo_w25_d2_A_ram/shiftReg_ce                                                |                                                          |                4 |             25 |
|  ap_clk       | kernel_val_0_V_0_c_U/U_fifo_w25_d2_A_ram/shiftReg_ce                                                |                                                          |                4 |             25 |
|  ap_clk       | Loop_1_proc_U0/p_0_rec_i_reg_1010                                                                   | Loop_1_proc_U0/p_0_rec_i_reg_101                         |               10 |             31 |
|  ap_clk       | Loop_1_proc_U0/r_reg_1710                                                                           |                                                          |                8 |             31 |
|  ap_clk       | Loop_1_proc_U0/in_stream_data_V_0_load_A                                                            |                                                          |                6 |             32 |
|  ap_clk       | Loop_2_proc_U0/E[0]                                                                                 |                                                          |                4 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/int_r22_V[31]_i_1_n_0                                                | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |               10 |             32 |
|  ap_clk       | Block_Mat_exit65294_U0/ap_ready                                                                     | Block_Mat_exit65294_U0/ap_rst_n_inv                      |               11 |             32 |
|  ap_clk       | Block_Mat_exit65294_U0/shiftReg_ce                                                                  |                                                          |                4 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/int_r31_V[31]_i_1_n_0                                                | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |                8 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/int_r13_V[31]_i_1_n_0                                                | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |                9 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/int_r33_V[31]_i_1_n_0                                                | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |               10 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/p_0_in0                                                              | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |                5 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/int_r32_V[31]_i_1_n_0                                                | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |                9 |             32 |
|  ap_clk       | Loop_2_proc_U0/out_stream_data_V_1_load_A                                                           |                                                          |                9 |             32 |
|  ap_clk       | Loop_2_proc_U0/out_stream_last_V_tm_reg_3970                                                        |                                                          |                9 |             32 |
|  ap_clk       | Loop_1_proc_U0/in_stream_data_V_0_load_B                                                            |                                                          |                9 |             32 |
|  AXI_LITE_clk | filter2D_f_CONTROL_BUS_s_axi_U/ar_hs                                                                | filter2D_f_CONTROL_BUS_s_axi_U/rdata[31]_i_1_n_0         |               12 |             32 |
|  ap_clk       | Loop_2_proc_U0/out_stream_data_V_1_load_B                                                           |                                                          |                9 |             32 |
|  ap_clk       | col_packets_loc_c_U/U_fifo_w32_d3_A_ram/ap_CS_fsm_reg[6]                                            |                                                          |                4 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/int_r23_V[31]_i_1_n_0                                                | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |                7 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/int_cols_V[31]_i_1_n_0                                               | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |                8 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/int_channels_V[31]_i_1_n_0                                           | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |                5 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/int_mode_V[31]_i_1_n_0                                               | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |               13 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/int_r12_V[31]_i_1_n_0                                                | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |                9 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/int_r11_V[31]_i_1_n_0                                                | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |                7 |             32 |
|  ap_clk       | filter2D_f_CONTROL_BUS_s_axi_U/int_r21_V[31]_i_1_n_0                                                | filter2D_f_CONTROL_BUS_s_axi_U/ap_rst_n_AXI_LITE_clk_inv |                8 |             32 |
|  ap_clk       | Loop_2_proc_U0/tmp_3_reg_407[7]_i_1_n_0                                                             |                                                          |               10 |             39 |
|  ap_clk       | Loop_2_proc_U0/indvar_flatten_next_reg_3610                                                         |                                                          |               11 |             43 |
|  ap_clk       | Block_Mat_exit65294_U0/filter2D_f_mul_32bkb_U1/filter2D_f_mul_32bkb_MulnS_0_U/grp_fu_98_ce          |                                                          |               10 |             45 |
|  ap_clk       | Filter2D_U0/ce1118_out                                                                              |                                                          |               11 |             48 |
|  ap_clk       | Block_Mat_exit65294_U0/filter2D_f_mul_32cud_U2/filter2D_f_mul_32cud_MulnS_1_U/grp_fu_124_ce         |                                                          |               11 |             49 |
|  ap_clk       | Filter2D_U0/ap_NS_fsm[2]                                                                            |                                                          |               24 |             68 |
|  ap_clk       | Loop_2_proc_U0/ap_CS_fsm_state6                                                                     |                                                          |               17 |             75 |
|  ap_clk       |                                                                                                     | Block_Mat_exit65294_U0/ap_rst_n_inv                      |               42 |             84 |
|  ap_clk       | Loop_2_proc_U0/out_stream_data_V_1_vld_in                                                           | Loop_2_proc_U0/indvar_flatten_reg_133                    |               30 |             85 |
|  ap_clk       |                                                                                                     |                                                          |               40 |             97 |
|  ap_clk       | Filter2D_U0/filter2D_f_mac_mulbW_U45/filter2D_f_mac_mulbW_DSP48_4_U/ap_block_pp0_stage0_subdone8_in |                                                          |               28 |            100 |
|  ap_clk       | kernel_val_1_V_2_c_U/Filter2D_U0_p_kernel_val_0_V_0_read                                            |                                                          |               36 |            225 |
+---------------+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 5      |                     3 |
| 7      |                     2 |
| 8      |                     7 |
| 9      |                     1 |
| 10     |                     2 |
| 11     |                     4 |
| 13     |                     3 |
| 16+    |                    53 |
+--------+-----------------------+


