#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May  6 09:06:10 2025
# Process ID         : 34852
# Current directory  : C:/De1/project_final
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10164 C:\De1\project_final\hodiny_v7.xpr
# Log file           : C:/De1/project_final/vivado.log
# Journal file       : C:/De1/project_final\vivado.jou
# Running On         : LAPTOP-CKUJ9UQ1
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16541 MB
# Swap memory        : 8388 MB
# Total Virtual      : 24930 MB
# Available Virtual  : 3902 MB
#-----------------------------------------------------------
start_gui
open_project C:/De1/project_final/hodiny_v7.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/De1/project_final/hodiny_v7.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1194.188 ; gain = 130.477
synth_design -rtl -rtl_skip_mlo -name rtl_1 -rtl_skip_ip -rtl_skip_constraints
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 -rtl_skip_ip -rtl_skip_constraints
Starting synth_design
Using part: xc7a50ticsg324-1L
Top: top_level
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1825.332 ; gain = 459.289
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:29]
INFO: [Synth 8-3491] module 'delicka_1Hz' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_1Hz.vhd:5' bound to instance 'delicka_1Hz_inst' of component 'delicka_1Hz' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:196]
INFO: [Synth 8-638] synthesizing module 'delicka_1Hz' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_1Hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'delicka_1Hz' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_1Hz.vhd:13]
INFO: [Synth 8-3491] module 'delicka_1000Hz' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_1000Hz.vhd:5' bound to instance 'delicka_1000Hz_inst' of component 'delicka_1000Hz' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:203]
INFO: [Synth 8-638] synthesizing module 'delicka_1000Hz' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_1000Hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'delicka_1000Hz' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_1000Hz.vhd:13]
INFO: [Synth 8-3491] module 'delicka_20Hz' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_20Hz.vhd:5' bound to instance 'delicka_20Hz_inst' of component 'delicka_20Hz' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:209]
INFO: [Synth 8-638] synthesizing module 'delicka_20Hz' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_20Hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'delicka_20Hz' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_20Hz.vhd:13]
INFO: [Synth 8-3491] module 'hodiny_top' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:5' bound to instance 'hodiny_top_inst' of component 'hodiny_top' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:216]
INFO: [Synth 8-638] synthesizing module 'hodiny_top' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:22]
INFO: [Synth 8-3491] module 'KO' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:5' bound to instance 'KO_inst' of component 'KO' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:99]
INFO: [Synth 8-638] synthesizing module 'KO' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:20]
WARNING: [Synth 8-614] signal 'SW' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:24]
WARNING: [Synth 8-614] signal 'BTN_U' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:24]
WARNING: [Synth 8-614] signal 'BTN_D' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:24]
WARNING: [Synth 8-614] signal 'BTN_R' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:24]
WARNING: [Synth 8-614] signal 'BTN_R_prev' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:24]
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'KO' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:20]
INFO: [Synth 8-3491] module 'SecondsCounter' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/sekundy.vhd:5' bound to instance 'second_counter_inst' of component 'SecondsCounter' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'SecondsCounter' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/sekundy.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'SecondsCounter' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/sekundy.vhd:18]
INFO: [Synth 8-3491] module 'MinutesCounter' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/minuty.vhd:5' bound to instance 'minutes_counter_inst' of component 'MinutesCounter' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'MinutesCounter' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/minuty.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'MinutesCounter' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/minuty.vhd:18]
INFO: [Synth 8-3491] module 'HoursCounter' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/Hodiny.vhd:5' bound to instance 'hours_counter_inst' of component 'HoursCounter' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:137]
INFO: [Synth 8-638] synthesizing module 'HoursCounter' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/Hodiny.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'HoursCounter' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/Hodiny.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'hodiny_top' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:22]
INFO: [Synth 8-3491] module 'hodiny_top' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:5' bound to instance 'alarm_top_inst' of component 'hodiny_top' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:232]
INFO: [Synth 8-3491] module 'stopwatch_controller' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/stopwatch_controller.vhd:4' bound to instance 'stopwatch_cont_inst' of component 'stopwatch_controller' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:248]
INFO: [Synth 8-638] synthesizing module 'stopwatch_controller' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/stopwatch_controller.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'stopwatch_controller' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/stopwatch_controller.vhd:14]
INFO: [Synth 8-3491] module 'hodiny_top' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:5' bound to instance 'stopwatch_top_inst' of component 'hodiny_top' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:257]
INFO: [Synth 8-3491] module 'selector' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/imports/new/selector.vhd:4' bound to instance 'selector_inst' of component 'selector' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:273]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/De1/project_final/hodiny_v7.srcs/sources_1/imports/new/selector.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'selector' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/imports/new/selector.vhd:22]
INFO: [Synth 8-3491] module 'signal_control' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/out_time.vhd:5' bound to instance 'signal_control_inst' of component 'signal_control' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:291]
INFO: [Synth 8-638] synthesizing module 'signal_control' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/out_time.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'signal_control' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/out_time.vhd:24]
INFO: [Synth 8-3491] module 'alarm_comp' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_comp.vhd:5' bound to instance 'ala_comp_inst' of component 'alarm_comp' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:313]
INFO: [Synth 8-638] synthesizing module 'alarm_comp' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_comp.vhd:18]
WARNING: [Synth 8-614] signal 'SW_ON' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_comp.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'alarm_comp' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_comp.vhd:18]
INFO: [Synth 8-3491] module 'alarm_buzzer' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_buzzer.vhd:4' bound to instance 'buzzer_inst' of component 'alarm_buzzer' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:327]
INFO: [Synth 8-638] synthesizing module 'alarm_buzzer' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_buzzer.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'alarm_buzzer' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_buzzer.vhd:12]
INFO: [Synth 8-3491] module 'bin2seg_digclk' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:5' bound to instance 'bin2seg_digclk_inst' of component 'bin2seg_digclk' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:335]
INFO: [Synth 8-638] synthesizing module 'bin2seg_digclk' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:19]
WARNING: [Synth 8-614] signal 'digit_idx' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'blink_en' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'hour_bcd_hi' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'hour_bcd_lo' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'min_bcd_hi' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'min_bcd_lo' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'sec_bcd_hi' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'sec_bcd_lo' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'bin2seg_digclk' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top_level' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:29]
WARNING: [Synth 8-7129] Port clk20Hz in module KO is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1949.340 ; gain = 583.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1949.340 ; gain = 583.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1949.340 ; gain = 583.297
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1949.340 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1949.340 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2041.977 ; gain = 675.934
52 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2041.977 ; gain = 837.410
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\De1\project_final\hodiny_v7.srcs\sources_1\new\toplevel.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\De1\project_final\hodiny_v7.srcs\sources_1\new\alarm_buzzer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\De1\project_final\hodiny_v7.srcs\sources_1\new\toplevel.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\De1\project_final\hodiny_v7.srcs\sources_1\new\toplevel.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\De1\project_final\hodiny_v7.srcs\sources_1\new\toplevel.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\De1\project_final\hodiny_v7.srcs\sources_1\new\alarm_buzzer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\De1\project_final\hodiny_v7.srcs\sources_1\new\toplevel.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\De1\project_final\hodiny_v7.srcs\sources_1\new\toplevel.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2204.531 ; gain = 130.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:29]
INFO: [Synth 8-3491] module 'delicka_1Hz' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_1Hz.vhd:5' bound to instance 'delicka_1Hz_inst' of component 'delicka_1Hz' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:196]
INFO: [Synth 8-638] synthesizing module 'delicka_1Hz' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_1Hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'delicka_1Hz' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_1Hz.vhd:13]
INFO: [Synth 8-3491] module 'delicka_1000Hz' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_1000Hz.vhd:5' bound to instance 'delicka_1000Hz_inst' of component 'delicka_1000Hz' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:203]
INFO: [Synth 8-638] synthesizing module 'delicka_1000Hz' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_1000Hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'delicka_1000Hz' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_1000Hz.vhd:13]
INFO: [Synth 8-3491] module 'delicka_20Hz' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_20Hz.vhd:5' bound to instance 'delicka_20Hz_inst' of component 'delicka_20Hz' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:209]
INFO: [Synth 8-638] synthesizing module 'delicka_20Hz' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_20Hz.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'delicka_20Hz' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/delicka_20Hz.vhd:13]
INFO: [Synth 8-3491] module 'hodiny_top' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:5' bound to instance 'hodiny_top_inst' of component 'hodiny_top' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:216]
INFO: [Synth 8-638] synthesizing module 'hodiny_top' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:22]
INFO: [Synth 8-3491] module 'KO' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:5' bound to instance 'KO_inst' of component 'KO' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:99]
INFO: [Synth 8-638] synthesizing module 'KO' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:20]
WARNING: [Synth 8-614] signal 'SW' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:24]
WARNING: [Synth 8-614] signal 'BTN_U' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:24]
WARNING: [Synth 8-614] signal 'BTN_D' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:24]
WARNING: [Synth 8-614] signal 'BTN_R' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:24]
WARNING: [Synth 8-614] signal 'BTN_R_prev' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:24]
WARNING: [Synth 8-614] signal 'cnt' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'KO' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/KO.vhd:20]
INFO: [Synth 8-3491] module 'SecondsCounter' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/sekundy.vhd:5' bound to instance 'second_counter_inst' of component 'SecondsCounter' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:113]
INFO: [Synth 8-638] synthesizing module 'SecondsCounter' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/sekundy.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'SecondsCounter' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/sekundy.vhd:18]
INFO: [Synth 8-3491] module 'MinutesCounter' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/minuty.vhd:5' bound to instance 'minutes_counter_inst' of component 'MinutesCounter' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'MinutesCounter' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/minuty.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'MinutesCounter' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/minuty.vhd:18]
INFO: [Synth 8-3491] module 'HoursCounter' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/Hodiny.vhd:5' bound to instance 'hours_counter_inst' of component 'HoursCounter' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:137]
INFO: [Synth 8-638] synthesizing module 'HoursCounter' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/Hodiny.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'HoursCounter' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/Hodiny.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'hodiny_top' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:22]
INFO: [Synth 8-3491] module 'hodiny_top' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:5' bound to instance 'alarm_top_inst' of component 'hodiny_top' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:232]
INFO: [Synth 8-3491] module 'stopwatch_controller' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/stopwatch_controller.vhd:4' bound to instance 'stopwatch_cont_inst' of component 'stopwatch_controller' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:248]
INFO: [Synth 8-638] synthesizing module 'stopwatch_controller' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/stopwatch_controller.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'stopwatch_controller' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/stopwatch_controller.vhd:14]
INFO: [Synth 8-3491] module 'hodiny_top' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/hodiny_top.vhd:5' bound to instance 'stopwatch_top_inst' of component 'hodiny_top' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:257]
INFO: [Synth 8-3491] module 'selector' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/imports/new/selector.vhd:4' bound to instance 'selector_inst' of component 'selector' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:273]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/De1/project_final/hodiny_v7.srcs/sources_1/imports/new/selector.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'selector' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/imports/new/selector.vhd:22]
INFO: [Synth 8-3491] module 'signal_control' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/out_time.vhd:5' bound to instance 'signal_control_inst' of component 'signal_control' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:291]
INFO: [Synth 8-638] synthesizing module 'signal_control' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/out_time.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'signal_control' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/out_time.vhd:24]
INFO: [Synth 8-3491] module 'alarm_comp' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_comp.vhd:5' bound to instance 'ala_comp_inst' of component 'alarm_comp' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:313]
INFO: [Synth 8-638] synthesizing module 'alarm_comp' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_comp.vhd:18]
WARNING: [Synth 8-614] signal 'SW_ON' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_comp.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'alarm_comp' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_comp.vhd:18]
INFO: [Synth 8-3491] module 'alarm_buzzer' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_buzzer.vhd:4' bound to instance 'buzzer_inst' of component 'alarm_buzzer' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:327]
INFO: [Synth 8-638] synthesizing module 'alarm_buzzer' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_buzzer.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'alarm_buzzer' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/alarm_buzzer.vhd:12]
INFO: [Synth 8-3491] module 'bin2seg_digclk' declared at 'C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:5' bound to instance 'bin2seg_digclk_inst' of component 'bin2seg_digclk' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:335]
INFO: [Synth 8-638] synthesizing module 'bin2seg_digclk' [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:19]
WARNING: [Synth 8-614] signal 'digit_idx' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'blink_en' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'hour_bcd_hi' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'hour_bcd_lo' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'min_bcd_hi' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'min_bcd_lo' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'sec_bcd_hi' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
WARNING: [Synth 8-614] signal 'sec_bcd_lo' is read in the process but is not in the sensitivity list [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:99]
INFO: [Synth 8-256] done synthesizing module 'bin2seg_digclk' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/zobrazeni.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'top_level' (0#1) [C:/De1/project_final/hodiny_v7.srcs/sources_1/new/toplevel.vhd:29]
WARNING: [Synth 8-7129] Port clk20Hz in module KO is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2319.316 ; gain = 245.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2319.316 ; gain = 245.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2319.316 ; gain = 245.246
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2319.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
refresh_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2319.684 ; gain = 245.613
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  6 11:10:04 2025...
