// Seed: 1575534043
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input tri id_2,
    input wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    input wand id_8,
    input supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    input wand id_12,
    output tri1 id_13,
    input wor id_14,
    input uwire id_15,
    output supply1 id_16,
    inout supply1 id_17,
    input supply0 id_18
);
  logic [7:0] id_20;
  wire id_21;
  module_0(
      id_21, id_21, id_21, id_21, id_21, id_21, id_21
  );
  assign id_20[1] = 1 + id_2;
  id_22(
      .id_0((id_17)), .id_1(1), .id_2(1), .id_3(id_18)
  );
endmodule
