<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|a2d_data_b_inst</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|a2d_data_a_inst</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst|fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast_inst|\gen_outp_blk:0:outp_blk</TD>
<TD >40</TD>
<TD >0</TD>
<TD >25</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst|fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst|fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast_inst|hpfircore|u0_m0_wo0_cma0_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst|fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast_inst|hpfircore|u0_m0_wo0_cma1_delay</TD>
<TD >34</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst|fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst|fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32_replace_mem_dmem|auto_generated</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst|fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast_inst|hpfircore</TD>
<TD >25</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >46</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst|fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast_inst|intf_ctrl</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst|fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast_inst|source</TD>
<TD >21</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >21</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst|fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast_inst|sink</TD>
<TD >22</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst|fir_3mhz_low_inst|FIR_3MHZ_low_0002_ast_inst</TD>
<TD >22</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >21</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst|fir_3mhz_low_inst</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|FIR_3MHZ_low_inst</TD>
<TD >19</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >14</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|add_inst|LPM_ADD_SUB_component|auto_generated</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|add_inst</TD>
<TD >28</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >14</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|ux710isdr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|blk1</TD>
<TD >29</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|blk0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|ux0136</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|m0</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|m1</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|ux0123</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|ux0122</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|ux0220</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|ux008</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|ux0219</TD>
<TD >32</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|ux002</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|ux001</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst|ux000</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst|lpm_10M_nco_st_inst</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_10MHz_inst</TD>
<TD >35</TD>
<TD >33</TD>
<TD >0</TD>
<TD >33</TD>
<TD >13</TD>
<TD >33</TD>
<TD >33</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|ux710isdr</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|blk1</TD>
<TD >29</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|blk0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|ux0136</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|m0</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|m1</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|ux0123</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|ux0122</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|ux0220</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|ux008</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|ux0219</TD>
<TD >32</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >22</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|ux002</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|ux001</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst|ux000</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst|lpm_nco_st_inst</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|NCO_1MHz_inst</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >13</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|pll_inst|altpll_component|auto_generated</TD>
<TD >3</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins|pll_inst</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >SoCKit_DCC_TOP_ins</TD>
<TD >45</TD>
<TD >8</TD>
<TD >6</TD>
<TD >8</TD>
<TD >40</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >10</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
</TABLE>
