
simple_monitor.elf:     file format elf32-littlearm

SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
08000188 l    d  .text	00000000 .text
08006c70 l    d  .rodata	00000000 .rodata
08017348 l    d  .init_array	00000000 .init_array
08017350 l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
20000a4c l    d  .bss	00000000 .bss
20001c94 l    d  ._user_heap_stack	00000000 ._user_heap_stack
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
08017da0 l    d  .parsetable	00000000 .parsetable
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 Drivers/CMSIS/Device/ST/STM32F3xx/Source/Templates/gcc/startup_stm32f303xc.o
f1e0f85f l       *ABS*	00000000 BootRAM
08004ea4 l       .text	00000000 LoopCopyDataInit
08004e9c l       .text	00000000 CopyDataInit
08004eb8 l       .text	00000000 LoopFillZerobss
08004eb2 l       .text	00000000 FillZerobss
08004eca l       .text	00000000 LoopForever
08004ee4 l       .text	00000000 Infinite_Loop
00000000 l    df *ABS*	00000000 crtstuff.c
08006c58 l     O .text	00000000 __EH_FRAME_BEGIN__
08000188 l     F .text	00000000 deregister_tm_clones
080001b0 l     F .text	00000000 register_tm_clones
080001e0 l     F .text	00000000 __do_global_dtors_aux
20000a4c l       .bss	00000000 completed.6140
08017350 l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
08000210 l     F .text	00000000 frame_dummy
20000a50 l       .bss	00000000 object.6145
0801734c l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 mycode.o
20000004 l       .data	00000000 LEDaddress
08000262 l       .text	00000000 leds1
0800027a l       .text	00000000 ledsoff2
20000008 l       .data	00000000 secs
2000000c l       .data	00000000 secs2
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 monitor.c
00000000 l    df *ABS*	00000000 parser.c
08006e95 l     O .rodata	00000006 __FUNCTION__.5745
20000014 l     O .data	00000004 buf.5730
20000a68 l     O .bss	00000004 count.5728
20000a6c l     O .bss	00000004 saved.5729
20000018 l     O .data	00000004 printPrompt.5731
00000000 l    df *ABS*	00000000 dump.c
2000001c l     O .data	00000004 count.5157
20000a70 l     O .bss	00000004 address.5156
00000000 l    df *ABS*	00000000 syscall.c
20000a74 l     O .bss	00000004 heap_end.5621
00000000 l    df *ABS*	00000000 terminal.c
08000984 l     F .text	00000080 USBD_CDC_DataIn
20000a78 l     O .bss	00000124 TerminalState
00000000 l    df *ABS*	00000000 decoder.c
00000000 l    df *ABS*	00000000 printf_stdarg.c
080010d0 l     F .text	00000028 printchar
080010f8 l     F .text	00000082 prints
0800117a l     F .text	0000009a printi
08001214 l     F .text	00000120 print
00000000 l    df *ABS*	00000000 mytest.c
00000000 l    df *ABS*	00000000 system_stm32f3xx.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_rcc.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal.c
20000b9c l     O .bss	00000004 uwTick
00000000 l    df *ABS*	00000000 stm32f3xx_hal_cortex.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_gpio.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_pcd.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_pcd_ex.c
00000000 l    df *ABS*	00000000 stm32f3xx_hal_i2c.c
08002eec l     F .text	00000024 I2C_TransferConfig
08002f10 l     F .text	00000090 I2C_IsAcknowledgeFailed
08002fa0 l     F .text	00000068 I2C_WaitOnFlagUntilTimeout
08003008 l     F .text	00000054 I2C_WaitOnTXISFlagUntilTimeout
0800305c l     F .text	00000066 I2C_RequestMemoryWrite
080030c2 l     F .text	00000064 I2C_RequestMemoryRead
08003126 l     F .text	00000050 I2C_WaitOnSTOPFlagUntilTimeout
00000000 l    df *ABS*	00000000 stm32f3xx_hal_spi.c
08003442 l     F .text	0000008a SPI_WaitFlagStateUntilTimeout
080034cc l     F .text	0000009a SPI_WaitFifoStateUntilTimeout
08003566 l     F .text	00000042 SPI_EndRxTxTransaction
00000000 l    df *ABS*	00000000 usbd_core.c
00000000 l    df *ABS*	00000000 usbd_ctlreq.c
20000ba0 l     O .bss	00000001 cfgidx.10049
00000000 l    df *ABS*	00000000 usbd_ioreq.c
00000000 l    df *ABS*	00000000 usbd_cdc.c
08003f10 l     F .text	00000012 USBD_CDC_DataIn
08003f22 l     F .text	00000028 USBD_CDC_EP0_RxReady
08003f4c l     F .text	0000000c USBD_CDC_GetFSCfgDesc
08003f58 l     F .text	0000000c USBD_CDC_GetHSCfgDesc
08003f64 l     F .text	0000000c USBD_CDC_GetOtherSpeedCfgDesc
08003f7c l     F .text	0000002e USBD_CDC_DataOut
08003faa l     F .text	0000005a USBD_CDC_Setup
08004004 l     F .text	0000003a USBD_CDC_DeInit
0800403e l     F .text	00000086 USBD_CDC_Init
200000a0 l     O .data	0000000a USBD_CDC_DeviceQualifierDesc
00000000 l    df *ABS*	00000000 usbd_conf.c
20000ba4 l     O .bss	00000230 mem.10264
00000000 l    df *ABS*	00000000 usbd_desc.c
08004380 l     F .text	00000028 IntToUnicode
00000000 l    df *ABS*	00000000 usbd_cdc_interface.c
08004454 l     F .text	00000004 CDC_Itf_DeInit
08004458 l     F .text	00000020 CDC_Itf_Receive
08004478 l     F .text	00000018 CDC_Itf_Init
08004490 l     F .text	00000058 CDC_Itf_Control
00000000 l    df *ABS*	00000000 stm32f3_discovery.c
080044e8 l     F .text	00000080 SPIx_Init
08004568 l     F .text	00000040 SPIx_WriteRead
080045a8 l     F .text	0000006c I2Cx_Init
20000dd4 l     O .bss	00000060 SpiHandle
20000e34 l     O .bss	00000038 I2cHandle
00000000 l    df *ABS*	00000000 stm32f3_discovery_accelerometer.c
20000e6c l     O .bss	00000004 AccelerometerDrv
00000000 l    df *ABS*	00000000 stm32f3_discovery_gyroscope.c
20000e70 l     O .bss	00000004 GyroscopeDrv
00000000 l    df *ABS*	00000000 lsm303dlhc.c
00000000 l    df *ABS*	00000000 l3gd20.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 setvbuf.c
00000000 l    df *ABS*	00000000 strcasecmp.c
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtok.c
00000000 l    df *ABS*	00000000 strtok_r.c
00000000 l    df *ABS*	00000000 strtoul.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0800559c l     F .text	00000018 register_fini
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 /usr/lib/gcc/arm-none-eabi/4.8.2/armv7e-m/softfp/crti.o
00000000 l    df *ABS*	00000000 /usr/lib/gcc/arm-none-eabi/4.8.2/armv7e-m/softfp/crtn.o
00000000 l    df *ABS*	00000000 STM32F30x_decoder.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 impure.c
20000210 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 
00000400 l       *ABS*	00000000 _Min_Stack_Size
00000000 l       *UND*	00000000 HAL_DMA_Start_IT
08017354 l       .fini_array	00000000 __fini_array_end
20000a4c l       .bss	00000000 __bss_start__
20001c94 l       .bss	00000000 __bss_end__
00000200 l       *ABS*	00000000 _Min_Heap_Size
00000000 l       *UND*	00000000 HAL_DMA_Abort
00000000 l       *UND*	00000000 software_init_hook
08017350 l       .fini_array	00000000 __fini_array_start
08017350 l       .init_array	00000000 __init_array_end
00000000 l       *UND*	00000000 hardware_init_hook
08017348 l       .init_array	00000000 __preinit_array_end
00000000 l       *UND*	00000000 __stack
08017348 l       .init_array	00000000 __init_array_start
00000000 l       *UND*	00000000 _exit
08017348 l       .init_array	00000000 __preinit_array_start
08004ee4  w    F .text	00000002 RTC_Alarm_IRQHandler
080121e4 g     O .rodata	00000010 RTC_BKP19R_fields
08017194 g     O .rodata	00000010 APBAHBPrescTable
08008358 g     O .rodata	00000058 TIM2_SR_fields
0800f86c g     O .rodata	00000108 CAN_F10R1_fields
08013064 g     O .rodata	00000010 TIM16_DMAR_fields
08005024 g     F .text	00000012 putchar
08004ee4  w    F .text	00000002 TIM8_TRG_COM_IRQHandler
08011dd4 g     O .rodata	00000010 I2C1_RXDR_fields
08004a60 g     F .text	0000001e LSM303DLHC_AccFilterCmd
08004ee4  w    F .text	00000002 TIM8_CC_IRQHandler
080123b4 g     O .rodata	00000038 TIM6_CR1_fields
08007f94 g     O .rodata	00000050 I2C1_ICR_fields
0800097c g     F .text	00000004 _isatty_r
20000ea8 g     O .bss	00000050 input_b
080120a4 g     O .rodata	00000010 TIM2_PSC_fields
08008bb0 g     O .rodata	00000030 TIM17_CCMR1_Output_fields
08005208 g     F .text	000000ba strcpy
08012644 g     O .rodata	00000058 COMP_COMP5_CSR_fields
0800e0f0 g     O .rodata	00000010 I2C1_TXDR_fields
08005038 g     F .text	00000062 _puts_r
0800441c g     F .text	0000001c USBD_VCP_ConfigStrDescriptor
0800a1a8 g     O .rodata	00000108 CAN_F19R1_fields
08000d30 g     F .text	0000003c DecodeWriteRegister
08002d9e g     F .text	000000c8 HAL_PCD_EP_ClrStall
0800f4c0 g     O .rodata	00000010 TIM16_CCR1_fields
08004ee4  w    F .text	00000002 DebugMon_Handler
08000980 g     F .text	00000004 _lseek_r
0800e920 g     O .rodata	00000028 FPU_MVFR1_fields
08004218 g     F .text	0000001a HAL_PCD_ResetCallback
08002e9a g     F .text	0000002e PCD_WritePMA
08013314 g     O .rodata	00000108 CAN_F22R1_fields
08008598 g     O .rodata	000000e8 CAN_FA1R_fields
20000f48 g     O .bss	00000224 hUSBDDevice
0800a3b8 g     O .rodata	00000050 TIM2_SMCR_fields
08017db8 g     O .parsetable	0000000c CmdTestE
08008b58 g     O .rodata	00000028 NVIC_IPR1_fields
0800e5f0 g     O .rodata	00000108 CAN_F14R1_fields
0800f85c g     O .rodata	00000010 TIM8_PSC_fields
0800d8f0 g     O .rodata	00000038 TIM15_EGR_fields
08000a04 g     F .text	00000050 CmdStats
08004d5c g     F .text	0000002e L3GD20_FilterConfig
08002e66 g     F .text	00000034 HAL_PCDEx_PMAConfig
080102a0 g     O .rodata	000000fc TIM2_registers
08011a88 g     O .rodata	00000060 TIM15_DIER_fields
0800942c g     O .rodata	00000010 DMA1_CMAR3_fields
08009c40 g     O .rodata	00000108 GPIOA_BSRR_fields
08016ce4 g     O .rodata	00000068 DMA1_CCR7_fields
080024ac g     F .text	000001b6 HAL_PCD_EP_Close
0800eaa0 g     O .rodata	00000010 TSC_IOG6CR_fields
0800943c g     O .rodata	00000030 ADC1_SQR1_fields
080092fc g     O .rodata	000000e8 CAN_FS1R_fields
0800f3f8 g     O .rodata	00000038 TIM1_CCMR2_Input_fields
08007b54 g     O .rodata	00000018 RTC_SHIFTR_fields
08001334 g     F .text	0000001c printf
08004ce0 g     F .text	00000040 L3GD20_EnableIT
0801223c g     O .rodata	00000030 CAN_TI1R_fields
0800394a g     F .text	00000016 USBD_SetClassConfig
0800f018 g     O .rodata	00000028 NVIC_IPR14_fields
08004ee4  w    F .text	00000002 TIM1_CC_IRQHandler
08001e74 g     F .text	00000064 HAL_NVIC_SetPriority
0800a990 g     O .rodata	00000150 ADC1_registers
08004200 g     F .text	00000010 HAL_PCD_DataInStageCallback
080121f4 g     O .rodata	00000020 TIM2_CR2_fields
0800ef48 g     O .rodata	00000010 Flash_WRPR_fields
0800694c g     F .text	00000020 __sseek
08005748 g     F .text	000000f6 __sinit
08009ef8 g     O .rodata	00000068 DMA1_CCR2_fields
08006974 g     F .text	000000a4 __swbuf_r
08004ee4  w    F .text	00000002 HardFault_Handler
08008758 g     O .rodata	00000108 TSC_IOHCR_fields
0800dfa0 g     O .rodata	00000028 CRC_CR_fields
08008738 g     O .rodata	00000010 NVIC_ISER0_fields
080064b4 g     F .text	00000002 __malloc_unlock
08010db4 g     O .rodata	00000010 TIM15_ARR_fields
08012ca4 g     O .rodata	00000010 RTC_BKP24R_fields
0800e4f8 g     O .rodata	00000010 TIM1_CCR3_fields
08016d64 g     O .rodata	00000010 TIM1_DMAR_fields
08009bb8 g     O .rodata	00000010 TIM15_CCR1_fields
08004ee4  w    F .text	00000002 USB_HP_IRQHandler
0801207c g     O .rodata	00000018 USART1_RTOR_fields
0800c5c4 g     O .rodata	00000078 RCC_AHBENR_fields
0800fd70 g     O .rodata	00000020 TIM2_CNT_fields
08010c9c g     O .rodata	00000090 I2C1_registers
08000584 g     F .text	0000000e SysTick_Handler
0800ce74 g     O .rodata	00000010 RTC_WPR_fields
08012d34 g     O .rodata	00000010 RTC_SSR_fields
08002098 g     F .text	0000000a HAL_GPIO_WritePin
0800e7f8 g     O .rodata	00000010 TSC_IOG2CR_fields
0800411c g     F .text	00000026 USBD_CDC_ReceivePacket
08004ee4  w    F .text	00000002 PVD_IRQHandler
08008748 g     O .rodata	00000010 DMA1_CPAR7_fields
08004a26 g     F .text	0000001c LSM303DLHC_AccRebootCmd
0800fd90 g     O .rodata	00000018 TIM6_CNT_fields
08010be4 g     O .rodata	00000080 TIM1_DIER_fields
08004210 g     F .text	00000008 HAL_PCD_SOFCallback
0800d980 g     O .rodata	00000010 NVIC_ICPR0_fields
080063ec g     F .text	000000c2 memmove
08004ee4  w    F .text	00000002 TAMP_STAMP_IRQHandler
0800473c g     F .text	00000068 GYRO_IO_Init
08012b0c g     O .rodata	00000028 NVIC_IPR2_fields
08017354 g       *ABS*	00000000 _sidata
08001d94 g     F .text	00000038 HAL_RCC_GetHCLKFreq
08004ee4  w    F .text	00000002 PendSV_Handler
08017dac g     O .parsetable	0000000c CmdButtonE
08011138 g     O .rodata	00000010 NVIC_ICPR1_fields
08004ee4  w    F .text	00000002 NMI_Handler
08001ed8 g     F .text	00000018 HAL_NVIC_EnableIRQ
08017348 g       .init_array	00000000 __exidx_end
08005338 g     F .text	00000064 __strtok_r
08004ee4  w    F .text	00000002 EXTI3_IRQHandler
08001d28 g     F .text	0000006c HAL_RCC_GetSysClockFreq
08004698 g     F .text	0000001c BSP_LED_Off
08016a0c g     O .rodata	00000010 DMA1_CNDTR5_fields
0800c94c g     O .rodata	000000a0 TIM8_CCER_fields
0800d1d4 g     O .rodata	00000108 CAN_F8R2_fields
08017e24 g       .parsetable	00000000 _parsetable_end
080118f0 g     O .rodata	00000050 RCC_AHBRSTR_fields
08004ef4 g     F .text	0000000c __errno
08008680 g     O .rodata	00000010 RTC_BKP6R_fields
08008ca4 g     O .rodata	00000030 CAN_TI2R_fields
08003b4c g     F .text	00000218 USBD_StdDevReq
08003178 g     F .text	00000090 HAL_I2C_Init
08010f2c g     O .rodata	00000010 NVIC_ISER2_fields
08017e0c g     O .parsetable	0000000c CmdWE
08003208  w    F .text	00000002 HAL_I2C_MspDeInit
0800bd04 g     O .rodata	00000028 CAN_RDH0R_fields
0800e4a0 g     O .rodata	00000028 FPU_FPDSCR_fields
08004368 g     F .text	0000000c USBD_VCP_DeviceDescriptor
08001dcc  w    F .text	00000002 HAL_MspInit
0800a090 g     O .rodata	00000108 CAN_F0R2_fields
08007a9c g     O .rodata	00000010 TSC_IOG8CR_fields
08004300 g     F .text	00000026 USBD_LL_IsStallEP
0801253c g     O .rodata	00000108 CAN_F0R1_fields
0800d2dc g     O .rodata	00000028 TIM15_SMCR_fields
080042b4 g     F .text	0000000e USBD_LL_Start
08004894 g     F .text	00000048 COMPASSACCELERO_IO_ITConfig
08004958 g     F .text	00000030 BSP_ACCELERO_Init
08003940 g     F .text	0000000a USBD_Start
08000972 g     F .text	0000000a _fstat_r
08011288 g     O .rodata	00000050 TIM8_CR1_fields
0800f220 g     O .rodata	00000010 Flash_AR_fields
0800b348 g     O .rodata	00000108 CAN_F2R1_fields
0800e178 g     O .rodata	00000060 COMP_COMP4_CSR_fields
08009814 g     O .rodata	00000048 GPIOB_AFRH_fields
08006c70 g       .text	00000000 _etext
0800e130 g     O .rodata	00000018 EXTI_PR2_fields
0800f058 g     O .rodata	00000030 USB_FS_FNR_fields
20000a4c g       .bss	00000000 _sbss
0800dec0 g     O .rodata	00000060 COMP_registers
08011148 g     O .rodata	00000108 CAN_F4R2_fields
08004364 g     F .text	00000002 USBD_static_free
0800d8e0 g     O .rodata	00000010 DMA1_CMAR1_fields
0800b0cc g     O .rodata	00000068 TIM2_DIER_fields
0800bf24 g     O .rodata	00000010 TSC_IOG1CR_fields
0801301c g     O .rodata	00000028 TIM17_CCER_fields
08012e14 g     O .rodata	00000010 TIM8_RCR_fields
0800f648 g     O .rodata	00000018 TIM16_CNT_fields
0800aec4 g     O .rodata	00000108 GPIOB_BSRR_fields
0800c3e4 g     O .rodata	00000108 CAN_F16R2_fields
08009e88 g     O .rodata	00000020 ADC1_OFR1_fields
08011ae8 g     O .rodata	00000108 CAN_F24R2_fields
0800b698 g     O .rodata	00000010 RTC_BKP23R_fields
0800ecc0 g     O .rodata	00000010 TIM15_CCR2_fields
08009014 g     O .rodata	000000a0 ADC1_CFGR_fields
08008ac0 g     O .rodata	00000010 RTC_BKP13R_fields
08003932 g     F .text	0000000e USBD_RegisterClass
0800c64c g     O .rodata	00000108 CAN_F20R1_fields
0800c4ec g     O .rodata	00000068 USART1_ICR_fields
08017028 g     O .rodata	00000108 CAN_F25R2_fields
08013044 g     O .rodata	00000010 TSC_IOG4CR_fields
0800c754 g     O .rodata	00000108 CAN_F27R2_fields
08016f98 g     O .rodata	00000080 TIM8_SR_fields
08007f3c g     O .rodata	00000058 USB_FS_ISTR_fields
08010d84 g     O .rodata	00000010 DMA1_CMAR2_fields
08009a34 g     O .rodata	00000010 RTC_BKP26R_fields
0800d950 g     O .rodata	00000030 ADC1_SQR2_fields
0800ce84 g     O .rodata	00000018 TIM17_CNT_fields
080098e4 g     O .rodata	00000010 WWDG_SR_fields
08001f1c g     F .text	00000170 HAL_GPIO_Init
0800b254 g     O .rodata	0000009c EXTI_registers
08003af0 g     F .text	00000006 USBD_LL_SetSpeed
20000188 g     O .data	00000004 BUTTON_PORT
08004988 g     F .text	00000014 BSP_ACCELERO_GetXYZ
0800b678 g     O .rodata	00000010 NVIC_ICTR_fields
08008968 g     O .rodata	00000010 TIM6_ARR_fields
0800bd3c g     O .rodata	000000b8 CAN_TSR_fields
08000840 g     F .text	000000a4 DumpBuffer
0800d14c g     O .rodata	00000088 GPIOA_IDR_fields
080079bc g     O .rodata	00000058 USB_FS_USB_EP3R_fields
08004234 g     F .text	00000002 HAL_PCD_ResumeCallback
080002a4 g     F .text	00000134 memcpy
080120b4 g     O .rodata	00000108 CAN_F7R2_fields
08011ca0 g     O .rodata	00000018 TIM1_CNT_fields
080047a4 g     F .text	00000044 GYRO_IO_Write
080050ac g     F .text	00000112 setvbuf
080003d8 g     F .text	0000005c CmdLED
20000a4c g     O .data	00000000 .hidden __TMC_END__
0800b4e8 g     O .rodata	00000080 TIM1_SR_fields
08009f60 g     O .rodata	00000028 NVIC_IPR13_fields
08008b80 g     O .rodata	00000010 TIM15_PSC_fields
08003d94 g     F .text	000000b4 USBD_StdEPReq
0800573c g     F .text	0000000c _cleanup_r
0800fa2c g     O .rodata	00000048 GPIOA_AFRH_fields
08010f84 g     O .rodata	00000018 DAC_DHR12RD_fields
08011328 g     O .rodata	00000060 COMP_COMP2_CSR_fields
08010f9c g     O .rodata	00000080 TIM8_DIER_fields
08016d4c g     O .rodata	00000018 ADC1_DIFSEL_fields
080046b4 g     F .text	00000074 BSP_PB_Init
08004ee4  w    F .text	00000002 USB_HP_CAN_TX_IRQHandler
08004ee4  w    F .text	00000002 EXTI0_IRQHandler
0801272c g     O .rodata	00000018 TIM8_OR_fields
08004ee4  w    F .text	00000002 I2C2_EV_IRQHandler
08008c64 g     O .rodata	00000028 CAN_TDH0R_fields
0800b460 g     O .rodata	00000058 USB_FS_USB_EP4R_fields
0800e100 g     O .rodata	00000030 WWDG_registers
08007d1c g     O .rodata	00000010 TIM17_RCR_fields
0800509c g     F .text	00000010 puts
08003ee4 g     F .text	00000016 USBD_CtlSendStatus
08004ee4  w    F .text	00000002 FPU_IRQHandler
08001e34  w    F .text	0000001a HAL_Delay
08003d64 g     F .text	00000030 USBD_StdItfReq
0800b450 g     O .rodata	00000010 TIM8_CCR4_fields
20000020 g     O .data	00000004 SystemCoreClock
08011cb8 g     O .rodata	000000e4 TIM15_registers
08002742 g     F .text	00000158 HAL_PCD_EP_Transmit
08000280 g     F .text	00000012 my_Tick
0800e398 g     O .rodata	00000108 CAN_F3R1_fields
08003b0e g     F .text	00000028 USBD_ParseSetupRequest
0800f390 g     O .rodata	00000018 TIM2_CCR1_fields
0800c20c g     O .rodata	00000018 DAC_SWTRIGR_fields
08004ee4  w    F .text	00000002 TIM1_UP_TIM16_IRQHandler
0800ad64 g     O .rodata	00000108 CAN_F13R1_fields
08005de8 g     F .text	00000010 malloc
0800d6b8 g     O .rodata	00000010 IWDG_RLR_fields
08002ec8 g     F .text	00000022 PCD_ReadPMA
0800045c g     F .text	00000054 CmdGyro
08012cf4 g     O .rodata	00000018 CAN_FMR_fields
08016ddc g     O .rodata	0000003c OPAMP_registers
08010b14 g     O .rodata	00000010 DMA1_CNDTR4_fields
0801249c g     O .rodata	00000010 NVIC_IABR1_fields
08012374 g     O .rodata	00000030 ADC1_2_registers
20000134 g     O .data	0000001c VCP_Desc
08011e24 g     O .rodata	000000d8 EXTI_PR1_fields
08004ee4  w    F .text	00000002 UsageFault_Handler
08010644 g     O .rodata	00000028 TIM8_CCR5_fields
08004ee4  w    F .text	00000002 ADC1_2_IRQHandler
20000e7c g     O .bss	00000004 __malloc_top_pad
20000ef8 g     O .bss	00000050 input
08011388 g     O .rodata	00000108 CAN_F4R1_fields
0800f040 g     O .rodata	00000018 ADC1_TR3_fields
0800b568 g     O .rodata	00000010 DMA1_CPAR2_fields
080098f4 g     O .rodata	00000050 TIM16_DIER_fields
0800208c g     F .text	0000000c HAL_GPIO_ReadPin
0800e0d0 g     O .rodata	00000010 NVIC_ICER2_fields
080054d4 g     F .text	0000001a strtoul
200013e8 g     O .bss	00000004 BuffLength
080098d4 g     O .rodata	00000010 TIM8_CCR1_fields
200013ec g     O .bss	0000006c UartHandle
080128f4 g     O .rodata	00000108 CAN_F9R2_fields
08010290 g     O .rodata	00000010 DAC_DHR12L2_fields
08005a88 g     F .text	00000314 __sfvwrite_r
08003af6 g     F .text	00000018 USBD_LL_SOF
20000000 g       .data	00000000 _sdata
08004ee4  w    F .text	00000002 SPI1_IRQHandler
0800e508 g     O .rodata	00000030 CAN_TI0R_fields
08004ee4  w    F .text	00000002 CAN_SCE_IRQHandler
08012a64 g     O .rodata	00000050 ADC1_SMPR2_fields
0800f558 g     O .rodata	00000028 NVIC_IPR4_fields
08000938 g     F .text	00000034 _sbrk_r
08008a98 g     O .rodata	00000028 NVIC_IPR18_fields
08004144 g     F .text	0000009c HAL_PCD_MspInit
080104bc g     O .rodata	00000018 TIM6_DIER_fields
08009664 g     O .rodata	00000068 TIM1_CCMR1_Output_fields
080168dc g     O .rodata	000000b8 USART1_ISR_fields
08004ee4  w    F .text	00000002 TIM6_DAC_IRQHandler
0800a488 g     O .rodata	00000070 I2C1_CR2_fields
0800e7e8 g     O .rodata	00000010 TIM8_CCR2_fields
08002cfc g     F .text	000000a2 HAL_PCD_EP_SetStall
08000b18 g     F .text	0000000a _read_r
08007b04 g     O .rodata	00000050 TIM1_SMCR_fields
0800ea00 g     O .rodata	00000038 CAN_ESR_fields
08003908 g     F .text	0000002a USBD_Init
080114b0 g     O .rodata	00000088 GPIOB_BRR_fields
20001170 g     O .bss	00000178 hpcd
08006ae0 g     F .text	00000082 _fclose_r
0800f4d0 g     O .rodata	00000020 ADC1_OFR2_fields
08008be0 g     O .rodata	00000018 TIM2_ARR_fields
08004830 g     F .text	00000064 COMPASSACCELERO_IO_Init
20000e78 g     O .bss	00000004 __malloc_max_sbrked_mem
080130bc g     O .rodata	00000108 CAN_F9R1_fields
0800f230 g     O .rodata	00000040 RTC_DR_fields
08011c08 g     O .rodata	00000010 TIM1_CCR1_fields
08001ef0 g     F .text	0000002c HAL_SYSTICK_Config
080109fc g     O .rodata	00000010 Flash_OPTKEYR_fields
0800bb04 g     O .rodata	00000020 ADC1_OFR4_fields
2000116c g     O .bss	00000004 USBDDataIn
08004ee4  w    F .text	00000002 TIM8_UP_IRQHandler
20000150 g     O .data	0000001a USBD_StringSerial
0800c04c g     O .rodata	00000108 CAN_F25R1_fields
08012e54 g     O .rodata	00000020 SPI1_I2SPR_fields
0801054c g     O .rodata	00000010 ADC1_JDR1_fields
08011128 g     O .rodata	00000010 IWDG_KR_fields
080123ec g     O .rodata	00000058 USB_FS_USB_EP0R_fields
080048dc g     F .text	0000003c COMPASSACCELERO_IO_Write
0800e808 g     O .rodata	00000108 CAN_F23R2_fields
0800e568 g     O .rodata	00000048 CRC_registers
0800acbc g     O .rodata	000000a8 USART1_CR1_fields
0800b6d8 g     O .rodata	00000264 RTC_registers
0800be1c g     O .rodata	00000108 CAN_F5R2_fields
0800aae0 g     O .rodata	00000030 TIM17_CR2_fields
08017348 g       .init_array	00000000 __exidx_start
0800a398 g     O .rodata	00000020 TIM16_CCMR1_Input_fields
08008f84 g     O .rodata	00000010 Flash_KEYR_fields
08004bee g     F .text	0000001c LSM303DLHC_AccZClickITConfig
0800eed0 g     O .rodata	00000068 TIM8_CCMR2_Output_fields
080097e4 g     O .rodata	00000030 PWR_CSR_fields
08011a70 g     O .rodata	00000018 RTC_ALRMASSR_fields
200000ac g     O .data	00000043 USBD_CDC_OtherSpeedCfgDesc
080121bc g     O .rodata	00000028 SYSCFG_EXTICR4_fields
0800afe4 g     O .rodata	00000010 NVIC_IABR0_fields
08017340 g     O .rodata	00000004 _global_impure_ptr
0800b194 g     O .rodata	00000048 FPU_MVFR0_fields
08010c74 g     O .rodata	00000010 TIM16_RCR_fields
08006510 g     F .text	000003de _realloc_r
08004f34 g     F .text	0000005a __libc_init_array
08003ed2 g     F .text	00000012 USBD_CtlContinueRx
08012094 g     O .rodata	00000010 RTC_BKP12R_fields
08008468 g     O .rodata	00000018 USART1_GTPR_fields
08002166 g     F .text	00000346 HAL_PCD_EP_Open
08004ee4  w    F .text	00000002 DMA2_Channel2_IRQHandler
08004ee4  w    F .text	00000002 DMA1_Channel4_IRQHandler
080096dc g     O .rodata	00000018 TIM1_OR_fields
08007a14 g     O .rodata	00000088 GPIOB_PUPDR_fields
0800289a g     F .text	00000462 HAL_PCD_IRQHandler
080005b0 g     F .text	00000020 CmdR
08012d44 g     O .rodata	00000010 TIM1_CCR4_fields
0800d8a8 g     O .rodata	00000028 CAN_TDL1R_fields
08011300 g     O .rodata	00000028 NVIC_IPR7_fields
08004d8a g     F .text	0000002e L3GD20_FilterCmd
08011de4 g     O .rodata	00000010 TIM17_DMAR_fields
0800320a g     F .text	0000002e HAL_I2C_DeInit
080104a4 g     O .rodata	00000018 TIM15_CNT_fields
080035aa g     F .text	000000a4 HAL_SPI_Init
0800a650 g     O .rodata	00000010 RTC_BKP10R_fields
0800b134 g     O .rodata	00000050 CAN_MSR_fields
0800f0e8 g     O .rodata	000000a8 RCC_registers
08006c58 g     F .text	00000000 _init
0800bdf4 g     O .rodata	00000028 CAN_TDL0R_fields
0800e4c8 g     O .rodata	00000010 DAC_DHR8R2_fields
0800fa74 g     O .rodata	00000098 RCC_APB1RSTR_fields
080049e0 g     F .text	00000014 BSP_GYRO_GetXYZ
0800a198 g     O .rodata	00000010 RTC_BKP0R_fields
0800fe20 g     O .rodata	00000438 CAN_registers
08017da0 g       .parsetable	00000000 _parsetable_start
0800bc74 g     O .rodata	00000068 DMA1_CCR5_fields
0800b338 g     O .rodata	00000010 RTC_BKP8R_fields
0800a8b8 g     O .rodata	000000d8 TSC_registers
0800e1d8 g     O .rodata	00000038 TIM2_CCMR2_Input_fields
080042e4 g     F .text	0000000e USBD_LL_StallEP
080092b4 g     O .rodata	00000010 NVIC_ICER1_fields
08011df4 g     O .rodata	00000030 TIM16_EGR_fields
08017df4 g     O .parsetable	0000000c CmdRE
080035a8  w    F .text	00000002 HAL_SPI_MspInit
0801039c g     O .rodata	00000108 CAN_F8R1_fields
08004ee4  w    F .text	00000002 USART3_IRQHandler
0800d778 g     O .rodata	00000108 CAN_F21R1_fields
0800ae6c g     O .rodata	00000058 RCC_CSR_fields
080043a8 g     F .text	0000003c USBD_VCP_SerialStrDescriptor
0800dce8 g     O .rodata	00000088 GPIOA_OTYPER_fields
08013074 g     O .rodata	00000018 DAC_DHR12LD_fields
08009d48 g     O .rodata	00000038 TIM16_SR_fields
0800fb0c g     O .rodata	00000144 TIM1_registers
08004f00 g     F .text	00000032 __libc_fini_array
080126ec g     O .rodata	00000040 ADC1_JSQR_fields
20001c94 g       .bss	00000000 _ebss
08001350 g     F .text	00000030 CmdTest
08004918 g     F .text	00000040 COMPASSACCELERO_IO_Read
200001dc g     O .data	0000002c L3gd20Drv
0800e238 g     O .rodata	00000058 FPU_CPACR_fields
08004ee4  w    F .text	00000002 DMA1_Channel7_IRQHandler
0800e710 g     O .rodata	00000028 CAN_TDL2R_fields
08003334 g     F .text	00000108 HAL_I2C_Mem_Read
080093e4 g     O .rodata	00000048 GPIOA_AFRL_fields
08004e94  w    F .text	00000038 Reset_Handler
20000024 g     O .data	00000043 USBD_CDC_CfgFSDesc
08016b9c g     O .rodata	00000010 RTC_BKP29R_fields
0800499c g     F .text	00000044 BSP_GYRO_Init
0800916c g     O .rodata	00000028 NVIC_IPR0_fields
0800d9c0 g     O .rodata	00000088 GPIOA_ODR_fields
0800b578 g     O .rodata	00000028 NVIC_IPR15_fields
080096cc g     O .rodata	00000010 TIM1_CCR2_fields
0800ab44 g     O .rodata	000000d8 EXTI_RTSR1_fields
0800bc64 g     O .rodata	00000010 DAC_DOR2_fields
0800d8d0 g     O .rodata	00000010 CRC_DR_fields
080091cc g     O .rodata	00000088 GPIOB_OSPEEDR_fields
08017de8 g     O .parsetable	0000000c CmdLEDE
08004ee4  w    F .text	00000002 UART5_IRQHandler
08000df8 g     F .text	0000003c DecodePeripheral
08011dac g     O .rodata	00000028 SYSCFG_EXTICR1_fields
08007e34 g     O .rodata	00000108 CAN_F11R2_fields
08004ee4  w    F .text	00000002 ADC3_IRQHandler
0800d6c8 g     O .rodata	00000040 RTC_TSTR_fields
0800e9b0 g     O .rodata	00000050 TIM2_CR1_fields
08001df4 g     F .text	00000024 HAL_Init
0800d394 g     O .rodata	00000108 CAN_F1R2_fields
080064b8 g     F .text	00000058 _putc_r
08003eb2 g     F .text	00000020 USBD_CtlPrepareRx
0800cf24 g     O .rodata	00000010 RTC_BKP17R_fields
0800fc50 g     O .rodata	00000028 CAN_RDL1R_fields
0800a670 g     O .rodata	00000108 CAN_F23R1_fields
08003650 g     F .text	0000002e HAL_SPI_DeInit
08004ee4  w    F .text	00000002 TIM4_IRQHandler
0800bb4c g     O .rodata	00000108 CAN_F18R1_fields
08012d54 g     O .rodata	000000a8 USB_FS_registers
0801300c g     O .rodata	00000010 TIM8_CCR3_fields
08010a0c g     O .rodata	00000108 CAN_F13R2_fields
08006e42 g     O .rodata	00000008 LEDs
0800f190 g     O .rodata	00000038 TIM2_CCMR1_Input_fields
08017018 g     O .rodata	00000010 DAC_DHR12R1_fields
080132d4 g     O .rodata	00000030 I2C1_OAR1_fields
0800435c g     F .text	00000008 USBD_static_malloc
080092d4 g     O .rodata	00000028 CAN_RF0R_fields
08004ee4  w    F .text	00000002 CAN_RX1_IRQHandler
08004ee4  w    F .text	00000002 DMA2_Channel1_IRQHandler
080092c4 g     O .rodata	00000010 RTC_BKP7R_fields
0800dd70 g     O .rodata	00000018 ADC1_TR1_fields
08012c94 g     O .rodata	00000010 DMA1_CNDTR7_fields
080040ee g     F .text	0000002e USBD_CDC_TransmitPacket
2000018c g     O .data	00000004 I2cxTimeout
0800bc54 g     O .rodata	00000010 TSC_IOG5CR_fields
0800c5b4 g     O .rodata	00000010 DAC_DHR12R2_fields
0800e4e8 g     O .rodata	00000010 RTC_BKP18R_fields
08000250 g     F .text	0000002e mytest
0800a660 g     O .rodata	00000010 DMA1_CMAR6_fields
0800c57c g     O .rodata	00000038 TIM15_CCMR1_Input_fields
080004b0 g     F .text	0000002c CmdButton
00000000  w      *UND*	00000000 __deregister_frame_info
08003efa g     F .text	00000016 USBD_CtlReceiveStatus
0800ba64 g     O .rodata	00000018 TIM2_CCR4_fields
20001c94 g       ._user_heap_stack	00000000 end
2000016c g     O .data	00000008 LineCoding
0800b1dc g     O .rodata	00000078 SPI1_CR1_fields
08004ee4  w    F .text	00000002 I2C1_EV_IRQHandler
0800fda8 g     O .rodata	00000078 SPI1_registers
080042c2 g     F .text	00000014 USBD_LL_OpenEP
0800f4f0 g     O .rodata	00000018 TIM8_DCR_fields
08000e84 g     F .text	00000054 DecodePrintRegisters
0800dbf0 g     O .rodata	00000070 USB_FS_USB_CNTR_fields
0800c17c g     O .rodata	00000090 USART1_registers
08004d20 g     F .text	0000003c L3GD20_DisableIT
080096f4 g     O .rodata	00000010 USART1_TDR_fields
0800f984 g     O .rodata	00000080 RCC_APB1ENR_fields
0800364e  w    F .text	00000002 HAL_SPI_MspDeInit
08013304 g     O .rodata	00000010 DMA1_CNDTR2_fields
0801101c g     O .rodata	00000078 CAN_IER_fields
080124ac g     O .rodata	00000068 DMA1_CCR1_fields
080128e4 g     O .rodata	00000010 NVIC_ICER0_fields
00000000  w      *UND*	00000000 _ITM_registerTMCloneTable
0800d750 g     O .rodata	00000010 NVIC_ISER1_fields
08003a28 g     F .text	0000008a USBD_LL_DataInStage
08016b8c g     O .rodata	00000010 RTC_BKP31R_fields
0800dba0 g     O .rodata	00000050 TIM1_EGR_fields
08011c38 g     O .rodata	00000068 TIM2_CCMR1_Output_fields
08010dc4 g     O .rodata	00000018 DAC_SR_fields
0800ed90 g     O .rodata	00000018 TIM2_CCR2_fields
08004238 g     F .text	0000007c USBD_LL_Init
08011278 g     O .rodata	00000010 RTC_BKP3R_fields
0800467c g     F .text	0000001c BSP_LED_On
08004c0a g     F .text	00000032 L3GD20_Init
08004ee4  w    F .text	00000002 DMA1_Channel6_IRQHandler
08003b36 g     F .text	00000016 USBD_CtlError
20000068 g     O .data	00000038 USBD_CDC
08003960 g     F .text	0000000e USBD_ClrClassConfig
08016994 g     O .rodata	00000010 RTC_BKP5R_fields
08004ee4  w    F .text	00000002 UART4_IRQHandler
08004ee4  w    F .text	00000002 DMA2_Channel4_IRQHandler
080040c4 g     F .text	0000000e USBD_CDC_RegisterInterface
08005840 g     F .text	00000002 __sfp_lock_acquire
0800635c g     F .text	00000090 memchr
080058ec g     F .text	0000019c _free_r
08004ee4  w    F .text	00000002 TIM3_IRQHandler
08004ee4  w    F .text	00000002 RCC_IRQHandler
08008330 g     O .rodata	00000028 RTC_CALR_fields
0800b184 g     O .rodata	00000010 DAC_DHR12L1_fields
08008430 g     O .rodata	00000038 TIM17_SR_fields
0800dad0 g     O .rodata	00000088 GPIOB_OTYPER_fields
08004ee4  w    F .text	00000002 DMA1_Channel1_IRQHandler
08011f84 g     O .rodata	00000010 RTC_BKP9R_fields
08012e74 g     O .rodata	00000108 CAN_F14R2_fields
080041ee g     F .text	00000012 HAL_PCD_DataOutStageCallback
08004ee4 g       .text	00000002 Default_Handler
20000a48 g     O .data	00000004 __malloc_sbrk_base
08004400 g     F .text	0000001c USBD_VCP_ManufacturerStrDescriptor
0800f430 g     O .rodata	00000090 GPIOA_LCKR_fields
0800c33c g     O .rodata	00000098 RTC_TAFCR_fields
20000174 g     O .data	00000010 USBD_CDC_fops
08012f7c g     O .rodata	00000090 GPIOA_registers
0800ba44 g     O .rodata	00000010 NVIC_ISPR2_fields
08004ee4  w    F .text	00000002 USBWakeUp_RMP_IRQHandler
080104e4 g     O .rodata	00000068 TIM2_CCMR2_Output_fields
080095c4 g     O .rodata	00000090 GPIOB_LCKR_fields
08008f94 g     O .rodata	00000080 TIM8_CR2_fields
08002732 g     F .text	00000010 HAL_PCD_EP_GetRxCount
08008ad0 g     O .rodata	00000038 CAN_BTR_fields
080169a4 g     O .rodata	00000068 DMA1_CCR4_fields
08009b90 g     O .rodata	00000028 NVIC_IPR10_fields
0800c3d4 g     O .rodata	00000010 TIM17_ARR_fields
0800c224 g     O .rodata	00000108 CAN_F12R2_fields
080107c4 g     O .rodata	00000030 USART1_RQR_fields
0800f098 g     O .rodata	00000050 TIM17_DIER_fields
08007ca4 g     O .rodata	00000010 RTC_BKP22R_fields
080107f4 g     O .rodata	00000028 CAN_TDH2R_fields
0800df38 g     O .rodata	00000010 TIM1_RCR_fields
080042f2 g     F .text	0000000e USBD_LL_ClearStallEP
08016f70 g     O .rodata	00000028 NVIC_IPR5_fields
08009a44 g     O .rodata	00000060 Flash_OBR_fields
08004ee4  w    F .text	00000002 EXTI15_10_IRQHandler
0800a408 g     O .rodata	00000020 CAN_TDT1R_fields
08004db8 g     F .text	000000dc L3GD20_ReadXYZAngRate
0800eaf8 g     O .rodata	00000040 RTC_TR_fields
0800f620 g     O .rodata	00000028 NVIC_IPR17_fields
080054f0 g     F .text	000000ac __register_exitproc
080099d4 g     O .rodata	00000060 Flash_CR_fields
0800b608 g     O .rodata	00000060 SPI1_SR_fields
0800b2f0 g     O .rodata	00000048 USB_FS_DADDR_fields
0800bcec g     O .rodata	00000018 EXTI_SWIER2_fields
0800213a g     F .text	0000002c HAL_PCD_SetAddress
0800d928 g     O .rodata	00000028 NVIC_IPR19_fields
0800c85c g     O .rodata	00000010 TIM6_SR_fields
08008490 g     O .rodata	00000108 CAN_F1R1_fields
0801098c g     O .rodata	00000060 DES_registers
080114a0 g     O .rodata	00000010 TIM17_PSC_fields
080083b0 g     O .rodata	00000028 SYSCFG_EXTICR2_fields
0800cd6c g     O .rodata	00000010 SPI1_CRCPR_fields
08004a42 g     F .text	0000001e LSM303DLHC_AccFilterConfig
08001a2c g     F .text	000002fc HAL_RCC_ClockConfig
08001e50 g     F .text	00000024 HAL_NVIC_SetPriorityGrouping
20000010 g     O .data	00000004 Commands
080129fc g     O .rodata	00000018 ADC1_TR2_fields
20000e80 g     O .bss	00000028 __malloc_current_mallinfo
08004b6c g     F .text	0000001e LSM303DLHC_AccFilterClickCmd
0800e558 g     O .rodata	00000010 RTC_TSSSR_fields
080006cc g     F .text	0000012c TaskInput
0800c03c g     O .rodata	00000010 TIM6_CR2_fields
08010b8c g     O .rodata	00000058 RCC_CR_fields
0800dd88 g     O .rodata	000000e8 CAN_FM1R_fields
0800e910 g     O .rodata	00000010 TIM1_CCR6_fields
0800f580 g     O .rodata	000000a0 USART1_CR2_fields
080106b4 g     O .rodata	00000068 TIM1_BDTR_fields
080051c0 g     F .text	00000046 strcasecmp
080081e0 g     O .rodata	00000010 IWDG_WINR_fields
0800de70 g     O .rodata	00000050 ADC1_SMPR1_fields
080047e8 g     F .text	00000048 GYRO_IO_Read
08000298 g     F .text	00000004 my_Init
0800b6a8 g     O .rodata	00000020 I2C1_OAR2_fields
08012744 g     O .rodata	00000108 CAN_F26R1_fields
0800539c g     F .text	00000136 _strtoul_r
0800ef38 g     O .rodata	00000010 CRC_POL_fields
08016bac g     O .rodata	00000010 DMA1_CMAR4_fields
08004ee4  w    F .text	00000002 TIM7_IRQHandler
08004c84 g     F .text	0000005c L3GD20_INT1InterruptConfig
08004232 g     F .text	00000002 HAL_PCD_SuspendCallback
0801082c g     O .rodata	00000010 DMA1_CPAR3_fields
0800c63c g     O .rodata	00000010 RTC_BKP14R_fields
08003f70 g     F .text	0000000c USBD_CDC_GetDeviceQualifierDescriptor
0800096c g     F .text	00000006 _close_r
080078f4 g     O .rodata	00000010 SPI1_DR_fields
08008f54 g     O .rodata	00000020 RCC_CFGR2_fields
08008a80 g     O .rodata	00000018 TIM15_DCR_fields
08008b90 g     O .rodata	00000020 Flash_ACR_fields
08016cc4 g     O .rodata	00000010 CRC_IDR_fields
200001b0 g     O .data	0000002c Lsm303dlhcDrv
0800ba54 g     O .rodata	00000010 DMA1_CPAR5_fields
0801226c g     O .rodata	00000108 CAN_F18R2_fields
0801066c g     O .rodata	00000048 IWDG_registers
08005324 g     F .text	00000012 strtok
08017ddc g     O .parsetable	0000000c CmdGyroE
08009574 g     O .rodata	00000010 IWDG_PR_fields
0800ec98 g     O .rodata	00000028 NVIC_IPR11_fields
0800df48 g     O .rodata	00000058 COMP_COMP7_CSR_fields
080082f8 g     O .rodata	00000028 CAN_RF1R_fields
08000a54 g     F .text	0000007c TerminalInit
08006a18 g     F .text	000000c6 __swsetup_r
0800ab34 g     O .rodata	00000010 TIM8_ARR_fields
08004ee4  w    F .text	00000002 EXTI9_5_IRQHandler
08003902 g     F .text	00000006 HAL_SPI_GetState
0800a7a0 g     O .rodata	00000010 ADC1_DR_fields
08004ee4  w    F .text	00000002 RTC_WKUP_IRQHandler
08016b74 g     O .rodata	00000018 USART1_BRR_fields
08012444 g     O .rodata	00000058 TIM15_CCMR1_Output_fields
2000063c g     O .data	00000408 __malloc_av_
0800f2f0 g     O .rodata	00000090 SYSCFG_CFGR1_fields
08000b22 g     F .text	00000012 TerminalReadNonBlock
0801309c g     O .rodata	00000020 CAN_TDT0R_fields
080008e4 g     F .text	00000054 CmdDump
080068f0 g     F .text	00000022 __sread
0800d990 g     O .rodata	00000030 TIM16_CCMR1_Output_fields
08010d94 g     O .rodata	00000020 WWDG_CFR_fields
08011650 g     O .rodata	000002a0 Peripherals
08011efc g     O .rodata	00000088 GPIOB_ODR_fields
08001e28  w    F .text	0000000c HAL_GetTick
0800ef58 g     O .rodata	00000058 USB_FS_USB_EP5R_fields
0800bf34 g     O .rodata	00000108 CAN_F11R1_fields
080064b0 g     F .text	00000002 __malloc_lock
0801081c g     O .rodata	00000010 NVIC_ISPR0_fields
00000000  w      *UND*	00000000 _ITM_deregisterTMCloneTable
08009254 g     O .rodata	00000060 ADC1_ISR_fields
0800985c g     O .rodata	00000050 FPU_FPCCR_fields
08012dfc g     O .rodata	00000018 TSC_ICR_fields
08004a7e g     F .text	000000ee LSM303DLHC_AccReadXYZ
08009ee8 g     O .rodata	00000010 NVIC_IABR2_fields
08005710 g     F .text	0000002c _fflush_r
08000b34 g     F .text	00000012 TerminalReadAnyNonBlock
080043e4 g     F .text	0000001c USBD_VCP_ProductStrDescriptor
0801341c g     O .rodata	00000088 GPIOA_PUPDR_fields
08004ee4  w    F .text	00000002 SPI2_IRQHandler
080112d8 g     O .rodata	00000010 RTC_BKP21R_fields
08017215 g     O .rodata	00000012 hUSBDDeviceDesc
08007c74 g     O .rodata	00000030 RTC_TSDR_fields
08000ce4 g     F .text	0000000c USB_LP_CAN_RX0_IRQHandler
08010e44 g     O .rodata	00000050 RCC_CFGR3_fields
08004f90 g     F .text	00000094 memset
08004ee4  w    F .text	00000002 MemManage_Handler
080004e8 g     F .text	0000009c main
0801083c g     O .rodata	00000108 TSC_IOSCR_fields
08007780 g     O .rodata	00000174 DMA1_registers
08004728 g     F .text	00000014 BSP_PB_GetState
0800ece0 g     O .rodata	00000028 SYSCFG_EXTICR3_fields
20000e74 g     O .bss	00000004 __malloc_max_total_mem
0800b668 g     O .rodata	00000010 ADC1_JDR3_fields
0800ec88 g     O .rodata	00000010 SPI1_TXCRCR_fields
0800367e g     F .text	00000284 HAL_SPI_TransmitReceive
20000184 g     O .data	00000004 SpixTimeout
08017da0 g       *ABS*	00000000 _siccmram
08016d84 g     O .rodata	00000058 COMP_COMP3_CSR_fields
0800c924 g     O .rodata	00000028 NVIC_IPR9_fields
0800cbb0 g     O .rodata	0000003c DBGMCU_registers
08011250 g     O .rodata	00000028 NVIC_IPR16_fields
0800b93c g     O .rodata	00000108 CAN_F2R2_fields
08004ee4  w    F .text	00000002 SVC_Handler
0800696c g     F .text	00000008 __sclose
08004ee4  w    F .text	00000002 DMA2_Channel5_IRQHandler
0800a2b0 g     O .rodata	000000e8 DMA1_IFCR_fields
08006b64 g     F .text	00000010 fclose
080090e4 g     O .rodata	00000088 TSC_IOGCSR_fields
08000c70 g     F .text	00000074 TerminalInputBufferWrite
08013054 g     O .rodata	00000010 DMA1_CPAR1_fields
0800afcc g     O .rodata	00000018 DES_UID0_fields
08005df8 g     F .text	00000562 _malloc_r
0800eab0 g     O .rodata	00000048 GPIOB_AFRL_fields
08008cd4 g     O .rodata	00000060 ADC1_IER_fields
08009654 g     O .rodata	00000010 DAC_DHR8R1_fields
08010258 g     O .rodata	00000038 TIM1_CCMR1_Input_fields
08008e4c g     O .rodata	00000108 TSC_IOASCR_fields
0800a778 g     O .rodata	00000028 NVIC_IPR20_fields
08005d9c g     F .text	0000004a _fwalk
08003ab2 g     F .text	0000003e USBD_LL_Reset
0800fc78 g     O .rodata	00000020 CAN_RDT1R_fields
0800ce9c g     O .rodata	00000088 GPIOA_BRR_fields
08011548 g     O .rodata	00000108 CAN_F20R2_fields
0800df20 g     O .rodata	00000018 TSC_ISR_fields
00000000  w      *UND*	00000000 __libc_fini
08004350 g     F .text	0000000c USBD_LL_GetRxDataSize
08004ee4  w    F .text	00000002 DMA1_Channel5_IRQHandler
080049f4 g     F .text	00000020 LSM303DLHC_AccInit
08004ee4  w    F .text	00000002 USB_LP_IRQHandler
20001458 g     O .bss	00000800 UserRxBuffer
0800ec40 g     O .rodata	00000048 SPI1_I2SCFGR_fields
080171c4 g     O .rodata	00000004 USBD_LangIDDesc
0800946c g     O .rodata	00000108 CAN_F15R2_fields
08004ee4  w    F .text	00000002 EXTI4_IRQHandler
08010d2c g     O .rodata	00000058 USB_FS_USB_EP2R_fields
20000190 g     O .data	00000020 LED_PORT
08008094 g     O .rodata	00000010 TIM8_CCR6_fields
08004ba8 g     F .text	00000046 LSM303DLHC_AccClickITEnable
080039c8 g     F .text	00000060 USBD_LL_DataOutStage
0800c32c g     O .rodata	00000010 RTC_BKP4R_fields
08005848 g     F .text	000000a2 _malloc_trim_r
08011d9c g     O .rodata	00000010 TSC_IOG7CR_fields
08008320 g     O .rodata	00000010 RTC_BKP16R_fields
0800db58 g     O .rodata	00000030 DBGMCU_CR_fields
0800e538 g     O .rodata	00000020 CAN_RDT0R_fields
08009aa4 g     O .rodata	00000010 ADC1_AWD2CR_fields
0801284c g     O .rodata	00000010 DMA1_CMAR5_fields
0800c154 g     O .rodata	00000028 CAN_RDL0R_fields
0801350c g     O .rodata	00000010 DMA1_CPAR4_fields
08011094 g     O .rodata	0000006c TIM6_registers
08000434 g     F .text	00000028 CmdAccel
0800e228 g     O .rodata	00000010 RTC_BKP11R_fields
0800343c g     F .text	00000006 HAL_I2C_GetState
08001380 g     F .text	00000068 SystemInit
0800f508 g     O .rodata	00000050 TIM16_BDTR_fields
0800dc70 g     O .rodata	00000078 RTC_ALRMBR_fields
0800e6f8 g     O .rodata	00000018 TIM2_DCR_fields
080134b4 g     O .rodata	00000058 ADC1_CR_fields
08006c64 g     F .text	00000000 _fini
08000592 g     F .text	0000001c CmdW
0800212e g     F .text	0000000c HAL_PCD_Start
08004ee4  w    F .text	00000002 TIM1_TRG_COM_TIM17_IRQHandler
0800cbec g     O .rodata	00000028 EXTI_EMR2_fields
08004a14 g     F .text	00000012 LSM303DLHC_AccReadID
080091bc g     O .rodata	00000010 RTC_WUTR_fields
0800ecd0 g     O .rodata	00000010 DMA1_CPAR6_fields
080126dc g     O .rodata	00000010 CRC_INIT_fields
08007ff4 g     O .rodata	00000090 RTC_ISR_fields
08008c8c g     O .rodata	00000018 TIM1_DCR_fields
080086f8 g     O .rodata	00000040 PWR_CR_fields
0800aff4 g     O .rodata	00000038 TIM2_EGR_fields
08004ee8 g     F .text	0000000c atexit
0801285c g     O .rodata	00000088 OPAMP_OPAMP1_CR_fields
08009ab4 g     O .rodata	00000054 FPU_registers
08008d44 g     O .rodata	00000108 EXTI_IMR1_fields
08000c38 g     F .text	00000038 _write_r
0800976c g     O .rodata	00000018 ADC1_SQR4_fields
10000000 g       .data	00000000 _eccmram
08012cb4 g     O .rodata	00000030 ADC1_SQR3_fields
08004ee4  w    F .text	00000002 DMA1_Channel3_IRQHandler
0801324c g     O .rodata	00000088 DBGMCU_APB1FZ_fields
0800e948 g     O .rodata	00000068 SPI1_CR2_fields
08012d1c g     O .rodata	00000018 ADC1_CALFACT_fields
08011490 g     O .rodata	00000010 RTC_BKP28R_fields
08001dce  w    F .text	00000024 HAL_InitTick
08009944 g     O .rodata	00000028 TIM1_CCR5_fields
08004326 g     F .text	0000000e USBD_LL_SetUSBAddress
08012514 g     O .rodata	00000028 NVIC_IPR12_fields
08017228 g     O .rodata	00000010 LED_PIN
20000638 g     O .data	00000004 _impure_ptr
0800e148 g     O .rodata	00000020 CAN_TDT2R_fields
080109ec g     O .rodata	00000010 ADC1_JDR4_fields
08010944 g     O .rodata	00000048 TIM15_CR2_fields
080055b4 g     F .text	0000015a __sflush_r
08008690 g     O .rodata	00000068 RCC_CFGR_fields
08001e18  w    F .text	00000010 HAL_IncTick
080090b4 g     O .rodata	00000030 TIM17_EGR_fields
080042d6 g     F .text	0000000e USBD_LL_CloseEP
08004ee4  w    F .text	00000002 ADC4_IRQHandler
0801071c g     O .rodata	000000a8 RTC_CR_fields
08003ea0 g     F .text	00000012 USBD_CtlContinueSendData
08011f94 g     O .rodata	000000e8 DMA1_ISR_fields
08009d80 g     O .rodata	00000108 CAN_F6R1_fields
08004c3c g     F .text	0000001c L3GD20_ReadID
08004ee4  w    F .text	00000002 WWDG_IRQHandler
08003176  w    F .text	00000002 HAL_I2C_MspInit
08007d2c g     O .rodata	00000108 EXTI_EMR1_fields
0800c554 g     O .rodata	00000028 NVIC_IPR6_fields
0801351c g     O .rodata	00000018 TIM2_CCR3_fields
08010ddc g     O .rodata	00000068 DMA1_CCR6_fields
0800da48 g     O .rodata	00000088 GPIOA_MODER_fields
08010ea4 g     O .rodata	00000088 OPAMP_OPAMP2_CR_fields
0800f270 g     O .rodata	00000080 TIM1_CR2_fields
0800b4d0 g     O .rodata	00000018 RTC_PRER_fields
08004334 g     F .text	0000000e USBD_LL_Transmit
08004ee4  w    F .text	00000002 TIM2_IRQHandler
08000294 g     F .text	00000004 my_Loop
0801269c g     O .rodata	00000028 TIM16_CCER_fields
080020a2 g     F .text	0000008c HAL_PCD_Init
200000f0 g     O .data	00000043 USBD_CDC_CfgHSDesc
0800d760 g     O .rodata	00000018 DES_UID1_fields
08017dd0 g     O .parsetable	0000000c CmdDecodeE
0800a548 g     O .rodata	00000108 CAN_F26R2_fields
20000000 g       .data	00000000 myTickCount
0800eda8 g     O .rodata	00000108 CAN_F6R2_fields
0800a7b0 g     O .rodata	00000108 CAN_F16R1_fields
08008084 g     O .rodata	00000010 RTC_BKP27R_fields
0800e210 g     O .rodata	00000018 EXTI_RTSR2_fields
08012e24 g     O .rodata	00000030 TIM16_CR2_fields
08009bc8 g     O .rodata	00000078 RTC_ALRMAR_fields
08011118 g     O .rodata	00000010 TIM1_ARR_fields
08003e48 g     F .text	0000003c USBD_GetString
08009f88 g     O .rodata	00000108 CAN_F22R2_fields
08007b6c g     O .rodata	00000108 CAN_F24R1_fields
080041e0 g     F .text	0000000e HAL_PCD_SetupStageCallback
08016bbc g     O .rodata	00000108 CAN_F5R1_fields
08004ee4  w    F .text	00000002 COMP7_IRQHandler
20007fff g       *ABS*	00000000 _estack
080005d0 g     F .text	000000fc parse
0800f974 g     O .rodata	00000010 RTC_BKP2R_fields
08004ee4  w    F .text	00000002 COMP1_2_3_IRQHandler
0800eb38 g     O .rodata	00000108 CAN_F17R1_fields
08004ee4  w    F .text	00000002 EXTI1_IRQHandler
0800996c g     O .rodata	00000068 TIM8_BDTR_fields
0800f1c8 g     O .rodata	00000058 USB_FS_USB_EP1R_fields
08007904 g     O .rodata	000000b8 ADC1_2_CSR_fields
0800f088 g     O .rodata	00000010 FPU_FPCAR_fields
20000a4c g       .data	00000000 _edata
0800d49c g     O .rodata	00000144 TIM8_registers
0800b688 g     O .rodata	00000010 RTC_BKP30R_fields
0800eeb0 g     O .rodata	00000020 TIM17_CCMR1_Input_fields
10000000 g       .data	00000000 _sccmram
0800e5b0 g     O .rodata	00000040 TIM16_CR1_fields
08016e18 g     O .rodata	00000108 CAN_F17R2_fields
08009ea8 g     O .rodata	00000040 TIM15_CR1_fields
08000ed8 g     F .text	000001f8 CmdDecode
0800e168 g     O .rodata	00000010 TIM15_RCR_fields
0800ba7c g     O .rodata	00000088 GPIOB_IDR_fields
08007aac g     O .rodata	00000058 TIM1_CCMR3_Output_fields
0800dc60 g     O .rodata	00000010 TIM8_DMAR_fields
08008bf8 g     O .rodata	0000006c Flash_registers
0800cd7c g     O .rodata	00000018 TIM16_DCR_fields
08016b2c g     O .rodata	00000048 RCC_APB2RSTR_fields
080007f8 g     F .text	00000028 fetch_uint32_arg
08011100 g     O .rodata	00000018 RTC_ALRMBSSR_fields
08010f3c g     O .rodata	00000048 SYSCFG_RCR_fields
08004ee4  w    F .text	00000002 USART2_IRQHandler
08012a24 g     O .rodata	00000040 TIM17_CR1_fields
0800f688 g     O .rodata	000001d4 NVIC_registers
08004ee4  w    F .text	00000002 COMP4_5_6_IRQHandler
08006914 g     F .text	00000038 __swrite
080013e8 g     F .text	00000644 HAL_RCC_OscConfig
20000a44 g     O .data	00000004 __malloc_trim_threshold
0800e0e0 g     O .rodata	00000010 TIM17_CCR1_fields
0800ac8c g     O .rodata	00000030 I2C1_TIMINGR_fields
08011538 g     O .rodata	00000010 USB_FS_BTABLE_fields
0800c8fc g     O .rodata	00000028 CAN_TDH1R_fields
0800e738 g     O .rodata	000000b0 I2C1_CR1_fields
08000000 g     O .isr_vector	00000000 g_pfnVectors
08003e84 g     F .text	0000001c USBD_CtlSendData
08011968 g     O .rodata	00000108 CAN_F15R1_fields
08010c84 g     O .rodata	00000018 ADC1_2_CDR_fields
0800bd2c g     O .rodata	00000010 TIM6_PSC_fields
080104d4 g     O .rodata	00000010 RTC_BKP15R_fields
0800ab10 g     O .rodata	00000024 PWR_registers
08011940 g     O .rodata	00000028 Flash_SR_fields
0801308c g     O .rodata	00000010 ADC1_JDR2_fields
0800d898 g     O .rodata	00000010 RTC_BKP20R_fields
20000208 g     O .data	00000004 __ctype_ptr__
0800bcdc g     O .rodata	00000010 DMA1_CNDTR6_fields
080081f0 g     O .rodata	00000108 CAN_F19R2_fields
08004ee4  w    F .text	00000002 I2C2_ER_IRQHandler
0800cd94 g     O .rodata	00000048 ADC1_2_CCR_fields
08004ee4  w    F .text	00000002 DMA1_Channel2_IRQHandler
0800812c g     O .rodata	000000b4 DAC_registers
080131c4 g     O .rodata	00000088 GPIOA_OSPEEDR_fields
08016af4 g     O .rodata	00000038 TIM8_CCMR2_Input_fields
08005844 g     F .text	00000002 __sfp_lock_release
080080a4 g     O .rodata	00000050 TIM17_BDTR_fields
0800f660 g     O .rodata	00000028 CAN_RDH1R_fields
0800ea38 g     O .rodata	00000068 TIM2_CCER_fields
080126c4 g     O .rodata	00000018 DAC_DHR8RD_fields
08000820 g     F .text	00000020 fetch_string_arg
08004614 g     F .text	00000068 BSP_LED_Init
0800d03c g     O .rodata	00000088 GPIOB_MODER_fields
08017dc4 g     O .parsetable	0000000c CmdDumpE
080171b4 g     O .rodata	00000010 PLLMULFactorTable
0800b02c g     O .rodata	000000a0 USART1_CR3_fields
08000d6c g     F .text	00000040 DecodeField
08012214 g     O .rodata	00000028 CAN_RI0R_fields
08004ee4  w    F .text	00000002 TIM8_BRK_IRQHandler
080098ac g     O .rodata	00000028 DBGMCU_APB2FZ_fields
08008f74 g     O .rodata	00000010 TIM1_PSC_fields
08000e34 g     F .text	00000050 DecodePrintPeripherals
0800cddc g     O .rodata	00000040 TIM15_CCER_fields
08017238 g     O .rodata	00000101 _ctype_
0800f380 g     O .rodata	00000010 DMA1_CMAR7_fields
0800bb24 g     O .rodata	00000028 CAN_RI1R_fields
08012b34 g     O .rodata	00000030 SYSCFG_CFGR2_fields
0800c86c g     O .rodata	00000090 RCC_CIR_fields
08017e00 g     O .parsetable	0000000c CmdStatsE
08004ee4  w    F .text	00000002 FLASH_IRQHandler
0800cba0 g     O .rodata	00000010 TIM15_DMAR_fields
08012b64 g     O .rodata	00000018 EXTI_FTSR2_fields
0800cc64 g     O .rodata	00000108 CAN_F10R2_fields
0800ac64 g     O .rodata	00000028 NVIC_IPR3_fields
08012d0c g     O .rodata	00000010 DMA1_CNDTR1_fields
08009594 g     O .rodata	00000030 I2C1_TIMEOUTR_fields
08008b08 g     O .rodata	00000050 TIM15_BDTR_fields
08004374 g     F .text	0000000c USBD_VCP_LangIDStrDescriptor
200012e8 g     O .bss	00000100 USBD_StrDesc
08000b48 g     F .text	000000f0 TerminalOutputBufferWrite
08004ee4  w    F .text	00000002 BusFault_Handler
08004ee4  w    F .text	00000002 USART1_IRQHandler
0800ce1c g     O .rodata	00000058 COMP_COMP1_CSR_fields
08016f20 g     O .rodata	00000050 TIM8_EGR_fields
08006b74 g     F .text	000000e4 __smakebuf_r
0800d708 g     O .rodata	00000048 TIM15_SR_fields
080052c4 g     F .text	0000005e strlen
0800ac1c g     O .rodata	00000048 RCC_APB2ENR_fields
08004ee4  w    F .text	00000002 SPI3_IRQHandler
20001c58 g     O .bss	0000003c TimHandle
0800efb0 g     O .rodata	00000068 DMA1_CCR3_fields
0800a4f8 g     O .rodata	00000050 TIM1_CR1_fields
08011c18 g     O .rodata	00000020 IWDG_SR_fields
08012ab4 g     O .rodata	00000058 USB_FS_USB_EP6R_fields
0800fc98 g     O .rodata	000000d8 TIM16_registers
08002eea  w    F .text	00000002 HAL_PCDEx_SetConnectionState
0800cad4 g     O .rodata	000000cc TIM17_registers
08003238 g     F .text	000000fc HAL_I2C_Mem_Write
080076e0 g     O .rodata	000000a0 TIM1_CCER_fields
0800e290 g     O .rodata	00000108 CAN_F3R2_fields
08009b08 g     O .rodata	00000088 DAC_CR_fields
08004ee4  w    F .text	00000002 I2C1_ER_IRQHandler
08009714 g     O .rodata	00000058 USB_FS_USB_EP7R_fields
0800d304 g     O .rodata	00000090 I2C1_ISR_fields
08007cb4 g     O .rodata	00000068 TIM1_CCMR2_Output_fields
08009194 g     O .rodata	00000028 NVIC_IPR8_fields
080171a4 g     O .rodata	00000010 PredivFactorTable
08012b7c g     O .rodata	00000010 TSC_IOG3CR_fields
08004342 g     F .text	0000000e USBD_LL_PrepareReceive
0800b6c8 g     O .rodata	00000010 DMA1_CNDTR3_fields
08004c58 g     F .text	0000002c L3GD20_RebootCmd
08008860 g     O .rodata	00000108 CAN_F27R1_fields
0800db88 g     O .rodata	00000018 TSC_IER_fields
0800c9ec g     O .rodata	000000e8 CAN_FFA1R_fields
0800b4b8 g     O .rodata	00000018 TIM8_CNT_fields
08012a14 g     O .rodata	00000010 ADC1_AWD3CR_fields
00000000  w      *UND*	00000000 _Jv_RegisterClasses
08012ce4 g     O .rodata	00000010 RTC_BKP25R_fields
0800dfc8 g     O .rodata	00000108 TSC_IOCCR_fields
0800ed08 g     O .rodata	00000088 OPAMP_OPAMP3_CR_fields
080040e2 g     F .text	0000000c USBD_CDC_SetRxBuffer
08016a1c g     O .rodata	000000d8 EXTI_SWIER1_fields
08007fe4 g     O .rodata	00000010 TIM16_ARR_fields
0800d880 g     O .rodata	00000018 DBGMCU_IDCODE_fields
0800fa04 g     O .rodata	00000028 EXTI_IMR2_fields
08010e94 g     O .rodata	00000010 TIM6_EGR_fields
0800f3e8 g     O .rodata	00000010 SPI1_RXCRCR_fields
08016d74 g     O .rodata	00000010 I2C1_PECR_fields
08002662 g     F .text	000000d0 HAL_PCD_EP_Receive
080168bc g     O .rodata	00000020 ADC1_OFR3_fields
0800a428 g     O .rodata	00000060 COMP_COMP6_CSR_fields
0800e4d8 g     O .rodata	00000010 RTC_BKP1R_fields
08010b24 g     O .rodata	00000068 TIM8_CCMR1_Output_fields
080105b4 g     O .rodata	00000090 GPIOB_registers
08000dac g     F .text	0000004c DecodeRegister
0800cc14 g     O .rodata	00000050 TIM8_SMCR_fields
08000cf0 g     F .text	00000040 DecodeReadRegister
00000000  w      *UND*	00000000 __register_frame_info
080083d8 g     O .rodata	00000058 CAN_MCR_fields
08008480 g     O .rodata	00000010 DAC_DOR1_fields
08000ad0 g     F .text	00000048 TerminalRead
0800b5a0 g     O .rodata	00000068 TSC_CR_fields
08009584 g     O .rodata	00000010 TIM2_DMAR_fields
080080f4 g     O .rodata	00000038 TIM8_CCMR1_Input_fields
08004b8a g     F .text	0000001e LSM303DLHC_AccIT1Enable
08008978 g     O .rodata	00000108 CAN_F12R1_fields
08004ee4  w    F .text	00000002 USBWakeUp_IRQHandler
08016cd4 g     O .rodata	00000010 TIM16_PSC_fields
08010c64 g     O .rodata	00000010 USART1_RDR_fields
0800f3a8 g     O .rodata	00000040 RCC_BDCR_fields
080112e8 g     O .rodata	00000018 TIM17_DCR_fields
080134a4 g     O .rodata	00000010 NVIC_ISPR1_fields
08008d34 g     O .rodata	00000010 NVIC_ICPR2_fields
08017da0 g     O .parsetable	0000000c CmdAccelE
08012b8c g     O .rodata	00000108 CAN_F21R2_fields
080123a4 g     O .rodata	00000010 DES_UID2_fields
080040d2 g     F .text	00000010 USBD_CDC_SetTxBuffer
08009784 g     O .rodata	00000060 SYSCFG_registers
0800d0c4 g     O .rodata	00000088 OPAMP_OPAMP4_CR_fields
08004ee4  w    F .text	00000002 DMA2_Channel3_IRQHandler
0800d5e0 g     O .rodata	000000d8 EXTI_FTSR1_fields
08004438 g     F .text	0000001c USBD_VCP_InterfaceStrDescriptor
0800cf34 g     O .rodata	00000108 CAN_F7R1_fields
0800396e g     F .text	0000005a USBD_LL_SetupStage
080004dc g     F .text	0000000a Error_Handler
08011bf0 g     O .rodata	00000018 WWDG_CR_fields
08004ee4  w    F .text	00000002 EXTI2_TSC_IRQHandler
08009704 g     O .rodata	00000010 NVIC_STIR_fields
08004ee4  w    F .text	00000002 TIM1_BRK_TIM15_IRQHandler
0801055c g     O .rodata	00000058 TIM8_CCMR3_Output_fields



Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	b508      	push	{r3, lr}
 800018a:	f640 204c 	movw	r0, #2636	; 0xa4c
 800018e:	4b07      	ldr	r3, [pc, #28]	; (80001ac <deregister_tm_clones+0x24>)
 8000190:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000194:	1a1b      	subs	r3, r3, r0
 8000196:	2b06      	cmp	r3, #6
 8000198:	d800      	bhi.n	800019c <deregister_tm_clones+0x14>
 800019a:	bd08      	pop	{r3, pc}
 800019c:	f240 0300 	movw	r3, #0
 80001a0:	f2c0 0300 	movt	r3, #0
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d0f8      	beq.n	800019a <deregister_tm_clones+0x12>
 80001a8:	4798      	blx	r3
 80001aa:	e7f6      	b.n	800019a <deregister_tm_clones+0x12>
 80001ac:	20000a4f 	.word	0x20000a4f

080001b0 <register_tm_clones>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	f640 204c 	movw	r0, #2636	; 0xa4c
 80001b6:	f640 234c 	movw	r3, #2636	; 0xa4c
 80001ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80001be:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80001c2:	1a1b      	subs	r3, r3, r0
 80001c4:	109b      	asrs	r3, r3, #2
 80001c6:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 80001ca:	1059      	asrs	r1, r3, #1
 80001cc:	d100      	bne.n	80001d0 <register_tm_clones+0x20>
 80001ce:	bd08      	pop	{r3, pc}
 80001d0:	f240 0200 	movw	r2, #0
 80001d4:	f2c0 0200 	movt	r2, #0
 80001d8:	2a00      	cmp	r2, #0
 80001da:	d0f8      	beq.n	80001ce <register_tm_clones+0x1e>
 80001dc:	4790      	blx	r2
 80001de:	e7f6      	b.n	80001ce <register_tm_clones+0x1e>

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	f640 244c 	movw	r4, #2636	; 0xa4c
 80001e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80001ea:	7823      	ldrb	r3, [r4, #0]
 80001ec:	b973      	cbnz	r3, 800020c <__do_global_dtors_aux+0x2c>
 80001ee:	f7ff ffcb 	bl	8000188 <deregister_tm_clones>
 80001f2:	f240 0300 	movw	r3, #0
 80001f6:	f2c0 0300 	movt	r3, #0
 80001fa:	b12b      	cbz	r3, 8000208 <__do_global_dtors_aux+0x28>
 80001fc:	f646 4058 	movw	r0, #27736	; 0x6c58
 8000200:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000204:	f3af 8000 	nop.w
 8000208:	2301      	movs	r3, #1
 800020a:	7023      	strb	r3, [r4, #0]
 800020c:	bd10      	pop	{r4, pc}
 800020e:	bf00      	nop

08000210 <frame_dummy>:
 8000210:	b508      	push	{r3, lr}
 8000212:	f240 0300 	movw	r3, #0
 8000216:	f2c0 0300 	movt	r3, #0
 800021a:	b14b      	cbz	r3, 8000230 <frame_dummy+0x20>
 800021c:	f646 4058 	movw	r0, #27736	; 0x6c58
 8000220:	f640 2150 	movw	r1, #2640	; 0xa50
 8000224:	f6c0 0000 	movt	r0, #2048	; 0x800
 8000228:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800022c:	f3af 8000 	nop.w
 8000230:	f640 204c 	movw	r0, #2636	; 0xa4c
 8000234:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8000238:	6803      	ldr	r3, [r0, #0]
 800023a:	b12b      	cbz	r3, 8000248 <frame_dummy+0x38>
 800023c:	f240 0300 	movw	r3, #0
 8000240:	f2c0 0300 	movt	r3, #0
 8000244:	b103      	cbz	r3, 8000248 <frame_dummy+0x38>
 8000246:	4798      	blx	r3
 8000248:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800024c:	e7b0      	b.n	80001b0 <register_tm_clones>
 800024e:	bf00      	nop

08000250 <mytest>:
    .type   mytest, %function   @@ - symbol type (not req)
@@ Declaration : int mytest(int x)
@@ Uses r0 for param 0
@@   r0: x
mytest:
    push {lr} 	             @@ initialize the stack
 8000250:	b500      	push	{lr}
    push {r0}
 8000252:	b401      	push	{r0}

    ldr  r1,=LEDaddress
 8000254:	4911      	ldr	r1, [pc, #68]	; (800029c <my_Init+0x4>)
    ldr  r2,[r1]
 8000256:	680a      	ldr	r2, [r1, #0]
    ldrh r3,[r2]             @@ load half byte of r2 value
 8000258:	8813      	ldrh	r3, [r2, #0]
    mov  r0, #0 
 800025a:	f04f 0000 	mov.w	r0, #0

    mov  r3,#0x0100
 800025e:	f44f 7380 	mov.w	r3, #256	; 0x100

08000262 <leds1>:

leds1:

    mov  r0, #0 
 8000262:	f04f 0000 	mov.w	r0, #0
    bl   BSP_PB_GetState           @@ call BSP function
 8000266:	f004 fa5f 	bl	8004728 <BSP_PB_GetState>
    cbz  r0,ledsoff2
 800026a:	b130      	cbz	r0, 800027a <ledsoff2>
    mov  r3,r3,lsl#1
 800026c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    cmp  r3,#0x8800
 8000270:	f5b3 4f08 	cmp.w	r3, #34816	; 0x8800
    bgt  ledsoff2
 8000274:	dc01      	bgt.n	800027a <ledsoff2>
    strh r3,[r2]
 8000276:	8013      	strh	r3, [r2, #0]
    
    b    leds1
 8000278:	e7f3      	b.n	8000262 <leds1>

0800027a <ledsoff2>:
    //strh r3,[r2]

ledsoff2:
    //strh r3,[r2]

    pop  {r3}
 800027a:	bc08      	pop	{r3}
    pop  {pc}
 800027c:	bd00      	pop	{pc}
 800027e:	bf00      	nop

08000280 <my_Tick>:
    .thumb_func             @@ /
    .type   my_Tick, %function   @@ - symbol type (not req)
@@ Declaration : void my_Tick( void )
@@ Uses nothing
my_Tick:
    push {lr}
 8000280:	b500      	push	{lr}
    push {r0-r1}
 8000282:	b403      	push	{r0, r1}
    ldr  r1, =myTickCount
 8000284:	4906      	ldr	r1, [pc, #24]	; (80002a0 <my_Init+0x8>)
    ldr  r0, [r1]
 8000286:	6808      	ldr	r0, [r1, #0]
    add  r0, r0, #1
 8000288:	f100 0001 	add.w	r0, r0, #1
    str  r0, [r1]
 800028c:	6008      	str	r0, [r1, #0]
    pop  {r0-r1}
 800028e:	bc03      	pop	{r0, r1}
    pop  {pc}
 8000290:	bd00      	pop	{pc}
 8000292:	bf00      	nop

08000294 <my_Loop>:
    .thumb_func             @@ /
    .type   my_Loop, % function   @@ - symbol type (not req)
@@ Declaration : void my_Loop( void )
@@ Uses nothing
my_Loop:
    push {lr}
 8000294:	b500      	push	{lr}
//    bl   BSP_LED_Off
    pop  {pc}
 8000296:	bd00      	pop	{pc}

08000298 <my_Init>:
    .thumb_func             @@ /
    .type   my_Init, %function   @@ - symbol type (not req)
@@ Declaration : void my_Init( void )
@@ Uses nothing
my_Init:
    push {lr}
 8000298:	b500      	push	{lr}
    pop  {pc}
 800029a:	bd00      	pop	{pc}
@@   r0: x
mytest:
    push {lr} 	             @@ initialize the stack
    push {r0}

    ldr  r1,=LEDaddress
 800029c:	20000004 	.word	0x20000004
@@ Declaration : void my_Tick( void )
@@ Uses nothing
my_Tick:
    push {lr}
    push {r0-r1}
    ldr  r1, =myTickCount
 80002a0:	20000000 	.word	0x20000000

080002a4 <memcpy>:
 80002a4:	4684      	mov	ip, r0
 80002a6:	ea41 0300 	orr.w	r3, r1, r0
 80002aa:	f013 0303 	ands.w	r3, r3, #3
 80002ae:	d16d      	bne.n	800038c <memcpy+0xe8>
 80002b0:	3a40      	subs	r2, #64	; 0x40
 80002b2:	d341      	bcc.n	8000338 <memcpy+0x94>
 80002b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002b8:	f840 3b04 	str.w	r3, [r0], #4
 80002bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80002c0:	f840 3b04 	str.w	r3, [r0], #4
 80002c4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002c8:	f840 3b04 	str.w	r3, [r0], #4
 80002cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80002d0:	f840 3b04 	str.w	r3, [r0], #4
 80002d4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002d8:	f840 3b04 	str.w	r3, [r0], #4
 80002dc:	f851 3b04 	ldr.w	r3, [r1], #4
 80002e0:	f840 3b04 	str.w	r3, [r0], #4
 80002e4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002e8:	f840 3b04 	str.w	r3, [r0], #4
 80002ec:	f851 3b04 	ldr.w	r3, [r1], #4
 80002f0:	f840 3b04 	str.w	r3, [r0], #4
 80002f4:	f851 3b04 	ldr.w	r3, [r1], #4
 80002f8:	f840 3b04 	str.w	r3, [r0], #4
 80002fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000300:	f840 3b04 	str.w	r3, [r0], #4
 8000304:	f851 3b04 	ldr.w	r3, [r1], #4
 8000308:	f840 3b04 	str.w	r3, [r0], #4
 800030c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000310:	f840 3b04 	str.w	r3, [r0], #4
 8000314:	f851 3b04 	ldr.w	r3, [r1], #4
 8000318:	f840 3b04 	str.w	r3, [r0], #4
 800031c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000320:	f840 3b04 	str.w	r3, [r0], #4
 8000324:	f851 3b04 	ldr.w	r3, [r1], #4
 8000328:	f840 3b04 	str.w	r3, [r0], #4
 800032c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000330:	f840 3b04 	str.w	r3, [r0], #4
 8000334:	3a40      	subs	r2, #64	; 0x40
 8000336:	d2bd      	bcs.n	80002b4 <memcpy+0x10>
 8000338:	3230      	adds	r2, #48	; 0x30
 800033a:	d311      	bcc.n	8000360 <memcpy+0xbc>
 800033c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000340:	f840 3b04 	str.w	r3, [r0], #4
 8000344:	f851 3b04 	ldr.w	r3, [r1], #4
 8000348:	f840 3b04 	str.w	r3, [r0], #4
 800034c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000350:	f840 3b04 	str.w	r3, [r0], #4
 8000354:	f851 3b04 	ldr.w	r3, [r1], #4
 8000358:	f840 3b04 	str.w	r3, [r0], #4
 800035c:	3a10      	subs	r2, #16
 800035e:	d2ed      	bcs.n	800033c <memcpy+0x98>
 8000360:	320c      	adds	r2, #12
 8000362:	d305      	bcc.n	8000370 <memcpy+0xcc>
 8000364:	f851 3b04 	ldr.w	r3, [r1], #4
 8000368:	f840 3b04 	str.w	r3, [r0], #4
 800036c:	3a04      	subs	r2, #4
 800036e:	d2f9      	bcs.n	8000364 <memcpy+0xc0>
 8000370:	3204      	adds	r2, #4
 8000372:	d008      	beq.n	8000386 <memcpy+0xe2>
 8000374:	07d2      	lsls	r2, r2, #31
 8000376:	bf1c      	itt	ne
 8000378:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800037c:	f800 3b01 	strbne.w	r3, [r0], #1
 8000380:	d301      	bcc.n	8000386 <memcpy+0xe2>
 8000382:	880b      	ldrh	r3, [r1, #0]
 8000384:	8003      	strh	r3, [r0, #0]
 8000386:	4660      	mov	r0, ip
 8000388:	4770      	bx	lr
 800038a:	bf00      	nop
 800038c:	2a08      	cmp	r2, #8
 800038e:	d313      	bcc.n	80003b8 <memcpy+0x114>
 8000390:	078b      	lsls	r3, r1, #30
 8000392:	d08d      	beq.n	80002b0 <memcpy+0xc>
 8000394:	f010 0303 	ands.w	r3, r0, #3
 8000398:	d08a      	beq.n	80002b0 <memcpy+0xc>
 800039a:	f1c3 0304 	rsb	r3, r3, #4
 800039e:	1ad2      	subs	r2, r2, r3
 80003a0:	07db      	lsls	r3, r3, #31
 80003a2:	bf1c      	itt	ne
 80003a4:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80003a8:	f800 3b01 	strbne.w	r3, [r0], #1
 80003ac:	d380      	bcc.n	80002b0 <memcpy+0xc>
 80003ae:	f831 3b02 	ldrh.w	r3, [r1], #2
 80003b2:	f820 3b02 	strh.w	r3, [r0], #2
 80003b6:	e77b      	b.n	80002b0 <memcpy+0xc>
 80003b8:	3a04      	subs	r2, #4
 80003ba:	d3d9      	bcc.n	8000370 <memcpy+0xcc>
 80003bc:	3a01      	subs	r2, #1
 80003be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80003c2:	f800 3b01 	strb.w	r3, [r0], #1
 80003c6:	d2f9      	bcs.n	80003bc <memcpy+0x118>
 80003c8:	780b      	ldrb	r3, [r1, #0]
 80003ca:	7003      	strb	r3, [r0, #0]
 80003cc:	784b      	ldrb	r3, [r1, #1]
 80003ce:	7043      	strb	r3, [r0, #1]
 80003d0:	788b      	ldrb	r3, [r1, #2]
 80003d2:	7083      	strb	r3, [r0, #2]
 80003d4:	4660      	mov	r0, ip
 80003d6:	4770      	bx	lr

080003d8 <CmdLED>:
    HAL_IncTick();
    my_Tick();
}

void CmdLED(int mode)
{
 80003d8:	b507      	push	{r0, r1, r2, lr}
  uint32_t led,val;
  int rc;
  if(mode != CMD_INTERACTIVE) {
 80003da:	b9f8      	cbnz	r0, 800041c <CmdLED+0x44>
    return;
  }

  rc = fetch_uint32_arg(&led);
 80003dc:	4668      	mov	r0, sp
 80003de:	f000 fa0b 	bl	80007f8 <fetch_uint32_arg>
  if(rc) {
 80003e2:	b108      	cbz	r0, 80003e8 <CmdLED+0x10>
    printf("Missing LED index\n");
 80003e4:	480f      	ldr	r0, [pc, #60]	; (8000424 <CmdLED+0x4c>)
 80003e6:	e004      	b.n	80003f2 <CmdLED+0x1a>
    return;
  }
    
  rc = fetch_uint32_arg(&val);
 80003e8:	a801      	add	r0, sp, #4
 80003ea:	f000 fa05 	bl	80007f8 <fetch_uint32_arg>
  if(rc) {
 80003ee:	b118      	cbz	r0, 80003f8 <CmdLED+0x20>
    printf("Missing state value, 0 for Off, 1 for On\n");
 80003f0:	480d      	ldr	r0, [pc, #52]	; (8000428 <CmdLED+0x50>)
 80003f2:	f004 fe53 	bl	800509c <puts>
    return;
 80003f6:	e011      	b.n	800041c <CmdLED+0x44>
  }
  
  if((led < 3) || (led > 10)) {
 80003f8:	9900      	ldr	r1, [sp, #0]
 80003fa:	1ecb      	subs	r3, r1, #3
 80003fc:	2b07      	cmp	r3, #7
 80003fe:	d903      	bls.n	8000408 <CmdLED+0x30>
    printf("Led index of %u is out of the range (3..10)\n",
 8000400:	480a      	ldr	r0, [pc, #40]	; (800042c <CmdLED+0x54>)
 8000402:	f000 ff97 	bl	8001334 <printf>
	   (unsigned int)led);
    return;
 8000406:	e009      	b.n	800041c <CmdLED+0x44>
 8000408:	4a09      	ldr	r2, [pc, #36]	; (8000430 <CmdLED+0x58>)
  }

  led -= 3;
  if(val) {
 800040a:	9901      	ldr	r1, [sp, #4]
    printf("Led index of %u is out of the range (3..10)\n",
	   (unsigned int)led);
    return;
  }

  led -= 3;
 800040c:	9300      	str	r3, [sp, #0]
  if(val) {
    BSP_LED_On(LEDs[led]);
 800040e:	5cd0      	ldrb	r0, [r2, r3]
	   (unsigned int)led);
    return;
  }

  led -= 3;
  if(val) {
 8000410:	b111      	cbz	r1, 8000418 <CmdLED+0x40>
    BSP_LED_On(LEDs[led]);
 8000412:	f004 f933 	bl	800467c <BSP_LED_On>
 8000416:	e001      	b.n	800041c <CmdLED+0x44>
  } else {
    BSP_LED_Off(LEDs[led]);
 8000418:	f004 f93e 	bl	8004698 <BSP_LED_Off>
  }

} 
 800041c:	b003      	add	sp, #12
 800041e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000422:	bf00      	nop
 8000424:	08006c70 	.word	0x08006c70
 8000428:	08006c82 	.word	0x08006c82
 800042c:	08006cab 	.word	0x08006cab
 8000430:	08006e42 	.word	0x08006e42

08000434 <CmdAccel>:

ADD_CMD("led",CmdLED,"<index> <state> Turn off/on LED")

void CmdAccel(int mode)
{
 8000434:	b507      	push	{r0, r1, r2, lr}
  int16_t xyz[3];

  if(mode != CMD_INTERACTIVE) {
 8000436:	b958      	cbnz	r0, 8000450 <CmdAccel+0x1c>
    return;
  }

  BSP_ACCELERO_GetXYZ(xyz);
 8000438:	4668      	mov	r0, sp
 800043a:	f004 faa5 	bl	8004988 <BSP_ACCELERO_GetXYZ>

  printf("Accelerometer returns:\n"
 800043e:	4806      	ldr	r0, [pc, #24]	; (8000458 <CmdAccel+0x24>)
 8000440:	f9bd 1000 	ldrsh.w	r1, [sp]
 8000444:	f9bd 2002 	ldrsh.w	r2, [sp, #2]
 8000448:	f9bd 3004 	ldrsh.w	r3, [sp, #4]
 800044c:	f000 ff72 	bl	8001334 <printf>
	 "   Y: %d\n"
	 "   Z: %d\n",
	 xyz[0],xyz[1],xyz[2]);


}
 8000450:	b003      	add	sp, #12
 8000452:	f85d fb04 	ldr.w	pc, [sp], #4
 8000456:	bf00      	nop
 8000458:	08006cd8 	.word	0x08006cd8

0800045c <CmdGyro>:

ADD_CMD("accel", CmdAccel,"                Read Accelerometer");

void CmdGyro(int mode)
{
 800045c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  float xyz[3];

  if(mode != CMD_INTERACTIVE) {
 800045e:	b9f8      	cbnz	r0, 80004a0 <CmdGyro+0x44>
    return;
  }

  BSP_GYRO_GetXYZ(xyz);
 8000460:	a801      	add	r0, sp, #4
 8000462:	f004 fabd 	bl	80049e0 <BSP_GYRO_GetXYZ>

  printf("Gyroscope returns:\n"
	 "   X: %d\n"
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
 8000466:	eddf 7a10 	vldr	s15, [pc, #64]	; 80004a8 <CmdGyro+0x4c>
 800046a:	eddd 6a01 	vldr	s13, [sp, #4]
	 (int)(xyz[1]*256),
 800046e:	ed9d 7a02 	vldr	s14, [sp, #8]
	 (int)(xyz[2]*256));
 8000472:	ed9d 6a03 	vldr	s12, [sp, #12]

  printf("Gyroscope returns:\n"
	 "   X: %d\n"
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
 8000476:	ee66 6aa7 	vmul.f32	s13, s13, s15
	 (int)(xyz[1]*256),
 800047a:	ee27 7a27 	vmul.f32	s14, s14, s15
	 (int)(xyz[2]*256));
 800047e:	ee66 7a27 	vmul.f32	s15, s12, s15
    return;
  }

  BSP_GYRO_GetXYZ(xyz);

  printf("Gyroscope returns:\n"
 8000482:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 8000486:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 800048a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800048e:	4807      	ldr	r0, [pc, #28]	; (80004ac <CmdGyro+0x50>)
 8000490:	ee16 1a90 	vmov	r1, s13
 8000494:	ee17 2a10 	vmov	r2, s14
 8000498:	ee17 3a90 	vmov	r3, s15
 800049c:	f000 ff4a 	bl	8001334 <printf>
	 "   Y: %d\n"
	 "   Z: %d\n",
	 (int)(xyz[0]*256),
	 (int)(xyz[1]*256),
	 (int)(xyz[2]*256));
}
 80004a0:	b005      	add	sp, #20
 80004a2:	f85d fb04 	ldr.w	pc, [sp], #4
 80004a6:	bf00      	nop
 80004a8:	43800000 	.word	0x43800000
 80004ac:	08006d0b 	.word	0x08006d0b

080004b0 <CmdButton>:

ADD_CMD("gyro", CmdGyro,"                Read Gyroscope");

void CmdButton(int mode)
{
 80004b0:	b508      	push	{r3, lr}
  uint32_t button;

  if(mode != CMD_INTERACTIVE) {
 80004b2:	b958      	cbnz	r0, 80004cc <CmdButton+0x1c>
    return;
  }

  button = BSP_PB_GetState(BUTTON_USER);
 80004b4:	f004 f938 	bl	8004728 <BSP_PB_GetState>
  
  printf("Button is currently: %s\n",
 80004b8:	4b05      	ldr	r3, [pc, #20]	; (80004d0 <CmdButton+0x20>)
 80004ba:	4906      	ldr	r1, [pc, #24]	; (80004d4 <CmdButton+0x24>)
 80004bc:	2800      	cmp	r0, #0
 80004be:	bf18      	it	ne
 80004c0:	4619      	movne	r1, r3
 80004c2:	4805      	ldr	r0, [pc, #20]	; (80004d8 <CmdButton+0x28>)
	 button ? "Pressed" : "Released");

  return;
}
 80004c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    return;
  }

  button = BSP_PB_GetState(BUTTON_USER);
  
  printf("Button is currently: %s\n",
 80004c8:	f000 bf34 	b.w	8001334 <printf>
 80004cc:	bd08      	pop	{r3, pc}
 80004ce:	bf00      	nop
 80004d0:	08006d3a 	.word	0x08006d3a
 80004d4:	08006d42 	.word	0x08006d42
 80004d8:	08006d4b 	.word	0x08006d4b

080004dc <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 80004dc:	b508      	push	{r3, lr}
  BSP_LED_On(LED6);
 80004de:	2003      	movs	r0, #3
 80004e0:	f004 f8cc 	bl	800467c <BSP_LED_On>
 80004e4:	e7fe      	b.n	80004e4 <Error_Handler+0x8>
	...

080004e8 <main>:

/* Private function prototypes -----------------------------------------------*/
static void SystemClock_Config(void);

int main(int argc, char **argv)
{
 80004e8:	b510      	push	{r4, lr}
 80004ea:	b090      	sub	sp, #64	; 0x40
{
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_OscInitTypeDef RCC_OscInitStruct;
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004ec:	2301      	movs	r3, #1
 80004ee:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80004f0:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80004f2:	2300      	movs	r3, #0
 80004f4:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004f6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004fa:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80004fc:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 80004fe:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000500:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  
  /* Enable HSE Oscillator and activate PLL with HSE as source */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000504:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000506:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct)!= HAL_OK)
 8000508:	f000 ff6e 	bl	80013e8 <HAL_RCC_OscConfig>
 800050c:	bb10      	cbnz	r0, 8000554 <main+0x6c>
    Error_Handler();
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 800050e:	230f      	movs	r3, #15
 8000510:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000512:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 8000514:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000518:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
 800051a:	4621      	mov	r1, r4
 800051c:	a801      	add	r0, sp, #4
  }

  /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2 
     clocks dividers */
  RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800051e:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;  
 8000520:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2)!= HAL_OK)
 8000522:	f001 fa83 	bl	8001a2c <HAL_RCC_ClockConfig>
 8000526:	4604      	mov	r4, r0
 8000528:	b9a0      	cbnz	r0, 8000554 <main+0x6c>
  uint32_t i;
  uint8_t accelRc, gyroRc;
  /* Configure the system clock */
  SystemClock_Config();

  HAL_Init();
 800052a:	f001 fc63 	bl	8001df4 <HAL_Init>

  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
 800052e:	f000 fa91 	bl	8000a54 <TerminalInit>
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
    BSP_LED_Init(LEDs[i]);
 8000532:	4b11      	ldr	r3, [pc, #68]	; (8000578 <main+0x90>)
 8000534:	5d18      	ldrb	r0, [r3, r4]
  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
 8000536:	3401      	adds	r4, #1
    BSP_LED_Init(LEDs[i]);
 8000538:	f004 f86c 	bl	8004614 <BSP_LED_Init>
  /* Start the Watchdog */


  TerminalInit();  /* Initialize UART and USB */
  /* Configure the LEDs... */
  for(i=0; i<numLEDs; i++) {
 800053c:	2c08      	cmp	r4, #8
 800053e:	d1f8      	bne.n	8000532 <main+0x4a>
    BSP_LED_Init(LEDs[i]);
  }

  /* Initialize the pushbutton */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8000540:	2000      	movs	r0, #0
 8000542:	4601      	mov	r1, r0
 8000544:	f004 f8b6 	bl	80046b4 <BSP_PB_Init>

  /* Initialize the Accelerometer */
  accelRc = BSP_ACCELERO_Init();
 8000548:	f004 fa06 	bl	8004958 <BSP_ACCELERO_Init>
  if(accelRc != ACCELERO_OK) {
 800054c:	b120      	cbz	r0, 8000558 <main+0x70>
    printf("Failed to initialize acceleromter\n");
 800054e:	480b      	ldr	r0, [pc, #44]	; (800057c <main+0x94>)
 8000550:	f004 fda4 	bl	800509c <puts>
    Error_Handler();
 8000554:	f7ff ffc2 	bl	80004dc <Error_Handler>
  }

  /* Initialize the Gyroscope */
  gyroRc = BSP_GYRO_Init();
 8000558:	f004 fa20 	bl	800499c <BSP_GYRO_Init>
  if(gyroRc != GYRO_OK) {
 800055c:	b108      	cbz	r0, 8000562 <main+0x7a>
    printf("Failed to initialize Gyroscope\n");
 800055e:	4808      	ldr	r0, [pc, #32]	; (8000580 <main+0x98>)
 8000560:	e7f6      	b.n	8000550 <main+0x68>
    Error_Handler();
  }

  my_Init();
 8000562:	f7ff fe99 	bl	8000298 <my_Init>

  while(1) {
    TaskInput();
 8000566:	f000 f8b1 	bl	80006cc <TaskInput>
    my_Loop();
 800056a:	f7ff fe93 	bl	8000294 <my_Loop>
    mytest(77);
 800056e:	204d      	movs	r0, #77	; 0x4d
 8000570:	f7ff fe6e 	bl	8000250 <mytest>
 8000574:	e7f7      	b.n	8000566 <main+0x7e>
 8000576:	bf00      	nop
 8000578:	08006e42 	.word	0x08006e42
 800057c:	08006d64 	.word	0x08006d64
 8000580:	08006d86 	.word	0x08006d86

08000584 <SysTick_Handler>:
  {
  }
}

void SysTick_Handler(void)
{
 8000584:	b508      	push	{r3, lr}
    HAL_IncTick();
 8000586:	f001 fc47 	bl	8001e18 <HAL_IncTick>
    my_Tick();
}
 800058a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
}

void SysTick_Handler(void)
{
    HAL_IncTick();
    my_Tick();
 800058e:	f7ff be77 	b.w	8000280 <my_Tick>

08000592 <CmdW>:
	 (unsigned int)(*((uint32_t *)addr)));
}


void CmdW(int mode)
{
 8000592:	b507      	push	{r0, r1, r2, lr}
  uint32_t addr,data;

  if(mode != CMD_INTERACTIVE) return;
 8000594:	b940      	cbnz	r0, 80005a8 <CmdW+0x16>

  fetch_uint32_arg(&addr);
 8000596:	4668      	mov	r0, sp
 8000598:	f000 f92e 	bl	80007f8 <fetch_uint32_arg>
  fetch_uint32_arg(&data);
 800059c:	a801      	add	r0, sp, #4
 800059e:	f000 f92b 	bl	80007f8 <fetch_uint32_arg>

  *((uint32_t *)addr) = data;
 80005a2:	9b00      	ldr	r3, [sp, #0]
 80005a4:	9a01      	ldr	r2, [sp, #4]
 80005a6:	601a      	str	r2, [r3, #0]
}
 80005a8:	b003      	add	sp, #12
 80005aa:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080005b0 <CmdR>:
#include "common.h"



void CmdR(int mode)
{
 80005b0:	b507      	push	{r0, r1, r2, lr}
  uint32_t addr;

  if(mode != CMD_INTERACTIVE) return;
 80005b2:	b938      	cbnz	r0, 80005c4 <CmdR+0x14>

  fetch_uint32_arg(&addr);
 80005b4:	a801      	add	r0, sp, #4
 80005b6:	f000 f91f 	bl	80007f8 <fetch_uint32_arg>

  printf("0x%08X: 0x%08X\n",(unsigned int)addr, 
 80005ba:	9901      	ldr	r1, [sp, #4]
 80005bc:	4803      	ldr	r0, [pc, #12]	; (80005cc <CmdR+0x1c>)
 80005be:	680a      	ldr	r2, [r1, #0]
 80005c0:	f000 feb8 	bl	8001334 <printf>
	 (unsigned int)(*((uint32_t *)addr)));
}
 80005c4:	b003      	add	sp, #12
 80005c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80005ca:	bf00      	nop
 80005cc:	08006e4a 	.word	0x08006e4a

080005d0 <parse>:

#define SEPS " \t\n\v\f\r"

/* Parse the buffer and call commands */ 
int parse(char *buf, int len, const parse_table *table)
{
 80005d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80005d4:	4615      	mov	r5, r2
  char *p;
  int i,arg;
  const parse_table *t;
  
  /* Check for silly things */
  if(buf == NULL) {
 80005d6:	b908      	cbnz	r0, 80005dc <parse+0xc>
    printf("NULL buf pointer passed to %s()\n",__FUNCTION__);
 80005d8:	4831      	ldr	r0, [pc, #196]	; (80006a0 <parse+0xd0>)
 80005da:	e022      	b.n	8000622 <parse+0x52>
    return -1;
  }

  if(len==0) {
 80005dc:	b909      	cbnz	r1, 80005e2 <parse+0x12>
    printf("len == 0 in %s\n",__FUNCTION__);
 80005de:	4831      	ldr	r0, [pc, #196]	; (80006a4 <parse+0xd4>)
 80005e0:	e01f      	b.n	8000622 <parse+0x52>
    return -1;
  }

  if(table == NULL) {
 80005e2:	b122      	cbz	r2, 80005ee <parse+0x1e>
  }


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
 80005e4:	4b30      	ldr	r3, [pc, #192]	; (80006a8 <parse+0xd8>)
 80005e6:	3901      	subs	r1, #1
 80005e8:	681e      	ldr	r6, [r3, #0]
 80005ea:	4603      	mov	r3, r0
 80005ec:	e009      	b.n	8000602 <parse+0x32>
    printf("len == 0 in %s\n",__FUNCTION__);
    return -1;
  }

  if(table == NULL) {
    printf("NULL table pointer passed to %s()\n",__FUNCTION__);
 80005ee:	482f      	ldr	r0, [pc, #188]	; (80006ac <parse+0xdc>)
 80005f0:	e017      	b.n	8000622 <parse+0x52>
  }


  /* Find the first word, by skiping over whitespace */
  i = len;
  while((i--) && (*buf != 0) && (isspace((uint32_t)*buf))) buf++;
 80005f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80005f6:	b15a      	cbz	r2, 8000610 <parse+0x40>
 80005f8:	4432      	add	r2, r6
 80005fa:	3901      	subs	r1, #1
 80005fc:	7852      	ldrb	r2, [r2, #1]
 80005fe:	0712      	lsls	r2, r2, #28
 8000600:	d506      	bpl.n	8000610 <parse+0x40>
 8000602:	1c4f      	adds	r7, r1, #1
 8000604:	4618      	mov	r0, r3
 8000606:	460c      	mov	r4, r1
 8000608:	d1f3      	bne.n	80005f2 <parse+0x22>
  if((i==0) || (*buf==0)) {
 800060a:	7803      	ldrb	r3, [r0, #0]
 800060c:	b91b      	cbnz	r3, 8000616 <parse+0x46>
 800060e:	e042      	b.n	8000696 <parse+0xc6>
 8000610:	2c00      	cmp	r4, #0
 8000612:	d1fa      	bne.n	800060a <parse+0x3a>
 8000614:	e03f      	b.n	8000696 <parse+0xc6>
       __FUNCTION__);
#endif
    return -1;
  }
	
  p = strtok(buf,SEPS);
 8000616:	4926      	ldr	r1, [pc, #152]	; (80006b0 <parse+0xe0>)
 8000618:	f004 fe84 	bl	8005324 <strtok>
  if(p==NULL) {
 800061c:	4606      	mov	r6, r0
 800061e:	b910      	cbnz	r0, 8000626 <parse+0x56>
    /* No token found */
    printf("Unable to find a command in the buffer in %s()\n",__FUNCTION__);
 8000620:	4824      	ldr	r0, [pc, #144]	; (80006b4 <parse+0xe4>)
 8000622:	4925      	ldr	r1, [pc, #148]	; (80006b8 <parse+0xe8>)
 8000624:	e035      	b.n	8000692 <parse+0xc2>
    return -1;
  }

  arg = CMD_INTERACTIVE;  /* Default to calling action part of function */
  /* Check to see if the user is asking for help */
  if(strcasecmp(p,"help") == 0) {
 8000626:	4925      	ldr	r1, [pc, #148]	; (80006bc <parse+0xec>)
 8000628:	f004 fdca 	bl	80051c0 <strcasecmp>
 800062c:	4604      	mov	r4, r0
 800062e:	b9a0      	cbnz	r0, 800065a <parse+0x8a>
    /* Check to see if the user is asking for more help */
    p = strtok(NULL,SEPS);
 8000630:	491f      	ldr	r1, [pc, #124]	; (80006b0 <parse+0xe0>)
 8000632:	f004 fe77 	bl	8005324 <strtok>
    if(p == NULL) {
 8000636:	4606      	mov	r6, r0
 8000638:	b988      	cbnz	r0, 800065e <parse+0x8e>
 800063a:	350c      	adds	r5, #12
      /* If we don't get any more tokens the user is asking for short
       * help */
      /* Loop over the commands defined and print help for them */
      for(t=table; t->cmdname!=NULL; t++) {
 800063c:	f855 1c0c 	ldr.w	r1, [r5, #-12]
 8000640:	b359      	cbz	r1, 800069a <parse+0xca>
	if(t->help != NULL) {
 8000642:	f855 2c04 	ldr.w	r2, [r5, #-4]
 8000646:	b11a      	cbz	r2, 8000650 <parse+0x80>
	  printf("%12s -- %s\n",t->cmdname,t->help);
 8000648:	481d      	ldr	r0, [pc, #116]	; (80006c0 <parse+0xf0>)
 800064a:	f000 fe73 	bl	8001334 <printf>
 800064e:	e7f4      	b.n	800063a <parse+0x6a>
	} else {
	  t->func(CMD_SHORT_HELP);  /* Call the function for short help */
 8000650:	f855 3c08 	ldr.w	r3, [r5, #-8]
 8000654:	2001      	movs	r0, #1
 8000656:	4798      	blx	r3
 8000658:	e7ef      	b.n	800063a <parse+0x6a>
    /* No token found */
    printf("Unable to find a command in the buffer in %s()\n",__FUNCTION__);
    return -1;
  }

  arg = CMD_INTERACTIVE;  /* Default to calling action part of function */
 800065a:	2700      	movs	r7, #0
 800065c:	e008      	b.n	8000670 <parse+0xa0>
      }
      return 0;
    } else {
      /* The user has asked for long help, call the function
       * for help */
      arg = CMD_LONG_HELP;
 800065e:	2702      	movs	r7, #2
    }
  }

  /* Now search for token in the table */
  for(t=table; t->cmdname!=NULL; t++) {
 8000660:	e006      	b.n	8000670 <parse+0xa0>
    if(strcasecmp(p,t->cmdname) == 0) {
 8000662:	4630      	mov	r0, r6
 8000664:	4641      	mov	r1, r8
 8000666:	f004 fdab 	bl	80051c0 <strcasecmp>
 800066a:	4604      	mov	r4, r0
 800066c:	b130      	cbz	r0, 800067c <parse+0xac>
      arg = CMD_LONG_HELP;
    }
  }

  /* Now search for token in the table */
  for(t=table; t->cmdname!=NULL; t++) {
 800066e:	350c      	adds	r5, #12
 8000670:	f8d5 8000 	ldr.w	r8, [r5]
 8000674:	f1b8 0f00 	cmp.w	r8, #0
 8000678:	d1f3      	bne.n	8000662 <parse+0x92>
 800067a:	e008      	b.n	800068e <parse+0xbe>
    if(strcasecmp(p,t->cmdname) == 0) {
      /* Got a match, call the function */
      if(arg == CMD_LONG_HELP) {	
 800067c:	b11f      	cbz	r7, 8000686 <parse+0xb6>
	printf("%s:\n",t->cmdname);
 800067e:	4811      	ldr	r0, [pc, #68]	; (80006c4 <parse+0xf4>)
 8000680:	4641      	mov	r1, r8
 8000682:	f000 fe57 	bl	8001334 <printf>
      }
      t->func(arg);
 8000686:	686b      	ldr	r3, [r5, #4]
 8000688:	4638      	mov	r0, r7
 800068a:	4798      	blx	r3
      return 0;
 800068c:	e005      	b.n	800069a <parse+0xca>
    }
  }

  printf("Command `%s' not found. Type `help' for online help\n",p);
 800068e:	480e      	ldr	r0, [pc, #56]	; (80006c8 <parse+0xf8>)
 8000690:	4631      	mov	r1, r6
 8000692:	f000 fe4f 	bl	8001334 <printf>
  if((i==0) || (*buf==0)) {
#if 0
    printf("End of buffer reached while discarding whitespace in %s()\n",
       __FUNCTION__);
#endif
    return -1;
 8000696:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    }
  }

  printf("Command `%s' not found. Type `help' for online help\n",p);
  return -1;
}
 800069a:	4620      	mov	r0, r4
 800069c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80006a0:	08006e9b 	.word	0x08006e9b
 80006a4:	08006ebc 	.word	0x08006ebc
 80006a8:	20000208 	.word	0x20000208
 80006ac:	08006ecc 	.word	0x08006ecc
 80006b0:	08006eef 	.word	0x08006eef
 80006b4:	08006ef6 	.word	0x08006ef6
 80006b8:	08006e95 	.word	0x08006e95
 80006bc:	08006f26 	.word	0x08006f26
 80006c0:	08006f2b 	.word	0x08006f2b
 80006c4:	08006f37 	.word	0x08006f37
 80006c8:	08006f3c 	.word	0x08006f3c

080006cc <TaskInput>:
char input[BUFFER_LEN];
char input_b[BUFFER_LEN];

/* Task to handle input */
void TaskInput(void)
{
 80006cc:	b573      	push	{r0, r1, r4, r5, r6, lr}
  static unsigned int saved = 0;
  static char *buf = input;
  static uint32_t printPrompt = 1;

  /* Do we have to print the prompt? */
  if(printPrompt) {
 80006ce:	4d3f      	ldr	r5, [pc, #252]	; (80007cc <TaskInput+0x100>)
 80006d0:	682b      	ldr	r3, [r5, #0]
 80006d2:	b123      	cbz	r3, 80006de <TaskInput+0x12>
    printf("ARMON>");
 80006d4:	483e      	ldr	r0, [pc, #248]	; (80007d0 <TaskInput+0x104>)
 80006d6:	f000 fe2d 	bl	8001334 <printf>
    printPrompt = 0;
 80006da:	2300      	movs	r3, #0
 80006dc:	602b      	str	r3, [r5, #0]
  }

  /* Get the next character */
  rc = TerminalReadAnyNonBlock(&c);
 80006de:	f10d 0007 	add.w	r0, sp, #7
 80006e2:	f000 fa27 	bl	8000b34 <TerminalReadAnyNonBlock>
  if(rc) {
 80006e6:	2800      	cmp	r0, #0
 80006e8:	d16e      	bne.n	80007c8 <TaskInput+0xfc>
  }

  /* We have a character to process */
  /* printf("Got:'%c' %d\n",c,c); */
  /* Check for simple line control characters */
  if(((c == 010) || (c == 0x7f)) && count) {
 80006ea:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80006ee:	2b08      	cmp	r3, #8
 80006f0:	d001      	beq.n	80006f6 <TaskInput+0x2a>
 80006f2:	2b7f      	cmp	r3, #127	; 0x7f
 80006f4:	d10d      	bne.n	8000712 <TaskInput+0x46>
 80006f6:	4c37      	ldr	r4, [pc, #220]	; (80007d4 <TaskInput+0x108>)
 80006f8:	6822      	ldr	r2, [r4, #0]
 80006fa:	b152      	cbz	r2, 8000712 <TaskInput+0x46>
    /* User pressed backspace */
    printf("\010 \010"); /* Obliterate character */
 80006fc:	4836      	ldr	r0, [pc, #216]	; (80007d8 <TaskInput+0x10c>)
 80006fe:	f000 fe19 	bl	8001334 <printf>
    buf--;     /* Then remove it from the buffer */
 8000702:	4b36      	ldr	r3, [pc, #216]	; (80007dc <TaskInput+0x110>)
 8000704:	681a      	ldr	r2, [r3, #0]
 8000706:	3a01      	subs	r2, #1
 8000708:	601a      	str	r2, [r3, #0]
    count--;   /* Then keep track of how many are left */
 800070a:	6823      	ldr	r3, [r4, #0]
 800070c:	3b01      	subs	r3, #1
 800070e:	6023      	str	r3, [r4, #0]
 8000710:	e05a      	b.n	80007c8 <TaskInput+0xfc>
  } else if(c == '!') { /* '!' repeats the last command */
 8000712:	2b21      	cmp	r3, #33	; 0x21
 8000714:	d115      	bne.n	8000742 <TaskInput+0x76>
    if(saved) {  /* But only if we have something saved */
 8000716:	4b32      	ldr	r3, [pc, #200]	; (80007e0 <TaskInput+0x114>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	2b00      	cmp	r3, #0
 800071c:	d054      	beq.n	80007c8 <TaskInput+0xfc>
      strcpy(input,input_b);  /* Restore the command */
 800071e:	4c31      	ldr	r4, [pc, #196]	; (80007e4 <TaskInput+0x118>)
 8000720:	4931      	ldr	r1, [pc, #196]	; (80007e8 <TaskInput+0x11c>)
 8000722:	4620      	mov	r0, r4
 8000724:	f004 fd70 	bl	8005208 <strcpy>
      printf("%s",input);
 8000728:	4621      	mov	r1, r4
 800072a:	4830      	ldr	r0, [pc, #192]	; (80007ec <TaskInput+0x120>)
 800072c:	f000 fe02 	bl	8001334 <printf>
      count = strlen(input);
 8000730:	4620      	mov	r0, r4
 8000732:	f004 fdc7 	bl	80052c4 <strlen>
 8000736:	4b27      	ldr	r3, [pc, #156]	; (80007d4 <TaskInput+0x108>)
 8000738:	6018      	str	r0, [r3, #0]
      buf = input+count;
 800073a:	4b28      	ldr	r3, [pc, #160]	; (80007dc <TaskInput+0x110>)
 800073c:	4404      	add	r4, r0
 800073e:	601c      	str	r4, [r3, #0]
      goto parseme;
 8000740:	e024      	b.n	800078c <TaskInput+0xc0>
    }
  } else if(isprint((unsigned int)c)) {
 8000742:	4a2b      	ldr	r2, [pc, #172]	; (80007f0 <TaskInput+0x124>)
 8000744:	6812      	ldr	r2, [r2, #0]
 8000746:	441a      	add	r2, r3
 8000748:	7852      	ldrb	r2, [r2, #1]
 800074a:	f012 0297 	ands.w	r2, r2, #151	; 0x97
 800074e:	d011      	beq.n	8000774 <TaskInput+0xa8>
    /* We are only going to save printable characters */
    if(count >= sizeof(input)) {
 8000750:	4a20      	ldr	r2, [pc, #128]	; (80007d4 <TaskInput+0x108>)
 8000752:	6811      	ldr	r1, [r2, #0]
 8000754:	294f      	cmp	r1, #79	; 0x4f
 8000756:	d901      	bls.n	800075c <TaskInput+0x90>
      /* We are out of space */
      printf("\x07"); /* Beep */
 8000758:	2007      	movs	r0, #7
 800075a:	e008      	b.n	800076e <TaskInput+0xa2>
      return;
    } else {
      *buf++ = c;
 800075c:	4c1f      	ldr	r4, [pc, #124]	; (80007dc <TaskInput+0x110>)
 800075e:	6820      	ldr	r0, [r4, #0]
 8000760:	7003      	strb	r3, [r0, #0]
 8000762:	1c45      	adds	r5, r0, #1
      count++;
 8000764:	3101      	adds	r1, #1
      /* Echo it back to the user */
      printf("%c",c);
 8000766:	f89d 0007 	ldrb.w	r0, [sp, #7]
    if(count >= sizeof(input)) {
      /* We are out of space */
      printf("\x07"); /* Beep */
      return;
    } else {
      *buf++ = c;
 800076a:	6025      	str	r5, [r4, #0]
      count++;
 800076c:	6011      	str	r1, [r2, #0]
      /* Echo it back to the user */
      printf("%c",c);
 800076e:	f004 fc59 	bl	8005024 <putchar>
 8000772:	e029      	b.n	80007c8 <TaskInput+0xfc>
    }
  } else if(c == '\r') {
 8000774:	2b0d      	cmp	r3, #13
 8000776:	d127      	bne.n	80007c8 <TaskInput+0xfc>
    /* NULL Terminate anything we have received */
    *buf = '\0';
 8000778:	4b18      	ldr	r3, [pc, #96]	; (80007dc <TaskInput+0x110>)
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 800077a:	481b      	ldr	r0, [pc, #108]	; (80007e8 <TaskInput+0x11c>)
      /* Echo it back to the user */
      printf("%c",c);
    }
  } else if(c == '\r') {
    /* NULL Terminate anything we have received */
    *buf = '\0';
 800077c:	681b      	ldr	r3, [r3, #0]
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 800077e:	4919      	ldr	r1, [pc, #100]	; (80007e4 <TaskInput+0x118>)
      /* Echo it back to the user */
      printf("%c",c);
    }
  } else if(c == '\r') {
    /* NULL Terminate anything we have received */
    *buf = '\0';
 8000780:	701a      	strb	r2, [r3, #0]
    /* save current buffer in case we want to re do the command */
    strcpy(input_b,input);
 8000782:	f004 fd41 	bl	8005208 <strcpy>
    saved = 1;
 8000786:	4b16      	ldr	r3, [pc, #88]	; (80007e0 <TaskInput+0x114>)
 8000788:	2201      	movs	r2, #1
 800078a:	601a      	str	r2, [r3, #0]
  parseme:
    /* The user pressed enter, parse the command */
    printf("\n");
 800078c:	200a      	movs	r0, #10
 800078e:	4c13      	ldr	r4, [pc, #76]	; (80007dc <TaskInput+0x110>)
 8000790:	f004 fc48 	bl	8005024 <putchar>
    /* Fill the rest of the buffer wil NUL */
    for(i=count; i<BUFFER_LEN; i++) *buf++ = '\0';
 8000794:	4a0f      	ldr	r2, [pc, #60]	; (80007d4 <TaskInput+0x108>)
 8000796:	6821      	ldr	r1, [r4, #0]
 8000798:	6816      	ldr	r6, [r2, #0]
 800079a:	460b      	mov	r3, r1
 800079c:	4610      	mov	r0, r2
 800079e:	1a72      	subs	r2, r6, r1
 80007a0:	441a      	add	r2, r3
 80007a2:	2a4f      	cmp	r2, #79	; 0x4f
 80007a4:	f04f 0200 	mov.w	r2, #0
 80007a8:	d802      	bhi.n	80007b0 <TaskInput+0xe4>
 80007aa:	f803 2b01 	strb.w	r2, [r3], #1
 80007ae:	e7f6      	b.n	800079e <TaskInput+0xd2>
 80007b0:	6023      	str	r3, [r4, #0]
    count = 0;
    parse(input, sizeof(input), Commands);
 80007b2:	4e0c      	ldr	r6, [pc, #48]	; (80007e4 <TaskInput+0x118>)
 80007b4:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <TaskInput+0x128>)
  parseme:
    /* The user pressed enter, parse the command */
    printf("\n");
    /* Fill the rest of the buffer wil NUL */
    for(i=count; i<BUFFER_LEN; i++) *buf++ = '\0';
    count = 0;
 80007b6:	6002      	str	r2, [r0, #0]
    parse(input, sizeof(input), Commands);
 80007b8:	2150      	movs	r1, #80	; 0x50
 80007ba:	681a      	ldr	r2, [r3, #0]
 80007bc:	4630      	mov	r0, r6
 80007be:	f7ff ff07 	bl	80005d0 <parse>
    buf = input;
    printPrompt = 1;
 80007c2:	2301      	movs	r3, #1
    printf("\n");
    /* Fill the rest of the buffer wil NUL */
    for(i=count; i<BUFFER_LEN; i++) *buf++ = '\0';
    count = 0;
    parse(input, sizeof(input), Commands);
    buf = input;
 80007c4:	6026      	str	r6, [r4, #0]
    printPrompt = 1;
 80007c6:	602b      	str	r3, [r5, #0]
  }
}
 80007c8:	b002      	add	sp, #8
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	20000018 	.word	0x20000018
 80007d0:	08006f71 	.word	0x08006f71
 80007d4:	20000a68 	.word	0x20000a68
 80007d8:	08006f78 	.word	0x08006f78
 80007dc:	20000014 	.word	0x20000014
 80007e0:	20000a6c 	.word	0x20000a6c
 80007e4:	20000ef8 	.word	0x20000ef8
 80007e8:	20000ea8 	.word	0x20000ea8
 80007ec:	08006f7c 	.word	0x08006f7c
 80007f0:	20000208 	.word	0x20000208
 80007f4:	20000010 	.word	0x20000010

080007f8 <fetch_uint32_arg>:
  return 0;
}     

/* Fetch an integer argument */
int fetch_uint32_arg(uint32_t *dest)
{
 80007f8:	b510      	push	{r4, lr}
  char *p;
  p = strtok(NULL,SEPS);
 80007fa:	4908      	ldr	r1, [pc, #32]	; (800081c <fetch_uint32_arg+0x24>)
  return 0;
}     

/* Fetch an integer argument */
int fetch_uint32_arg(uint32_t *dest)
{
 80007fc:	4604      	mov	r4, r0
  char *p;
  p = strtok(NULL,SEPS);
 80007fe:	2000      	movs	r0, #0
 8000800:	f004 fd90 	bl	8005324 <strtok>
  if(p == NULL) {
 8000804:	b130      	cbz	r0, 8000814 <fetch_uint32_arg+0x1c>
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
  }
  
  *dest = (uint32_t)strtoul(p,NULL,0);
 8000806:	2100      	movs	r1, #0
 8000808:	460a      	mov	r2, r1
 800080a:	f004 fe63 	bl	80054d4 <strtoul>
 800080e:	6020      	str	r0, [r4, #0]
  return 0;
 8000810:	2000      	movs	r0, #0
 8000812:	bd10      	pop	{r4, pc}
{
  char *p;
  p = strtok(NULL,SEPS);
  if(p == NULL) {
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
 8000814:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  }
  
  *dest = (uint32_t)strtoul(p,NULL,0);
  return 0;
}     
 8000818:	bd10      	pop	{r4, pc}
 800081a:	bf00      	nop
 800081c:	08006eef 	.word	0x08006eef

08000820 <fetch_string_arg>:

/* Fetch a string argument */
int fetch_string_arg(char **dest)
{
 8000820:	b510      	push	{r4, lr}
  char *p;
  p = strtok(NULL,SEPS);
 8000822:	4906      	ldr	r1, [pc, #24]	; (800083c <fetch_string_arg+0x1c>)
  return 0;
}     

/* Fetch a string argument */
int fetch_string_arg(char **dest)
{
 8000824:	4604      	mov	r4, r0
  char *p;
  p = strtok(NULL,SEPS);
 8000826:	2000      	movs	r0, #0
 8000828:	f004 fd7c 	bl	8005324 <strtok>
  if(p == NULL) {
 800082c:	b110      	cbz	r0, 8000834 <fetch_string_arg+0x14>
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
  }
  
  *dest = p;
 800082e:	6020      	str	r0, [r4, #0]
  return 0;
 8000830:	2000      	movs	r0, #0
 8000832:	bd10      	pop	{r4, pc}
{
  char *p;
  p = strtok(NULL,SEPS);
  if(p == NULL) {
    /* If we don't get any more tokens it's not an error, just the EOL */
    return -1;
 8000834:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  }
  
  *dest = p;
  return 0;
}
 8000838:	bd10      	pop	{r4, pc}
 800083a:	bf00      	nop
 800083c:	08006eef 	.word	0x08006eef

08000840 <DumpBuffer>:

#define BYTES_PER_LINE 16

/* Dump a buffer in HEX with the address as given */
void DumpBuffer(uint8_t *buffer, uint32_t count, uint32_t address)
{
 8000840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000844:	4683      	mov	fp, r0
 8000846:	b087      	sub	sp, #28
 8000848:	4692      	mov	sl, r2
  uint32_t i;
  uint8_t buf[BYTES_PER_LINE+1],*bufp;   /* Buffer to assemble printed chars */
  uint8_t *p,c;

  if(count == 0) return;
 800084a:	4689      	mov	r9, r1
 800084c:	2900      	cmp	r1, #0
 800084e:	d03b      	beq.n	80008c8 <DumpBuffer+0x88>
 8000850:	ac01      	add	r4, sp, #4
 8000852:	2500      	movs	r5, #0
 8000854:	4627      	mov	r7, r4

  p = buffer;
  bufp = buf;
  /* dump the requested number of bytes in hex. */
  for(i=0; i<count; i++) {
 8000856:	454d      	cmp	r5, r9
 8000858:	eb05 010a 	add.w	r1, r5, sl
 800085c:	f005 060f 	and.w	r6, r5, #15
 8000860:	d021      	beq.n	80008a6 <DumpBuffer+0x66>
    if((i% BYTES_PER_LINE) == 0) {
 8000862:	b91e      	cbnz	r6, 800086c <DumpBuffer+0x2c>
      printf("%08x:",(unsigned int)address);
 8000864:	481a      	ldr	r0, [pc, #104]	; (80008d0 <DumpBuffer+0x90>)
 8000866:	f000 fd65 	bl	8001334 <printf>
      bufp = buf;
 800086a:	463c      	mov	r4, r7
    /* Read the value to print */
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 800086c:	4b19      	ldr	r3, [pc, #100]	; (80008d4 <DumpBuffer+0x94>)
    if((i% BYTES_PER_LINE) == 0) {
      printf("%08x:",(unsigned int)address);
      bufp = buf;
    }
    /* Read the value to print */
    c = *p++;
 800086e:	f81b 1005 	ldrb.w	r1, [fp, r5]
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 8000872:	681b      	ldr	r3, [r3, #0]
      *bufp++ = c; /* Stick in the character */
    } else {
      *bufp++ = '.';
    }

    printf(" %02x",((unsigned int)c) & 0xff);
 8000874:	4818      	ldr	r0, [pc, #96]	; (80008d8 <DumpBuffer+0x98>)
    /* Read the value to print */
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
 8000876:	440b      	add	r3, r1
 8000878:	f104 0801 	add.w	r8, r4, #1
 800087c:	785b      	ldrb	r3, [r3, #1]
 800087e:	f013 0f97 	tst.w	r3, #151	; 0x97
      *bufp++ = c; /* Stick in the character */
    } else {
      *bufp++ = '.';
 8000882:	bf0a      	itet	eq
 8000884:	232e      	moveq	r3, #46	; 0x2e
    c = *p++;
    address++;

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
      *bufp++ = c; /* Stick in the character */
 8000886:	7021      	strbne	r1, [r4, #0]
    } else {
      *bufp++ = '.';
 8000888:	7023      	strbeq	r3, [r4, #0]
    }

    printf(" %02x",((unsigned int)c) & 0xff);
 800088a:	f000 fd53 	bl	8001334 <printf>
    
    /* At end of line ? */
    if((i % BYTES_PER_LINE) == (BYTES_PER_LINE-1)) {
 800088e:	2e0f      	cmp	r6, #15

    /* Stash the appropriate chacter to print at EOL */
    if(isprint(c)) {
      *bufp++ = c; /* Stick in the character */
    } else {
      *bufp++ = '.';
 8000890:	4644      	mov	r4, r8
    }

    printf(" %02x",((unsigned int)c) & 0xff);
    
    /* At end of line ? */
    if((i % BYTES_PER_LINE) == (BYTES_PER_LINE-1)) {
 8000892:	d106      	bne.n	80008a2 <DumpBuffer+0x62>
      *bufp = '\0';  /* NULL terminate buffer */
 8000894:	2300      	movs	r3, #0
 8000896:	f888 3000 	strb.w	r3, [r8]

      /* Yes, print buffer */
      printf("  %s\n",buf);
 800089a:	4810      	ldr	r0, [pc, #64]	; (80008dc <DumpBuffer+0x9c>)
 800089c:	4639      	mov	r1, r7
 800089e:	f000 fd49 	bl	8001334 <printf>
  if(count == 0) return;

  p = buffer;
  bufp = buf;
  /* dump the requested number of bytes in hex. */
  for(i=0; i<count; i++) {
 80008a2:	3501      	adds	r5, #1
 80008a4:	e7d7      	b.n	8000856 <DumpBuffer+0x16>
    }

  }

  /* dump out to EOL */
  *bufp='\0';
 80008a6:	2300      	movs	r3, #0
 80008a8:	7023      	strb	r3, [r4, #0]
  if(count % BYTES_PER_LINE) {
 80008aa:	b16e      	cbz	r6, 80008c8 <DumpBuffer+0x88>
 80008ac:	461c      	mov	r4, r3
    for(i=0; i<(BYTES_PER_LINE - (count % BYTES_PER_LINE)); i++) {
 80008ae:	f1c6 0310 	rsb	r3, r6, #16
 80008b2:	429c      	cmp	r4, r3
 80008b4:	d204      	bcs.n	80008c0 <DumpBuffer+0x80>
      printf("   ");
 80008b6:	480a      	ldr	r0, [pc, #40]	; (80008e0 <DumpBuffer+0xa0>)
 80008b8:	f000 fd3c 	bl	8001334 <printf>
  }

  /* dump out to EOL */
  *bufp='\0';
  if(count % BYTES_PER_LINE) {
    for(i=0; i<(BYTES_PER_LINE - (count % BYTES_PER_LINE)); i++) {
 80008bc:	3401      	adds	r4, #1
 80008be:	e7f6      	b.n	80008ae <DumpBuffer+0x6e>
      printf("   ");
    }
    /* Yes, print buffer */
    printf("  %s\n",buf);
 80008c0:	4806      	ldr	r0, [pc, #24]	; (80008dc <DumpBuffer+0x9c>)
 80008c2:	4639      	mov	r1, r7
 80008c4:	f000 fd36 	bl	8001334 <printf>
  }



}
 80008c8:	b007      	add	sp, #28
 80008ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80008ce:	bf00      	nop
 80008d0:	08006f7f 	.word	0x08006f7f
 80008d4:	20000208 	.word	0x20000208
 80008d8:	08006f85 	.word	0x08006f85
 80008dc:	08006f8b 	.word	0x08006f8b
 80008e0:	08006f91 	.word	0x08006f91

080008e4 <CmdDump>:
void CmdDump(int action)
{
  int rc;
  static uint32_t address=0, count=0x100;

  if(action==CMD_SHORT_HELP) return;
 80008e4:	2801      	cmp	r0, #1


}

void CmdDump(int action)
{
 80008e6:	b538      	push	{r3, r4, r5, lr}
  int rc;
  static uint32_t address=0, count=0x100;

  if(action==CMD_SHORT_HELP) return;
 80008e8:	d01d      	beq.n	8000926 <CmdDump+0x42>
  if(action==CMD_LONG_HELP) {
 80008ea:	2802      	cmp	r0, #2
 80008ec:	4c0e      	ldr	r4, [pc, #56]	; (8000928 <CmdDump+0x44>)
 80008ee:	4d0f      	ldr	r5, [pc, #60]	; (800092c <CmdDump+0x48>)
 80008f0:	d109      	bne.n	8000906 <CmdDump+0x22>
    printf("dump {<address> {<count>}}\n\n"
 80008f2:	480f      	ldr	r0, [pc, #60]	; (8000930 <CmdDump+0x4c>)
 80008f4:	f004 fbd2 	bl	800509c <puts>
	   "\n"
	   "<count> is the number of bytes to dump to the terminal.\n"
	   "If the count is unspecified uses last count. The default\n"
	   "count is 0x100 bytes.\n\n");

    printf("Current address is 0x%08x, current count is 0x%x\n",
 80008f8:	6821      	ldr	r1, [r4, #0]
 80008fa:	682a      	ldr	r2, [r5, #0]
 80008fc:	480d      	ldr	r0, [pc, #52]	; (8000934 <CmdDump+0x50>)
  }

  DumpBuffer((uint8_t *)address, count, address);
  /* Update parameters for next time */
  address = address+count;
}
 80008fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	   "\n"
	   "<count> is the number of bytes to dump to the terminal.\n"
	   "If the count is unspecified uses last count. The default\n"
	   "count is 0x100 bytes.\n\n");

    printf("Current address is 0x%08x, current count is 0x%x\n",
 8000902:	f000 bd17 	b.w	8001334 <printf>
	   (unsigned int)address, (unsigned int)count);
    return;
  }

  /* Fetch address, defaut to last address if missing */
  rc = fetch_uint32_arg(&address);
 8000906:	4620      	mov	r0, r4
 8000908:	f7ff ff76 	bl	80007f8 <fetch_uint32_arg>
  if(rc == 0) {
 800090c:	b910      	cbnz	r0, 8000914 <CmdDump+0x30>
    /* Fetch count, default to last count if missing */
    fetch_uint32_arg(&count);
 800090e:	4628      	mov	r0, r5
 8000910:	f7ff ff72 	bl	80007f8 <fetch_uint32_arg>
  }

  DumpBuffer((uint8_t *)address, count, address);
 8000914:	6820      	ldr	r0, [r4, #0]
 8000916:	6829      	ldr	r1, [r5, #0]
 8000918:	4602      	mov	r2, r0
 800091a:	f7ff ff91 	bl	8000840 <DumpBuffer>
  /* Update parameters for next time */
  address = address+count;
 800091e:	6823      	ldr	r3, [r4, #0]
 8000920:	682a      	ldr	r2, [r5, #0]
 8000922:	4413      	add	r3, r2
 8000924:	6023      	str	r3, [r4, #0]
 8000926:	bd38      	pop	{r3, r4, r5, pc}
 8000928:	20000a70 	.word	0x20000a70
 800092c:	2000001c 	.word	0x2000001c
 8000930:	08006f95 	.word	0x08006f95
 8000934:	0800712d 	.word	0x0800712d

08000938 <_sbrk_r>:
#include <reent.h>

register char *stack_ptr asm("sp");

void *_sbrk_r(struct _reent *ptr, int incr)
{
 8000938:	b508      	push	{r3, lr}
        extern char end asm("end");
        static char *heap_end;
        char *prev_heap_end;

        if (heap_end == 0)
 800093a:	4b0a      	ldr	r3, [pc, #40]	; (8000964 <_sbrk_r+0x2c>)
 800093c:	681a      	ldr	r2, [r3, #0]
 800093e:	b90a      	cbnz	r2, 8000944 <_sbrk_r+0xc>
                heap_end = &end;
 8000940:	4a09      	ldr	r2, [pc, #36]	; (8000968 <_sbrk_r+0x30>)
 8000942:	601a      	str	r2, [r3, #0]

        prev_heap_end = heap_end;
 8000944:	6818      	ldr	r0, [r3, #0]
        if (heap_end + incr > stack_ptr)
 8000946:	466b      	mov	r3, sp
 8000948:	4401      	add	r1, r0
 800094a:	4299      	cmp	r1, r3
 800094c:	d906      	bls.n	800095c <_sbrk_r+0x24>
        {
//              write(1, "Heap and stack collision\n", 25);
//              abort();
                errno = ENOMEM;
 800094e:	f004 fad1 	bl	8004ef4 <__errno>
 8000952:	230c      	movs	r3, #12
 8000954:	6003      	str	r3, [r0, #0]
                return (caddr_t) -1;
 8000956:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800095a:	bd08      	pop	{r3, pc}
        }

        heap_end += incr;
 800095c:	4b01      	ldr	r3, [pc, #4]	; (8000964 <_sbrk_r+0x2c>)
 800095e:	6019      	str	r1, [r3, #0]

        return (caddr_t) prev_heap_end;
}
 8000960:	bd08      	pop	{r3, pc}
 8000962:	bf00      	nop
 8000964:	20000a74 	.word	0x20000a74
 8000968:	20001c94 	.word	0x20001c94

0800096c <_close_r>:

int _close_r(struct _reent *ptr, int file)
{
        return -1;
}
 800096c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000970:	4770      	bx	lr

08000972 <_fstat_r>:

int _fstat_r(struct _reent *ptr, int file, struct stat *st)
{
        st->st_mode = S_IFCHR;
 8000972:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000976:	6053      	str	r3, [r2, #4]
        return 0;
}
 8000978:	2000      	movs	r0, #0
 800097a:	4770      	bx	lr

0800097c <_isatty_r>:
int _isatty_r(struct _reent *ptr, int file)
{
        return 1;
}
 800097c:	2001      	movs	r0, #1
 800097e:	4770      	bx	lr

08000980 <_lseek_r>:
_off_t _lseek_r(struct _reent *ptr, int i, off_t j, int p)
{
        return 0;
}
 8000980:	2000      	movs	r0, #0
 8000982:	4770      	bx	lr

08000984 <USBD_CDC_DataIn>:
{
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8000984:	4b1c      	ldr	r3, [pc, #112]	; (80009f8 <USBD_CDC_DataIn+0x74>)
#endif

#ifdef USE_USB
/* USB IN endpoint Transmission complete Callback */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8000986:	b570      	push	{r4, r5, r6, lr}
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8000988:	681b      	ldr	r3, [r3, #0]
#endif

#ifdef USE_USB
/* USB IN endpoint Transmission complete Callback */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800098a:	4604      	mov	r4, r0
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 800098c:	4798      	blx	r3

  if(pdev == &hUSBDDevice) {
 800098e:	4b1b      	ldr	r3, [pc, #108]	; (80009fc <USBD_CDC_DataIn+0x78>)
 8000990:	429c      	cmp	r4, r3
{
  uint8_t rc;
  uint32_t index=INDEX_USB, tail, count;

  /* Call the original function */
  rc = (*USBDDataIn)(pdev,epnum);
 8000992:	4606      	mov	r6, r0

  if(pdev == &hUSBDDevice) {
 8000994:	d12e      	bne.n	80009f4 <USBD_CDC_DataIn+0x70>
    /* Update head and tail pointers, we just sent outSending bytes */
    tail = TerminalState[index].outTail;
 8000996:	4b1a      	ldr	r3, [pc, #104]	; (8000a00 <USBD_CDC_DataIn+0x7c>)
 8000998:	f8b3 1108 	ldrh.w	r1, [r3, #264]	; 0x108
    count = TerminalState[index].outSending;
 800099c:	f8b3 210c 	ldrh.w	r2, [r3, #268]	; 0x10c
 80009a0:	b292      	uxth	r2, r2
    TerminalState[index].outTail = TERMINALINCRBY(tail,count);
 80009a2:	fa12 f181 	uxtah	r1, r2, r1
 80009a6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 80009aa:	f8a3 1108 	strh.w	r1, [r3, #264]	; 0x108
    TerminalState[index].outCount -= count;
 80009ae:	f8b3 110a 	ldrh.w	r1, [r3, #266]	; 0x10a
 80009b2:	b289      	uxth	r1, r1
 80009b4:	1a8a      	subs	r2, r1, r2
 80009b6:	b292      	uxth	r2, r2
 80009b8:	f8a3 210a 	strh.w	r2, [r3, #266]	; 0x10a
    TerminalState[index].outSending = 0;
 80009bc:	2200      	movs	r2, #0
 80009be:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c

    /* Re - Trigger output from this buffer */
    tail = TerminalState[index].outTail;
 80009c2:	f8b3 1108 	ldrh.w	r1, [r3, #264]	; 0x108
    count = TerminalState[index].outCount;
 80009c6:	f8b3 210a 	ldrh.w	r2, [r3, #266]	; 0x10a
 80009ca:	b292      	uxth	r2, r2
    TerminalState[index].outTail = TERMINALINCRBY(tail,count);
    TerminalState[index].outCount -= count;
    TerminalState[index].outSending = 0;

    /* Re - Trigger output from this buffer */
    tail = TerminalState[index].outTail;
 80009cc:	b289      	uxth	r1, r1
 80009ce:	461c      	mov	r4, r3
    count = TerminalState[index].outCount;
    if(count != 0) {
 80009d0:	b182      	cbz	r2, 80009f4 <USBD_CDC_DataIn+0x70>
      /* Only allow a transfer to the end of the buffer */
      if((count + tail) >= TERMINALBUFFERSIZE) {
 80009d2:	1853      	adds	r3, r2, r1
 80009d4:	2b7f      	cmp	r3, #127	; 0x7f
	count = TERMINALBUFFERSIZE - tail;
 80009d6:	bf88      	it	hi
 80009d8:	f1c1 0280 	rsbhi	r2, r1, #128	; 0x80
      }
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 80009dc:	b295      	uxth	r5, r2
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
 80009de:	4421      	add	r1, r4
    if(count != 0) {
      /* Only allow a transfer to the end of the buffer */
      if((count + tail) >= TERMINALBUFFERSIZE) {
	count = TERMINALBUFFERSIZE - tail;
      }
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 80009e0:	3186      	adds	r1, #134	; 0x86
 80009e2:	462a      	mov	r2, r5
 80009e4:	4805      	ldr	r0, [pc, #20]	; (80009fc <USBD_CDC_DataIn+0x78>)
 80009e6:	f003 fb74 	bl	80040d2 <USBD_CDC_SetTxBuffer>
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
			   count);
      USBD_CDC_TransmitPacket(&hUSBDDevice);
 80009ea:	4804      	ldr	r0, [pc, #16]	; (80009fc <USBD_CDC_DataIn+0x78>)
 80009ec:	f003 fb7f 	bl	80040ee <USBD_CDC_TransmitPacket>
      TerminalState[index].outSending = count;
 80009f0:	f8a4 510c 	strh.w	r5, [r4, #268]	; 0x10c
    }
  }
    
  return rc;
}
 80009f4:	4630      	mov	r0, r6
 80009f6:	bd70      	pop	{r4, r5, r6, pc}
 80009f8:	2000116c 	.word	0x2000116c
 80009fc:	20000f48 	.word	0x20000f48
 8000a00:	20000a78 	.word	0x20000a78

08000a04 <CmdStats>:

#endif

/* Dump the terminal statistics */
void CmdStats(int mode)
{
 8000a04:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
  uint32_t i;
  TerminalStats_t s[INDEX_MAX];

  if(mode != CMD_INTERACTIVE) return;
 8000a08:	b9e0      	cbnz	r0, 8000a44 <CmdStats+0x40>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a0a:	b672      	cpsid	i

  /* Copy terminal stats to local storage, and reset counters atomincally */
  __disable_irq();
  for(i=0; i<INDEX_MAX; i++) {
    s[i] = TerminalState[i].stats;
 8000a0c:	480f      	ldr	r0, [pc, #60]	; (8000a4c <CmdStats+0x48>)
    bzero(&TerminalState[i].stats, sizeof(TerminalState[i].stats));
 8000a0e:	2100      	movs	r1, #0
  if(mode != CMD_INTERACTIVE) return;

  /* Copy terminal stats to local storage, and reset counters atomincally */
  __disable_irq();
  for(i=0; i<INDEX_MAX; i++) {
    s[i] = TerminalState[i].stats;
 8000a10:	f8d0 5110 	ldr.w	r5, [r0, #272]	; 0x110
 8000a14:	f8d0 4114 	ldr.w	r4, [r0, #276]	; 0x114
 8000a18:	f8d0 8118 	ldr.w	r8, [r0, #280]	; 0x118
 8000a1c:	f8d0 711c 	ldr.w	r7, [r0, #284]	; 0x11c
 8000a20:	f8d0 6120 	ldr.w	r6, [r0, #288]	; 0x120
    bzero(&TerminalState[i].stats, sizeof(TerminalState[i].stats));
 8000a24:	2214      	movs	r2, #20
 8000a26:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8000a2a:	f004 fab1 	bl	8004f90 <memset>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000a2e:	b662      	cpsie	i
  }
  __enable_irq();

  /* Display stats for the user */
  for(i=0; i<INDEX_MAX; i++) {
    printf("Terminal #%u:\n"
 8000a30:	4807      	ldr	r0, [pc, #28]	; (8000a50 <CmdStats+0x4c>)
 8000a32:	f8cd 8000 	str.w	r8, [sp]
 8000a36:	9701      	str	r7, [sp, #4]
 8000a38:	9602      	str	r6, [sp, #8]
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	462a      	mov	r2, r5
 8000a3e:	4623      	mov	r3, r4
 8000a40:	f000 fc78 	bl	8001334 <printf>
	   (unsigned int)(s[i].written),
	   (unsigned int)(s[i].receiveTooBig),
	   (unsigned int)(s[i].received));
  }

}
 8000a44:	b004      	add	sp, #16
 8000a46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000a78 	.word	0x20000a78
 8000a50:	0800717b 	.word	0x0800717b

08000a54 <TerminalInit>:
/* Private functions */
uint32_t TerminalOutputBufferWrite(uint32_t index, char *p, uint32_t len);
uint32_t TerminalInputBufferWrite(uint32_t index, char *p, uint32_t len);

void TerminalInit(void)
{
 8000a54:	b510      	push	{r4, lr}
#ifdef USE_UART
  GPIO_InitTypeDef  GPIO_InitStruct;
#endif

  /* Set all stream I/O to non-buffered */
  setvbuf(stdin, NULL, _IONBF, 0);
 8000a56:	4c17      	ldr	r4, [pc, #92]	; (8000ab4 <TerminalInit+0x60>)
 8000a58:	6823      	ldr	r3, [r4, #0]
 8000a5a:	2100      	movs	r1, #0
 8000a5c:	6858      	ldr	r0, [r3, #4]
 8000a5e:	2202      	movs	r2, #2
 8000a60:	460b      	mov	r3, r1
 8000a62:	f004 fb23 	bl	80050ac <setvbuf>
  setvbuf(stdout, NULL, _IONBF, 0);
 8000a66:	6823      	ldr	r3, [r4, #0]
 8000a68:	2100      	movs	r1, #0
 8000a6a:	6898      	ldr	r0, [r3, #8]
 8000a6c:	2202      	movs	r2, #2
 8000a6e:	460b      	mov	r3, r1
 8000a70:	f004 fb1c 	bl	80050ac <setvbuf>
  setvbuf(stderr, NULL, _IONBF, 0);
 8000a74:	6823      	ldr	r3, [r4, #0]
#endif

#ifdef USE_USB
  /* Initialize USB interface */
  /* Init Device Library */
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
 8000a76:	4c10      	ldr	r4, [pc, #64]	; (8000ab8 <TerminalInit+0x64>)
#endif

  /* Set all stream I/O to non-buffered */
  setvbuf(stdin, NULL, _IONBF, 0);
  setvbuf(stdout, NULL, _IONBF, 0);
  setvbuf(stderr, NULL, _IONBF, 0);
 8000a78:	68d8      	ldr	r0, [r3, #12]
 8000a7a:	2100      	movs	r1, #0
 8000a7c:	460b      	mov	r3, r1
 8000a7e:	2202      	movs	r2, #2
 8000a80:	f004 fb14 	bl	80050ac <setvbuf>
#endif

#ifdef USE_USB
  /* Initialize USB interface */
  /* Init Device Library */
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
 8000a84:	4620      	mov	r0, r4
 8000a86:	490d      	ldr	r1, [pc, #52]	; (8000abc <TerminalInit+0x68>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	f002 ff3d 	bl	8003908 <USBD_Init>
  
  /* Add Supported Class */
  /* Save, and replace DataIn callback with our own...*/
  USBDDataIn = USBD_CDC.DataIn;
 8000a8e:	490c      	ldr	r1, [pc, #48]	; (8000ac0 <TerminalInit+0x6c>)
 8000a90:	4a0c      	ldr	r2, [pc, #48]	; (8000ac4 <TerminalInit+0x70>)
 8000a92:	694b      	ldr	r3, [r1, #20]
 8000a94:	6013      	str	r3, [r2, #0]
  USBD_CDC.DataIn = USBD_CDC_DataIn;
 8000a96:	4b0c      	ldr	r3, [pc, #48]	; (8000ac8 <TerminalInit+0x74>)
  USBD_RegisterClass(&hUSBDDevice, &USBD_CDC);
 8000a98:	4620      	mov	r0, r4
  USBD_Init(&hUSBDDevice, &VCP_Desc, 0);
  
  /* Add Supported Class */
  /* Save, and replace DataIn callback with our own...*/
  USBDDataIn = USBD_CDC.DataIn;
  USBD_CDC.DataIn = USBD_CDC_DataIn;
 8000a9a:	614b      	str	r3, [r1, #20]
  USBD_RegisterClass(&hUSBDDevice, &USBD_CDC);
 8000a9c:	f002 ff49 	bl	8003932 <USBD_RegisterClass>
  
  /* Add CDC Interface Class */
  USBD_CDC_RegisterInterface(&hUSBDDevice, &USBD_CDC_fops);
 8000aa0:	4620      	mov	r0, r4
 8000aa2:	490a      	ldr	r1, [pc, #40]	; (8000acc <TerminalInit+0x78>)
 8000aa4:	f003 fb0e 	bl	80040c4 <USBD_CDC_RegisterInterface>
  
  /* Start Device Process */
  USBD_Start(&hUSBDDevice);
 8000aa8:	4620      	mov	r0, r4
#endif

}
 8000aaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  /* Add CDC Interface Class */
  USBD_CDC_RegisterInterface(&hUSBDDevice, &USBD_CDC_fops);
  
  /* Start Device Process */
  USBD_Start(&hUSBDDevice);
 8000aae:	f002 bf47 	b.w	8003940 <USBD_Start>
 8000ab2:	bf00      	nop
 8000ab4:	20000638 	.word	0x20000638
 8000ab8:	20000f48 	.word	0x20000f48
 8000abc:	20000134 	.word	0x20000134
 8000ac0:	20000068 	.word	0x20000068
 8000ac4:	2000116c 	.word	0x2000116c
 8000ac8:	08000985 	.word	0x08000985
 8000acc:	20000174 	.word	0x20000174

08000ad0 <TerminalRead>:

/* Attempt to read a block of data from the Terminal buffer
 * return the actual number of bytes read.
 */
uint32_t TerminalRead(uint32_t index, uint8_t *ptr, uint32_t len)
{
 8000ad0:	b5f0      	push	{r4, r5, r6, r7, lr}
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ad2:	b672      	cpsid	i
  uint32_t count, tail;
  /* try to read len characters from the input buffer */

  /* Crticial section begin */
  __disable_irq();
  count = 0;
 8000ad4:	2300      	movs	r3, #0
  while(TerminalState[index].inCount && (count < len)) {
 8000ad6:	4d0f      	ldr	r5, [pc, #60]	; (8000b14 <TerminalRead+0x44>)
 8000ad8:	f44f 7692 	mov.w	r6, #292	; 0x124
 8000adc:	4346      	muls	r6, r0
 8000ade:	19ac      	adds	r4, r5, r6
 8000ae0:	3480      	adds	r4, #128	; 0x80
 8000ae2:	88a7      	ldrh	r7, [r4, #4]
 8000ae4:	b2bf      	uxth	r7, r7
 8000ae6:	b18f      	cbz	r7, 8000b0c <TerminalRead+0x3c>
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d00f      	beq.n	8000b0c <TerminalRead+0x3c>
    tail   = TerminalState[index].inTail;
 8000aec:	8867      	ldrh	r7, [r4, #2]
 8000aee:	b2bf      	uxth	r7, r7
    *ptr++ = TerminalState[index].inBuffer[tail];
 8000af0:	443e      	add	r6, r7
    TerminalState[index].inTail = TERMINALINCR(tail);
 8000af2:	3701      	adds	r7, #1
  /* Crticial section begin */
  __disable_irq();
  count = 0;
  while(TerminalState[index].inCount && (count < len)) {
    tail   = TerminalState[index].inTail;
    *ptr++ = TerminalState[index].inBuffer[tail];
 8000af4:	5dad      	ldrb	r5, [r5, r6]
    TerminalState[index].inTail = TERMINALINCR(tail);
 8000af6:	f007 077f 	and.w	r7, r7, #127	; 0x7f
  /* Crticial section begin */
  __disable_irq();
  count = 0;
  while(TerminalState[index].inCount && (count < len)) {
    tail   = TerminalState[index].inTail;
    *ptr++ = TerminalState[index].inBuffer[tail];
 8000afa:	54cd      	strb	r5, [r1, r3]
    TerminalState[index].inTail = TERMINALINCR(tail);
 8000afc:	8067      	strh	r7, [r4, #2]
    TerminalState[index].inCount--;
 8000afe:	88a5      	ldrh	r5, [r4, #4]
 8000b00:	b2ad      	uxth	r5, r5
 8000b02:	3d01      	subs	r5, #1
 8000b04:	b2ad      	uxth	r5, r5
 8000b06:	80a5      	strh	r5, [r4, #4]
    count++;
 8000b08:	3301      	adds	r3, #1
 8000b0a:	e7e4      	b.n	8000ad6 <TerminalRead+0x6>
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000b0c:	b662      	cpsie	i
  /* Critical section end */
  __enable_irq();

  return count;

}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b12:	bf00      	nop
 8000b14:	20000a78 	.word	0x20000a78

08000b18 <_read_r>:
}

int _read_r( void *r, int fd, char *ptr, int len )
{
  uint32_t count;
  count = TerminalRead(0, (uint8_t *)ptr, len);
 8000b18:	4611      	mov	r1, r2
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	461a      	mov	r2, r3
 8000b1e:	f7ff bfd7 	b.w	8000ad0 <TerminalRead>

08000b22 <TerminalReadNonBlock>:

/* Attempt to read a single character from the Terminal buffer(s), return 1
 * if none are available. Return 0 if there is a character available.
 */
int TerminalReadNonBlock(uint32_t index, char *c)
{
 8000b22:	b508      	push	{r3, lr}
  /* Check for a character to be ready */
  if(TerminalRead(index,(uint8_t*)c,1) == 0) {
 8000b24:	2201      	movs	r2, #1
 8000b26:	f7ff ffd3 	bl	8000ad0 <TerminalRead>
    /* Nope, just return */
    return 1;
  }
  return 0;
}
 8000b2a:	f1d0 0001 	rsbs	r0, r0, #1
 8000b2e:	bf38      	it	cc
 8000b30:	2000      	movcc	r0, #0
 8000b32:	bd08      	pop	{r3, pc}

08000b34 <TerminalReadAnyNonBlock>:

/* Scan through all possible terminal input buffers and return if
 * there is a character available.
 */
int TerminalReadAnyNonBlock(char *c)
{
 8000b34:	4601      	mov	r1, r0
 8000b36:	b508      	push	{r3, lr}
  uint32_t i;
  int rc;

  for(i=0; i<INDEX_MAX; i++) {
    rc = TerminalReadNonBlock(i, c);
 8000b38:	2000      	movs	r0, #0
 8000b3a:	f7ff fff2 	bl	8000b22 <TerminalReadNonBlock>
    if(rc==0) {
      return rc;
    }
  }
  return 1;
}
 8000b3e:	3000      	adds	r0, #0
 8000b40:	bf18      	it	ne
 8000b42:	2001      	movne	r0, #1
 8000b44:	bd08      	pop	{r3, pc}
	...

08000b48 <TerminalOutputBufferWrite>:

/* Write a block to the given terminal buffer, assume interrupts can
 * be disabled.
 */
 uint32_t TerminalOutputBufferWrite(uint32_t index, char *p, uint32_t len)
{
 8000b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b4a:	4b39      	ldr	r3, [pc, #228]	; (8000c30 <TerminalOutputBufferWrite+0xe8>)
 8000b4c:	f44f 7492 	mov.w	r4, #292	; 0x124
#ifdef USE_USB
  uint8_t cdcRc;
#endif
  uint32_t head, tail, count;
  /* Check that our block will ever fit, if not, return fail */
  if(len >= TERMINALBUFFERSIZE) {
 8000b50:	2a7f      	cmp	r2, #127	; 0x7f
    /* Keep track of how many times this happens */
    TerminalState[index].stats.writeTooBig++;
 8000b52:	fb04 3400 	mla	r4, r4, r0, r3
#ifdef USE_USB
  uint8_t cdcRc;
#endif
  uint32_t head, tail, count;
  /* Check that our block will ever fit, if not, return fail */
  if(len >= TERMINALBUFFERSIZE) {
 8000b56:	d906      	bls.n	8000b66 <TerminalOutputBufferWrite+0x1e>
    /* Keep track of how many times this happens */
    TerminalState[index].stats.writeTooBig++;
 8000b58:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
 8000b5c:	3301      	adds	r3, #1
 8000b5e:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    return 1;
 8000b62:	2001      	movs	r0, #1
 8000b64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  }

  if((TerminalState[index].outCount+len) >= TERMINALBUFFERSIZE) {
 8000b66:	f8b4 510a 	ldrh.w	r5, [r4, #266]	; 0x10a
 8000b6a:	fa12 f585 	uxtah	r5, r2, r5
 8000b6e:	2d7f      	cmp	r5, #127	; 0x7f
 8000b70:	d904      	bls.n	8000b7c <TerminalOutputBufferWrite+0x34>
    /* Keep track of how many times we block */
    TerminalState[index].stats.writeBlocked++;
 8000b72:	f8d4 5114 	ldr.w	r5, [r4, #276]	; 0x114
 8000b76:	3501      	adds	r5, #1
 8000b78:	f8c4 5114 	str.w	r5, [r4, #276]	; 0x114
  }

  /* Block until there is room in the buffer */
  while((TerminalState[index].outCount+len) >= TERMINALBUFFERSIZE) {} 
 8000b7c:	f44f 7492 	mov.w	r4, #292	; 0x124
 8000b80:	fb04 3500 	mla	r5, r4, r0, r3
 8000b84:	f505 7584 	add.w	r5, r5, #264	; 0x108
 8000b88:	886d      	ldrh	r5, [r5, #2]
 8000b8a:	fa12 f585 	uxtah	r5, r2, r5
 8000b8e:	2d7f      	cmp	r5, #127	; 0x7f
 8000b90:	d8f4      	bhi.n	8000b7c <TerminalOutputBufferWrite+0x34>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b92:	b672      	cpsid	i

  /* Critical section begin */
  __disable_irq();
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
 8000b94:	fb04 3400 	mla	r4, r4, r0, r3
 8000b98:	f8d4 5118 	ldr.w	r5, [r4, #280]	; 0x118
 8000b9c:	4415      	add	r5, r2
 8000b9e:	f8c4 5118 	str.w	r5, [r4, #280]	; 0x118
 8000ba2:	440a      	add	r2, r1
  while((len != 0) 
 8000ba4:	4291      	cmp	r1, r2
 8000ba6:	d01d      	beq.n	8000be4 <TerminalOutputBufferWrite+0x9c>
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
 8000ba8:	f44f 7592 	mov.w	r5, #292	; 0x124
 8000bac:	fb05 3500 	mla	r5, r5, r0, r3
 8000bb0:	f505 7484 	add.w	r4, r5, #264	; 0x108
 8000bb4:	8866      	ldrh	r6, [r4, #2]
 8000bb6:	b2b6      	uxth	r6, r6
 8000bb8:	2e7f      	cmp	r6, #127	; 0x7f
 8000bba:	d813      	bhi.n	8000be4 <TerminalOutputBufferWrite+0x9c>
    head = TerminalState[index].outHead;
 8000bbc:	f8b5 7106 	ldrh.w	r7, [r5, #262]	; 0x106
    TerminalState[index].outBuffer[head] = *p++;
 8000bc0:	f811 cb01 	ldrb.w	ip, [r1], #1
  __disable_irq();
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
  while((len != 0) 
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
    head = TerminalState[index].outHead;
 8000bc4:	b2bf      	uxth	r7, r7
 8000bc6:	f505 7680 	add.w	r6, r5, #256	; 0x100
    TerminalState[index].outBuffer[head] = *p++;
 8000bca:	443d      	add	r5, r7
    TerminalState[index].outHead = TERMINALINCR(head);
 8000bcc:	3701      	adds	r7, #1
 8000bce:	f007 077f 	and.w	r7, r7, #127	; 0x7f
  /* Copy characters into the buffer */
  TerminalState[index].stats.written += len;  /* gather statistics */
  while((len != 0) 
	&& (TerminalState[index].outCount<TERMINALBUFFERSIZE)) {
    head = TerminalState[index].outHead;
    TerminalState[index].outBuffer[head] = *p++;
 8000bd2:	f885 c086 	strb.w	ip, [r5, #134]	; 0x86
    TerminalState[index].outHead = TERMINALINCR(head);
 8000bd6:	80f7      	strh	r7, [r6, #6]
    TerminalState[index].outCount++;
 8000bd8:	8865      	ldrh	r5, [r4, #2]
 8000bda:	b2ad      	uxth	r5, r5
 8000bdc:	3501      	adds	r5, #1
 8000bde:	b2ad      	uxth	r5, r5
 8000be0:	8065      	strh	r5, [r4, #2]
 8000be2:	e7df      	b.n	8000ba4 <TerminalOutputBufferWrite+0x5c>
    len--;
  }
  
  /* Trigger output from this buffer */
  tail = TerminalState[index].outTail;
 8000be4:	f44f 7292 	mov.w	r2, #292	; 0x124
 8000be8:	fb02 3200 	mla	r2, r2, r0, r3
 8000bec:	f8b2 1108 	ldrh.w	r1, [r2, #264]	; 0x108
  count = TerminalState[index].outCount;
 8000bf0:	f8b2 210a 	ldrh.w	r2, [r2, #266]	; 0x10a
    TerminalState[index].outCount++;
    len--;
  }
  
  /* Trigger output from this buffer */
  tail = TerminalState[index].outTail;
 8000bf4:	b289      	uxth	r1, r1
  count = TerminalState[index].outCount;
 8000bf6:	b292      	uxth	r2, r2
  /* Only allow a transfer to the end of the buffer */
  if((count + tail) >= TERMINALBUFFERSIZE) {
 8000bf8:	1854      	adds	r4, r2, r1
 8000bfa:	2c7f      	cmp	r4, #127	; 0x7f
    count = TERMINALBUFFERSIZE - tail;
 8000bfc:	bf88      	it	hi
 8000bfe:	f1c1 0280 	rsbhi	r2, r1, #128	; 0x80
  }
  switch(index) {
 8000c02:	b990      	cbnz	r0, 8000c2a <TerminalOutputBufferWrite+0xe2>
    }
    break;
#endif
#ifdef USE_USB
  case INDEX_USB: /* USB */
    if(hUSBDDevice.dev_state == USBD_STATE_CONFIGURED) {
 8000c04:	4c0b      	ldr	r4, [pc, #44]	; (8000c34 <TerminalOutputBufferWrite+0xec>)
 8000c06:	f894 01fc 	ldrb.w	r0, [r4, #508]	; 0x1fc
 8000c0a:	2803      	cmp	r0, #3
 8000c0c:	d10d      	bne.n	8000c2a <TerminalOutputBufferWrite+0xe2>
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
 8000c0e:	4419      	add	r1, r3
    break;
#endif
#ifdef USE_USB
  case INDEX_USB: /* USB */
    if(hUSBDDevice.dev_state == USBD_STATE_CONFIGURED) {
      USBD_CDC_SetTxBuffer(&hUSBDDevice,
 8000c10:	b295      	uxth	r5, r2
 8000c12:	4620      	mov	r0, r4
 8000c14:	3186      	adds	r1, #134	; 0x86
 8000c16:	462a      	mov	r2, r5
 8000c18:	f003 fa5b 	bl	80040d2 <USBD_CDC_SetTxBuffer>
			   (uint8_t*)&(TerminalState[index].outBuffer[tail]),
			   count);
      cdcRc = USBD_CDC_TransmitPacket(&hUSBDDevice);
 8000c1c:	4620      	mov	r0, r4
 8000c1e:	f003 fa66 	bl	80040ee <USBD_CDC_TransmitPacket>
      if(cdcRc == USBD_OK) {
 8000c22:	b910      	cbnz	r0, 8000c2a <TerminalOutputBufferWrite+0xe2>
	/* CDC was not busy, and we are now sending */
	TerminalState[index].outSending = count;
 8000c24:	4b02      	ldr	r3, [pc, #8]	; (8000c30 <TerminalOutputBufferWrite+0xe8>)
 8000c26:	f8a3 510c 	strh.w	r5, [r3, #268]	; 0x10c
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8000c2a:	b662      	cpsie	i
 8000c2c:	2000      	movs	r0, #0
    

  /* Critical section end */
  __enable_irq();
  return 0;
}
 8000c2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c30:	20000a78 	.word	0x20000a78
 8000c34:	20000f48 	.word	0x20000f48

08000c38 <_write_r>:
#endif

}

int _write_r(void *reent, int fd, char *ptr, size_t len)
{
 8000c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000c3a:	461d      	mov	r5, r3
 8000c3c:	4614      	mov	r4, r2
 8000c3e:	18d7      	adds	r7, r2, r3
  uint32_t count;
  /* Frob buffer to add appropriate carriage returns and newlines */
  count = len;
  while(count != 0) {
 8000c40:	42bc      	cmp	r4, r7
 8000c42:	4626      	mov	r6, r4
 8000c44:	d00f      	beq.n	8000c66 <_write_r+0x2e>
    if(*ptr == '\n') {
 8000c46:	7833      	ldrb	r3, [r6, #0]
 8000c48:	2b0a      	cmp	r3, #10
 8000c4a:	f104 0401 	add.w	r4, r4, #1
 8000c4e:	d104      	bne.n	8000c5a <_write_r+0x22>
      /* XXX handle buffer overflow */
#ifdef USE_UART
      TerminalOutputBufferWrite(INDEX_UART,"\r",1);
#endif
#ifdef USE_USB
      TerminalOutputBufferWrite(INDEX_USB,"\r",1);
 8000c50:	2000      	movs	r0, #0
 8000c52:	4906      	ldr	r1, [pc, #24]	; (8000c6c <_write_r+0x34>)
 8000c54:	2201      	movs	r2, #1
 8000c56:	f7ff ff77 	bl	8000b48 <TerminalOutputBufferWrite>
    }
#ifdef USE_UART
    TerminalOutputBufferWrite(INDEX_UART,ptr,1);
#endif
#ifdef USE_USB
    TerminalOutputBufferWrite(INDEX_USB,ptr,1);
 8000c5a:	4631      	mov	r1, r6
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f7ff ff72 	bl	8000b48 <TerminalOutputBufferWrite>
 8000c64:	e7ec      	b.n	8000c40 <_write_r+0x8>
    /* Transfer error in transmission process */
    Error_Handler();
  }
#endif
  return len;
}
 8000c66:	4628      	mov	r0, r5
 8000c68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	08006ef4 	.word	0x08006ef4

08000c70 <TerminalInputBufferWrite>:
  __enable_irq();
  return 0;
}

uint32_t TerminalInputBufferWrite(uint32_t index, char *p, uint32_t len)
{
 8000c70:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t head;

  /* Critical Section begin */
  //__disable_irq();
  /* Check that our block will fit, if not, return fail */
  if((TerminalState[index].inCount + len) >= TERMINALBUFFERSIZE) {
 8000c72:	4c1b      	ldr	r4, [pc, #108]	; (8000ce0 <TerminalInputBufferWrite+0x70>)
 8000c74:	f44f 7392 	mov.w	r3, #292	; 0x124
 8000c78:	fb03 4300 	mla	r3, r3, r0, r4
 8000c7c:	f8b3 5084 	ldrh.w	r5, [r3, #132]	; 0x84
 8000c80:	fa12 f585 	uxtah	r5, r2, r5
 8000c84:	2d7f      	cmp	r5, #127	; 0x7f
 8000c86:	d906      	bls.n	8000c96 <TerminalInputBufferWrite+0x26>
    //__enable_irq();
    TerminalState[index].stats.receiveTooBig++;
 8000c88:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8000c8c:	3201      	adds	r2, #1
 8000c8e:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    return 1;
 8000c92:	2001      	movs	r0, #1
 8000c94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
 8000c96:	f8d3 5120 	ldr.w	r5, [r3, #288]	; 0x120
 8000c9a:	4415      	add	r5, r2
 8000c9c:	f8c3 5120 	str.w	r5, [r3, #288]	; 0x120
 8000ca0:	440a      	add	r2, r1
  while(len != 0) {
 8000ca2:	4291      	cmp	r1, r2
 8000ca4:	d019      	beq.n	8000cda <TerminalInputBufferWrite+0x6a>
    head = TerminalState[index].inHead;
 8000ca6:	f44f 7792 	mov.w	r7, #292	; 0x124
 8000caa:	4347      	muls	r7, r0
 8000cac:	19e3      	adds	r3, r4, r7
    TerminalState[index].inBuffer[head] = *p++;
 8000cae:	f811 cb01 	ldrb.w	ip, [r1], #1
    return 1;
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
  while(len != 0) {
    head = TerminalState[index].inHead;
 8000cb2:	f8b3 6080 	ldrh.w	r6, [r3, #128]	; 0x80
 8000cb6:	b2b6      	uxth	r6, r6
    TerminalState[index].inBuffer[head] = *p++;
 8000cb8:	4437      	add	r7, r6
    TerminalState[index].inHead = TERMINALINCR(head);
 8000cba:	3601      	adds	r6, #1
 8000cbc:	f006 067f 	and.w	r6, r6, #127	; 0x7f
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
  while(len != 0) {
    head = TerminalState[index].inHead;
    TerminalState[index].inBuffer[head] = *p++;
 8000cc0:	f804 c007 	strb.w	ip, [r4, r7]
    TerminalState[index].inHead = TERMINALINCR(head);
 8000cc4:	f8a3 6080 	strh.w	r6, [r3, #128]	; 0x80
    return 1;
  }
  /* Copy characters into the buffer */
  TerminalState[index].stats.received += len;
  while(len != 0) {
    head = TerminalState[index].inHead;
 8000cc8:	f103 0580 	add.w	r5, r3, #128	; 0x80
    TerminalState[index].inBuffer[head] = *p++;
    TerminalState[index].inHead = TERMINALINCR(head);
    TerminalState[index].inCount++;
 8000ccc:	f8b3 3084 	ldrh.w	r3, [r3, #132]	; 0x84
 8000cd0:	b29b      	uxth	r3, r3
 8000cd2:	3301      	adds	r3, #1
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	80ab      	strh	r3, [r5, #4]
 8000cd8:	e7e3      	b.n	8000ca2 <TerminalInputBufferWrite+0x32>
    len--;
  }
  
  /* Critical section end */
  //__enable_irq();
  return 0;
 8000cda:	2000      	movs	r0, #0
}
 8000cdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cde:	bf00      	nop
 8000ce0:	20000a78 	.word	0x20000a78

08000ce4 <USB_LP_CAN_RX0_IRQHandler>:
void USB_LP_CAN_RX0_IRQHandler(void)
#elif defined (USE_USB_INTERRUPT_REMAPPED)
void USB_LP_IRQHandler(void)
#endif
{
  HAL_PCD_IRQHandler(&hpcd);
 8000ce4:	4801      	ldr	r0, [pc, #4]	; (8000cec <USB_LP_CAN_RX0_IRQHandler+0x8>)
 8000ce6:	f001 bdd8 	b.w	800289a <HAL_PCD_IRQHandler>
 8000cea:	bf00      	nop
 8000cec:	20001170 	.word	0x20001170

08000cf0 <DecodeReadRegister>:
#include "decoder.h"


/* Read a specific register from memory */
uint32_t DecodeReadRegister(const Peripheral_t *p, const Register_t *r)
{
 8000cf0:	b510      	push	{r4, lr}
 8000cf2:	460b      	mov	r3, r1
  uint32_t address, val;

  if(p == NULL) return 0;
 8000cf4:	4604      	mov	r4, r0
 8000cf6:	b1b0      	cbz	r0, 8000d26 <DecodeReadRegister+0x36>
  if(r == NULL) return 0;
 8000cf8:	b1b1      	cbz	r1, 8000d28 <DecodeReadRegister+0x38>
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8000cfa:	8888      	ldrh	r0, [r1, #4]

  /* read register according to size */
  switch(r->size) {
 8000cfc:	7989      	ldrb	r1, [r1, #6]

  if(p == NULL) return 0;
  if(r == NULL) return 0;
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8000cfe:	6862      	ldr	r2, [r4, #4]

  /* read register according to size */
  switch(r->size) {
 8000d00:	2910      	cmp	r1, #16
 8000d02:	d005      	beq.n	8000d10 <DecodeReadRegister+0x20>
 8000d04:	2920      	cmp	r1, #32
 8000d06:	d005      	beq.n	8000d14 <DecodeReadRegister+0x24>
 8000d08:	2908      	cmp	r1, #8
 8000d0a:	d105      	bne.n	8000d18 <DecodeReadRegister+0x28>
  case 8:
    val = *(uint8_t *)address;
 8000d0c:	5c80      	ldrb	r0, [r0, r2]
    break;
 8000d0e:	bd10      	pop	{r4, pc}
  case 16:
    val = *(uint16_t *)address;
 8000d10:	5a80      	ldrh	r0, [r0, r2]
    break;  
 8000d12:	bd10      	pop	{r4, pc}
  case 32:
    val = *(uint32_t *)address;
 8000d14:	5880      	ldr	r0, [r0, r2]
    break;
 8000d16:	bd10      	pop	{r4, pc}
  default:
    printf("Invalid size 0x%x for register %s in periphral %s!\n",
 8000d18:	681a      	ldr	r2, [r3, #0]
 8000d1a:	4804      	ldr	r0, [pc, #16]	; (8000d2c <DecodeReadRegister+0x3c>)
 8000d1c:	6823      	ldr	r3, [r4, #0]
 8000d1e:	f000 fb09 	bl	8001334 <printf>
	   (unsigned int)r->size,
	   r->name,
	   p->name);
    return 0;
 8000d22:	2000      	movs	r0, #0
 8000d24:	bd10      	pop	{r4, pc}
 8000d26:	bd10      	pop	{r4, pc}
/* Read a specific register from memory */
uint32_t DecodeReadRegister(const Peripheral_t *p, const Register_t *r)
{
  uint32_t address, val;

  if(p == NULL) return 0;
 8000d28:	4608      	mov	r0, r1
	   r->name,
	   p->name);
    return 0;
  }
  return val;
}
 8000d2a:	bd10      	pop	{r4, pc}
 8000d2c:	08007225 	.word	0x08007225

08000d30 <DecodeWriteRegister>:

/* Read a specific register from memory */
uint32_t DecodeWriteRegister(const Peripheral_t *p, const Register_t *r,
			     uint32_t val)
{
 8000d30:	b538      	push	{r3, r4, r5, lr}
 8000d32:	460b      	mov	r3, r1
  uint32_t address;

  if(p == NULL) return 1;
 8000d34:	4604      	mov	r4, r0
 8000d36:	b1a8      	cbz	r0, 8000d64 <DecodeWriteRegister+0x34>
  if(r == NULL) return 1;
 8000d38:	b1a1      	cbz	r1, 8000d64 <DecodeWriteRegister+0x34>
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8000d3a:	888d      	ldrh	r5, [r1, #4]

  /* read register according to size */
  switch(r->size) {
 8000d3c:	7989      	ldrb	r1, [r1, #6]

  if(p == NULL) return 1;
  if(r == NULL) return 1;
  
  /* Calculate effective address */
  address = p->base + r->offset;
 8000d3e:	6840      	ldr	r0, [r0, #4]

  /* read register according to size */
  switch(r->size) {
 8000d40:	2910      	cmp	r1, #16
 8000d42:	d005      	beq.n	8000d50 <DecodeWriteRegister+0x20>
 8000d44:	2920      	cmp	r1, #32
 8000d46:	d005      	beq.n	8000d54 <DecodeWriteRegister+0x24>
 8000d48:	2908      	cmp	r1, #8
 8000d4a:	d106      	bne.n	8000d5a <DecodeWriteRegister+0x2a>
  case 8:
    *(uint8_t *)address = val;
 8000d4c:	542a      	strb	r2, [r5, r0]
 8000d4e:	e002      	b.n	8000d56 <DecodeWriteRegister+0x26>
    break;
  case 16:
    *(uint16_t *)address = val;
 8000d50:	522a      	strh	r2, [r5, r0]
 8000d52:	e000      	b.n	8000d56 <DecodeWriteRegister+0x26>
    break;  
  case 32:
    *(uint32_t *)address = val;
 8000d54:	502a      	str	r2, [r5, r0]
	   (unsigned int)r->size,
	   r->name,
	   p->name);
    return 1;
  }
  return 0;
 8000d56:	2000      	movs	r0, #0
  case 16:
    *(uint16_t *)address = val;
    break;  
  case 32:
    *(uint32_t *)address = val;
    break;
 8000d58:	bd38      	pop	{r3, r4, r5, pc}
  default:
    printf("Invalid size 0x%x for register %s in periphral %s!\n",
 8000d5a:	681a      	ldr	r2, [r3, #0]
 8000d5c:	4802      	ldr	r0, [pc, #8]	; (8000d68 <DecodeWriteRegister+0x38>)
 8000d5e:	6823      	ldr	r3, [r4, #0]
 8000d60:	f000 fae8 	bl	8001334 <printf>
uint32_t DecodeWriteRegister(const Peripheral_t *p, const Register_t *r,
			     uint32_t val)
{
  uint32_t address;

  if(p == NULL) return 1;
 8000d64:	2001      	movs	r0, #1
	   r->name,
	   p->name);
    return 1;
  }
  return 0;
}
 8000d66:	bd38      	pop	{r3, r4, r5, pc}
 8000d68:	08007225 	.word	0x08007225

08000d6c <DecodeField>:

/* Decode a field */
void DecodeField(const Field_t *f, uint32_t val)
{
 8000d6c:	b530      	push	{r4, r5, lr}
 8000d6e:	b085      	sub	sp, #20
  uint32_t v;
  if(f == NULL) return;
 8000d70:	b198      	cbz	r0, 8000d9a <DecodeField+0x2e>

  v = (val >> (f->offset)) & ((1<<f->width)-1);
 8000d72:	7943      	ldrb	r3, [r0, #5]
 8000d74:	7904      	ldrb	r4, [r0, #4]
  printf("  %21s : 0x%-2x (%6u) %2u %s offset: %u\n",
 8000d76:	4d0a      	ldr	r5, [pc, #40]	; (8000da0 <DecodeField+0x34>)
void DecodeField(const Field_t *f, uint32_t val)
{
  uint32_t v;
  if(f == NULL) return;

  v = (val >> (f->offset)) & ((1<<f->width)-1);
 8000d78:	2201      	movs	r2, #1
 8000d7a:	409a      	lsls	r2, r3
 8000d7c:	40e1      	lsrs	r1, r4
 8000d7e:	3a01      	subs	r2, #1
 8000d80:	400a      	ands	r2, r1
  printf("  %21s : 0x%-2x (%6u) %2u %s offset: %u\n",
 8000d82:	6801      	ldr	r1, [r0, #0]
 8000d84:	4807      	ldr	r0, [pc, #28]	; (8000da4 <DecodeField+0x38>)
 8000d86:	9300      	str	r3, [sp, #0]
 8000d88:	2b01      	cmp	r3, #1
 8000d8a:	bf98      	it	ls
 8000d8c:	4628      	movls	r0, r5
 8000d8e:	9001      	str	r0, [sp, #4]
 8000d90:	9402      	str	r4, [sp, #8]
 8000d92:	4805      	ldr	r0, [pc, #20]	; (8000da8 <DecodeField+0x3c>)
 8000d94:	4613      	mov	r3, r2
 8000d96:	f000 facd 	bl	8001334 <printf>
	 (unsigned int)v,
	 (unsigned int)v,
	 (unsigned int)(f->width),
	 (f->width > 1 ) ? "bits," : "bit, ",
	 (unsigned int)(f->offset));
}
 8000d9a:	b005      	add	sp, #20
 8000d9c:	bd30      	pop	{r4, r5, pc}
 8000d9e:	bf00      	nop
 8000da0:	0800725f 	.word	0x0800725f
 8000da4:	08007259 	.word	0x08007259
 8000da8:	08007265 	.word	0x08007265

08000dac <DecodeRegister>:

/* Decode a register */
void DecodeRegister(const Register_t *r, uint32_t base, uint32_t val,
		    uint32_t decodeFields)
{
 8000dac:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8000dae:	4615      	mov	r5, r2
 8000db0:	461e      	mov	r6, r3
  Field_t const *f;
  
  if(r == NULL) return;
 8000db2:	4604      	mov	r4, r0
 8000db4:	b1d8      	cbz	r0, 8000dee <DecodeRegister+0x42>

  //  printf("\tRegister :\n");
  printf(" Register %-13s : 0x%08x (%10u) Size: %2u Address: 0x%08x\n",
 8000db6:	7983      	ldrb	r3, [r0, #6]
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	8883      	ldrh	r3, [r0, #4]
 8000dbc:	480d      	ldr	r0, [pc, #52]	; (8000df4 <DecodeRegister+0x48>)
	 r->name,
	 (unsigned int)val,
	 (unsigned int)val,
	 (unsigned int)r->size,
	 (unsigned int)(base + r->offset)
 8000dbe:	4419      	add	r1, r3
  Field_t const *f;
  
  if(r == NULL) return;

  //  printf("\tRegister :\n");
  printf(" Register %-13s : 0x%08x (%10u) Size: %2u Address: 0x%08x\n",
 8000dc0:	9101      	str	r1, [sp, #4]
 8000dc2:	6821      	ldr	r1, [r4, #0]
 8000dc4:	4613      	mov	r3, r2
 8000dc6:	f000 fab5 	bl	8001334 <printf>
	 (unsigned int)r->size,
	 (unsigned int)(base + r->offset)
	 );

  /* Dump out fields */
  if(r->fields != NULL && decodeFields) {
 8000dca:	68a4      	ldr	r4, [r4, #8]
 8000dcc:	b144      	cbz	r4, 8000de0 <DecodeRegister+0x34>
 8000dce:	b176      	cbz	r6, 8000dee <DecodeRegister+0x42>
    for(f = r->fields; f->name != NULL; f++) {
 8000dd0:	6823      	ldr	r3, [r4, #0]
 8000dd2:	b133      	cbz	r3, 8000de2 <DecodeRegister+0x36>
      DecodeField(f,val);
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	4629      	mov	r1, r5
 8000dd8:	f7ff ffc8 	bl	8000d6c <DecodeField>
	 (unsigned int)(base + r->offset)
	 );

  /* Dump out fields */
  if(r->fields != NULL && decodeFields) {
    for(f = r->fields; f->name != NULL; f++) {
 8000ddc:	3408      	adds	r4, #8
 8000dde:	e7f7      	b.n	8000dd0 <DecodeRegister+0x24>
      DecodeField(f,val);
    }
  }
  if(decodeFields) {
 8000de0:	b12e      	cbz	r6, 8000dee <DecodeRegister+0x42>
    printf("\n");
 8000de2:	200a      	movs	r0, #10
  }

}
 8000de4:	b002      	add	sp, #8
 8000de6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    for(f = r->fields; f->name != NULL; f++) {
      DecodeField(f,val);
    }
  }
  if(decodeFields) {
    printf("\n");
 8000dea:	f004 b91b 	b.w	8005024 <putchar>
  }

}
 8000dee:	b002      	add	sp, #8
 8000df0:	bd70      	pop	{r4, r5, r6, pc}
 8000df2:	bf00      	nop
 8000df4:	0800728e 	.word	0x0800728e

08000df8 <DecodePeripheral>:

/* Decode a peripheral */
void DecodePeripheral(const Peripheral_t *p, uint32_t decodeFields)
{
 8000df8:	b570      	push	{r4, r5, r6, lr}
 8000dfa:	460e      	mov	r6, r1
  Register_t const *r;
  uint32_t val;

  if(p == NULL) return;
 8000dfc:	4605      	mov	r5, r0
 8000dfe:	b1a8      	cbz	r0, 8000e2c <DecodePeripheral+0x34>
  
  printf("Peripheral %-13s: Base address: 0x%08x\n",
 8000e00:	480b      	ldr	r0, [pc, #44]	; (8000e30 <DecodePeripheral+0x38>)
 8000e02:	e895 0006 	ldmia.w	r5, {r1, r2}
 8000e06:	f000 fa95 	bl	8001334 <printf>
	 p->name,  (unsigned int)p->base);

  /* Dump out registers */
  if(p->registers != NULL) {
 8000e0a:	68ac      	ldr	r4, [r5, #8]
 8000e0c:	b904      	cbnz	r4, 8000e10 <DecodePeripheral+0x18>
 8000e0e:	bd70      	pop	{r4, r5, r6, pc}
    for(r = p->registers; r->name != NULL; r++) {
 8000e10:	6822      	ldr	r2, [r4, #0]
 8000e12:	b15a      	cbz	r2, 8000e2c <DecodePeripheral+0x34>
      /* Read value */
      val = DecodeReadRegister(p,r);
 8000e14:	4621      	mov	r1, r4
 8000e16:	4628      	mov	r0, r5
 8000e18:	f7ff ff6a 	bl	8000cf0 <DecodeReadRegister>
      /* Decode Register, but don't dump fields */
      DecodeRegister(r, p->base, val, decodeFields);
 8000e1c:	6869      	ldr	r1, [r5, #4]

  /* Dump out registers */
  if(p->registers != NULL) {
    for(r = p->registers; r->name != NULL; r++) {
      /* Read value */
      val = DecodeReadRegister(p,r);
 8000e1e:	4602      	mov	r2, r0
      /* Decode Register, but don't dump fields */
      DecodeRegister(r, p->base, val, decodeFields);
 8000e20:	4633      	mov	r3, r6
 8000e22:	4620      	mov	r0, r4
 8000e24:	f7ff ffc2 	bl	8000dac <DecodeRegister>
  printf("Peripheral %-13s: Base address: 0x%08x\n",
	 p->name,  (unsigned int)p->base);

  /* Dump out registers */
  if(p->registers != NULL) {
    for(r = p->registers; r->name != NULL; r++) {
 8000e28:	340c      	adds	r4, #12
 8000e2a:	e7f1      	b.n	8000e10 <DecodePeripheral+0x18>
 8000e2c:	bd70      	pop	{r4, r5, r6, pc}
 8000e2e:	bf00      	nop
 8000e30:	080072c9 	.word	0x080072c9

08000e34 <DecodePrintPeripherals>:
  }
}

/* Pretty print the names of all the peripherals */
void DecodePrintPeripherals(const Peripheral_t *p)
{
 8000e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e36:	4606      	mov	r6, r0
  uint32_t col;
  col = 8;
  printf("\t");
 8000e38:	2009      	movs	r0, #9
 8000e3a:	f004 f8f3 	bl	8005024 <putchar>
 8000e3e:	f106 050c 	add.w	r5, r6, #12

/* Pretty print the names of all the peripherals */
void DecodePrintPeripherals(const Peripheral_t *p)
{
  uint32_t col;
  col = 8;
 8000e42:	2408      	movs	r4, #8
 8000e44:	462f      	mov	r7, r5
  printf("\t");
  for(; p->name != NULL; p++) {
 8000e46:	f855 1c0c 	ldr.w	r1, [r5, #-12]
 8000e4a:	b1a1      	cbz	r1, 8000e76 <DecodePrintPeripherals+0x42>
    col += printf("%s",p->name);
 8000e4c:	480a      	ldr	r0, [pc, #40]	; (8000e78 <DecodePrintPeripherals+0x44>)
 8000e4e:	f000 fa71 	bl	8001334 <printf>
 8000e52:	1bab      	subs	r3, r5, r6
 8000e54:	443b      	add	r3, r7
 8000e56:	4404      	add	r4, r0
    if((p+1)->name != NULL) {
 8000e58:	f853 3c0c 	ldr.w	r3, [r3, #-12]
 8000e5c:	b14b      	cbz	r3, 8000e72 <DecodePrintPeripherals+0x3e>
      col += printf(", ");
 8000e5e:	4807      	ldr	r0, [pc, #28]	; (8000e7c <DecodePrintPeripherals+0x48>)
 8000e60:	f000 fa68 	bl	8001334 <printf>
 8000e64:	4404      	add	r4, r0
      if(col > 70) {
 8000e66:	2c46      	cmp	r4, #70	; 0x46
 8000e68:	d903      	bls.n	8000e72 <DecodePrintPeripherals+0x3e>
	col = 8;
	printf("\n\t");
 8000e6a:	4805      	ldr	r0, [pc, #20]	; (8000e80 <DecodePrintPeripherals+0x4c>)
 8000e6c:	f000 fa62 	bl	8001334 <printf>
  for(; p->name != NULL; p++) {
    col += printf("%s",p->name);
    if((p+1)->name != NULL) {
      col += printf(", ");
      if(col > 70) {
	col = 8;
 8000e70:	2408      	movs	r4, #8
 8000e72:	350c      	adds	r5, #12
 8000e74:	e7e7      	b.n	8000e46 <DecodePrintPeripherals+0x12>
	printf("\n\t");
      }
    }
  }
}
 8000e76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000e78:	08006f7c 	.word	0x08006f7c
 8000e7c:	08007262 	.word	0x08007262
 8000e80:	080072f1 	.word	0x080072f1

08000e84 <DecodePrintRegisters>:

void DecodePrintRegisters(const Register_t *r) {
 8000e84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e86:	4606      	mov	r6, r0
  uint8_t col;
  col = 8;
  printf("\t");
 8000e88:	2009      	movs	r0, #9
 8000e8a:	f004 f8cb 	bl	8005024 <putchar>
 8000e8e:	f106 050c 	add.w	r5, r6, #12
  }
}

void DecodePrintRegisters(const Register_t *r) {
  uint8_t col;
  col = 8;
 8000e92:	2408      	movs	r4, #8
 8000e94:	462f      	mov	r7, r5
  printf("\t");
  for(; r->name != NULL; r++) {
 8000e96:	f855 1c0c 	ldr.w	r1, [r5, #-12]
 8000e9a:	b1b1      	cbz	r1, 8000eca <DecodePrintRegisters+0x46>
    col += printf("%s",r->name);
 8000e9c:	480b      	ldr	r0, [pc, #44]	; (8000ecc <DecodePrintRegisters+0x48>)
 8000e9e:	f000 fa49 	bl	8001334 <printf>
 8000ea2:	1bab      	subs	r3, r5, r6
 8000ea4:	443b      	add	r3, r7
 8000ea6:	4420      	add	r0, r4
    if((r+1)->name != NULL) {
 8000ea8:	f853 3c0c 	ldr.w	r3, [r3, #-12]
void DecodePrintRegisters(const Register_t *r) {
  uint8_t col;
  col = 8;
  printf("\t");
  for(; r->name != NULL; r++) {
    col += printf("%s",r->name);
 8000eac:	b2c4      	uxtb	r4, r0
    if((r+1)->name != NULL) {
 8000eae:	b153      	cbz	r3, 8000ec6 <DecodePrintRegisters+0x42>
      col += printf(", ");
 8000eb0:	4807      	ldr	r0, [pc, #28]	; (8000ed0 <DecodePrintRegisters+0x4c>)
 8000eb2:	f000 fa3f 	bl	8001334 <printf>
 8000eb6:	4420      	add	r0, r4
 8000eb8:	b2c4      	uxtb	r4, r0
      if(col > 70) {
 8000eba:	2c46      	cmp	r4, #70	; 0x46
 8000ebc:	d903      	bls.n	8000ec6 <DecodePrintRegisters+0x42>
	col = 8;
	printf("\n\t");
 8000ebe:	4805      	ldr	r0, [pc, #20]	; (8000ed4 <DecodePrintRegisters+0x50>)
 8000ec0:	f000 fa38 	bl	8001334 <printf>
  for(; r->name != NULL; r++) {
    col += printf("%s",r->name);
    if((r+1)->name != NULL) {
      col += printf(", ");
      if(col > 70) {
	col = 8;
 8000ec4:	2408      	movs	r4, #8
 8000ec6:	350c      	adds	r5, #12
 8000ec8:	e7e5      	b.n	8000e96 <DecodePrintRegisters+0x12>
	printf("\n\t");
      }
    }
  }
}
 8000eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000ecc:	08006f7c 	.word	0x08006f7c
 8000ed0:	08007262 	.word	0x08007262
 8000ed4:	080072f1 	.word	0x080072f1

08000ed8 <CmdDecode>:

void CmdDecode(int mode)
{
 8000ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t val,oval,t,m;
  Peripheral_t const *p;
  Register_t const *r;
  Field_t const *f;

  if(mode == CMD_LONG_HELP) {
 8000edc:	2802      	cmp	r0, #2
    }
  }
}

void CmdDecode(int mode)
{
 8000ede:	b086      	sub	sp, #24
  uint32_t val,oval,t,m;
  Peripheral_t const *p;
  Register_t const *r;
  Field_t const *f;

  if(mode == CMD_LONG_HELP) {
 8000ee0:	d120      	bne.n	8000f24 <CmdDecode+0x4c>
    /* Try to fetch a peripheral name, then just give general help */
    rc = fetch_string_arg(&n);
 8000ee2:	a805      	add	r0, sp, #20
 8000ee4:	f7ff fc9c 	bl	8000820 <fetch_string_arg>
    if(rc) {
 8000ee8:	b910      	cbnz	r0, 8000ef0 <CmdDecode+0x18>
    } else {
      /* User is requesting a list of registers for a peripheral */
      
      /* Locate the peripheral name */
      p = Peripherals;
      while((p->name != NULL) && strcasecmp(n,p->name)) {
 8000eea:	9e05      	ldr	r6, [sp, #20]
 8000eec:	4c69      	ldr	r4, [pc, #420]	; (8001094 <CmdDecode+0x1bc>)
 8000eee:	e007      	b.n	8000f00 <CmdDecode+0x28>
  if(mode == CMD_LONG_HELP) {
    /* Try to fetch a peripheral name, then just give general help */
    rc = fetch_string_arg(&n);
    if(rc) {
      /* nothing to fetch, general help */
      printf("decode {<periph> {<reg>}|full}\n"
 8000ef0:	4869      	ldr	r0, [pc, #420]	; (8001098 <CmdDecode+0x1c0>)
 8000ef2:	f004 f8d3 	bl	800509c <puts>
	     "The forms with <val> on the end allow you to set the\n"
	     "selected register/field value\n"
	     "\n"
	     "Valid peripherals are:\n"
	     "\n");
      DecodePrintPeripherals(Peripherals);
 8000ef6:	4869      	ldr	r0, [pc, #420]	; (800109c <CmdDecode+0x1c4>)
 8000ef8:	f7ff ff9c 	bl	8000e34 <DecodePrintPeripherals>
      printf("\n\n"
 8000efc:	4868      	ldr	r0, [pc, #416]	; (80010a0 <CmdDecode+0x1c8>)
 8000efe:	e042      	b.n	8000f86 <CmdDecode+0xae>
    } else {
      /* User is requesting a list of registers for a peripheral */
      
      /* Locate the peripheral name */
      p = Peripherals;
      while((p->name != NULL) && strcasecmp(n,p->name)) {
 8000f00:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 8000f04:	f1a4 070c 	sub.w	r7, r4, #12
 8000f08:	b325      	cbz	r5, 8000f54 <CmdDecode+0x7c>
 8000f0a:	4630      	mov	r0, r6
 8000f0c:	4629      	mov	r1, r5
 8000f0e:	f004 f957 	bl	80051c0 <strcasecmp>
 8000f12:	340c      	adds	r4, #12
 8000f14:	2800      	cmp	r0, #0
 8000f16:	d1f3      	bne.n	8000f00 <CmdDecode+0x28>
	       "\n",
	       n);
      DecodePrintPeripherals(Peripherals);
	return;
      }
      printf("Valid registers for peripheral %s:\n"
 8000f18:	4862      	ldr	r0, [pc, #392]	; (80010a4 <CmdDecode+0x1cc>)
 8000f1a:	4629      	mov	r1, r5
 8000f1c:	f000 fa0a 	bl	8001334 <printf>
	     "\n",
	     p->name);
      DecodePrintRegisters(p->registers);
 8000f20:	68b8      	ldr	r0, [r7, #8]
 8000f22:	e025      	b.n	8000f70 <CmdDecode+0x98>
    }
    
    return;
  }
  /* User is requesting to decode something */
  rc = fetch_string_arg(&pname);
 8000f24:	a802      	add	r0, sp, #8
 8000f26:	f7ff fc7b 	bl	8000820 <fetch_string_arg>
  if(rc) {
 8000f2a:	b910      	cbnz	r0, 8000f32 <CmdDecode+0x5a>
    return;
  }

  /* Attempt to locate the periperhal */
  p = Peripherals;
  while((p->name != NULL) && strcasecmp(pname,p->name)) {
 8000f2c:	9e02      	ldr	r6, [sp, #8]
 8000f2e:	4c59      	ldr	r4, [pc, #356]	; (8001094 <CmdDecode+0x1bc>)
 8000f30:	e009      	b.n	8000f46 <CmdDecode+0x6e>
  }
  /* User is requesting to decode something */
  rc = fetch_string_arg(&pname);
  if(rc) {
    /* User did not specify a peripheral name */
    printf("Missing peripheral name, please chose one of:\n\n");
 8000f32:	485d      	ldr	r0, [pc, #372]	; (80010a8 <CmdDecode+0x1d0>)
 8000f34:	f004 f8b2 	bl	800509c <puts>
 8000f38:	e021      	b.n	8000f7e <CmdDecode+0xa6>
    return;
  }

  /* Attempt to locate the periperhal */
  p = Peripherals;
  while((p->name != NULL) && strcasecmp(pname,p->name)) {
 8000f3a:	4630      	mov	r0, r6
 8000f3c:	f004 f940 	bl	80051c0 <strcasecmp>
 8000f40:	340c      	adds	r4, #12
 8000f42:	4607      	mov	r7, r0
 8000f44:	b310      	cbz	r0, 8000f8c <CmdDecode+0xb4>
 8000f46:	f854 1c0c 	ldr.w	r1, [r4, #-12]
 8000f4a:	f1a4 050c 	sub.w	r5, r4, #12
 8000f4e:	2900      	cmp	r1, #0
 8000f50:	d1f3      	bne.n	8000f3a <CmdDecode+0x62>
 8000f52:	e010      	b.n	8000f76 <CmdDecode+0x9e>
	p++;
      }

      if(p->name == NULL) {
	/* No valid peripheral name found */
	printf("%s is not a valid peripheral name\n"
 8000f54:	4631      	mov	r1, r6
 8000f56:	4855      	ldr	r0, [pc, #340]	; (80010ac <CmdDecode+0x1d4>)
 8000f58:	f000 f9ec 	bl	8001334 <printf>
	       "Valid peripherals are:\n"
	       "\n",
	       n);
      DecodePrintPeripherals(Peripherals);
 8000f5c:	484f      	ldr	r0, [pc, #316]	; (800109c <CmdDecode+0x1c4>)
 8000f5e:	f7ff ff69 	bl	8000e34 <DecodePrintPeripherals>
	return;
 8000f62:	e093      	b.n	800108c <CmdDecode+0x1b4>
      DecodePeripheral(p,1);
      return;
    }

    /* No valid register name found */
    printf("'%s' is not a valid register name, valid names for %s are:\n\n",
 8000f64:	4852      	ldr	r0, [pc, #328]	; (80010b0 <CmdDecode+0x1d8>)
 8000f66:	682a      	ldr	r2, [r5, #0]
 8000f68:	4631      	mov	r1, r6
 8000f6a:	f000 f9e3 	bl	8001334 <printf>
	   rname, p->name);
    DecodePrintRegisters(p->registers);
 8000f6e:	68a8      	ldr	r0, [r5, #8]
	return;
      }
      printf("Valid registers for peripheral %s:\n"
	     "\n",
	     p->name);
      DecodePrintRegisters(p->registers);
 8000f70:	f7ff ff88 	bl	8000e84 <DecodePrintRegisters>
 8000f74:	e006      	b.n	8000f84 <CmdDecode+0xac>
    p++;
  }

  if(p->name == NULL) {
    /* No valid peripheral name found */
    printf("'%s' is not a valid peripheral name, valid names for are:\n\n",
 8000f76:	484f      	ldr	r0, [pc, #316]	; (80010b4 <CmdDecode+0x1dc>)
 8000f78:	4631      	mov	r1, r6
 8000f7a:	f000 f9db 	bl	8001334 <printf>
	   pname);
    DecodePrintPeripherals(Peripherals);
 8000f7e:	4847      	ldr	r0, [pc, #284]	; (800109c <CmdDecode+0x1c4>)
 8000f80:	f7ff ff58 	bl	8000e34 <DecodePrintPeripherals>
    printf("\n\n");
 8000f84:	484c      	ldr	r0, [pc, #304]	; (80010b8 <CmdDecode+0x1e0>)
 8000f86:	f004 f889 	bl	800509c <puts>
    return;
 8000f8a:	e07f      	b.n	800108c <CmdDecode+0x1b4>
  }
  
  /* See if the user is specifying a register */
  rc = fetch_string_arg(&rname);
 8000f8c:	a803      	add	r0, sp, #12
 8000f8e:	f7ff fc47 	bl	8000820 <fetch_string_arg>
  if(rc) {
 8000f92:	b110      	cbz	r0, 8000f9a <CmdDecode+0xc2>
    /* No register name specified, dump whole peripheral */
    DecodePeripheral(p,0);
 8000f94:	4628      	mov	r0, r5
 8000f96:	4639      	mov	r1, r7
 8000f98:	e010      	b.n	8000fbc <CmdDecode+0xe4>
    return;
  }

  /* See if we can find the register in the list. */
  r = p->registers;
 8000f9a:	68ac      	ldr	r4, [r5, #8]
  while((r->name != NULL) && strcasecmp(rname,r->name)) {
 8000f9c:	9e03      	ldr	r6, [sp, #12]
 8000f9e:	6821      	ldr	r1, [r4, #0]
 8000fa0:	4630      	mov	r0, r6
 8000fa2:	b121      	cbz	r1, 8000fae <CmdDecode+0xd6>
 8000fa4:	f004 f90c 	bl	80051c0 <strcasecmp>
 8000fa8:	b158      	cbz	r0, 8000fc2 <CmdDecode+0xea>
    r++;
 8000faa:	340c      	adds	r4, #12
 8000fac:	e7f7      	b.n	8000f9e <CmdDecode+0xc6>
  }

  if(r->name == NULL) {
    /* if the user says 'full' do a full decode */
    if(strcasecmp(rname,"full") == 0) {
 8000fae:	4943      	ldr	r1, [pc, #268]	; (80010bc <CmdDecode+0x1e4>)
 8000fb0:	f004 f906 	bl	80051c0 <strcasecmp>
 8000fb4:	2800      	cmp	r0, #0
 8000fb6:	d1d5      	bne.n	8000f64 <CmdDecode+0x8c>
      DecodePeripheral(p,1);
 8000fb8:	4628      	mov	r0, r5
 8000fba:	2101      	movs	r1, #1
 8000fbc:	f7ff ff1c 	bl	8000df8 <DecodePeripheral>
      return;
 8000fc0:	e064      	b.n	800108c <CmdDecode+0x1b4>
    printf("\n\n");
    return;
  }    

  /* Check to see if there is a field name, or integer value to program */
  rc = fetch_string_arg(&fname);
 8000fc2:	a804      	add	r0, sp, #16
 8000fc4:	f7ff fc2c 	bl	8000820 <fetch_string_arg>
  if(rc == 0) {
 8000fc8:	b960      	cbnz	r0, 8000fe4 <CmdDecode+0x10c>
    /* There was something... see if it matches a field name */
    f = r->fields;
 8000fca:	68a6      	ldr	r6, [r4, #8]
    while((f->name != NULL) && strcasecmp(fname,f->name)) {
 8000fcc:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8000fd0:	6837      	ldr	r7, [r6, #0]
 8000fd2:	b19f      	cbz	r7, 8000ffc <CmdDecode+0x124>
 8000fd4:	4640      	mov	r0, r8
 8000fd6:	4639      	mov	r1, r7
 8000fd8:	f004 f8f2 	bl	80051c0 <strcasecmp>
 8000fdc:	2800      	cmp	r0, #0
 8000fde:	d02b      	beq.n	8001038 <CmdDecode+0x160>
      f++;
 8000fe0:	3608      	adds	r6, #8
 8000fe2:	e7f5      	b.n	8000fd0 <CmdDecode+0xf8>
	   (unsigned)val);
    return;

  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
 8000fe4:	4621      	mov	r1, r4
 8000fe6:	4628      	mov	r0, r5
 8000fe8:	f7ff fe82 	bl	8000cf0 <DecodeReadRegister>
  DecodeRegister(r,p->base, val,1);
 8000fec:	6869      	ldr	r1, [r5, #4]
	   (unsigned)val);
    return;

  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
 8000fee:	9005      	str	r0, [sp, #20]
 8000ff0:	4602      	mov	r2, r0
  DecodeRegister(r,p->base, val,1);
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	4620      	mov	r0, r4
 8000ff6:	f7ff fed9 	bl	8000dac <DecodeRegister>
 8000ffa:	e047      	b.n	800108c <CmdDecode+0x1b4>
	     (unsigned)oval, (unsigned)val);
      return;

    }
    /* No matching register name, check if this is an integer */
    errno = 0;
 8000ffc:	f003 ff7a 	bl	8004ef4 <__errno>
    val = strtoul(fname,NULL,0);
 8001000:	4639      	mov	r1, r7
	     (unsigned)oval, (unsigned)val);
      return;

    }
    /* No matching register name, check if this is an integer */
    errno = 0;
 8001002:	6007      	str	r7, [r0, #0]
    val = strtoul(fname,NULL,0);
 8001004:	463a      	mov	r2, r7
 8001006:	9804      	ldr	r0, [sp, #16]
 8001008:	f004 fa64 	bl	80054d4 <strtoul>
 800100c:	9005      	str	r0, [sp, #20]
    if(errno != 0) {
 800100e:	f003 ff71 	bl	8004ef4 <__errno>
 8001012:	6803      	ldr	r3, [r0, #0]
 8001014:	b123      	cbz	r3, 8001020 <CmdDecode+0x148>
      /* Unable to do conversion */
      printf("Invalid number '%s' entered.\n",
 8001016:	482a      	ldr	r0, [pc, #168]	; (80010c0 <CmdDecode+0x1e8>)
 8001018:	9904      	ldr	r1, [sp, #16]
 800101a:	f000 f98b 	bl	8001334 <printf>
	     fname);
      return;
 800101e:	e035      	b.n	800108c <CmdDecode+0x1b4>
    }
    /* Write to register */
    DecodeWriteRegister(p,r,val);
 8001020:	4621      	mov	r1, r4
 8001022:	9a05      	ldr	r2, [sp, #20]
 8001024:	4628      	mov	r0, r5
 8001026:	f7ff fe83 	bl	8000d30 <DecodeWriteRegister>
    printf("%s.%s = 0x%08x\n",
 800102a:	6829      	ldr	r1, [r5, #0]
 800102c:	6822      	ldr	r2, [r4, #0]
 800102e:	9b05      	ldr	r3, [sp, #20]
 8001030:	4824      	ldr	r0, [pc, #144]	; (80010c4 <CmdDecode+0x1ec>)
 8001032:	f000 f97f 	bl	8001334 <printf>
	   p->name, r->name,
	   (unsigned)val);
    return;
 8001036:	e029      	b.n	800108c <CmdDecode+0x1b4>
    while((f->name != NULL) && strcasecmp(fname,f->name)) {
      f++;
    }
    if(f->name != NULL) {
      /* Matched a field name, look for the value */
      rc = fetch_uint32_arg(&val);
 8001038:	a805      	add	r0, sp, #20
 800103a:	f7ff fbdd 	bl	80007f8 <fetch_uint32_arg>
      if(rc) {
 800103e:	b110      	cbz	r0, 8001046 <CmdDecode+0x16e>
	/* Unable to locate a value */
	printf("Missing Value to program into register %s\n",
 8001040:	4821      	ldr	r0, [pc, #132]	; (80010c8 <CmdDecode+0x1f0>)
 8001042:	6821      	ldr	r1, [r4, #0]
 8001044:	e7e9      	b.n	800101a <CmdDecode+0x142>
	       r->name);
	return;
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
 8001046:	4621      	mov	r1, r4
 8001048:	4628      	mov	r0, r5
 800104a:	f7ff fe51 	bl	8000cf0 <DecodeReadRegister>
      /* Create mask */
      m = (1<<f->width)-1;
 800104e:	7973      	ldrb	r3, [r6, #5]
 8001050:	2101      	movs	r1, #1
 8001052:	4099      	lsls	r1, r3

      oval = (t >> f->offset) & m; /* Save old value */
 8001054:	7933      	ldrb	r3, [r6, #4]
      }
    
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;
 8001056:	3901      	subs	r1, #1

      oval = (t >> f->offset) & m; /* Save old value */

      t &= ~(m << f->offset);
 8001058:	fa01 f203 	lsl.w	r2, r1, r3
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;

      oval = (t >> f->offset) & m; /* Save old value */
 800105c:	fa20 f803 	lsr.w	r8, r0, r3

      t &= ~(m << f->offset);
 8001060:	ea20 0202 	bic.w	r2, r0, r2
      t |= (val & m) << f->offset;
 8001064:	9805      	ldr	r0, [sp, #20]
      /* Update the register field */
      t = DecodeReadRegister(p,r);
      /* Create mask */
      m = (1<<f->width)-1;

      oval = (t >> f->offset) & m; /* Save old value */
 8001066:	ea08 0701 	and.w	r7, r8, r1

      t &= ~(m << f->offset);
      t |= (val & m) << f->offset;
 800106a:	4001      	ands	r1, r0
 800106c:	fa01 f303 	lsl.w	r3, r1, r3
      DecodeWriteRegister(p,r,t);
 8001070:	431a      	orrs	r2, r3
 8001072:	4621      	mov	r1, r4
 8001074:	4628      	mov	r0, r5
 8001076:	f7ff fe5b 	bl	8000d30 <DecodeWriteRegister>
      printf("%s.%s.%s (%d) -> (%d)\n",
 800107a:	9b05      	ldr	r3, [sp, #20]
 800107c:	9700      	str	r7, [sp, #0]
 800107e:	9301      	str	r3, [sp, #4]
 8001080:	4812      	ldr	r0, [pc, #72]	; (80010cc <CmdDecode+0x1f4>)
 8001082:	6829      	ldr	r1, [r5, #0]
 8001084:	6822      	ldr	r2, [r4, #0]
 8001086:	6833      	ldr	r3, [r6, #0]
 8001088:	f000 f954 	bl	8001334 <printf>
  }
  /* Read and dump the register, decode all fields */
  val = DecodeReadRegister(p,r);
  DecodeRegister(r,p->base, val,1);

}
 800108c:	b006      	add	sp, #24
 800108e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001092:	bf00      	nop
 8001094:	0801165c 	.word	0x0801165c
 8001098:	080072f4 	.word	0x080072f4
 800109c:	08011650 	.word	0x08011650
 80010a0:	080074e3 	.word	0x080074e3
 80010a4:	0800764f 	.word	0x0800764f
 80010a8:	08007538 	.word	0x08007538
 80010ac:	08007614 	.word	0x08007614
 80010b0:	08007567 	.word	0x08007567
 80010b4:	08007674 	.word	0x08007674
 80010b8:	080076ae 	.word	0x080076ae
 80010bc:	080076b0 	.word	0x080076b0
 80010c0:	080075e6 	.word	0x080075e6
 80010c4:	08007604 	.word	0x08007604
 80010c8:	080075a4 	.word	0x080075a4
 80010cc:	080075cf 	.word	0x080075cf

080010d0 <printchar>:
#include "common.h"

int _write_r(void *reent, int fd, char *ptr, size_t len);

static void printchar(char **str, int c)
{
 80010d0:	b507      	push	{r0, r1, r2, lr}
  char output = c;
 80010d2:	b2cb      	uxtb	r3, r1
 80010d4:	f88d 3007 	strb.w	r3, [sp, #7]
  if (str) {
 80010d8:	4601      	mov	r1, r0
 80010da:	b128      	cbz	r0, 80010e8 <printchar+0x18>
    **str = c;
 80010dc:	6802      	ldr	r2, [r0, #0]
 80010de:	7013      	strb	r3, [r2, #0]
    ++(*str);
 80010e0:	6803      	ldr	r3, [r0, #0]
 80010e2:	3301      	adds	r3, #1
 80010e4:	6003      	str	r3, [r0, #0]
 80010e6:	e004      	b.n	80010f2 <printchar+0x22>
  } else {
    _write_r(NULL, 0, &output, 1); 
 80010e8:	f10d 0207 	add.w	r2, sp, #7
 80010ec:	2301      	movs	r3, #1
 80010ee:	f7ff fda3 	bl	8000c38 <_write_r>
  }
}
 80010f2:	b003      	add	sp, #12
 80010f4:	f85d fb04 	ldr.w	pc, [sp], #4

080010f8 <prints>:

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 80010f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	register int pc = 0, padchar = ' ';

	if (width > 0) {
 80010fc:	1e14      	subs	r4, r2, #0

#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
 80010fe:	4680      	mov	r8, r0
 8001100:	4689      	mov	r9, r1
	register int pc = 0, padchar = ' ';

	if (width > 0) {
 8001102:	dd10      	ble.n	8001126 <prints+0x2e>
 8001104:	2200      	movs	r2, #0
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
 8001106:	f819 1002 	ldrb.w	r1, [r9, r2]
 800110a:	b109      	cbz	r1, 8001110 <prints+0x18>
 800110c:	3201      	adds	r2, #1
 800110e:	e7fa      	b.n	8001106 <prints+0xe>
		if (len >= width) width = 0;
 8001110:	42a2      	cmp	r2, r4
		else width -= len;
 8001112:	bfb4      	ite	lt
 8001114:	ebc2 0404 	rsblt	r4, r2, r4

	if (width > 0) {
		register int len = 0;
		register const char *ptr;
		for (ptr = string; *ptr; ++ptr) ++len;
		if (len >= width) width = 0;
 8001118:	460c      	movge	r4, r1
#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
	register int pc = 0, padchar = ' ';
 800111a:	f013 0f02 	tst.w	r3, #2
 800111e:	bf14      	ite	ne
 8001120:	2730      	movne	r7, #48	; 0x30
 8001122:	2720      	moveq	r7, #32
 8001124:	e000      	b.n	8001128 <prints+0x30>
 8001126:	2720      	movs	r7, #32
		for (ptr = string; *ptr; ++ptr) ++len;
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
 8001128:	07db      	lsls	r3, r3, #31
 800112a:	d40c      	bmi.n	8001146 <prints+0x4e>
 800112c:	4625      	mov	r5, r4
		for ( ; width > 0; --width) {
 800112e:	2d00      	cmp	r5, #0
 8001130:	dd05      	ble.n	800113e <prints+0x46>
			printchar (out, padchar);
 8001132:	4640      	mov	r0, r8
 8001134:	4639      	mov	r1, r7
 8001136:	f7ff ffcb 	bl	80010d0 <printchar>
		if (len >= width) width = 0;
		else width -= len;
		if (pad & PAD_ZERO) padchar = '0';
	}
	if (!(pad & PAD_RIGHT)) {
		for ( ; width > 0; --width) {
 800113a:	3d01      	subs	r5, #1
 800113c:	e7f7      	b.n	800112e <prints+0x36>
 800113e:	ea24 76e4 	bic.w	r6, r4, r4, asr #31
 8001142:	1ba4      	subs	r4, r4, r6
 8001144:	e000      	b.n	8001148 <prints+0x50>
#define PAD_RIGHT 1
#define PAD_ZERO 2

static int prints(char **out, const char *string, int width, int pad)
{
	register int pc = 0, padchar = ' ';
 8001146:	2600      	movs	r6, #0
 8001148:	4635      	mov	r5, r6
 800114a:	ebc6 0309 	rsb	r3, r6, r9
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 800114e:	5d59      	ldrb	r1, [r3, r5]
 8001150:	b121      	cbz	r1, 800115c <prints+0x64>
		printchar (out, *string);
 8001152:	4640      	mov	r0, r8
 8001154:	f7ff ffbc 	bl	80010d0 <printchar>
		++pc;
 8001158:	3501      	adds	r5, #1
 800115a:	e7f6      	b.n	800114a <prints+0x52>
		for ( ; width > 0; --width) {
			printchar (out, padchar);
			++pc;
		}
	}
	for ( ; *string ; ++string) {
 800115c:	4626      	mov	r6, r4
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 800115e:	2e00      	cmp	r6, #0
 8001160:	dd05      	ble.n	800116e <prints+0x76>
		printchar (out, padchar);
 8001162:	4640      	mov	r0, r8
 8001164:	4639      	mov	r1, r7
 8001166:	f7ff ffb3 	bl	80010d0 <printchar>
	}
	for ( ; *string ; ++string) {
		printchar (out, *string);
		++pc;
	}
	for ( ; width > 0; --width) {
 800116a:	3e01      	subs	r6, #1
 800116c:	e7f7      	b.n	800115e <prints+0x66>
		printchar (out, padchar);
		++pc;
	}

	return pc;
}
 800116e:	2c00      	cmp	r4, #0
 8001170:	bfac      	ite	ge
 8001172:	1928      	addge	r0, r5, r4
 8001174:	1c28      	addlt	r0, r5, #0
 8001176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800117a <printi>:

/* the following should be enough for 32 bit int */
#define PRINT_BUF_LEN 12

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
 800117a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800117e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8001180:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8001184:	4681      	mov	r9, r0
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
	register unsigned int u = i;
 8001186:	460c      	mov	r4, r1

	if (i == 0) {
 8001188:	b951      	cbnz	r1, 80011a0 <printi+0x26>
		print_buf[0] = '0';
 800118a:	2330      	movs	r3, #48	; 0x30
 800118c:	f88d 3004 	strb.w	r3, [sp, #4]
		print_buf[1] = '\0';
 8001190:	f88d 1005 	strb.w	r1, [sp, #5]
		return prints (out, print_buf, width, pad);
 8001194:	4632      	mov	r2, r6
 8001196:	a901      	add	r1, sp, #4
 8001198:	4643      	mov	r3, r8
 800119a:	f7ff ffad 	bl	80010f8 <prints>
 800119e:	e036      	b.n	800120e <printi+0x94>
	}

	if (sg && b == 10 && i < 0) {
 80011a0:	b133      	cbz	r3, 80011b0 <printi+0x36>
 80011a2:	2a0a      	cmp	r2, #10
 80011a4:	d104      	bne.n	80011b0 <printi+0x36>
 80011a6:	2900      	cmp	r1, #0
 80011a8:	da02      	bge.n	80011b0 <printi+0x36>
		neg = 1;
		u = -i;
 80011aa:	424c      	negs	r4, r1
		print_buf[1] = '\0';
		return prints (out, print_buf, width, pad);
	}

	if (sg && b == 10 && i < 0) {
		neg = 1;
 80011ac:	2701      	movs	r7, #1
 80011ae:	e000      	b.n	80011b2 <printi+0x38>

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 80011b0:	2700      	movs	r7, #0
		neg = 1;
		u = -i;
	}

	s = print_buf + PRINT_BUF_LEN-1;
	*s = '\0';
 80011b2:	ad04      	add	r5, sp, #16
 80011b4:	2300      	movs	r3, #0
 80011b6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80011ba:	46aa      	mov	sl, r5

	while (u) {
 80011bc:	b174      	cbz	r4, 80011dc <printi+0x62>
		t = u % b;
 80011be:	fbb4 f3f2 	udiv	r3, r4, r2
 80011c2:	fb02 4413 	mls	r4, r2, r3, r4
		if( t >= 10 )
 80011c6:	2c09      	cmp	r4, #9
 80011c8:	dd03      	ble.n	80011d2 <printi+0x58>
			t += letbase - '0' - 10;
 80011ca:	980e      	ldr	r0, [sp, #56]	; 0x38
 80011cc:	f1a0 013a 	sub.w	r1, r0, #58	; 0x3a
 80011d0:	440c      	add	r4, r1
		*--s = t + '0';
 80011d2:	3430      	adds	r4, #48	; 0x30
 80011d4:	f805 4d01 	strb.w	r4, [r5, #-1]!
		u /= b;
 80011d8:	461c      	mov	r4, r3
 80011da:	e7ee      	b.n	80011ba <printi+0x40>
	}

	if (neg) {
 80011dc:	b187      	cbz	r7, 8001200 <printi+0x86>
		if( width && (pad & PAD_ZERO) ) {
 80011de:	b14e      	cbz	r6, 80011f4 <printi+0x7a>
 80011e0:	f018 0f02 	tst.w	r8, #2
 80011e4:	d006      	beq.n	80011f4 <printi+0x7a>
			printchar (out, '-');
 80011e6:	4648      	mov	r0, r9
 80011e8:	212d      	movs	r1, #45	; 0x2d
 80011ea:	f7ff ff71 	bl	80010d0 <printchar>
			++pc;
			--width;
 80011ee:	3e01      	subs	r6, #1
	}

	if (neg) {
		if( width && (pad & PAD_ZERO) ) {
			printchar (out, '-');
			++pc;
 80011f0:	2701      	movs	r7, #1
			--width;
 80011f2:	e005      	b.n	8001200 <printi+0x86>
		}
		else {
			*--s = '-';
 80011f4:	232d      	movs	r3, #45	; 0x2d
 80011f6:	f105 3aff 	add.w	sl, r5, #4294967295	; 0xffffffff
 80011fa:	f805 3c01 	strb.w	r3, [r5, #-1]

static int printi(char **out, int i, int b, int sg, int width, int pad, int letbase)
{
	char print_buf[PRINT_BUF_LEN];
	register char *s;
	register int t, neg = 0, pc = 0;
 80011fe:	2700      	movs	r7, #0
		else {
			*--s = '-';
		}
	}

	return pc + prints (out, s, width, pad);
 8001200:	4648      	mov	r0, r9
 8001202:	4651      	mov	r1, sl
 8001204:	4632      	mov	r2, r6
 8001206:	4643      	mov	r3, r8
 8001208:	f7ff ff76 	bl	80010f8 <prints>
 800120c:	4438      	add	r0, r7
}
 800120e:	b004      	add	sp, #16
 8001210:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001214 <print>:

static int print(char **out, const char *format, va_list args )
{
 8001214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001216:	b089      	sub	sp, #36	; 0x24
 8001218:	4606      	mov	r6, r0
 800121a:	460d      	mov	r5, r1
 800121c:	9205      	str	r2, [sp, #20]
	register int width, pad;
	register int pc = 0;
 800121e:	2400      	movs	r4, #0
	char scr[2];

	for (; *format != 0; ++format) {
 8001220:	782b      	ldrb	r3, [r5, #0]
 8001222:	b123      	cbz	r3, 800122e <print+0x1a>
		if (*format == '%') {
 8001224:	2b25      	cmp	r3, #37	; 0x25
 8001226:	d179      	bne.n	800131c <print+0x108>
			++format;
			width = pad = 0;
			if (*format == '\0') break;
 8001228:	786b      	ldrb	r3, [r5, #1]
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
 800122a:	1c6a      	adds	r2, r5, #1
			width = pad = 0;
			if (*format == '\0') break;
 800122c:	b92b      	cbnz	r3, 800123a <print+0x26>
		out:
			printchar (out, *format);
			++pc;
		}
	}
	if (out) **out = '\0';
 800122e:	2e00      	cmp	r6, #0
 8001230:	d07b      	beq.n	800132a <print+0x116>
 8001232:	6833      	ldr	r3, [r6, #0]
 8001234:	2200      	movs	r2, #0
 8001236:	701a      	strb	r2, [r3, #0]
 8001238:	e077      	b.n	800132a <print+0x116>
	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
			if (*format == '\0') break;
			if (*format == '%') goto out;
 800123a:	2b25      	cmp	r3, #37	; 0x25
 800123c:	d06d      	beq.n	800131a <print+0x106>
			if (*format == '-') {
 800123e:	2b2d      	cmp	r3, #45	; 0x2d
				++format;
 8001240:	bf06      	itte	eq
 8001242:	1caa      	addeq	r2, r5, #2
				pad = PAD_RIGHT;
 8001244:	2301      	moveq	r3, #1
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
			width = pad = 0;
 8001246:	2300      	movne	r3, #0
 8001248:	4617      	mov	r7, r2
 800124a:	3201      	adds	r2, #1
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
 800124c:	7839      	ldrb	r1, [r7, #0]
 800124e:	2930      	cmp	r1, #48	; 0x30
 8001250:	d102      	bne.n	8001258 <print+0x44>
				++format;
				pad |= PAD_ZERO;
 8001252:	f043 0302 	orr.w	r3, r3, #2
 8001256:	e7f7      	b.n	8001248 <print+0x34>
			if (*format == '%') goto out;
			if (*format == '-') {
				++format;
				pad = PAD_RIGHT;
			}
			while (*format == '0') {
 8001258:	2200      	movs	r2, #0
				++format;
				pad |= PAD_ZERO;
			}
			for ( ; *format >= '0' && *format <= '9'; ++format) {
 800125a:	7839      	ldrb	r1, [r7, #0]
 800125c:	f1a1 0030 	sub.w	r0, r1, #48	; 0x30
 8001260:	fa5f fc80 	uxtb.w	ip, r0
 8001264:	f1bc 0f09 	cmp.w	ip, #9
 8001268:	463d      	mov	r5, r7
 800126a:	f107 0701 	add.w	r7, r7, #1
 800126e:	d803      	bhi.n	8001278 <print+0x64>
				width *= 10;
				width += *format - '0';
 8001270:	210a      	movs	r1, #10
 8001272:	fb01 0202 	mla	r2, r1, r2, r0
 8001276:	e7f0      	b.n	800125a <print+0x46>
			}
			if( *format == 's' ) {
 8001278:	2973      	cmp	r1, #115	; 0x73
 800127a:	d109      	bne.n	8001290 <print+0x7c>
				register char *s = (char *)va_arg( args, int );
 800127c:	9905      	ldr	r1, [sp, #20]
				pc += prints (out, s?s:"(null)", width, pad);
 800127e:	4f2c      	ldr	r7, [pc, #176]	; (8001330 <print+0x11c>)
			for ( ; *format >= '0' && *format <= '9'; ++format) {
				width *= 10;
				width += *format - '0';
			}
			if( *format == 's' ) {
				register char *s = (char *)va_arg( args, int );
 8001280:	1d08      	adds	r0, r1, #4
 8001282:	6809      	ldr	r1, [r1, #0]
 8001284:	9005      	str	r0, [sp, #20]
				pc += prints (out, s?s:"(null)", width, pad);
 8001286:	2900      	cmp	r1, #0
 8001288:	bf08      	it	eq
 800128a:	4639      	moveq	r1, r7
 800128c:	4630      	mov	r0, r6
 800128e:	e041      	b.n	8001314 <print+0x100>
				continue;
			}
			if( *format == 'd' ) {
 8001290:	2964      	cmp	r1, #100	; 0x64
 8001292:	d10e      	bne.n	80012b2 <print+0x9e>
				pc += printi (out, va_arg( args, int ), 10, 1, width, pad, 'a');
 8001294:	e88d 000c 	stmia.w	sp, {r2, r3}
 8001298:	9905      	ldr	r1, [sp, #20]
 800129a:	2361      	movs	r3, #97	; 0x61
 800129c:	9302      	str	r3, [sp, #8]
 800129e:	1d08      	adds	r0, r1, #4
 80012a0:	6809      	ldr	r1, [r1, #0]
 80012a2:	9005      	str	r0, [sp, #20]
 80012a4:	220a      	movs	r2, #10
 80012a6:	4630      	mov	r0, r6
 80012a8:	2301      	movs	r3, #1
 80012aa:	f7ff ff66 	bl	800117a <printi>
 80012ae:	4404      	add	r4, r0
				continue;
 80012b0:	e039      	b.n	8001326 <print+0x112>
			}
			if( *format == 'x' ) {
 80012b2:	2978      	cmp	r1, #120	; 0x78
 80012b4:	d106      	bne.n	80012c4 <print+0xb0>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'a');
 80012b6:	9905      	ldr	r1, [sp, #20]
 80012b8:	1d08      	adds	r0, r1, #4
 80012ba:	e88d 000c 	stmia.w	sp, {r2, r3}
 80012be:	9005      	str	r0, [sp, #20]
 80012c0:	2361      	movs	r3, #97	; 0x61
 80012c2:	e007      	b.n	80012d4 <print+0xc0>
				continue;
			}
			if( *format == 'X' ) {
 80012c4:	2958      	cmp	r1, #88	; 0x58
 80012c6:	d10a      	bne.n	80012de <print+0xca>
				pc += printi (out, va_arg( args, int ), 16, 0, width, pad, 'A');
 80012c8:	9905      	ldr	r1, [sp, #20]
 80012ca:	1d08      	adds	r0, r1, #4
 80012cc:	e88d 000c 	stmia.w	sp, {r2, r3}
 80012d0:	9005      	str	r0, [sp, #20]
 80012d2:	2341      	movs	r3, #65	; 0x41
 80012d4:	9302      	str	r3, [sp, #8]
 80012d6:	4630      	mov	r0, r6
 80012d8:	6809      	ldr	r1, [r1, #0]
 80012da:	2210      	movs	r2, #16
 80012dc:	e00b      	b.n	80012f6 <print+0xe2>
				continue;
			}
			if( *format == 'u' ) {
 80012de:	2975      	cmp	r1, #117	; 0x75
 80012e0:	d10b      	bne.n	80012fa <print+0xe6>
				pc += printi (out, va_arg( args, int ), 10, 0, width, pad, 'a');
 80012e2:	e88d 000c 	stmia.w	sp, {r2, r3}
 80012e6:	9905      	ldr	r1, [sp, #20]
 80012e8:	2361      	movs	r3, #97	; 0x61
 80012ea:	9302      	str	r3, [sp, #8]
 80012ec:	1d08      	adds	r0, r1, #4
 80012ee:	6809      	ldr	r1, [r1, #0]
 80012f0:	9005      	str	r0, [sp, #20]
 80012f2:	220a      	movs	r2, #10
 80012f4:	4630      	mov	r0, r6
 80012f6:	2300      	movs	r3, #0
 80012f8:	e7d7      	b.n	80012aa <print+0x96>
				continue;
			}
			if( *format == 'c' ) {
 80012fa:	2963      	cmp	r1, #99	; 0x63
 80012fc:	d113      	bne.n	8001326 <print+0x112>
				/* char are converted to int then pushed on the stack */
				scr[0] = (char)va_arg( args, int );
 80012fe:	9905      	ldr	r1, [sp, #20]
 8001300:	1d08      	adds	r0, r1, #4
 8001302:	6809      	ldr	r1, [r1, #0]
 8001304:	9005      	str	r0, [sp, #20]
 8001306:	f88d 101c 	strb.w	r1, [sp, #28]
				scr[1] = '\0';
 800130a:	2100      	movs	r1, #0
 800130c:	f88d 101d 	strb.w	r1, [sp, #29]
				pc += prints (out, scr, width, pad);
 8001310:	4630      	mov	r0, r6
 8001312:	a907      	add	r1, sp, #28
 8001314:	f7ff fef0 	bl	80010f8 <prints>
 8001318:	e7c9      	b.n	80012ae <print+0x9a>
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
		if (*format == '%') {
			++format;
 800131a:	4615      	mov	r5, r2
				continue;
			}
		}
		else {
		out:
			printchar (out, *format);
 800131c:	4630      	mov	r0, r6
 800131e:	7829      	ldrb	r1, [r5, #0]
 8001320:	f7ff fed6 	bl	80010d0 <printchar>
			++pc;
 8001324:	3401      	adds	r4, #1
{
	register int width, pad;
	register int pc = 0;
	char scr[2];

	for (; *format != 0; ++format) {
 8001326:	3501      	adds	r5, #1
 8001328:	e77a      	b.n	8001220 <print+0xc>
		}
	}
	if (out) **out = '\0';
	va_end( args );
	return pc;
}
 800132a:	4620      	mov	r0, r4
 800132c:	b009      	add	sp, #36	; 0x24
 800132e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001330:	08017130 	.word	0x08017130

08001334 <printf>:

int printf(const char *format, ...)
{
 8001334:	b40f      	push	{r0, r1, r2, r3}
 8001336:	b507      	push	{r0, r1, r2, lr}
 8001338:	aa04      	add	r2, sp, #16
        va_list args;
        
        va_start( args, format );
        return print( 0, format, args );
 800133a:	2000      	movs	r0, #0
	va_end( args );
	return pc;
}

int printf(const char *format, ...)
{
 800133c:	f852 1b04 	ldr.w	r1, [r2], #4
        va_list args;
        
        va_start( args, format );
 8001340:	9201      	str	r2, [sp, #4]
        return print( 0, format, args );
 8001342:	f7ff ff67 	bl	8001214 <print>
}
 8001346:	b003      	add	sp, #12
 8001348:	f85d eb04 	ldr.w	lr, [sp], #4
 800134c:	b004      	add	sp, #16
 800134e:	4770      	bx	lr

08001350 <CmdTest>:
int mytest( int x );

void CmdTest(int action)
{

  if(action==CMD_SHORT_HELP) return;
 8001350:	2801      	cmp	r0, #1
#include "common.h"

int mytest( int x );

void CmdTest(int action)
{
 8001352:	b508      	push	{r3, lr}

  if(action==CMD_SHORT_HELP) return;
 8001354:	d00f      	beq.n	8001376 <CmdTest+0x26>
  if(action==CMD_LONG_HELP) {
 8001356:	2802      	cmp	r0, #2
 8001358:	d104      	bne.n	8001364 <CmdTest+0x14>
    printf("testasm\n\n"
 800135a:	4807      	ldr	r0, [pc, #28]	; (8001378 <CmdTest+0x28>)
	   );

    return;
  }
  printf("ret val = %d\n", mytest( 77  ) );
}
 800135c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void CmdTest(int action)
{

  if(action==CMD_SHORT_HELP) return;
  if(action==CMD_LONG_HELP) {
    printf("testasm\n\n"
 8001360:	f003 be9c 	b.w	800509c <puts>
	   "This command tests the C to assembler interface\n"
	   );

    return;
  }
  printf("ret val = %d\n", mytest( 77  ) );
 8001364:	204d      	movs	r0, #77	; 0x4d
 8001366:	f7fe ff73 	bl	8000250 <mytest>
}
 800136a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	   "This command tests the C to assembler interface\n"
	   );

    return;
  }
  printf("ret val = %d\n", mytest( 77  ) );
 800136e:	4601      	mov	r1, r0
 8001370:	4802      	ldr	r0, [pc, #8]	; (800137c <CmdTest+0x2c>)
 8001372:	f7ff bfdf 	b.w	8001334 <printf>
 8001376:	bd08      	pop	{r3, pc}
 8001378:	08017137 	.word	0x08017137
 800137c:	08017170 	.word	0x08017170

08001380 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001380:	4a15      	ldr	r2, [pc, #84]	; (80013d8 <SystemInit+0x58>)
 8001382:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001386:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800138a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800138e:	4b13      	ldr	r3, [pc, #76]	; (80013dc <SystemInit+0x5c>)
 8001390:	6819      	ldr	r1, [r3, #0]
 8001392:	f041 0101 	orr.w	r1, r1, #1
 8001396:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 8001398:	6858      	ldr	r0, [r3, #4]
 800139a:	4911      	ldr	r1, [pc, #68]	; (80013e0 <SystemInit+0x60>)
 800139c:	4001      	ands	r1, r0
 800139e:	6059      	str	r1, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80013a0:	6819      	ldr	r1, [r3, #0]
 80013a2:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 80013a6:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80013aa:	6019      	str	r1, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80013ac:	6819      	ldr	r1, [r3, #0]
 80013ae:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 80013b2:	6019      	str	r1, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80013b4:	6859      	ldr	r1, [r3, #4]
 80013b6:	f421 01fe 	bic.w	r1, r1, #8323072	; 0x7f0000
 80013ba:	6059      	str	r1, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 80013bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80013be:	f021 010f 	bic.w	r1, r1, #15
 80013c2:	62d9      	str	r1, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 80013c4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80013c6:	4907      	ldr	r1, [pc, #28]	; (80013e4 <SystemInit+0x64>)
 80013c8:	4001      	ands	r1, r0
 80013ca:	6319      	str	r1, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80013cc:	2100      	movs	r1, #0
 80013ce:	6099      	str	r1, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80013d0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80013d4:	6093      	str	r3, [r2, #8]
 80013d6:	4770      	bx	lr
 80013d8:	e000ed00 	.word	0xe000ed00
 80013dc:	40021000 	.word	0x40021000
 80013e0:	f87fc00c 	.word	0xf87fc00c
 80013e4:	ff00fccc 	.word	0xff00fccc

080013e8 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013e8:	b538      	push	{r3, r4, r5, lr}

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013ea:	6803      	ldr	r3, [r0, #0]
 80013ec:	07da      	lsls	r2, r3, #31
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013ee:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013f0:	d404      	bmi.n	80013fc <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013f2:	6823      	ldr	r3, [r4, #0]
 80013f4:	079b      	lsls	r3, r3, #30
 80013f6:	f100 80d5 	bmi.w	80015a4 <HAL_RCC_OscConfig+0x1bc>
 80013fa:	e16e      	b.n	80016da <HAL_RCC_OscConfig+0x2f2>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80013fc:	4bbb      	ldr	r3, [pc, #748]	; (80016ec <HAL_RCC_OscConfig+0x304>)
 80013fe:	685a      	ldr	r2, [r3, #4]
 8001400:	f002 020c 	and.w	r2, r2, #12
 8001404:	2a04      	cmp	r2, #4
 8001406:	d007      	beq.n	8001418 <HAL_RCC_OscConfig+0x30>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001408:	685a      	ldr	r2, [r3, #4]
 800140a:	f002 020c 	and.w	r2, r2, #12
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800140e:	2a08      	cmp	r2, #8
 8001410:	d12a      	bne.n	8001468 <HAL_RCC_OscConfig+0x80>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	03dd      	lsls	r5, r3, #15
 8001416:	d527      	bpl.n	8001468 <HAL_RCC_OscConfig+0x80>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001418:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800141c:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001420:	fab3 f383 	clz	r3, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState != RCC_HSE_ON))
 8001424:	f043 0320 	orr.w	r3, r3, #32
 8001428:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800142c:	2b01      	cmp	r3, #1
 800142e:	4baf      	ldr	r3, [pc, #700]	; (80016ec <HAL_RCC_OscConfig+0x304>)
 8001430:	d101      	bne.n	8001436 <HAL_RCC_OscConfig+0x4e>
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	e006      	b.n	8001444 <HAL_RCC_OscConfig+0x5c>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001436:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800143a:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800143e:	fab2 f282 	clz	r2, r2
 8001442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001444:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001448:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800144c:	fab2 f282 	clz	r2, r2
 8001450:	2101      	movs	r1, #1
 8001452:	f002 021f 	and.w	r2, r2, #31
 8001456:	fa01 f202 	lsl.w	r2, r1, r2
 800145a:	421a      	tst	r2, r3
 800145c:	d0c9      	beq.n	80013f2 <HAL_RCC_OscConfig+0xa>
 800145e:	6863      	ldr	r3, [r4, #4]
 8001460:	428b      	cmp	r3, r1
 8001462:	d0c6      	beq.n	80013f2 <HAL_RCC_OscConfig+0xa>
      {
        return HAL_ERROR;
 8001464:	2001      	movs	r0, #1
 8001466:	bd38      	pop	{r3, r4, r5, pc}
      }
    }
    else
    {
      /* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
      __HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8001468:	4ba1      	ldr	r3, [pc, #644]	; (80016f0 <HAL_RCC_OscConfig+0x308>)
 800146a:	2200      	movs	r2, #0
 800146c:	701a      	strb	r2, [r3, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 800146e:	f000 fcdb 	bl	8001e28 <HAL_GetTick>
 8001472:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001474:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001478:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800147c:	fab3 f383 	clz	r3, r3
      
      /* Wait till HSE is bypassed or disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001480:	f043 0320 	orr.w	r3, r3, #32
 8001484:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001488:	2b01      	cmp	r3, #1
 800148a:	4b98      	ldr	r3, [pc, #608]	; (80016ec <HAL_RCC_OscConfig+0x304>)
 800148c:	d101      	bne.n	8001492 <HAL_RCC_OscConfig+0xaa>
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	e006      	b.n	80014a0 <HAL_RCC_OscConfig+0xb8>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001492:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001496:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800149a:	fab2 f282 	clz	r2, r2
 800149e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014a0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014a4:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80014a8:	fab2 f282 	clz	r2, r2
 80014ac:	2101      	movs	r1, #1
 80014ae:	f002 021f 	and.w	r2, r2, #31
 80014b2:	fa01 f202 	lsl.w	r2, r1, r2
 80014b6:	421a      	tst	r2, r3
 80014b8:	d008      	beq.n	80014cc <HAL_RCC_OscConfig+0xe4>
      {
        if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 80014ba:	f000 fcb5 	bl	8001e28 <HAL_GetTick>
 80014be:	f241 3388 	movw	r3, #5000	; 0x1388
 80014c2:	1b40      	subs	r0, r0, r5
 80014c4:	4298      	cmp	r0, r3
 80014c6:	d9d5      	bls.n	8001474 <HAL_RCC_OscConfig+0x8c>
        {
          return HAL_TIMEOUT;
 80014c8:	2003      	movs	r0, #3
 80014ca:	bd38      	pop	{r3, r4, r5, pc}
        }
      }

      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014cc:	4b88      	ldr	r3, [pc, #544]	; (80016f0 <HAL_RCC_OscConfig+0x308>)
 80014ce:	7922      	ldrb	r2, [r4, #4]
 80014d0:	701a      	strb	r2, [r3, #0]

      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80014d2:	f8d3 102a 	ldr.w	r1, [r3, #42]	; 0x2a
 80014d6:	68a2      	ldr	r2, [r4, #8]
 80014d8:	f021 010f 	bic.w	r1, r1, #15
 80014dc:	430a      	orrs	r2, r1
 80014de:	f8c3 202a 	str.w	r2, [r3, #42]	; 0x2a

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState == RCC_HSE_ON)
 80014e2:	6863      	ldr	r3, [r4, #4]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d12e      	bne.n	8001546 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 80014e8:	f000 fc9e 	bl	8001e28 <HAL_GetTick>
 80014ec:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80014f2:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80014f6:	fab3 f383 	clz	r3, r3

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014fa:	f043 0320 	orr.w	r3, r3, #32
 80014fe:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001502:	2b01      	cmp	r3, #1
 8001504:	4b79      	ldr	r3, [pc, #484]	; (80016ec <HAL_RCC_OscConfig+0x304>)
 8001506:	d101      	bne.n	800150c <HAL_RCC_OscConfig+0x124>
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	e006      	b.n	800151a <HAL_RCC_OscConfig+0x132>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800150c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001510:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001514:	fab2 f282 	clz	r2, r2
 8001518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800151a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800151e:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001522:	fab2 f282 	clz	r2, r2
 8001526:	2101      	movs	r1, #1
 8001528:	f002 021f 	and.w	r2, r2, #31
 800152c:	fa01 f202 	lsl.w	r2, r1, r2
 8001530:	421a      	tst	r2, r3
 8001532:	f47f af5e 	bne.w	80013f2 <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 8001536:	f000 fc77 	bl	8001e28 <HAL_GetTick>
 800153a:	f241 3388 	movw	r3, #5000	; 0x1388
 800153e:	1b40      	subs	r0, r0, r5
 8001540:	4298      	cmp	r0, r3
 8001542:	d9d4      	bls.n	80014ee <HAL_RCC_OscConfig+0x106>
 8001544:	e7c0      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>
        }
      }
      else
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 8001546:	f000 fc6f 	bl	8001e28 <HAL_GetTick>
 800154a:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800154c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001550:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001554:	fab3 f383 	clz	r3, r3

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001558:	f043 0320 	orr.w	r3, r3, #32
 800155c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001560:	2b01      	cmp	r3, #1
 8001562:	4b62      	ldr	r3, [pc, #392]	; (80016ec <HAL_RCC_OscConfig+0x304>)
 8001564:	d101      	bne.n	800156a <HAL_RCC_OscConfig+0x182>
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	e006      	b.n	8001578 <HAL_RCC_OscConfig+0x190>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800156a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800156e:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001572:	fab2 f282 	clz	r2, r2
 8001576:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001578:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800157c:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001580:	fab2 f282 	clz	r2, r2
 8001584:	2101      	movs	r1, #1
 8001586:	f002 021f 	and.w	r2, r2, #31
 800158a:	fa01 f202 	lsl.w	r2, r1, r2
 800158e:	421a      	tst	r2, r3
 8001590:	f43f af2f 	beq.w	80013f2 <HAL_RCC_OscConfig+0xa>
        {
          if((HAL_GetTick()-tickstart) > HSE_TIMEOUT_VALUE)
 8001594:	f000 fc48 	bl	8001e28 <HAL_GetTick>
 8001598:	f241 3388 	movw	r3, #5000	; 0x1388
 800159c:	1b40      	subs	r0, r0, r5
 800159e:	4298      	cmp	r0, r3
 80015a0:	d9d4      	bls.n	800154c <HAL_RCC_OscConfig+0x164>
 80015a2:	e791      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */    
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80015a4:	4b51      	ldr	r3, [pc, #324]	; (80016ec <HAL_RCC_OscConfig+0x304>)
 80015a6:	685a      	ldr	r2, [r3, #4]
 80015a8:	f012 0f0c 	tst.w	r2, #12
 80015ac:	d007      	beq.n	80015be <HAL_RCC_OscConfig+0x1d6>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80015ae:	685a      	ldr	r2, [r3, #4]
 80015b0:	f002 020c 	and.w	r2, r2, #12
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */    
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80015b4:	2a08      	cmp	r2, #8
 80015b6:	d127      	bne.n	8001608 <HAL_RCC_OscConfig+0x220>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	03d8      	lsls	r0, r3, #15
 80015bc:	d424      	bmi.n	8001608 <HAL_RCC_OscConfig+0x220>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015be:	2302      	movs	r3, #2
 80015c0:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80015c4:	fab3 f383 	clz	r3, r3
    {
      /* When the HSI is used as system clock it is not allowed to be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015c8:	f043 0320 	orr.w	r3, r3, #32
 80015cc:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	4b46      	ldr	r3, [pc, #280]	; (80016ec <HAL_RCC_OscConfig+0x304>)
 80015d4:	d101      	bne.n	80015da <HAL_RCC_OscConfig+0x1f2>
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	e005      	b.n	80015e6 <HAL_RCC_OscConfig+0x1fe>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015da:	2202      	movs	r2, #2
 80015dc:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80015e0:	fab2 f282 	clz	r2, r2
 80015e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015e6:	2202      	movs	r2, #2
 80015e8:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80015ec:	fab2 f282 	clz	r2, r2
 80015f0:	2101      	movs	r1, #1
 80015f2:	f002 021f 	and.w	r2, r2, #31
 80015f6:	fa01 f202 	lsl.w	r2, r1, r2
 80015fa:	421a      	tst	r2, r3
 80015fc:	d033      	beq.n	8001666 <HAL_RCC_OscConfig+0x27e>
 80015fe:	6923      	ldr	r3, [r4, #16]
 8001600:	428b      	cmp	r3, r1
 8001602:	f47f af2f 	bne.w	8001464 <HAL_RCC_OscConfig+0x7c>
 8001606:	e02e      	b.n	8001666 <HAL_RCC_OscConfig+0x27e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001608:	6922      	ldr	r2, [r4, #16]
 800160a:	4b3a      	ldr	r3, [pc, #232]	; (80016f4 <HAL_RCC_OscConfig+0x30c>)
 800160c:	2a00      	cmp	r2, #0
 800160e:	d03a      	beq.n	8001686 <HAL_RCC_OscConfig+0x29e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001610:	2201      	movs	r2, #1
 8001612:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001614:	f000 fc08 	bl	8001e28 <HAL_GetTick>
 8001618:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800161a:	2302      	movs	r3, #2
 800161c:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001620:	fab3 f383 	clz	r3, r3

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001624:	f043 0320 	orr.w	r3, r3, #32
 8001628:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800162c:	2b01      	cmp	r3, #1
 800162e:	4b2f      	ldr	r3, [pc, #188]	; (80016ec <HAL_RCC_OscConfig+0x304>)
 8001630:	d101      	bne.n	8001636 <HAL_RCC_OscConfig+0x24e>
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	e005      	b.n	8001642 <HAL_RCC_OscConfig+0x25a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001636:	2202      	movs	r2, #2
 8001638:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800163c:	fab2 f282 	clz	r2, r2
 8001640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001642:	2202      	movs	r2, #2
 8001644:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001648:	fab2 f282 	clz	r2, r2
 800164c:	2101      	movs	r1, #1
 800164e:	f002 021f 	and.w	r2, r2, #31
 8001652:	fa01 f202 	lsl.w	r2, r1, r2
 8001656:	421a      	tst	r2, r3
 8001658:	d105      	bne.n	8001666 <HAL_RCC_OscConfig+0x27e>
        {
          if((HAL_GetTick()-tickstart) > HSI_TIMEOUT_VALUE)
 800165a:	f000 fbe5 	bl	8001e28 <HAL_GetTick>
 800165e:	1b40      	subs	r0, r0, r5
 8001660:	2864      	cmp	r0, #100	; 0x64
 8001662:	d9da      	bls.n	800161a <HAL_RCC_OscConfig+0x232>
 8001664:	e730      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
          }      
        } 

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001666:	4b21      	ldr	r3, [pc, #132]	; (80016ec <HAL_RCC_OscConfig+0x304>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001668:	21f8      	movs	r1, #248	; 0xf8
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001670:	fab1 f181 	clz	r1, r1
 8001674:	6963      	ldr	r3, [r4, #20]
 8001676:	b2c9      	uxtb	r1, r1
 8001678:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 800167c:	408b      	lsls	r3, r1
 800167e:	4313      	orrs	r3, r2
 8001680:	4a1a      	ldr	r2, [pc, #104]	; (80016ec <HAL_RCC_OscConfig+0x304>)
 8001682:	6013      	str	r3, [r2, #0]
 8001684:	e029      	b.n	80016da <HAL_RCC_OscConfig+0x2f2>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001686:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001688:	f000 fbce 	bl	8001e28 <HAL_GetTick>
 800168c:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800168e:	2302      	movs	r3, #2
 8001690:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001694:	fab3 f383 	clz	r3, r3
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001698:	f043 0320 	orr.w	r3, r3, #32
 800169c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80016a0:	2b01      	cmp	r3, #1
 80016a2:	4b12      	ldr	r3, [pc, #72]	; (80016ec <HAL_RCC_OscConfig+0x304>)
 80016a4:	d101      	bne.n	80016aa <HAL_RCC_OscConfig+0x2c2>
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	e005      	b.n	80016b6 <HAL_RCC_OscConfig+0x2ce>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016aa:	2202      	movs	r2, #2
 80016ac:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80016b0:	fab2 f282 	clz	r2, r2
 80016b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016b6:	2202      	movs	r2, #2
 80016b8:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80016bc:	fab2 f282 	clz	r2, r2
 80016c0:	2101      	movs	r1, #1
 80016c2:	f002 021f 	and.w	r2, r2, #31
 80016c6:	fa01 f202 	lsl.w	r2, r1, r2
 80016ca:	421a      	tst	r2, r3
 80016cc:	d005      	beq.n	80016da <HAL_RCC_OscConfig+0x2f2>
        {
          if((HAL_GetTick()-tickstart) > HSI_TIMEOUT_VALUE)
 80016ce:	f000 fbab 	bl	8001e28 <HAL_GetTick>
 80016d2:	1b40      	subs	r0, r0, r5
 80016d4:	2864      	cmp	r0, #100	; 0x64
 80016d6:	d9da      	bls.n	800168e <HAL_RCC_OscConfig+0x2a6>
 80016d8:	e6f6      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016da:	6823      	ldr	r3, [r4, #0]
 80016dc:	0719      	lsls	r1, r3, #28
 80016de:	d40b      	bmi.n	80016f8 <HAL_RCC_OscConfig+0x310>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016e0:	6823      	ldr	r3, [r4, #0]
 80016e2:	075a      	lsls	r2, r3, #29
 80016e4:	f140 80b6 	bpl.w	8001854 <HAL_RCC_OscConfig+0x46c>
 80016e8:	e04e      	b.n	8001788 <HAL_RCC_OscConfig+0x3a0>
 80016ea:	bf00      	nop
 80016ec:	40021000 	.word	0x40021000
 80016f0:	40021002 	.word	0x40021002
 80016f4:	42420000 	.word	0x42420000
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80016f8:	69a2      	ldr	r2, [r4, #24]
 80016fa:	4bbb      	ldr	r3, [pc, #748]	; (80019e8 <HAL_RCC_OscConfig+0x600>)
 80016fc:	b312      	cbz	r2, 8001744 <HAL_RCC_OscConfig+0x35c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016fe:	2201      	movs	r2, #1
 8001700:	601a      	str	r2, [r3, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8001702:	f000 fb91 	bl	8001e28 <HAL_GetTick>
 8001706:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001708:	2302      	movs	r3, #2
 800170a:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800170e:	fab3 f383 	clz	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001712:	2302      	movs	r3, #2
 8001714:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001718:	fab3 f383 	clz	r3, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800171c:	4bb3      	ldr	r3, [pc, #716]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800171e:	2202      	movs	r2, #2
 8001720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001722:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001726:	fab2 f282 	clz	r2, r2
 800172a:	2101      	movs	r1, #1
 800172c:	f002 021f 	and.w	r2, r2, #31
 8001730:	fa01 f202 	lsl.w	r2, r1, r2
 8001734:	421a      	tst	r2, r3
 8001736:	d1d3      	bne.n	80016e0 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick()-tickstart) > LSI_TIMEOUT_VALUE)
 8001738:	f000 fb76 	bl	8001e28 <HAL_GetTick>
 800173c:	1b40      	subs	r0, r0, r5
 800173e:	2864      	cmp	r0, #100	; 0x64
 8001740:	d9e2      	bls.n	8001708 <HAL_RCC_OscConfig+0x320>
 8001742:	e6c1      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001744:	601a      	str	r2, [r3, #0]
      
      /* Get timeout */
      tickstart = HAL_GetTick();
 8001746:	f000 fb6f 	bl	8001e28 <HAL_GetTick>
 800174a:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800174c:	2302      	movs	r3, #2
 800174e:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001752:	fab3 f383 	clz	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001756:	2302      	movs	r3, #2
 8001758:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800175c:	fab3 f383 	clz	r3, r3
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001760:	4ba2      	ldr	r3, [pc, #648]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001762:	2202      	movs	r2, #2
 8001764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001766:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800176a:	fab2 f282 	clz	r2, r2
 800176e:	2101      	movs	r1, #1
 8001770:	f002 021f 	and.w	r2, r2, #31
 8001774:	fa01 f202 	lsl.w	r2, r1, r2
 8001778:	421a      	tst	r2, r3
 800177a:	d0b1      	beq.n	80016e0 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick()-tickstart) > LSI_TIMEOUT_VALUE)
 800177c:	f000 fb54 	bl	8001e28 <HAL_GetTick>
 8001780:	1b40      	subs	r0, r0, r5
 8001782:	2864      	cmp	r0, #100	; 0x64
 8001784:	d9e2      	bls.n	800174c <HAL_RCC_OscConfig+0x364>
 8001786:	e69f      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock */
    __PWR_CLK_ENABLE();
 8001788:	4b98      	ldr	r3, [pc, #608]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 800178a:	69da      	ldr	r2, [r3, #28]
 800178c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001790:	61da      	str	r2, [r3, #28]

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8001792:	f5a3 33d0 	sub.w	r3, r3, #106496	; 0x1a000
 8001796:	681a      	ldr	r2, [r3, #0]
 8001798:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800179c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800179e:	f000 fb43 	bl	8001e28 <HAL_GetTick>
 80017a2:	4605      	mov	r5, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80017a4:	4b92      	ldr	r3, [pc, #584]	; (80019f0 <HAL_RCC_OscConfig+0x608>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	05db      	lsls	r3, r3, #23
 80017aa:	d557      	bpl.n	800185c <HAL_RCC_OscConfig+0x474>
        return HAL_TIMEOUT;
      }      
    }

    /* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
    __HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 80017ac:	4b8f      	ldr	r3, [pc, #572]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 80017ae:	6a1a      	ldr	r2, [r3, #32]
 80017b0:	f022 0205 	bic.w	r2, r2, #5
 80017b4:	621a      	str	r2, [r3, #32]
    
    /* Get timeout */
    tickstart = HAL_GetTick();
 80017b6:	f000 fb37 	bl	8001e28 <HAL_GetTick>
 80017ba:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017bc:	2302      	movs	r3, #2
 80017be:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80017c2:	fab3 f383 	clz	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017c6:	2302      	movs	r3, #2
 80017c8:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80017cc:	fab3 f383 	clz	r3, r3
      
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80017d4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80017d8:	2b02      	cmp	r3, #2
 80017da:	4b84      	ldr	r3, [pc, #528]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017dc:	f04f 0202 	mov.w	r2, #2
 80017e0:	bf0c      	ite	eq
 80017e2:	6a1b      	ldreq	r3, [r3, #32]
 80017e4:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
 80017e6:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80017ea:	fab2 f282 	clz	r2, r2
 80017ee:	2101      	movs	r1, #1
 80017f0:	f002 021f 	and.w	r2, r2, #31
 80017f4:	fa01 f202 	lsl.w	r2, r1, r2
 80017f8:	421a      	tst	r2, r3
 80017fa:	d135      	bne.n	8001868 <HAL_RCC_OscConfig+0x480>
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017fc:	4a7b      	ldr	r2, [pc, #492]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 80017fe:	68e3      	ldr	r3, [r4, #12]
 8001800:	6a11      	ldr	r1, [r2, #32]
 8001802:	f021 0105 	bic.w	r1, r1, #5
 8001806:	4319      	orrs	r1, r3
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8001808:	2b01      	cmp	r3, #1
        return HAL_TIMEOUT;
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800180a:	6211      	str	r1, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800180c:	d13c      	bne.n	8001888 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800180e:	f000 fb0b 	bl	8001e28 <HAL_GetTick>
 8001812:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001814:	2302      	movs	r3, #2
 8001816:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800181a:	fab3 f383 	clz	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800181e:	2302      	movs	r3, #2
 8001820:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001824:	fab3 f383 	clz	r3, r3
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001828:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800182c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001830:	2b02      	cmp	r3, #2
 8001832:	4b6e      	ldr	r3, [pc, #440]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001834:	f04f 0202 	mov.w	r2, #2
 8001838:	bf0c      	ite	eq
 800183a:	6a1b      	ldreq	r3, [r3, #32]
 800183c:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
 800183e:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001842:	fab2 f282 	clz	r2, r2
 8001846:	2101      	movs	r1, #1
 8001848:	f002 021f 	and.w	r2, r2, #31
 800184c:	fa01 f202 	lsl.w	r2, r1, r2
 8001850:	421a      	tst	r2, r3
 8001852:	d011      	beq.n	8001878 <HAL_RCC_OscConfig+0x490>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001854:	69e3      	ldr	r3, [r4, #28]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d141      	bne.n	80018de <HAL_RCC_OscConfig+0x4f6>
 800185a:	e094      	b.n	8001986 <HAL_RCC_OscConfig+0x59e>
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick()-tickstart) > DBP_TIMEOUT_VALUE)
 800185c:	f000 fae4 	bl	8001e28 <HAL_GetTick>
 8001860:	1b40      	subs	r0, r0, r5
 8001862:	2864      	cmp	r0, #100	; 0x64
 8001864:	d99e      	bls.n	80017a4 <HAL_RCC_OscConfig+0x3bc>
 8001866:	e62f      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>
    tickstart = HAL_GetTick();
      
    /* Wait till LSE is ready */  
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
    {
      if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 8001868:	f000 fade 	bl	8001e28 <HAL_GetTick>
 800186c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001870:	1b40      	subs	r0, r0, r5
 8001872:	4298      	cmp	r0, r3
 8001874:	d9a2      	bls.n	80017bc <HAL_RCC_OscConfig+0x3d4>
 8001876:	e627      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 8001878:	f000 fad6 	bl	8001e28 <HAL_GetTick>
 800187c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001880:	1b40      	subs	r0, r0, r5
 8001882:	4298      	cmp	r0, r3
 8001884:	d9c6      	bls.n	8001814 <HAL_RCC_OscConfig+0x42c>
 8001886:	e61f      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>
      }
    }
    else
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8001888:	f000 face 	bl	8001e28 <HAL_GetTick>
 800188c:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800188e:	2302      	movs	r3, #2
 8001890:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001894:	fab3 f383 	clz	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001898:	2302      	movs	r3, #2
 800189a:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800189e:	fab3 f383 	clz	r3, r3
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018a6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	4b4f      	ldr	r3, [pc, #316]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018ae:	f04f 0202 	mov.w	r2, #2
 80018b2:	bf0c      	ite	eq
 80018b4:	6a1b      	ldreq	r3, [r3, #32]
 80018b6:	6a5b      	ldrne	r3, [r3, #36]	; 0x24
 80018b8:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80018bc:	fab2 f282 	clz	r2, r2
 80018c0:	2101      	movs	r1, #1
 80018c2:	f002 021f 	and.w	r2, r2, #31
 80018c6:	fa01 f202 	lsl.w	r2, r1, r2
 80018ca:	421a      	tst	r2, r3
 80018cc:	d0c2      	beq.n	8001854 <HAL_RCC_OscConfig+0x46c>
      {
        if((HAL_GetTick()-tickstart) > LSE_TIMEOUT_VALUE)
 80018ce:	f000 faab 	bl	8001e28 <HAL_GetTick>
 80018d2:	f241 3388 	movw	r3, #5000	; 0x1388
 80018d6:	1b40      	subs	r0, r0, r5
 80018d8:	4298      	cmp	r0, r3
 80018da:	d9d8      	bls.n	800188e <HAL_RCC_OscConfig+0x4a6>
 80018dc:	e5f4      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80018de:	4a43      	ldr	r2, [pc, #268]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 80018e0:	6852      	ldr	r2, [r2, #4]
 80018e2:	f002 020c 	and.w	r2, r2, #12
 80018e6:	2a08      	cmp	r2, #8
 80018e8:	f43f adbc 	beq.w	8001464 <HAL_RCC_OscConfig+0x7c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	4b41      	ldr	r3, [pc, #260]	; (80019f4 <HAL_RCC_OscConfig+0x60c>)
 80018f0:	f04f 0200 	mov.w	r2, #0
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018f4:	601a      	str	r2, [r3, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018f6:	d164      	bne.n	80019c2 <HAL_RCC_OscConfig+0x5da>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get timeout */
        tickstart = HAL_GetTick();
 80018f8:	f000 fa96 	bl	8001e28 <HAL_GetTick>
 80018fc:	4605      	mov	r5, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001902:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001906:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800190a:	f043 0320 	orr.w	r3, r3, #32
 800190e:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001912:	2b01      	cmp	r3, #1
 8001914:	4b35      	ldr	r3, [pc, #212]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 8001916:	d138      	bne.n	800198a <HAL_RCC_OscConfig+0x5a2>
 8001918:	681a      	ldr	r2, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800191a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800191e:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001922:	fab1 f181 	clz	r1, r1
 8001926:	2301      	movs	r3, #1
 8001928:	f001 011f 	and.w	r1, r1, #31
 800192c:	fa03 f101 	lsl.w	r1, r3, r1
 8001930:	4211      	tst	r1, r2
 8001932:	d132      	bne.n	800199a <HAL_RCC_OscConfig+0x5b2>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001934:	4a2d      	ldr	r2, [pc, #180]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 8001936:	6a25      	ldr	r5, [r4, #32]
 8001938:	6850      	ldr	r0, [r2, #4]
 800193a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800193c:	f420 1074 	bic.w	r0, r0, #3997696	; 0x3d0000
 8001940:	4329      	orrs	r1, r5
 8001942:	4301      	orrs	r1, r0
 8001944:	6051      	str	r1, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001946:	4a2b      	ldr	r2, [pc, #172]	; (80019f4 <HAL_RCC_OscConfig+0x60c>)
 8001948:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800194a:	f000 fa6d 	bl	8001e28 <HAL_GetTick>
 800194e:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001950:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001954:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001958:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800195c:	f043 0320 	orr.w	r3, r3, #32
 8001960:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8001964:	2b01      	cmp	r3, #1
 8001966:	4b21      	ldr	r3, [pc, #132]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 8001968:	d11d      	bne.n	80019a6 <HAL_RCC_OscConfig+0x5be>
 800196a:	681b      	ldr	r3, [r3, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800196c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001970:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001974:	fab2 f282 	clz	r2, r2
 8001978:	2101      	movs	r1, #1
 800197a:	f002 021f 	and.w	r2, r2, #31
 800197e:	fa01 f202 	lsl.w	r2, r1, r2
 8001982:	421a      	tst	r2, r3
 8001984:	d017      	beq.n	80019b6 <HAL_RCC_OscConfig+0x5ce>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001986:	2000      	movs	r0, #0
 8001988:	bd38      	pop	{r3, r4, r5, pc}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800198a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800198e:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001992:	fab2 f282 	clz	r2, r2

        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001996:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001998:	e7bf      	b.n	800191a <HAL_RCC_OscConfig+0x532>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 800199a:	f000 fa45 	bl	8001e28 <HAL_GetTick>
 800199e:	1b40      	subs	r0, r0, r5
 80019a0:	2864      	cmp	r0, #100	; 0x64
 80019a2:	d9ac      	bls.n	80018fe <HAL_RCC_OscConfig+0x516>
 80019a4:	e590      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019a6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019aa:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80019ae:	fab2 f282 	clz	r2, r2

        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b4:	e7da      	b.n	800196c <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 80019b6:	f000 fa37 	bl	8001e28 <HAL_GetTick>
 80019ba:	1b00      	subs	r0, r0, r4
 80019bc:	2864      	cmp	r0, #100	; 0x64
 80019be:	d9c7      	bls.n	8001950 <HAL_RCC_OscConfig+0x568>
 80019c0:	e582      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        /* Get timeout */
        tickstart = HAL_GetTick();
 80019c2:	f000 fa31 	bl	8001e28 <HAL_GetTick>
 80019c6:	4604      	mov	r4, r0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019c8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019cc:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 80019d0:	fab3 f383 	clz	r3, r3
      
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019d4:	f043 0320 	orr.w	r3, r3, #32
 80019d8:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80019dc:	2b01      	cmp	r3, #1
 80019de:	4b03      	ldr	r3, [pc, #12]	; (80019ec <HAL_RCC_OscConfig+0x604>)
 80019e0:	d10a      	bne.n	80019f8 <HAL_RCC_OscConfig+0x610>
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	e00f      	b.n	8001a06 <HAL_RCC_OscConfig+0x61e>
 80019e6:	bf00      	nop
 80019e8:	42420480 	.word	0x42420480
 80019ec:	40021000 	.word	0x40021000
 80019f0:	40007000 	.word	0x40007000
 80019f4:	42420060 	.word	0x42420060
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019f8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019fc:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a00:	fab2 f282 	clz	r2, r2
 8001a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a06:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001a0a:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a0e:	fab2 f282 	clz	r2, r2
 8001a12:	2101      	movs	r1, #1
 8001a14:	f002 021f 	and.w	r2, r2, #31
 8001a18:	fa01 f202 	lsl.w	r2, r1, r2
 8001a1c:	421a      	tst	r2, r3
 8001a1e:	d0b2      	beq.n	8001986 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick()-tickstart) > PLL_TIMEOUT_VALUE)
 8001a20:	f000 fa02 	bl	8001e28 <HAL_GetTick>
 8001a24:	1b00      	subs	r0, r0, r4
 8001a26:	2864      	cmp	r0, #100	; 0x64
 8001a28:	d9ce      	bls.n	80019c8 <HAL_RCC_OscConfig+0x5e0>
 8001a2a:	e54d      	b.n	80014c8 <HAL_RCC_OscConfig+0xe0>

08001a2c <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a2c:	4bb3      	ldr	r3, [pc, #716]	; (8001cfc <HAL_RCC_ClockConfig+0x2d0>)
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	f002 0207 	and.w	r2, r2, #7
 8001a34:	4291      	cmp	r1, r2
  *         If a clock source which is not yet ready is selected, the switch will
  *         occur when the clock source will be ready.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a36:	b570      	push	{r4, r5, r6, lr}
 8001a38:	4604      	mov	r4, r0
 8001a3a:	460d      	mov	r5, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a3c:	f240 80b4 	bls.w	8001ba8 <HAL_RCC_ClockConfig+0x17c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a40:	681a      	ldr	r2, [r3, #0]
 8001a42:	f022 0207 	bic.w	r2, r2, #7
 8001a46:	430a      	orrs	r2, r1
 8001a48:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 0307 	and.w	r3, r3, #7
 8001a50:	428b      	cmp	r3, r1
 8001a52:	d001      	beq.n	8001a58 <HAL_RCC_ClockConfig+0x2c>
    {
      return HAL_ERROR;
 8001a54:	2001      	movs	r0, #1
 8001a56:	bd70      	pop	{r4, r5, r6, pc}
    }

    /*-------------------------- HCLK Configuration ----------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a58:	6803      	ldr	r3, [r0, #0]
 8001a5a:	0798      	lsls	r0, r3, #30
 8001a5c:	d506      	bpl.n	8001a6c <HAL_RCC_ClockConfig+0x40>
    {
      assert_param(IS_RCC_SYSCLK_DIV(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a5e:	4aa8      	ldr	r2, [pc, #672]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001a60:	68a1      	ldr	r1, [r4, #8]
 8001a62:	6850      	ldr	r0, [r2, #4]
 8001a64:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
 8001a68:	4301      	orrs	r1, r0
 8001a6a:	6051      	str	r1, [r2, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a6c:	07d9      	lsls	r1, r3, #31
 8001a6e:	d40b      	bmi.n	8001a88 <HAL_RCC_ClockConfig+0x5c>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a70:	6823      	ldr	r3, [r4, #0]
 8001a72:	075a      	lsls	r2, r3, #29
 8001a74:	f140 8146 	bpl.w	8001d04 <HAL_RCC_ClockConfig+0x2d8>
  {
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a78:	4aa1      	ldr	r2, [pc, #644]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001a7a:	68e1      	ldr	r1, [r4, #12]
 8001a7c:	6850      	ldr	r0, [r2, #4]
 8001a7e:	f420 60e0 	bic.w	r0, r0, #1792	; 0x700
 8001a82:	4301      	orrs	r1, r0
 8001a84:	6051      	str	r1, [r2, #4]
 8001a86:	e13d      	b.n	8001d04 <HAL_RCC_ClockConfig+0x2d8>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a88:	6863      	ldr	r3, [r4, #4]
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d118      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0x94>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a8e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001a92:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001a96:	fab2 f282 	clz	r2, r2
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a9a:	f042 0220 	orr.w	r2, r2, #32
 8001a9e:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001aa2:	2a01      	cmp	r2, #1
 8001aa4:	4a96      	ldr	r2, [pc, #600]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001aa6:	d101      	bne.n	8001aac <HAL_RCC_ClockConfig+0x80>
 8001aa8:	6812      	ldr	r2, [r2, #0]
 8001aaa:	e006      	b.n	8001aba <HAL_RCC_ClockConfig+0x8e>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aac:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001ab0:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001ab4:	fab1 f181 	clz	r1, r1
 8001ab8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001aba:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001abe:	e02f      	b.n	8001b20 <HAL_RCC_ClockConfig+0xf4>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ac0:	2b02      	cmp	r3, #2
 8001ac2:	d118      	bne.n	8001af6 <HAL_RCC_ClockConfig+0xca>
 8001ac4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001ac8:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001acc:	fab2 f282 	clz	r2, r2
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ad0:	f042 0220 	orr.w	r2, r2, #32
 8001ad4:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001ad8:	2a01      	cmp	r2, #1
 8001ada:	4a89      	ldr	r2, [pc, #548]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001adc:	d101      	bne.n	8001ae2 <HAL_RCC_ClockConfig+0xb6>
 8001ade:	6812      	ldr	r2, [r2, #0]
 8001ae0:	e006      	b.n	8001af0 <HAL_RCC_ClockConfig+0xc4>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ae2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001ae6:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001aea:	fab1 f181 	clz	r1, r1
 8001aee:	6a52      	ldr	r2, [r2, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001af4:	e014      	b.n	8001b20 <HAL_RCC_ClockConfig+0xf4>
 8001af6:	2202      	movs	r2, #2
 8001af8:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001afc:	fab2 f282 	clz	r2, r2
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b00:	f042 0220 	orr.w	r2, r2, #32
 8001b04:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001b08:	2a01      	cmp	r2, #1
 8001b0a:	4a7d      	ldr	r2, [pc, #500]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001b0c:	d101      	bne.n	8001b12 <HAL_RCC_ClockConfig+0xe6>
 8001b0e:	6812      	ldr	r2, [r2, #0]
 8001b10:	e005      	b.n	8001b1e <HAL_RCC_ClockConfig+0xf2>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b12:	2102      	movs	r1, #2
 8001b14:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001b18:	fab1 f181 	clz	r1, r1
 8001b1c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b1e:	2102      	movs	r1, #2
 8001b20:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001b24:	fab1 f181 	clz	r1, r1
 8001b28:	2001      	movs	r0, #1
 8001b2a:	f001 011f 	and.w	r1, r1, #31
 8001b2e:	fa00 f101 	lsl.w	r1, r0, r1
 8001b32:	4211      	tst	r1, r2
 8001b34:	d08e      	beq.n	8001a54 <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001b36:	4a72      	ldr	r2, [pc, #456]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001b38:	6851      	ldr	r1, [r2, #4]
 8001b3a:	f021 0103 	bic.w	r1, r1, #3
 8001b3e:	430b      	orrs	r3, r1
 8001b40:	6053      	str	r3, [r2, #4]

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001b42:	f000 f971 	bl	8001e28 <HAL_GetTick>
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b46:	6863      	ldr	r3, [r4, #4]
 8001b48:	2b01      	cmp	r3, #1
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001b4a:	4605      	mov	r5, r0
      
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b4c:	d10e      	bne.n	8001b6c <HAL_RCC_ClockConfig+0x140>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b4e:	4b6c      	ldr	r3, [pc, #432]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f003 030c 	and.w	r3, r3, #12
 8001b56:	2b04      	cmp	r3, #4
 8001b58:	d08a      	beq.n	8001a70 <HAL_RCC_ClockConfig+0x44>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b5a:	f000 f965 	bl	8001e28 <HAL_GetTick>
 8001b5e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b62:	1b40      	subs	r0, r0, r5
 8001b64:	4298      	cmp	r0, r3
 8001b66:	d9f2      	bls.n	8001b4e <HAL_RCC_ClockConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001b68:	2003      	movs	r0, #3
 8001b6a:	bd70      	pop	{r4, r5, r6, pc}
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d00c      	beq.n	8001b8a <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b70:	4b63      	ldr	r3, [pc, #396]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f013 0f0c 	tst.w	r3, #12
 8001b78:	d10e      	bne.n	8001b98 <HAL_RCC_ClockConfig+0x16c>
 8001b7a:	e779      	b.n	8001a70 <HAL_RCC_ClockConfig+0x44>
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b7c:	f000 f954 	bl	8001e28 <HAL_GetTick>
 8001b80:	f241 3388 	movw	r3, #5000	; 0x1388
 8001b84:	1b40      	subs	r0, r0, r5
 8001b86:	4298      	cmp	r0, r3
 8001b88:	d8ee      	bhi.n	8001b68 <HAL_RCC_ClockConfig+0x13c>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b8a:	4b5d      	ldr	r3, [pc, #372]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f003 030c 	and.w	r3, r3, #12
 8001b92:	2b08      	cmp	r3, #8
 8001b94:	d1f2      	bne.n	8001b7c <HAL_RCC_ClockConfig+0x150>
 8001b96:	e76b      	b.n	8001a70 <HAL_RCC_ClockConfig+0x44>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b98:	f000 f946 	bl	8001e28 <HAL_GetTick>
 8001b9c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001ba0:	1b40      	subs	r0, r0, r5
 8001ba2:	4298      	cmp	r0, r3
 8001ba4:	d9e4      	bls.n	8001b70 <HAL_RCC_ClockConfig+0x144>
 8001ba6:	e7df      	b.n	8001b68 <HAL_RCC_ClockConfig+0x13c>
  }
  /* Decreasing the CPU frequency */
  else
  {
    /*-------------------------- HCLK Configuration ----------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ba8:	6803      	ldr	r3, [r0, #0]
 8001baa:	079e      	lsls	r6, r3, #30
 8001bac:	d506      	bpl.n	8001bbc <HAL_RCC_ClockConfig+0x190>
    {
      assert_param(IS_RCC_SYSCLK_DIV(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bae:	4a54      	ldr	r2, [pc, #336]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001bb0:	68a1      	ldr	r1, [r4, #8]
 8001bb2:	6850      	ldr	r0, [r2, #4]
 8001bb4:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
 8001bb8:	4301      	orrs	r1, r0
 8001bba:	6051      	str	r1, [r2, #4]
    }

    /*------------------------- SYSCLK Configuration ---------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bbc:	07d8      	lsls	r0, r3, #31
 8001bbe:	d40c      	bmi.n	8001bda <HAL_RCC_ClockConfig+0x1ae>
        }
      }
    }

    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bc0:	4b4e      	ldr	r3, [pc, #312]	; (8001cfc <HAL_RCC_ClockConfig+0x2d0>)
 8001bc2:	681a      	ldr	r2, [r3, #0]
 8001bc4:	f022 0207 	bic.w	r2, r2, #7
 8001bc8:	432a      	orrs	r2, r5
 8001bca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	f003 0307 	and.w	r3, r3, #7
 8001bd2:	42ab      	cmp	r3, r5
 8001bd4:	f47f af3e 	bne.w	8001a54 <HAL_RCC_ClockConfig+0x28>
 8001bd8:	e74a      	b.n	8001a70 <HAL_RCC_ClockConfig+0x44>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
    {
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bda:	6863      	ldr	r3, [r4, #4]
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d118      	bne.n	8001c12 <HAL_RCC_ClockConfig+0x1e6>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001be4:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001be8:	fab2 f282 	clz	r2, r2
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001bec:	f042 0220 	orr.w	r2, r2, #32
 8001bf0:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001bf4:	2a01      	cmp	r2, #1
 8001bf6:	4a42      	ldr	r2, [pc, #264]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001bf8:	d101      	bne.n	8001bfe <HAL_RCC_ClockConfig+0x1d2>
 8001bfa:	6812      	ldr	r2, [r2, #0]
 8001bfc:	e006      	b.n	8001c0c <HAL_RCC_ClockConfig+0x1e0>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfe:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001c02:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c06:	fab1 f181 	clz	r1, r1
 8001c0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8001c10:	e02f      	b.n	8001c72 <HAL_RCC_ClockConfig+0x246>
        {
          return HAL_ERROR;
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d118      	bne.n	8001c48 <HAL_RCC_ClockConfig+0x21c>
 8001c16:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c1a:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c1e:	fab2 f282 	clz	r2, r2
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c22:	f042 0220 	orr.w	r2, r2, #32
 8001c26:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001c2a:	2a01      	cmp	r2, #1
 8001c2c:	4a34      	ldr	r2, [pc, #208]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001c2e:	d101      	bne.n	8001c34 <HAL_RCC_ClockConfig+0x208>
 8001c30:	6812      	ldr	r2, [r2, #0]
 8001c32:	e006      	b.n	8001c42 <HAL_RCC_ClockConfig+0x216>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c34:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c38:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c3c:	fab1 f181 	clz	r1, r1
 8001c40:	6a52      	ldr	r2, [r2, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c42:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c46:	e014      	b.n	8001c72 <HAL_RCC_ClockConfig+0x246>
 8001c48:	2202      	movs	r2, #2
 8001c4a:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c4e:	fab2 f282 	clz	r2, r2
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c52:	f042 0220 	orr.w	r2, r2, #32
 8001c56:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8001c5a:	2a01      	cmp	r2, #1
 8001c5c:	4a28      	ldr	r2, [pc, #160]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001c5e:	d101      	bne.n	8001c64 <HAL_RCC_ClockConfig+0x238>
 8001c60:	6812      	ldr	r2, [r2, #0]
 8001c62:	e005      	b.n	8001c70 <HAL_RCC_ClockConfig+0x244>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c64:	2102      	movs	r1, #2
 8001c66:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c6a:	fab1 f181 	clz	r1, r1
 8001c6e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c70:	2102      	movs	r1, #2
 8001c72:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001c76:	fab1 f181 	clz	r1, r1
 8001c7a:	2001      	movs	r0, #1
 8001c7c:	f001 011f 	and.w	r1, r1, #31
 8001c80:	fa00 f101 	lsl.w	r1, r0, r1
 8001c84:	4211      	tst	r1, r2
 8001c86:	f43f aee5 	beq.w	8001a54 <HAL_RCC_ClockConfig+0x28>
        {
          return HAL_ERROR;
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001c8a:	4a1d      	ldr	r2, [pc, #116]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001c8c:	6851      	ldr	r1, [r2, #4]
 8001c8e:	f021 0103 	bic.w	r1, r1, #3
 8001c92:	430b      	orrs	r3, r1
 8001c94:	6053      	str	r3, [r2, #4]

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001c96:	f000 f8c7 	bl	8001e28 <HAL_GetTick>

      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c9a:	6863      	ldr	r3, [r4, #4]
 8001c9c:	2b01      	cmp	r3, #1
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);

      /* Get timeout */
      tickstart = HAL_GetTick();
 8001c9e:	4606      	mov	r6, r0

      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ca0:	d10d      	bne.n	8001cbe <HAL_RCC_ClockConfig+0x292>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ca2:	4b17      	ldr	r3, [pc, #92]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f003 030c 	and.w	r3, r3, #12
 8001caa:	2b04      	cmp	r3, #4
 8001cac:	d088      	beq.n	8001bc0 <HAL_RCC_ClockConfig+0x194>
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cae:	f000 f8bb 	bl	8001e28 <HAL_GetTick>
 8001cb2:	f241 3388 	movw	r3, #5000	; 0x1388
 8001cb6:	1b80      	subs	r0, r0, r6
 8001cb8:	4298      	cmp	r0, r3
 8001cba:	d9f2      	bls.n	8001ca2 <HAL_RCC_ClockConfig+0x276>
 8001cbc:	e754      	b.n	8001b68 <HAL_RCC_ClockConfig+0x13c>
          {
            return HAL_TIMEOUT;
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d00d      	beq.n	8001cde <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cc2:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f013 0f0c 	tst.w	r3, #12
 8001cca:	d10f      	bne.n	8001cec <HAL_RCC_ClockConfig+0x2c0>
 8001ccc:	e778      	b.n	8001bc0 <HAL_RCC_ClockConfig+0x194>
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cce:	f000 f8ab 	bl	8001e28 <HAL_GetTick>
 8001cd2:	f241 3388 	movw	r3, #5000	; 0x1388
 8001cd6:	1b80      	subs	r0, r0, r6
 8001cd8:	4298      	cmp	r0, r3
 8001cda:	f63f af45 	bhi.w	8001b68 <HAL_RCC_ClockConfig+0x13c>
          }
        }
      }
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cde:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <HAL_RCC_ClockConfig+0x2d4>)
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f003 030c 	and.w	r3, r3, #12
 8001ce6:	2b08      	cmp	r3, #8
 8001ce8:	d1f1      	bne.n	8001cce <HAL_RCC_ClockConfig+0x2a2>
 8001cea:	e769      	b.n	8001bc0 <HAL_RCC_ClockConfig+0x194>
      }
      else
      {
        while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if((HAL_GetTick()-tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cec:	f000 f89c 	bl	8001e28 <HAL_GetTick>
 8001cf0:	f241 3388 	movw	r3, #5000	; 0x1388
 8001cf4:	1b80      	subs	r0, r0, r6
 8001cf6:	4298      	cmp	r0, r3
 8001cf8:	d9e3      	bls.n	8001cc2 <HAL_RCC_ClockConfig+0x296>
 8001cfa:	e735      	b.n	8001b68 <HAL_RCC_ClockConfig+0x13c>
 8001cfc:	40022000 	.word	0x40022000
 8001d00:	40021000 	.word	0x40021000
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d04:	0719      	lsls	r1, r3, #28
 8001d06:	d507      	bpl.n	8001d18 <HAL_RCC_ClockConfig+0x2ec>
  {
    assert_param(IS_RCC_HCLK_DIV(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d08:	4b06      	ldr	r3, [pc, #24]	; (8001d24 <HAL_RCC_ClockConfig+0x2f8>)
 8001d0a:	6921      	ldr	r1, [r4, #16]
 8001d0c:	685a      	ldr	r2, [r3, #4]
 8001d0e:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
 8001d12:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8001d16:	605a      	str	r2, [r3, #4]
  }

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001d18:	200f      	movs	r0, #15
 8001d1a:	f000 f858 	bl	8001dce <HAL_InitTick>

  return HAL_OK;
 8001d1e:	2000      	movs	r0, #0
}
 8001d20:	bd70      	pop	{r4, r5, r6, pc}
 8001d22:	bf00      	nop
 8001d24:	40021000 	.word	0x40021000

08001d28 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0, prediv = 0, pllmul = 0, pllclk = 0;
  uint32_t sysclockfreq = 0;

  tmpreg = RCC->CFGR;
 8001d28:	4b15      	ldr	r3, [pc, #84]	; (8001d80 <HAL_RCC_GetSysClockFreq+0x58>)
 8001d2a:	685b      	ldr	r3, [r3, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d2c:	f003 020c 	and.w	r2, r3, #12
 8001d30:	2a08      	cmp	r2, #8
 8001d32:	d122      	bne.n	8001d7a <HAL_RCC_GetSysClockFreq+0x52>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d34:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001d38:	fa92 f2a2 	rbit	r2, r2
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001d3c:	fab2 f282 	clz	r2, r2
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
    break;

  case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001d40:	f403 1170 	and.w	r1, r3, #3932160	; 0x3c0000
 8001d44:	b2d2      	uxtb	r2, r2
 8001d46:	fa21 f202 	lsr.w	r2, r1, r2
 8001d4a:	490e      	ldr	r1, [pc, #56]	; (8001d84 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001d4c:	5c8a      	ldrb	r2, [r1, r2]
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001d4e:	490c      	ldr	r1, [pc, #48]	; (8001d80 <HAL_RCC_GetSysClockFreq+0x58>)
 8001d50:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d52:	210f      	movs	r1, #15
 8001d54:	fa91 f1a1 	rbit	r1, r1
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001d58:	fab1 f181 	clz	r1, r1
 8001d5c:	f000 000f 	and.w	r0, r0, #15
 8001d60:	b2c9      	uxtb	r1, r1
 8001d62:	fa20 f101 	lsr.w	r1, r0, r1
 8001d66:	4808      	ldr	r0, [pc, #32]	; (8001d88 <HAL_RCC_GetSysClockFreq+0x60>)
    if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001d68:	03db      	lsls	r3, r3, #15
    sysclockfreq = HSE_VALUE;
    break;

  case RCC_SYSCLKSOURCE_STATUS_PLLCLK: /* PLL used as system clock  source */
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001d6a:	5c41      	ldrb	r1, [r0, r1]
    if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
    {
      /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
      pllclk = (HSE_VALUE/prediv) * pllmul;
 8001d6c:	bf4a      	itet	mi
 8001d6e:	4807      	ldrmi	r0, [pc, #28]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x64>)
    }
    else
    {
      /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
      pllclk = (HSI_VALUE >> 1) * pllmul;
 8001d70:	4807      	ldrpl	r0, [pc, #28]	; (8001d90 <HAL_RCC_GetSysClockFreq+0x68>)
    pllmul = PLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
    prediv = PredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
    if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
    {
      /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
      pllclk = (HSE_VALUE/prediv) * pllmul;
 8001d72:	fbb0 f0f1 	udivmi	r0, r0, r1
    }
    else
    {
      /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
      pllclk = (HSI_VALUE >> 1) * pllmul;
 8001d76:	4350      	muls	r0, r2
 8001d78:	4770      	bx	lr

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
  case RCC_SYSCLKSOURCE_STATUS_HSE:    /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8001d7a:	4804      	ldr	r0, [pc, #16]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x64>)
  default:
    sysclockfreq = HSI_VALUE;
    break;
  }
  return sysclockfreq;
}
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	40021000 	.word	0x40021000
 8001d84:	080171b4 	.word	0x080171b4
 8001d88:	080171a4 	.word	0x080171a4
 8001d8c:	007a1200 	.word	0x007a1200
 8001d90:	003d0900 	.word	0x003d0900

08001d94 <HAL_RCC_GetHCLKFreq>:
  *                       
  * @param  None
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d94:	b508      	push	{r3, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001d96:	f7ff ffc7 	bl	8001d28 <HAL_RCC_GetSysClockFreq>
 8001d9a:	4b09      	ldr	r3, [pc, #36]	; (8001dc0 <HAL_RCC_GetHCLKFreq+0x2c>)
 8001d9c:	685a      	ldr	r2, [r3, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9e:	23f0      	movs	r3, #240	; 0xf0
 8001da0:	fa93 f3a3 	rbit	r3, r3
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
   uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8001da4:	fab3 f383 	clz	r3, r3
 8001da8:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	fa22 f303 	lsr.w	r3, r2, r3
 8001db2:	4a04      	ldr	r2, [pc, #16]	; (8001dc4 <HAL_RCC_GetHCLKFreq+0x30>)
 8001db4:	5cd3      	ldrb	r3, [r2, r3]
 8001db6:	40d8      	lsrs	r0, r3
 8001db8:	4b03      	ldr	r3, [pc, #12]	; (8001dc8 <HAL_RCC_GetHCLKFreq+0x34>)
 8001dba:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8001dbc:	bd08      	pop	{r3, pc}
 8001dbe:	bf00      	nop
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	08017194 	.word	0x08017194
 8001dc8:	20000020 	.word	0x20000020

08001dcc <HAL_MspInit>:
  * @brief  Initializes the MSP.
  * @param  None
  * @retval None
  */
__weak void HAL_MspInit(void)
{
 8001dcc:	4770      	bx	lr

08001dce <HAL_InitTick>:
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)

{
 8001dce:	b510      	push	{r4, lr}
 8001dd0:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8001dd2:	f7ff ffdf 	bl	8001d94 <HAL_RCC_GetHCLKFreq>
 8001dd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001dda:	fbb0 f0f3 	udiv	r0, r0, r3
 8001dde:	f000 f887 	bl	8001ef0 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8001de2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001de6:	4621      	mov	r1, r4
 8001de8:	2200      	movs	r2, #0
 8001dea:	f000 f843 	bl	8001e74 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8001dee:	2000      	movs	r0, #0
 8001df0:	bd10      	pop	{r4, pc}
	...

08001df4 <HAL_Init>:
  * @note                  
  * @param  None
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001df4:	b508      	push	{r3, lr}
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001df6:	4b07      	ldr	r3, [pc, #28]	; (8001e14 <HAL_Init+0x20>)
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	f042 0210 	orr.w	r2, r2, #16
 8001dfe:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e00:	2003      	movs	r0, #3
 8001e02:	f000 f825 	bl	8001e50 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e06:	200f      	movs	r0, #15
 8001e08:	f7ff ffe1 	bl	8001dce <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e0c:	f7ff ffde 	bl	8001dcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001e10:	2000      	movs	r0, #0
 8001e12:	bd08      	pop	{r3, pc}
 8001e14:	40022000 	.word	0x40022000

08001e18 <HAL_IncTick>:
  * @param  None
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001e18:	4b02      	ldr	r3, [pc, #8]	; (8001e24 <HAL_IncTick+0xc>)
 8001e1a:	681a      	ldr	r2, [r3, #0]
 8001e1c:	3201      	adds	r2, #1
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	20000b9c 	.word	0x20000b9c

08001e28 <HAL_GetTick>:
  * @param  None
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8001e28:	4b01      	ldr	r3, [pc, #4]	; (8001e30 <HAL_GetTick+0x8>)
 8001e2a:	6818      	ldr	r0, [r3, #0]
}
 8001e2c:	4770      	bx	lr
 8001e2e:	bf00      	nop
 8001e30:	20000b9c 	.word	0x20000b9c

08001e34 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8001e34:	b513      	push	{r0, r1, r4, lr}
 8001e36:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e38:	f7ff fff6 	bl	8001e28 <HAL_GetTick>
 8001e3c:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8001e3e:	f7ff fff3 	bl	8001e28 <HAL_GetTick>
 8001e42:	9b01      	ldr	r3, [sp, #4]
 8001e44:	1b00      	subs	r0, r0, r4
 8001e46:	4298      	cmp	r0, r3
 8001e48:	d3f9      	bcc.n	8001e3e <HAL_Delay+0xa>
  {
  }
}
 8001e4a:	b002      	add	sp, #8
 8001e4c:	bd10      	pop	{r4, pc}
	...

08001e50 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e50:	4a07      	ldr	r2, [pc, #28]	; (8001e70 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001e52:	68d1      	ldr	r1, [r2, #12]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
 8001e54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001e58:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
 8001e5a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001e5e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
 8001e62:	f000 0007 	and.w	r0, r0, #7

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
 8001e66:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8001e6a:	60d3      	str	r3, [r2, #12]
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	e000ed00 	.word	0xe000ed00

08001e74 <HAL_NVIC_SetPriority>:

    \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
 8001e74:	4b16      	ldr	r3, [pc, #88]	; (8001ed0 <HAL_NVIC_SetPriority+0x5c>)
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e7c:	b570      	push	{r4, r5, r6, lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001e7e:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
 8001e80:	f1c3 0407 	rsb	r4, r3, #7
 8001e84:	2c04      	cmp	r4, #4
 8001e86:	bf28      	it	cs
 8001e88:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001e8a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001e8c:	f04f 0501 	mov.w	r5, #1
  uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 8001e90:	bf8c      	ite	hi
 8001e92:	3b03      	subhi	r3, #3
 8001e94:	2300      	movls	r3, #0

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001e96:	fa05 f404 	lsl.w	r4, r5, r4
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001e9a:	fa05 f603 	lsl.w	r6, r5, r3

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001e9e:	3c01      	subs	r4, #1
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001ea0:	3e01      	subs	r6, #1

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001ea2:	4021      	ands	r1, r4
           ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
 8001ea4:	4032      	ands	r2, r6

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
           ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
 8001ea6:	fa01 f303 	lsl.w	r3, r1, r3
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
  SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;

  return (
 8001eaa:	4313      	orrs	r3, r2
    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
 8001eac:	2800      	cmp	r0, #0
 8001eae:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8001eb2:	da05      	bge.n	8001ec0 <HAL_NVIC_SetPriority+0x4c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001eb4:	b2da      	uxtb	r2, r3
 8001eb6:	f000 000f 	and.w	r0, r0, #15
 8001eba:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <HAL_NVIC_SetPriority+0x60>)
 8001ebc:	541a      	strb	r2, [r3, r0]
 8001ebe:	bd70      	pop	{r4, r5, r6, pc}
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001ec0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001ec4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	f880 3300 	strb.w	r3, [r0, #768]	; 0x300
 8001ece:	bd70      	pop	{r4, r5, r6, pc}
 8001ed0:	e000ed00 	.word	0xe000ed00
 8001ed4:	e000ed14 	.word	0xe000ed14

08001ed8 <HAL_NVIC_EnableIRQ>:
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8001ed8:	0942      	lsrs	r2, r0, #5
 8001eda:	2301      	movs	r3, #1
 8001edc:	f000 001f 	and.w	r0, r0, #31
 8001ee0:	fa03 f000 	lsl.w	r0, r3, r0
 8001ee4:	4b01      	ldr	r3, [pc, #4]	; (8001eec <HAL_NVIC_EnableIRQ+0x14>)
 8001ee6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001eea:	4770      	bx	lr
 8001eec:	e000e100 	.word	0xe000e100

08001ef0 <HAL_SYSTICK_Config>:
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8001ef0:	3801      	subs	r0, #1
 8001ef2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001ef6:	d20a      	bcs.n	8001f0e <HAL_SYSTICK_Config+0x1e>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8001ef8:	4b06      	ldr	r3, [pc, #24]	; (8001f14 <HAL_SYSTICK_Config+0x24>)
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001efa:	4a07      	ldr	r2, [pc, #28]	; (8001f18 <HAL_SYSTICK_Config+0x28>)
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8001efc:	6058      	str	r0, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8001efe:	21f0      	movs	r1, #240	; 0xf0
 8001f00:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001f04:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f06:	2207      	movs	r2, #7
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8001f08:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f0a:	601a      	str	r2, [r3, #0]
 8001f0c:	4770      	bx	lr
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8001f0e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001f10:	4770      	bx	lr
 8001f12:	bf00      	nop
 8001f14:	e000e010 	.word	0xe000e010
 8001f18:	e000ed00 	.word	0xe000ed00

08001f1c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001f1c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f20:	f8d1 c000 	ldr.w	ip, [r1]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001f24:	2300      	movs	r3, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001f26:	2201      	movs	r2, #1
 8001f28:	409a      	lsls	r2, r3
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f2a:	ea02 040c 	and.w	r4, r2, ip
 
    if (iocurrent == ioposition)
 8001f2e:	4294      	cmp	r4, r2
 8001f30:	f040 80a0 	bne.w	8002074 <HAL_GPIO_Init+0x158>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/ 
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001f34:	684a      	ldr	r2, [r1, #4]
 8001f36:	f022 0710 	bic.w	r7, r2, #16
 8001f3a:	2f02      	cmp	r7, #2
 8001f3c:	d113      	bne.n	8001f66 <HAL_GPIO_Init+0x4a>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8001f3e:	08de      	lsrs	r6, r3, #3
 8001f40:	eb00 0686 	add.w	r6, r0, r6, lsl #2
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001f44:	f003 0807 	and.w	r8, r3, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8001f48:	6a35      	ldr	r5, [r6, #32]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001f4a:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8001f4e:	f04f 090f 	mov.w	r9, #15
 8001f52:	fa09 f908 	lsl.w	r9, r9, r8
 8001f56:	ea25 0909 	bic.w	r9, r5, r9
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001f5a:	690d      	ldr	r5, [r1, #16]
 8001f5c:	fa05 f808 	lsl.w	r8, r5, r8
 8001f60:	ea49 0508 	orr.w	r5, r9, r8
        GPIOx->AFR[position >> 3] = temp;
 8001f64:	6235      	str	r5, [r6, #32]
 8001f66:	005d      	lsls	r5, r3, #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f68:	2603      	movs	r6, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f6a:	f8d0 9000 	ldr.w	r9, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f6e:	40ae      	lsls	r6, r5
 8001f70:	43f6      	mvns	r6, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f72:	f002 0803 	and.w	r8, r2, #3
        GPIOx->AFR[position >> 3] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001f76:	ea06 0909 	and.w	r9, r6, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f7a:	fa08 f805 	lsl.w	r8, r8, r5
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f7e:	3f01      	subs	r7, #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001f80:	ea49 0808 	orr.w	r8, r9, r8
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f84:	2f01      	cmp	r7, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
      GPIOx->MODER = temp;
 8001f86:	f8c0 8000 	str.w	r8, [r0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f8a:	d810      	bhi.n	8001fae <HAL_GPIO_Init+0x92>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001f8c:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001f8e:	ea06 0807 	and.w	r8, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2));
 8001f92:	68cf      	ldr	r7, [r1, #12]
 8001f94:	40af      	lsls	r7, r5
 8001f96:	ea48 0707 	orr.w	r7, r8, r7
        GPIOx->OSPEEDR = temp;
 8001f9a:	6087      	str	r7, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f9c:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f9e:	ea27 0804 	bic.w	r8, r7, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001fa2:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001fa6:	409f      	lsls	r7, r3
 8001fa8:	ea48 0707 	orr.w	r7, r8, r7
        GPIOx->OTYPER = temp;
 8001fac:	6047      	str	r7, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001fae:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001fb0:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8001fb2:	688f      	ldr	r7, [r1, #8]
 8001fb4:	40af      	lsls	r7, r5
 8001fb6:	ea46 0507 	orr.w	r5, r6, r7
      GPIOx->PUPDR = temp;
 8001fba:	60c5      	str	r5, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001fbc:	00d5      	lsls	r5, r2, #3
 8001fbe:	d559      	bpl.n	8002074 <HAL_GPIO_Init+0x158>
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
 8001fc0:	4d2f      	ldr	r5, [pc, #188]	; (8002080 <HAL_GPIO_Init+0x164>)
 8001fc2:	69ae      	ldr	r6, [r5, #24]
 8001fc4:	f046 0601 	orr.w	r6, r6, #1
 8001fc8:	61ae      	str	r6, [r5, #24]
 8001fca:	f023 0603 	bic.w	r6, r3, #3
 8001fce:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001fd2:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
  
        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001fd6:	f003 0703 	and.w	r7, r3, #3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
 8001fda:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001fdc:	00bf      	lsls	r7, r7, #2
 8001fde:	f04f 080f 	mov.w	r8, #15
 8001fe2:	fa08 f807 	lsl.w	r8, r8, r7
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
 8001fe6:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      {
        /* Enable SYSCFG Clock */
        __SYSCFG_CLK_ENABLE();
  
        temp = SYSCFG->EXTICR[position >> 2];
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001fea:	ea25 0808 	bic.w	r8, r5, r8
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
 8001fee:	d015      	beq.n	800201c <HAL_GPIO_Init+0x100>
 8001ff0:	4d24      	ldr	r5, [pc, #144]	; (8002084 <HAL_GPIO_Init+0x168>)
 8001ff2:	42a8      	cmp	r0, r5
 8001ff4:	d014      	beq.n	8002020 <HAL_GPIO_Init+0x104>
 8001ff6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001ffa:	42a8      	cmp	r0, r5
 8001ffc:	d012      	beq.n	8002024 <HAL_GPIO_Init+0x108>
 8001ffe:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002002:	42a8      	cmp	r0, r5
 8002004:	d010      	beq.n	8002028 <HAL_GPIO_Init+0x10c>
 8002006:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800200a:	42a8      	cmp	r0, r5
 800200c:	d00e      	beq.n	800202c <HAL_GPIO_Init+0x110>
 800200e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002012:	42a8      	cmp	r0, r5
 8002014:	bf14      	ite	ne
 8002016:	2506      	movne	r5, #6
 8002018:	2505      	moveq	r5, #5
 800201a:	e008      	b.n	800202e <HAL_GPIO_Init+0x112>
 800201c:	2500      	movs	r5, #0
 800201e:	e006      	b.n	800202e <HAL_GPIO_Init+0x112>
 8002020:	2501      	movs	r5, #1
 8002022:	e004      	b.n	800202e <HAL_GPIO_Init+0x112>
 8002024:	2502      	movs	r5, #2
 8002026:	e002      	b.n	800202e <HAL_GPIO_Init+0x112>
 8002028:	2503      	movs	r5, #3
 800202a:	e000      	b.n	800202e <HAL_GPIO_Init+0x112>
 800202c:	2504      	movs	r5, #4
 800202e:	40bd      	lsls	r5, r7
 8002030:	ea45 0508 	orr.w	r5, r5, r8
        SYSCFG->EXTICR[position >> 2] = temp;
 8002034:	60b5      	str	r5, [r6, #8]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002036:	4e14      	ldr	r6, [pc, #80]	; (8002088 <HAL_GPIO_Init+0x16c>)
 8002038:	6837      	ldr	r7, [r6, #0]
        temp &= ~((uint32_t)iocurrent);
 800203a:	43e5      	mvns	r5, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800203c:	f412 3f80 	tst.w	r2, #65536	; 0x10000
        {
          temp |= iocurrent;
 8002040:	bf14      	ite	ne
 8002042:	4327      	orrne	r7, r4
        temp |= ((uint32_t)(GET_GPIO_SOURCE(GPIOx)) << (4 * (position & 0x03)));
        SYSCFG->EXTICR[position >> 2] = temp;
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8002044:	402f      	andeq	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8002046:	6037      	str	r7, [r6, #0]

        temp = EXTI->EMR;
 8002048:	6877      	ldr	r7, [r6, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800204a:	0396      	lsls	r6, r2, #14
        { 
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 800204c:	4e0e      	ldr	r6, [pc, #56]	; (8002088 <HAL_GPIO_Init+0x16c>)

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        { 
          temp |= iocurrent;
 800204e:	bf4c      	ite	mi
 8002050:	4327      	orrmi	r7, r4
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8002052:	402f      	andpl	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        { 
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 8002054:	6077      	str	r7, [r6, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002056:	68b7      	ldr	r7, [r6, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002058:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
        {
          temp |= iocurrent;
 800205c:	bf14      	ite	ne
 800205e:	4327      	orrne	r7, r4
        }
        EXTI->EMR = temp;
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8002060:	402f      	andeq	r7, r5
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 8002062:	60b7      	str	r7, [r6, #8]

        temp = EXTI->FTSR;
 8002064:	68f6      	ldr	r6, [r6, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002066:	0292      	lsls	r2, r2, #10
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 8002068:	4a07      	ldr	r2, [pc, #28]	; (8002088 <HAL_GPIO_Init+0x16c>)
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 800206a:	bf54      	ite	pl
 800206c:	ea05 0406 	andpl.w	r4, r5, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8002070:	4334      	orrmi	r4, r6
        }
        EXTI->FTSR = temp;
 8002072:	60d4      	str	r4, [r2, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8002074:	3301      	adds	r3, #1
 8002076:	2b10      	cmp	r3, #16
 8002078:	f47f af55 	bne.w	8001f26 <HAL_GPIO_Init+0xa>
        }
        EXTI->FTSR = temp;
      }
    }
  } 
}
 800207c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002080:	40021000 	.word	0x40021000
 8002084:	48000400 	.word	0x48000400
 8002088:	40010400 	.word	0x40010400

0800208c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800208c:	6903      	ldr	r3, [r0, #16]
 800208e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
  }
 8002090:	bf0c      	ite	eq
 8002092:	2000      	moveq	r0, #0
 8002094:	2001      	movne	r0, #1
 8002096:	4770      	bx	lr

08002098 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002098:	b10a      	cbz	r2, 800209e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 800209a:	8301      	strh	r1, [r0, #24]
 800209c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 800209e:	8341      	strh	r1, [r0, #26]
 80020a0:	4770      	bx	lr

080020a2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{ 
 80020a2:	b538      	push	{r3, r4, r5, lr}
  uint32_t i = 0;

  uint32_t wInterrupt_Mask = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 80020a4:	4604      	mov	r4, r0
 80020a6:	2800      	cmp	r0, #0
 80020a8:	d03f      	beq.n	800212a <HAL_PCD_Init+0x88>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  hpcd->State = PCD_BUSY;
 80020aa:	2302      	movs	r3, #2
 80020ac:	f880 3141 	strb.w	r3, [r0, #321]	; 0x141
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);
 80020b0:	f002 f848 	bl	8004144 <HAL_PCD_MspInit>

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 80020b4:	6860      	ldr	r0, [r4, #4]
 80020b6:	4623      	mov	r3, r4
 80020b8:	2200      	movs	r2, #0
 80020ba:	4282      	cmp	r2, r0
 80020bc:	f103 031c 	add.w	r3, r3, #28
 80020c0:	f04f 0100 	mov.w	r1, #0
 80020c4:	d008      	beq.n	80020d8 <HAL_PCD_Init+0x36>
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 80020c6:	2501      	movs	r5, #1
   hpcd->IN_ep[i].num = i;
 80020c8:	731a      	strb	r2, [r3, #12]

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 80020ca:	735d      	strb	r5, [r3, #13]
   hpcd->IN_ep[i].num = i;
   /* Control until ep is actvated */
   hpcd->IN_ep[i].type = PCD_EP_TYPE_CTRL;
 80020cc:	73d9      	strb	r1, [r3, #15]
   hpcd->IN_ep[i].maxpacket =  0;
 80020ce:	6199      	str	r1, [r3, #24]
   hpcd->IN_ep[i].xfer_buff = 0;
 80020d0:	61d9      	str	r1, [r3, #28]
   hpcd->IN_ep[i].xfer_len = 0;
 80020d2:	6219      	str	r1, [r3, #32]
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);

 /* Init endpoints structures */
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 80020d4:	442a      	add	r2, r5
 80020d6:	e7f0      	b.n	80020ba <HAL_PCD_Init+0x18>
 80020d8:	4622      	mov	r2, r4
   hpcd->IN_ep[i].maxpacket =  0;
   hpcd->IN_ep[i].xfer_buff = 0;
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 80020da:	4281      	cmp	r1, r0
 80020dc:	f102 021c 	add.w	r2, r2, #28
 80020e0:	f04f 0300 	mov.w	r3, #0
 80020e4:	d00d      	beq.n	8002102 <HAL_PCD_Init+0x60>
 {
   hpcd->OUT_ep[i].is_in = 0;
   hpcd->OUT_ep[i].num = i;
 80020e6:	f882 1098 	strb.w	r1, [r2, #152]	; 0x98
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 {
   hpcd->OUT_ep[i].is_in = 0;
 80020ea:	f882 3099 	strb.w	r3, [r2, #153]	; 0x99
   hpcd->OUT_ep[i].num = i;
   /* Control until ep is activated */
   hpcd->OUT_ep[i].type = PCD_EP_TYPE_CTRL;
 80020ee:	f882 309b 	strb.w	r3, [r2, #155]	; 0x9b
   hpcd->OUT_ep[i].maxpacket = 0;
 80020f2:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
   hpcd->OUT_ep[i].xfer_buff = 0;
 80020f6:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
   hpcd->OUT_ep[i].xfer_len = 0;
 80020fa:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac
   hpcd->IN_ep[i].maxpacket =  0;
   hpcd->IN_ep[i].xfer_buff = 0;
   hpcd->IN_ep[i].xfer_len = 0;
 }
 
 for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 80020fe:	3101      	adds	r1, #1
 8002100:	e7eb      	b.n	80020da <HAL_PCD_Init+0x38>
   hpcd->OUT_ep[i].xfer_len = 0;
 }
  
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 8002102:	6822      	ldr	r2, [r4, #0]
 8002104:	2101      	movs	r1, #1
 8002106:	f8a2 1040 	strh.w	r1, [r2, #64]	; 0x40
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 800210a:	f44f 413d 	mov.w	r1, #48384	; 0xbd00
 /* Init Device */
 /*CNTR_FRES = 1*/
 hpcd->Instance->CNTR = USB_CNTR_FRES;
 
 /*CNTR_FRES = 0*/
 hpcd->Instance->CNTR = 0;
 800210e:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
 
 /*Clear pending interrupts*/
 hpcd->Instance->ISTR = 0;
 8002112:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
 
  /*Set Btable Adress*/
 hpcd->Instance->BTABLE = BTABLE_ADDRESS;
 8002116:	f8a2 3050 	strh.w	r3, [r2, #80]	; 0x50
  /*set wInterrupt_Mask global variable*/
  wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
 800211a:	f8a2 1040 	strh.w	r1, [r2, #64]	; 0x40
  
  hpcd->USB_Address = 0;
 800211e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
  hpcd->State= PCD_READY;

 return HAL_OK;
 8002122:	4618      	mov	r0, r3
  
  /*Set interrupt mask*/
  hpcd->Instance->CNTR = wInterrupt_Mask;
  
  hpcd->USB_Address = 0;
  hpcd->State= PCD_READY;
 8002124:	f884 3141 	strb.w	r3, [r4, #321]	; 0x141

 return HAL_OK;
 8002128:	bd38      	pop	{r3, r4, r5, pc}
  uint32_t wInterrupt_Mask = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
  {
    return HAL_ERROR;
 800212a:	2001      	movs	r0, #1
  
  hpcd->USB_Address = 0;
  hpcd->State= PCD_READY;

 return HAL_OK;
}
 800212c:	bd38      	pop	{r3, r4, r5, pc}

0800212e <HAL_PCD_Start>:
  * @brief  Start The USB OTG Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{ 
 800212e:	b508      	push	{r3, lr}
  /*  DP Pull-Down is external */
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8002130:	2101      	movs	r1, #1
 8002132:	f000 feda 	bl	8002eea <HAL_PCDEx_SetConnectionState>
  
  return HAL_OK;
}
 8002136:	2000      	movs	r0, #0
 8002138:	bd08      	pop	{r3, pc}

0800213a <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 800213a:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 800213e:	2b01      	cmp	r3, #1
 8002140:	d00f      	beq.n	8002162 <HAL_PCD_SetAddress+0x28>
 8002142:	2301      	movs	r3, #1
 8002144:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140

   if(address == 0) 
 8002148:	b921      	cbnz	r1, 8002154 <HAL_PCD_SetAddress+0x1a>
   {
     /* set device address and enable function */
     hpcd->Instance->DADDR = USB_DADDR_EF;
 800214a:	6803      	ldr	r3, [r0, #0]
 800214c:	2280      	movs	r2, #128	; 0x80
 800214e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
 8002152:	e001      	b.n	8002158 <HAL_PCD_SetAddress+0x1e>
   }
   else /* USB Address will be applied later */
   {
     hpcd->USB_Address = address;
 8002154:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
   }

  __HAL_UNLOCK(hpcd);   
 8002158:	2300      	movs	r3, #0
 800215a:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  return HAL_OK;
 800215e:	4618      	mov	r0, r3
 8002160:	4770      	bx	lr
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
   __HAL_LOCK(hpcd); 
 8002162:	2002      	movs	r0, #2
     hpcd->USB_Address = address;
   }

  __HAL_UNLOCK(hpcd);   
  return HAL_OK;
}
 8002164:	4770      	bx	lr

08002166 <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packert size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8002166:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 8002168:	b2cc      	uxtb	r4, r1
 800216a:	f014 0f80 	tst.w	r4, #128	; 0x80
 800216e:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 8002172:	f04f 061c 	mov.w	r6, #28
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002176:	bf15      	itete	ne
 8002178:	fb06 0105 	mlane	r1, r6, r5, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 800217c:	fb06 0101 	mlaeq	r1, r6, r1, r0
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002180:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002182:	31b4      	addeq	r1, #180	; 0xb4
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8002184:	09e4      	lsrs	r4, r4, #7
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 8002186:	700d      	strb	r5, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8002188:	704c      	strb	r4, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 800218a:	70cb      	strb	r3, [r1, #3]
  
  __HAL_LOCK(hpcd); 
 800218c:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
 8002190:	60ca      	str	r2, [r1, #12]
  ep->type = ep_type;
  
  __HAL_LOCK(hpcd); 
 8002192:	2b01      	cmp	r3, #1
 8002194:	f000 8188 	beq.w	80024a8 <HAL_PCD_EP_Open+0x342>
 8002198:	2301      	movs	r3, #1
 800219a:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140

/* initialize Endpoint */
  switch (ep->type)
 800219e:	78cc      	ldrb	r4, [r1, #3]
 80021a0:	780a      	ldrb	r2, [r1, #0]
 80021a2:	6803      	ldr	r3, [r0, #0]
 80021a4:	2c03      	cmp	r4, #3
 80021a6:	d832      	bhi.n	800220e <HAL_PCD_EP_Open+0xa8>
 80021a8:	e8df f004 	tbb	[pc, r4]
 80021ac:	180e2402 	.word	0x180e2402
  {
  case PCD_EP_TYPE_CTRL:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_CONTROL);
 80021b0:	b214      	sxth	r4, r2
 80021b2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80021b6:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 80021ba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80021be:	0412      	lsls	r2, r2, #16
 80021c0:	0c12      	lsrs	r2, r2, #16
 80021c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021c6:	e020      	b.n	800220a <HAL_PCD_EP_Open+0xa4>
    break;
  case PCD_EP_TYPE_BULK:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_BULK);
 80021c8:	b214      	sxth	r4, r2
 80021ca:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80021ce:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 80021d2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80021d6:	0412      	lsls	r2, r2, #16
 80021d8:	0c12      	lsrs	r2, r2, #16
 80021da:	e016      	b.n	800220a <HAL_PCD_EP_Open+0xa4>
    break;
  case PCD_EP_TYPE_INTR:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_INTERRUPT);
 80021dc:	b214      	sxth	r4, r2
 80021de:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80021e2:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 80021e6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80021ea:	0412      	lsls	r2, r2, #16
 80021ec:	0c12      	lsrs	r2, r2, #16
 80021ee:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
 80021f2:	e00a      	b.n	800220a <HAL_PCD_EP_Open+0xa4>
    break;
  case PCD_EP_TYPE_ISOC:
    PCD_SET_EPTYPE(hpcd->Instance, ep->num, USB_EP_ISOCHRONOUS);
 80021f4:	b214      	sxth	r4, r2
 80021f6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80021fa:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 80021fe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002202:	0412      	lsls	r2, r2, #16
 8002204:	0c12      	lsrs	r2, r2, #16
 8002206:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800220a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    break;
  } 
  
  PCD_SET_EP_ADDRESS(hpcd->Instance, ep->num, ep->num);
 800220e:	780d      	ldrb	r5, [r1, #0]
 8002210:	b22c      	sxth	r4, r5
 8002212:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002216:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800221a:	0512      	lsls	r2, r2, #20
 800221c:	0d12      	lsrs	r2, r2, #20
 800221e:	432a      	orrs	r2, r5
 8002220:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002224:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002228:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
  
  if (ep->doublebuffer == 0) 
 800222c:	7a8c      	ldrb	r4, [r1, #10]
 800222e:	780a      	ldrb	r2, [r1, #0]
 8002230:	2c00      	cmp	r4, #0
 8002232:	d175      	bne.n	8002320 <HAL_PCD_EP_Open+0x1ba>
  {
    if (ep->is_in)
 8002234:	784c      	ldrb	r4, [r1, #1]
 8002236:	888e      	ldrh	r6, [r1, #4]
 8002238:	2508      	movs	r5, #8
 800223a:	b33c      	cbz	r4, 800228c <HAL_PCD_EP_Open+0x126>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 800223c:	f8b3 4050 	ldrh.w	r4, [r3, #80]	; 0x50
 8002240:	b2a4      	uxth	r4, r4
 8002242:	fb15 4202 	smlabb	r2, r5, r2, r4
 8002246:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800224a:	0876      	lsrs	r6, r6, #1
 800224c:	0076      	lsls	r6, r6, #1
 800224e:	f8c2 6400 	str.w	r6, [r2, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002252:	780c      	ldrb	r4, [r1, #0]
 8002254:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002258:	0655      	lsls	r5, r2, #25
 800225a:	d50b      	bpl.n	8002274 <HAL_PCD_EP_Open+0x10e>
 800225c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002260:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002264:	0512      	lsls	r2, r2, #20
 8002266:	0d12      	lsrs	r2, r2, #20
 8002268:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800226c:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002270:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK); 
 8002274:	7809      	ldrb	r1, [r1, #0]
 8002276:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800227a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800227e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002282:	0412      	lsls	r2, r2, #16
 8002284:	0c12      	lsrs	r2, r2, #16
 8002286:	f082 0220 	eor.w	r2, r2, #32
 800228a:	e102      	b.n	8002492 <HAL_PCD_EP_Open+0x32c>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(hpcd->Instance, ep->num, ep->pmaadress);
 800228c:	f8b3 7050 	ldrh.w	r7, [r3, #80]	; 0x50
 8002290:	b2bf      	uxth	r7, r7
 8002292:	fb15 7202 	smlabb	r2, r5, r2, r7
 8002296:	3204      	adds	r2, #4
 8002298:	f503 6480 	add.w	r4, r3, #1024	; 0x400
 800229c:	0876      	lsrs	r6, r6, #1
 800229e:	0076      	lsls	r6, r6, #1
 80022a0:	f844 6012 	str.w	r6, [r4, r2, lsl #1]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, ep->maxpacket);
 80022a4:	f8b3 6050 	ldrh.w	r6, [r3, #80]	; 0x50
 80022a8:	780a      	ldrb	r2, [r1, #0]
 80022aa:	b2b6      	uxth	r6, r6
 80022ac:	fb15 6502 	smlabb	r5, r5, r2, r6
 80022b0:	68ca      	ldr	r2, [r1, #12]
 80022b2:	2a3e      	cmp	r2, #62	; 0x3e
 80022b4:	f105 0606 	add.w	r6, r5, #6
 80022b8:	d90b      	bls.n	80022d2 <HAL_PCD_EP_Open+0x16c>
 80022ba:	f3c2 154f 	ubfx	r5, r2, #5, #16
 80022be:	06d2      	lsls	r2, r2, #27
 80022c0:	bf04      	itt	eq
 80022c2:	f105 35ff 	addeq.w	r5, r5, #4294967295	; 0xffffffff
 80022c6:	b2ad      	uxtheq	r5, r5
 80022c8:	ea6f 65c5 	mvn.w	r5, r5, lsl #27
 80022cc:	ea6f 4555 	mvn.w	r5, r5, lsr #17
 80022d0:	e006      	b.n	80022e0 <HAL_PCD_EP_Open+0x17a>
 80022d2:	f3c2 054f 	ubfx	r5, r2, #1, #16
 80022d6:	07d7      	lsls	r7, r2, #31
 80022d8:	bf44      	itt	mi
 80022da:	3501      	addmi	r5, #1
 80022dc:	b2ad      	uxthmi	r5, r5
 80022de:	02ad      	lsls	r5, r5, #10
 80022e0:	b2ad      	uxth	r5, r5
 80022e2:	f844 5016 	str.w	r5, [r4, r6, lsl #1]
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80022e6:	780c      	ldrb	r4, [r1, #0]
 80022e8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80022ec:	0452      	lsls	r2, r2, #17
 80022ee:	d50b      	bpl.n	8002308 <HAL_PCD_EP_Open+0x1a2>
 80022f0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80022f4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80022f8:	0512      	lsls	r2, r2, #20
 80022fa:	0d12      	lsrs	r2, r2, #20
 80022fc:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002300:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002304:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8002308:	7809      	ldrb	r1, [r1, #0]
 800230a:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800230e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002312:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002316:	0412      	lsls	r2, r2, #16
 8002318:	0c12      	lsrs	r2, r2, #16
 800231a:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800231e:	e0b8      	b.n	8002492 <HAL_PCD_EP_Open+0x32c>
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
 8002320:	b214      	sxth	r4, r2
 8002322:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002326:	f422 72f8 	bic.w	r2, r2, #496	; 0x1f0
 800232a:	0512      	lsls	r2, r2, #20
 800232c:	0d12      	lsrs	r2, r2, #20
 800232e:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8002332:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002336:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 800233a:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 800233e:	780e      	ldrb	r6, [r1, #0]
 8002340:	2408      	movs	r4, #8
 8002342:	b2ad      	uxth	r5, r5
 8002344:	fb14 5506 	smlabb	r5, r4, r6, r5
 8002348:	88ce      	ldrh	r6, [r1, #6]
 800234a:	f503 6280 	add.w	r2, r3, #1024	; 0x400
 800234e:	0876      	lsrs	r6, r6, #1
 8002350:	0076      	lsls	r6, r6, #1
 8002352:	f842 6015 	str.w	r6, [r2, r5, lsl #1]
 8002356:	f8b3 5050 	ldrh.w	r5, [r3, #80]	; 0x50
 800235a:	780e      	ldrb	r6, [r1, #0]
 800235c:	b2ad      	uxth	r5, r5
 800235e:	fb14 5406 	smlabb	r4, r4, r6, r5
 8002362:	890d      	ldrh	r5, [r1, #8]
 8002364:	3404      	adds	r4, #4
 8002366:	086d      	lsrs	r5, r5, #1
 8002368:	006d      	lsls	r5, r5, #1
 800236a:	f842 5014 	str.w	r5, [r2, r4, lsl #1]
 800236e:	780c      	ldrb	r4, [r1, #0]
    
    if (ep->is_in==0)
 8002370:	784a      	ldrb	r2, [r1, #1]
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002372:	b224      	sxth	r4, r4
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(hpcd->Instance, ep->num);
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(hpcd->Instance, ep->num,ep->pmaaddr0, ep->pmaaddr1);
    
    if (ep->is_in==0)
 8002374:	2a00      	cmp	r2, #0
 8002376:	d146      	bne.n	8002406 <HAL_PCD_EP_Open+0x2a0>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002378:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800237c:	0457      	lsls	r7, r2, #17
 800237e:	d50b      	bpl.n	8002398 <HAL_PCD_EP_Open+0x232>
 8002380:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002384:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002388:	0512      	lsls	r2, r2, #20
 800238a:	0d12      	lsrs	r2, r2, #20
 800238c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002390:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002394:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002398:	780c      	ldrb	r4, [r1, #0]
 800239a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800239e:	0656      	lsls	r6, r2, #25
 80023a0:	d50b      	bpl.n	80023ba <HAL_PCD_EP_Open+0x254>
 80023a2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80023a6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80023aa:	0512      	lsls	r2, r2, #20
 80023ac:	0d12      	lsrs	r2, r2, #20
 80023ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023b2:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80023b6:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 80023ba:	780c      	ldrb	r4, [r1, #0]
 80023bc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80023c0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80023c4:	0512      	lsls	r2, r2, #20
 80023c6:	0d12      	lsrs	r2, r2, #20
 80023c8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023cc:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80023d0:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 80023d4:	780c      	ldrb	r4, [r1, #0]
 80023d6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80023da:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80023de:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80023e2:	0412      	lsls	r2, r2, #16
 80023e4:	0c12      	lsrs	r2, r2, #16
 80023e6:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 80023ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80023ee:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80023f2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 80023f6:	7809      	ldrb	r1, [r1, #0]
 80023f8:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80023fc:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8002400:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002404:	e043      	b.n	800248e <HAL_PCD_EP_Open+0x328>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002406:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800240a:	0455      	lsls	r5, r2, #17
 800240c:	d50b      	bpl.n	8002426 <HAL_PCD_EP_Open+0x2c0>
 800240e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002412:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002416:	0512      	lsls	r2, r2, #20
 8002418:	0d12      	lsrs	r2, r2, #20
 800241a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800241e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002422:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002426:	780c      	ldrb	r4, [r1, #0]
 8002428:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800242c:	0652      	lsls	r2, r2, #25
 800242e:	d50b      	bpl.n	8002448 <HAL_PCD_EP_Open+0x2e2>
 8002430:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002434:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002438:	0512      	lsls	r2, r2, #20
 800243a:	0d12      	lsrs	r2, r2, #20
 800243c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002440:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002444:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 8002448:	780c      	ldrb	r4, [r1, #0]
 800244a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800244e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002452:	0512      	lsls	r2, r2, #20
 8002454:	0d12      	lsrs	r2, r2, #20
 8002456:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800245a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800245e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 8002462:	780c      	ldrb	r4, [r1, #0]
 8002464:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002468:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800246c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002470:	0412      	lsls	r2, r2, #16
 8002472:	0c12      	lsrs	r2, r2, #16
 8002474:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002478:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800247c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 8002480:	7809      	ldrb	r1, [r1, #0]
 8002482:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002486:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800248a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800248e:	0412      	lsls	r2, r2, #16
 8002490:	0c12      	lsrs	r2, r2, #16
 8002492:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002496:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800249a:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 800249e:	2300      	movs	r3, #0
 80024a0:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  return ret;
 80024a4:	4618      	mov	r0, r3
 80024a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
  
  __HAL_LOCK(hpcd); 
 80024a8:	2002      	movs	r0, #2
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
  return ret;
}
 80024aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080024ac <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 80024ac:	b2cb      	uxtb	r3, r1
 80024ae:	f013 0f80 	tst.w	r3, #128	; 0x80
 80024b2:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 80024b6:	b530      	push	{r4, r5, lr}
 80024b8:	f04f 041c 	mov.w	r4, #28
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80024bc:	bf15      	itete	ne
 80024be:	fb04 0102 	mlane	r1, r4, r2, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80024c2:	fb04 0101 	mlaeq	r1, r4, r1, r0
{  
  PCD_EPTypeDef *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80024c6:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80024c8:	31b4      	addeq	r1, #180	; 0xb4
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 80024ca:	09db      	lsrs	r3, r3, #7
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 80024cc:	700a      	strb	r2, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 80024ce:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 80024d0:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	f000 80c2 	beq.w	800265e <HAL_PCD_EP_Close+0x1b2>
 80024da:	2301      	movs	r3, #1
 80024dc:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140

  if (ep->doublebuffer == 0) 
 80024e0:	7a8d      	ldrb	r5, [r1, #10]
 80024e2:	784c      	ldrb	r4, [r1, #1]
 80024e4:	6803      	ldr	r3, [r0, #0]
 80024e6:	780a      	ldrb	r2, [r1, #0]
 80024e8:	bb45      	cbnz	r5, 800253c <HAL_PCD_EP_Close+0x90>
  {
    if (ep->is_in)
 80024ea:	b1c4      	cbz	r4, 800251e <HAL_PCD_EP_Close+0x72>
    {
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 80024ec:	b214      	sxth	r4, r2
 80024ee:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80024f2:	0655      	lsls	r5, r2, #25
 80024f4:	d50b      	bpl.n	800250e <HAL_PCD_EP_Close+0x62>
 80024f6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80024fa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80024fe:	0512      	lsls	r2, r2, #20
 8002500:	0d12      	lsrs	r2, r2, #20
 8002502:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002506:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800250a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS); 
 800250e:	7809      	ldrb	r1, [r1, #0]
 8002510:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002514:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8002518:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800251c:	e092      	b.n	8002644 <HAL_PCD_EP_Close+0x198>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 800251e:	b214      	sxth	r4, r2
 8002520:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002524:	0452      	lsls	r2, r2, #17
 8002526:	f140 8086 	bpl.w	8002636 <HAL_PCD_EP_Close+0x18a>
 800252a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800252e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002532:	0512      	lsls	r2, r2, #20
 8002534:	0d12      	lsrs	r2, r2, #20
 8002536:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800253a:	e078      	b.n	800262e <HAL_PCD_EP_Close+0x182>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 800253c:	2c00      	cmp	r4, #0
 800253e:	d13c      	bne.n	80025ba <HAL_PCD_EP_Close+0x10e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002540:	b214      	sxth	r4, r2
 8002542:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002546:	0455      	lsls	r5, r2, #17
 8002548:	d50b      	bpl.n	8002562 <HAL_PCD_EP_Close+0xb6>
 800254a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800254e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002552:	0512      	lsls	r2, r2, #20
 8002554:	0d12      	lsrs	r2, r2, #20
 8002556:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800255a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800255e:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002562:	780c      	ldrb	r4, [r1, #0]
 8002564:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002568:	0652      	lsls	r2, r2, #25
 800256a:	d50b      	bpl.n	8002584 <HAL_PCD_EP_Close+0xd8>
 800256c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002570:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002574:	0512      	lsls	r2, r2, #20
 8002576:	0d12      	lsrs	r2, r2, #20
 8002578:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800257c:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002580:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(hpcd->Instance, ep->num);
 8002584:	780c      	ldrb	r4, [r1, #0]
 8002586:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800258a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800258e:	0512      	lsls	r2, r2, #20
 8002590:	0d12      	lsrs	r2, r2, #20
 8002592:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002596:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800259a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 800259e:	780c      	ldrb	r4, [r1, #0]
 80025a0:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80025a4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80025a8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80025ac:	0412      	lsls	r2, r2, #16
 80025ae:	0c12      	lsrs	r2, r2, #16
 80025b0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025b4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025b8:	e7a7      	b.n	800250a <HAL_PCD_EP_Close+0x5e>
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 80025ba:	b214      	sxth	r4, r2
 80025bc:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80025c0:	0455      	lsls	r5, r2, #17
 80025c2:	d50b      	bpl.n	80025dc <HAL_PCD_EP_Close+0x130>
 80025c4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80025c8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80025cc:	0512      	lsls	r2, r2, #20
 80025ce:	0d12      	lsrs	r2, r2, #20
 80025d0:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80025d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025d8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 80025dc:	780c      	ldrb	r4, [r1, #0]
 80025de:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80025e2:	0652      	lsls	r2, r2, #25
 80025e4:	d50b      	bpl.n	80025fe <HAL_PCD_EP_Close+0x152>
 80025e6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80025ea:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80025ee:	0512      	lsls	r2, r2, #20
 80025f0:	0d12      	lsrs	r2, r2, #20
 80025f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80025f6:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80025fa:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_RX_DTOG(hpcd->Instance, ep->num);
 80025fe:	780c      	ldrb	r4, [r1, #0]
 8002600:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002604:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002608:	0512      	lsls	r2, r2, #20
 800260a:	0d12      	lsrs	r2, r2, #20
 800260c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002610:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002614:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_DIS);
 8002618:	780c      	ldrb	r4, [r1, #0]
 800261a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800261e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8002622:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002626:	0412      	lsls	r2, r2, #16
 8002628:	0c12      	lsrs	r2, r2, #16
 800262a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800262e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002632:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_DIS);
 8002636:	7809      	ldrb	r1, [r1, #0]
 8002638:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800263c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002640:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002644:	0412      	lsls	r2, r2, #16
 8002646:	0c12      	lsrs	r2, r2, #16
 8002648:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800264c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002650:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
 8002654:	2300      	movs	r3, #0
 8002656:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  return HAL_OK;
 800265a:	4618      	mov	r0, r3
 800265c:	bd30      	pop	{r4, r5, pc}
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd); 
 800265e:	2002      	movs	r0, #2
    }
  } 
  
  __HAL_UNLOCK(hpcd);   
  return HAL_OK;
}
 8002660:	bd30      	pop	{r4, r5, pc}

08002662 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer   
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002662:	b570      	push	{r4, r5, r6, lr}
  
 PCD_EPTypeDef *ep;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8002664:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8002668:	251c      	movs	r5, #28
 800266a:	fb05 0501 	mla	r5, r5, r1, r0
 800266e:	35b0      	adds	r5, #176	; 0xb0
 8002670:	1d2c      	adds	r4, r5, #4
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8002672:	6122      	str	r2, [r4, #16]
  ep->xfer_len = len;
  ep->xfer_count = 0;
 8002674:	2200      	movs	r2, #0
  ep->is_in = 0;
 8002676:	7062      	strb	r2, [r4, #1]
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
 8002678:	6163      	str	r3, [r4, #20]
  ep->xfer_count = 0;
 800267a:	61a2      	str	r2, [r4, #24]
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
 800267c:	7129      	strb	r1, [r5, #4]
   
  __HAL_LOCK(hpcd); 
 800267e:	f890 1140 	ldrb.w	r1, [r0, #320]	; 0x140
 8002682:	2901      	cmp	r1, #1
 8002684:	d053      	beq.n	800272e <HAL_PCD_EP_Receive+0xcc>
 8002686:	2101      	movs	r1, #1
 8002688:	f880 1140 	strb.w	r1, [r0, #320]	; 0x140
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 800268c:	68e1      	ldr	r1, [r4, #12]
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 800268e:	7aa6      	ldrb	r6, [r4, #10]
  ep->num = ep_addr & 0x7F;
   
  __HAL_LOCK(hpcd); 
   
  /* Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8002690:	428b      	cmp	r3, r1
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 8002692:	bf85      	ittet	hi
 8002694:	ebc1 0303 	rsbhi	r3, r1, r3
 8002698:	6163      	strhi	r3, [r4, #20]
  }
  else
  {
    len=ep->xfer_len;
    ep->xfer_len =0;
 800269a:	6162      	strls	r2, [r4, #20]
 800269c:	460b      	movhi	r3, r1
 800269e:	6802      	ldr	r2, [r0, #0]
 80026a0:	7929      	ldrb	r1, [r5, #4]
  }
  
  /* configure and validate Rx endpoint */
  if (ep->doublebuffer == 0) 
 80026a2:	b10e      	cbz	r6, 80026a8 <HAL_PCD_EP_Receive+0x46>
    PCD_SET_EP_RX_CNT(hpcd->Instance, ep->num, len);
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80026a4:	7864      	ldrb	r4, [r4, #1]
 80026a6:	bb0c      	cbnz	r4, 80026ec <HAL_PCD_EP_Receive+0x8a>
 80026a8:	f8b2 4050 	ldrh.w	r4, [r2, #80]	; 0x50
 80026ac:	b2a4      	uxth	r4, r4
 80026ae:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 80026b2:	2b3e      	cmp	r3, #62	; 0x3e
 80026b4:	f502 6680 	add.w	r6, r2, #1024	; 0x400
 80026b8:	f101 0106 	add.w	r1, r1, #6
 80026bc:	d90b      	bls.n	80026d6 <HAL_PCD_EP_Receive+0x74>
 80026be:	f3c3 144f 	ubfx	r4, r3, #5, #16
 80026c2:	06db      	lsls	r3, r3, #27
 80026c4:	bf04      	itt	eq
 80026c6:	f104 34ff 	addeq.w	r4, r4, #4294967295	; 0xffffffff
 80026ca:	b2a4      	uxtheq	r4, r4
 80026cc:	ea6f 64c4 	mvn.w	r4, r4, lsl #27
 80026d0:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 80026d4:	e006      	b.n	80026e4 <HAL_PCD_EP_Receive+0x82>
 80026d6:	f3c3 044f 	ubfx	r4, r3, #1, #16
 80026da:	07db      	lsls	r3, r3, #31
 80026dc:	bf44      	itt	mi
 80026de:	3401      	addmi	r4, #1
 80026e0:	b2a4      	uxthmi	r4, r4
 80026e2:	02a4      	lsls	r4, r4, #10
 80026e4:	b2a4      	uxth	r4, r4
 80026e6:	f846 4011 	str.w	r4, [r6, r1, lsl #1]
 80026ea:	e00a      	b.n	8002702 <HAL_PCD_EP_Receive+0xa0>
 80026ec:	2c01      	cmp	r4, #1
 80026ee:	d108      	bne.n	8002702 <HAL_PCD_EP_Receive+0xa0>
 80026f0:	f8b2 4050 	ldrh.w	r4, [r2, #80]	; 0x50
 80026f4:	b2a4      	uxth	r4, r4
 80026f6:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 80026fa:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80026fe:	f8c1 340c 	str.w	r3, [r1, #1036]	; 0x40c
  } 
  
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8002702:	7929      	ldrb	r1, [r5, #4]
 8002704:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002708:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800270c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002710:	041b      	lsls	r3, r3, #16
 8002712:	0c1b      	lsrs	r3, r3, #16
 8002714:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002718:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800271c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002720:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  
  __HAL_UNLOCK(hpcd); 
 8002724:	2300      	movs	r3, #0
 8002726:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  
  return HAL_OK;
 800272a:	4618      	mov	r0, r3
 800272c:	bd70      	pop	{r4, r5, r6, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
   
  __HAL_LOCK(hpcd); 
 800272e:	2002      	movs	r0, #2
  PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
  
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 8002730:	bd70      	pop	{r4, r5, r6, pc}

08002732 <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 8002732:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8002736:	231c      	movs	r3, #28
 8002738:	fb03 0001 	mla	r0, r3, r1, r0
}
 800273c:	f8b0 00cc 	ldrh.w	r0, [r0, #204]	; 0xcc
 8002740:	4770      	bx	lr

08002742 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002742:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  PCD_EPTypeDef *ep;
  uint16_t pmabuffer = 0;
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002744:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8002748:	271c      	movs	r7, #28
 800274a:	434f      	muls	r7, r1
 800274c:	3728      	adds	r7, #40	; 0x28
 800274e:	19c5      	adds	r5, r0, r7
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002750:	4604      	mov	r4, r0
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
 8002752:	616b      	str	r3, [r5, #20]
  * @param  pBuf: pointer to the transmission buffer   
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002754:	461e      	mov	r6, r3
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
  ep->xfer_len = len;
  ep->xfer_count = 0;
 8002756:	2000      	movs	r0, #0
  ep->is_in = 1;
 8002758:	2301      	movs	r3, #1
 800275a:	706b      	strb	r3, [r5, #1]
  uint16_t pmabuffer = 0;
    
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 800275c:	612a      	str	r2, [r5, #16]
  ep->xfer_len = len;
  ep->xfer_count = 0;
 800275e:	61a8      	str	r0, [r5, #24]
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
 8002760:	55e1      	strb	r1, [r4, r7]
  
  __HAL_LOCK(hpcd); 
 8002762:	f894 1140 	ldrb.w	r1, [r4, #320]	; 0x140
 8002766:	4299      	cmp	r1, r3
 8002768:	f000 8095 	beq.w	8002896 <HAL_PCD_EP_Transmit+0x154>
 800276c:	f884 3140 	strb.w	r3, [r4, #320]	; 0x140
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8002770:	68eb      	ldr	r3, [r5, #12]
    len=ep->xfer_len;
    ep->xfer_len =0;
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 8002772:	7aa9      	ldrb	r1, [r5, #10]
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd); 
  
  /*Multi packet transfer*/
  if (ep->xfer_len > ep->maxpacket)
 8002774:	429e      	cmp	r6, r3
  {
    len=ep->maxpacket;
    ep->xfer_len-=len; 
 8002776:	bf83      	ittte	hi
 8002778:	ebc3 0606 	rsbhi	r6, r3, r6
 800277c:	616e      	strhi	r6, [r5, #20]
 800277e:	461e      	movhi	r6, r3
  }
  else
  {  
    len=ep->xfer_len;
    ep->xfer_len =0;
 8002780:	6168      	strls	r0, [r5, #20]
 8002782:	b2b3      	uxth	r3, r6
  }
  
  /* configure and validate Tx endpoint */
  if (ep->doublebuffer == 0) 
 8002784:	b981      	cbnz	r1, 80027a8 <HAL_PCD_EP_Transmit+0x66>
  {
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, len);
 8002786:	4611      	mov	r1, r2
 8002788:	6820      	ldr	r0, [r4, #0]
 800278a:	88aa      	ldrh	r2, [r5, #4]
 800278c:	f000 fb85 	bl	8002e9a <PCD_WritePMA>
    PCD_SET_EP_TX_CNT(hpcd->Instance, ep->num, len);
 8002790:	6823      	ldr	r3, [r4, #0]
 8002792:	5de1      	ldrb	r1, [r4, r7]
 8002794:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8002798:	b292      	uxth	r2, r2
 800279a:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800279e:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 80027a2:	f8c3 6404 	str.w	r6, [r3, #1028]	; 0x404
 80027a6:	e060      	b.n	800286a <HAL_PCD_EP_Transmit+0x128>
  }
  else
  {
    /*Set the Double buffer counter*/
    PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80027a8:	f895 e001 	ldrb.w	lr, [r5, #1]
 80027ac:	6820      	ldr	r0, [r4, #0]
 80027ae:	5de1      	ldrb	r1, [r4, r7]
 80027b0:	f1be 0f00 	cmp.w	lr, #0
 80027b4:	d122      	bne.n	80027fc <HAL_PCD_EP_Transmit+0xba>
 80027b6:	f8b0 c050 	ldrh.w	ip, [r0, #80]	; 0x50
 80027ba:	fa1f fc8c 	uxth.w	ip, ip
 80027be:	eb0c 01c1 	add.w	r1, ip, r1, lsl #3
 80027c2:	2e3e      	cmp	r6, #62	; 0x3e
 80027c4:	f500 6e80 	add.w	lr, r0, #1024	; 0x400
 80027c8:	f101 0c06 	add.w	ip, r1, #6
 80027cc:	d90b      	bls.n	80027e6 <HAL_PCD_EP_Transmit+0xa4>
 80027ce:	f3c6 114f 	ubfx	r1, r6, #5, #16
 80027d2:	06f6      	lsls	r6, r6, #27
 80027d4:	bf04      	itt	eq
 80027d6:	f101 31ff 	addeq.w	r1, r1, #4294967295	; 0xffffffff
 80027da:	b289      	uxtheq	r1, r1
 80027dc:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 80027e0:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 80027e4:	e006      	b.n	80027f4 <HAL_PCD_EP_Transmit+0xb2>
 80027e6:	f3c6 014f 	ubfx	r1, r6, #1, #16
 80027ea:	07f6      	lsls	r6, r6, #31
 80027ec:	bf44      	itt	mi
 80027ee:	3101      	addmi	r1, #1
 80027f0:	b289      	uxthmi	r1, r1
 80027f2:	0289      	lsls	r1, r1, #10
 80027f4:	b289      	uxth	r1, r1
 80027f6:	f84e 101c 	str.w	r1, [lr, ip, lsl #1]
 80027fa:	e00c      	b.n	8002816 <HAL_PCD_EP_Transmit+0xd4>
 80027fc:	f1be 0f01 	cmp.w	lr, #1
 8002800:	d109      	bne.n	8002816 <HAL_PCD_EP_Transmit+0xd4>
 8002802:	f8b0 e050 	ldrh.w	lr, [r0, #80]	; 0x50
 8002806:	fa1f fe8e 	uxth.w	lr, lr
 800280a:	eb0e 01c1 	add.w	r1, lr, r1, lsl #3
 800280e:	eb00 0141 	add.w	r1, r0, r1, lsl #1
 8002812:	f8c1 640c 	str.w	r6, [r1, #1036]	; 0x40c
    
    /*Write the data to the USB endpoint*/
    if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num)& USB_EP_DTOG_TX)
 8002816:	5de1      	ldrb	r1, [r4, r7]
 8002818:	f830 1021 	ldrh.w	r1, [r0, r1, lsl #2]
 800281c:	0649      	lsls	r1, r1, #25
    {
      pmabuffer = ep->pmaaddr1;
 800281e:	bf4c      	ite	mi
 8002820:	892e      	ldrhmi	r6, [r5, #8]
    }
    else
    {
      pmabuffer = ep->pmaaddr0;
 8002822:	88ee      	ldrhpl	r6, [r5, #6]
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
 8002824:	4611      	mov	r1, r2
 8002826:	4632      	mov	r2, r6
 8002828:	f000 fb37 	bl	8002e9a <PCD_WritePMA>
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in);
 800282c:	786b      	ldrb	r3, [r5, #1]
 800282e:	6822      	ldr	r2, [r4, #0]
 8002830:	5de1      	ldrb	r1, [r4, r7]
 8002832:	b95b      	cbnz	r3, 800284c <HAL_PCD_EP_Transmit+0x10a>
 8002834:	b209      	sxth	r1, r1
 8002836:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 800283a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800283e:	051b      	lsls	r3, r3, #20
 8002840:	0d1b      	lsrs	r3, r3, #20
 8002842:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002846:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800284a:	e00c      	b.n	8002866 <HAL_PCD_EP_Transmit+0x124>
 800284c:	2b01      	cmp	r3, #1
 800284e:	d10c      	bne.n	800286a <HAL_PCD_EP_Transmit+0x128>
 8002850:	b209      	sxth	r1, r1
 8002852:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002856:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800285a:	051b      	lsls	r3, r3, #20
 800285c:	0d1b      	lsrs	r3, r3, #20
 800285e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002862:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002866:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800286a:	5de1      	ldrb	r1, [r4, r7]
 800286c:	6822      	ldr	r2, [r4, #0]
 800286e:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002872:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002876:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800287a:	041b      	lsls	r3, r3, #16
 800287c:	0c1b      	lsrs	r3, r3, #16
 800287e:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8002882:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002886:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  
  __HAL_UNLOCK(hpcd);
 800288a:	2000      	movs	r0, #0
    }
    PCD_WritePMA(hpcd->Instance, ep->xfer_buff, pmabuffer, len);
    PCD_FreeUserBuffer(hpcd->Instance, ep->num, ep->is_in);
  }

  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800288c:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
  
  __HAL_UNLOCK(hpcd);
 8002890:	f884 0140 	strb.w	r0, [r4, #320]	; 0x140
     
  return HAL_OK;
 8002894:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd); 
 8002896:	2002      	movs	r0, #2
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
  
  __HAL_UNLOCK(hpcd);
     
  return HAL_OK;
}
 8002898:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800289a <HAL_PCD_IRQHandler>:
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 800289a:	6803      	ldr	r3, [r0, #0]
 800289c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80028a0:	b21b      	sxth	r3, r3
 80028a2:	2b00      	cmp	r3, #0
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80028a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80028a8:	4604      	mov	r4, r0
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 80028aa:	db11      	blt.n	80028d0 <HAL_PCD_IRQHandler+0x36>
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 80028ac:	6823      	ldr	r3, [r4, #0]
 80028ae:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80028b2:	0552      	lsls	r2, r2, #21
 80028b4:	f140 81c3 	bpl.w	8002c3e <HAL_PCD_IRQHandler+0x3a4>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80028b8:	f64f 32ff 	movw	r2, #64511	; 0xfbff
    HAL_PCD_ResetCallback(hpcd);
 80028bc:	4620      	mov	r0, r4
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80028be:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 80028c2:	f001 fca9 	bl	8004218 <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 80028c6:	4620      	mov	r0, r4
 80028c8:	2100      	movs	r1, #0
 80028ca:	f7ff fc36 	bl	800213a <HAL_PCD_SetAddress>
 80028ce:	e1b6      	b.n	8002c3e <HAL_PCD_IRQHandler+0x3a4>
{
  PCD_EPTypeDef *ep;
  uint16_t count=0;
  uint8_t EPindex;
  __IO uint16_t wIstr;  
  __IO uint16_t wEPVal = 0;
 80028d0:	2300      	movs	r3, #0
 80028d2:	f8ad 3006 	strh.w	r3, [sp, #6]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 80028d6:	6820      	ldr	r0, [r4, #0]
 80028d8:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80028dc:	b29b      	uxth	r3, r3
 80028de:	f8ad 3004 	strh.w	r3, [sp, #4]
 80028e2:	041b      	lsls	r3, r3, #16
 80028e4:	d5e2      	bpl.n	80028ac <HAL_PCD_IRQHandler+0x12>
  {
    /* extract highest priority endpoint number */
    EPindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80028e6:	f8bd 8004 	ldrh.w	r8, [sp, #4]
    
    if (EPindex == 0)
 80028ea:	f018 080f 	ands.w	r8, r8, #15
 80028ee:	f040 80b7 	bne.w	8002a60 <HAL_PCD_IRQHandler+0x1c6>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 80028f2:	f8bd 1004 	ldrh.w	r1, [sp, #4]
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80028f6:	8803      	ldrh	r3, [r0, #0]
    if (EPindex == 0)
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 80028f8:	f001 0110 	and.w	r1, r1, #16
 80028fc:	b289      	uxth	r1, r1
 80028fe:	bb59      	cbnz	r1, 8002958 <HAL_PCD_IRQHandler+0xbe>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8002900:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002904:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002908:	041b      	lsls	r3, r3, #16
 800290a:	0c1b      	lsrs	r3, r3, #16
 800290c:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800290e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8002912:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8002916:	b29b      	uxth	r3, r3
 8002918:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800291c:	eb00 0043 	add.w	r0, r0, r3, lsl #1
        ep->xfer_buff += ep->xfer_count;
 8002920:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002922:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
 8002926:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800292a:	6423      	str	r3, [r4, #64]	; 0x40
        ep->xfer_buff += ep->xfer_count;
 800292c:	4413      	add	r3, r2
 800292e:	63a3      	str	r3, [r4, #56]	; 0x38
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0);
 8002930:	4620      	mov	r0, r4
 8002932:	f001 fc65 	bl	8004200 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 8002936:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800293a:	2b00      	cmp	r3, #0
 800293c:	d0cb      	beq.n	80028d6 <HAL_PCD_IRQHandler+0x3c>
 800293e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002940:	2b00      	cmp	r3, #0
 8002942:	d1c8      	bne.n	80028d6 <HAL_PCD_IRQHandler+0x3c>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8002944:	f894 1024 	ldrb.w	r1, [r4, #36]	; 0x24
 8002948:	6822      	ldr	r2, [r4, #0]
 800294a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 800294e:	f8a2 104c 	strh.w	r1, [r2, #76]	; 0x4c
          hpcd->USB_Address = 0;
 8002952:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8002956:	e7be      	b.n	80028d6 <HAL_PCD_IRQHandler+0x3c>
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002958:	b29b      	uxth	r3, r3
 800295a:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
 800295e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002962:	051b      	lsls	r3, r3, #20
 8002964:	d51f      	bpl.n	80029a6 <HAL_PCD_IRQHandler+0x10c>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002966:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800296a:	f894 20b4 	ldrb.w	r2, [r4, #180]	; 0xb4
 800296e:	b29b      	uxth	r3, r3
 8002970:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8002974:	eb00 0343 	add.w	r3, r0, r3, lsl #1
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8002978:	f8b4 20b8 	ldrh.w	r2, [r4, #184]	; 0xb8
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
        
        if ((wEPVal & USB_EP_SETUP) != 0)
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800297c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002980:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002984:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
          PCD_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8002988:	f504 71a2 	add.w	r1, r4, #324	; 0x144
 800298c:	f000 fa9c 	bl	8002ec8 <PCD_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8002990:	6822      	ldr	r2, [r4, #0]
 8002992:	8813      	ldrh	r3, [r2, #0]
 8002994:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002998:	051b      	lsls	r3, r3, #20
 800299a:	0d1b      	lsrs	r3, r3, #20
 800299c:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 800299e:	4620      	mov	r0, r4
 80029a0:	f001 fc1e 	bl	80041e0 <HAL_PCD_SetupStageCallback>
 80029a4:	e797      	b.n	80028d6 <HAL_PCD_IRQHandler+0x3c>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 80029a6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80029aa:	b21b      	sxth	r3, r3
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	da92      	bge.n	80028d6 <HAL_PCD_IRQHandler+0x3c>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80029b0:	8803      	ldrh	r3, [r0, #0]
 80029b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029b6:	051b      	lsls	r3, r3, #20
 80029b8:	0d1b      	lsrs	r3, r3, #20
 80029ba:	8003      	strh	r3, [r0, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80029bc:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80029c0:	f894 20b4 	ldrb.w	r2, [r4, #180]	; 0xb4
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80029ca:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80029ce:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80029d2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029d6:	f8c4 30cc 	str.w	r3, [r4, #204]	; 0xcc
          
          if (ep->xfer_count != 0)
 80029da:	b163      	cbz	r3, 80029f6 <HAL_PCD_IRQHandler+0x15c>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 80029dc:	f8b4 20b8 	ldrh.w	r2, [r4, #184]	; 0xb8
 80029e0:	f8d4 10c4 	ldr.w	r1, [r4, #196]	; 0xc4
 80029e4:	f000 fa70 	bl	8002ec8 <PCD_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 80029e8:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 80029ec:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 80029f0:	4413      	add	r3, r2
 80029f2:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 80029f6:	4620      	mov	r0, r4
 80029f8:	2100      	movs	r1, #0
 80029fa:	f001 fbf8 	bl	80041ee <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80029fe:	6822      	ldr	r2, [r4, #0]
 8002a00:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8002a04:	f8b2 5050 	ldrh.w	r5, [r2, #80]	; 0x50
 8002a08:	2b3e      	cmp	r3, #62	; 0x3e
 8002a0a:	b2ad      	uxth	r5, r5
 8002a0c:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 8002a10:	f105 0506 	add.w	r5, r5, #6
 8002a14:	d90b      	bls.n	8002a2e <HAL_PCD_IRQHandler+0x194>
 8002a16:	f3c3 114f 	ubfx	r1, r3, #5, #16
 8002a1a:	06df      	lsls	r7, r3, #27
 8002a1c:	bf04      	itt	eq
 8002a1e:	f101 31ff 	addeq.w	r1, r1, #4294967295	; 0xffffffff
 8002a22:	b289      	uxtheq	r1, r1
 8002a24:	ea6f 61c1 	mvn.w	r1, r1, lsl #27
 8002a28:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8002a2c:	e006      	b.n	8002a3c <HAL_PCD_IRQHandler+0x1a2>
 8002a2e:	f3c3 014f 	ubfx	r1, r3, #1, #16
 8002a32:	07de      	lsls	r6, r3, #31
 8002a34:	bf44      	itt	mi
 8002a36:	3101      	addmi	r1, #1
 8002a38:	b289      	uxthmi	r1, r1
 8002a3a:	0289      	lsls	r1, r1, #10
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002a3c:	8813      	ldrh	r3, [r2, #0]
 8002a3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a42:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a46:	041b      	lsls	r3, r3, #16
 8002a48:	0c1b      	lsrs	r3, r3, #16
 8002a4a:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002a4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002a52:	b289      	uxth	r1, r1
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002a54:	f043 0380 	orr.w	r3, r3, #128	; 0x80
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002a58:	f840 1015 	str.w	r1, [r0, r5, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8002a5c:	8013      	strh	r3, [r2, #0]
 8002a5e:	e73a      	b.n	80028d6 <HAL_PCD_IRQHandler+0x3c>
    {
      
      /* Decode and service non control endpoints interrupt  */
      
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
 8002a60:	fa0f f788 	sxth.w	r7, r8
 8002a64:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 8002a68:	b29b      	uxth	r3, r3
 8002a6a:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 8002a6e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002a72:	b21b      	sxth	r3, r3
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	da6d      	bge.n	8002b54 <HAL_PCD_IRQHandler+0x2ba>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 8002a78:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
        ep = &hpcd->OUT_ep[EPindex];
 8002a7c:	f04f 091c 	mov.w	r9, #28
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
      if ((wEPVal & USB_EP_CTR_RX) != 0)
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 8002a80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
        ep = &hpcd->OUT_ep[EPindex];
 8002a84:	fb09 4908 	mla	r9, r9, r8, r4
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
      if ((wEPVal & USB_EP_CTR_RX) != 0)
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 8002a88:	051b      	lsls	r3, r3, #20
        ep = &hpcd->OUT_ep[EPindex];
 8002a8a:	f109 09b0 	add.w	r9, r9, #176	; 0xb0
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, EPindex);
      if ((wEPVal & USB_EP_CTR_RX) != 0)
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, EPindex);
 8002a8e:	0d1b      	lsrs	r3, r3, #20
 8002a90:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        ep = &hpcd->OUT_ep[EPindex];
 8002a94:	f109 0504 	add.w	r5, r9, #4
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 8002a98:	7aaa      	ldrb	r2, [r5, #10]
 8002a9a:	f899 3004 	ldrb.w	r3, [r9, #4]
 8002a9e:	b99a      	cbnz	r2, 8002ac8 <HAL_PCD_IRQHandler+0x22e>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002aa0:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8002aa4:	b292      	uxth	r2, r2
 8002aa6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002aaa:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002aae:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8002ab2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8002ab6:	b2b6      	uxth	r6, r6
          if (count != 0)
 8002ab8:	2e00      	cmp	r6, #0
 8002aba:	d037      	beq.n	8002b2c <HAL_PCD_IRQHandler+0x292>
          {
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8002abc:	6929      	ldr	r1, [r5, #16]
 8002abe:	88aa      	ldrh	r2, [r5, #4]
 8002ac0:	4633      	mov	r3, r6
 8002ac2:	f000 fa01 	bl	8002ec8 <PCD_ReadPMA>
 8002ac6:	e031      	b.n	8002b2c <HAL_PCD_IRQHandler+0x292>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8002ac8:	b21a      	sxth	r2, r3
 8002aca:	f830 2022 	ldrh.w	r2, [r0, r2, lsl #2]
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ace:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8002ad2:	f412 4f80 	tst.w	r2, #16384	; 0x4000
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ad6:	b289      	uxth	r1, r1
 8002ad8:	f04f 0208 	mov.w	r2, #8
 8002adc:	fb12 1303 	smlabb	r3, r2, r3, r1
 8002ae0:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8002ae4:	d008      	beq.n	8002af8 <HAL_PCD_IRQHandler+0x25e>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002ae6:	f8d3 6404 	ldr.w	r6, [r3, #1028]	; 0x404
 8002aea:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8002aee:	b2b6      	uxth	r6, r6
            if (count != 0)
 8002af0:	b16e      	cbz	r6, 8002b0e <HAL_PCD_IRQHandler+0x274>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002af2:	6929      	ldr	r1, [r5, #16]
 8002af4:	88ea      	ldrh	r2, [r5, #6]
 8002af6:	e007      	b.n	8002b08 <HAL_PCD_IRQHandler+0x26e>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002af8:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8002afc:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8002b00:	b2b6      	uxth	r6, r6
            if (count != 0)
 8002b02:	b126      	cbz	r6, 8002b0e <HAL_PCD_IRQHandler+0x274>
            {
              PCD_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002b04:	6929      	ldr	r1, [r5, #16]
 8002b06:	892a      	ldrh	r2, [r5, #8]
 8002b08:	4633      	mov	r3, r6
 8002b0a:	f000 f9dd 	bl	8002ec8 <PCD_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 8002b0e:	f899 1004 	ldrb.w	r1, [r9, #4]
 8002b12:	6822      	ldr	r2, [r4, #0]
 8002b14:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002b18:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002b1c:	051b      	lsls	r3, r3, #20
 8002b1e:	0d1b      	lsrs	r3, r3, #20
 8002b20:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b24:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002b28:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8002b2c:	69ab      	ldr	r3, [r5, #24]
        ep->xfer_buff+=count;
 8002b2e:	692a      	ldr	r2, [r5, #16]
 8002b30:	f899 1004 	ldrb.w	r1, [r9, #4]
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8002b34:	4433      	add	r3, r6
 8002b36:	61ab      	str	r3, [r5, #24]
        ep->xfer_buff+=count;
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8002b38:	696b      	ldr	r3, [r5, #20]
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
        ep->xfer_buff+=count;
 8002b3a:	4432      	add	r2, r6
 8002b3c:	612a      	str	r2, [r5, #16]
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 8002b3e:	b113      	cbz	r3, 8002b46 <HAL_PCD_IRQHandler+0x2ac>
 8002b40:	68e8      	ldr	r0, [r5, #12]
 8002b42:	4286      	cmp	r6, r0
 8002b44:	d203      	bcs.n	8002b4e <HAL_PCD_IRQHandler+0x2b4>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002b46:	4620      	mov	r0, r4
 8002b48:	f001 fb51 	bl	80041ee <HAL_PCD_DataOutStageCallback>
 8002b4c:	e002      	b.n	8002b54 <HAL_PCD_IRQHandler+0x2ba>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002b4e:	4620      	mov	r0, r4
 8002b50:	f7ff fd87 	bl	8002662 <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 8002b54:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8002b58:	061a      	lsls	r2, r3, #24
 8002b5a:	f57f aebc 	bpl.w	80028d6 <HAL_PCD_IRQHandler+0x3c>
      {
        ep = &hpcd->IN_ep[EPindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8002b5e:	6820      	ldr	r0, [r4, #0]
 8002b60:	f830 3027 	ldrh.w	r3, [r0, r7, lsl #2]
 8002b64:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[EPindex];
 8002b68:	261c      	movs	r6, #28
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8002b6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[EPindex];
 8002b6e:	fb06 f608 	mul.w	r6, r6, r8
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8002b72:	041b      	lsls	r3, r3, #16
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[EPindex];
 8002b74:	3628      	adds	r6, #40	; 0x28
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
 8002b76:	0c1b      	lsrs	r3, r3, #16
 8002b78:	f820 3027 	strh.w	r3, [r0, r7, lsl #2]
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[EPindex];
 8002b7c:	19a5      	adds	r5, r4, r6
 8002b7e:	5da3      	ldrb	r3, [r4, r6]
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, EPindex);
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8002b80:	7aaa      	ldrb	r2, [r5, #10]
 8002b82:	b992      	cbnz	r2, 8002baa <HAL_PCD_IRQHandler+0x310>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002b84:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8002b88:	b292      	uxth	r2, r2
 8002b8a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8002b8e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8002b92:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002b96:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b9a:	61ab      	str	r3, [r5, #24]
          if (ep->xfer_count != 0)
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d034      	beq.n	8002c0a <HAL_PCD_IRQHandler+0x370>
          {
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8002ba0:	6929      	ldr	r1, [r5, #16]
 8002ba2:	88aa      	ldrh	r2, [r5, #4]
 8002ba4:	f000 f979 	bl	8002e9a <PCD_WritePMA>
 8002ba8:	e02f      	b.n	8002c0a <HAL_PCD_IRQHandler+0x370>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002baa:	b21a      	sxth	r2, r3
 8002bac:	f830 2022 	ldrh.w	r2, [r0, r2, lsl #2]
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002bb0:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002bb4:	f012 0f40 	tst.w	r2, #64	; 0x40
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002bb8:	b289      	uxth	r1, r1
 8002bba:	f04f 0208 	mov.w	r2, #8
 8002bbe:	fb12 1303 	smlabb	r3, r2, r3, r1
 8002bc2:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8002bc6:	d008      	beq.n	8002bda <HAL_PCD_IRQHandler+0x340>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002bc8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8002bcc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bd0:	61ab      	str	r3, [r5, #24]
            if (ep->xfer_count != 0)
 8002bd2:	b163      	cbz	r3, 8002bee <HAL_PCD_IRQHandler+0x354>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 8002bd4:	6929      	ldr	r1, [r5, #16]
 8002bd6:	88ea      	ldrh	r2, [r5, #6]
 8002bd8:	e007      	b.n	8002bea <HAL_PCD_IRQHandler+0x350>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002bda:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8002bde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002be2:	61ab      	str	r3, [r5, #24]
            if (ep->xfer_count != 0)
 8002be4:	b11b      	cbz	r3, 8002bee <HAL_PCD_IRQHandler+0x354>
            {
              PCD_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 8002be6:	6929      	ldr	r1, [r5, #16]
 8002be8:	892a      	ldrh	r2, [r5, #8]
 8002bea:	f000 f956 	bl	8002e9a <PCD_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8002bee:	5da1      	ldrb	r1, [r4, r6]
 8002bf0:	6822      	ldr	r2, [r4, #0]
 8002bf2:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8002bf6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002bfa:	051b      	lsls	r3, r3, #20
 8002bfc:	0d1b      	lsrs	r3, r3, #20
 8002bfe:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c06:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002c0a:	6823      	ldr	r3, [r4, #0]
 8002c0c:	5da1      	ldrb	r1, [r4, r6]
 8002c0e:	f8b3 2050 	ldrh.w	r2, [r3, #80]	; 0x50
 8002c12:	b292      	uxth	r2, r2
 8002c14:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8002c18:	eb03 0342 	add.w	r3, r3, r2, lsl #1
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002c1c:	4620      	mov	r0, r4
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002c1e:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
        ep->xfer_buff+=ep->xfer_count;
 8002c22:	692b      	ldr	r3, [r5, #16]
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8002c24:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8002c28:	61aa      	str	r2, [r5, #24]
        ep->xfer_buff+=ep->xfer_count;
 8002c2a:	441a      	add	r2, r3
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8002c2c:	696b      	ldr	r3, [r5, #20]
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
        ep->xfer_buff+=ep->xfer_count;
 8002c2e:	612a      	str	r2, [r5, #16]
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8002c30:	b913      	cbnz	r3, 8002c38 <HAL_PCD_IRQHandler+0x39e>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002c32:	f001 fae5 	bl	8004200 <HAL_PCD_DataInStageCallback>
 8002c36:	e64e      	b.n	80028d6 <HAL_PCD_IRQHandler+0x3c>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8002c38:	f7ff fd83 	bl	8002742 <HAL_PCD_EP_Transmit>
 8002c3c:	e64b      	b.n	80028d6 <HAL_PCD_IRQHandler+0x3c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
    HAL_PCD_ResetCallback(hpcd);
    HAL_PCD_SetAddress(hpcd, 0);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVRM))
 8002c3e:	6823      	ldr	r3, [r4, #0]
 8002c40:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002c44:	0457      	lsls	r7, r2, #17
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVRM);    
 8002c46:	bf44      	itt	mi
 8002c48:	f64b 72ff 	movwmi	r2, #49151	; 0xbfff
 8002c4c:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8002c50:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002c54:	0496      	lsls	r6, r2, #18
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8002c56:	bf44      	itt	mi
 8002c58:	f64d 72ff 	movwmi	r2, #57343	; 0xdfff
 8002c5c:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8002c60:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002c64:	04d5      	lsls	r5, r2, #19
 8002c66:	d513      	bpl.n	8002c90 <HAL_PCD_IRQHandler+0x3f6>
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8002c68:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8002c6c:	f022 0204 	bic.w	r2, r2, #4
 8002c70:	0412      	lsls	r2, r2, #16
 8002c72:	0c12      	lsrs	r2, r2, #16
 8002c74:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    /*set wInterrupt_Mask global variable*/
    wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
 8002c78:	f44f 423d 	mov.w	r2, #48384	; 0xbd00
 8002c7c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 8002c80:	4620      	mov	r0, r4
 8002c82:	f001 fad7 	bl	8004234 <HAL_PCD_ResumeCallback>
    
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8002c86:	6823      	ldr	r3, [r4, #0]
 8002c88:	f64e 72ff 	movw	r2, #61439	; 0xefff
 8002c8c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8002c90:	6823      	ldr	r3, [r4, #0]
 8002c92:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002c96:	0510      	lsls	r0, r2, #20
 8002c98:	d518      	bpl.n	8002ccc <HAL_PCD_IRQHandler+0x432>
  {    
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8002c9a:	f24f 72ff 	movw	r2, #63487	; 0xf7ff
 8002c9e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002ca2:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8002ca6:	b292      	uxth	r2, r2
 8002ca8:	f042 0208 	orr.w	r2, r2, #8
 8002cac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8002cb0:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 8002cb4:	b292      	uxth	r2, r2
 8002cb6:	f042 0204 	orr.w	r2, r2, #4
 8002cba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 8002cbe:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002cc2:	04d9      	lsls	r1, r3, #19
 8002cc4:	d402      	bmi.n	8002ccc <HAL_PCD_IRQHandler+0x432>
    {
      HAL_PCD_SuspendCallback(hpcd);
 8002cc6:	4620      	mov	r0, r4
 8002cc8:	f001 fab3 	bl	8004232 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8002ccc:	6823      	ldr	r3, [r4, #0]
 8002cce:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002cd2:	0592      	lsls	r2, r2, #22
 8002cd4:	d506      	bpl.n	8002ce4 <HAL_PCD_IRQHandler+0x44a>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8002cd6:	f64f 52ff 	movw	r2, #65023	; 0xfdff
 8002cda:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8002cde:	4620      	mov	r0, r4
 8002ce0:	f001 fa96 	bl	8004210 <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 8002ce4:	6823      	ldr	r3, [r4, #0]
 8002ce6:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8002cea:	05d7      	lsls	r7, r2, #23
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8002cec:	bf44      	itt	mi
 8002cee:	f64f 62ff 	movwmi	r2, #65279	; 0xfeff
 8002cf2:	f8a3 2044 	strhmi.w	r2, [r3, #68]	; 0x44
  }
}
 8002cf6:	b003      	add	sp, #12
 8002cf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002cfc <HAL_PCD_EP_SetStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002cfc:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8002d00:	2b01      	cmp	r3, #1
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002d02:	b510      	push	{r4, lr}
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002d04:	d049      	beq.n	8002d9a <HAL_PCD_EP_SetStall+0x9e>
   
  if ((0x80 & ep_addr) == 0x80)
 8002d06:	b2cc      	uxtb	r4, r1
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002d08:	2301      	movs	r3, #1
   
  if ((0x80 & ep_addr) == 0x80)
 8002d0a:	f014 0f80 	tst.w	r4, #128	; 0x80
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002d0e:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 8002d12:	f001 027f 	and.w	r2, r1, #127	; 0x7f
 8002d16:	f04f 031c 	mov.w	r3, #28
   
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002d1a:	bf15      	itete	ne
 8002d1c:	fb03 0302 	mlane	r3, r3, r2, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002d20:	fb03 0301 	mlaeq	r3, r3, r1, r0
   
  __HAL_LOCK(hpcd); 
   
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002d24:	3328      	addne	r3, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002d26:	33b4      	addeq	r3, #180	; 0xb4
  }
  
  ep->is_stall = 1;
 8002d28:	2101      	movs	r1, #1
 8002d2a:	7099      	strb	r1, [r3, #2]
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002d2c:	09e4      	lsrs	r4, r4, #7
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
 8002d2e:	b2d1      	uxtb	r1, r2
 8002d30:	7019      	strb	r1, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002d32:	705c      	strb	r4, [r3, #1]
 8002d34:	6802      	ldr	r2, [r0, #0]
  
  if (ep->num == 0)
 8002d36:	b981      	cbnz	r1, 8002d5a <HAL_PCD_EP_SetStall+0x5e>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 8002d38:	8813      	ldrh	r3, [r2, #0]
 8002d3a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d42:	041b      	lsls	r3, r3, #16
 8002d44:	0c1b      	lsrs	r3, r3, #16
 8002d46:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002d4a:	f083 0310 	eor.w	r3, r3, #16
 8002d4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d56:	8013      	strh	r3, [r2, #0]
 8002d58:	e01a      	b.n	8002d90 <HAL_PCD_EP_SetStall+0x94>
 8002d5a:	b209      	sxth	r1, r1
  }
  else
  {
    if (ep->is_in)
    {
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL); 
 8002d5c:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
  }
  else
  {
    if (ep->is_in)
 8002d60:	b144      	cbz	r4, 8002d74 <HAL_PCD_EP_SetStall+0x78>
    {
      PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num , USB_EP_TX_STALL); 
 8002d62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d66:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d6a:	041b      	lsls	r3, r3, #16
 8002d6c:	0c1b      	lsrs	r3, r3, #16
 8002d6e:	f083 0310 	eor.w	r3, r3, #16
 8002d72:	e007      	b.n	8002d84 <HAL_PCD_EP_SetStall+0x88>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num , USB_EP_RX_STALL);
 8002d74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d7c:	041b      	lsls	r3, r3, #16
 8002d7e:	0c1b      	lsrs	r3, r3, #16
 8002d80:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002d84:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d8c:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
    }
  }
  __HAL_UNLOCK(hpcd); 
 8002d90:	2300      	movs	r3, #0
 8002d92:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
  
  return HAL_OK;
 8002d96:	4618      	mov	r0, r3
 8002d98:	bd10      	pop	{r4, pc}
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
   
  __HAL_LOCK(hpcd); 
 8002d9a:	2002      	movs	r0, #2
    }
  }
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 8002d9c:	bd10      	pop	{r4, pc}

08002d9e <HAL_PCD_EP_ClrStall>:
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
 8002d9e:	b2cb      	uxtb	r3, r1
 8002da0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002da4:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002da8:	b510      	push	{r4, lr}
 8002daa:	f04f 041c 	mov.w	r4, #28
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002dae:	bf15      	itete	ne
 8002db0:	fb04 0102 	mlane	r1, r4, r2, r0
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002db4:	fb04 0101 	mlaeq	r1, r4, r1, r0
{
  PCD_EPTypeDef *ep;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002db8:	3128      	addne	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002dba:	31b4      	addeq	r1, #180	; 0xb4
  }
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002dbc:	09db      	lsrs	r3, r3, #7
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 0;
 8002dbe:	2400      	movs	r4, #0
 8002dc0:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 8002dc2:	700a      	strb	r2, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8002dc4:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 8002dc6:	f890 3140 	ldrb.w	r3, [r0, #320]	; 0x140
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d049      	beq.n	8002e62 <HAL_PCD_EP_ClrStall+0xc4>
 8002dce:	2301      	movs	r3, #1
 8002dd0:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
 8002dd4:	780c      	ldrb	r4, [r1, #0]
  
  if (ep->is_in)
 8002dd6:	784a      	ldrb	r2, [r1, #1]
 8002dd8:	6803      	ldr	r3, [r0, #0]
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002dda:	b224      	sxth	r4, r4
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
  
  if (ep->is_in)
 8002ddc:	b1da      	cbz	r2, 8002e16 <HAL_PCD_EP_ClrStall+0x78>
  {
    PCD_CLEAR_TX_DTOG(hpcd->Instance, ep->num);
 8002dde:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002de2:	0652      	lsls	r2, r2, #25
 8002de4:	d50b      	bpl.n	8002dfe <HAL_PCD_EP_ClrStall+0x60>
 8002de6:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002dea:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002dee:	0512      	lsls	r2, r2, #20
 8002df0:	0d12      	lsrs	r2, r2, #20
 8002df2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002df6:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002dfa:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002dfe:	7809      	ldrb	r1, [r1, #0]
 8002e00:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002e04:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8002e08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e0c:	0412      	lsls	r2, r2, #16
 8002e0e:	0c12      	lsrs	r2, r2, #16
 8002e10:	f082 0230 	eor.w	r2, r2, #48	; 0x30
 8002e14:	e01a      	b.n	8002e4c <HAL_PCD_EP_ClrStall+0xae>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(hpcd->Instance, ep->num);
 8002e16:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002e1a:	0452      	lsls	r2, r2, #17
 8002e1c:	d50b      	bpl.n	8002e36 <HAL_PCD_EP_ClrStall+0x98>
 8002e1e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8002e22:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002e26:	0512      	lsls	r2, r2, #20
 8002e28:	0d12      	lsrs	r2, r2, #20
 8002e2a:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002e2e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e32:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
 8002e36:	7809      	ldrb	r1, [r1, #0]
 8002e38:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8002e3c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002e40:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002e44:	0412      	lsls	r2, r2, #16
 8002e46:	0c12      	lsrs	r2, r2, #16
 8002e48:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 8002e4c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e50:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e54:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
  }
  __HAL_UNLOCK(hpcd); 
 8002e58:	2300      	movs	r3, #0
 8002e5a:	f880 3140 	strb.w	r3, [r0, #320]	; 0x140
    
  return HAL_OK;
 8002e5e:	4618      	mov	r0, r3
 8002e60:	bd10      	pop	{r4, pc}
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
 8002e62:	2002      	movs	r0, #2
    PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_VALID);
  }
  __HAL_UNLOCK(hpcd); 
    
  return HAL_OK;
}
 8002e64:	bd10      	pop	{r4, pc}

08002e66 <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8002e66:	f011 0f80 	tst.w	r1, #128	; 0x80
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                        uint16_t ep_addr,
                        uint16_t ep_kind,
                        uint32_t pmaadress)

{
 8002e6a:	b510      	push	{r4, lr}
 8002e6c:	f04f 041c 	mov.w	r4, #28
  PCD_EPTypeDef *ep;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8002e70:	d005      	beq.n	8002e7e <HAL_PCDEx_PMAConfig+0x18>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8002e72:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8002e76:	fb04 0001 	mla	r0, r4, r1, r0
 8002e7a:	3028      	adds	r0, #40	; 0x28
 8002e7c:	e002      	b.n	8002e84 <HAL_PCDEx_PMAConfig+0x1e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002e7e:	fb04 0001 	mla	r0, r4, r1, r0
 8002e82:	30b4      	adds	r0, #180	; 0xb4
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002e84:	b912      	cbnz	r2, 8002e8c <HAL_PCDEx_PMAConfig+0x26>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 8002e86:	7282      	strb	r2, [r0, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8002e88:	8083      	strh	r3, [r0, #4]
 8002e8a:	e004      	b.n	8002e96 <HAL_PCDEx_PMAConfig+0x30>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8002e8c:	2201      	movs	r2, #1
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 8002e8e:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8002e90:	0c1b      	lsrs	r3, r3, #16
    ep->pmaadress = (uint16_t)pmaadress;
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8002e92:	7282      	strb	r2, [r0, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8002e94:	8103      	strh	r3, [r0, #8]
  }
  
  return HAL_OK; 
}
 8002e96:	2000      	movs	r0, #0
 8002e98:	bd10      	pop	{r4, pc}

08002e9a <PCD_WritePMA>:
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002e9a:	3301      	adds	r3, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002e9c:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_WritePMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002ea0:	b530      	push	{r4, r5, lr}
  uint32_t n = (wNBytes + 1) >> 1;   /* n = (wNBytes + 1) / 2 */
 8002ea2:	105b      	asrs	r3, r3, #1
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002ea4:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (i = n; i != 0; i--)
 8002ea8:	2400      	movs	r4, #0
 8002eaa:	429c      	cmp	r4, r3
 8002eac:	f101 0102 	add.w	r1, r1, #2
 8002eb0:	d009      	beq.n	8002ec6 <PCD_WritePMA+0x2c>
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8002eb2:	f811 5c01 	ldrb.w	r5, [r1, #-1]
  uint32_t i, temp1, temp2;
  uint16_t *pdwVal;
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
  for (i = n; i != 0; i--)
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8002eb6:	f811 0c02 	ldrb.w	r0, [r1, #-2]
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8002eba:	ea40 2005 	orr.w	r0, r0, r5, lsl #8
    *pdwVal++ = temp2;
 8002ebe:	f822 0024 	strh.w	r0, [r2, r4, lsl #2]
 8002ec2:	3401      	adds	r4, #1
 8002ec4:	e7f1      	b.n	8002eaa <PCD_WritePMA+0x10>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002ec6:	bd30      	pop	{r4, r5, pc}

08002ec8 <PCD_ReadPMA>:
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8002ec8:	3301      	adds	r3, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002eca:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param   wPMABufAddr: address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void PCD_ReadPMA(USB_TypeDef  *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002ece:	b530      	push	{r4, r5, lr}
  uint32_t n = (wNBytes + 1) >> 1;/* /2*/
 8002ed0:	105b      	asrs	r3, r3, #1
  uint32_t i;
  uint32_t *pdwVal;
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002ed2:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (i = n; i != 0; i--)
 8002ed6:	2400      	movs	r4, #0
 8002ed8:	429c      	cmp	r4, r3
 8002eda:	d005      	beq.n	8002ee8 <PCD_ReadPMA+0x20>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8002edc:	f852 5024 	ldr.w	r5, [r2, r4, lsl #2]
 8002ee0:	f821 5014 	strh.w	r5, [r1, r4, lsl #1]
 8002ee4:	3401      	adds	r4, #1
 8002ee6:	e7f7      	b.n	8002ed8 <PCD_ReadPMA+0x10>
    pbUsrBuf++;
  }
}
 8002ee8:	bd30      	pop	{r4, r5, pc}

08002eea <HAL_PCDEx_SetConnectionState>:
  * @param  hpcd: PCD handle
  * @param  state: Device state
  * @retval None
  */
 __weak void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8002eea:	4770      	bx	lr

08002eec <I2C_TransferConfig>:
  *     @arg I2C_GENERATE_START_READ: Generate Restart for read request.
  *     @arg I2C_GENERATE_START_WRITE: Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c,  uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8002eec:	b530      	push	{r4, r5, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));
    
  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8002eee:	6804      	ldr	r4, [r0, #0]
  
  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002ef0:	4806      	ldr	r0, [pc, #24]	; (8002f0c <I2C_TransferConfig+0x20>)
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));
    
  /* Get the CR2 register value */
  tmpreg = hi2c->Instance->CR2;
 8002ef2:	6865      	ldr	r5, [r4, #4]
  
  /* clear tmpreg specific bits */
  tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 8002ef4:	4028      	ands	r0, r5
  
  /* update tmpreg */
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES) | \
 8002ef6:	9d03      	ldr	r5, [sp, #12]
 8002ef8:	4328      	orrs	r0, r5
 8002efa:	4303      	orrs	r3, r0
 8002efc:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8002f00:	ea43 0001 	orr.w	r0, r3, r1
 8002f04:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
            (uint32_t)Mode | (uint32_t)Request);
  
  /* update CR2 register */
  hi2c->Instance->CR2 = tmpreg;  
 8002f08:	6062      	str	r2, [r4, #4]
 8002f0a:	bd30      	pop	{r4, r5, pc}
 8002f0c:	fc009800 	.word	0xfc009800

08002f10 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{
 8002f10:	b570      	push	{r4, r5, r6, lr}
 8002f12:	4604      	mov	r4, r0
 8002f14:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8002f16:	f7fe ff87 	bl	8001e28 <HAL_GetTick>

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f1a:	6823      	ldr	r3, [r4, #0]
 8002f1c:	699a      	ldr	r2, [r3, #24]
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8002f1e:	4606      	mov	r6, r0

  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f20:	f012 0010 	ands.w	r0, r2, #16
 8002f24:	d039      	beq.n	8002f9a <I2C_IsAcknowledgeFailed+0x8a>
  {
    /* Generate stop if necessary only in case of I2C peripheral in MASTER mode */
    if((hi2c->State == HAL_I2C_STATE_MASTER_BUSY_TX) || (hi2c->State == HAL_I2C_STATE_MEM_BUSY_TX)
 8002f26:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002f2a:	2a12      	cmp	r2, #18
 8002f2c:	d007      	beq.n	8002f3e <I2C_IsAcknowledgeFailed+0x2e>
 8002f2e:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002f32:	2a52      	cmp	r2, #82	; 0x52
 8002f34:	d003      	beq.n	8002f3e <I2C_IsAcknowledgeFailed+0x2e>
       || (hi2c->State == HAL_I2C_STATE_MEM_BUSY_RX))
 8002f36:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 8002f3a:	2a62      	cmp	r2, #98	; 0x62
 8002f3c:	d112      	bne.n	8002f64 <I2C_IsAcknowledgeFailed+0x54>
    {
      /* No need to generate the STOP condition if AUTOEND mode is enabled */
      /* Generate the STOP condition only in case of SOFTEND mode is enabled */
      if((hi2c->Instance->CR2 & I2C_AUTOEND_MODE) != I2C_AUTOEND_MODE)
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	0190      	lsls	r0, r2, #6
 8002f42:	d40f      	bmi.n	8002f64 <I2C_IsAcknowledgeFailed+0x54>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002f44:	685a      	ldr	r2, [r3, #4]
 8002f46:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f4a:	605a      	str	r2, [r3, #4]
 8002f4c:	e00a      	b.n	8002f64 <I2C_IsAcknowledgeFailed+0x54>
      }
    }
		
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f4e:	699a      	ldr	r2, [r3, #24]
 8002f50:	0692      	lsls	r2, r2, #26
 8002f52:	d411      	bmi.n	8002f78 <I2C_IsAcknowledgeFailed+0x68>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002f54:	1c69      	adds	r1, r5, #1
 8002f56:	d0fa      	beq.n	8002f4e <I2C_IsAcknowledgeFailed+0x3e>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002f58:	b135      	cbz	r5, 8002f68 <I2C_IsAcknowledgeFailed+0x58>
 8002f5a:	f7fe ff65 	bl	8001e28 <HAL_GetTick>
 8002f5e:	1b80      	subs	r0, r0, r6
 8002f60:	42a8      	cmp	r0, r5
 8002f62:	d801      	bhi.n	8002f68 <I2C_IsAcknowledgeFailed+0x58>
      }
    }
		
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f64:	6823      	ldr	r3, [r4, #0]
 8002f66:	e7f2      	b.n	8002f4e <I2C_IsAcknowledgeFailed+0x3e>
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002f6e:	2300      	movs	r3, #0
 8002f70:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 8002f74:	2003      	movs	r0, #3
 8002f76:	bd70      	pop	{r4, r5, r6, pc}
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f78:	2210      	movs	r2, #16
 8002f7a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f7c:	2220      	movs	r2, #32
 8002f7e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 8002f80:	6859      	ldr	r1, [r3, #4]
 8002f82:	4a06      	ldr	r2, [pc, #24]	; (8002f9c <I2C_IsAcknowledgeFailed+0x8c>)
 8002f84:	400a      	ands	r2, r1
 8002f86:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002f88:	2304      	movs	r3, #4
 8002f8a:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    hi2c->State= HAL_I2C_STATE_READY;
 8002f8e:	2001      	movs	r0, #1

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f90:	2300      	movs	r3, #0

    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
    hi2c->State= HAL_I2C_STATE_READY;
 8002f92:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f96:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

    return HAL_ERROR;
  }
  return HAL_OK;
}
 8002f9a:	bd70      	pop	{r4, r5, r6, pc}
 8002f9c:	fe00e800 	.word	0xfe00e800

08002fa0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  
{  
 8002fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fa4:	4604      	mov	r4, r0
 8002fa6:	460e      	mov	r6, r1
 8002fa8:	4690      	mov	r8, r2
 8002faa:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 8002fac:	f7fe ff3c 	bl	8001e28 <HAL_GetTick>
 8002fb0:	4607      	mov	r7, r0
     
  /* Wait until flag is set */
  if(Status == RESET)
 8002fb2:	f1b8 0f00 	cmp.w	r8, #0
 8002fb6:	d125      	bne.n	8003004 <I2C_WaitOnFlagUntilTimeout+0x64>
  {    
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002fb8:	6822      	ldr	r2, [r4, #0]
 8002fba:	6993      	ldr	r3, [r2, #24]
 8002fbc:	4033      	ands	r3, r6
 8002fbe:	42b3      	cmp	r3, r6
 8002fc0:	d00e      	beq.n	8002fe0 <I2C_WaitOnFlagUntilTimeout+0x40>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002fc2:	1c69      	adds	r1, r5, #1
 8002fc4:	d0f9      	beq.n	8002fba <I2C_WaitOnFlagUntilTimeout+0x1a>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002fc6:	b17d      	cbz	r5, 8002fe8 <I2C_WaitOnFlagUntilTimeout+0x48>
 8002fc8:	f7fe ff2e 	bl	8001e28 <HAL_GetTick>
 8002fcc:	1bc0      	subs	r0, r0, r7
 8002fce:	42a8      	cmp	r0, r5
 8002fd0:	d9f2      	bls.n	8002fb8 <I2C_WaitOnFlagUntilTimeout+0x18>
 8002fd2:	e009      	b.n	8002fe8 <I2C_WaitOnFlagUntilTimeout+0x48>
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002fd4:	1c6b      	adds	r3, r5, #1
 8002fd6:	d106      	bne.n	8002fe6 <I2C_WaitOnFlagUntilTimeout+0x46>
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8002fd8:	6993      	ldr	r3, [r2, #24]
 8002fda:	4033      	ands	r3, r6
 8002fdc:	42b3      	cmp	r3, r6
 8002fde:	d0f9      	beq.n	8002fd4 <I2C_WaitOnFlagUntilTimeout+0x34>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8002fe0:	2000      	movs	r0, #0
 8002fe2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002fe6:	b945      	cbnz	r5, 8002ffa <I2C_WaitOnFlagUntilTimeout+0x5a>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fee:	2300      	movs	r3, #0
 8002ff0:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          return HAL_TIMEOUT;
 8002ff4:	2003      	movs	r0, #3
 8002ff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002ffa:	f7fe ff15 	bl	8001e28 <HAL_GetTick>
 8002ffe:	1bc0      	subs	r0, r0, r7
 8003000:	42a8      	cmp	r0, r5
 8003002:	d8f1      	bhi.n	8002fe8 <I2C_WaitOnFlagUntilTimeout+0x48>
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8003004:	6822      	ldr	r2, [r4, #0]
 8003006:	e7e7      	b.n	8002fd8 <I2C_WaitOnFlagUntilTimeout+0x38>

08003008 <I2C_WaitOnTXISFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)  
{  
 8003008:	b570      	push	{r4, r5, r6, lr}
 800300a:	4604      	mov	r4, r0
 800300c:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 800300e:	f7fe ff0b 	bl	8001e28 <HAL_GetTick>
 8003012:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003014:	6823      	ldr	r3, [r4, #0]
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	0798      	lsls	r0, r3, #30
 800301a:	d41b      	bmi.n	8003054 <I2C_WaitOnTXISFlagUntilTimeout+0x4c>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
 800301c:	4620      	mov	r0, r4
 800301e:	4629      	mov	r1, r5
 8003020:	f7ff ff76 	bl	8002f10 <I2C_IsAcknowledgeFailed>
 8003024:	b9c0      	cbnz	r0, 8003058 <I2C_WaitOnTXISFlagUntilTimeout+0x50>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8003026:	1c6b      	adds	r3, r5, #1
 8003028:	d0f4      	beq.n	8003014 <I2C_WaitOnTXISFlagUntilTimeout+0xc>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800302a:	b96d      	cbnz	r5, 8003048 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800302c:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003030:	f043 0320 	orr.w	r3, r3, #32
 8003034:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
        hi2c->State= HAL_I2C_STATE_READY;
 8003038:	2301      	movs	r3, #1
 800303a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800303e:	2300      	movs	r3, #0
 8003040:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8003044:	2003      	movs	r0, #3
 8003046:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003048:	f7fe feee 	bl	8001e28 <HAL_GetTick>
 800304c:	1b80      	subs	r0, r0, r6
 800304e:	42a8      	cmp	r0, r5
 8003050:	d9e0      	bls.n	8003014 <I2C_WaitOnTXISFlagUntilTimeout+0xc>
 8003052:	e7eb      	b.n	800302c <I2C_WaitOnTXISFlagUntilTimeout+0x24>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 8003054:	2000      	movs	r0, #0
 8003056:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
    {
      return HAL_ERROR;
 8003058:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
}
 800305a:	bd70      	pop	{r4, r5, r6, pc}

0800305c <I2C_RequestMemoryWrite>:
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 800305c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800305e:	9d08      	ldr	r5, [sp, #32]
 8003060:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003062:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 8003066:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003068:	9300      	str	r3, [sp, #0]
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)   
{
 800306a:	4616      	mov	r6, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800306c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003070:	b2fa      	uxtb	r2, r7
 8003072:	f7ff ff3b 	bl	8002eec <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8003076:	4620      	mov	r0, r4
 8003078:	4629      	mov	r1, r5
 800307a:	f7ff ffc5 	bl	8003008 <I2C_WaitOnTXISFlagUntilTimeout>
 800307e:	b130      	cbz	r0, 800308e <I2C_RequestMemoryWrite+0x32>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003080:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003084:	2b04      	cmp	r3, #4
    {
      return HAL_ERROR;
 8003086:	bf0c      	ite	eq
 8003088:	2001      	moveq	r0, #1
    }
    else
    {
      return HAL_TIMEOUT;
 800308a:	2003      	movne	r0, #3
 800308c:	e017      	b.n	80030be <I2C_RequestMemoryWrite+0x62>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800308e:	2f01      	cmp	r7, #1
 8003090:	6823      	ldr	r3, [r4, #0]
 8003092:	d008      	beq.n	80030a6 <I2C_RequestMemoryWrite+0x4a>
  }      
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_MSB(MemAddress); 
 8003094:	0a32      	lsrs	r2, r6, #8
 8003096:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8003098:	4620      	mov	r0, r4
 800309a:	4629      	mov	r1, r5
 800309c:	f7ff ffb4 	bl	8003008 <I2C_WaitOnTXISFlagUntilTimeout>
 80030a0:	2800      	cmp	r0, #0
 80030a2:	d1ed      	bne.n	8003080 <I2C_RequestMemoryWrite+0x24>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_LSB(MemAddress);  
 80030a4:	6823      	ldr	r3, [r4, #0]
 80030a6:	b2f6      	uxtb	r6, r6
 80030a8:	629e      	str	r6, [r3, #40]	; 0x28
  }
  
  /* Wait until TCR flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 80030aa:	4620      	mov	r0, r4
 80030ac:	2180      	movs	r1, #128	; 0x80
 80030ae:	2200      	movs	r2, #0
 80030b0:	462b      	mov	r3, r5
 80030b2:	f7ff ff75 	bl	8002fa0 <I2C_WaitOnFlagUntilTimeout>
  {
    return HAL_TIMEOUT;
 80030b6:	2800      	cmp	r0, #0
 80030b8:	bf14      	ite	ne
 80030ba:	2003      	movne	r0, #3
 80030bc:	2000      	moveq	r0, #0
  }

return HAL_OK;
}
 80030be:	b003      	add	sp, #12
 80030c0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080030c2 <I2C_RequestMemoryRead>:
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 80030c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80030c4:	9d08      	ldr	r5, [sp, #32]
 80030c6:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80030c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 80030cc:	4604      	mov	r4, r0
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80030ce:	9300      	str	r3, [sp, #0]
  * @param  MemAddSize: Size of internal memory address
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 80030d0:	4616      	mov	r6, r2
  I2C_TransferConfig(hi2c,DevAddress,MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80030d2:	2300      	movs	r3, #0
 80030d4:	b2fa      	uxtb	r2, r7
 80030d6:	f7ff ff09 	bl	8002eec <I2C_TransferConfig>
  
  /* Wait until TXIS flag is set */
  if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80030da:	4620      	mov	r0, r4
 80030dc:	4629      	mov	r1, r5
 80030de:	f7ff ff93 	bl	8003008 <I2C_WaitOnTXISFlagUntilTimeout>
 80030e2:	b130      	cbz	r0, 80030f2 <I2C_RequestMemoryRead+0x30>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80030e4:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 80030e8:	2b04      	cmp	r3, #4
    {
      return HAL_ERROR;
 80030ea:	bf0c      	ite	eq
 80030ec:	2001      	moveq	r0, #1
    }
    else
    {
      return HAL_TIMEOUT;
 80030ee:	2003      	movne	r0, #3
 80030f0:	e017      	b.n	8003122 <I2C_RequestMemoryRead+0x60>
    }
  }
  
  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030f2:	2f01      	cmp	r7, #1
 80030f4:	6823      	ldr	r3, [r4, #0]
 80030f6:	d008      	beq.n	800310a <I2C_RequestMemoryRead+0x48>
  }      
  /* If Mememory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_MSB(MemAddress); 
 80030f8:	0a32      	lsrs	r2, r6, #8
 80030fa:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Wait until TXIS flag is set */
    if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80030fc:	4620      	mov	r0, r4
 80030fe:	4629      	mov	r1, r5
 8003100:	f7ff ff82 	bl	8003008 <I2C_WaitOnTXISFlagUntilTimeout>
 8003104:	2800      	cmp	r0, #0
 8003106:	d1ed      	bne.n	80030e4 <I2C_RequestMemoryRead+0x22>
        return HAL_TIMEOUT;
      }
    }
    
    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = __HAL_I2C_MEM_ADD_LSB(MemAddress);  
 8003108:	6823      	ldr	r3, [r4, #0]
 800310a:	b2f6      	uxtb	r6, r6
 800310c:	629e      	str	r6, [r3, #40]	; 0x28
  }
  
  /* Wait until TC flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout) != HAL_OK)      
 800310e:	4620      	mov	r0, r4
 8003110:	2140      	movs	r1, #64	; 0x40
 8003112:	2200      	movs	r2, #0
 8003114:	462b      	mov	r3, r5
 8003116:	f7ff ff43 	bl	8002fa0 <I2C_WaitOnFlagUntilTimeout>
  {
    return HAL_TIMEOUT;
 800311a:	2800      	cmp	r0, #0
 800311c:	bf14      	ite	ne
 800311e:	2003      	movne	r0, #3
 8003120:	2000      	moveq	r0, #0
  }
  
  return HAL_OK;
}
 8003122:	b003      	add	sp, #12
 8003124:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003126 <I2C_WaitOnSTOPFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{  
 8003126:	b570      	push	{r4, r5, r6, lr}
 8003128:	4604      	mov	r4, r0
 800312a:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 800312c:	f7fe fe7c 	bl	8001e28 <HAL_GetTick>
 8003130:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003132:	6823      	ldr	r3, [r4, #0]
 8003134:	699b      	ldr	r3, [r3, #24]
 8003136:	069a      	lsls	r2, r3, #26
 8003138:	d419      	bmi.n	800316e <I2C_WaitOnSTOPFlagUntilTimeout+0x48>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
 800313a:	4620      	mov	r0, r4
 800313c:	4629      	mov	r1, r5
 800313e:	f7ff fee7 	bl	8002f10 <I2C_IsAcknowledgeFailed>
 8003142:	b9b0      	cbnz	r0, 8003172 <I2C_WaitOnSTOPFlagUntilTimeout+0x4c>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003144:	b96d      	cbnz	r5, 8003162 <I2C_WaitOnSTOPFlagUntilTimeout+0x3c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003146:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 800314a:	f043 0320 	orr.w	r3, r3, #32
 800314e:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
      hi2c->State= HAL_I2C_STATE_READY;
 8003152:	2301      	movs	r3, #1
 8003154:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003158:	2300      	movs	r3, #0
 800315a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800315e:	2003      	movs	r0, #3
 8003160:	bd70      	pop	{r4, r5, r6, pc}
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003162:	f7fe fe61 	bl	8001e28 <HAL_GetTick>
 8003166:	1b80      	subs	r0, r0, r6
 8003168:	42a8      	cmp	r0, r5
 800316a:	d9e2      	bls.n	8003132 <I2C_WaitOnSTOPFlagUntilTimeout+0xc>
 800316c:	e7eb      	b.n	8003146 <I2C_WaitOnSTOPFlagUntilTimeout+0x20>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800316e:	2000      	movs	r0, #0
 8003170:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c, Timeout) != HAL_OK)
    {
      return HAL_ERROR;
 8003172:	2001      	movs	r0, #1

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 8003174:	bd70      	pop	{r4, r5, r6, pc}

08003176 <HAL_I2C_MspInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8003176:	4770      	bx	lr

08003178 <HAL_I2C_Init>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{ 
 8003178:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 800317a:	4604      	mov	r4, r0
 800317c:	2800      	cmp	r0, #0
 800317e:	d041      	beq.n	8003204 <HAL_I2C_Init+0x8c>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8003180:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8003184:	b90b      	cbnz	r3, 800318a <HAL_I2C_Init+0x12>
  {
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003186:	f7ff fff6 	bl	8003176 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800318a:	2302      	movs	r3, #2
 800318c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003190:	6823      	ldr	r3, [r4, #0]
 8003192:	68e1      	ldr	r1, [r4, #12]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	f022 0201 	bic.w	r2, r2, #1
 800319a:	601a      	str	r2, [r3, #0]
  
  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800319c:	6862      	ldr	r2, [r4, #4]
 800319e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031a2:	611a      	str	r2, [r3, #16]
  
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80031a4:	689a      	ldr	r2, [r3, #8]
 80031a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031aa:	609a      	str	r2, [r3, #8]
  if(hi2c->Init.OwnAddress1 != 0)
 80031ac:	68a2      	ldr	r2, [r4, #8]
 80031ae:	b142      	cbz	r2, 80031c2 <HAL_I2C_Init+0x4a>
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80031b0:	2901      	cmp	r1, #1
 80031b2:	d103      	bne.n	80031bc <HAL_I2C_Init+0x44>
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80031b4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031b8:	609a      	str	r2, [r3, #8]
 80031ba:	e007      	b.n	80031cc <HAL_I2C_Init+0x54>
    }
    else /* I2C_ADDRESSINGMODE_10BIT */
    {
      hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80031bc:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80031c0:	609a      	str	r2, [r3, #8]
    }
  }
  
  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80031c2:	2902      	cmp	r1, #2
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80031c4:	bf04      	itt	eq
 80031c6:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 80031ca:	605a      	streq	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80031cc:	685a      	ldr	r2, [r3, #4]
  
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80031ce:	6961      	ldr	r1, [r4, #20]
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80031d0:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80031d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80031d8:	605a      	str	r2, [r3, #4]
  
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80031da:	6922      	ldr	r2, [r4, #16]
 80031dc:	4311      	orrs	r1, r2
 80031de:	69a2      	ldr	r2, [r4, #24]
 80031e0:	ea41 2202 	orr.w	r2, r1, r2, lsl #8
 80031e4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80031e6:	6a21      	ldr	r1, [r4, #32]
 80031e8:	69e2      	ldr	r2, [r4, #28]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	601a      	str	r2, [r3, #0]
  
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	f042 0201 	orr.w	r2, r2, #1
 80031f4:	601a      	str	r2, [r3, #0]
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031f6:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 80031f8:	2301      	movs	r3, #1
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
  
  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031fa:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
  hi2c->State = HAL_I2C_STATE_READY;
 80031fe:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  return HAL_OK;
 8003202:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{ 
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8003204:	2001      	movs	r0, #1
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
  
  return HAL_OK;
}
 8003206:	bd10      	pop	{r4, pc}

08003208 <HAL_I2C_MspDeInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
 __weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8003208:	4770      	bx	lr

0800320a <HAL_I2C_DeInit>:
  * @param  hi2c : Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800320a:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 800320c:	4604      	mov	r4, r0
 800320e:	b188      	cbz	r0, 8003234 <HAL_I2C_DeInit+0x2a>
  }
  
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003210:	2302      	movs	r3, #2
 8003212:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
  
  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8003216:	6803      	ldr	r3, [r0, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	f022 0201 	bic.w	r2, r2, #1
 800321e:	601a      	str	r2, [r3, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8003220:	f7ff fff2 	bl	8003208 <HAL_I2C_MspDeInit>
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003224:	2000      	movs	r0, #0
 8003226:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36
  hi2c->State = HAL_I2C_STATE_RESET;
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800322a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
  
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_RESET;
 800322e:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);

  return HAL_OK;
 8003232:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8003234:	2001      	movs	r0, #1
  
  /* Release Lock */
  __HAL_UNLOCK(hi2c);

  return HAL_OK;
}
 8003236:	bd10      	pop	{r4, pc}

08003238 <HAL_I2C_Mem_Write>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003238:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 800323c:	f890 a035 	ldrb.w	sl, [r0, #53]	; 0x35
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003240:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8003244:	f8bd 502c 	ldrh.w	r5, [sp, #44]	; 0x2c
 8003248:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 800324c:	fa5f fa8a 	uxtb.w	sl, sl
 8003250:	f1ba 0f01 	cmp.w	sl, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003254:	4604      	mov	r4, r0
 8003256:	460f      	mov	r7, r1
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003258:	d164      	bne.n	8003324 <HAL_I2C_Mem_Write+0xec>
  { 
    if((pData == NULL) || (Size == 0)) 
 800325a:	f1b8 0f00 	cmp.w	r8, #0
 800325e:	d101      	bne.n	8003264 <HAL_I2C_Mem_Write+0x2c>
    {
      return  HAL_ERROR;                                    
 8003260:	2001      	movs	r0, #1
 8003262:	e062      	b.n	800332a <HAL_I2C_Mem_Write+0xf2>
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  { 
    if((pData == NULL) || (Size == 0)) 
 8003264:	2d00      	cmp	r5, #0
 8003266:	d0fb      	beq.n	8003260 <HAL_I2C_Mem_Write+0x28>
    {
      return  HAL_ERROR;                                    
    }

    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003268:	6806      	ldr	r6, [r0, #0]
 800326a:	69b6      	ldr	r6, [r6, #24]
 800326c:	f416 4600 	ands.w	r6, r6, #32768	; 0x8000
 8003270:	d158      	bne.n	8003324 <HAL_I2C_Mem_Write+0xec>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003272:	f890 c034 	ldrb.w	ip, [r0, #52]	; 0x34
 8003276:	f1bc 0f01 	cmp.w	ip, #1
 800327a:	d053      	beq.n	8003324 <HAL_I2C_Mem_Write+0xec>
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
 800327c:	f04f 0e52 	mov.w	lr, #82	; 0x52
 8003280:	f880 e035 	strb.w	lr, [r0, #53]	; 0x35
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003284:	f880 a034 	strb.w	sl, [r0, #52]	; 0x34
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003288:	f880 6036 	strb.w	r6, [r0, #54]	; 0x36
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 800328c:	f8cd 9000 	str.w	r9, [sp]
 8003290:	f7ff fee4 	bl	800305c <I2C_RequestMemoryWrite>
 8003294:	b120      	cbz	r0, 80032a0 <HAL_I2C_Mem_Write+0x68>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003296:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800329a:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
 800329e:	e031      	b.n	8003304 <HAL_I2C_Mem_Write+0xcc>

    /* Set NBYTES to write and reload if size > 255 */
    /* Size > 255, need to set RELOAD bit */
    if(Size > 255)
    {
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80032a0:	9000      	str	r0, [sp, #0]
        {
          return HAL_TIMEOUT;
        }

        
        if(Size > 255)
 80032a2:	2dff      	cmp	r5, #255	; 0xff
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80032a4:	4620      	mov	r0, r4
 80032a6:	4639      	mov	r1, r7
        {
          return HAL_TIMEOUT;
        }

        
        if(Size > 255)
 80032a8:	d81c      	bhi.n	80032e4 <HAL_I2C_Mem_Write+0xac>
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      Sizetmp = 255;
    }
    else
    {
      I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80032aa:	b2ea      	uxtb	r2, r5
 80032ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032b0:	f7ff fe1c 	bl	8002eec <I2C_TransferConfig>
      Sizetmp = Size;
 80032b4:	462e      	mov	r6, r5
    }
    
    do
    {
      /* Wait until TXIS flag is set */
      if(I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80032b6:	4620      	mov	r0, r4
 80032b8:	4649      	mov	r1, r9
 80032ba:	f7ff fea5 	bl	8003008 <I2C_WaitOnTXISFlagUntilTimeout>
 80032be:	b9f8      	cbnz	r0, 8003300 <HAL_I2C_Mem_Write+0xc8>
          return HAL_TIMEOUT;
        }
      }
     
      /* Write data to DR */
      hi2c->Instance->TXDR = (*pData++);
 80032c0:	6823      	ldr	r3, [r4, #0]
 80032c2:	f818 2b01 	ldrb.w	r2, [r8], #1
      Sizetmp--;
      Size--;
 80032c6:	3d01      	subs	r5, #1

      if((Sizetmp == 0)&&(Size!=0))
 80032c8:	3e01      	subs	r6, #1
          return HAL_TIMEOUT;
        }
      }
     
      /* Write data to DR */
      hi2c->Instance->TXDR = (*pData++);
 80032ca:	629a      	str	r2, [r3, #40]	; 0x28
      Sizetmp--;
      Size--;
 80032cc:	b2ad      	uxth	r5, r5

      if((Sizetmp == 0)&&(Size!=0))
 80032ce:	d110      	bne.n	80032f2 <HAL_I2C_Mem_Write+0xba>
 80032d0:	b18d      	cbz	r5, 80032f6 <HAL_I2C_Mem_Write+0xbe>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 80032d2:	4620      	mov	r0, r4
 80032d4:	2180      	movs	r1, #128	; 0x80
 80032d6:	4632      	mov	r2, r6
 80032d8:	464b      	mov	r3, r9
 80032da:	f7ff fe61 	bl	8002fa0 <I2C_WaitOnFlagUntilTimeout>
 80032de:	bb18      	cbnz	r0, 8003328 <HAL_I2C_Mem_Write+0xf0>
        }

        
        if(Size > 255)
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80032e0:	9600      	str	r6, [sp, #0]
 80032e2:	e7de      	b.n	80032a2 <HAL_I2C_Mem_Write+0x6a>
 80032e4:	22ff      	movs	r2, #255	; 0xff
 80032e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80032ea:	f7ff fdff 	bl	8002eec <I2C_TransferConfig>
          Sizetmp = 255;
 80032ee:	26ff      	movs	r6, #255	; 0xff
 80032f0:	e7e1      	b.n	80032b6 <HAL_I2C_Mem_Write+0x7e>
          I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
          Sizetmp = Size;
        }
      }
      
    }while(Size > 0);
 80032f2:	2d00      	cmp	r5, #0
 80032f4:	d1df      	bne.n	80032b6 <HAL_I2C_Mem_Write+0x7e>
    
    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, I2C_TIMEOUT_STOPF) != HAL_OK)
 80032f6:	4620      	mov	r0, r4
 80032f8:	2119      	movs	r1, #25
 80032fa:	f7ff ff14 	bl	8003126 <I2C_WaitOnSTOPFlagUntilTimeout>
 80032fe:	b120      	cbz	r0, 800330a <HAL_I2C_Mem_Write+0xd2>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003300:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 8003304:	2b04      	cmp	r3, #4
 8003306:	d10f      	bne.n	8003328 <HAL_I2C_Mem_Write+0xf0>
 8003308:	e7aa      	b.n	8003260 <HAL_I2C_Mem_Write+0x28>
        return HAL_TIMEOUT;
      }
    }
    
    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800330a:	6823      	ldr	r3, [r4, #0]
 800330c:	2220      	movs	r2, #32
 800330e:	61da      	str	r2, [r3, #28]
  	
    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 8003310:	6859      	ldr	r1, [r3, #4]
 8003312:	4a07      	ldr	r2, [pc, #28]	; (8003330 <HAL_I2C_Mem_Write+0xf8>)
 8003314:	400a      	ands	r2, r1
 8003316:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY; 	  
 8003318:	2301      	movs	r3, #1
 800331a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800331e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    
    return HAL_OK;
 8003322:	e002      	b.n	800332a <HAL_I2C_Mem_Write+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8003324:	2002      	movs	r0, #2
 8003326:	e000      	b.n	800332a <HAL_I2C_Mem_Write+0xf2>
      if((Sizetmp == 0)&&(Size!=0))
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
 8003328:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_BUSY;
  }
}
 800332a:	b002      	add	sp, #8
 800332c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003330:	fe00e800 	.word	0xfe00e800

08003334 <HAL_I2C_Mem_Read>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003334:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003338:	f890 a035 	ldrb.w	sl, [r0, #53]	; 0x35
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800333c:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 8003340:	f8bd 502c 	ldrh.w	r5, [sp, #44]	; 0x2c
 8003344:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003348:	fa5f fa8a 	uxtb.w	sl, sl
 800334c:	f1ba 0f01 	cmp.w	sl, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003350:	4604      	mov	r4, r0
 8003352:	460f      	mov	r7, r1
  uint32_t Sizetmp = 0;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
 8003354:	d16c      	bne.n	8003430 <HAL_I2C_Mem_Read+0xfc>
  {    
    if((pData == NULL) || (Size == 0)) 
 8003356:	f1b8 0f00 	cmp.w	r8, #0
 800335a:	d101      	bne.n	8003360 <HAL_I2C_Mem_Read+0x2c>
    {
      return  HAL_ERROR;                                    
 800335c:	2001      	movs	r0, #1
 800335e:	e068      	b.n	8003432 <HAL_I2C_Mem_Read+0xfe>
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
  
  if(hi2c->State == HAL_I2C_STATE_READY)
  {    
    if((pData == NULL) || (Size == 0)) 
 8003360:	2d00      	cmp	r5, #0
 8003362:	d0fb      	beq.n	800335c <HAL_I2C_Mem_Read+0x28>
    {
      return  HAL_ERROR;                                    
    }

    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003364:	6806      	ldr	r6, [r0, #0]
 8003366:	69b6      	ldr	r6, [r6, #24]
 8003368:	f416 4600 	ands.w	r6, r6, #32768	; 0x8000
 800336c:	d160      	bne.n	8003430 <HAL_I2C_Mem_Read+0xfc>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800336e:	f890 c034 	ldrb.w	ip, [r0, #52]	; 0x34
 8003372:	f1bc 0f01 	cmp.w	ip, #1
 8003376:	d05b      	beq.n	8003430 <HAL_I2C_Mem_Read+0xfc>
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_RX;
 8003378:	f04f 0e62 	mov.w	lr, #98	; 0x62
 800337c:	f880 e035 	strb.w	lr, [r0, #53]	; 0x35
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003380:	f880 a034 	strb.w	sl, [r0, #52]	; 0x34
    
    hi2c->State = HAL_I2C_STATE_MEM_BUSY_RX;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003384:	f880 6036 	strb.w	r6, [r0, #54]	; 0x36
    
    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8003388:	f8cd 9000 	str.w	r9, [sp]
 800338c:	f7ff fe99 	bl	80030c2 <I2C_RequestMemoryRead>
 8003390:	b120      	cbz	r0, 800339c <HAL_I2C_Mem_Read+0x68>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003392:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003396:	f884 6034 	strb.w	r6, [r4, #52]	; 0x34
 800339a:	e038      	b.n	800340e <HAL_I2C_Mem_Read+0xda>
 800339c:	f44f 5310 	mov.w	r3, #9216	; 0x2400
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if size > 255 and generate RESTART */
    /* Size > 255, need to set RELOAD bit */
    if(Size > 255)
 80033a0:	2dff      	cmp	r5, #255	; 0xff
    {
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80033a2:	9300      	str	r3, [sp, #0]
 80033a4:	4620      	mov	r0, r4
 80033a6:	4639      	mov	r1, r7
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
 80033a8:	d821      	bhi.n	80033ee <HAL_I2C_Mem_Read+0xba>
      I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
      Sizetmp = 255;
    }
    else
    {
      I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80033aa:	b2ea      	uxtb	r2, r5
 80033ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80033b0:	f7ff fd9c 	bl	8002eec <I2C_TransferConfig>
      Sizetmp = Size;
 80033b4:	462e      	mov	r6, r5
    }
    
    do
    {  
      /* Wait until RXNE flag is set */
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout) != HAL_OK)      
 80033b6:	4620      	mov	r0, r4
 80033b8:	2104      	movs	r1, #4
 80033ba:	2200      	movs	r2, #0
 80033bc:	464b      	mov	r3, r9
 80033be:	f7ff fdef 	bl	8002fa0 <I2C_WaitOnFlagUntilTimeout>
 80033c2:	bb30      	cbnz	r0, 8003412 <HAL_I2C_Mem_Read+0xde>
      {
        return HAL_TIMEOUT;
      }
          
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;
 80033c4:	6823      	ldr	r3, [r4, #0]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   
 80033c8:	3d01      	subs	r5, #1

      if((Sizetmp == 0)&&(Size!=0))
 80033ca:	3e01      	subs	r6, #1
      {
        return HAL_TIMEOUT;
      }
          
      /* Read data from RXDR */
      (*pData++) = hi2c->Instance->RXDR;
 80033cc:	f808 3b01 	strb.w	r3, [r8], #1

      /* Decrement the Size counter */
      Sizetmp--;
      Size--;   
 80033d0:	b2ad      	uxth	r5, r5

      if((Sizetmp == 0)&&(Size!=0))
 80033d2:	d113      	bne.n	80033fc <HAL_I2C_Mem_Read+0xc8>
 80033d4:	b1a5      	cbz	r5, 8003400 <HAL_I2C_Mem_Read+0xcc>
      {
        /* Wait until TCR flag is set */
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
 80033d6:	4620      	mov	r0, r4
 80033d8:	2180      	movs	r1, #128	; 0x80
 80033da:	4632      	mov	r2, r6
 80033dc:	464b      	mov	r3, r9
 80033de:	f7ff fddf 	bl	8002fa0 <I2C_WaitOnFlagUntilTimeout>
 80033e2:	b9b0      	cbnz	r0, 8003412 <HAL_I2C_Mem_Read+0xde>
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80033e4:	9600      	str	r6, [sp, #0]
 80033e6:	4620      	mov	r0, r4
 80033e8:	4639      	mov	r1, r7
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout) != HAL_OK)      
        {
          return HAL_TIMEOUT;
        }
        
        if(Size > 255)
 80033ea:	2dff      	cmp	r5, #255	; 0xff
 80033ec:	e7dc      	b.n	80033a8 <HAL_I2C_Mem_Read+0x74>
        {
          I2C_TransferConfig(hi2c,DevAddress,255, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80033ee:	22ff      	movs	r2, #255	; 0xff
 80033f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80033f4:	f7ff fd7a 	bl	8002eec <I2C_TransferConfig>
          Sizetmp = 255;
 80033f8:	26ff      	movs	r6, #255	; 0xff
 80033fa:	e7dc      	b.n	80033b6 <HAL_I2C_Mem_Read+0x82>
          I2C_TransferConfig(hi2c,DevAddress,Size, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
          Sizetmp = Size;
        }
      }

    }while(Size > 0);
 80033fc:	2d00      	cmp	r5, #0
 80033fe:	d1da      	bne.n	80033b6 <HAL_I2C_Mem_Read+0x82>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */ 
    if(I2C_WaitOnSTOPFlagUntilTimeout(hi2c, I2C_TIMEOUT_STOPF) != HAL_OK)
 8003400:	4620      	mov	r0, r4
 8003402:	2119      	movs	r1, #25
 8003404:	f7ff fe8f 	bl	8003126 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003408:	b128      	cbz	r0, 8003416 <HAL_I2C_Mem_Read+0xe2>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800340a:	f894 3036 	ldrb.w	r3, [r4, #54]	; 0x36
 800340e:	2b04      	cmp	r3, #4
 8003410:	d0a4      	beq.n	800335c <HAL_I2C_Mem_Read+0x28>
      {
        return HAL_ERROR;
      }
      else
      {
        return HAL_TIMEOUT;
 8003412:	2003      	movs	r0, #3
 8003414:	e00d      	b.n	8003432 <HAL_I2C_Mem_Read+0xfe>
      }
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003416:	6823      	ldr	r3, [r4, #0]
 8003418:	2220      	movs	r2, #32
 800341a:	61da      	str	r2, [r3, #28]
  	
    /* Clear Configuration Register 2 */
    __HAL_I2C_RESET_CR2(hi2c);
 800341c:	6859      	ldr	r1, [r3, #4]
 800341e:	4a06      	ldr	r2, [pc, #24]	; (8003438 <HAL_I2C_Mem_Read+0x104>)
 8003420:	400a      	ands	r2, r1
 8003422:	605a      	str	r2, [r3, #4]
    
    hi2c->State = HAL_I2C_STATE_READY;
 8003424:	2301      	movs	r3, #1
 8003426:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800342a:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
    
    return HAL_OK;
 800342e:	e000      	b.n	8003432 <HAL_I2C_Mem_Read+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003430:	2002      	movs	r0, #2
  }
}
 8003432:	b002      	add	sp, #8
 8003434:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003438:	fe00e800 	.word	0xfe00e800

0800343c <HAL_I2C_GetState>:
  * @param  hi2c : I2C handle
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
  return hi2c->State;
 800343c:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8003440:	4770      	bx	lr

08003442 <SPI_WaitFlagStateUntilTimeout>:
  * @param State : flag state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 8003442:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003446:	4604      	mov	r4, r0
 8003448:	460f      	mov	r7, r1
 800344a:	4616      	mov	r6, r2
 800344c:	461d      	mov	r5, r3
  uint32_t tickstart = HAL_GetTick();
 800344e:	f7fe fceb 	bl	8001e28 <HAL_GetTick>
 8003452:	4680      	mov	r8, r0
     
  while((hspi->Instance->SR & Flag) != State)
 8003454:	6822      	ldr	r2, [r4, #0]
 8003456:	6893      	ldr	r3, [r2, #8]
 8003458:	403b      	ands	r3, r7
 800345a:	42b3      	cmp	r3, r6
 800345c:	d033      	beq.n	80034c6 <SPI_WaitFlagStateUntilTimeout+0x84>
  {
    if(Timeout != HAL_MAX_DELAY)
 800345e:	1c6b      	adds	r3, r5, #1
 8003460:	d0f9      	beq.n	8003456 <SPI_WaitFlagStateUntilTimeout+0x14>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003462:	b94d      	cbnz	r5, 8003478 <SPI_WaitFlagStateUntilTimeout+0x36>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003464:	6823      	ldr	r3, [r4, #0]
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800346c:	605a      	str	r2, [r3, #4]
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800346e:	6862      	ldr	r2, [r4, #4]
 8003470:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8003474:	d112      	bne.n	800349c <SPI_WaitFlagStateUntilTimeout+0x5a>
 8003476:	e006      	b.n	8003486 <SPI_WaitFlagStateUntilTimeout+0x44>
     
  while((hspi->Instance->SR & Flag) != State)
  {
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003478:	f7fe fcd6 	bl	8001e28 <HAL_GetTick>
 800347c:	ebc8 0000 	rsb	r0, r8, r0
 8003480:	42a8      	cmp	r0, r5
 8003482:	d9e7      	bls.n	8003454 <SPI_WaitFlagStateUntilTimeout+0x12>
 8003484:	e7ee      	b.n	8003464 <SPI_WaitFlagStateUntilTimeout+0x22>
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003486:	68a2      	ldr	r2, [r4, #8]
 8003488:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800348c:	d002      	beq.n	8003494 <SPI_WaitFlagStateUntilTimeout+0x52>
 800348e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8003492:	d103      	bne.n	800349c <SPI_WaitFlagStateUntilTimeout+0x5a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800349a:	601a      	str	r2, [r3, #0]
        }
        
        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 800349c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800349e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80034a2:	d107      	bne.n	80034b4 <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          __HAL_SPI_RESET_CRC(hspi);
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034aa:	601a      	str	r2, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034b2:	601a      	str	r2, [r3, #0]
        }
        
        hspi->State= HAL_SPI_STATE_READY;
 80034b4:	2301      	movs	r3, #1
 80034b6:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80034ba:	2300      	movs	r3, #0
 80034bc:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 80034c0:	2003      	movs	r0, #3
 80034c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;      
 80034c6:	2000      	movs	r0, #0
}
 80034c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080034cc <SPI_WaitFifoStateUntilTimeout>:
  * @param State: Fifo state to check
  * @param Timeout : Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout)
{
 80034cc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80034d0:	4604      	mov	r4, r0
 80034d2:	460f      	mov	r7, r1
 80034d4:	4616      	mov	r6, r2
 80034d6:	461d      	mov	r5, r3
  __IO uint8_t tmpreg __attribute((unused));
  uint32_t tickstart = HAL_GetTick();
 80034d8:	f7fe fca6 	bl	8001e28 <HAL_GetTick>
 80034dc:	4680      	mov	r8, r0

  while((hspi->Instance->SR & Flag) != State)
 80034de:	6823      	ldr	r3, [r4, #0]
 80034e0:	689a      	ldr	r2, [r3, #8]
 80034e2:	403a      	ands	r2, r7
 80034e4:	42b2      	cmp	r2, r6
 80034e6:	d03a      	beq.n	800355e <SPI_WaitFifoStateUntilTimeout+0x92>
  {
    if((Flag == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80034e8:	f5b7 6fc0 	cmp.w	r7, #1536	; 0x600
 80034ec:	d104      	bne.n	80034f8 <SPI_WaitFifoStateUntilTimeout+0x2c>
 80034ee:	b91e      	cbnz	r6, 80034f8 <SPI_WaitFifoStateUntilTimeout+0x2c>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
 80034f0:	7b1a      	ldrb	r2, [r3, #12]
 80034f2:	b2d2      	uxtb	r2, r2
 80034f4:	f88d 2007 	strb.w	r2, [sp, #7]
    }
    if(Timeout != HAL_MAX_DELAY)
 80034f8:	1c6a      	adds	r2, r5, #1
 80034fa:	d0f1      	beq.n	80034e0 <SPI_WaitFifoStateUntilTimeout+0x14>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80034fc:	b94d      	cbnz	r5, 8003512 <SPI_WaitFifoStateUntilTimeout+0x46>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80034fe:	6823      	ldr	r3, [r4, #0]
 8003500:	685a      	ldr	r2, [r3, #4]
 8003502:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003506:	605a      	str	r2, [r3, #4]
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003508:	6862      	ldr	r2, [r4, #4]
 800350a:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 800350e:	d112      	bne.n	8003536 <SPI_WaitFifoStateUntilTimeout+0x6a>
 8003510:	e006      	b.n	8003520 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      tmpreg = *((__IO uint8_t*)&hspi->Instance->DR);
    }
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8003512:	f7fe fc89 	bl	8001e28 <HAL_GetTick>
 8003516:	ebc8 0000 	rsb	r0, r8, r0
 800351a:	42a8      	cmp	r0, r5
 800351c:	d9df      	bls.n	80034de <SPI_WaitFifoStateUntilTimeout+0x12>
 800351e:	e7ee      	b.n	80034fe <SPI_WaitFifoStateUntilTimeout+0x32>
        and slave for their respective CRC calculation */
        
        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
        
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003520:	68a2      	ldr	r2, [r4, #8]
 8003522:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8003526:	d002      	beq.n	800352e <SPI_WaitFifoStateUntilTimeout+0x62>
 8003528:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 800352c:	d103      	bne.n	8003536 <SPI_WaitFifoStateUntilTimeout+0x6a>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800352e:	681a      	ldr	r2, [r3, #0]
 8003530:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003534:	601a      	str	r2, [r3, #0]
        }
        
        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 8003536:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003538:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800353c:	d107      	bne.n	800354e <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          __HAL_SPI_RESET_CRC(hspi);
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003544:	601a      	str	r2, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800354c:	601a      	str	r2, [r3, #0]
        }
        
        hspi->State = HAL_SPI_STATE_READY;
 800354e:	2301      	movs	r3, #1
 8003550:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
        
        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003554:	2300      	movs	r3, #0
 8003556:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 800355a:	2003      	movs	r0, #3
 800355c:	e000      	b.n	8003560 <SPI_WaitFifoStateUntilTimeout+0x94>
        return HAL_TIMEOUT;
      }
    }
  }
  
  return HAL_OK;      
 800355e:	2000      	movs	r0, #0
}
 8003560:	b002      	add	sp, #8
 8003562:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003566 <SPI_EndRxTxTransaction>:
  * @brief This function handles the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 8003566:	b538      	push	{r3, r4, r5, lr}
 8003568:	460d      	mov	r5, r1
  /* Procedure to check the transaction complete */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 800356a:	2200      	movs	r2, #0
 800356c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003570:	462b      	mov	r3, r5
  * @brief This function handles the check of the RXTX or TX transaction complete.
  * @param hspi: SPI handle
  * @param Timeout : Timeout duration
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout)
{
 8003572:	4604      	mov	r4, r0
  /* Procedure to check the transaction complete */
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout) != HAL_OK)
 8003574:	f7ff ffaa 	bl	80034cc <SPI_WaitFifoStateUntilTimeout>
 8003578:	4602      	mov	r2, r0
 800357a:	b968      	cbnz	r0, 8003598 <SPI_EndRxTxTransaction+0x32>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout) != HAL_OK)
 800357c:	4620      	mov	r0, r4
 800357e:	2180      	movs	r1, #128	; 0x80
 8003580:	462b      	mov	r3, r5
 8003582:	f7ff ff5e 	bl	8003442 <SPI_WaitFlagStateUntilTimeout>
 8003586:	4602      	mov	r2, r0
 8003588:	b930      	cbnz	r0, 8003598 <SPI_EndRxTxTransaction+0x32>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
    return HAL_TIMEOUT;
  }
  if(SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout) != HAL_OK)
 800358a:	4620      	mov	r0, r4
 800358c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003590:	462b      	mov	r3, r5
 8003592:	f7ff ff9b 	bl	80034cc <SPI_WaitFifoStateUntilTimeout>
 8003596:	b130      	cbz	r0, 80035a6 <SPI_EndRxTxTransaction+0x40>
  {
    hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 8003598:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 800359c:	f043 0320 	orr.w	r3, r3, #32
 80035a0:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
    return HAL_TIMEOUT;
 80035a4:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 80035a6:	bd38      	pop	{r3, r4, r5, pc}

080035a8 <HAL_SPI_MspInit>:
  * @brief SPI MSP Init
  * @param hspi: SPI handle
  * @retval None
  */
 __weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 80035a8:	4770      	bx	lr

080035aa <HAL_SPI_Init>:
  *         in the SPI_InitTypeDef and create the associated handle.
  * @param  hspi: SPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80035aa:	b570      	push	{r4, r5, r6, lr}
  uint32_t frxth;
  
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 80035ac:	4604      	mov	r4, r0
 80035ae:	2800      	cmp	r0, #0
 80035b0:	d04b      	beq.n	800364a <HAL_SPI_Init+0xa0>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  
  hspi->State = HAL_SPI_STATE_BUSY;
 80035b2:	2302      	movs	r3, #2
 80035b4:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
 80035b8:	f7ff fff6 	bl	80035a8 <HAL_SPI_MspInit>
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035bc:	6823      	ldr	r3, [r4, #0]
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035be:	68e1      	ldr	r1, [r4, #12]
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035c0:	681a      	ldr	r2, [r3, #0]
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035c2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
  
  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_SPI_MspInit(hspi);
  
  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80035c6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035ca:	601a      	str	r2, [r3, #0]
 80035cc:	f04f 0000 	mov.w	r0, #0
  
  /* Align by default the rs fifo threshold on the data size */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035d0:	d903      	bls.n	80035da <HAL_SPI_Init+0x30>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80035d2:	4602      	mov	r2, r0
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }
  
  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
 80035d4:	f5b1 6f70 	cmp.w	r1, #3840	; 0xf00
 80035d8:	e001      	b.n	80035de <HAL_SPI_Init+0x34>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80035da:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  
  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if(( hspi->Init.DataSize != SPI_DATASIZE_16BIT ) && ( hspi->Init.DataSize != SPI_DATASIZE_8BIT ))
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80035de:	bf18      	it	ne
 80035e0:	62a0      	strne	r0, [r4, #40]	; 0x28
  }
  
  /* Align the CRC Length on the data size */
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 80035e2:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80035e4:	b928      	cbnz	r0, 80035f2 <HAL_SPI_Init+0x48>
  {
    /* CRC Lengtht aligned on the data size : value set by default */
    if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80035e6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 80035ea:	bf8c      	ite	hi
 80035ec:	2002      	movhi	r0, #2
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 80035ee:	2001      	movls	r0, #1
 80035f0:	6320      	str	r0, [r4, #48]	; 0x30
  }
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
 80035f2:	6865      	ldr	r5, [r4, #4]
 80035f4:	68a6      	ldr	r6, [r4, #8]
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 80035f6:	69a0      	ldr	r0, [r4, #24]
  }
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
 80035f8:	432e      	orrs	r6, r5
 80035fa:	6925      	ldr	r5, [r4, #16]
 80035fc:	432e      	orrs	r6, r5
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 80035fe:	6965      	ldr	r5, [r4, #20]
 8003600:	432e      	orrs	r6, r5
 8003602:	69e5      	ldr	r5, [r4, #28]
 8003604:	432e      	orrs	r6, r5
 8003606:	6a25      	ldr	r5, [r4, #32]
 8003608:	432e      	orrs	r6, r5
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 800360a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800360c:	4335      	orrs	r5, r6
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
 800360e:	f400 7600 	and.w	r6, r0, #512	; 0x200
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
 8003612:	4335      	orrs	r5, r6
  }
  
  /*---------------------------- SPIx CR1 & CR2 Configuration ------------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */
  hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction | 
 8003614:	601d      	str	r5, [r3, #0]
                         hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                         hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation);
  
  if( hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8003616:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8003618:	2d02      	cmp	r5, #2
 800361a:	d103      	bne.n	8003624 <HAL_SPI_Init+0x7a>
  {
    hspi->Instance->CR1|= SPI_CR1_CRCL;
 800361c:	681d      	ldr	r5, [r3, #0]
 800361e:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
 8003622:	601d      	str	r5, [r3, #0]
  }
  
  /* Configure : NSS management */
  /* Configure : Rx Fifo Threshold */
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 8003624:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8003626:	4329      	orrs	r1, r5
 8003628:	6b65      	ldr	r5, [r4, #52]	; 0x34
 800362a:	0c00      	lsrs	r0, r0, #16
 800362c:	430d      	orrs	r5, r1
 800362e:	f000 0004 	and.w	r0, r0, #4
 8003632:	4305      	orrs	r5, r0
                         hspi->Init.DataSize ) | frxth;
 8003634:	432a      	orrs	r2, r5
    hspi->Instance->CR1|= SPI_CR1_CRCL;
  }
  
  /* Configure : NSS management */
  /* Configure : Rx Fifo Threshold */
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
 8003636:	605a      	str	r2, [r3, #4]
                         hspi->Init.DataSize ) | frxth;
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 8003638:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800363a:	2000      	movs	r0, #0
  hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode | hspi->Init.NSSPMode |
                         hspi->Init.DataSize ) | frxth;
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 800363c:	611a      	str	r2, [r3, #16]
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State= HAL_SPI_STATE_READY;
 800363e:	2301      	movs	r3, #1
  
  /*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Configure : CRC Polynomial */
  hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003640:	f884 005e 	strb.w	r0, [r4, #94]	; 0x5e
  hspi->State= HAL_SPI_STATE_READY;
 8003644:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  
  return HAL_OK;
 8003648:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t frxth;
  
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  { 
    return HAL_ERROR;
 800364a:	2001      	movs	r0, #1
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State= HAL_SPI_STATE_READY;
  
  return HAL_OK;
}
 800364c:	bd70      	pop	{r4, r5, r6, pc}

0800364e <HAL_SPI_MspDeInit>:
  * @brief SPI MSP DeInit
  * @param hspi: SPI handle
  * @retval None
  */
 __weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)
{
 800364e:	4770      	bx	lr

08003650 <HAL_SPI_DeInit>:
  * @brief  DeInitializes the SPI peripheral 
  * @param  hspi: SPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8003650:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8003652:	4604      	mov	r4, r0
 8003654:	b188      	cbz	r0, 800367a <HAL_SPI_DeInit+0x2a>
  {
     return HAL_ERROR;
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003656:	2302      	movs	r3, #2
 8003658:	f880 305d 	strb.w	r3, [r0, #93]	; 0x5d
  
  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800365c:	6803      	ldr	r3, [r0, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003664:	601a      	str	r2, [r3, #0]
  
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8003666:	f7ff fff2 	bl	800364e <HAL_SPI_MspDeInit>
  
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800366a:	2000      	movs	r0, #0
 800366c:	f884 005e 	strb.w	r0, [r4, #94]	; 0x5e
  hspi->State = HAL_SPI_STATE_RESET;
 8003670:	f884 005d 	strb.w	r0, [r4, #93]	; 0x5d
  
  __HAL_UNLOCK(hspi);
 8003674:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
    
  return HAL_OK;
 8003678:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  {
     return HAL_ERROR;
 800367a:	2001      	movs	r0, #1
  hspi->State = HAL_SPI_STATE_RESET;
  
  __HAL_UNLOCK(hspi);
    
  return HAL_OK;
}
 800367c:	bd10      	pop	{r4, pc}

0800367e <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 800367e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __IO uint16_t tmpreg __attribute((unused)) = 0;
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 8003682:	f890 705d 	ldrb.w	r7, [r0, #93]	; 0x5d
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8003686:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  __IO uint16_t tmpreg __attribute((unused)) = 0;
 8003688:	f04f 0b00 	mov.w	fp, #0
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 800368c:	2f01      	cmp	r7, #1
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 800368e:	4604      	mov	r4, r0
 8003690:	4689      	mov	r9, r1
 8003692:	4692      	mov	sl, r2
 8003694:	461e      	mov	r6, r3
  __IO uint16_t tmpreg __attribute((unused)) = 0;
 8003696:	f8ad b006 	strh.w	fp, [sp, #6]
  uint32_t tickstart = 0;
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
 800369a:	d001      	beq.n	80036a0 <HAL_SPI_TransmitReceive+0x22>
  {
    return HAL_BUSY;
 800369c:	2002      	movs	r0, #2
 800369e:	e12d      	b.n	80038fc <HAL_SPI_TransmitReceive+0x27e>
  }
  
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
 80036a0:	2900      	cmp	r1, #0
 80036a2:	f000 8128 	beq.w	80038f6 <HAL_SPI_TransmitReceive+0x278>
 80036a6:	2a00      	cmp	r2, #0
 80036a8:	f000 8125 	beq.w	80038f6 <HAL_SPI_TransmitReceive+0x278>
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	f000 8122 	beq.w	80038f6 <HAL_SPI_TransmitReceive+0x278>
  {
    return HAL_ERROR;
  }

  tickstart = HAL_GetTick();
 80036b2:	f7fe fbb9 	bl	8001e28 <HAL_GetTick>
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 80036b6:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
 80036ba:	2b01      	cmp	r3, #1
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
  {
    return HAL_ERROR;
  }

  tickstart = HAL_GetTick();
 80036bc:	4680      	mov	r8, r0
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 80036be:	d0ed      	beq.n	800369c <HAL_SPI_TransmitReceive+0x1e>
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 80036c0:	2305      	movs	r3, #5
 80036c2:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
  hspi->pTxBuffPtr  = pTxData;
  hspi->TxXferCount = Size;
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 80036c6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  }

  tickstart = HAL_GetTick();
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
 80036c8:	f884 705c 	strb.w	r7, [r4, #92]	; 0x5c
  hspi->pTxBuffPtr  = pTxData;
  hspi->TxXferCount = Size;
  hspi->TxXferSize  = Size; 
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 80036cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
  
  /* Process Locked */
  __HAL_LOCK(hspi); 
  
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036d0:	f884 b05e 	strb.w	fp, [r4, #94]	; 0x5e
  hspi->pRxBuffPtr  = pRxData;
 80036d4:	f8c4 a040 	str.w	sl, [r4, #64]	; 0x40
  hspi->RxXferCount = Size;
 80036d8:	f8a4 6046 	strh.w	r6, [r4, #70]	; 0x46
  hspi->RxXferSize  = Size;
 80036dc:	f8a4 6044 	strh.w	r6, [r4, #68]	; 0x44
  hspi->pTxBuffPtr  = pTxData;
 80036e0:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 80036e4:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferSize  = Size; 
 80036e6:	87a6      	strh	r6, [r4, #60]	; 0x3c
 80036e8:	6822      	ldr	r2, [r4, #0]
  
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 80036ea:	d107      	bne.n	80036fc <HAL_SPI_TransmitReceive+0x7e>
  {
    __HAL_SPI_RESET_CRC(hspi);
 80036ec:	6813      	ldr	r3, [r2, #0]
 80036ee:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80036f2:	6013      	str	r3, [r2, #0]
 80036f4:	6813      	ldr	r3, [r2, #0]
 80036f6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80036fa:	6013      	str	r3, [r2, #0]
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 80036fc:	68e3      	ldr	r3, [r4, #12]
  {
    /* set fiforxthreshold according the reception data lenght: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80036fe:	6851      	ldr	r1, [r2, #4]
  {
    __HAL_SPI_RESET_CRC(hspi);
  }
  
  /* Set the Rx Fido threshold */
  if((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (hspi->RxXferCount > 1))
 8003700:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003704:	d801      	bhi.n	800370a <HAL_SPI_TransmitReceive+0x8c>
 8003706:	2e01      	cmp	r6, #1
 8003708:	d902      	bls.n	8003710 <HAL_SPI_TransmitReceive+0x92>
  {
    /* set fiforxthreshold according the reception data lenght: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800370a:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800370e:	e001      	b.n	8003714 <HAL_SPI_TransmitReceive+0x96>
  }
  else
  {
    /* set fiforxthreshold according the reception data lenght: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003710:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8003714:	6051      	str	r1, [r2, #4]
  }
  
  /* Check if the SPI is already enabled */ 
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8003716:	6811      	ldr	r1, [r2, #0]
 8003718:	064f      	lsls	r7, r1, #25
 800371a:	d403      	bmi.n	8003724 <HAL_SPI_TransmitReceive+0xa6>
  {
    /* Enable SPI peripheral */    
    __HAL_SPI_ENABLE(hspi);
 800371c:	6811      	ldr	r1, [r2, #0]
 800371e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8003722:	6011      	str	r1, [r2, #0]
  }
  
  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003724:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003728:	d93f      	bls.n	80037aa <HAL_SPI_TransmitReceive+0x12c>
  {  
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 800372a:	8fe0      	ldrh	r0, [r4, #62]	; 0x3e
 800372c:	f8b4 1046 	ldrh.w	r1, [r4, #70]	; 0x46
 8003730:	b368      	cbz	r0, 800378e <HAL_SPI_TransmitReceive+0x110>
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 8003732:	6823      	ldr	r3, [r4, #0]
 8003734:	689a      	ldr	r2, [r3, #8]
 8003736:	0796      	lsls	r6, r2, #30
 8003738:	d510      	bpl.n	800375c <HAL_SPI_TransmitReceive+0xde>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800373a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->pTxBuffPtr += sizeof(uint16_t);
        hspi->TxXferCount--;
 800373c:	3801      	subs	r0, #1
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800373e:	f832 6b02 	ldrh.w	r6, [r2], #2
        hspi->pTxBuffPtr += sizeof(uint16_t);
        hspi->TxXferCount--;
 8003742:	b280      	uxth	r0, r0
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
    {
      /* Wait until TXE flag */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003744:	60de      	str	r6, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003746:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->TxXferCount--;
 8003748:	87e0      	strh	r0, [r4, #62]	; 0x3e
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 800374a:	b938      	cbnz	r0, 800375c <HAL_SPI_TransmitReceive+0xde>
 800374c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800374e:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8003752:	d103      	bne.n	800375c <HAL_SPI_TransmitReceive+0xde>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8003754:	681a      	ldr	r2, [r3, #0]
 8003756:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800375a:	601a      	str	r2, [r3, #0]
        } 
      }
      
      /* Wait until RXNE flag */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 800375c:	b169      	cbz	r1, 800377a <HAL_SPI_TransmitReceive+0xfc>
 800375e:	6823      	ldr	r3, [r4, #0]
 8003760:	689a      	ldr	r2, [r3, #8]
 8003762:	07d2      	lsls	r2, r2, #31
 8003764:	d509      	bpl.n	800377a <HAL_SPI_TransmitReceive+0xfc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003766:	68da      	ldr	r2, [r3, #12]
 8003768:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800376a:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800376e:	6423      	str	r3, [r4, #64]	; 0x40
        hspi->RxXferCount--;
 8003770:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003774:	3b01      	subs	r3, #1
 8003776:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
      }
      if(Timeout != HAL_MAX_DELAY)
 800377a:	1c6b      	adds	r3, r5, #1
 800377c:	d0d5      	beq.n	800372a <HAL_SPI_TransmitReceive+0xac>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout)) 
 800377e:	b315      	cbz	r5, 80037c6 <HAL_SPI_TransmitReceive+0x148>
 8003780:	f7fe fb52 	bl	8001e28 <HAL_GetTick>
 8003784:	ebc8 0000 	rsb	r0, r8, r0
 8003788:	42a8      	cmp	r0, r5
 800378a:	d9ce      	bls.n	800372a <HAL_SPI_TransmitReceive+0xac>
 800378c:	e01b      	b.n	80037c6 <HAL_SPI_TransmitReceive+0x148>
  }
  
  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize > SPI_DATASIZE_8BIT)
  {  
    while ((hspi->TxXferCount > 0 ) || (hspi->RxXferCount > 0))
 800378e:	2900      	cmp	r1, #0
 8003790:	d1e4      	bne.n	800375c <HAL_SPI_TransmitReceive+0xde>
      }
    }
  }
  
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
 8003792:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003794:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003798:	f040 808d 	bne.w	80038b6 <HAL_SPI_TransmitReceive+0x238>
 800379c:	e05e      	b.n	800385c <HAL_SPI_TransmitReceive+0x1de>
          hspi->RxXferCount--;
        }
      }
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 800379e:	f7fe fb43 	bl	8001e28 <HAL_GetTick>
 80037a2:	ebc8 0000 	rsb	r0, r8, r0
 80037a6:	42a8      	cmp	r0, r5
 80037a8:	d80d      	bhi.n	80037c6 <HAL_SPI_TransmitReceive+0x148>
    }  
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 80037aa:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d050      	beq.n	8003852 <HAL_SPI_TransmitReceive+0x1d4>
    {
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
 80037b0:	6822      	ldr	r2, [r4, #0]
 80037b2:	6891      	ldr	r1, [r2, #8]
 80037b4:	078f      	lsls	r7, r1, #30
 80037b6:	d40d      	bmi.n	80037d4 <HAL_SPI_TransmitReceive+0x156>
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
      }
            
      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 80037b8:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 80037bc:	bb3a      	cbnz	r2, 800380e <HAL_SPI_TransmitReceive+0x190>
        {
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
          hspi->RxXferCount--;
        }
      }
      if(Timeout != HAL_MAX_DELAY)
 80037be:	1c68      	adds	r0, r5, #1
 80037c0:	d0f3      	beq.n	80037aa <HAL_SPI_TransmitReceive+0x12c>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 80037c2:	2d00      	cmp	r5, #0
 80037c4:	d1eb      	bne.n	800379e <HAL_SPI_TransmitReceive+0x120>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80037c6:	2301      	movs	r3, #1
 80037c8:	f884 305d 	strb.w	r3, [r4, #93]	; 0x5d
          __HAL_UNLOCK(hspi);
 80037cc:	2300      	movs	r3, #0
 80037ce:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
 80037d2:	e092      	b.n	80038fa <HAL_SPI_TransmitReceive+0x27c>
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
    {
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80037d8:	d905      	bls.n	80037e6 <HAL_SPI_TransmitReceive+0x168>
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 80037da:	f831 0b02 	ldrh.w	r0, [r1], #2
          hspi->pTxBuffPtr += sizeof(uint16_t);
          hspi->TxXferCount -= 2;
 80037de:	3b02      	subs	r3, #2
      /* check if TXE flag is set to send data */
      if((hspi->TxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_TXE) == SPI_FLAG_TXE))
      {
        if(hspi->TxXferCount > 2)
        {
          hspi->Instance->DR = *((uint16_t*)hspi->pTxBuffPtr);
 80037e0:	60d0      	str	r0, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80037e2:	63a1      	str	r1, [r4, #56]	; 0x38
 80037e4:	e005      	b.n	80037f2 <HAL_SPI_TransmitReceive+0x174>
          hspi->TxXferCount -= 2;
        } 
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 80037e6:	1c4b      	adds	r3, r1, #1
 80037e8:	63a3      	str	r3, [r4, #56]	; 0x38
 80037ea:	780b      	ldrb	r3, [r1, #0]
 80037ec:	7313      	strb	r3, [r2, #12]
          hspi->TxXferCount--;
 80037ee:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80037f0:	3b01      	subs	r3, #1
 80037f2:	87e3      	strh	r3, [r4, #62]	; 0x3e
        }
        
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED))
 80037f4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d1de      	bne.n	80037b8 <HAL_SPI_TransmitReceive+0x13a>
 80037fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80037fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003800:	d1da      	bne.n	80037b8 <HAL_SPI_TransmitReceive+0x13a>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8003802:	6823      	ldr	r3, [r4, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	e7d4      	b.n	80037b8 <HAL_SPI_TransmitReceive+0x13a>
        }
      }
            
      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0) && ((hspi->Instance->SR & SPI_FLAG_RXNE) == SPI_FLAG_RXNE))
 800380e:	6823      	ldr	r3, [r4, #0]
 8003810:	6899      	ldr	r1, [r3, #8]
 8003812:	07ce      	lsls	r6, r1, #31
 8003814:	d5d3      	bpl.n	80037be <HAL_SPI_TransmitReceive+0x140>
      {
        if(hspi->RxXferCount > 1)
 8003816:	2a01      	cmp	r2, #1
 8003818:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800381a:	d910      	bls.n	800383e <HAL_SPI_TransmitReceive+0x1c0>
        {
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800381c:	68d9      	ldr	r1, [r3, #12]
 800381e:	f822 1b02 	strh.w	r1, [r2], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8003822:	6422      	str	r2, [r4, #64]	; 0x40
          hspi->RxXferCount -= 2;
 8003824:	f8b4 2046 	ldrh.w	r2, [r4, #70]	; 0x46
 8003828:	3a02      	subs	r2, #2
 800382a:	b292      	uxth	r2, r2
          if(hspi->RxXferCount <= 1)
 800382c:	2a01      	cmp	r2, #1
      {
        if(hspi->RxXferCount > 1)
        {
          *((uint16_t*)hspi->pRxBuffPtr) = hspi->Instance->DR;
          hspi->pRxBuffPtr += sizeof(uint16_t);
          hspi->RxXferCount -= 2;
 800382e:	f8a4 2046 	strh.w	r2, [r4, #70]	; 0x46
          if(hspi->RxXferCount <= 1)
 8003832:	d8c4      	bhi.n	80037be <HAL_SPI_TransmitReceive+0x140>
          {
            /* set fiforxthresold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003834:	685a      	ldr	r2, [r3, #4]
 8003836:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800383a:	605a      	str	r2, [r3, #4]
 800383c:	e7bf      	b.n	80037be <HAL_SPI_TransmitReceive+0x140>
          }
        }
        else
        {
          (*hspi->pRxBuffPtr++) =  *(__IO uint8_t *)&hspi->Instance->DR;
 800383e:	1c51      	adds	r1, r2, #1
 8003840:	6421      	str	r1, [r4, #64]	; 0x40
 8003842:	7b1b      	ldrb	r3, [r3, #12]
 8003844:	7013      	strb	r3, [r2, #0]
          hspi->RxXferCount--;
 8003846:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 800384a:	3b01      	subs	r3, #1
 800384c:	f8a4 3046 	strh.w	r3, [r4, #70]	; 0x46
 8003850:	e7b5      	b.n	80037be <HAL_SPI_TransmitReceive+0x140>
    }  
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  { 
    while((hspi->TxXferCount > 0) || (hspi->RxXferCount > 0))
 8003852:	f8b4 3046 	ldrh.w	r3, [r4, #70]	; 0x46
 8003856:	2b00      	cmp	r3, #0
 8003858:	d1ae      	bne.n	80037b8 <HAL_SPI_TransmitReceive+0x13a>
 800385a:	e79a      	b.n	8003792 <HAL_SPI_TransmitReceive+0x114>
  
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLED)
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SPI_FLAG_TXE, Timeout) != HAL_OK)
 800385c:	2102      	movs	r1, #2
 800385e:	4620      	mov	r0, r4
 8003860:	460a      	mov	r2, r1
 8003862:	462b      	mov	r3, r5
 8003864:	f7ff fded 	bl	8003442 <SPI_WaitFlagStateUntilTimeout>
 8003868:	b128      	cbz	r0, 8003876 <HAL_SPI_TransmitReceive+0x1f8>
    {  
      /* Erreur on the CRC reception */
      hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 800386a:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 800386e:	f043 0302 	orr.w	r3, r3, #2
 8003872:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
    }
    
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003876:	68e3      	ldr	r3, [r4, #12]
 8003878:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800387c:	6823      	ldr	r3, [r4, #0]
 800387e:	d102      	bne.n	8003886 <HAL_SPI_TransmitReceive+0x208>
    {
      tmpreg = hspi->Instance->DR;
 8003880:	68db      	ldr	r3, [r3, #12]
 8003882:	b29b      	uxth	r3, r3
 8003884:	e015      	b.n	80038b2 <HAL_SPI_TransmitReceive+0x234>
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 8003886:	7b1b      	ldrb	r3, [r3, #12]
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8003888:	6b21      	ldr	r1, [r4, #48]	; 0x30
    {
      tmpreg = hspi->Instance->DR;
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 800388a:	b2db      	uxtb	r3, r3
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800388c:	2902      	cmp	r1, #2
    {
      tmpreg = hspi->Instance->DR;
    }
    else
    {
      tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 800388e:	f8ad 3006 	strh.w	r3, [sp, #6]
      if(hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 8003892:	d110      	bne.n	80038b6 <HAL_SPI_TransmitReceive+0x238>
      {
        if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SPI_FLAG_TXE, Timeout) != HAL_OK) 
 8003894:	4620      	mov	r0, r4
 8003896:	460a      	mov	r2, r1
 8003898:	462b      	mov	r3, r5
 800389a:	f7ff fdd2 	bl	8003442 <SPI_WaitFlagStateUntilTimeout>
 800389e:	b128      	cbz	r0, 80038ac <HAL_SPI_TransmitReceive+0x22e>
        {  
          /* Erreur on the CRC reception */
          hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 80038a0:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
 80038a4:	f043 0302 	orr.w	r3, r3, #2
 80038a8:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
        }    
        tmpreg = *(__IO uint8_t *)&hspi->Instance->DR;
 80038ac:	6823      	ldr	r3, [r4, #0]
 80038ae:	7b1b      	ldrb	r3, [r3, #12]
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	f8ad 3006 	strh.w	r3, [sp, #6]
      }
    }
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
 80038b6:	4620      	mov	r0, r4
 80038b8:	4629      	mov	r1, r5
 80038ba:	f7ff fe54 	bl	8003566 <SPI_EndRxTxTransaction>
 80038be:	b9e0      	cbnz	r0, 80038fa <HAL_SPI_TransmitReceive+0x27c>
  }

  hspi->State = HAL_SPI_STATE_READY;
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80038c0:	6821      	ldr	r1, [r4, #0]
 80038c2:	688b      	ldr	r3, [r1, #8]
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
  }

  hspi->State = HAL_SPI_STATE_READY;
 80038c4:	2201      	movs	r2, #1
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80038c6:	f013 0510 	ands.w	r5, r3, #16
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
  }

  hspi->State = HAL_SPI_STATE_READY;
 80038ca:	f884 205d 	strb.w	r2, [r4, #93]	; 0x5d
 80038ce:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
  
  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80038d2:	d00a      	beq.n	80038ea <HAL_SPI_TransmitReceive+0x26c>
  {
    hspi->ErrorCode|= HAL_SPI_ERROR_CRC;
 80038d4:	f043 0302 	orr.w	r3, r3, #2
 80038d8:	f884 305e 	strb.w	r3, [r4, #94]	; 0x5e
    /* Clear CRC Flag */
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 80038dc:	f06f 0310 	mvn.w	r3, #16
 80038e0:	608b      	str	r3, [r1, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80038e2:	f884 005c 	strb.w	r0, [r4, #92]	; 0x5c
    
    return HAL_ERROR;
 80038e6:	4610      	mov	r0, r2
 80038e8:	e008      	b.n	80038fc <HAL_SPI_TransmitReceive+0x27e>
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
  {
    return HAL_BUSY;
 80038ea:	1c18      	adds	r0, r3, #0
    
    return HAL_ERROR;
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80038ec:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
  
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
  
  if(hspi->State != HAL_SPI_STATE_READY) 
  {
    return HAL_BUSY;
 80038f0:	bf18      	it	ne
 80038f2:	2001      	movne	r0, #1
 80038f4:	e002      	b.n	80038fc <HAL_SPI_TransmitReceive+0x27e>
  }
  
  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0))
  {
    return HAL_ERROR;
 80038f6:	4638      	mov	r0, r7
 80038f8:	e000      	b.n	80038fc <HAL_SPI_TransmitReceive+0x27e>
  }

  /* Check the end of the transaction */
  if(SPI_EndRxTxTransaction(hspi,Timeout) != HAL_OK)
  {
    return HAL_TIMEOUT;
 80038fa:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_OK;
  }
}
 80038fc:	b003      	add	sp, #12
 80038fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08003902 <HAL_SPI_GetState>:
  * @retval HAL state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
  return hspi->State;
}
 8003902:	f890 005d 	ldrb.w	r0, [r0, #93]	; 0x5d
 8003906:	4770      	bx	lr

08003908 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8003908:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800390a:	b180      	cbz	r0, 800392e <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800390c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003910:	b113      	cbz	r3, 8003918 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8003912:	2300      	movs	r3, #0
 8003914:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8003918:	b109      	cbz	r1, 800391e <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800391a:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800391e:	2301      	movs	r3, #1
 8003920:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8003924:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8003926:	f000 fc87 	bl	8004238 <USBD_LL_Init>
  
  return USBD_OK; 
 800392a:	2000      	movs	r0, #0
 800392c:	bd08      	pop	{r3, pc}
{
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 800392e:	2002      	movs	r0, #2
  pdev->id = id;
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
  
  return USBD_OK; 
}
 8003930:	bd08      	pop	{r3, pc}

08003932 <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8003932:	b119      	cbz	r1, 800393c <USBD_RegisterClass+0xa>
  {
    /* link the class tgo the USB Device handle */
    pdev->pClass = pclass;
 8003934:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8003938:	2000      	movs	r0, #0
 800393a:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 800393c:	2002      	movs	r0, #2
  }
  
  return status;
}
 800393e:	4770      	bx	lr

08003940 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8003940:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8003942:	f000 fcb7 	bl	80042b4 <USBD_LL_Start>
  
  return USBD_OK;  
}
 8003946:	2000      	movs	r0, #0
 8003948:	bd08      	pop	{r3, pc}

0800394a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800394a:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 800394c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003950:	b90b      	cbnz	r3, 8003956 <USBD_SetClassConfig+0xc>
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8003952:	2002      	movs	r0, #2
 8003954:	bd08      	pop	{r3, pc}
  
  if(pdev->pClass != NULL)
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4798      	blx	r3
 800395a:	2800      	cmp	r0, #0
 800395c:	d1f9      	bne.n	8003952 <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 800395e:	bd08      	pop	{r3, pc}

08003960 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8003960:	b508      	push	{r3, lr}
  /* Clear configuration  and Deinitialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8003962:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	4798      	blx	r3
  return USBD_OK;
}
 800396a:	2000      	movs	r0, #0
 800396c:	bd08      	pop	{r3, pc}

0800396e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800396e:	b538      	push	{r3, r4, r5, lr}

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8003970:	f500 7502 	add.w	r5, r0, #520	; 0x208
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8003974:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8003976:	4628      	mov	r0, r5
 8003978:	f000 f8c9 	bl	8003b0e <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 800397c:	2301      	movs	r3, #1
 800397e:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 8003982:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
{

  USBD_ParseSetupRequest(&pdev->request, psetup);
  
  pdev->ep0_state = USBD_EP0_SETUP;
  pdev->ep0_data_len = pdev->request.wLength;
 8003986:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 800398a:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 800398e:	f001 031f 	and.w	r3, r1, #31
 8003992:	2b01      	cmp	r3, #1
 8003994:	d00c      	beq.n	80039b0 <USBD_LL_SetupStage+0x42>
 8003996:	d306      	bcc.n	80039a6 <USBD_LL_SetupStage+0x38>
 8003998:	2b02      	cmp	r3, #2
 800399a:	d10e      	bne.n	80039ba <USBD_LL_SetupStage+0x4c>
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
    break;
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 800399c:	4620      	mov	r0, r4
 800399e:	4629      	mov	r1, r5
 80039a0:	f000 f9f8 	bl	8003d94 <USBD_StdEPReq>
    break;
 80039a4:	e00e      	b.n	80039c4 <USBD_LL_SetupStage+0x56>
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 80039a6:	4620      	mov	r0, r4
 80039a8:	4629      	mov	r1, r5
 80039aa:	f000 f8cf 	bl	8003b4c <USBD_StdDevReq>
    break;
 80039ae:	e009      	b.n	80039c4 <USBD_LL_SetupStage+0x56>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 80039b0:	4620      	mov	r0, r4
 80039b2:	4629      	mov	r1, r5
 80039b4:	f000 f9d6 	bl	8003d64 <USBD_StdItfReq>
    break;
 80039b8:	e004      	b.n	80039c4 <USBD_LL_SetupStage+0x56>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 80039ba:	4620      	mov	r0, r4
 80039bc:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80039c0:	f000 fc90 	bl	80042e4 <USBD_LL_StallEP>
    break;
  }  
  return USBD_OK;  
}
 80039c4:	2000      	movs	r0, #0
 80039c6:	bd38      	pop	{r3, r4, r5, pc}

080039c8 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 80039c8:	b538      	push	{r3, r4, r5, lr}
 80039ca:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 80039cc:	bb09      	cbnz	r1, 8003a12 <USBD_LL_DataOutStage+0x4a>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 80039ce:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 80039d2:	2b03      	cmp	r3, #3
 80039d4:	d126      	bne.n	8003a24 <USBD_LL_DataOutStage+0x5c>
    {
      if(pep->rem_length > pep->maxpacket)
 80039d6:	f8d0 510c 	ldr.w	r5, [r0, #268]	; 0x10c
 80039da:	f8d0 3110 	ldr.w	r3, [r0, #272]	; 0x110
 80039de:	429d      	cmp	r5, r3
 80039e0:	d90a      	bls.n	80039f8 <USBD_LL_DataOutStage+0x30>
      {
        pep->rem_length -=  pep->maxpacket;
 80039e2:	1aed      	subs	r5, r5, r3
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 80039e4:	429d      	cmp	r5, r3
 80039e6:	bf38      	it	cc
 80039e8:	462b      	movcc	r3, r5
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
       
        USBD_CtlContinueRx (pdev, 
 80039ea:	4611      	mov	r1, r2
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 80039ec:	f8c0 510c 	str.w	r5, [r0, #268]	; 0x10c
       
        USBD_CtlContinueRx (pdev, 
 80039f0:	b29a      	uxth	r2, r3
 80039f2:	f000 fa6e 	bl	8003ed2 <USBD_CtlContinueRx>
 80039f6:	e015      	b.n	8003a24 <USBD_LL_DataOutStage+0x5c>
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 80039f8:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 80039fc:	691b      	ldr	r3, [r3, #16]
 80039fe:	b123      	cbz	r3, 8003a0a <USBD_LL_DataOutStage+0x42>
 8003a00:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003a04:	2a03      	cmp	r2, #3
 8003a06:	d100      	bne.n	8003a0a <USBD_LL_DataOutStage+0x42>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev); 
 8003a08:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8003a0a:	4620      	mov	r0, r4
 8003a0c:	f000 fa6a 	bl	8003ee4 <USBD_CtlSendStatus>
 8003a10:	e008      	b.n	8003a24 <USBD_LL_DataOutStage+0x5c>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8003a12:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003a16:	699b      	ldr	r3, [r3, #24]
 8003a18:	b123      	cbz	r3, 8003a24 <USBD_LL_DataOutStage+0x5c>
 8003a1a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003a1e:	2a03      	cmp	r2, #3
 8003a20:	d100      	bne.n	8003a24 <USBD_LL_DataOutStage+0x5c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8003a22:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8003a24:	2000      	movs	r0, #0
 8003a26:	bd38      	pop	{r3, r4, r5, pc}

08003a28 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8003a28:	b570      	push	{r4, r5, r6, lr}
 8003a2a:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8003a2c:	2900      	cmp	r1, #0
 8003a2e:	d135      	bne.n	8003a9c <USBD_LL_DataInStage+0x74>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8003a30:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d129      	bne.n	8003a8c <USBD_LL_DataInStage+0x64>
    {
      if(pep->rem_length > pep->maxpacket)
 8003a38:	69c5      	ldr	r5, [r0, #28]
 8003a3a:	6a03      	ldr	r3, [r0, #32]
 8003a3c:	429d      	cmp	r5, r3
 8003a3e:	d906      	bls.n	8003a4e <USBD_LL_DataInStage+0x26>
      {
        pep->rem_length -=  pep->maxpacket;
 8003a40:	1aeb      	subs	r3, r5, r3
        
        USBD_CtlContinueSendData (pdev, 
 8003a42:	4611      	mov	r1, r2
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 8003a44:	61c3      	str	r3, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	f000 fa2a 	bl	8003ea0 <USBD_CtlContinueSendData>
 8003a4c:	e01e      	b.n	8003a8c <USBD_LL_DataInStage+0x64>
                                  pdata, 
                                  pep->rem_length);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 8003a4e:	6985      	ldr	r5, [r0, #24]
 8003a50:	fbb5 f6f3 	udiv	r6, r5, r3
 8003a54:	fb03 5616 	mls	r6, r3, r6, r5
 8003a58:	b95e      	cbnz	r6, 8003a72 <USBD_LL_DataInStage+0x4a>
 8003a5a:	429d      	cmp	r5, r3
 8003a5c:	d309      	bcc.n	8003a72 <USBD_LL_DataInStage+0x4a>
           (pep->total_length >= pep->maxpacket) &&
 8003a5e:	f8d0 31f8 	ldr.w	r3, [r0, #504]	; 0x1f8
 8003a62:	429d      	cmp	r5, r3
 8003a64:	d205      	bcs.n	8003a72 <USBD_LL_DataInStage+0x4a>
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8003a66:	4632      	mov	r2, r6
 8003a68:	f000 fa1a 	bl	8003ea0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8003a6c:	f8c4 61f8 	str.w	r6, [r4, #504]	; 0x1f8
 8003a70:	e00c      	b.n	8003a8c <USBD_LL_DataInStage+0x64>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8003a72:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	b12b      	cbz	r3, 8003a86 <USBD_LL_DataInStage+0x5e>
 8003a7a:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8003a7e:	2a03      	cmp	r2, #3
 8003a80:	d101      	bne.n	8003a86 <USBD_LL_DataInStage+0x5e>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8003a82:	4620      	mov	r0, r4
 8003a84:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8003a86:	4620      	mov	r0, r4
 8003a88:	f000 fa37 	bl	8003efa <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8003a8c:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d10c      	bne.n	8003aae <USBD_LL_DataInStage+0x86>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8003a94:	2300      	movs	r3, #0
 8003a96:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
 8003a9a:	e008      	b.n	8003aae <USBD_LL_DataInStage+0x86>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8003a9c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	b123      	cbz	r3, 8003aae <USBD_LL_DataInStage+0x86>
 8003aa4:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003aa8:	2a03      	cmp	r2, #3
 8003aaa:	d100      	bne.n	8003aae <USBD_LL_DataInStage+0x86>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8003aac:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8003aae:	2000      	movs	r0, #0
 8003ab0:	bd70      	pop	{r4, r5, r6, pc}

08003ab2 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8003ab2:	b538      	push	{r3, r4, r5, lr}
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003ab4:	2100      	movs	r1, #0
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8003ab6:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003ab8:	460a      	mov	r2, r1
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003aba:	2540      	movs	r5, #64	; 0x40
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8003abc:	2340      	movs	r3, #64	; 0x40
 8003abe:	f000 fc00 	bl	80042c2 <USBD_LL_OpenEP>
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003ac2:	462b      	mov	r3, r5
  USBD_LL_OpenEP(pdev,
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8003ac4:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8003ac8:	4620      	mov	r0, r4
 8003aca:	2180      	movs	r1, #128	; 0x80
 8003acc:	2200      	movs	r2, #0
 8003ace:	f000 fbf8 	bl	80042c2 <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call usr call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8003ad8:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  USBD_LL_OpenEP(pdev,
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8003adc:	6225      	str	r5, [r4, #32]
  /* Upon Reset call usr call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  
  if (pdev->pClassData) 
 8003ade:	b12b      	cbz	r3, 8003aec <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8003ae0:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003ae4:	7921      	ldrb	r1, [r4, #4]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	4620      	mov	r0, r4
 8003aea:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8003aec:	2000      	movs	r0, #0
 8003aee:	bd38      	pop	{r3, r4, r5, pc}

08003af0 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8003af0:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8003af2:	2000      	movs	r0, #0
 8003af4:	4770      	bx	lr

08003af6 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8003af6:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8003af8:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003afc:	2a03      	cmp	r2, #3
 8003afe:	d104      	bne.n	8003b0a <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8003b00:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003b04:	69db      	ldr	r3, [r3, #28]
 8003b06:	b103      	cbz	r3, 8003b0a <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8003b08:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8003b0a:	2000      	movs	r0, #0
 8003b0c:	bd08      	pop	{r3, pc}

08003b0e <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest     = *(uint8_t *)  (pdata);
 8003b0e:	780b      	ldrb	r3, [r1, #0]
 8003b10:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8003b12:	784b      	ldrb	r3, [r1, #1]
 8003b14:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8003b16:	78ca      	ldrb	r2, [r1, #3]
 8003b18:	788b      	ldrb	r3, [r1, #2]
 8003b1a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003b1e:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8003b20:	794a      	ldrb	r2, [r1, #5]
 8003b22:	790b      	ldrb	r3, [r1, #4]
 8003b24:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003b28:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8003b2a:	79ca      	ldrb	r2, [r1, #7]
 8003b2c:	798b      	ldrb	r3, [r1, #6]
 8003b2e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8003b32:	80c3      	strh	r3, [r0, #6]
 8003b34:	4770      	bx	lr

08003b36 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8003b36:	b510      	push	{r4, lr}
  USBD_LL_StallEP(pdev , 0x80);
 8003b38:	2180      	movs	r1, #128	; 0x80
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8003b3a:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8003b3c:	f000 fbd2 	bl	80042e4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8003b40:	4620      	mov	r0, r4
 8003b42:	2100      	movs	r1, #0
}
 8003b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
  USBD_LL_StallEP(pdev , 0);
 8003b48:	f000 bbcc 	b.w	80042e4 <USBD_LL_StallEP>

08003b4c <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003b4c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 8003b4e:	784b      	ldrb	r3, [r1, #1]
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003b50:	4604      	mov	r4, r0
 8003b52:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 8003b54:	2b09      	cmp	r3, #9
 8003b56:	f200 80fc 	bhi.w	8003d52 <USBD_StdDevReq+0x206>
 8003b5a:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003b5e:	00ce      	.short	0x00ce
 8003b60:	00fa00e5 	.word	0x00fa00e5
 8003b64:	00fa00e1 	.word	0x00fa00e1
 8003b68:	000a0077 	.word	0x000a0077
 8003b6c:	00bd00fa 	.word	0x00bd00fa
 8003b70:	0093      	.short	0x0093
{
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8003b72:	886b      	ldrh	r3, [r5, #2]
 8003b74:	0a1a      	lsrs	r2, r3, #8
 8003b76:	3a01      	subs	r2, #1
 8003b78:	2a06      	cmp	r2, #6
 8003b7a:	f200 80ea 	bhi.w	8003d52 <USBD_StdDevReq+0x206>
 8003b7e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003b82:	0007      	.short	0x0007
 8003b84:	0018000b 	.word	0x0018000b
 8003b88:	00e800e8 	.word	0x00e800e8
 8003b8c:	0049003d 	.word	0x0049003d
  {
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8003b90:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	e02c      	b.n	8003bf2 <USBD_StdDevReq+0xa6>
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8003b98:	7c02      	ldrb	r2, [r0, #16]
 8003b9a:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003b9e:	b90a      	cbnz	r2, 8003ba4 <USBD_StdDevReq+0x58>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8003ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba2:	e000      	b.n	8003ba6 <USBD_StdDevReq+0x5a>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ba6:	f10d 0006 	add.w	r0, sp, #6
 8003baa:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8003bac:	2302      	movs	r3, #2
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8003bae:	4601      	mov	r1, r0
 8003bb0:	e03c      	b.n	8003c2c <USBD_StdDevReq+0xe0>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b05      	cmp	r3, #5
 8003bb6:	f200 80cc 	bhi.w	8003d52 <USBD_StdDevReq+0x206>
 8003bba:	e8df f003 	tbb	[pc, r3]
 8003bbe:	0703      	.short	0x0703
 8003bc0:	17130f0b 	.word	0x17130f0b
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8003bc4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	e012      	b.n	8003bf2 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8003bcc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	e00e      	b.n	8003bf2 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8003bd4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	e00a      	b.n	8003bf2 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8003bdc:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003be0:	691b      	ldr	r3, [r3, #16]
 8003be2:	e006      	b.n	8003bf2 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8003be4:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003be8:	695b      	ldr	r3, [r3, #20]
 8003bea:	e002      	b.n	8003bf2 <USBD_StdDevReq+0xa6>
      break;
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8003bec:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8003bf0:	699b      	ldr	r3, [r3, #24]
 8003bf2:	7c20      	ldrb	r0, [r4, #16]
 8003bf4:	f10d 0106 	add.w	r1, sp, #6
 8003bf8:	4798      	blx	r3
 8003bfa:	e009      	b.n	8003c10 <USBD_StdDevReq+0xc4>
#endif   
    }
    break;
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003bfc:	7c03      	ldrb	r3, [r0, #16]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	f040 80a7 	bne.w	8003d52 <USBD_StdDevReq+0x206>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8003c04:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003c08:	f10d 0006 	add.w	r0, sp, #6
 8003c0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c0e:	4798      	blx	r3
 8003c10:	4601      	mov	r1, r0
 8003c12:	e00c      	b.n	8003c2e <USBD_StdDevReq+0xe2>
      USBD_CtlError(pdev , req);
      return;
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8003c14:	7c03      	ldrb	r3, [r0, #16]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	f040 809b 	bne.w	8003d52 <USBD_StdDevReq+0x206>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8003c1c:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003c20:	f10d 0006 	add.w	r0, sp, #6
 8003c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c26:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003c28:	2307      	movs	r3, #7
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8003c2a:	4601      	mov	r1, r0
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8003c2c:	704b      	strb	r3, [r1, #1]
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8003c2e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f000 8091 	beq.w	8003d5a <USBD_StdDevReq+0x20e>
 8003c38:	88ea      	ldrh	r2, [r5, #6]
 8003c3a:	2a00      	cmp	r2, #0
 8003c3c:	f000 808d 	beq.w	8003d5a <USBD_StdDevReq+0x20e>
  {
    
    len = MIN(len , req->wLength);
 8003c40:	429a      	cmp	r2, r3
 8003c42:	bf28      	it	cs
 8003c44:	461a      	movcs	r2, r3
 8003c46:	f8ad 2006 	strh.w	r2, [sp, #6]
 8003c4a:	e054      	b.n	8003cf6 <USBD_StdDevReq+0x1aa>
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8003c4c:	88ab      	ldrh	r3, [r5, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d17f      	bne.n	8003d52 <USBD_StdDevReq+0x206>
 8003c52:	88eb      	ldrh	r3, [r5, #6]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d17c      	bne.n	8003d52 <USBD_StdDevReq+0x206>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003c58:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8003c5c:	78ae      	ldrb	r6, [r5, #2]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003c5e:	2b03      	cmp	r3, #3
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8003c60:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8003c64:	d075      	beq.n	8003d52 <USBD_StdDevReq+0x206>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8003c66:	f880 61fe 	strb.w	r6, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8003c6a:	4631      	mov	r1, r6
 8003c6c:	f000 fb5b 	bl	8004326 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8003c70:	4620      	mov	r0, r4
 8003c72:	f000 f937 	bl	8003ee4 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8003c76:	b10e      	cbz	r6, 8003c7c <USBD_StdDevReq+0x130>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8003c78:	2302      	movs	r3, #2
 8003c7a:	e000      	b.n	8003c7e <USBD_StdDevReq+0x132>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
 8003c82:	e06a      	b.n	8003d5a <USBD_StdDevReq+0x20e>
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8003c84:	78a9      	ldrb	r1, [r5, #2]
 8003c86:	4e36      	ldr	r6, [pc, #216]	; (8003d60 <USBD_StdDevReq+0x214>)
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003c88:	2901      	cmp	r1, #1
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8003c8a:	7031      	strb	r1, [r6, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8003c8c:	d861      	bhi.n	8003d52 <USBD_StdDevReq+0x206>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev_state) 
 8003c8e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003c92:	2b02      	cmp	r3, #2
 8003c94:	d002      	beq.n	8003c9c <USBD_StdDevReq+0x150>
 8003c96:	2b03      	cmp	r3, #3
 8003c98:	d008      	beq.n	8003cac <USBD_StdDevReq+0x160>
 8003c9a:	e05a      	b.n	8003d52 <USBD_StdDevReq+0x206>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8003c9c:	2900      	cmp	r1, #0
 8003c9e:	d054      	beq.n	8003d4a <USBD_StdDevReq+0x1fe>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8003ca0:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003ca2:	2303      	movs	r3, #3
    switch (pdev->dev_state) 
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8003ca4:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8003ca6:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
 8003caa:	e00f      	b.n	8003ccc <USBD_StdDevReq+0x180>
         USBD_CtlSendStatus(pdev);
      }
      break;
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8003cac:	b931      	cbnz	r1, 8003cbc <USBD_StdDevReq+0x170>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8003cae:	2302      	movs	r3, #2
 8003cb0:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8003cb4:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8003cb6:	f7ff fe53 	bl	8003960 <USBD_ClrClassConfig>
 8003cba:	e046      	b.n	8003d4a <USBD_StdDevReq+0x1fe>
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev_config) 
 8003cbc:	6841      	ldr	r1, [r0, #4]
 8003cbe:	2901      	cmp	r1, #1
 8003cc0:	d043      	beq.n	8003d4a <USBD_StdDevReq+0x1fe>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8003cc2:	b2c9      	uxtb	r1, r1
 8003cc4:	f7ff fe4c 	bl	8003960 <USBD_ClrClassConfig>
        
        /* set new configuration */
        pdev->dev_config = cfgidx;
 8003cc8:	7831      	ldrb	r1, [r6, #0]
 8003cca:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8003ccc:	4620      	mov	r0, r4
 8003cce:	f7ff fe3c 	bl	800394a <USBD_SetClassConfig>
 8003cd2:	2802      	cmp	r0, #2
 8003cd4:	d139      	bne.n	8003d4a <USBD_StdDevReq+0x1fe>
 8003cd6:	e03c      	b.n	8003d52 <USBD_StdDevReq+0x206>
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{

  if (req->wLength != 1) 
 8003cd8:	88ea      	ldrh	r2, [r5, #6]
 8003cda:	2a01      	cmp	r2, #1
 8003cdc:	d139      	bne.n	8003d52 <USBD_StdDevReq+0x206>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev_state )  
 8003cde:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d003      	beq.n	8003cee <USBD_StdDevReq+0x1a2>
 8003ce6:	2b03      	cmp	r3, #3
 8003ce8:	d133      	bne.n	8003d52 <USBD_StdDevReq+0x206>
                        1);
      break;
      
    case USBD_STATE_CONFIGURED:   
      
      USBD_CtlSendData (pdev, 
 8003cea:	1d01      	adds	r1, r0, #4
 8003cec:	e015      	b.n	8003d1a <USBD_StdDevReq+0x1ce>
  else 
  {
    switch (pdev->dev_state )  
    {
    case USBD_STATE_ADDRESSED:                     
      pdev->dev_default_config = 0;
 8003cee:	4601      	mov	r1, r0
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	f841 3f08 	str.w	r3, [r1, #8]!
      USBD_CtlSendData (pdev, 
 8003cf6:	4620      	mov	r0, r4
 8003cf8:	e00f      	b.n	8003d1a <USBD_StdDevReq+0x1ce>
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
  
    
  switch (pdev->dev_state) 
 8003cfa:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003cfe:	3b02      	subs	r3, #2
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d826      	bhi.n	8003d52 <USBD_StdDevReq+0x206>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8003d04:	2301      	movs	r3, #1
 8003d06:	60c3      	str	r3, [r0, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8003d08:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8003d0c:	b10b      	cbz	r3, 8003d12 <USBD_StdDevReq+0x1c6>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8003d0e:	2303      	movs	r3, #3
 8003d10:	60c3      	str	r3, [r0, #12]
    }
    
    USBD_CtlSendData (pdev, 
 8003d12:	4620      	mov	r0, r4
 8003d14:	f104 010c 	add.w	r1, r4, #12
 8003d18:	2202      	movs	r2, #2
 8003d1a:	f000 f8b3 	bl	8003e84 <USBD_CtlSendData>
 8003d1e:	e01c      	b.n	8003d5a <USBD_StdDevReq+0x20e>
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8003d20:	886b      	ldrh	r3, [r5, #2]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d119      	bne.n	8003d5a <USBD_StdDevReq+0x20e>
 8003d26:	e008      	b.n	8003d3a <USBD_StdDevReq+0x1ee>
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  switch (pdev->dev_state)
 8003d28:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003d2c:	3b02      	subs	r3, #2
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d80f      	bhi.n	8003d52 <USBD_StdDevReq+0x206>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8003d32:	886b      	ldrh	r3, [r5, #2]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d110      	bne.n	8003d5a <USBD_StdDevReq+0x20e>
    {
      pdev->dev_remote_wakeup = 0; 
 8003d38:	2300      	movs	r3, #0
 8003d3a:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8003d3e:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003d42:	4620      	mov	r0, r4
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	4629      	mov	r1, r5
 8003d48:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8003d4a:	4620      	mov	r0, r4
 8003d4c:	f000 f8ca 	bl	8003ee4 <USBD_CtlSendStatus>
 8003d50:	e003      	b.n	8003d5a <USBD_StdDevReq+0x20e>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  default:  
    USBD_CtlError(pdev , req);
 8003d52:	4620      	mov	r0, r4
 8003d54:	4629      	mov	r1, r5
 8003d56:	f7ff feee 	bl	8003b36 <USBD_CtlError>
    break;
  }
  
  return ret;
}
 8003d5a:	2000      	movs	r0, #0
 8003d5c:	b002      	add	sp, #8
 8003d5e:	bd70      	pop	{r4, r5, r6, pc}
 8003d60:	20000ba0 	.word	0x20000ba0

08003d64 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003d64:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8003d66:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8003d6a:	2b03      	cmp	r3, #3
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003d6c:	4604      	mov	r4, r0
 8003d6e:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8003d70:	d10c      	bne.n	8003d8c <USBD_StdItfReq+0x28>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8003d72:	790b      	ldrb	r3, [r1, #4]
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d809      	bhi.n	8003d8c <USBD_StdItfReq+0x28>
    {
      pdev->pClass->Setup (pdev, req); 
 8003d78:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8003d80:	88eb      	ldrh	r3, [r5, #6]
 8003d82:	b92b      	cbnz	r3, 8003d90 <USBD_StdItfReq+0x2c>
      {
         USBD_CtlSendStatus(pdev);
 8003d84:	4620      	mov	r0, r4
 8003d86:	f000 f8ad 	bl	8003ee4 <USBD_CtlSendStatus>
 8003d8a:	e001      	b.n	8003d90 <USBD_StdItfReq+0x2c>
       USBD_CtlError(pdev , req);
    }
    break;
    
  default:
     USBD_CtlError(pdev , req);
 8003d8c:	f7ff fed3 	bl	8003b36 <USBD_CtlError>
    break;
  }
  return USBD_OK;
}
 8003d90:	2000      	movs	r0, #0
 8003d92:	bd38      	pop	{r3, r4, r5, pc}

08003d94 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003d94:	b570      	push	{r4, r5, r6, lr}
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
  
  switch (req->bRequest) 
 8003d96:	784e      	ldrb	r6, [r1, #1]
{
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8003d98:	888a      	ldrh	r2, [r1, #4]
  
  switch (req->bRequest) 
 8003d9a:	2e01      	cmp	r6, #1
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003d9c:	4604      	mov	r4, r0
 8003d9e:	460d      	mov	r5, r1
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8003da0:	b2d3      	uxtb	r3, r2
  
  switch (req->bRequest) 
 8003da2:	d010      	beq.n	8003dc6 <USBD_StdEPReq+0x32>
 8003da4:	d327      	bcc.n	8003df6 <USBD_StdEPReq+0x62>
 8003da6:	2e03      	cmp	r6, #3
 8003da8:	d14c      	bne.n	8003e44 <USBD_StdEPReq+0xb0>
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev_state) 
 8003daa:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003dae:	2a02      	cmp	r2, #2
 8003db0:	d028      	beq.n	8003e04 <USBD_StdEPReq+0x70>
 8003db2:	2a03      	cmp	r2, #3
 8003db4:	d144      	bne.n	8003e40 <USBD_StdEPReq+0xac>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003db6:	884a      	ldrh	r2, [r1, #2]
 8003db8:	b99a      	cbnz	r2, 8003de2 <USBD_StdEPReq+0x4e>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8003dba:	065e      	lsls	r6, r3, #25
 8003dbc:	d011      	beq.n	8003de2 <USBD_StdEPReq+0x4e>
        { 
          USBD_LL_StallEP(pdev , ep_addr);
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	f000 fa90 	bl	80042e4 <USBD_LL_StallEP>
 8003dc4:	e00d      	b.n	8003de2 <USBD_StdEPReq+0x4e>
    }
    break;
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev_state) 
 8003dc6:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8003dca:	2a02      	cmp	r2, #2
 8003dcc:	d01a      	beq.n	8003e04 <USBD_StdEPReq+0x70>
 8003dce:	2a03      	cmp	r2, #3
 8003dd0:	d136      	bne.n	8003e40 <USBD_StdEPReq+0xac>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003dd2:	884a      	ldrh	r2, [r1, #2]
 8003dd4:	2a00      	cmp	r2, #0
 8003dd6:	d135      	bne.n	8003e44 <USBD_StdEPReq+0xb0>
      {
        if ((ep_addr & 0x7F) != 0x00) 
 8003dd8:	0659      	lsls	r1, r3, #25
 8003dda:	d008      	beq.n	8003dee <USBD_StdEPReq+0x5a>
        {        
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8003ddc:	4619      	mov	r1, r3
 8003dde:	f000 fa88 	bl	80042f2 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8003de2:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003de6:	4620      	mov	r0, r4
 8003de8:	689b      	ldr	r3, [r3, #8]
 8003dea:	4629      	mov	r1, r5
 8003dec:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8003dee:	4620      	mov	r0, r4
 8003df0:	f000 f878 	bl	8003ee4 <USBD_CtlSendStatus>
 8003df4:	e026      	b.n	8003e44 <USBD_StdEPReq+0xb0>
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev_state) 
 8003df6:	f890 51fc 	ldrb.w	r5, [r0, #508]	; 0x1fc
 8003dfa:	2d02      	cmp	r5, #2
 8003dfc:	d002      	beq.n	8003e04 <USBD_StdEPReq+0x70>
 8003dfe:	2d03      	cmp	r5, #3
 8003e00:	d006      	beq.n	8003e10 <USBD_StdEPReq+0x7c>
 8003e02:	e01d      	b.n	8003e40 <USBD_StdEPReq+0xac>
    {
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr & 0x7F) != 0x00) 
 8003e04:	065a      	lsls	r2, r3, #25
 8003e06:	d01d      	beq.n	8003e44 <USBD_StdEPReq+0xb0>
      {
        USBD_LL_StallEP(pdev , ep_addr);
 8003e08:	4619      	mov	r1, r3
 8003e0a:	f000 fa6b 	bl	80042e4 <USBD_LL_StallEP>
 8003e0e:	e019      	b.n	8003e44 <USBD_StdEPReq+0xb0>
 8003e10:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003e14:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003e18:	eb00 1505 	add.w	r5, r0, r5, lsl #4
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003e1c:	4619      	mov	r1, r3
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8003e1e:	bf14      	ite	ne
 8003e20:	3514      	addne	r5, #20
 8003e22:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003e26:	f000 fa6b 	bl	8004300 <USBD_LL_IsStallEP>
 8003e2a:	b110      	cbz	r0, 8003e32 <USBD_StdEPReq+0x9e>
      {
        pep->status = 0x0001;     
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	602b      	str	r3, [r5, #0]
 8003e30:	e000      	b.n	8003e34 <USBD_StdEPReq+0xa0>
      }
      else
      {
        pep->status = 0x0000;  
 8003e32:	6028      	str	r0, [r5, #0]
      }
      
      USBD_CtlSendData (pdev,
 8003e34:	4620      	mov	r0, r4
 8003e36:	4629      	mov	r1, r5
 8003e38:	2202      	movs	r2, #2
 8003e3a:	f000 f823 	bl	8003e84 <USBD_CtlSendData>
                        (uint8_t *)&pep->status,
                        2);
      break;
 8003e3e:	e001      	b.n	8003e44 <USBD_StdEPReq+0xb0>
      
    default:                         
      USBD_CtlError(pdev , req);
 8003e40:	f7ff fe79 	bl	8003b36 <USBD_CtlError>
    
  default:
    break;
  }
  return ret;
}
 8003e44:	2000      	movs	r0, #0
 8003e46:	bd70      	pop	{r4, r5, r6, pc}

08003e48 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8003e48:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8003e4a:	b1d0      	cbz	r0, 8003e82 <USBD_GetString+0x3a>
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	b2dc      	uxtb	r4, r3
 8003e50:	3301      	adds	r3, #1
 8003e52:	18c5      	adds	r5, r0, r3
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 8003e54:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8003e58:	2d00      	cmp	r5, #0
 8003e5a:	d1f8      	bne.n	8003e4e <USBD_GetString+0x6>
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8003e5c:	1c63      	adds	r3, r4, #1
 8003e5e:	005b      	lsls	r3, r3, #1
 8003e60:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 8003e62:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8003e64:	2303      	movs	r3, #3
 8003e66:	704b      	strb	r3, [r1, #1]
 8003e68:	3801      	subs	r0, #1
 8003e6a:	2302      	movs	r3, #2
    
    while (*desc != '\0') 
 8003e6c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8003e70:	b13a      	cbz	r2, 8003e82 <USBD_GetString+0x3a>
    {
      unicode[idx++] = *desc++;
 8003e72:	1c5c      	adds	r4, r3, #1
 8003e74:	b2e4      	uxtb	r4, r4
 8003e76:	54ca      	strb	r2, [r1, r3]
      unicode[idx++] =  0x00;
 8003e78:	3302      	adds	r3, #2
 8003e7a:	2200      	movs	r2, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	550a      	strb	r2, [r1, r4]
 8003e80:	e7f4      	b.n	8003e6c <USBD_GetString+0x24>
 8003e82:	bd30      	pop	{r4, r5, pc}

08003e84 <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8003e84:	b538      	push	{r3, r4, r5, lr}
 8003e86:	4613      	mov	r3, r2
 8003e88:	460d      	mov	r5, r1
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8003e90:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 8003e92:	61c3      	str	r3, [r0, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003e94:	2100      	movs	r1, #0
 8003e96:	462a      	mov	r2, r5
 8003e98:	f000 fa4c 	bl	8004334 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003e9c:	2000      	movs	r0, #0
 8003e9e:	bd38      	pop	{r3, r4, r5, pc}

08003ea0 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8003ea0:	b510      	push	{r4, lr}
 8003ea2:	460c      	mov	r4, r1
 8003ea4:	4613      	mov	r3, r2
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8003ea6:	2100      	movs	r1, #0
 8003ea8:	4622      	mov	r2, r4
 8003eaa:	f000 fa43 	bl	8004334 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003eae:	2000      	movs	r0, #0
 8003eb0:	bd10      	pop	{r4, pc}

08003eb2 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8003eb2:	b538      	push	{r3, r4, r5, lr}
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	460d      	mov	r5, r1
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8003eb8:	2203      	movs	r2, #3
 8003eba:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8003ebe:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 8003ec2:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	462a      	mov	r2, r5
 8003eca:	f000 fa3a 	bl	8004342 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 8003ece:	2000      	movs	r0, #0
 8003ed0:	bd38      	pop	{r3, r4, r5, pc}

08003ed2 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8003ed2:	b510      	push	{r4, lr}
 8003ed4:	460c      	mov	r4, r1
 8003ed6:	4613      	mov	r3, r2

  USBD_LL_PrepareReceive (pdev,
 8003ed8:	2100      	movs	r1, #0
 8003eda:	4622      	mov	r2, r4
 8003edc:	f000 fa31 	bl	8004342 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 8003ee0:	2000      	movs	r0, #0
 8003ee2:	bd10      	pop	{r4, pc}

08003ee4 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8003ee4:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8003ee6:	2100      	movs	r1, #0
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8003ee8:	2304      	movs	r3, #4
 8003eea:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8003eee:	460a      	mov	r2, r1
 8003ef0:	460b      	mov	r3, r1
 8003ef2:	f000 fa1f 	bl	8004334 <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003ef6:	2000      	movs	r0, #0
 8003ef8:	bd08      	pop	{r3, pc}

08003efa <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8003efa:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8003efc:	2100      	movs	r1, #0
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8003efe:	2305      	movs	r3, #5
 8003f00:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8003f04:	460a      	mov	r2, r1
 8003f06:	460b      	mov	r3, r1
 8003f08:	f000 fa1b 	bl	8004342 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 8003f0c:	2000      	movs	r0, #0
 8003f0e:	bd08      	pop	{r3, pc}

08003f10 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8003f10:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 8003f14:	b11b      	cbz	r3, 8003f1e <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 8003f16:	2000      	movs	r0, #0
 8003f18:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8003f1c:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8003f1e:	2002      	movs	r0, #2
  }
}
 8003f20:	4770      	bx	lr

08003f22 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8003f22:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8003f26:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8003f28:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8003f2c:	b15b      	cbz	r3, 8003f46 <USBD_CDC_EP0_RxReady+0x24>
 8003f2e:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8003f32:	28ff      	cmp	r0, #255	; 0xff
 8003f34:	d007      	beq.n	8003f46 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8003f3c:	4621      	mov	r1, r4
 8003f3e:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8003f40:	23ff      	movs	r3, #255	; 0xff
 8003f42:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 8003f46:	2000      	movs	r0, #0
 8003f48:	bd10      	pop	{r4, pc}
	...

08003f4c <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8003f4c:	2343      	movs	r3, #67	; 0x43
 8003f4e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8003f50:	4800      	ldr	r0, [pc, #0]	; (8003f54 <USBD_CDC_GetFSCfgDesc+0x8>)
 8003f52:	4770      	bx	lr
 8003f54:	20000024 	.word	0x20000024

08003f58 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 8003f58:	2343      	movs	r3, #67	; 0x43
 8003f5a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8003f5c:	4800      	ldr	r0, [pc, #0]	; (8003f60 <USBD_CDC_GetHSCfgDesc+0x8>)
 8003f5e:	4770      	bx	lr
 8003f60:	200000f0 	.word	0x200000f0

08003f64 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 8003f64:	2343      	movs	r3, #67	; 0x43
 8003f66:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8003f68:	4800      	ldr	r0, [pc, #0]	; (8003f6c <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8003f6a:	4770      	bx	lr
 8003f6c:	200000ac 	.word	0x200000ac

08003f70 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 8003f70:	230a      	movs	r3, #10
 8003f72:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8003f74:	4800      	ldr	r0, [pc, #0]	; (8003f78 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8003f76:	4770      	bx	lr
 8003f78:	200000a0 	.word	0x200000a0

08003f7c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 8003f7c:	b538      	push	{r3, r4, r5, lr}
 8003f7e:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8003f80:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8003f84:	f000 f9e4 	bl	8004350 <USBD_LL_GetRxDataSize>
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8003f88:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8003f8c:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8003f90:	b14b      	cbz	r3, 8003fa6 <USBD_CDC_DataOut+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8003f92:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 8003f96:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8003fa0:	4798      	blx	r3

    return USBD_OK;
 8003fa2:	2000      	movs	r0, #0
 8003fa4:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return USBD_FAIL;
 8003fa6:	2002      	movs	r0, #2
  }
}
 8003fa8:	bd38      	pop	{r3, r4, r5, pc}

08003faa <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8003faa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fac:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003fae:	7809      	ldrb	r1, [r1, #0]
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 8003fb0:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003fb4:	f001 0360 	and.w	r3, r1, #96	; 0x60
 8003fb8:	2b20      	cmp	r3, #32
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8003fba:	4606      	mov	r6, r0
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8003fbc:	d120      	bne.n	8004000 <USBD_CDC_Setup+0x56>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 8003fbe:	88e2      	ldrh	r2, [r4, #6]
 8003fc0:	7863      	ldrb	r3, [r4, #1]
 8003fc2:	b1ba      	cbz	r2, 8003ff4 <USBD_CDC_Setup+0x4a>
    {
      if (req->bmRequest & 0x80)
 8003fc4:	0609      	lsls	r1, r1, #24
 8003fc6:	d50b      	bpl.n	8003fe0 <USBD_CDC_Setup+0x36>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003fc8:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8003fcc:	4618      	mov	r0, r3
 8003fce:	688f      	ldr	r7, [r1, #8]
 8003fd0:	4629      	mov	r1, r5
 8003fd2:	47b8      	blx	r7
                                                          (uint8_t *)hcdc->data,
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
 8003fd4:	4630      	mov	r0, r6
 8003fd6:	4629      	mov	r1, r5
 8003fd8:	88e2      	ldrh	r2, [r4, #6]
 8003fda:	f7ff ff53 	bl	8003e84 <USBD_CtlSendData>
 8003fde:	e00f      	b.n	8004000 <USBD_CDC_Setup+0x56>
                            (uint8_t *)hcdc->data,
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 8003fe0:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8003fe4:	88e3      	ldrh	r3, [r4, #6]
 8003fe6:	f885 3201 	strb.w	r3, [r5, #513]	; 0x201
        
        USBD_CtlPrepareRx (pdev, 
 8003fea:	4629      	mov	r1, r5
 8003fec:	88e2      	ldrh	r2, [r4, #6]
 8003fee:	f7ff ff60 	bl	8003eb2 <USBD_CtlPrepareRx>
 8003ff2:	e005      	b.n	8004000 <USBD_CDC_Setup+0x56>
      }
      
    }
    else
    {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8003ff4:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	688c      	ldr	r4, [r1, #8]
 8003ffc:	4611      	mov	r1, r2
 8003ffe:	47a0      	blx	r4
 
  default: 
    break;
  }
  return USBD_OK;
}
 8004000:	2000      	movs	r0, #0
 8004002:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004004 <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8004004:	b510      	push	{r4, lr}
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8004006:	2181      	movs	r1, #129	; 0x81
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8004008:	4604      	mov	r4, r0
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 800400a:	f000 f964 	bl	80042d6 <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 800400e:	2101      	movs	r1, #1
 8004010:	4620      	mov	r0, r4
 8004012:	f000 f960 	bl	80042d6 <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8004016:	4620      	mov	r0, r4
 8004018:	2182      	movs	r1, #130	; 0x82
 800401a:	f000 f95c 	bl	80042d6 <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800401e:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8004022:	b153      	cbz	r3, 800403a <USBD_CDC_DeInit+0x36>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004024:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800402c:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8004030:	f000 f998 	bl	8004364 <USBD_static_free>
    pdev->pClassData = NULL;
 8004034:	2300      	movs	r3, #0
 8004036:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
  }
  
  return ret;
}
 800403a:	2000      	movs	r0, #0
 800403c:	bd10      	pop	{r4, pc}

0800403e <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 800403e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004040:	7c03      	ldrb	r3, [r0, #16]
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8004042:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8004044:	2181      	movs	r1, #129	; 0x81
 8004046:	2202      	movs	r2, #2
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004048:	b94b      	cbnz	r3, 800405e <USBD_CDC_Init+0x20>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 800404a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800404e:	f000 f938 	bl	80042c2 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8004052:	4620      	mov	r0, r4
 8004054:	2101      	movs	r1, #1
 8004056:	2202      	movs	r2, #2
 8004058:	f44f 7300 	mov.w	r3, #512	; 0x200
 800405c:	e006      	b.n	800406c <USBD_CDC_Init+0x2e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 800405e:	2340      	movs	r3, #64	; 0x40
 8004060:	f000 f92f 	bl	80042c2 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8004064:	4620      	mov	r0, r4
 8004066:	2101      	movs	r1, #1
 8004068:	2202      	movs	r2, #2
 800406a:	2340      	movs	r3, #64	; 0x40
 800406c:	f000 f929 	bl	80042c2 <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 8004070:	2182      	movs	r1, #130	; 0x82
 8004072:	2203      	movs	r2, #3
 8004074:	2308      	movs	r3, #8
 8004076:	4620      	mov	r0, r4
 8004078:	f000 f923 	bl	80042c2 <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800407c:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004080:	f000 f96c 	bl	800435c <USBD_static_malloc>
 8004084:	4605      	mov	r5, r0
 8004086:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 800408a:	b1c8      	cbz	r0, 80040c0 <USBD_CDC_Init+0x82>
  else
  {
    hcdc = pdev->pClassData;
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800408c:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004094:	7c27      	ldrb	r7, [r4, #16]
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004096:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
 800409a:	2600      	movs	r6, #0
 800409c:	f8c5 6214 	str.w	r6, [r5, #532]	; 0x214
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80040a0:	4620      	mov	r0, r4
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
 80040a2:	f8c5 6218 	str.w	r6, [r5, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80040a6:	2101      	movs	r1, #1
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 80040a8:	b92f      	cbnz	r7, 80040b6 <USBD_CDC_Init+0x78>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80040aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80040ae:	f000 f948 	bl	8004342 <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 80040b2:	4638      	mov	r0, r7
 80040b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 80040b6:	2340      	movs	r3, #64	; 0x40
 80040b8:	f000 f943 	bl	8004342 <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 80040bc:	4630      	mov	r0, r6
 80040be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
  
  if(pdev->pClassData == NULL)
  {
    ret = 1; 
 80040c0:	2001      	movs	r0, #1
    }
    
    
  }
  return ret;
}
 80040c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080040c4 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 80040c4:	b119      	cbz	r1, 80040ce <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 80040c6:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 80040ca:	2000      	movs	r0, #0
 80040cc:	4770      	bx	lr
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 80040ce:	2002      	movs	r0, #2
    pdev->pUserData= fops;
    ret = USBD_OK;    
  }
  
  return ret;
}
 80040d0:	4770      	bx	lr

080040d2 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 80040d2:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 80040d6:	2000      	movs	r0, #0
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->TxBuffer = pbuff;
 80040d8:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 80040dc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
}
 80040e0:	4770      	bx	lr

080040e2 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 80040e2:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 80040e6:	2000      	movs	r0, #0
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 80040e8:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  
  return USBD_OK;
}
 80040ec:	4770      	bx	lr

080040ee <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 80040ee:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 80040f0:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 80040f4:	b174      	cbz	r4, 8004114 <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 80040f6:	f8d4 5214 	ldr.w	r5, [r4, #532]	; 0x214
 80040fa:	b96d      	cbnz	r5, 8004118 <USBD_CDC_TransmitPacket+0x2a>
    {
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 80040fc:	f8b4 3210 	ldrh.w	r3, [r4, #528]	; 0x210
 8004100:	f8d4 2208 	ldr.w	r2, [r4, #520]	; 0x208
 8004104:	2181      	movs	r1, #129	; 0x81
 8004106:	f000 f915 	bl	8004334 <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 800410a:	2301      	movs	r3, #1
 800410c:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
      return USBD_OK;
 8004110:	4628      	mov	r0, r5
 8004112:	bd38      	pop	{r3, r4, r5, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8004114:	2002      	movs	r0, #2
 8004116:	bd38      	pop	{r3, r4, r5, pc}
      hcdc->TxState = 1;
      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 8004118:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 800411a:	bd38      	pop	{r3, r4, r5, pc}

0800411c <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
 800411c:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 8004120:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8004122:	b163      	cbz	r3, 800413e <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8004124:	7c04      	ldrb	r4, [r0, #16]
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004126:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800412a:	2101      	movs	r1, #1
  USBD_CDC_HandleTypeDef   *hcdc = pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 800412c:	b914      	cbnz	r4, 8004134 <USBD_CDC_ReceivePacket+0x18>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800412e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004132:	e000      	b.n	8004136 <USBD_CDC_ReceivePacket+0x1a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8004134:	2340      	movs	r3, #64	; 0x40
 8004136:	f000 f904 	bl	8004342 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800413a:	2000      	movs	r0, #0
 800413c:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USBD_FAIL;
 800413e:	2002      	movs	r0, #2
  }
}
 8004140:	bd10      	pop	{r4, pc}
	...

08004144 <HAL_PCD_MspInit>:
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 8004144:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIOA clock for USB DataLines */
  __GPIOA_CLK_ENABLE();
 8004148:	4c24      	ldr	r4, [pc, #144]	; (80041dc <HAL_PCD_MspInit+0x98>)
 800414a:	6963      	ldr	r3, [r4, #20]
 800414c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004150:	6163      	str	r3, [r4, #20]
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();
 8004152:	6963      	ldr	r3, [r4, #20]
  * @brief  Initializes the PCD MSP.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef *hpcd)
{
 8004154:	b086      	sub	sp, #24
  
  /* Enable the GPIOA clock for USB DataLines */
  __GPIOA_CLK_ENABLE();
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();
 8004156:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800415a:	6163      	str	r3, [r4, #20]

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 800415c:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004160:	2311      	movs	r3, #17
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004162:	2500      	movs	r5, #0
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004164:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8004168:	270e      	movs	r7, #14
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 800416a:	a901      	add	r1, sp, #4
 800416c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8004170:	9302      	str	r3, [sp, #8]
  
  /* Enable the GPIOB clock for USB external Pull-Up */
  __GPIOB_CLK_ENABLE();

  /* Create a USB Disconnect signal for 1ms */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 8004172:	9601      	str	r6, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004174:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004176:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 800417a:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 800417c:	f7fd fece 	bl	8001f1c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),0);
 8004180:	4631      	mov	r1, r6
 8004182:	462a      	mov	r2, r5
 8004184:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004188:	f7fd ff86 	bl	8002098 <HAL_GPIO_WritePin>
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBD_LL_Delay(uint32_t Delay)
{
  HAL_Delay(Delay);
 800418c:	2001      	movs	r0, #1
 800418e:	f7fd fe51 	bl	8001e34 <HAL_Delay>
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 

  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),0);
  USBD_LL_Delay(1);
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);
 8004192:	4631      	mov	r1, r6
 8004194:	2201      	movs	r2, #1
 8004196:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800419a:	f7fd ff7d 	bl	8002098 <HAL_GPIO_WritePin>

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800419e:	2302      	movs	r3, #2
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 80041a0:	a901      	add	r1, sp, #4
 80041a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041a6:	9302      	str	r3, [sp, #8]
  USBD_LL_Delay(1);
  HAL_GPIO_WritePin(GPIOA,(GPIO_PIN_11 | GPIO_PIN_12),1);

  
  /* Configure USB DM and DP pins */
  GPIO_InitStruct.Pin = (GPIO_PIN_11 | GPIO_PIN_12);
 80041a8:	9601      	str	r6, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041aa:	9503      	str	r5, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80041ac:	f8cd 8010 	str.w	r8, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 80041b0:	9705      	str	r7, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct); 
 80041b2:	f7fd feb3 	bl	8001f1c <HAL_GPIO_Init>
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
  HAL_GPIO_Init(USB_DISCONNECT_PORT, &GPIO_InitStruct); 
#endif  

  /* Enable USB FS Clock */
  __USB_CLK_ENABLE();
 80041b6:	69e3      	ldr	r3, [r4, #28]
 80041b8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80041bc:	61e3      	str	r3, [r4, #28]
  
  /* Enable SYSCFG Clock */
  __SYSCFG_CLK_ENABLE();
 80041be:	69a3      	ldr	r3, [r4, #24]
 80041c0:	f043 0301 	orr.w	r3, r3, #1
 80041c4:	61a3      	str	r3, [r4, #24]
#endif
  
#if defined (USE_USB_INTERRUPT_DEFAULT)
  
  /* Set USB Default FS Interrupt priority */
  HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 5, 0);
 80041c6:	2105      	movs	r1, #5
 80041c8:	462a      	mov	r2, r5
 80041ca:	2014      	movs	r0, #20
 80041cc:	f7fd fe52 	bl	8001e74 <HAL_NVIC_SetPriority>
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn); 
 80041d0:	2014      	movs	r0, #20
 80041d2:	f7fd fe81 	bl	8001ed8 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
  
  /* Enable USB FS Interrupt */
  HAL_NVIC_EnableIRQ(USB_LP_IRQn); 
#endif
}
 80041d6:	b006      	add	sp, #24
 80041d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041dc:	40021000 	.word	0x40021000

080041e0 <HAL_PCD_SetupStageCallback>:
  * @brief  SetupStage callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 80041e0:	4601      	mov	r1, r0
  USBD_LL_SetupStage(hpcd->pData, (uint8_t *)hpcd->Setup);
 80041e2:	f501 71a2 	add.w	r1, r1, #324	; 0x144
 80041e6:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 80041ea:	f7ff bbc0 	b.w	800396e <USBD_LL_SetupStage>

080041ee <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage(hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80041ee:	231c      	movs	r3, #28
 80041f0:	fb03 0301 	mla	r3, r3, r1, r0
 80041f4:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 80041f8:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80041fc:	f7ff bbe4 	b.w	80039c8 <USBD_LL_DataOutStage>

08004200 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage(hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8004200:	231c      	movs	r3, #28
 8004202:	fb03 0301 	mla	r3, r3, r1, r0
 8004206:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 800420a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800420c:	f7ff bc0c 	b.w	8003a28 <USBD_LL_DataInStage>

08004210 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF(hpcd->pData);
 8004210:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 8004214:	f7ff bc6f 	b.w	8003af6 <USBD_LL_SOF>

08004218 <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
 8004218:	b510      	push	{r4, lr}
 800421a:	4604      	mov	r4, r0
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
 800421c:	2101      	movs	r1, #1
 800421e:	f8d0 0174 	ldr.w	r0, [r0, #372]	; 0x174
 8004222:	f7ff fc65 	bl	8003af0 <USBD_LL_SetSpeed>
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 8004226:	f8d4 0174 	ldr.w	r0, [r4, #372]	; 0x174
}
 800422a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{   
  USBD_LL_SetSpeed(hpcd->pData, USBD_SPEED_FULL);
  /* Reset Device */
  USBD_LL_Reset(hpcd->pData);
 800422e:	f7ff bc40 	b.w	8003ab2 <USBD_LL_Reset>

08004232 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8004232:	4770      	bx	lr

08004234 <HAL_PCD_ResumeCallback>:
  * @brief  Resume callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8004234:	4770      	bx	lr
	...

08004238 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
 8004238:	b538      	push	{r3, r4, r5, lr}
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 800423a:	4a1c      	ldr	r2, [pc, #112]	; (80042ac <USBD_LL_Init+0x74>)
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
 800423c:	4605      	mov	r5, r0
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
 800423e:	481c      	ldr	r0, [pc, #112]	; (80042b0 <USBD_LL_Init+0x78>)
  hpcd.Init.dev_endpoints = 8;
 8004240:	2308      	movs	r3, #8
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
 8004242:	2400      	movs	r4, #0
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
 8004244:	e880 000c 	stmia.w	r0, {r2, r3}
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
  hpcd.Init.speed = PCD_SPEED_FULL;
  /* Link The driver to the stack */
  hpcd.pData = pdev;
  pdev->pData = &hpcd;
 8004248:	f8c5 0220 	str.w	r0, [r5, #544]	; 0x220
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 800424c:	2202      	movs	r2, #2
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{    
  /* Set LL Driver parameters */
  hpcd.Instance = USB;
  hpcd.Init.dev_endpoints = 8;
  hpcd.Init.ep0_mps = PCD_EP0MPS_64;
 800424e:	60c4      	str	r4, [r0, #12]
  hpcd.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004250:	6102      	str	r2, [r0, #16]
  hpcd.Init.speed = PCD_SPEED_FULL;
 8004252:	6082      	str	r2, [r0, #8]
  /* Link The driver to the stack */
  hpcd.pData = pdev;
 8004254:	f8c0 5174 	str.w	r5, [r0, #372]	; 0x174
  pdev->pData = &hpcd;
  /* Initialize LL Driver */
  HAL_PCD_Init(pdev->pData);
 8004258:	f7fd ff23 	bl	80020a2 <HAL_PCD_Init>
  
  HAL_PCDEx_PMAConfig(pdev->pData , 0x00 , PCD_SNG_BUF, 0x40);
 800425c:	4621      	mov	r1, r4
 800425e:	4622      	mov	r2, r4
 8004260:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 8004264:	2340      	movs	r3, #64	; 0x40
 8004266:	f7fe fdfe 	bl	8002e66 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , 0x80 , PCD_SNG_BUF, 0x80);
 800426a:	2180      	movs	r1, #128	; 0x80
 800426c:	4622      	mov	r2, r4
 800426e:	460b      	mov	r3, r1
 8004270:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 8004274:	f7fe fdf7 	bl	8002e66 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_IN_EP , PCD_SNG_BUF, 0xC0);  
 8004278:	4622      	mov	r2, r4
 800427a:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 800427e:	2181      	movs	r1, #129	; 0x81
 8004280:	23c0      	movs	r3, #192	; 0xc0
 8004282:	f7fe fdf0 	bl	8002e66 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_OUT_EP , PCD_SNG_BUF, 0x110);
 8004286:	4622      	mov	r2, r4
 8004288:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 800428c:	2101      	movs	r1, #1
 800428e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8004292:	f7fe fde8 	bl	8002e66 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig(pdev->pData , CDC_CMD_EP , PCD_SNG_BUF, 0x100); 
 8004296:	f8d5 0220 	ldr.w	r0, [r5, #544]	; 0x220
 800429a:	2182      	movs	r1, #130	; 0x82
 800429c:	4622      	mov	r2, r4
 800429e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80042a2:	f7fe fde0 	bl	8002e66 <HAL_PCDEx_PMAConfig>
    
  return USBD_OK;
}
 80042a6:	4620      	mov	r0, r4
 80042a8:	bd38      	pop	{r3, r4, r5, pc}
 80042aa:	bf00      	nop
 80042ac:	40005c00 	.word	0x40005c00
 80042b0:	20001170 	.word	0x20001170

080042b4 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80042b4:	b508      	push	{r3, lr}
  HAL_PCD_Start(pdev->pData);
 80042b6:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042ba:	f7fd ff38 	bl	800212e <HAL_PCD_Start>
  return USBD_OK;
}
 80042be:	2000      	movs	r0, #0
 80042c0:	bd08      	pop	{r3, pc}

080042c2 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev,
                                  uint8_t ep_addr,
                                  uint8_t ep_type,
                                  uint16_t ep_mps)
{
 80042c2:	b510      	push	{r4, lr}
 80042c4:	4614      	mov	r4, r2
  HAL_PCD_EP_Open(pdev->pData,
 80042c6:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042ca:	461a      	mov	r2, r3
 80042cc:	4623      	mov	r3, r4
 80042ce:	f7fd ff4a 	bl	8002166 <HAL_PCD_EP_Open>
                  ep_addr,
                  ep_mps,
                  ep_type);
  
  return USBD_OK;
}
 80042d2:	2000      	movs	r0, #0
 80042d4:	bd10      	pop	{r4, pc}

080042d6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80042d6:	b508      	push	{r3, lr}
  HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80042d8:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042dc:	f7fe f8e6 	bl	80024ac <HAL_PCD_EP_Close>
  return USBD_OK;
}
 80042e0:	2000      	movs	r0, #0
 80042e2:	bd08      	pop	{r3, pc}

080042e4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80042e4:	b508      	push	{r3, lr}
  HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80042e6:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042ea:	f7fe fd07 	bl	8002cfc <HAL_PCD_EP_SetStall>
  return USBD_OK;
}
 80042ee:	2000      	movs	r0, #0
 80042f0:	bd08      	pop	{r3, pc}

080042f2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80042f2:	b508      	push	{r3, lr}
  HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80042f4:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80042f8:	f7fe fd51 	bl	8002d9e <HAL_PCD_EP_ClrStall>
  return USBD_OK; 
}
 80042fc:	2000      	movs	r0, #0
 80042fe:	bd08      	pop	{r3, pc}

08004300 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8004300:	f011 0f80 	tst.w	r1, #128	; 0x80
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8004304:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
 8004308:	f04f 021c 	mov.w	r2, #28
  
  if((ep_addr & 0x80) == 0x80)
 800430c:	d006      	beq.n	800431c <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800430e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8004312:	fb02 3301 	mla	r3, r2, r1, r3
 8004316:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 800431a:	4770      	bx	lr
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800431c:	fb02 3101 	mla	r1, r2, r1, r3
 8004320:	f891 00b6 	ldrb.w	r0, [r1, #182]	; 0xb6
  }
}
 8004324:	4770      	bx	lr

08004326 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8004326:	b508      	push	{r3, lr}
  HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8004328:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800432c:	f7fd ff05 	bl	800213a <HAL_PCD_SetAddress>
  return USBD_OK; 
}
 8004330:	2000      	movs	r0, #0
 8004332:	bd08      	pop	{r3, pc}

08004334 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, 
                                    uint8_t ep_addr,
                                    uint8_t *pbuf,
                                    uint16_t size)
{
 8004334:	b508      	push	{r3, lr}
  HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8004336:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800433a:	f7fe fa02 	bl	8002742 <HAL_PCD_EP_Transmit>
  return USBD_OK;
}
 800433e:	2000      	movs	r0, #0
 8004340:	bd08      	pop	{r3, pc}

08004342 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                          uint8_t ep_addr,
                                          uint8_t *pbuf,
                                          uint16_t size)
{
 8004342:	b508      	push	{r3, lr}
  HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8004344:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004348:	f7fe f98b 	bl	8002662 <HAL_PCD_EP_Receive>
  return USBD_OK;
}
 800434c:	2000      	movs	r0, #0
 800434e:	bd08      	pop	{r3, pc}

08004350 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8004350:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount(pdev->pData, ep_addr);
 8004352:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004356:	f7fe f9ec 	bl	8002732 <HAL_PCD_EP_GetRxCount>
}
 800435a:	bd08      	pop	{r3, pc}

0800435c <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[MAX_STATIC_ALLOC_SIZE];
  return mem;
}
 800435c:	4800      	ldr	r0, [pc, #0]	; (8004360 <USBD_static_malloc+0x4>)
 800435e:	4770      	bx	lr
 8004360:	20000ba4 	.word	0x20000ba4

08004364 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8004364:	4770      	bx	lr
	...

08004368 <USBD_VCP_DeviceDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(hUSBDDeviceDesc);
 8004368:	2312      	movs	r3, #18
 800436a:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)hUSBDDeviceDesc;
}
 800436c:	4800      	ldr	r0, [pc, #0]	; (8004370 <USBD_VCP_DeviceDescriptor+0x8>)
 800436e:	4770      	bx	lr
 8004370:	08017215 	.word	0x08017215

08004374 <USBD_VCP_LangIDStrDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = sizeof(USBD_LangIDDesc);  
 8004374:	2304      	movs	r3, #4
 8004376:	800b      	strh	r3, [r1, #0]
  return (uint8_t*)USBD_LangIDDesc;
}
 8004378:	4800      	ldr	r0, [pc, #0]	; (800437c <USBD_VCP_LangIDStrDescriptor+0x8>)
 800437a:	4770      	bx	lr
 800437c:	080171c4 	.word	0x080171c4

08004380 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
 8004380:	b510      	push	{r4, lr}
 8004382:	3101      	adds	r1, #1
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 8004384:	2300      	movs	r3, #0
 8004386:	4293      	cmp	r3, r2
 8004388:	d00d      	beq.n	80043a6 <IntToUnicode+0x26>
  {
    if( ((value >> 28)) < 0xA )
 800438a:	0f04      	lsrs	r4, r0, #28
 800438c:	2c09      	cmp	r4, #9
    {
      pbuf[ 2* idx] = (value >> 28) + '0';
 800438e:	bf94      	ite	ls
 8004390:	3430      	addls	r4, #48	; 0x30
    }
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
 8004392:	3437      	addhi	r4, #55	; 0x37
 8004394:	f801 4c01 	strb.w	r4, [r1, #-1]
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 8004398:	3301      	adds	r3, #1
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
 800439a:	2400      	movs	r4, #0
    else
    {
      pbuf[2* idx] = (value >> 28) + 'A' - 10; 
    }
    
    value = value << 4;
 800439c:	0100      	lsls	r0, r0, #4
    
    pbuf[ 2* idx + 1] = 0;
 800439e:	f801 4b02 	strb.w	r4, [r1], #2
  */
static void IntToUnicode (uint32_t value , uint8_t *pbuf , uint8_t len)
{
  uint8_t idx = 0;
  
  for( idx = 0 ; idx < len ; idx ++)
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	e7ef      	b.n	8004386 <IntToUnicode+0x6>
    
    value = value << 4;
    
    pbuf[ 2* idx + 1] = 0;
  }
}
 80043a6:	bd10      	pop	{r4, pc}

080043a8 <USBD_VCP_SerialStrDescriptor>:
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  *length = USB_SIZ_STRING_SERIAL;
 80043a8:	231a      	movs	r3, #26
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043aa:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 80043ac:	800b      	strh	r3, [r1, #0]
  */
static void Get_SerialNum(void)
{
  uint32_t deviceserial0, deviceserial1, deviceserial2;
  
  deviceserial0 = *(uint32_t*)DEVICE_ID1;
 80043ae:	4b09      	ldr	r3, [pc, #36]	; (80043d4 <USBD_VCP_SerialStrDescriptor+0x2c>)
  deviceserial1 = *(uint32_t*)DEVICE_ID2;
 80043b0:	e893 0014 	ldmia.w	r3, {r2, r4}
  deviceserial2 = *(uint32_t*)DEVICE_ID3;
 80043b4:	3308      	adds	r3, #8
  
  deviceserial0 += deviceserial2;
 80043b6:	681b      	ldr	r3, [r3, #0]
  
  if (deviceserial0 != 0)
 80043b8:	18d0      	adds	r0, r2, r3
 80043ba:	d008      	beq.n	80043ce <USBD_VCP_SerialStrDescriptor+0x26>
  {
    IntToUnicode (deviceserial0, &USBD_StringSerial[2] ,8);
 80043bc:	4906      	ldr	r1, [pc, #24]	; (80043d8 <USBD_VCP_SerialStrDescriptor+0x30>)
 80043be:	2208      	movs	r2, #8
 80043c0:	f7ff ffde 	bl	8004380 <IntToUnicode>
    IntToUnicode (deviceserial1, &USBD_StringSerial[18] ,4);
 80043c4:	4620      	mov	r0, r4
 80043c6:	4905      	ldr	r1, [pc, #20]	; (80043dc <USBD_VCP_SerialStrDescriptor+0x34>)
 80043c8:	2204      	movs	r2, #4
 80043ca:	f7ff ffd9 	bl	8004380 <IntToUnicode>
  
  /* Update the serial number string descriptor with the data from the unique ID*/
  Get_SerialNum();
  
  return USBD_StringSerial;
}
 80043ce:	4804      	ldr	r0, [pc, #16]	; (80043e0 <USBD_VCP_SerialStrDescriptor+0x38>)
 80043d0:	bd10      	pop	{r4, pc}
 80043d2:	bf00      	nop
 80043d4:	1ffff7ac 	.word	0x1ffff7ac
 80043d8:	20000152 	.word	0x20000152
 80043dc:	20000162 	.word	0x20000162
 80043e0:	20000150 	.word	0x20000150

080043e4 <USBD_VCP_ProductStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043e4:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 80043e6:	4c04      	ldr	r4, [pc, #16]	; (80043f8 <USBD_VCP_ProductStrDescriptor+0x14>)
 80043e8:	4804      	ldr	r0, [pc, #16]	; (80043fc <USBD_VCP_ProductStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80043ea:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);    
 80043ec:	4621      	mov	r1, r4
 80043ee:	f7ff fd2b 	bl	8003e48 <USBD_GetString>
  return USBD_StrDesc;
}
 80043f2:	4620      	mov	r0, r4
 80043f4:	bd10      	pop	{r4, pc}
 80043f6:	bf00      	nop
 80043f8:	200012e8 	.word	0x200012e8
 80043fc:	080171c8 	.word	0x080171c8

08004400 <USBD_VCP_ManufacturerStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004400:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004402:	4c04      	ldr	r4, [pc, #16]	; (8004414 <USBD_VCP_ManufacturerStrDescriptor+0x14>)
 8004404:	4804      	ldr	r0, [pc, #16]	; (8004418 <USBD_VCP_ManufacturerStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004406:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004408:	4621      	mov	r1, r4
 800440a:	f7ff fd1d 	bl	8003e48 <USBD_GetString>
  return USBD_StrDesc;
}
 800440e:	4620      	mov	r0, r4
 8004410:	bd10      	pop	{r4, pc}
 8004412:	bf00      	nop
 8004414:	200012e8 	.word	0x200012e8
 8004418:	080171e9 	.word	0x080171e9

0800441c <USBD_VCP_ConfigStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800441c:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 800441e:	4c04      	ldr	r4, [pc, #16]	; (8004430 <USBD_VCP_ConfigStrDescriptor+0x14>)
 8004420:	4804      	ldr	r0, [pc, #16]	; (8004434 <USBD_VCP_ConfigStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004422:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length); 
 8004424:	4621      	mov	r1, r4
 8004426:	f7ff fd0f 	bl	8003e48 <USBD_GetString>
  return USBD_StrDesc;  
}
 800442a:	4620      	mov	r0, r4
 800442c:	bd10      	pop	{r4, pc}
 800442e:	bf00      	nop
 8004430:	200012e8 	.word	0x200012e8
 8004434:	080171fc 	.word	0x080171fc

08004438 <USBD_VCP_InterfaceStrDescriptor>:
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8004438:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 800443a:	4c04      	ldr	r4, [pc, #16]	; (800444c <USBD_VCP_InterfaceStrDescriptor+0x14>)
 800443c:	4804      	ldr	r0, [pc, #16]	; (8004450 <USBD_VCP_InterfaceStrDescriptor+0x18>)
  * @param  speed: Current device speed
  * @param  length: Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_VCP_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800443e:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8004440:	4621      	mov	r1, r4
 8004442:	f7ff fd01 	bl	8003e48 <USBD_GetString>
  return USBD_StrDesc;  
}
 8004446:	4620      	mov	r0, r4
 8004448:	bd10      	pop	{r4, pc}
 800444a:	bf00      	nop
 800444c:	200012e8 	.word	0x200012e8
 8004450:	08017207 	.word	0x08017207

08004454 <CDC_Itf_DeInit>:
  */
static int8_t CDC_Itf_DeInit(void)
{

  return (USBD_OK);
}
 8004454:	2000      	movs	r0, #0
 8004456:	4770      	bx	lr

08004458 <CDC_Itf_Receive>:
  * @param  Buf: Buffer of data to be transmitted
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Receive(uint8_t* Buf, uint32_t *Len)
{
 8004458:	b508      	push	{r3, lr}
 800445a:	460b      	mov	r3, r1
 800445c:	4602      	mov	r2, r0
  /* Write data into Terminal Rx buffer */
  TerminalInputBufferWrite(INDEX_USB, (char *)Buf, *Len);
 800445e:	4611      	mov	r1, r2
 8004460:	2000      	movs	r0, #0
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	f7fc fc04 	bl	8000c70 <TerminalInputBufferWrite>
  USBD_CDC_ReceivePacket(&hUSBDDevice);  /* Reset for next packet */
 8004468:	4802      	ldr	r0, [pc, #8]	; (8004474 <CDC_Itf_Receive+0x1c>)
 800446a:	f7ff fe57 	bl	800411c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
}
 800446e:	2000      	movs	r0, #0
 8004470:	bd08      	pop	{r3, pc}
 8004472:	bf00      	nop
 8004474:	20000f48 	.word	0x20000f48

08004478 <CDC_Itf_Init>:
  *         Initializes the CDC media low layer
  * @param  None
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Init(void)
{
 8004478:	b508      	push	{r3, lr}
  //  USBD_CDC_SetTxBuffer(&hUSBDDevice, NULL, 0);
  USBD_CDC_SetRxBuffer(&hUSBDDevice, UserRxBuffer);
 800447a:	4903      	ldr	r1, [pc, #12]	; (8004488 <CDC_Itf_Init+0x10>)
 800447c:	4803      	ldr	r0, [pc, #12]	; (800448c <CDC_Itf_Init+0x14>)
 800447e:	f7ff fe30 	bl	80040e2 <USBD_CDC_SetRxBuffer>


  return (USBD_OK);
}
 8004482:	2000      	movs	r0, #0
 8004484:	bd08      	pop	{r3, pc}
 8004486:	bf00      	nop
 8004488:	20001458 	.word	0x20001458
 800448c:	20000f48 	.word	0x20000f48

08004490 <CDC_Itf_Control>:
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the opeartion: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Itf_Control (uint8_t cmd, uint8_t* pbuf, uint16_t length)
{ 
  switch (cmd)
 8004490:	2820      	cmp	r0, #32
 8004492:	d012      	beq.n	80044ba <CDC_Itf_Control+0x2a>
 8004494:	2821      	cmp	r0, #33	; 0x21
 8004496:	d122      	bne.n	80044de <CDC_Itf_Control+0x4e>
    /* Set the new configuration */

    break;

  case CDC_GET_LINE_CODING:
    pbuf[0] = (uint8_t)(LineCoding.bitrate);
 8004498:	4b12      	ldr	r3, [pc, #72]	; (80044e4 <CDC_Itf_Control+0x54>)
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	700a      	strb	r2, [r1, #0]
    pbuf[1] = (uint8_t)(LineCoding.bitrate >> 8);
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	0a12      	lsrs	r2, r2, #8
 80044a2:	704a      	strb	r2, [r1, #1]
    pbuf[2] = (uint8_t)(LineCoding.bitrate >> 16);
 80044a4:	885a      	ldrh	r2, [r3, #2]
 80044a6:	708a      	strb	r2, [r1, #2]
    pbuf[3] = (uint8_t)(LineCoding.bitrate >> 24);
 80044a8:	78da      	ldrb	r2, [r3, #3]
 80044aa:	70ca      	strb	r2, [r1, #3]
    pbuf[4] = LineCoding.format;
 80044ac:	791a      	ldrb	r2, [r3, #4]
 80044ae:	710a      	strb	r2, [r1, #4]
    pbuf[5] = LineCoding.paritytype;
 80044b0:	795a      	ldrb	r2, [r3, #5]
 80044b2:	714a      	strb	r2, [r1, #5]
    pbuf[6] = LineCoding.datatype;     
 80044b4:	799b      	ldrb	r3, [r3, #6]
 80044b6:	718b      	strb	r3, [r1, #6]
    
    /* Add your code here */
    break;
 80044b8:	e011      	b.n	80044de <CDC_Itf_Control+0x4e>
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 80044ba:	788a      	ldrb	r2, [r1, #2]
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 80044bc:	7848      	ldrb	r0, [r1, #1]
 80044be:	4b09      	ldr	r3, [pc, #36]	; (80044e4 <CDC_Itf_Control+0x54>)
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 80044c0:	0412      	lsls	r2, r2, #16
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 80044c2:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80044c6:	7808      	ldrb	r0, [r1, #0]
 80044c8:	4302      	orrs	r2, r0
                            (pbuf[2] << 16) | (pbuf[3] << 24));
 80044ca:	78c8      	ldrb	r0, [r1, #3]
 80044cc:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
  case CDC_CLEAR_COMM_FEATURE:
    /* Add your code here */
    break;

  case CDC_SET_LINE_CODING:
    LineCoding.bitrate    = (uint32_t)(pbuf[0] | (pbuf[1] << 8) |\
 80044d0:	601a      	str	r2, [r3, #0]
                            (pbuf[2] << 16) | (pbuf[3] << 24));
    LineCoding.format     = pbuf[4];
 80044d2:	790a      	ldrb	r2, [r1, #4]
 80044d4:	711a      	strb	r2, [r3, #4]
    LineCoding.paritytype = pbuf[5];
 80044d6:	794a      	ldrb	r2, [r1, #5]
 80044d8:	715a      	strb	r2, [r3, #5]
    LineCoding.datatype   = pbuf[6];
 80044da:	798a      	ldrb	r2, [r1, #6]
 80044dc:	719a      	strb	r2, [r3, #6]
  default:
    break;
  }
  
  return (USBD_OK);
}
 80044de:	2000      	movs	r0, #0
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	2000016c 	.word	0x2000016c

080044e8 <SPIx_Init>:
  * @brief SPIx Bus initialization
  * @param None
  * @retval None
  */
static void SPIx_Init(void)
{
 80044e8:	b510      	push	{r4, lr}
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80044ea:	4c1c      	ldr	r4, [pc, #112]	; (800455c <SPIx_Init+0x74>)
  * @brief SPIx Bus initialization
  * @param None
  * @retval None
  */
static void SPIx_Init(void)
{
 80044ec:	b086      	sub	sp, #24
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80044ee:	4620      	mov	r0, r4
 80044f0:	f7ff fa07 	bl	8003902 <HAL_SPI_GetState>
 80044f4:	2800      	cmp	r0, #0
 80044f6:	d12e      	bne.n	8004556 <SPIx_Init+0x6e>
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 80044f8:	4b19      	ldr	r3, [pc, #100]	; (8004560 <SPIx_Init+0x78>)
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
 80044fa:	60a0      	str	r0, [r4, #8]
static void SPIx_Init(void)
{
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
  {
    /* SPI Config */
    SpiHandle.Instance = DISCOVERY_SPIx;
 80044fc:	6023      	str	r3, [r4, #0]
      to verify these constraints:
      ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80044fe:	2318      	movs	r3, #24
 8004500:	61e3      	str	r3, [r4, #28]
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
    SpiHandle.Init.CRCPolynomial = 7;
 8004502:	2307      	movs	r3, #7
 8004504:	62e3      	str	r3, [r4, #44]	; 0x2c
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 8004506:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800450a:	60e3      	str	r3, [r4, #12]
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
 800450c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004510:	61a3      	str	r3, [r4, #24]
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode = SPI_MODE_MASTER;
 8004512:	f44f 7382 	mov.w	r3, #260	; 0x104
 8004516:	6063      	str	r3, [r4, #4]
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 8004518:	4b12      	ldr	r3, [pc, #72]	; (8004564 <SPIx_Init+0x7c>)
      l3gd20 SPI interface max baudrate is 10MHz for write/read
      PCLK2 frequency is set to 90 MHz 
  */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
    SpiHandle.Init.Direction = SPI_DIRECTION_2LINES; 
    SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 800451a:	6160      	str	r0, [r4, #20]
    SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 800451c:	6120      	str	r0, [r4, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 800451e:	62a0      	str	r0, [r4, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial = 7;
    SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
    SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004520:	6220      	str	r0, [r4, #32]
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 8004522:	6260      	str	r0, [r4, #36]	; 0x24
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI1 clock  */
  DISCOVERY_SPIx_CLK_ENABLE();
 8004524:	699a      	ldr	r2, [r3, #24]
 8004526:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800452a:	619a      	str	r2, [r3, #24]

  /* enable SPI1 gpio clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 800452c:	695a      	ldr	r2, [r3, #20]
 800452e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004532:	615a      	str	r2, [r3, #20]

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8004534:	23e0      	movs	r3, #224	; 0xe0
 8004536:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8004538:	2302      	movs	r3, #2
 800453a:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800453c:	2303      	movs	r3, #3
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();

  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
 800453e:	9003      	str	r0, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004540:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8004542:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8004546:	2305      	movs	r3, #5
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8004548:	a901      	add	r1, sp, #4
  /* configure SPI1 SCK, MOSI and MISO */
  GPIO_InitStructure.Pin = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL; /* or GPIO_PULLDOWN */
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 800454a:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 800454c:	f7fd fce6 	bl	8001f1c <HAL_GPIO_Init>
    SpiHandle.Init.NSS = SPI_NSS_SOFT;
    SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
    SpiHandle.Init.Mode = SPI_MODE_MASTER;

    SPIx_MspInit(&SpiHandle);
    HAL_SPI_Init(&SpiHandle);
 8004550:	4620      	mov	r0, r4
 8004552:	f7ff f82a 	bl	80035aa <HAL_SPI_Init>
  }
}
 8004556:	b006      	add	sp, #24
 8004558:	bd10      	pop	{r4, pc}
 800455a:	bf00      	nop
 800455c:	20000dd4 	.word	0x20000dd4
 8004560:	40013000 	.word	0x40013000
 8004564:	40021000 	.word	0x40021000

08004568 <SPIx_WriteRead>:
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8004568:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  uint8_t receivedbyte = 0;
 800456a:	2300      	movs	r3, #0
 800456c:	f88d 3017 	strb.w	r3, [sp, #23]
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8004570:	4b0b      	ldr	r3, [pc, #44]	; (80045a0 <SPIx_WriteRead+0x38>)
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t SPIx_WriteRead(uint8_t Byte)
{
 8004572:	f88d 000f 	strb.w	r0, [sp, #15]

  uint8_t receivedbyte = 0;
  
  /* Send a Byte through the SPI peripheral */
  /* Read byte from the SPI bus */
  if(HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte, (uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK)
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	480a      	ldr	r0, [pc, #40]	; (80045a4 <SPIx_WriteRead+0x3c>)
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	f10d 010f 	add.w	r1, sp, #15
 8004580:	f10d 0217 	add.w	r2, sp, #23
 8004584:	2301      	movs	r3, #1
 8004586:	f7ff f87a 	bl	800367e <HAL_SPI_TransmitReceive>
 800458a:	b120      	cbz	r0, 8004596 <SPIx_WriteRead+0x2e>
  * @retval None
  */
static void SPIx_Error (void)
{
  /* De-initialize the SPI comunication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 800458c:	4805      	ldr	r0, [pc, #20]	; (80045a4 <SPIx_WriteRead+0x3c>)
 800458e:	f7ff f85f 	bl	8003650 <HAL_SPI_DeInit>
  
  /* Re- Initiaize the SPI comunication BUS */
  SPIx_Init();
 8004592:	f7ff ffa9 	bl	80044e8 <SPIx_Init>
  {
    SPIx_Error();
  }
  
  return receivedbyte;
}
 8004596:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800459a:	b007      	add	sp, #28
 800459c:	f85d fb04 	ldr.w	pc, [sp], #4
 80045a0:	20000184 	.word	0x20000184
 80045a4:	20000dd4 	.word	0x20000dd4

080045a8 <I2Cx_Init>:
  * @brief Discovery I2Cx Bus initialization
  * @param None
  * @retval None
  */
static void I2Cx_Init(void)
{
 80045a8:	b530      	push	{r4, r5, lr}
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80045aa:	4c16      	ldr	r4, [pc, #88]	; (8004604 <I2Cx_Init+0x5c>)
  * @brief Discovery I2Cx Bus initialization
  * @param None
  * @retval None
  */
static void I2Cx_Init(void)
{
 80045ac:	b087      	sub	sp, #28
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80045ae:	4620      	mov	r0, r4
 80045b0:	f7fe ff44 	bl	800343c <HAL_I2C_GetState>
 80045b4:	bb18      	cbnz	r0, 80045fe <I2Cx_Init+0x56>
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80045b6:	4b14      	ldr	r3, [pc, #80]	; (8004608 <I2Cx_Init+0x60>)
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 80045b8:	4d14      	ldr	r5, [pc, #80]	; (800460c <I2Cx_Init+0x64>)
  */
static void I2Cx_Init(void)
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80045ba:	6023      	str	r3, [r4, #0]
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
 80045bc:	2332      	movs	r3, #50	; 0x32
 80045be:	60a3      	str	r3, [r4, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80045c0:	2301      	movs	r3, #1
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 80045c2:	6120      	str	r0, [r4, #16]
    I2cHandle.Init.OwnAddress2 = 0;
 80045c4:	6160      	str	r0, [r4, #20]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 80045c6:	61e0      	str	r0, [r4, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	
 80045c8:	6220      	str	r0, [r4, #32]
{
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
  {
    I2cHandle.Instance = DISCOVERY_I2Cx;
    I2cHandle.Init.OwnAddress1 =  ACCELERO_I2C_ADDRESS;
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80045ca:	60e3      	str	r3, [r4, #12]
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 80045cc:	696b      	ldr	r3, [r5, #20]
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 80045ce:	4810      	ldr	r0, [pc, #64]	; (8004610 <I2Cx_Init+0x68>)
{

  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable SCK and SDA GPIO clocks */
  DISCOVERY_I2Cx_GPIO_CLK_ENABLE();
 80045d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045d4:	616b      	str	r3, [r5, #20]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
 80045d6:	23c0      	movs	r3, #192	; 0xc0
 80045d8:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 80045da:	2302      	movs	r3, #2
 80045dc:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
 80045de:	9303      	str	r3, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80045e0:	2303      	movs	r3, #3
 80045e2:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 80045e4:	2304      	movs	r3, #4
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 80045e6:	eb0d 0103 	add.w	r1, sp, r3
  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = (DISCOVERY_I2Cx_SDA_PIN | DISCOVERY_I2Cx_SCL_PIN);
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
  GPIO_InitStructure.Pull = GPIO_PULLDOWN;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Alternate = DISCOVERY_I2Cx_AF;
 80045ea:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(DISCOVERY_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 80045ec:	f7fd fc96 	bl	8001f1c <HAL_GPIO_Init>

  /* Enable the I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80045f0:	69eb      	ldr	r3, [r5, #28]
 80045f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80045f6:	61eb      	str	r3, [r5, #28]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;	

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
    HAL_I2C_Init(&I2cHandle);
 80045f8:	4620      	mov	r0, r4
 80045fa:	f7fe fdbd 	bl	8003178 <HAL_I2C_Init>
  }
}
 80045fe:	b007      	add	sp, #28
 8004600:	bd30      	pop	{r4, r5, pc}
 8004602:	bf00      	nop
 8004604:	20000e34 	.word	0x20000e34
 8004608:	40005400 	.word	0x40005400
 800460c:	40021000 	.word	0x40021000
 8004610:	48000400 	.word	0x48000400

08004614 <BSP_LED_Init>:
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8004614:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 8004616:	4604      	mov	r4, r0
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Init(Led_TypeDef Led)
{
 8004618:	b086      	sub	sp, #24
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);
 800461a:	b168      	cbz	r0, 8004638 <BSP_LED_Init+0x24>
 800461c:	2801      	cmp	r0, #1
 800461e:	d00b      	beq.n	8004638 <BSP_LED_Init+0x24>
 8004620:	2802      	cmp	r0, #2
 8004622:	d009      	beq.n	8004638 <BSP_LED_Init+0x24>
 8004624:	2803      	cmp	r0, #3
 8004626:	d007      	beq.n	8004638 <BSP_LED_Init+0x24>
 8004628:	2804      	cmp	r0, #4
 800462a:	d005      	beq.n	8004638 <BSP_LED_Init+0x24>
 800462c:	2805      	cmp	r0, #5
 800462e:	d003      	beq.n	8004638 <BSP_LED_Init+0x24>
 8004630:	2806      	cmp	r0, #6
 8004632:	d001      	beq.n	8004638 <BSP_LED_Init+0x24>
 8004634:	2807      	cmp	r0, #7
 8004636:	d104      	bne.n	8004642 <BSP_LED_Init+0x2e>
 8004638:	4b0d      	ldr	r3, [pc, #52]	; (8004670 <BSP_LED_Init+0x5c>)
 800463a:	695a      	ldr	r2, [r3, #20]
 800463c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004640:	615a      	str	r2, [r3, #20]

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 8004642:	4b0c      	ldr	r3, [pc, #48]	; (8004674 <BSP_LED_Init+0x60>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8004644:	4e0c      	ldr	r6, [pc, #48]	; (8004678 <BSP_LED_Init+0x64>)
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 8004646:	f833 5014 	ldrh.w	r5, [r3, r4, lsl #1]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 800464a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
  
  /* Enable the GPIO_LED Clock */
  LEDx_GPIO_CLK_ENABLE(Led);

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
 800464e:	9501      	str	r5, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004650:	2301      	movs	r3, #1
 8004652:	9302      	str	r3, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004654:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 8004656:	a901      	add	r1, sp, #4

  /* Configure the GPIO_LED pin */
  GPIO_InitStruct.Pin = LED_PIN[Led];
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004658:	2303      	movs	r3, #3
 800465a:	9304      	str	r3, [sp, #16]
  
  HAL_GPIO_Init(LED_PORT[Led], &GPIO_InitStruct);
 800465c:	f7fd fc5e 	bl	8001f1c <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8004660:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8004664:	4629      	mov	r1, r5
 8004666:	2200      	movs	r2, #0
 8004668:	f7fd fd16 	bl	8002098 <HAL_GPIO_WritePin>
}
 800466c:	b006      	add	sp, #24
 800466e:	bd70      	pop	{r4, r5, r6, pc}
 8004670:	40021000 	.word	0x40021000
 8004674:	08017228 	.word	0x08017228
 8004678:	20000190 	.word	0x20000190

0800467c <BSP_LED_On>:
  *     @arg LED10
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 800467c:	4a04      	ldr	r2, [pc, #16]	; (8004690 <BSP_LED_On+0x14>)
  *     @arg LED9
  *     @arg LED10
  * @retval None
  */
void BSP_LED_On(Led_TypeDef Led)
{
 800467e:	4603      	mov	r3, r0
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET); 
 8004680:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8004684:	4a03      	ldr	r2, [pc, #12]	; (8004694 <BSP_LED_On+0x18>)
 8004686:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800468a:	2201      	movs	r2, #1
 800468c:	f7fd bd04 	b.w	8002098 <HAL_GPIO_WritePin>
 8004690:	20000190 	.word	0x20000190
 8004694:	08017228 	.word	0x08017228

08004698 <BSP_LED_Off>:
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 8004698:	4a04      	ldr	r2, [pc, #16]	; (80046ac <BSP_LED_Off+0x14>)
  *     @arg LED_BLUE2
  *     @arg LED_RED2
  * @retval None
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 800469a:	4603      	mov	r3, r0
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 800469c:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80046a0:	4a03      	ldr	r2, [pc, #12]	; (80046b0 <BSP_LED_Off+0x18>)
 80046a2:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f7fd bcf6 	b.w	8002098 <HAL_GPIO_WritePin>
 80046ac:	20000190 	.word	0x20000190
 80046b0:	08017228 	.word	0x08017228

080046b4 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability  
  * @retval None
  */
void BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80046b4:	b510      	push	{r4, lr}
 80046b6:	4b19      	ldr	r3, [pc, #100]	; (800471c <BSP_PB_Init+0x68>)
 80046b8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the BUTTON Clock */
  BUTTONx_GPIO_CLK_ENABLE(Button);
 80046ba:	b918      	cbnz	r0, 80046c4 <BSP_PB_Init+0x10>
 80046bc:	695a      	ldr	r2, [r3, #20]
 80046be:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80046c2:	615a      	str	r2, [r3, #20]
  __SYSCFG_CLK_ENABLE();
 80046c4:	699a      	ldr	r2, [r3, #24]
 80046c6:	f042 0201 	orr.w	r2, r2, #1
 80046ca:	619a      	str	r2, [r3, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80046cc:	b969      	cbnz	r1, 80046ea <BSP_PB_Init+0x36>
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80046ce:	2301      	movs	r3, #1
 80046d0:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80046d2:	2302      	movs	r3, #2
 80046d4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80046d6:	2303      	movs	r3, #3
 80046d8:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046da:	4b11      	ldr	r3, [pc, #68]	; (8004720 <BSP_PB_Init+0x6c>)

  if (ButtonMode == BUTTON_MODE_GPIO)
  {
    /* Configure Button pin as input */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80046dc:	9102      	str	r1, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046de:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80046e2:	a901      	add	r1, sp, #4
 80046e4:	f7fd fc1a 	bl	8001f1c <HAL_GPIO_Init>
 80046e8:	e016      	b.n	8004718 <BSP_PB_Init+0x64>
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
 80046ea:	2901      	cmp	r1, #1
 80046ec:	d114      	bne.n	8004718 <BSP_PB_Init+0x64>
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80046ee:	2303      	movs	r3, #3
 80046f0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 80046f2:	4b0c      	ldr	r3, [pc, #48]	; (8004724 <BSP_PB_Init+0x70>)
  }

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
 80046f4:	9101      	str	r1, [sp, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
 80046f6:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046f8:	4b09      	ldr	r3, [pc, #36]	; (8004720 <BSP_PB_Init+0x6c>)

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046fa:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 80046fc:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

  if (ButtonMode == BUTTON_MODE_EXTI)
  {
    /* Configure Button pin as input with External interrupt */
    GPIO_InitStruct.Pin = BUTTON_PIN[Button];
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004700:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING; 
    HAL_GPIO_Init(BUTTON_PORT[Button], &GPIO_InitStruct);
 8004702:	a901      	add	r1, sp, #4
 8004704:	f7fd fc0a 	bl	8001f1c <HAL_GPIO_Init>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((IRQn_Type)(BUTTON_IRQn[Button]), 0x0F, 0x00);
 8004708:	2006      	movs	r0, #6
 800470a:	210f      	movs	r1, #15
 800470c:	4622      	mov	r2, r4
 800470e:	f7fd fbb1 	bl	8001e74 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((IRQn_Type)(BUTTON_IRQn[Button]));
 8004712:	2006      	movs	r0, #6
 8004714:	f7fd fbe0 	bl	8001ed8 <HAL_NVIC_EnableIRQ>
  }
}
 8004718:	b006      	add	sp, #24
 800471a:	bd10      	pop	{r4, pc}
 800471c:	40021000 	.word	0x40021000
 8004720:	20000188 	.word	0x20000188
 8004724:	10110000 	.word	0x10110000

08004728 <BSP_PB_GetState>:
  * @param  Button: Specifies the Button to be checked.
  *   This parameter should be: BUTTON_USER  
  * @retval The Button GPIO pin value.
  */
uint32_t BSP_PB_GetState(Button_TypeDef Button)
{
 8004728:	b508      	push	{r3, lr}
  return HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]);
 800472a:	4b03      	ldr	r3, [pc, #12]	; (8004738 <BSP_PB_GetState+0x10>)
 800472c:	2101      	movs	r1, #1
 800472e:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 8004732:	f7fd fcab 	bl	800208c <HAL_GPIO_ReadPin>
}
 8004736:	bd08      	pop	{r3, pc}
 8004738:	20000188 	.word	0x20000188

0800473c <GYRO_IO_Init>:
  * @brief  Configures the GYROSCOPE SPI interface.
  * @param  None
  * @retval None
  */
void GYRO_IO_Init(void)
{
 800473c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8004740:	4c16      	ldr	r4, [pc, #88]	; (800479c <GYRO_IO_Init+0x60>)
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 8004742:	4d17      	ldr	r5, [pc, #92]	; (80047a0 <GYRO_IO_Init+0x64>)
{
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8004744:	6963      	ldr	r3, [r4, #20]
  * @brief  Configures the GYROSCOPE SPI interface.
  * @param  None
  * @retval None
  */
void GYRO_IO_Init(void)
{
 8004746:	b087      	sub	sp, #28
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
 8004748:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800474c:	6163      	str	r3, [r4, #20]
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800474e:	2600      	movs	r6, #0
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 8004750:	f04f 0908 	mov.w	r9, #8
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8004754:	f04f 0801 	mov.w	r8, #1
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004758:	2703      	movs	r7, #3
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 800475a:	4628      	mov	r0, r5
 800475c:	a901      	add	r1, sp, #4
    GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Configure the Gyroscope Control pins ------------------------------------------*/
  /* Enable CS GPIO clock and  Configure GPIO PIN for Gyroscope Chip select */  
  GYRO_CS_GPIO_CLK_ENABLE();  
  GPIO_InitStructure.Pin = GYRO_CS_PIN;
 800475e:	f8cd 9004 	str.w	r9, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_OUTPUT_PP;
 8004762:	f8cd 8008 	str.w	r8, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004766:	9603      	str	r6, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004768:	9704      	str	r7, [sp, #16]
  HAL_GPIO_Init(GYRO_CS_GPIO_PORT, &GPIO_InitStructure);
 800476a:	f7fd fbd7 	bl	8001f1c <HAL_GPIO_Init>

  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();
 800476e:	4642      	mov	r2, r8
 8004770:	4628      	mov	r0, r5
 8004772:	4649      	mov	r1, r9
 8004774:	f7fd fc90 	bl	8002098 <HAL_GPIO_WritePin>

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
 8004778:	6963      	ldr	r3, [r4, #20]
 800477a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800477e:	6163      	str	r3, [r4, #20]
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull= GPIO_NOPULL;
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004780:	4628      	mov	r0, r5
  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8004782:	2306      	movs	r3, #6
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull= GPIO_NOPULL;
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004784:	a901      	add	r1, sp, #4
  /* Deselect : Chip Select high */
  GYRO_CS_HIGH();

  /* Enable INT1, INT2 GPIO clock and Configure GPIO PINs to detect Interrupts */
  GYRO_INT_GPIO_CLK_ENABLE();
  GPIO_InitStructure.Pin = GYRO_INT1_PIN | GYRO_INT2_PIN;
 8004786:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8004788:	9602      	str	r6, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800478a:	9704      	str	r7, [sp, #16]
  GPIO_InitStructure.Pull= GPIO_NOPULL;
 800478c:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(GYRO_INT_GPIO_PORT, &GPIO_InitStructure);
 800478e:	f7fd fbc5 	bl	8001f1c <HAL_GPIO_Init>
  
  SPIx_Init();
 8004792:	f7ff fea9 	bl	80044e8 <SPIx_Init>
}
 8004796:	b007      	add	sp, #28
 8004798:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800479c:	40021000 	.word	0x40021000
 80047a0:	48001000 	.word	0x48001000

080047a4 <GYRO_IO_Write>:
{
  /* Configure the MS bit: 
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 80047a4:	2a01      	cmp	r2, #1
  * @param  WriteAddr : GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 80047a6:	b570      	push	{r4, r5, r6, lr}
 80047a8:	460d      	mov	r5, r1
 80047aa:	4606      	mov	r6, r0
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 80047ac:	bf88      	it	hi
 80047ae:	f041 0540 	orrhi.w	r5, r1, #64	; 0x40
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80047b2:	480c      	ldr	r0, [pc, #48]	; (80047e4 <GYRO_IO_Write+0x40>)
  * @param  WriteAddr : GYROSCOPE's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void GYRO_IO_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 80047b4:	4614      	mov	r4, r2
  if(NumByteToWrite > 0x01)
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80047b6:	2108      	movs	r1, #8
 80047b8:	2200      	movs	r2, #0
 80047ba:	f7fd fc6d 	bl	8002098 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(WriteAddr);
 80047be:	4628      	mov	r0, r5
 80047c0:	f7ff fed2 	bl	8004568 <SPIx_WriteRead>
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 80047c4:	b134      	cbz	r4, 80047d4 <GYRO_IO_Write+0x30>
  {
    SPIx_WriteRead(*pBuffer);
 80047c6:	f816 0b01 	ldrb.w	r0, [r6], #1
    NumByteToWrite--;
 80047ca:	3c01      	subs	r4, #1
  SPIx_WriteRead(WriteAddr);
  
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
  {
    SPIx_WriteRead(*pBuffer);
 80047cc:	f7ff fecc 	bl	8004568 <SPIx_WriteRead>
    NumByteToWrite--;
 80047d0:	b2a4      	uxth	r4, r4
 80047d2:	e7f7      	b.n	80047c4 <GYRO_IO_Write+0x20>
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80047d4:	4803      	ldr	r0, [pc, #12]	; (80047e4 <GYRO_IO_Write+0x40>)
 80047d6:	2108      	movs	r1, #8
 80047d8:	2201      	movs	r2, #1
}
 80047da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    NumByteToWrite--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 80047de:	f7fd bc5b 	b.w	8002098 <HAL_GPIO_WritePin>
 80047e2:	bf00      	nop
 80047e4:	48001000 	.word	0x48001000

080047e8 <GYRO_IO_Read>:
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
  if(NumByteToRead > 0x01)
 80047e8:	2a01      	cmp	r2, #1
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 80047ea:	b570      	push	{r4, r5, r6, lr}
  if(NumByteToRead > 0x01)
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 80047ec:	bf8c      	ite	hi
 80047ee:	f041 06c0 	orrhi.w	r6, r1, #192	; 0xc0
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 80047f2:	f041 0680 	orrls.w	r6, r1, #128	; 0x80
  * @param  ReadAddr : GYROSCOPE's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the GYROSCOPE.
  * @retval None
  */
void GYRO_IO_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{  
 80047f6:	4605      	mov	r5, r0
 80047f8:	4614      	mov	r4, r2
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
  }
  /* Set chip select Low at the start of the transmission */
  GYRO_CS_LOW();
 80047fa:	480c      	ldr	r0, [pc, #48]	; (800482c <GYRO_IO_Read+0x44>)
 80047fc:	2108      	movs	r1, #8
 80047fe:	2200      	movs	r2, #0
 8004800:	f7fd fc4a 	bl	8002098 <HAL_GPIO_WritePin>
  
  /* Send the Address of the indexed register */
  SPIx_WriteRead(ReadAddr);
 8004804:	4630      	mov	r0, r6
 8004806:	f7ff feaf 	bl	8004568 <SPIx_WriteRead>
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 800480a:	b13c      	cbz	r4, 800481c <GYRO_IO_Read+0x34>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 800480c:	2000      	movs	r0, #0
 800480e:	f7ff feab 	bl	8004568 <SPIx_WriteRead>
    NumByteToRead--;
 8004812:	3c01      	subs	r4, #1
  
  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
  {
    /* Send dummy byte (0x00) to generate the SPI clock to GYROSCOPE (Slave device) */
    *pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 8004814:	f805 0b01 	strb.w	r0, [r5], #1
    NumByteToRead--;
 8004818:	b2a4      	uxth	r4, r4
 800481a:	e7f6      	b.n	800480a <GYRO_IO_Read+0x22>
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 800481c:	4803      	ldr	r0, [pc, #12]	; (800482c <GYRO_IO_Read+0x44>)
 800481e:	2108      	movs	r1, #8
 8004820:	2201      	movs	r2, #1
}  
 8004822:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    NumByteToRead--;
    pBuffer++;
  }
  
  /* Set chip select High at the end of the transmission */ 
  GYRO_CS_HIGH();
 8004826:	f7fd bc37 	b.w	8002098 <HAL_GPIO_WritePin>
 800482a:	bf00      	nop
 800482c:	48001000 	.word	0x48001000

08004830 <COMPASSACCELERO_IO_Init>:
void COMPASSACCELERO_IO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 8004830:	4b16      	ldr	r3, [pc, #88]	; (800488c <COMPASSACCELERO_IO_Init+0x5c>)
 8004832:	695a      	ldr	r2, [r3, #20]
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 8004834:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
 8004836:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800483a:	615a      	str	r2, [r3, #20]
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800483c:	695a      	ldr	r2, [r3, #20]
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 800483e:	4d14      	ldr	r5, [pc, #80]	; (8004890 <COMPASSACCELERO_IO_Init+0x60>)
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8004840:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
  * @brief  Configures COMPASS / ACCELEROMETER I2C interface.
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_Init(void)
{
 8004844:	b086      	sub	sp, #24
  
  /* Enable DRDY clock */
  ACCELERO_DRDY_GPIO_CLK_ENABLE();
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8004846:	615a      	str	r2, [r3, #20]
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 8004848:	2304      	movs	r3, #4
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 800484a:	2400      	movs	r4, #0
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 800484c:	eb0d 0103 	add.w	r1, sp, r3
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 8004850:	2603      	movs	r6, #3
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 8004852:	4628      	mov	r0, r5
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Mems DRDY pin configuration */
  GPIO_InitStructure.Pin = ACCELERO_DRDY_PIN;
 8004854:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8004856:	9402      	str	r4, [sp, #8]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8004858:	9403      	str	r4, [sp, #12]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800485a:	9604      	str	r6, [sp, #16]
  HAL_GPIO_Init(ACCELERO_DRDY_GPIO_PORT, &GPIO_InitStructure);
 800485c:	f7fd fb5e 	bl	8001f1c <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x00, 0x00);
 8004860:	4622      	mov	r2, r4
 8004862:	4621      	mov	r1, r4
 8004864:	2008      	movs	r0, #8
 8004866:	f7fd fb05 	bl	8001e74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
 800486a:	2008      	movs	r0, #8
 800486c:	f7fd fb34 	bl	8001ed8 <HAL_NVIC_EnableIRQ>
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8004870:	2330      	movs	r3, #48	; 0x30
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004872:	4628      	mov	r0, r5
 8004874:	a901      	add	r1, sp, #4
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_DRDY_EXTI_IRQn, 0x00, 0x00);
  HAL_NVIC_EnableIRQ(ACCELERO_DRDY_EXTI_IRQn);
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 8004876:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 8004878:	9402      	str	r4, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 800487a:	9604      	str	r6, [sp, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800487c:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 800487e:	f7fd fb4d 	bl	8001f1c <HAL_GPIO_Init>
  
  I2Cx_Init();
 8004882:	f7ff fe91 	bl	80045a8 <I2Cx_Init>
}
 8004886:	b006      	add	sp, #24
 8004888:	bd70      	pop	{r4, r5, r6, pc}
 800488a:	bf00      	nop
 800488c:	40021000 	.word	0x40021000
 8004890:	48001000 	.word	0x48001000

08004894 <COMPASSACCELERO_IO_ITConfig>:
  * @brief  Configures COMPASS / ACCELERO click IT
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 8004894:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 8004896:	4b0e      	ldr	r3, [pc, #56]	; (80048d0 <COMPASSACCELERO_IO_ITConfig+0x3c>)
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 8004898:	480e      	ldr	r0, [pc, #56]	; (80048d4 <COMPASSACCELERO_IO_ITConfig+0x40>)
void COMPASSACCELERO_IO_ITConfig(void)
{
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800489a:	695a      	ldr	r2, [r3, #20]
  * @brief  Configures COMPASS / ACCELERO click IT
  * @param  None
  * @retval None
  */
void COMPASSACCELERO_IO_ITConfig(void)
{
 800489c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
 800489e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80048a2:	615a      	str	r2, [r3, #20]
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
 80048a4:	2330      	movs	r3, #48	; 0x30
 80048a6:	9301      	str	r3, [sp, #4]
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 80048a8:	4b0b      	ldr	r3, [pc, #44]	; (80048d8 <COMPASSACCELERO_IO_ITConfig+0x44>)
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80048aa:	2400      	movs	r4, #0
  /* Enable INT1 & INT2 GPIO clock */
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
 80048ac:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 80048ae:	a901      	add	r1, sp, #4
  ACCELERO_INT_GPIO_CLK_ENABLE();
  
  /* Configure GPIO PINs to detect Interrupts */
  GPIO_InitStructure.Pin = ACCELERO_INT1_PIN | ACCELERO_INT2_PIN;
  GPIO_InitStructure.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStructure.Speed = GPIO_SPEED_HIGH;
 80048b0:	2303      	movs	r3, #3
 80048b2:	9304      	str	r3, [sp, #16]
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80048b4:	9403      	str	r4, [sp, #12]
  HAL_GPIO_Init(ACCELERO_INT_GPIO_PORT, &GPIO_InitStructure);
 80048b6:	f7fd fb31 	bl	8001f1c <HAL_GPIO_Init>
  
  /* Enable and set Button EXTI Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(ACCELERO_INT1_EXTI_IRQn, 0x00, 0x00);
 80048ba:	4621      	mov	r1, r4
 80048bc:	4622      	mov	r2, r4
 80048be:	200a      	movs	r0, #10
 80048c0:	f7fd fad8 	bl	8001e74 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(ACCELERO_INT1_EXTI_IRQn);
 80048c4:	200a      	movs	r0, #10
 80048c6:	f7fd fb07 	bl	8001ed8 <HAL_NVIC_EnableIRQ>
  
}
 80048ca:	b006      	add	sp, #24
 80048cc:	bd10      	pop	{r4, pc}
 80048ce:	bf00      	nop
 80048d0:	40021000 	.word	0x40021000
 80048d4:	48001000 	.word	0x48001000
 80048d8:	10110000 	.word	0x10110000

080048dc <COMPASSACCELERO_IO_Write>:
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER register to be written.
  * @param  Value : Data to be written
  * @retval   None
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
 80048dc:	b570      	push	{r4, r5, r6, lr}
 80048de:	b086      	sub	sp, #24
 80048e0:	ab06      	add	r3, sp, #24
 80048e2:	4606      	mov	r6, r0
 80048e4:	f803 2d01 	strb.w	r2, [r3, #-1]!
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 80048e8:	4a09      	ldr	r2, [pc, #36]	; (8004910 <COMPASSACCELERO_IO_Write+0x34>)
 80048ea:	9300      	str	r3, [sp, #0]
 80048ec:	2301      	movs	r3, #1
 80048ee:	9301      	str	r3, [sp, #4]
 80048f0:	6814      	ldr	r4, [r2, #0]
 80048f2:	4808      	ldr	r0, [pc, #32]	; (8004914 <COMPASSACCELERO_IO_Write+0x38>)
 80048f4:	9402      	str	r4, [sp, #8]
  * @param  RegisterAddr specifies the COMPASS / ACCELEROMETER register to be written.
  * @param  Value : Data to be written
  * @retval   None
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
 80048f6:	460d      	mov	r5, r1
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 80048f8:	462a      	mov	r2, r5
 80048fa:	4631      	mov	r1, r6
 80048fc:	f7fe fc9c 	bl	8003238 <HAL_I2C_Mem_Write>
  
  /* Check the communication status */
  if(status != HAL_OK)
 8004900:	b120      	cbz	r0, 800490c <COMPASSACCELERO_IO_Write+0x30>
  * @retval None
  */
static void I2Cx_Error (void)
{
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8004902:	4804      	ldr	r0, [pc, #16]	; (8004914 <COMPASSACCELERO_IO_Write+0x38>)
 8004904:	f7fe fc81 	bl	800320a <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8004908:	f7ff fe4e 	bl	80045a8 <I2Cx_Init>
 */
void COMPASSACCELERO_IO_Write(uint16_t DeviceAddr, uint8_t RegisterAddr, uint8_t Value)
{
  /* call I2Cx Read data bus function */
  I2Cx_WriteData(DeviceAddr, RegisterAddr, Value);
}
 800490c:	b006      	add	sp, #24
 800490e:	bd70      	pop	{r4, r5, r6, pc}
 8004910:	2000018c 	.word	0x2000018c
 8004914:	20000e34 	.word	0x20000e34

08004918 <COMPASSACCELERO_IO_Read>:
  * @param  DeviceAddr : specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 8004918:	b530      	push	{r4, r5, lr}
 800491a:	b087      	sub	sp, #28
  * @retval Data read at register @
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
 800491c:	ab06      	add	r3, sp, #24
  * @param  DeviceAddr : specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 800491e:	460a      	mov	r2, r1
  * @retval Data read at register @
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
 8004920:	2100      	movs	r1, #0
 8004922:	f803 1d01 	strb.w	r1, [r3, #-1]!
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8004926:	490a      	ldr	r1, [pc, #40]	; (8004950 <COMPASSACCELERO_IO_Read+0x38>)
 8004928:	9300      	str	r3, [sp, #0]
 800492a:	2301      	movs	r3, #1
 800492c:	9301      	str	r3, [sp, #4]
 800492e:	680c      	ldr	r4, [r1, #0]
  * @param  DeviceAddr : specifies the slave address to be programmed(ACC_I2C_ADDRESS or MAG_I2C_ADDRESS).
  * @param  RegisterAddr : specifies the COMPASS / ACCELEROMETER internal address register to read from
  * @retval ACCELEROMETER register value
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
 8004930:	4605      	mov	r5, r0
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint8_t value = 0;
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8004932:	9402      	str	r4, [sp, #8]
 8004934:	4807      	ldr	r0, [pc, #28]	; (8004954 <COMPASSACCELERO_IO_Read+0x3c>)
 8004936:	4629      	mov	r1, r5
 8004938:	f7fe fcfc 	bl	8003334 <HAL_I2C_Mem_Read>
 
  /* Check the communication status */
  if(status != HAL_OK)
 800493c:	b120      	cbz	r0, 8004948 <COMPASSACCELERO_IO_Read+0x30>
  * @retval None
  */
static void I2Cx_Error (void)
{
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 800493e:	4805      	ldr	r0, [pc, #20]	; (8004954 <COMPASSACCELERO_IO_Read+0x3c>)
 8004940:	f7fe fc63 	bl	800320a <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8004944:	f7ff fe30 	bl	80045a8 <I2Cx_Init>
  */ 
uint8_t COMPASSACCELERO_IO_Read(uint16_t DeviceAddr, uint8_t RegisterAddr)
{
  /* call I2Cx Read data bus function */   
  return I2Cx_ReadData(DeviceAddr, RegisterAddr);
}
 8004948:	f89d 0017 	ldrb.w	r0, [sp, #23]
 800494c:	b007      	add	sp, #28
 800494e:	bd30      	pop	{r4, r5, pc}
 8004950:	2000018c 	.word	0x2000018c
 8004954:	20000e34 	.word	0x20000e34

08004958 <BSP_ACCELERO_Init>:
  * @brief  Set ACCELEROMETER Initialization.
  * @param  None
  * @retval ACCELERO_OK if no problem during initialization
  */
uint8_t BSP_ACCELERO_Init(void)
{  
 8004958:	b538      	push	{r3, r4, r5, lr}
  uint8_t ret = ACCELERO_ERROR;
  uint16_t ctrl = 0x0000;
  ACCELERO_InitTypeDef LSM303DLHC_InitStructure;
  ACCELERO_FilterConfigTypeDef LSM303DLHC_FilterStructure;
 
  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
 800495a:	4c09      	ldr	r4, [pc, #36]	; (8004980 <BSP_ACCELERO_Init+0x28>)
 800495c:	6863      	ldr	r3, [r4, #4]
 800495e:	4798      	blx	r3
 8004960:	2833      	cmp	r0, #51	; 0x33
 8004962:	d10b      	bne.n	800497c <BSP_ACCELERO_Init+0x24>
  {
    /* Initialize the gyroscope driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 8004964:	4d07      	ldr	r5, [pc, #28]	; (8004984 <BSP_ACCELERO_Init+0x2c>)
    
    ctrl |= ((LSM303DLHC_InitStructure.BlockData_Update | LSM303DLHC_InitStructure.Endianness | \
                      LSM303DLHC_InitStructure.AccFull_Scale | LSM303DLHC_InitStructure.High_Resolution) << 8);
    
  /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8004966:	6823      	ldr	r3, [r4, #0]
  ACCELERO_FilterConfigTypeDef LSM303DLHC_FilterStructure;
 
  if(Lsm303dlhcDrv.ReadID() == I_AM_LMS303DLHC)
  {
    /* Initialize the gyroscope driver structure */
    AccelerometerDrv = &Lsm303dlhcDrv;
 8004968:	602c      	str	r4, [r5, #0]
    
    ctrl |= ((LSM303DLHC_InitStructure.BlockData_Update | LSM303DLHC_InitStructure.Endianness | \
                      LSM303DLHC_InitStructure.AccFull_Scale | LSM303DLHC_InitStructure.High_Resolution) << 8);
    
  /* Configure the accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 800496a:	f640 0047 	movw	r0, #2119	; 0x847
 800496e:	4798      	blx	r3
                      LSM303DLHC_FilterStructure.HighPassFilter_CutOff_Frequency|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI1|\
                      LSM303DLHC_FilterStructure.HighPassFilter_AOI2);

  /* Configure the accelerometer LPF main parameters */
    AccelerometerDrv->FilterConfig(ctrl);
 8004970:	682b      	ldr	r3, [r5, #0]
 8004972:	2090      	movs	r0, #144	; 0x90
 8004974:	6a1b      	ldr	r3, [r3, #32]
 8004976:	4798      	blx	r3

    ret = ACCELERO_OK;
 8004978:	2000      	movs	r0, #0
 800497a:	bd38      	pop	{r3, r4, r5, pc}
  }  
  else
  {
    ret = ACCELERO_ERROR;
 800497c:	2001      	movs	r0, #1
  }

  return ret;
}
 800497e:	bd38      	pop	{r3, r4, r5, pc}
 8004980:	200001b0 	.word	0x200001b0
 8004984:	20000e6c 	.word	0x20000e6c

08004988 <BSP_ACCELERO_GetXYZ>:
  * @param pDataXYZ Pointeur on 3 angular accelerations 
  *                 pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
* @retval None
*/
void BSP_ACCELERO_GetXYZ(int16_t *pDataXYZ)
{
 8004988:	b508      	push	{r3, lr}
  if(AccelerometerDrv->GetXYZ!= NULL)
 800498a:	4b03      	ldr	r3, [pc, #12]	; (8004998 <BSP_ACCELERO_GetXYZ+0x10>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004990:	b103      	cbz	r3, 8004994 <BSP_ACCELERO_GetXYZ+0xc>
  {   
    AccelerometerDrv->GetXYZ(pDataXYZ);
 8004992:	4798      	blx	r3
 8004994:	bd08      	pop	{r3, pc}
 8004996:	bf00      	nop
 8004998:	20000e6c 	.word	0x20000e6c

0800499c <BSP_GYRO_Init>:
  * @brief  Set GYROSCOPE Initialization.
  * @param  None
  * @retval GYRO_OK if no problem during initialization
  */
uint8_t BSP_GYRO_Init(void)
{  
 800499c:	b538      	push	{r3, r4, r5, lr}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 800499e:	4c0e      	ldr	r4, [pc, #56]	; (80049d8 <BSP_GYRO_Init+0x3c>)
 80049a0:	6863      	ldr	r3, [r4, #4]
 80049a2:	4798      	blx	r3
 80049a4:	28d4      	cmp	r0, #212	; 0xd4
 80049a6:	4625      	mov	r5, r4
 80049a8:	d10f      	bne.n	80049ca <BSP_GYRO_Init+0x2e>
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 80049aa:	4c0c      	ldr	r4, [pc, #48]	; (80049dc <BSP_GYRO_Init+0x40>)
	
    ctrl |= (uint16_t) ((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
                        L3GD20_InitStructure.Full_Scale) << 8);

    /* L3gd20 Init */	 
    GyroscopeDrv->Init(ctrl);
 80049ac:	682b      	ldr	r3, [r5, #0]
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &L3gd20Drv;
 80049ae:	6025      	str	r5, [r4, #0]
	
    ctrl |= (uint16_t) ((L3GD20_InitStructure.BlockData_Update | L3GD20_InitStructure.Endianness | \
                        L3GD20_InitStructure.Full_Scale) << 8);

    /* L3gd20 Init */	 
    GyroscopeDrv->Init(ctrl);
 80049b0:	f241 003f 	movw	r0, #4159	; 0x103f
 80049b4:	4798      	blx	r3
    L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency = L3GD20_HPFCF_0;
	
    ctrl = (uint8_t) ((L3GD20_FilterStructure.HighPassFilter_Mode_Selection |\
                       L3GD20_FilterStructure.HighPassFilter_CutOff_Frequency));		
	
    GyroscopeDrv->FilterConfig(ctrl) ;
 80049b6:	6823      	ldr	r3, [r4, #0]
 80049b8:	2000      	movs	r0, #0
 80049ba:	6a1b      	ldr	r3, [r3, #32]
 80049bc:	4798      	blx	r3
  
    GyroscopeDrv->FilterCmd(L3GD20_HIGHPASSFILTER_ENABLE);
 80049be:	6823      	ldr	r3, [r4, #0]
 80049c0:	2010      	movs	r0, #16
 80049c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c4:	4798      	blx	r3
	
    ret = GYRO_OK;
 80049c6:	2000      	movs	r0, #0
 80049c8:	bd38      	pop	{r3, r4, r5, pc}
  uint8_t ret = GYRO_ERROR;
  uint16_t ctrl = 0x0000;
  GYRO_InitTypeDef L3GD20_InitStructure;
  GYRO_FilterConfigTypeDef L3GD20_FilterStructure;

  if((L3gd20Drv.ReadID() == I_AM_L3GD20) || (L3gd20Drv.ReadID() == I_AM_L3GD20_TR))
 80049ca:	6863      	ldr	r3, [r4, #4]
 80049cc:	4798      	blx	r3
 80049ce:	28d5      	cmp	r0, #213	; 0xd5
 80049d0:	d0eb      	beq.n	80049aa <BSP_GYRO_Init+0xe>
	
    ret = GYRO_OK;
  }
  else
  {
    ret = GYRO_ERROR;
 80049d2:	2001      	movs	r0, #1
  }
  
  return ret;
}
 80049d4:	bd38      	pop	{r3, r4, r5, pc}
 80049d6:	bf00      	nop
 80049d8:	200001dc 	.word	0x200001dc
 80049dc:	20000e70 	.word	0x20000e70

080049e0 <BSP_GYRO_GetXYZ>:
  * @brief  Get XYZ angular acceleration
  * @param pfData: pointer on floating array         
  * @retval None
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 80049e0:	b508      	push	{r3, lr}
  if(GyroscopeDrv->GetXYZ!= NULL)
 80049e2:	4b03      	ldr	r3, [pc, #12]	; (80049f0 <BSP_GYRO_GetXYZ+0x10>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049e8:	b103      	cbz	r3, 80049ec <BSP_GYRO_GetXYZ+0xc>
  {
	GyroscopeDrv->GetXYZ(pfData);
 80049ea:	4798      	blx	r3
 80049ec:	bd08      	pop	{r3, pc}
 80049ee:	bf00      	nop
 80049f0:	20000e70 	.word	0x20000e70

080049f4 <LSM303DLHC_AccInit>:
  * @brief    Set LSM303DLHC Initialization.
  * @param  InitStruct: init parameters
  * @retval   None
  */
void LSM303DLHC_AccInit(uint16_t InitStruct)
{  
 80049f4:	b510      	push	{r4, lr}
 80049f6:	4604      	mov	r4, r0
  uint8_t ctrl = 0x00;
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 80049f8:	f7ff ff1a 	bl	8004830 <COMPASSACCELERO_IO_Init>
  
  /* Write value to ACC MEMS CTRL_REG1 register */
  ctrl = (uint8_t) InitStruct;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
 80049fc:	b2e2      	uxtb	r2, r4
 80049fe:	2032      	movs	r0, #50	; 0x32
 8004a00:	2120      	movs	r1, #32
 8004a02:	f7ff ff6b 	bl	80048dc <COMPASSACCELERO_IO_Write>
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8004a06:	2032      	movs	r0, #50	; 0x32
 8004a08:	2123      	movs	r1, #35	; 0x23
 8004a0a:	2200      	movs	r2, #0
}
 8004a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  ctrl = (uint8_t) InitStruct;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG1_A, ctrl);
  
  /* Write value to ACC MEMS CTRL_REG4 register */
  ctrl = (uint8_t) (InitStruct << 8);
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A, ctrl);
 8004a10:	f7ff bf64 	b.w	80048dc <COMPASSACCELERO_IO_Write>

08004a14 <LSM303DLHC_AccReadID>:
/**
  * @brief     Read LSM303DLHC ID.
  * @retval   ID 
  */
uint8_t LSM303DLHC_AccReadID(void)
{  
 8004a14:	b508      	push	{r3, lr}
  uint8_t ctrl = 0x00;
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
 8004a16:	f7ff ff0b 	bl	8004830 <COMPASSACCELERO_IO_Init>
  
  /* Read value at Who am I register address*/
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8004a1a:	2032      	movs	r0, #50	; 0x32
 8004a1c:	210f      	movs	r1, #15

  return ctrl;
}
 8004a1e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /*  Low level init */
  COMPASSACCELERO_IO_Init();
  
  /* Read value at Who am I register address*/
  ctrl = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_WHO_AM_I_ADDR);
 8004a22:	f7ff bf79 	b.w	8004918 <COMPASSACCELERO_IO_Read>

08004a26 <LSM303DLHC_AccRebootCmd>:
/**
  * @brief     Reboot memory content of LSM303DLHC
  * @retval   None
  */
void LSM303DLHC_AccRebootCmd(void)
{
 8004a26:	b508      	push	{r3, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8004a28:	2124      	movs	r1, #36	; 0x24
 8004a2a:	2032      	movs	r0, #50	; 0x32
 8004a2c:	f7ff ff74 	bl	8004918 <COMPASSACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
 8004a30:	f060 027f 	orn	r2, r0, #127	; 0x7f
  
  /* Write value to ACC MEMS CTRL_REG5 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8004a34:	2124      	movs	r1, #36	; 0x24
 8004a36:	2032      	movs	r0, #50	; 0x32
 8004a38:	b2d2      	uxtb	r2, r2
}
 8004a3a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LSM303DLHC_BOOT_REBOOTMEMORY;
  
  /* Write value to ACC MEMS CTRL_REG5 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A, tmpreg);
 8004a3e:	f7ff bf4d 	b.w	80048dc <COMPASSACCELERO_IO_Write>

08004a42 <LSM303DLHC_AccFilterConfig>:
  * @brief     Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval   None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 8004a42:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004a44:	2121      	movs	r1, #33	; 0x21
  * @brief     Set High Pass Filter Modality
  * @param  FilterStruct: contains data for filter config
  * @retval   None
  */
void LSM303DLHC_AccFilterConfig(uint8_t FilterStruct) 
{
 8004a46:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004a48:	2032      	movs	r0, #50	; 0x32
 8004a4a:	f7ff ff65 	bl	8004918 <COMPASSACCELERO_IO_Read>
  
  tmpreg &= 0x0C;
 8004a4e:	f000 020c 	and.w	r2, r0, #12
  tmpreg |= FilterStruct;
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004a52:	4322      	orrs	r2, r4
 8004a54:	2032      	movs	r0, #50	; 0x32
 8004a56:	2121      	movs	r1, #33	; 0x21
}
 8004a58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  tmpreg &= 0x0C;
  tmpreg |= FilterStruct;
  
  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004a5c:	f7ff bf3e 	b.w	80048dc <COMPASSACCELERO_IO_Write>

08004a60 <LSM303DLHC_AccFilterCmd>:
  *         @arg: LSM303DLHC_HighPassFilter_DISABLE 
  *         @arg: LSM303DLHC_HighPassFilter_ENABLE          
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
 {
 8004a60:	b510      	push	{r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004a62:	2121      	movs	r1, #33	; 0x21
  *         @arg: LSM303DLHC_HighPassFilter_DISABLE 
  *         @arg: LSM303DLHC_HighPassFilter_ENABLE          
  * @retval None
  */
void LSM303DLHC_AccFilterCmd(uint8_t HighPassFilterState)
 {
 8004a64:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004a66:	2032      	movs	r0, #50	; 0x32
 8004a68:	f7ff ff56 	bl	8004918 <COMPASSACCELERO_IO_Read>
                  
  tmpreg &= 0xF7;
 8004a6c:	f000 02f7 	and.w	r2, r0, #247	; 0xf7

  tmpreg |= HighPassFilterState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004a70:	4322      	orrs	r2, r4
 8004a72:	2032      	movs	r0, #50	; 0x32
 8004a74:	2121      	movs	r1, #33	; 0x21
}
 8004a76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tmpreg &= 0xF7;

  tmpreg |= HighPassFilterState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004a7a:	f7ff bf2f 	b.w	80048dc <COMPASSACCELERO_IO_Write>

08004a7e <LSM303DLHC_AccReadXYZ>:
  * @brief  Read X, Y & Z Accelration values 
* @param  pfData : Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 8004a7e:	b5f0      	push	{r4, r5, r6, r7, lr}
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8004a80:	2123      	movs	r1, #35	; 0x23
  * @brief  Read X, Y & Z Accelration values 
* @param  pfData : Data out pointer
  * @retval None
  */
void LSM303DLHC_AccReadXYZ(int16_t* pData)
{
 8004a82:	b085      	sub	sp, #20
 8004a84:	4604      	mov	r4, r0
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8004a86:	2032      	movs	r0, #50	; 0x32
 8004a88:	f7ff ff46 	bl	8004918 <COMPASSACCELERO_IO_Read>
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8004a8c:	2124      	movs	r1, #36	; 0x24
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
 8004a8e:	4605      	mov	r5, r0
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);
 8004a90:	2032      	movs	r0, #50	; 0x32
 8004a92:	f7ff ff41 	bl	8004918 <COMPASSACCELERO_IO_Read>

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8004a96:	2128      	movs	r1, #40	; 0x28
 8004a98:	2032      	movs	r0, #50	; 0x32
 8004a9a:	f7ff ff3d 	bl	8004918 <COMPASSACCELERO_IO_Read>
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8004a9e:	2129      	movs	r1, #41	; 0x29
  /* Read the acceleration control register content */
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
 8004aa0:	f88d 0008 	strb.w	r0, [sp, #8]
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8004aa4:	2032      	movs	r0, #50	; 0x32
 8004aa6:	f7ff ff37 	bl	8004918 <COMPASSACCELERO_IO_Read>
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8004aaa:	212a      	movs	r1, #42	; 0x2a
  ctrlx[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG4_A);
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
 8004aac:	f88d 0009 	strb.w	r0, [sp, #9]
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8004ab0:	2032      	movs	r0, #50	; 0x32
 8004ab2:	f7ff ff31 	bl	8004918 <COMPASSACCELERO_IO_Read>
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8004ab6:	212b      	movs	r1, #43	; 0x2b
  ctrlx[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG5_A);

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
 8004ab8:	f88d 000a 	strb.w	r0, [sp, #10]
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8004abc:	2032      	movs	r0, #50	; 0x32
 8004abe:	f7ff ff2b 	bl	8004918 <COMPASSACCELERO_IO_Read>
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8004ac2:	212c      	movs	r1, #44	; 0x2c

  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
 8004ac4:	f88d 000b 	strb.w	r0, [sp, #11]
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8004ac8:	2032      	movs	r0, #50	; 0x32
 8004aca:	f7ff ff25 	bl	8004918 <COMPASSACCELERO_IO_Read>
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8004ace:	212d      	movs	r1, #45	; 0x2d
  /* Read output register X, Y & Z acceleration */
  buffer[0] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_L_A); 
  buffer[1] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_X_H_A);
  buffer[2] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_L_A);
  buffer[3] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Y_H_A);
  buffer[4] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_L_A);
 8004ad0:	f88d 000c 	strb.w	r0, [sp, #12]
  buffer[5] = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_OUT_Z_H_A);
 8004ad4:	2032      	movs	r0, #50	; 0x32
 8004ad6:	f7ff ff1f 	bl	8004918 <COMPASSACCELERO_IO_Read>
  
  /* check in the control register4 the data alignment*/
  if(!(ctrlx[0] & LSM303DLHC_BLE_MSB)) 
 8004ada:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004ade:	f99d 1009 	ldrsb.w	r1, [sp, #9]
 8004ae2:	f99d 6008 	ldrsb.w	r6, [sp, #8]
 8004ae6:	f99d 300b 	ldrsb.w	r3, [sp, #11]
 8004aea:	f99d 200a 	ldrsb.w	r2, [sp, #10]
 8004aee:	f99d 700c 	ldrsb.w	r7, [sp, #12]
 8004af2:	b240      	sxtb	r0, r0
 8004af4:	d119      	bne.n	8004b2a <LSM303DLHC_AccReadXYZ+0xac>
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i+1] << 8) + buffer[2*i]);
 8004af6:	b289      	uxth	r1, r1
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	b280      	uxth	r0, r0
 8004afc:	eb06 2601 	add.w	r6, r6, r1, lsl #8
 8004b00:	eb02 2203 	add.w	r2, r2, r3, lsl #8
 8004b04:	eb07 2700 	add.w	r7, r7, r0, lsl #8
 8004b08:	f8ad 6000 	strh.w	r6, [sp]
 8004b0c:	f8ad 2002 	strh.w	r2, [sp, #2]
 8004b10:	f8ad 7004 	strh.w	r7, [sp, #4]
    }
  }

  /* normal mode */
  /* switch the sensitivity value set in the CRTL4*/
  switch(ctrlx[0] & LSM303DLHC_FULLSCALE_16G)
 8004b14:	f005 0330 	and.w	r3, r5, #48	; 0x30
 8004b18:	2b20      	cmp	r3, #32
 8004b1a:	d016      	beq.n	8004b4a <LSM303DLHC_AccReadXYZ+0xcc>
 8004b1c:	2b30      	cmp	r3, #48	; 0x30
 8004b1e:	d016      	beq.n	8004b4e <LSM303DLHC_AccReadXYZ+0xd0>
{
  int16_t pnRawData[3];
  uint8_t ctrlx[2]={0,0};
  int8_t buffer[6];
  uint8_t i = 0;
  uint8_t sensitivity = LSM303DLHC_ACC_SENSITIVITY_2G;
 8004b20:	2b10      	cmp	r3, #16
 8004b22:	bf0c      	ite	eq
 8004b24:	2302      	moveq	r3, #2
 8004b26:	2301      	movne	r3, #1
 8004b28:	e012      	b.n	8004b50 <LSM303DLHC_AccReadXYZ+0xd2>
  }
  else /* Big Endian Mode */
  {
    for(i=0; i<3; i++)
    {
      pnRawData[i]=((int16_t)((uint16_t)buffer[2*i] << 8) + buffer[2*i+1]);
 8004b2a:	b2b6      	uxth	r6, r6
 8004b2c:	b292      	uxth	r2, r2
 8004b2e:	b2bf      	uxth	r7, r7
 8004b30:	eb01 2106 	add.w	r1, r1, r6, lsl #8
 8004b34:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004b38:	eb00 2007 	add.w	r0, r0, r7, lsl #8
 8004b3c:	f8ad 1000 	strh.w	r1, [sp]
 8004b40:	f8ad 3002 	strh.w	r3, [sp, #2]
 8004b44:	f8ad 0004 	strh.w	r0, [sp, #4]
 8004b48:	e7e4      	b.n	8004b14 <LSM303DLHC_AccReadXYZ+0x96>
    break;
  case LSM303DLHC_FULLSCALE_4G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_4G;
    break;
  case LSM303DLHC_FULLSCALE_8G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_8G;
 8004b4a:	2304      	movs	r3, #4
    break;
 8004b4c:	e000      	b.n	8004b50 <LSM303DLHC_AccReadXYZ+0xd2>
  case LSM303DLHC_FULLSCALE_16G:
    sensitivity = LSM303DLHC_ACC_SENSITIVITY_16G;
 8004b4e:	230c      	movs	r3, #12
  }

  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8004b50:	f8bd 2000 	ldrh.w	r2, [sp]
 8004b54:	435a      	muls	r2, r3
 8004b56:	8022      	strh	r2, [r4, #0]
 8004b58:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8004b5c:	435a      	muls	r2, r3
 8004b5e:	8062      	strh	r2, [r4, #2]
 8004b60:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8004b64:	4353      	muls	r3, r2
 8004b66:	80a3      	strh	r3, [r4, #4]
  }

}
 8004b68:	b005      	add	sp, #20
 8004b6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004b6c <LSM303DLHC_AccFilterClickCmd>:
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
 {
 8004b6c:	b510      	push	{r4, lr}
  uint8_t tmpreg = 0x00;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004b6e:	2121      	movs	r1, #33	; 0x21
  *         @arg: LSM303DLHC_HPF_CLICK_DISABLE 
  *         @arg: LSM303DLHC_HPF_CLICK_ENABLE
  * @retval None
  */
void LSM303DLHC_AccFilterClickCmd(uint8_t HighPassFilterClickState)
 {
 8004b70:	4604      	mov	r4, r0
  uint8_t tmpreg = 0x00;
  
  /* Read CTRL_REG2 register */
  tmpreg = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A);
 8004b72:	2032      	movs	r0, #50	; 0x32
 8004b74:	f7ff fed0 	bl	8004918 <COMPASSACCELERO_IO_Read>

  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);
 8004b78:	f000 02fb 	and.w	r2, r0, #251	; 0xfb

  tmpreg |= HighPassFilterClickState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004b7c:	4322      	orrs	r2, r4
 8004b7e:	2032      	movs	r0, #50	; 0x32
 8004b80:	2121      	movs	r1, #33	; 0x21
}
 8004b82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  tmpreg &= ~(LSM303DLHC_HPF_CLICK_ENABLE);

  tmpreg |= HighPassFilterClickState;

  /* Write value to ACC MEMS CTRL_REG2 regsister */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG2_A, tmpreg);
 8004b86:	f7ff bea9 	b.w	80048dc <COMPASSACCELERO_IO_Write>

08004b8a <LSM303DLHC_AccIT1Enable>:
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN              
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 8004b8a:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 8004b8c:	2122      	movs	r1, #34	; 0x22
  *         @arg   LSM303DLHC_IT1_WTM
  *         @arg   LSM303DLHC_IT1_OVERRUN              
  * @retval None
  */
void LSM303DLHC_AccIT1Enable(uint8_t LSM303DLHC_IT)
{
 8004b8e:	4604      	mov	r4, r0
  uint8_t tmpval = 0x00;
  
  /* Read CTRL_REG3 register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A);
 8004b90:	2032      	movs	r0, #50	; 0x32
 8004b92:	f7ff fec1 	bl	8004918 <COMPASSACCELERO_IO_Read>
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
 8004b96:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8004b9a:	2122      	movs	r1, #34	; 0x22
 8004b9c:	2032      	movs	r0, #50	; 0x32
 8004b9e:	b2d2      	uxtb	r2, r2
}
 8004ba0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  
  /* Enable IT1 */
  tmpval |= LSM303DLHC_IT;
  
  /* Write value to MEMS CTRL_REG3 register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CTRL_REG3_A, tmpval);
 8004ba4:	f7ff be9a 	b.w	80048dc <COMPASSACCELERO_IO_Write>

08004ba8 <LSM303DLHC_AccClickITEnable>:
  * @param  ITCombination: Or or And combination
  *         ITAxes: axes to be enabled 
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8004ba8:	b510      	push	{r4, lr}
  uint8_t tmpval = 0x00;
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8004baa:	2138      	movs	r1, #56	; 0x38
  * @param  ITCombination: Or or And combination
  *         ITAxes: axes to be enabled 
  * @retval None
  */
void LSM303DLHC_AccClickITEnable(uint8_t ITClick)
{  
 8004bac:	4604      	mov	r4, r0
  uint8_t tmpval = 0x00;
  
  /* Read CLICK_CFR register */
  tmpval = COMPASSACCELERO_IO_Read(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A);
 8004bae:	2032      	movs	r0, #50	; 0x32
 8004bb0:	f7ff feb2 	bl	8004918 <COMPASSACCELERO_IO_Read>
  
  /* Enable the selected interrupt */
  tmpval |= ITClick;
 8004bb4:	ea40 0204 	orr.w	r2, r0, r4
  
  /* Write value to MEMS CLICK CFG register */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_CFG_A, tmpval);
 8004bb8:	2138      	movs	r1, #56	; 0x38
 8004bba:	2032      	movs	r0, #50	; 0x32
 8004bbc:	b2d2      	uxtb	r2, r2
 8004bbe:	f7ff fe8d 	bl	80048dc <COMPASSACCELERO_IO_Write>

  /* Configure Click Threshold on Z axis */
  tmpval = 0x0A;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_CLICK_THS_A, tmpval);
 8004bc2:	2032      	movs	r0, #50	; 0x32
 8004bc4:	213a      	movs	r1, #58	; 0x3a
 8004bc6:	220a      	movs	r2, #10
 8004bc8:	f7ff fe88 	bl	80048dc <COMPASSACCELERO_IO_Write>

  /* Configure Time Limit */
  tmpval = 0x05;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LIMIT_A, tmpval);
 8004bcc:	2032      	movs	r0, #50	; 0x32
 8004bce:	213b      	movs	r1, #59	; 0x3b
 8004bd0:	2205      	movs	r2, #5
 8004bd2:	f7ff fe83 	bl	80048dc <COMPASSACCELERO_IO_Write>

  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);
 8004bd6:	2032      	movs	r0, #50	; 0x32
 8004bd8:	213c      	movs	r1, #60	; 0x3c
 8004bda:	2205      	movs	r2, #5
 8004bdc:	f7ff fe7e 	bl	80048dc <COMPASSACCELERO_IO_Write>

  /* Configure Click Window */
  tmpval = 0x32;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8004be0:	2032      	movs	r0, #50	; 0x32
 8004be2:	213d      	movs	r1, #61	; 0x3d
 8004be4:	4602      	mov	r2, r0

}
 8004be6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* Configure Latency */
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_LATENCY_A, tmpval);

  /* Configure Click Window */
  tmpval = 0x32;
  COMPASSACCELERO_IO_Write(ACC_I2C_ADDRESS, LSM303DLHC_TIME_WINDOW_A, tmpval);
 8004bea:	f7ff be77 	b.w	80048dc <COMPASSACCELERO_IO_Write>

08004bee <LSM303DLHC_AccZClickITConfig>:
  * @brief  click on Z axis interrupt config
  * @param  None
  * @retval None
  */
void LSM303DLHC_AccZClickITConfig(void)
{  
 8004bee:	b508      	push	{r3, lr}
  /* configure low level IT config */
  COMPASSACCELERO_IO_ITConfig();
 8004bf0:	f7ff fe50 	bl	8004894 <COMPASSACCELERO_IO_ITConfig>
  
  /* select click IT as INT1 interrupt */
  LSM303DLHC_AccIT1Enable(LSM303DLHC_IT1_CLICK);
 8004bf4:	2080      	movs	r0, #128	; 0x80
 8004bf6:	f7ff ffc8 	bl	8004b8a <LSM303DLHC_AccIT1Enable>
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
 8004bfa:	2004      	movs	r0, #4
 8004bfc:	f7ff ffb6 	bl	8004b6c <LSM303DLHC_AccFilterClickCmd>
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8004c00:	2010      	movs	r0, #16
  
}
 8004c02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  
  /* Enable High pass filter for click IT */
  LSM303DLHC_AccFilterClickCmd(LSM303DLHC_HPF_CLICK_ENABLE);
  
  /* Enable simple click IT on Z axis, */
  LSM303DLHC_AccClickITEnable(LSM303DLHC_Z_SINGLE_CLICK);
 8004c06:	f7ff bfcf 	b.w	8004ba8 <LSM303DLHC_AccClickITEnable>

08004c0a <L3GD20_Init>:
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8004c0a:	b537      	push	{r0, r1, r2, r4, r5, lr}
  
  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();

  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
 8004c0c:	ac02      	add	r4, sp, #8
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
  uint8_t ctrl = 0x00;
 8004c0e:	2300      	movs	r3, #0
  * @param  L3GD20_InitStruct: pointer to a L3GD20_InitTypeDef structure 
  *         that contains the configuration setting for the L3GD20.
  * @retval None
  */
void L3GD20_Init(uint16_t InitStruct)
{  
 8004c10:	4605      	mov	r5, r0
  uint8_t ctrl = 0x00;
 8004c12:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();
 8004c16:	f7ff fd91 	bl	800473c <GYRO_IO_Init>

  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
 8004c1a:	f804 5d01 	strb.w	r5, [r4, #-1]!
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
 8004c1e:	2120      	movs	r1, #32
 8004c20:	4620      	mov	r0, r4
 8004c22:	2201      	movs	r2, #1
 8004c24:	f7ff fdbe 	bl	80047a4 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG4 regsister */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8004c28:	0a2d      	lsrs	r5, r5, #8
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8004c2a:	4620      	mov	r0, r4
 8004c2c:	2123      	movs	r1, #35	; 0x23
 8004c2e:	2201      	movs	r2, #1
  /* Write value to MEMS CTRL_REG1 regsister */
  ctrl = (uint8_t) InitStruct;
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG1_ADDR, 1);
  
  /* Write value to MEMS CTRL_REG4 regsister */  
  ctrl = (uint8_t) (InitStruct >> 8);
 8004c30:	f88d 5007 	strb.w	r5, [sp, #7]
  GYRO_IO_Write(&ctrl, L3GD20_CTRL_REG4_ADDR, 1);
 8004c34:	f7ff fdb6 	bl	80047a4 <GYRO_IO_Write>
}
 8004c38:	b003      	add	sp, #12
 8004c3a:	bd30      	pop	{r4, r5, pc}

08004c3c <L3GD20_ReadID>:
  * @brief  Read ID address of L3GD20
  * @param  Device ID address
  * @retval ID name
  */
uint8_t L3GD20_ReadID(void)
{
 8004c3c:	b507      	push	{r0, r1, r2, lr}
  uint8_t tmp;

  /* Configure the low level interface ---------------------------------------*/
  GYRO_IO_Init();
 8004c3e:	f7ff fd7d 	bl	800473c <GYRO_IO_Init>
  
  /* Read WHO I AM register */
  GYRO_IO_Read(&tmp, L3GD20_WHO_AM_I_ADDR, 1);
 8004c42:	f10d 0007 	add.w	r0, sp, #7
 8004c46:	210f      	movs	r1, #15
 8004c48:	2201      	movs	r2, #1
 8004c4a:	f7ff fdcd 	bl	80047e8 <GYRO_IO_Read>

  /* Return the ID */
  return (uint8_t)tmp;
}
 8004c4e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8004c52:	b003      	add	sp, #12
 8004c54:	f85d fb04 	ldr.w	pc, [sp], #4

08004c58 <L3GD20_RebootCmd>:
  * @brief  Reboot memory content of L3GD20
  * @param  None
  * @retval None
  */
void L3GD20_RebootCmd(void)
{
 8004c58:	b507      	push	{r0, r1, r2, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004c5a:	2124      	movs	r1, #36	; 0x24
 8004c5c:	f10d 0007 	add.w	r0, sp, #7
 8004c60:	2201      	movs	r2, #1
 8004c62:	f7ff fdc1 	bl	80047e8 <GYRO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8004c66:	f89d 3007 	ldrb.w	r3, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004c6a:	f10d 0007 	add.w	r0, sp, #7
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8004c6e:	f063 037f 	orn	r3, r3, #127	; 0x7f
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004c72:	2124      	movs	r1, #36	; 0x24
 8004c74:	2201      	movs	r2, #1
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
  
  /* Enable or Disable the reboot memory */
  tmpreg |= L3GD20_BOOT_REBOOTMEMORY;
 8004c76:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004c7a:	f7ff fd93 	bl	80047a4 <GYRO_IO_Write>
}
 8004c7e:	b003      	add	sp, #12
 8004c80:	f85d fb04 	ldr.w	pc, [sp], #4

08004c84 <L3GD20_INT1InterruptConfig>:
  * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8004c84:	b513      	push	{r0, r1, r4, lr}
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8004c86:	2300      	movs	r3, #0
  * @param  L3GD20_InterruptConfig_TypeDef: pointer to a L3GD20_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
 8004c88:	4604      	mov	r4, r0
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004c8a:	2130      	movs	r1, #48	; 0x30
 8004c8c:	f10d 0006 	add.w	r0, sp, #6
 8004c90:	2201      	movs	r2, #1
  *         structure that contains the configuration setting for the L3GD20 Interrupt.
  * @retval None
  */
void L3GD20_INT1InterruptConfig(uint16_t Int1Config)
{
  uint8_t ctrl_cfr = 0x00, ctrl3 = 0x00;
 8004c92:	f88d 3006 	strb.w	r3, [sp, #6]
 8004c96:	f88d 3007 	strb.w	r3, [sp, #7]
  
  /* Read INT1_CFG register */
  GYRO_IO_Read(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004c9a:	f7ff fda5 	bl	80047e8 <GYRO_IO_Read>
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8004c9e:	f10d 0007 	add.w	r0, sp, #7
 8004ca2:	2122      	movs	r1, #34	; 0x22
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	f7ff fd9f 	bl	80047e8 <GYRO_IO_Read>
  
  ctrl_cfr &= 0x80;
 8004caa:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8004cae:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
 8004cb2:	f88d 3006 	strb.w	r3, [sp, #6]
  
  ctrl3 &= 0xDF;
 8004cb6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004cba:	f023 0320 	bic.w	r3, r3, #32
  ctrl3 |= ((uint8_t) Int1Config);
 8004cbe:	431c      	orrs	r4, r3
                   L3GD20_IntConfigStruct->Interrupt_Axes);
                   
  ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
*/  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004cc0:	f10d 0006 	add.w	r0, sp, #6
 8004cc4:	2130      	movs	r1, #48	; 0x30
 8004cc6:	2201      	movs	r2, #1
  
  ctrl_cfr &= 0x80;
  ctrl_cfr |= ((uint8_t) Int1Config >> 8);
  
  ctrl3 &= 0xDF;
  ctrl3 |= ((uint8_t) Int1Config);
 8004cc8:	f88d 4007 	strb.w	r4, [sp, #7]
                   L3GD20_IntConfigStruct->Interrupt_Axes);
                   
  ctrl3 |= (uint8_t)(L3GD20_IntConfigStruct->Interrupt_ActiveEdge);
*/  
  /* Write value to MEMS INT1_CFG register */
  GYRO_IO_Write(&ctrl_cfr, L3GD20_INT1_CFG_ADDR, 1);
 8004ccc:	f7ff fd6a 	bl	80047a4 <GYRO_IO_Write>
  
  /* Write value to MEMS CTRL_REG3 register */
  GYRO_IO_Write(&ctrl3, L3GD20_CTRL_REG3_ADDR, 1);
 8004cd0:	f10d 0007 	add.w	r0, sp, #7
 8004cd4:	2122      	movs	r1, #34	; 0x22
 8004cd6:	2201      	movs	r2, #1
 8004cd8:	f7ff fd64 	bl	80047a4 <GYRO_IO_Write>
}
 8004cdc:	b002      	add	sp, #8
 8004cde:	bd10      	pop	{r4, pc}

08004ce0 <L3GD20_EnableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8004ce0:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004ce2:	2201      	movs	r2, #1
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_EnableIT(uint8_t IntSel)
{  
 8004ce4:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004ce6:	2122      	movs	r1, #34	; 0x22
 8004ce8:	f10d 0007 	add.w	r0, sp, #7
 8004cec:	f7ff fd7c 	bl	80047e8 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8004cf0:	b924      	cbnz	r4, 8004cfc <L3GD20_EnableIT+0x1c>
  {
    tmpreg &= 0x7F;	
 8004cf2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    tmpreg |= L3GD20_INT1INTERRUPT_ENABLE;
 8004cf6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004cfa:	e007      	b.n	8004d0c <L3GD20_EnableIT+0x2c>
  }
  else if(IntSel == L3GD20_INT2)
 8004cfc:	2c01      	cmp	r4, #1
 8004cfe:	d107      	bne.n	8004d10 <L3GD20_EnableIT+0x30>
  {
    tmpreg &= 0xF7;
 8004d00:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004d04:	f023 0308 	bic.w	r3, r3, #8
    tmpreg |= L3GD20_INT2INTERRUPT_ENABLE;
 8004d08:	f043 0308 	orr.w	r3, r3, #8
 8004d0c:	f88d 3007 	strb.w	r3, [sp, #7]
  }
  
  /* Write value to MEMS CTRL_REG3 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004d10:	f10d 0007 	add.w	r0, sp, #7
 8004d14:	2122      	movs	r1, #34	; 0x22
 8004d16:	2201      	movs	r2, #1
 8004d18:	f7ff fd44 	bl	80047a4 <GYRO_IO_Write>
}
 8004d1c:	b002      	add	sp, #8
 8004d1e:	bd10      	pop	{r4, pc}

08004d20 <L3GD20_DisableIT>:
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8004d20:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004d22:	2201      	movs	r2, #1
  *        @arg L3GD20_INT1
  *        @arg L3GD20_INT2   
  * @retval None
  */
void L3GD20_DisableIT(uint8_t IntSel)
{  
 8004d24:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG3 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004d26:	2122      	movs	r1, #34	; 0x22
 8004d28:	f10d 0007 	add.w	r0, sp, #7
 8004d2c:	f7ff fd5c 	bl	80047e8 <GYRO_IO_Read>
  
  if(IntSel == L3GD20_INT1)
 8004d30:	b924      	cbnz	r4, 8004d3c <L3GD20_DisableIT+0x1c>
  {
    tmpreg &= 0x7F;	
 8004d32:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004d36:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d3a:	e005      	b.n	8004d48 <L3GD20_DisableIT+0x28>
    tmpreg |= L3GD20_INT1INTERRUPT_DISABLE;
  }
  else if(IntSel == L3GD20_INT2)
 8004d3c:	2c01      	cmp	r4, #1
 8004d3e:	d105      	bne.n	8004d4c <L3GD20_DisableIT+0x2c>
  {
    tmpreg &= 0xF7;
 8004d40:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004d44:	f023 0308 	bic.w	r3, r3, #8
 8004d48:	f88d 3007 	strb.w	r3, [sp, #7]
    tmpreg |= L3GD20_INT2INTERRUPT_DISABLE;
  }
  
  /* Write value to MEMS CTRL_REG3 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG3_ADDR, 1);
 8004d4c:	f10d 0007 	add.w	r0, sp, #7
 8004d50:	2122      	movs	r1, #34	; 0x22
 8004d52:	2201      	movs	r2, #1
 8004d54:	f7ff fd26 	bl	80047a4 <GYRO_IO_Write>
}
 8004d58:	b002      	add	sp, #8
 8004d5a:	bd10      	pop	{r4, pc}

08004d5c <L3GD20_FilterConfig>:
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8004d5c:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004d5e:	2201      	movs	r2, #1
  * @brief  Set High Pass Filter Modality
  * @param  FilterStruct: contains the configuration setting for the L3GD20.        
  * @retval None
  */
void L3GD20_FilterConfig(uint8_t FilterStruct) 
{
 8004d60:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG2 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004d62:	2121      	movs	r1, #33	; 0x21
 8004d64:	f10d 0007 	add.w	r0, sp, #7
 8004d68:	f7ff fd3e 	bl	80047e8 <GYRO_IO_Read>
  
  tmpreg &= 0xC0;
 8004d6c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004d70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
  
  /* Configure MEMS: mode and cutoff frquency */
  tmpreg |= FilterStruct;
 8004d74:	431c      	orrs	r4, r3

  /* Write value to MEMS CTRL_REG2 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004d76:	f10d 0007 	add.w	r0, sp, #7
 8004d7a:	2121      	movs	r1, #33	; 0x21
 8004d7c:	2201      	movs	r2, #1
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
  
  tmpreg &= 0xC0;
  
  /* Configure MEMS: mode and cutoff frquency */
  tmpreg |= FilterStruct;
 8004d7e:	f88d 4007 	strb.w	r4, [sp, #7]

  /* Write value to MEMS CTRL_REG2 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG2_ADDR, 1);
 8004d82:	f7ff fd0f 	bl	80047a4 <GYRO_IO_Write>
}
 8004d86:	b002      	add	sp, #8
 8004d88:	bd10      	pop	{r4, pc}

08004d8a <L3GD20_FilterCmd>:
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8004d8a:	b513      	push	{r0, r1, r4, lr}
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004d8c:	2201      	movs	r2, #1
  *         @arg: L3GD20_HIGHPASSFILTER_DISABLE 
  *         @arg: L3GD20_HIGHPASSFILTER_ENABLE          
  * @retval None
  */
void L3GD20_FilterCmd(uint8_t HighPassFilterState)
{
 8004d8e:	4604      	mov	r4, r0
  uint8_t tmpreg;
  
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004d90:	2124      	movs	r1, #36	; 0x24
 8004d92:	f10d 0007 	add.w	r0, sp, #7
 8004d96:	f7ff fd27 	bl	80047e8 <GYRO_IO_Read>
  
  tmpreg &= 0xEF;
 8004d9a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004d9e:	f023 0310 	bic.w	r3, r3, #16
  
  tmpreg |= HighPassFilterState;
 8004da2:	431c      	orrs	r4, r3
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004da4:	f10d 0007 	add.w	r0, sp, #7
 8004da8:	2124      	movs	r1, #36	; 0x24
 8004daa:	2201      	movs	r2, #1
  /* Read CTRL_REG5 register */
  GYRO_IO_Read(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
  
  tmpreg &= 0xEF;
  
  tmpreg |= HighPassFilterState;
 8004dac:	f88d 4007 	strb.w	r4, [sp, #7]
  
  /* Write value to MEMS CTRL_REG5 regsister */
  GYRO_IO_Write(&tmpreg, L3GD20_CTRL_REG5_ADDR, 1);
 8004db0:	f7ff fcf8 	bl	80047a4 <GYRO_IO_Write>
}
 8004db4:	b002      	add	sp, #8
 8004db6:	bd10      	pop	{r4, pc}

08004db8 <L3GD20_ReadXYZAngRate>:
* @brief  Calculate the L3GD20 angular data.
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
 8004db8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dbc:	b086      	sub	sp, #24
 8004dbe:	4680      	mov	r8, r0
  uint8_t tmpbuffer[6] ={0};
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
 8004dc0:	a806      	add	r0, sp, #24
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
 8004dc2:	2300      	movs	r3, #0
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
 8004dc4:	f800 3d11 	strb.w	r3, [r0, #-17]!
  float sensitivity = 0;
  int i =0;
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8004dc8:	2123      	movs	r1, #35	; 0x23
 8004dca:	2201      	movs	r2, #1
* @param  pfData : Data out pointer
* @retval None
*/
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
 8004dcc:	9302      	str	r3, [sp, #8]
 8004dce:	f8ad 300c 	strh.w	r3, [sp, #12]
  int16_t RawData[3] = {0};
 8004dd2:	9304      	str	r3, [sp, #16]
 8004dd4:	f8ad 3014 	strh.w	r3, [sp, #20]
  uint8_t tmpreg = 0;
  float sensitivity = 0;
  int i =0;
  
  GYRO_IO_Read(&tmpreg,L3GD20_CTRL_REG4_ADDR,1);
 8004dd8:	f7ff fd06 	bl	80047e8 <GYRO_IO_Read>
  
  GYRO_IO_Read(tmpbuffer,L3GD20_OUT_X_L_ADDR,6);
 8004ddc:	2128      	movs	r1, #40	; 0x28
 8004dde:	2206      	movs	r2, #6
 8004de0:	a802      	add	r0, sp, #8
 8004de2:	f7ff fd01 	bl	80047e8 <GYRO_IO_Read>
  
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
 8004de6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8004dea:	f89d 6009 	ldrb.w	r6, [sp, #9]
 8004dee:	f89d 7008 	ldrb.w	r7, [sp, #8]
 8004df2:	f89d 400b 	ldrb.w	r4, [sp, #11]
 8004df6:	f89d 500a 	ldrb.w	r5, [sp, #10]
 8004dfa:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8004dfe:	f89d 100c 	ldrb.w	r1, [sp, #12]
 8004e02:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004e06:	d11a      	bne.n	8004e3e <L3GD20_ReadXYZAngRate+0x86>
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8004e08:	eb07 2606 	add.w	r6, r7, r6, lsl #8
 8004e0c:	eb05 2404 	add.w	r4, r5, r4, lsl #8
 8004e10:	f8ad 6010 	strh.w	r6, [sp, #16]
 8004e14:	f8ad 4012 	strh.w	r4, [sp, #18]
 8004e18:	eb01 2202 	add.w	r2, r1, r2, lsl #8
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8004e1c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004e20:	2b10      	cmp	r3, #16
  /* check in the control register 4 the data alignment (Big Endian or Little Endian)*/
  if(!(tmpreg & L3GD20_BLE_MSB))
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i+1] << 8) + tmpbuffer[2*i]);
 8004e22:	f8ad 2014 	strh.w	r2, [sp, #20]
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
    }
  }
  
  /* Switch the sensitivity value set in the CRTL4 */
  switch(tmpreg & L3GD20_FULLSCALE_SELECTION)
 8004e26:	d015      	beq.n	8004e54 <L3GD20_ReadXYZAngRate+0x9c>
 8004e28:	2b20      	cmp	r3, #32
 8004e2a:	d016      	beq.n	8004e5a <L3GD20_ReadXYZAngRate+0xa2>
void L3GD20_ReadXYZAngRate(float* pfData)
{
  uint8_t tmpbuffer[6] ={0};
  int16_t RawData[3] = {0};
  uint8_t tmpreg = 0;
  float sensitivity = 0;
 8004e2c:	eddf 7a15 	vldr	s15, [pc, #84]	; 8004e84 <L3GD20_ReadXYZAngRate+0xcc>
 8004e30:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8004e88 <L3GD20_ReadXYZAngRate+0xd0>
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	bf08      	it	eq
 8004e38:	eef0 7a47 	vmoveq.f32	s15, s14
 8004e3c:	e00f      	b.n	8004e5e <L3GD20_ReadXYZAngRate+0xa6>
  }
  else
  {
    for(i=0; i<3; i++)
    {
      RawData[i]=(int16_t)(((uint16_t)tmpbuffer[2*i] << 8) + tmpbuffer[2*i+1]);
 8004e3e:	eb06 2607 	add.w	r6, r6, r7, lsl #8
 8004e42:	eb04 2405 	add.w	r4, r4, r5, lsl #8
 8004e46:	f8ad 6010 	strh.w	r6, [sp, #16]
 8004e4a:	f8ad 4012 	strh.w	r4, [sp, #18]
 8004e4e:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8004e52:	e7e3      	b.n	8004e1c <L3GD20_ReadXYZAngRate+0x64>
  case L3GD20_FULLSCALE_250:
    sensitivity=L3GD20_SENSITIVITY_250DPS;
    break;
    
  case L3GD20_FULLSCALE_500:
    sensitivity=L3GD20_SENSITIVITY_500DPS;
 8004e54:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8004e8c <L3GD20_ReadXYZAngRate+0xd4>
    break;
 8004e58:	e001      	b.n	8004e5e <L3GD20_ReadXYZAngRate+0xa6>
    
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
 8004e5a:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8004e90 <L3GD20_ReadXYZAngRate+0xd8>
 8004e5e:	4640      	mov	r0, r8
 8004e60:	2300      	movs	r3, #0
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8004e62:	aa04      	add	r2, sp, #16
 8004e64:	5e9a      	ldrsh	r2, [r3, r2]
 8004e66:	ee07 2a10 	vmov	s14, r2
 8004e6a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004e6e:	3302      	adds	r3, #2
 8004e70:	ee27 7a27 	vmul.f32	s14, s14, s15
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8004e74:	2b06      	cmp	r3, #6
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
 8004e76:	eca0 7a01 	vstmia	r0!, {s14}
  case L3GD20_FULLSCALE_2000:
    sensitivity=L3GD20_SENSITIVITY_2000DPS;
    break;
  }
  /* divide by sensitivity */
  for(i=0; i<3; i++)
 8004e7a:	d1f2      	bne.n	8004e62 <L3GD20_ReadXYZAngRate+0xaa>
  {
    pfData[i]=(float)(RawData[i] * sensitivity);
  }
}
 8004e7c:	b006      	add	sp, #24
 8004e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e82:	bf00      	nop
 8004e84:	00000000 	.word	0x00000000
 8004e88:	410c0000 	.word	0x410c0000
 8004e8c:	418c0000 	.word	0x418c0000
 8004e90:	428c0000 	.word	0x428c0000

08004e94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004e94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ecc <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004e98:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004e9a:	e003      	b.n	8004ea4 <LoopCopyDataInit>

08004e9c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004e9c:	4b0c      	ldr	r3, [pc, #48]	; (8004ed0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004e9e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004ea0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004ea2:	3104      	adds	r1, #4

08004ea4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004ea4:	480b      	ldr	r0, [pc, #44]	; (8004ed4 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004ea6:	4b0c      	ldr	r3, [pc, #48]	; (8004ed8 <LoopForever+0xe>)
	adds	r2, r0, r1
 8004ea8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004eaa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004eac:	d3f6      	bcc.n	8004e9c <CopyDataInit>
	ldr	r2, =_sbss
 8004eae:	4a0b      	ldr	r2, [pc, #44]	; (8004edc <LoopForever+0x12>)
	b	LoopFillZerobss
 8004eb0:	e002      	b.n	8004eb8 <LoopFillZerobss>

08004eb2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004eb2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004eb4:	f842 3b04 	str.w	r3, [r2], #4

08004eb8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004eb8:	4b09      	ldr	r3, [pc, #36]	; (8004ee0 <LoopForever+0x16>)
	cmp	r2, r3
 8004eba:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004ebc:	d3f9      	bcc.n	8004eb2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004ebe:	f7fc fa5f 	bl	8001380 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ec2:	f000 f837 	bl	8004f34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004ec6:	f7fb fb0f 	bl	80004e8 <main>

08004eca <LoopForever>:

LoopForever:
    b LoopForever
 8004eca:	e7fe      	b.n	8004eca <LoopForever>

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004ecc:	20007fff 	.word	0x20007fff
/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
  b	LoopCopyDataInit

CopyDataInit:
	ldr	r3, =_sidata
 8004ed0:	08017354 	.word	0x08017354
	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
	adds	r1, r1, #4

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004ed4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004ed8:	20000a4c 	.word	0x20000a4c
	adds	r2, r0, r1
	cmp	r2, r3
	bcc	CopyDataInit
	ldr	r2, =_sbss
 8004edc:	20000a4c 	.word	0x20000a4c
FillZerobss:
	movs	r3, #0
	str	r3, [r2], #4

LoopFillZerobss:
	ldr	r3, = _ebss
 8004ee0:	20001c94 	.word	0x20001c94

08004ee4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004ee4:	e7fe      	b.n	8004ee4 <ADC1_2_IRQHandler>
	...

08004ee8 <atexit>:
 8004ee8:	4601      	mov	r1, r0
 8004eea:	2000      	movs	r0, #0
 8004eec:	4602      	mov	r2, r0
 8004eee:	4603      	mov	r3, r0
 8004ef0:	f000 bafe 	b.w	80054f0 <__register_exitproc>

08004ef4 <__errno>:
 8004ef4:	f240 6338 	movw	r3, #1592	; 0x638
 8004ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004efc:	6818      	ldr	r0, [r3, #0]
 8004efe:	4770      	bx	lr

08004f00 <__libc_fini_array>:
 8004f00:	b538      	push	{r3, r4, r5, lr}
 8004f02:	f247 3454 	movw	r4, #29524	; 0x7354
 8004f06:	f247 3550 	movw	r5, #29520	; 0x7350
 8004f0a:	f6c0 0501 	movt	r5, #2049	; 0x801
 8004f0e:	f6c0 0401 	movt	r4, #2049	; 0x801
 8004f12:	1b64      	subs	r4, r4, r5
 8004f14:	10a4      	asrs	r4, r4, #2
 8004f16:	bf18      	it	ne
 8004f18:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
 8004f1c:	d005      	beq.n	8004f2a <__libc_fini_array+0x2a>
 8004f1e:	3c01      	subs	r4, #1
 8004f20:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8004f24:	4798      	blx	r3
 8004f26:	2c00      	cmp	r4, #0
 8004f28:	d1f9      	bne.n	8004f1e <__libc_fini_array+0x1e>
 8004f2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f2e:	f001 be99 	b.w	8006c64 <_fini>
 8004f32:	bf00      	nop

08004f34 <__libc_init_array>:
 8004f34:	b570      	push	{r4, r5, r6, lr}
 8004f36:	f247 3648 	movw	r6, #29512	; 0x7348
 8004f3a:	f247 3548 	movw	r5, #29512	; 0x7348
 8004f3e:	f6c0 0501 	movt	r5, #2049	; 0x801
 8004f42:	f6c0 0601 	movt	r6, #2049	; 0x801
 8004f46:	1b76      	subs	r6, r6, r5
 8004f48:	10b6      	asrs	r6, r6, #2
 8004f4a:	bf1c      	itt	ne
 8004f4c:	3d04      	subne	r5, #4
 8004f4e:	2400      	movne	r4, #0
 8004f50:	d005      	beq.n	8004f5e <__libc_init_array+0x2a>
 8004f52:	3401      	adds	r4, #1
 8004f54:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8004f58:	4798      	blx	r3
 8004f5a:	42a6      	cmp	r6, r4
 8004f5c:	d1f9      	bne.n	8004f52 <__libc_init_array+0x1e>
 8004f5e:	f247 3650 	movw	r6, #29520	; 0x7350
 8004f62:	f247 3548 	movw	r5, #29512	; 0x7348
 8004f66:	f6c0 0501 	movt	r5, #2049	; 0x801
 8004f6a:	f6c0 0601 	movt	r6, #2049	; 0x801
 8004f6e:	1b76      	subs	r6, r6, r5
 8004f70:	f001 fe72 	bl	8006c58 <_init>
 8004f74:	10b6      	asrs	r6, r6, #2
 8004f76:	bf1c      	itt	ne
 8004f78:	3d04      	subne	r5, #4
 8004f7a:	2400      	movne	r4, #0
 8004f7c:	d006      	beq.n	8004f8c <__libc_init_array+0x58>
 8004f7e:	3401      	adds	r4, #1
 8004f80:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8004f84:	4798      	blx	r3
 8004f86:	42a6      	cmp	r6, r4
 8004f88:	d1f9      	bne.n	8004f7e <__libc_init_array+0x4a>
 8004f8a:	bd70      	pop	{r4, r5, r6, pc}
 8004f8c:	bd70      	pop	{r4, r5, r6, pc}
 8004f8e:	bf00      	nop

08004f90 <memset>:
 8004f90:	b4f0      	push	{r4, r5, r6, r7}
 8004f92:	0784      	lsls	r4, r0, #30
 8004f94:	d043      	beq.n	800501e <memset+0x8e>
 8004f96:	1e54      	subs	r4, r2, #1
 8004f98:	2a00      	cmp	r2, #0
 8004f9a:	d03e      	beq.n	800501a <memset+0x8a>
 8004f9c:	b2cd      	uxtb	r5, r1
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	e003      	b.n	8004faa <memset+0x1a>
 8004fa2:	1e62      	subs	r2, r4, #1
 8004fa4:	2c00      	cmp	r4, #0
 8004fa6:	d038      	beq.n	800501a <memset+0x8a>
 8004fa8:	4614      	mov	r4, r2
 8004faa:	f803 5b01 	strb.w	r5, [r3], #1
 8004fae:	079a      	lsls	r2, r3, #30
 8004fb0:	d1f7      	bne.n	8004fa2 <memset+0x12>
 8004fb2:	2c03      	cmp	r4, #3
 8004fb4:	d92a      	bls.n	800500c <memset+0x7c>
 8004fb6:	b2cd      	uxtb	r5, r1
 8004fb8:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8004fbc:	2c0f      	cmp	r4, #15
 8004fbe:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8004fc2:	d915      	bls.n	8004ff0 <memset+0x60>
 8004fc4:	f1a4 0710 	sub.w	r7, r4, #16
 8004fc8:	093f      	lsrs	r7, r7, #4
 8004fca:	f103 0610 	add.w	r6, r3, #16
 8004fce:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 8004fd2:	461a      	mov	r2, r3
 8004fd4:	6015      	str	r5, [r2, #0]
 8004fd6:	6055      	str	r5, [r2, #4]
 8004fd8:	6095      	str	r5, [r2, #8]
 8004fda:	60d5      	str	r5, [r2, #12]
 8004fdc:	3210      	adds	r2, #16
 8004fde:	42b2      	cmp	r2, r6
 8004fe0:	d1f8      	bne.n	8004fd4 <memset+0x44>
 8004fe2:	f004 040f 	and.w	r4, r4, #15
 8004fe6:	3701      	adds	r7, #1
 8004fe8:	2c03      	cmp	r4, #3
 8004fea:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 8004fee:	d90d      	bls.n	800500c <memset+0x7c>
 8004ff0:	461e      	mov	r6, r3
 8004ff2:	4622      	mov	r2, r4
 8004ff4:	3a04      	subs	r2, #4
 8004ff6:	2a03      	cmp	r2, #3
 8004ff8:	f846 5b04 	str.w	r5, [r6], #4
 8004ffc:	d8fa      	bhi.n	8004ff4 <memset+0x64>
 8004ffe:	1f22      	subs	r2, r4, #4
 8005000:	f022 0203 	bic.w	r2, r2, #3
 8005004:	3204      	adds	r2, #4
 8005006:	4413      	add	r3, r2
 8005008:	f004 0403 	and.w	r4, r4, #3
 800500c:	b12c      	cbz	r4, 800501a <memset+0x8a>
 800500e:	b2c9      	uxtb	r1, r1
 8005010:	441c      	add	r4, r3
 8005012:	f803 1b01 	strb.w	r1, [r3], #1
 8005016:	42a3      	cmp	r3, r4
 8005018:	d1fb      	bne.n	8005012 <memset+0x82>
 800501a:	bcf0      	pop	{r4, r5, r6, r7}
 800501c:	4770      	bx	lr
 800501e:	4614      	mov	r4, r2
 8005020:	4603      	mov	r3, r0
 8005022:	e7c6      	b.n	8004fb2 <memset+0x22>

08005024 <putchar>:
 8005024:	f240 6338 	movw	r3, #1592	; 0x638
 8005028:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800502c:	4601      	mov	r1, r0
 800502e:	6818      	ldr	r0, [r3, #0]
 8005030:	6882      	ldr	r2, [r0, #8]
 8005032:	f001 ba41 	b.w	80064b8 <_putc_r>
 8005036:	bf00      	nop

08005038 <_puts_r>:
 8005038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800503a:	4604      	mov	r4, r0
 800503c:	b089      	sub	sp, #36	; 0x24
 800503e:	4608      	mov	r0, r1
 8005040:	460d      	mov	r5, r1
 8005042:	f000 f93f 	bl	80052c4 <strlen>
 8005046:	68a3      	ldr	r3, [r4, #8]
 8005048:	9005      	str	r0, [sp, #20]
 800504a:	8999      	ldrh	r1, [r3, #12]
 800504c:	9504      	str	r5, [sp, #16]
 800504e:	f247 3244 	movw	r2, #29508	; 0x7344
 8005052:	f6c0 0201 	movt	r2, #2049	; 0x801
 8005056:	9206      	str	r2, [sp, #24]
 8005058:	048a      	lsls	r2, r1, #18
 800505a:	bf5e      	ittt	pl
 800505c:	6e5a      	ldrpl	r2, [r3, #100]	; 0x64
 800505e:	f441 5100 	orrpl.w	r1, r1, #8192	; 0x2000
 8005062:	f422 5200 	bicpl.w	r2, r2, #8192	; 0x2000
 8005066:	f100 0001 	add.w	r0, r0, #1
 800506a:	f04f 0701 	mov.w	r7, #1
 800506e:	bf58      	it	pl
 8005070:	665a      	strpl	r2, [r3, #100]	; 0x64
 8005072:	9003      	str	r0, [sp, #12]
 8005074:	9707      	str	r7, [sp, #28]
 8005076:	ae04      	add	r6, sp, #16
 8005078:	bf58      	it	pl
 800507a:	8199      	strhpl	r1, [r3, #12]
 800507c:	2502      	movs	r5, #2
 800507e:	4620      	mov	r0, r4
 8005080:	4619      	mov	r1, r3
 8005082:	aa01      	add	r2, sp, #4
 8005084:	9601      	str	r6, [sp, #4]
 8005086:	9502      	str	r5, [sp, #8]
 8005088:	f000 fcfe 	bl	8005a88 <__sfvwrite_r>
 800508c:	2800      	cmp	r0, #0
 800508e:	bf0c      	ite	eq
 8005090:	200a      	moveq	r0, #10
 8005092:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8005096:	b009      	add	sp, #36	; 0x24
 8005098:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800509a:	bf00      	nop

0800509c <puts>:
 800509c:	f240 6338 	movw	r3, #1592	; 0x638
 80050a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80050a4:	4601      	mov	r1, r0
 80050a6:	6818      	ldr	r0, [r3, #0]
 80050a8:	f7ff bfc6 	b.w	8005038 <_puts_r>

080050ac <setvbuf>:
 80050ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80050b0:	f240 6538 	movw	r5, #1592	; 0x638
 80050b4:	f2c2 0500 	movt	r5, #8192	; 0x2000
 80050b8:	4604      	mov	r4, r0
 80050ba:	682e      	ldr	r6, [r5, #0]
 80050bc:	4689      	mov	r9, r1
 80050be:	4617      	mov	r7, r2
 80050c0:	4698      	mov	r8, r3
 80050c2:	b116      	cbz	r6, 80050ca <setvbuf+0x1e>
 80050c4:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d058      	beq.n	800517c <setvbuf+0xd0>
 80050ca:	ea4f 75d8 	mov.w	r5, r8, lsr #31
 80050ce:	2f02      	cmp	r7, #2
 80050d0:	bf88      	it	hi
 80050d2:	f045 0501 	orrhi.w	r5, r5, #1
 80050d6:	2d00      	cmp	r5, #0
 80050d8:	d133      	bne.n	8005142 <setvbuf+0x96>
 80050da:	4630      	mov	r0, r6
 80050dc:	4621      	mov	r1, r4
 80050de:	f000 fb17 	bl	8005710 <_fflush_r>
 80050e2:	89a3      	ldrh	r3, [r4, #12]
 80050e4:	6065      	str	r5, [r4, #4]
 80050e6:	061a      	lsls	r2, r3, #24
 80050e8:	61a5      	str	r5, [r4, #24]
 80050ea:	d42e      	bmi.n	800514a <setvbuf+0x9e>
 80050ec:	f64f 757c 	movw	r5, #65404	; 0xff7c
 80050f0:	401d      	ands	r5, r3
 80050f2:	2f02      	cmp	r7, #2
 80050f4:	81a5      	strh	r5, [r4, #12]
 80050f6:	d033      	beq.n	8005160 <setvbuf+0xb4>
 80050f8:	f1b9 0f00 	cmp.w	r9, #0
 80050fc:	d042      	beq.n	8005184 <setvbuf+0xd8>
 80050fe:	2f01      	cmp	r7, #1
 8005100:	bf02      	ittt	eq
 8005102:	f045 0501 	orreq.w	r5, r5, #1
 8005106:	f1c8 0300 	rsbeq	r3, r8, #0
 800510a:	81a5      	strheq	r5, [r4, #12]
 800510c:	b2ad      	uxth	r5, r5
 800510e:	bf08      	it	eq
 8005110:	61a3      	streq	r3, [r4, #24]
 8005112:	f005 0008 	and.w	r0, r5, #8
 8005116:	f245 733d 	movw	r3, #22333	; 0x573d
 800511a:	f6c0 0300 	movt	r3, #2048	; 0x800
 800511e:	b280      	uxth	r0, r0
 8005120:	63f3      	str	r3, [r6, #60]	; 0x3c
 8005122:	f8c4 9000 	str.w	r9, [r4]
 8005126:	f8c4 9010 	str.w	r9, [r4, #16]
 800512a:	f8c4 8014 	str.w	r8, [r4, #20]
 800512e:	b150      	cbz	r0, 8005146 <setvbuf+0x9a>
 8005130:	f015 0f03 	tst.w	r5, #3
 8005134:	bf0c      	ite	eq
 8005136:	4643      	moveq	r3, r8
 8005138:	2300      	movne	r3, #0
 800513a:	60a3      	str	r3, [r4, #8]
 800513c:	2000      	movs	r0, #0
 800513e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005142:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005146:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800514a:	4630      	mov	r0, r6
 800514c:	6921      	ldr	r1, [r4, #16]
 800514e:	f000 fbcd 	bl	80058ec <_free_r>
 8005152:	89a3      	ldrh	r3, [r4, #12]
 8005154:	f64f 757c 	movw	r5, #65404	; 0xff7c
 8005158:	401d      	ands	r5, r3
 800515a:	2f02      	cmp	r7, #2
 800515c:	81a5      	strh	r5, [r4, #12]
 800515e:	d1cb      	bne.n	80050f8 <setvbuf+0x4c>
 8005160:	2000      	movs	r0, #0
 8005162:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8005166:	f045 0502 	orr.w	r5, r5, #2
 800516a:	2100      	movs	r1, #0
 800516c:	2201      	movs	r2, #1
 800516e:	81a5      	strh	r5, [r4, #12]
 8005170:	60a1      	str	r1, [r4, #8]
 8005172:	6023      	str	r3, [r4, #0]
 8005174:	6123      	str	r3, [r4, #16]
 8005176:	6162      	str	r2, [r4, #20]
 8005178:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800517c:	4630      	mov	r0, r6
 800517e:	f000 fae3 	bl	8005748 <__sinit>
 8005182:	e7a2      	b.n	80050ca <setvbuf+0x1e>
 8005184:	f1b8 0f00 	cmp.w	r8, #0
 8005188:	bf08      	it	eq
 800518a:	f44f 6880 	moveq.w	r8, #1024	; 0x400
 800518e:	4640      	mov	r0, r8
 8005190:	f000 fe2a 	bl	8005de8 <malloc>
 8005194:	4681      	mov	r9, r0
 8005196:	b128      	cbz	r0, 80051a4 <setvbuf+0xf8>
 8005198:	89a5      	ldrh	r5, [r4, #12]
 800519a:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800519e:	b2ad      	uxth	r5, r5
 80051a0:	81a5      	strh	r5, [r4, #12]
 80051a2:	e7ac      	b.n	80050fe <setvbuf+0x52>
 80051a4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80051a8:	f000 fe1e 	bl	8005de8 <malloc>
 80051ac:	4681      	mov	r9, r0
 80051ae:	b918      	cbnz	r0, 80051b8 <setvbuf+0x10c>
 80051b0:	89a5      	ldrh	r5, [r4, #12]
 80051b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80051b6:	e7d4      	b.n	8005162 <setvbuf+0xb6>
 80051b8:	f44f 6880 	mov.w	r8, #1024	; 0x400
 80051bc:	e7ec      	b.n	8005198 <setvbuf+0xec>
 80051be:	bf00      	nop

080051c0 <strcasecmp>:
 80051c0:	f240 2308 	movw	r3, #520	; 0x208
 80051c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80051c8:	b430      	push	{r4, r5}
 80051ca:	4605      	mov	r5, r0
 80051cc:	681c      	ldr	r4, [r3, #0]
 80051ce:	e002      	b.n	80051d6 <strcasecmp+0x16>
 80051d0:	1ad0      	subs	r0, r2, r3
 80051d2:	d116      	bne.n	8005202 <strcasecmp+0x42>
 80051d4:	b1ab      	cbz	r3, 8005202 <strcasecmp+0x42>
 80051d6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80051da:	18e0      	adds	r0, r4, r3
 80051dc:	461a      	mov	r2, r3
 80051de:	7840      	ldrb	r0, [r0, #1]
 80051e0:	f000 0003 	and.w	r0, r0, #3
 80051e4:	2801      	cmp	r0, #1
 80051e6:	bf08      	it	eq
 80051e8:	f103 0220 	addeq.w	r2, r3, #32
 80051ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80051f0:	18e0      	adds	r0, r4, r3
 80051f2:	7840      	ldrb	r0, [r0, #1]
 80051f4:	f000 0003 	and.w	r0, r0, #3
 80051f8:	2801      	cmp	r0, #1
 80051fa:	d1e9      	bne.n	80051d0 <strcasecmp+0x10>
 80051fc:	3320      	adds	r3, #32
 80051fe:	1ad0      	subs	r0, r2, r3
 8005200:	d0e9      	beq.n	80051d6 <strcasecmp+0x16>
 8005202:	bc30      	pop	{r4, r5}
 8005204:	4770      	bx	lr
 8005206:	bf00      	nop

08005208 <strcpy>:
 8005208:	ea80 0201 	eor.w	r2, r0, r1
 800520c:	4684      	mov	ip, r0
 800520e:	f012 0f03 	tst.w	r2, #3
 8005212:	d14f      	bne.n	80052b4 <strcpy+0xac>
 8005214:	f011 0f03 	tst.w	r1, #3
 8005218:	d132      	bne.n	8005280 <strcpy+0x78>
 800521a:	f84d 4d04 	str.w	r4, [sp, #-4]!
 800521e:	f011 0f04 	tst.w	r1, #4
 8005222:	f851 3b04 	ldr.w	r3, [r1], #4
 8005226:	d00b      	beq.n	8005240 <strcpy+0x38>
 8005228:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 800522c:	439a      	bics	r2, r3
 800522e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8005232:	bf04      	itt	eq
 8005234:	f84c 3b04 	streq.w	r3, [ip], #4
 8005238:	f851 3b04 	ldreq.w	r3, [r1], #4
 800523c:	d116      	bne.n	800526c <strcpy+0x64>
 800523e:	bf00      	nop
 8005240:	f851 4b04 	ldr.w	r4, [r1], #4
 8005244:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 8005248:	439a      	bics	r2, r3
 800524a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800524e:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 8005252:	d10b      	bne.n	800526c <strcpy+0x64>
 8005254:	f84c 3b04 	str.w	r3, [ip], #4
 8005258:	43a2      	bics	r2, r4
 800525a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800525e:	bf04      	itt	eq
 8005260:	f851 3b04 	ldreq.w	r3, [r1], #4
 8005264:	f84c 4b04 	streq.w	r4, [ip], #4
 8005268:	d0ea      	beq.n	8005240 <strcpy+0x38>
 800526a:	4623      	mov	r3, r4
 800526c:	f80c 3b01 	strb.w	r3, [ip], #1
 8005270:	f013 0fff 	tst.w	r3, #255	; 0xff
 8005274:	ea4f 2333 	mov.w	r3, r3, ror #8
 8005278:	d1f8      	bne.n	800526c <strcpy+0x64>
 800527a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800527e:	4770      	bx	lr
 8005280:	f011 0f01 	tst.w	r1, #1
 8005284:	d006      	beq.n	8005294 <strcpy+0x8c>
 8005286:	f811 2b01 	ldrb.w	r2, [r1], #1
 800528a:	f80c 2b01 	strb.w	r2, [ip], #1
 800528e:	2a00      	cmp	r2, #0
 8005290:	bf08      	it	eq
 8005292:	4770      	bxeq	lr
 8005294:	f011 0f02 	tst.w	r1, #2
 8005298:	d0bf      	beq.n	800521a <strcpy+0x12>
 800529a:	f831 2b02 	ldrh.w	r2, [r1], #2
 800529e:	f012 0fff 	tst.w	r2, #255	; 0xff
 80052a2:	bf16      	itet	ne
 80052a4:	f82c 2b02 	strhne.w	r2, [ip], #2
 80052a8:	f88c 2000 	strbeq.w	r2, [ip]
 80052ac:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 80052b0:	d1b3      	bne.n	800521a <strcpy+0x12>
 80052b2:	4770      	bx	lr
 80052b4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052b8:	f80c 2b01 	strb.w	r2, [ip], #1
 80052bc:	2a00      	cmp	r2, #0
 80052be:	d1f9      	bne.n	80052b4 <strcpy+0xac>
 80052c0:	4770      	bx	lr
 80052c2:	bf00      	nop

080052c4 <strlen>:
 80052c4:	f020 0103 	bic.w	r1, r0, #3
 80052c8:	f010 0003 	ands.w	r0, r0, #3
 80052cc:	f1c0 0000 	rsb	r0, r0, #0
 80052d0:	f851 3b04 	ldr.w	r3, [r1], #4
 80052d4:	f100 0c04 	add.w	ip, r0, #4
 80052d8:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 80052dc:	f06f 0200 	mvn.w	r2, #0
 80052e0:	bf1c      	itt	ne
 80052e2:	fa22 f20c 	lsrne.w	r2, r2, ip
 80052e6:	4313      	orrne	r3, r2
 80052e8:	f04f 0c01 	mov.w	ip, #1
 80052ec:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 80052f0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 80052f4:	eba3 020c 	sub.w	r2, r3, ip
 80052f8:	ea22 0203 	bic.w	r2, r2, r3
 80052fc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8005300:	bf04      	itt	eq
 8005302:	f851 3b04 	ldreq.w	r3, [r1], #4
 8005306:	3004      	addeq	r0, #4
 8005308:	d0f4      	beq.n	80052f4 <strlen+0x30>
 800530a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800530e:	bf1f      	itttt	ne
 8005310:	3001      	addne	r0, #1
 8005312:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8005316:	3001      	addne	r0, #1
 8005318:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 800531c:	bf18      	it	ne
 800531e:	3001      	addne	r0, #1
 8005320:	4770      	bx	lr
 8005322:	bf00      	nop

08005324 <strtok>:
 8005324:	f240 6238 	movw	r2, #1592	; 0x638
 8005328:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800532c:	2301      	movs	r3, #1
 800532e:	6812      	ldr	r2, [r2, #0]
 8005330:	325c      	adds	r2, #92	; 0x5c
 8005332:	f000 b801 	b.w	8005338 <__strtok_r>
 8005336:	bf00      	nop

08005338 <__strtok_r>:
 8005338:	b4f0      	push	{r4, r5, r6, r7}
 800533a:	b320      	cbz	r0, 8005386 <__strtok_r+0x4e>
 800533c:	4607      	mov	r7, r0
 800533e:	460d      	mov	r5, r1
 8005340:	f817 6b01 	ldrb.w	r6, [r7], #1
 8005344:	e001      	b.n	800534a <__strtok_r+0x12>
 8005346:	42a6      	cmp	r6, r4
 8005348:	d016      	beq.n	8005378 <__strtok_r+0x40>
 800534a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800534e:	2c00      	cmp	r4, #0
 8005350:	d1f9      	bne.n	8005346 <__strtok_r+0xe>
 8005352:	b1ee      	cbz	r6, 8005390 <__strtok_r+0x58>
 8005354:	463e      	mov	r6, r7
 8005356:	460c      	mov	r4, r1
 8005358:	f816 5b01 	ldrb.w	r5, [r6], #1
 800535c:	e000      	b.n	8005360 <__strtok_r+0x28>
 800535e:	b173      	cbz	r3, 800537e <__strtok_r+0x46>
 8005360:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005364:	42ab      	cmp	r3, r5
 8005366:	d1fa      	bne.n	800535e <__strtok_r+0x26>
 8005368:	b15d      	cbz	r5, 8005382 <__strtok_r+0x4a>
 800536a:	2300      	movs	r3, #0
 800536c:	703b      	strb	r3, [r7, #0]
 800536e:	6016      	str	r6, [r2, #0]
 8005370:	4606      	mov	r6, r0
 8005372:	4630      	mov	r0, r6
 8005374:	bcf0      	pop	{r4, r5, r6, r7}
 8005376:	4770      	bx	lr
 8005378:	b163      	cbz	r3, 8005394 <__strtok_r+0x5c>
 800537a:	4638      	mov	r0, r7
 800537c:	e7de      	b.n	800533c <__strtok_r+0x4>
 800537e:	4637      	mov	r7, r6
 8005380:	e7e8      	b.n	8005354 <__strtok_r+0x1c>
 8005382:	462e      	mov	r6, r5
 8005384:	e7f3      	b.n	800536e <__strtok_r+0x36>
 8005386:	6810      	ldr	r0, [r2, #0]
 8005388:	2800      	cmp	r0, #0
 800538a:	d1d7      	bne.n	800533c <__strtok_r+0x4>
 800538c:	4606      	mov	r6, r0
 800538e:	e7f0      	b.n	8005372 <__strtok_r+0x3a>
 8005390:	6016      	str	r6, [r2, #0]
 8005392:	e7ee      	b.n	8005372 <__strtok_r+0x3a>
 8005394:	6017      	str	r7, [r2, #0]
 8005396:	4606      	mov	r6, r0
 8005398:	7003      	strb	r3, [r0, #0]
 800539a:	e7ea      	b.n	8005372 <__strtok_r+0x3a>

0800539c <_strtoul_r>:
 800539c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80053a0:	f240 2408 	movw	r4, #520	; 0x208
 80053a4:	b082      	sub	sp, #8
 80053a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80053aa:	9001      	str	r0, [sp, #4]
 80053ac:	f8d4 c000 	ldr.w	ip, [r4]
 80053b0:	460e      	mov	r6, r1
 80053b2:	e000      	b.n	80053b6 <_strtoul_r+0x1a>
 80053b4:	4626      	mov	r6, r4
 80053b6:	4634      	mov	r4, r6
 80053b8:	f814 5b01 	ldrb.w	r5, [r4], #1
 80053bc:	eb0c 0005 	add.w	r0, ip, r5
 80053c0:	7840      	ldrb	r0, [r0, #1]
 80053c2:	f000 0008 	and.w	r0, r0, #8
 80053c6:	f000 07ff 	and.w	r7, r0, #255	; 0xff
 80053ca:	2800      	cmp	r0, #0
 80053cc:	d1f2      	bne.n	80053b4 <_strtoul_r+0x18>
 80053ce:	2d2d      	cmp	r5, #45	; 0x2d
 80053d0:	d06a      	beq.n	80054a8 <_strtoul_r+0x10c>
 80053d2:	2d2b      	cmp	r5, #43	; 0x2b
 80053d4:	bf08      	it	eq
 80053d6:	7875      	ldrbeq	r5, [r6, #1]
 80053d8:	46ba      	mov	sl, r7
 80053da:	bf08      	it	eq
 80053dc:	1cb4      	addeq	r4, r6, #2
 80053de:	f033 0010 	bics.w	r0, r3, #16
 80053e2:	d116      	bne.n	8005412 <_strtoul_r+0x76>
 80053e4:	f1d3 0001 	rsbs	r0, r3, #1
 80053e8:	bf38      	it	cc
 80053ea:	2000      	movcc	r0, #0
 80053ec:	2d30      	cmp	r5, #48	; 0x30
 80053ee:	d009      	beq.n	8005404 <_strtoul_r+0x68>
 80053f0:	b178      	cbz	r0, 8005412 <_strtoul_r+0x76>
 80053f2:	f649 1899 	movw	r8, #39321	; 0x9999
 80053f6:	230a      	movs	r3, #10
 80053f8:	f6c1 1899 	movt	r8, #6553	; 0x1999
 80053fc:	469b      	mov	fp, r3
 80053fe:	f04f 0905 	mov.w	r9, #5
 8005402:	e00f      	b.n	8005424 <_strtoul_r+0x88>
 8005404:	7826      	ldrb	r6, [r4, #0]
 8005406:	f006 06df 	and.w	r6, r6, #223	; 0xdf
 800540a:	2e58      	cmp	r6, #88	; 0x58
 800540c:	d051      	beq.n	80054b2 <_strtoul_r+0x116>
 800540e:	2800      	cmp	r0, #0
 8005410:	d158      	bne.n	80054c4 <_strtoul_r+0x128>
 8005412:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8005416:	fbb8 f8f3 	udiv	r8, r8, r3
 800541a:	fb03 f908 	mul.w	r9, r3, r8
 800541e:	ea6f 0909 	mvn.w	r9, r9
 8005422:	469b      	mov	fp, r3
 8005424:	2700      	movs	r7, #0
 8005426:	4638      	mov	r0, r7
 8005428:	e00c      	b.n	8005444 <_strtoul_r+0xa8>
 800542a:	454d      	cmp	r5, r9
 800542c:	bfd4      	ite	le
 800542e:	2600      	movle	r6, #0
 8005430:	2601      	movgt	r6, #1
 8005432:	4540      	cmp	r0, r8
 8005434:	bf18      	it	ne
 8005436:	2600      	movne	r6, #0
 8005438:	b9ee      	cbnz	r6, 8005476 <_strtoul_r+0xda>
 800543a:	fb0b 5000 	mla	r0, fp, r0, r5
 800543e:	2701      	movs	r7, #1
 8005440:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005444:	eb0c 0605 	add.w	r6, ip, r5
 8005448:	7876      	ldrb	r6, [r6, #1]
 800544a:	f016 0f04 	tst.w	r6, #4
 800544e:	bf18      	it	ne
 8005450:	3d30      	subne	r5, #48	; 0x30
 8005452:	d107      	bne.n	8005464 <_strtoul_r+0xc8>
 8005454:	f016 0603 	ands.w	r6, r6, #3
 8005458:	d010      	beq.n	800547c <_strtoul_r+0xe0>
 800545a:	2e01      	cmp	r6, #1
 800545c:	bf14      	ite	ne
 800545e:	2657      	movne	r6, #87	; 0x57
 8005460:	2637      	moveq	r6, #55	; 0x37
 8005462:	1bad      	subs	r5, r5, r6
 8005464:	42ab      	cmp	r3, r5
 8005466:	dd09      	ble.n	800547c <_strtoul_r+0xe0>
 8005468:	4540      	cmp	r0, r8
 800546a:	bf94      	ite	ls
 800546c:	2600      	movls	r6, #0
 800546e:	2601      	movhi	r6, #1
 8005470:	ea56 77d7 	orrs.w	r7, r6, r7, lsr #31
 8005474:	d0d9      	beq.n	800542a <_strtoul_r+0x8e>
 8005476:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800547a:	e7e1      	b.n	8005440 <_strtoul_r+0xa4>
 800547c:	1c7b      	adds	r3, r7, #1
 800547e:	d009      	beq.n	8005494 <_strtoul_r+0xf8>
 8005480:	f1ba 0f00 	cmp.w	sl, #0
 8005484:	d10e      	bne.n	80054a4 <_strtoul_r+0x108>
 8005486:	b10a      	cbz	r2, 800548c <_strtoul_r+0xf0>
 8005488:	b957      	cbnz	r7, 80054a0 <_strtoul_r+0x104>
 800548a:	6011      	str	r1, [r2, #0]
 800548c:	b002      	add	sp, #8
 800548e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005492:	4770      	bx	lr
 8005494:	9901      	ldr	r1, [sp, #4]
 8005496:	2322      	movs	r3, #34	; 0x22
 8005498:	600b      	str	r3, [r1, #0]
 800549a:	4638      	mov	r0, r7
 800549c:	2a00      	cmp	r2, #0
 800549e:	d0f5      	beq.n	800548c <_strtoul_r+0xf0>
 80054a0:	1e61      	subs	r1, r4, #1
 80054a2:	e7f2      	b.n	800548a <_strtoul_r+0xee>
 80054a4:	4240      	negs	r0, r0
 80054a6:	e7ee      	b.n	8005486 <_strtoul_r+0xea>
 80054a8:	1cb4      	adds	r4, r6, #2
 80054aa:	7875      	ldrb	r5, [r6, #1]
 80054ac:	f04f 0a01 	mov.w	sl, #1
 80054b0:	e795      	b.n	80053de <_strtoul_r+0x42>
 80054b2:	2310      	movs	r3, #16
 80054b4:	7865      	ldrb	r5, [r4, #1]
 80054b6:	469b      	mov	fp, r3
 80054b8:	f04f 090f 	mov.w	r9, #15
 80054bc:	3402      	adds	r4, #2
 80054be:	f06f 4870 	mvn.w	r8, #4026531840	; 0xf0000000
 80054c2:	e7af      	b.n	8005424 <_strtoul_r+0x88>
 80054c4:	2308      	movs	r3, #8
 80054c6:	469b      	mov	fp, r3
 80054c8:	f04f 0907 	mov.w	r9, #7
 80054cc:	f06f 4860 	mvn.w	r8, #3758096384	; 0xe0000000
 80054d0:	e7a8      	b.n	8005424 <_strtoul_r+0x88>
 80054d2:	bf00      	nop

080054d4 <strtoul>:
 80054d4:	b430      	push	{r4, r5}
 80054d6:	f240 6438 	movw	r4, #1592	; 0x638
 80054da:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80054de:	460d      	mov	r5, r1
 80054e0:	4613      	mov	r3, r2
 80054e2:	4601      	mov	r1, r0
 80054e4:	462a      	mov	r2, r5
 80054e6:	6820      	ldr	r0, [r4, #0]
 80054e8:	bc30      	pop	{r4, r5}
 80054ea:	f7ff bf57 	b.w	800539c <_strtoul_r>
 80054ee:	bf00      	nop

080054f0 <__register_exitproc>:
 80054f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054f2:	f247 3440 	movw	r4, #29504	; 0x7340
 80054f6:	f6c0 0401 	movt	r4, #2049	; 0x801
 80054fa:	b085      	sub	sp, #20
 80054fc:	6826      	ldr	r6, [r4, #0]
 80054fe:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
 8005502:	4607      	mov	r7, r0
 8005504:	2c00      	cmp	r4, #0
 8005506:	d044      	beq.n	8005592 <__register_exitproc+0xa2>
 8005508:	6865      	ldr	r5, [r4, #4]
 800550a:	2d1f      	cmp	r5, #31
 800550c:	dd21      	ble.n	8005552 <__register_exitproc+0x62>
 800550e:	f645 54e9 	movw	r4, #24041	; 0x5de9
 8005512:	f6c0 0400 	movt	r4, #2048	; 0x800
 8005516:	b91c      	cbnz	r4, 8005520 <__register_exitproc+0x30>
 8005518:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800551c:	b005      	add	sp, #20
 800551e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005520:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8005524:	9103      	str	r1, [sp, #12]
 8005526:	9202      	str	r2, [sp, #8]
 8005528:	9301      	str	r3, [sp, #4]
 800552a:	f000 fc5d 	bl	8005de8 <malloc>
 800552e:	9903      	ldr	r1, [sp, #12]
 8005530:	9a02      	ldr	r2, [sp, #8]
 8005532:	9b01      	ldr	r3, [sp, #4]
 8005534:	4604      	mov	r4, r0
 8005536:	2800      	cmp	r0, #0
 8005538:	d0ee      	beq.n	8005518 <__register_exitproc+0x28>
 800553a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
 800553e:	2000      	movs	r0, #0
 8005540:	6025      	str	r5, [r4, #0]
 8005542:	6060      	str	r0, [r4, #4]
 8005544:	4605      	mov	r5, r0
 8005546:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
 800554a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
 800554e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
 8005552:	b93f      	cbnz	r7, 8005564 <__register_exitproc+0x74>
 8005554:	1cab      	adds	r3, r5, #2
 8005556:	2000      	movs	r0, #0
 8005558:	3501      	adds	r5, #1
 800555a:	6065      	str	r5, [r4, #4]
 800555c:	f844 1023 	str.w	r1, [r4, r3, lsl #2]
 8005560:	b005      	add	sp, #20
 8005562:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005564:	eb04 0085 	add.w	r0, r4, r5, lsl #2
 8005568:	f04f 0c01 	mov.w	ip, #1
 800556c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
 8005570:	f8d4 6188 	ldr.w	r6, [r4, #392]	; 0x188
 8005574:	fa0c f205 	lsl.w	r2, ip, r5
 8005578:	4316      	orrs	r6, r2
 800557a:	2f02      	cmp	r7, #2
 800557c:	f8c4 6188 	str.w	r6, [r4, #392]	; 0x188
 8005580:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
 8005584:	bf02      	ittt	eq
 8005586:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800558a:	431a      	orreq	r2, r3
 800558c:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 8005590:	e7e0      	b.n	8005554 <__register_exitproc+0x64>
 8005592:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
 8005596:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
 800559a:	e7b5      	b.n	8005508 <__register_exitproc+0x18>

0800559c <register_fini>:
 800559c:	f240 0300 	movw	r3, #0
 80055a0:	f2c0 0300 	movt	r3, #0
 80055a4:	b12b      	cbz	r3, 80055b2 <register_fini+0x16>
 80055a6:	f644 7001 	movw	r0, #20225	; 0x4f01
 80055aa:	f6c0 0000 	movt	r0, #2048	; 0x800
 80055ae:	f7ff bc9b 	b.w	8004ee8 <atexit>
 80055b2:	4770      	bx	lr

080055b4 <__sflush_r>:
 80055b4:	898b      	ldrh	r3, [r1, #12]
 80055b6:	b29a      	uxth	r2, r3
 80055b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055bc:	460d      	mov	r5, r1
 80055be:	0711      	lsls	r1, r2, #28
 80055c0:	4680      	mov	r8, r0
 80055c2:	d43c      	bmi.n	800563e <__sflush_r+0x8a>
 80055c4:	686a      	ldr	r2, [r5, #4]
 80055c6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80055ca:	2a00      	cmp	r2, #0
 80055cc:	81ab      	strh	r3, [r5, #12]
 80055ce:	dd5a      	ble.n	8005686 <__sflush_r+0xd2>
 80055d0:	6aac      	ldr	r4, [r5, #40]	; 0x28
 80055d2:	2c00      	cmp	r4, #0
 80055d4:	d04c      	beq.n	8005670 <__sflush_r+0xbc>
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	f403 5680 	and.w	r6, r3, #4096	; 0x1000
 80055dc:	2200      	movs	r2, #0
 80055de:	b2b6      	uxth	r6, r6
 80055e0:	f8d8 7000 	ldr.w	r7, [r8]
 80055e4:	f8c8 2000 	str.w	r2, [r8]
 80055e8:	2e00      	cmp	r6, #0
 80055ea:	d050      	beq.n	800568e <__sflush_r+0xda>
 80055ec:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 80055ee:	075e      	lsls	r6, r3, #29
 80055f0:	d505      	bpl.n	80055fe <__sflush_r+0x4a>
 80055f2:	6869      	ldr	r1, [r5, #4]
 80055f4:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 80055f6:	1a52      	subs	r2, r2, r1
 80055f8:	b10b      	cbz	r3, 80055fe <__sflush_r+0x4a>
 80055fa:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80055fc:	1ad2      	subs	r2, r2, r3
 80055fe:	4640      	mov	r0, r8
 8005600:	69e9      	ldr	r1, [r5, #28]
 8005602:	2300      	movs	r3, #0
 8005604:	47a0      	blx	r4
 8005606:	1c44      	adds	r4, r0, #1
 8005608:	d04c      	beq.n	80056a4 <__sflush_r+0xf0>
 800560a:	89ab      	ldrh	r3, [r5, #12]
 800560c:	692a      	ldr	r2, [r5, #16]
 800560e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005612:	b29b      	uxth	r3, r3
 8005614:	2100      	movs	r1, #0
 8005616:	602a      	str	r2, [r5, #0]
 8005618:	04da      	lsls	r2, r3, #19
 800561a:	81ab      	strh	r3, [r5, #12]
 800561c:	6069      	str	r1, [r5, #4]
 800561e:	d44e      	bmi.n	80056be <__sflush_r+0x10a>
 8005620:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8005622:	f8c8 7000 	str.w	r7, [r8]
 8005626:	b319      	cbz	r1, 8005670 <__sflush_r+0xbc>
 8005628:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800562c:	4299      	cmp	r1, r3
 800562e:	d002      	beq.n	8005636 <__sflush_r+0x82>
 8005630:	4640      	mov	r0, r8
 8005632:	f000 f95b 	bl	80058ec <_free_r>
 8005636:	2000      	movs	r0, #0
 8005638:	6328      	str	r0, [r5, #48]	; 0x30
 800563a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800563e:	692e      	ldr	r6, [r5, #16]
 8005640:	b1b6      	cbz	r6, 8005670 <__sflush_r+0xbc>
 8005642:	0791      	lsls	r1, r2, #30
 8005644:	682c      	ldr	r4, [r5, #0]
 8005646:	bf08      	it	eq
 8005648:	696b      	ldreq	r3, [r5, #20]
 800564a:	602e      	str	r6, [r5, #0]
 800564c:	bf18      	it	ne
 800564e:	2300      	movne	r3, #0
 8005650:	1ba4      	subs	r4, r4, r6
 8005652:	60ab      	str	r3, [r5, #8]
 8005654:	e00a      	b.n	800566c <__sflush_r+0xb8>
 8005656:	4632      	mov	r2, r6
 8005658:	4623      	mov	r3, r4
 800565a:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800565c:	69e9      	ldr	r1, [r5, #28]
 800565e:	4640      	mov	r0, r8
 8005660:	47b8      	blx	r7
 8005662:	2800      	cmp	r0, #0
 8005664:	ebc0 0404 	rsb	r4, r0, r4
 8005668:	4406      	add	r6, r0
 800566a:	dd04      	ble.n	8005676 <__sflush_r+0xc2>
 800566c:	2c00      	cmp	r4, #0
 800566e:	dcf2      	bgt.n	8005656 <__sflush_r+0xa2>
 8005670:	2000      	movs	r0, #0
 8005672:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005676:	89ab      	ldrh	r3, [r5, #12]
 8005678:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800567c:	81ab      	strh	r3, [r5, #12]
 800567e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005686:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8005688:	2a00      	cmp	r2, #0
 800568a:	dca1      	bgt.n	80055d0 <__sflush_r+0x1c>
 800568c:	e7f0      	b.n	8005670 <__sflush_r+0xbc>
 800568e:	4632      	mov	r2, r6
 8005690:	2301      	movs	r3, #1
 8005692:	4640      	mov	r0, r8
 8005694:	69e9      	ldr	r1, [r5, #28]
 8005696:	47a0      	blx	r4
 8005698:	1c43      	adds	r3, r0, #1
 800569a:	4602      	mov	r2, r0
 800569c:	d01e      	beq.n	80056dc <__sflush_r+0x128>
 800569e:	89ab      	ldrh	r3, [r5, #12]
 80056a0:	6aac      	ldr	r4, [r5, #40]	; 0x28
 80056a2:	e7a4      	b.n	80055ee <__sflush_r+0x3a>
 80056a4:	f8d8 3000 	ldr.w	r3, [r8]
 80056a8:	b95b      	cbnz	r3, 80056c2 <__sflush_r+0x10e>
 80056aa:	89a9      	ldrh	r1, [r5, #12]
 80056ac:	606b      	str	r3, [r5, #4]
 80056ae:	f421 6300 	bic.w	r3, r1, #2048	; 0x800
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	692a      	ldr	r2, [r5, #16]
 80056b6:	81ab      	strh	r3, [r5, #12]
 80056b8:	04db      	lsls	r3, r3, #19
 80056ba:	602a      	str	r2, [r5, #0]
 80056bc:	d5b0      	bpl.n	8005620 <__sflush_r+0x6c>
 80056be:	6528      	str	r0, [r5, #80]	; 0x50
 80056c0:	e7ae      	b.n	8005620 <__sflush_r+0x6c>
 80056c2:	2b1d      	cmp	r3, #29
 80056c4:	d001      	beq.n	80056ca <__sflush_r+0x116>
 80056c6:	2b16      	cmp	r3, #22
 80056c8:	d11b      	bne.n	8005702 <__sflush_r+0x14e>
 80056ca:	89a9      	ldrh	r1, [r5, #12]
 80056cc:	692b      	ldr	r3, [r5, #16]
 80056ce:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 80056d2:	2200      	movs	r2, #0
 80056d4:	81a9      	strh	r1, [r5, #12]
 80056d6:	602b      	str	r3, [r5, #0]
 80056d8:	606a      	str	r2, [r5, #4]
 80056da:	e7a1      	b.n	8005620 <__sflush_r+0x6c>
 80056dc:	f8d8 3000 	ldr.w	r3, [r8]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d0dc      	beq.n	800569e <__sflush_r+0xea>
 80056e4:	2b1d      	cmp	r3, #29
 80056e6:	bf18      	it	ne
 80056e8:	2b16      	cmpne	r3, #22
 80056ea:	bf15      	itete	ne
 80056ec:	89ab      	ldrhne	r3, [r5, #12]
 80056ee:	f8c8 7000 	streq.w	r7, [r8]
 80056f2:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 80056f6:	4630      	moveq	r0, r6
 80056f8:	bf1c      	itt	ne
 80056fa:	81ab      	strhne	r3, [r5, #12]
 80056fc:	4610      	movne	r0, r2
 80056fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005702:	89ab      	ldrh	r3, [r5, #12]
 8005704:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005708:	81ab      	strh	r3, [r5, #12]
 800570a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800570e:	bf00      	nop

08005710 <_fflush_r>:
 8005710:	b510      	push	{r4, lr}
 8005712:	4604      	mov	r4, r0
 8005714:	b082      	sub	sp, #8
 8005716:	b108      	cbz	r0, 800571c <_fflush_r+0xc>
 8005718:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800571a:	b153      	cbz	r3, 8005732 <_fflush_r+0x22>
 800571c:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 8005720:	b908      	cbnz	r0, 8005726 <_fflush_r+0x16>
 8005722:	b002      	add	sp, #8
 8005724:	bd10      	pop	{r4, pc}
 8005726:	4620      	mov	r0, r4
 8005728:	b002      	add	sp, #8
 800572a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800572e:	f7ff bf41 	b.w	80055b4 <__sflush_r>
 8005732:	9101      	str	r1, [sp, #4]
 8005734:	f000 f808 	bl	8005748 <__sinit>
 8005738:	9901      	ldr	r1, [sp, #4]
 800573a:	e7ef      	b.n	800571c <_fflush_r+0xc>

0800573c <_cleanup_r>:
 800573c:	f646 3165 	movw	r1, #27493	; 0x6b65
 8005740:	f6c0 0100 	movt	r1, #2048	; 0x800
 8005744:	f000 bb2a 	b.w	8005d9c <_fwalk>

08005748 <__sinit>:
 8005748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800574c:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800574e:	b083      	sub	sp, #12
 8005750:	4607      	mov	r7, r0
 8005752:	2c00      	cmp	r4, #0
 8005754:	d170      	bne.n	8005838 <__sinit+0xf0>
 8005756:	6845      	ldr	r5, [r0, #4]
 8005758:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 800575c:	f245 733d 	movw	r3, #22333	; 0x573d
 8005760:	f6c0 0300 	movt	r3, #2048	; 0x800
 8005764:	2003      	movs	r0, #3
 8005766:	f507 713b 	add.w	r1, r7, #748	; 0x2ec
 800576a:	2204      	movs	r2, #4
 800576c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800576e:	f8c7 02e4 	str.w	r0, [r7, #740]	; 0x2e4
 8005772:	f8c7 12e8 	str.w	r1, [r7, #744]	; 0x2e8
 8005776:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 800577a:	81aa      	strh	r2, [r5, #12]
 800577c:	602c      	str	r4, [r5, #0]
 800577e:	606c      	str	r4, [r5, #4]
 8005780:	60ac      	str	r4, [r5, #8]
 8005782:	666c      	str	r4, [r5, #100]	; 0x64
 8005784:	81ec      	strh	r4, [r5, #14]
 8005786:	612c      	str	r4, [r5, #16]
 8005788:	616c      	str	r4, [r5, #20]
 800578a:	61ac      	str	r4, [r5, #24]
 800578c:	4621      	mov	r1, r4
 800578e:	2208      	movs	r2, #8
 8005790:	f7ff fbfe 	bl	8004f90 <memset>
 8005794:	f646 0bf1 	movw	fp, #26865	; 0x68f1
 8005798:	68be      	ldr	r6, [r7, #8]
 800579a:	61ed      	str	r5, [r5, #28]
 800579c:	f646 1a15 	movw	sl, #26901	; 0x6915
 80057a0:	f646 194d 	movw	r9, #26957	; 0x694d
 80057a4:	f646 186d 	movw	r8, #26989	; 0x696d
 80057a8:	2301      	movs	r3, #1
 80057aa:	f6c0 0b00 	movt	fp, #2048	; 0x800
 80057ae:	f6c0 0a00 	movt	sl, #2048	; 0x800
 80057b2:	f6c0 0900 	movt	r9, #2048	; 0x800
 80057b6:	f6c0 0800 	movt	r8, #2048	; 0x800
 80057ba:	2209      	movs	r2, #9
 80057bc:	f8c5 b020 	str.w	fp, [r5, #32]
 80057c0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 80057c4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 80057c8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 80057cc:	4621      	mov	r1, r4
 80057ce:	81f3      	strh	r3, [r6, #14]
 80057d0:	81b2      	strh	r2, [r6, #12]
 80057d2:	6034      	str	r4, [r6, #0]
 80057d4:	6074      	str	r4, [r6, #4]
 80057d6:	60b4      	str	r4, [r6, #8]
 80057d8:	6674      	str	r4, [r6, #100]	; 0x64
 80057da:	6134      	str	r4, [r6, #16]
 80057dc:	6174      	str	r4, [r6, #20]
 80057de:	61b4      	str	r4, [r6, #24]
 80057e0:	2208      	movs	r2, #8
 80057e2:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 80057e6:	9301      	str	r3, [sp, #4]
 80057e8:	f7ff fbd2 	bl	8004f90 <memset>
 80057ec:	68fd      	ldr	r5, [r7, #12]
 80057ee:	f8c6 b020 	str.w	fp, [r6, #32]
 80057f2:	2012      	movs	r0, #18
 80057f4:	2202      	movs	r2, #2
 80057f6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 80057fa:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 80057fe:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 8005802:	61f6      	str	r6, [r6, #28]
 8005804:	4621      	mov	r1, r4
 8005806:	81a8      	strh	r0, [r5, #12]
 8005808:	81ea      	strh	r2, [r5, #14]
 800580a:	602c      	str	r4, [r5, #0]
 800580c:	606c      	str	r4, [r5, #4]
 800580e:	60ac      	str	r4, [r5, #8]
 8005810:	666c      	str	r4, [r5, #100]	; 0x64
 8005812:	612c      	str	r4, [r5, #16]
 8005814:	616c      	str	r4, [r5, #20]
 8005816:	61ac      	str	r4, [r5, #24]
 8005818:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 800581c:	2208      	movs	r2, #8
 800581e:	f7ff fbb7 	bl	8004f90 <memset>
 8005822:	9b01      	ldr	r3, [sp, #4]
 8005824:	f8c5 b020 	str.w	fp, [r5, #32]
 8005828:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 800582c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 8005830:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 8005834:	61ed      	str	r5, [r5, #28]
 8005836:	63bb      	str	r3, [r7, #56]	; 0x38
 8005838:	b003      	add	sp, #12
 800583a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800583e:	bf00      	nop

08005840 <__sfp_lock_acquire>:
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop

08005844 <__sfp_lock_release>:
 8005844:	4770      	bx	lr
 8005846:	bf00      	nop

08005848 <_malloc_trim_r>:
 8005848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800584a:	f240 643c 	movw	r4, #1596	; 0x63c
 800584e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8005852:	460f      	mov	r7, r1
 8005854:	4605      	mov	r5, r0
 8005856:	f000 fe2b 	bl	80064b0 <__malloc_lock>
 800585a:	68a3      	ldr	r3, [r4, #8]
 800585c:	685e      	ldr	r6, [r3, #4]
 800585e:	f026 0603 	bic.w	r6, r6, #3
 8005862:	1bf7      	subs	r7, r6, r7
 8005864:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 8005868:	0b3f      	lsrs	r7, r7, #12
 800586a:	3f01      	subs	r7, #1
 800586c:	033f      	lsls	r7, r7, #12
 800586e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 8005872:	db07      	blt.n	8005884 <_malloc_trim_r+0x3c>
 8005874:	4628      	mov	r0, r5
 8005876:	2100      	movs	r1, #0
 8005878:	f7fb f85e 	bl	8000938 <_sbrk_r>
 800587c:	68a3      	ldr	r3, [r4, #8]
 800587e:	4433      	add	r3, r6
 8005880:	4298      	cmp	r0, r3
 8005882:	d004      	beq.n	800588e <_malloc_trim_r+0x46>
 8005884:	4628      	mov	r0, r5
 8005886:	f000 fe15 	bl	80064b4 <__malloc_unlock>
 800588a:	2000      	movs	r0, #0
 800588c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800588e:	4628      	mov	r0, r5
 8005890:	4279      	negs	r1, r7
 8005892:	f7fb f851 	bl	8000938 <_sbrk_r>
 8005896:	3001      	adds	r0, #1
 8005898:	d010      	beq.n	80058bc <_malloc_trim_r+0x74>
 800589a:	f640 6380 	movw	r3, #3712	; 0xe80
 800589e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80058a2:	68a1      	ldr	r1, [r4, #8]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	1bf6      	subs	r6, r6, r7
 80058a8:	f046 0601 	orr.w	r6, r6, #1
 80058ac:	4628      	mov	r0, r5
 80058ae:	1bd7      	subs	r7, r2, r7
 80058b0:	604e      	str	r6, [r1, #4]
 80058b2:	601f      	str	r7, [r3, #0]
 80058b4:	f000 fdfe 	bl	80064b4 <__malloc_unlock>
 80058b8:	2001      	movs	r0, #1
 80058ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058bc:	4628      	mov	r0, r5
 80058be:	2100      	movs	r1, #0
 80058c0:	f7fb f83a 	bl	8000938 <_sbrk_r>
 80058c4:	68a3      	ldr	r3, [r4, #8]
 80058c6:	1ac2      	subs	r2, r0, r3
 80058c8:	2a0f      	cmp	r2, #15
 80058ca:	dddb      	ble.n	8005884 <_malloc_trim_r+0x3c>
 80058cc:	f640 2448 	movw	r4, #2632	; 0xa48
 80058d0:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80058d4:	f640 6180 	movw	r1, #3712	; 0xe80
 80058d8:	6824      	ldr	r4, [r4, #0]
 80058da:	f2c2 0100 	movt	r1, #8192	; 0x2000
 80058de:	f042 0201 	orr.w	r2, r2, #1
 80058e2:	1b00      	subs	r0, r0, r4
 80058e4:	605a      	str	r2, [r3, #4]
 80058e6:	6008      	str	r0, [r1, #0]
 80058e8:	e7cc      	b.n	8005884 <_malloc_trim_r+0x3c>
 80058ea:	bf00      	nop

080058ec <_free_r>:
 80058ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058f0:	460e      	mov	r6, r1
 80058f2:	4681      	mov	r9, r0
 80058f4:	2900      	cmp	r1, #0
 80058f6:	d060      	beq.n	80059ba <_free_r+0xce>
 80058f8:	f000 fdda 	bl	80064b0 <__malloc_lock>
 80058fc:	f856 1c04 	ldr.w	r1, [r6, #-4]
 8005900:	f1a6 0408 	sub.w	r4, r6, #8
 8005904:	f021 0301 	bic.w	r3, r1, #1
 8005908:	18e2      	adds	r2, r4, r3
 800590a:	f240 653c 	movw	r5, #1596	; 0x63c
 800590e:	6857      	ldr	r7, [r2, #4]
 8005910:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8005914:	f027 0003 	bic.w	r0, r7, #3
 8005918:	68af      	ldr	r7, [r5, #8]
 800591a:	4297      	cmp	r7, r2
 800591c:	d063      	beq.n	80059e6 <_free_r+0xfa>
 800591e:	f011 0c01 	ands.w	ip, r1, #1
 8005922:	6050      	str	r0, [r2, #4]
 8005924:	bf18      	it	ne
 8005926:	2100      	movne	r1, #0
 8005928:	d111      	bne.n	800594e <_free_r+0x62>
 800592a:	f856 1c08 	ldr.w	r1, [r6, #-8]
 800592e:	1a64      	subs	r4, r4, r1
 8005930:	f105 0808 	add.w	r8, r5, #8
 8005934:	68a6      	ldr	r6, [r4, #8]
 8005936:	4546      	cmp	r6, r8
 8005938:	bf18      	it	ne
 800593a:	f8d4 800c 	ldrne.w	r8, [r4, #12]
 800593e:	440b      	add	r3, r1
 8005940:	bf1d      	ittte	ne
 8005942:	f8c6 800c 	strne.w	r8, [r6, #12]
 8005946:	4661      	movne	r1, ip
 8005948:	f8c8 6008 	strne.w	r6, [r8, #8]
 800594c:	2101      	moveq	r1, #1
 800594e:	1816      	adds	r6, r2, r0
 8005950:	6876      	ldr	r6, [r6, #4]
 8005952:	07f6      	lsls	r6, r6, #31
 8005954:	d408      	bmi.n	8005968 <_free_r+0x7c>
 8005956:	4403      	add	r3, r0
 8005958:	6890      	ldr	r0, [r2, #8]
 800595a:	b911      	cbnz	r1, 8005962 <_free_r+0x76>
 800595c:	4e49      	ldr	r6, [pc, #292]	; (8005a84 <_free_r+0x198>)
 800595e:	42b0      	cmp	r0, r6
 8005960:	d060      	beq.n	8005a24 <_free_r+0x138>
 8005962:	68d2      	ldr	r2, [r2, #12]
 8005964:	60c2      	str	r2, [r0, #12]
 8005966:	6090      	str	r0, [r2, #8]
 8005968:	f043 0201 	orr.w	r2, r3, #1
 800596c:	6062      	str	r2, [r4, #4]
 800596e:	50e3      	str	r3, [r4, r3]
 8005970:	b9f1      	cbnz	r1, 80059b0 <_free_r+0xc4>
 8005972:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005976:	d322      	bcc.n	80059be <_free_r+0xd2>
 8005978:	0a5a      	lsrs	r2, r3, #9
 800597a:	2a04      	cmp	r2, #4
 800597c:	d85b      	bhi.n	8005a36 <_free_r+0x14a>
 800597e:	0998      	lsrs	r0, r3, #6
 8005980:	3038      	adds	r0, #56	; 0x38
 8005982:	0041      	lsls	r1, r0, #1
 8005984:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 8005988:	f240 613c 	movw	r1, #1596	; 0x63c
 800598c:	68aa      	ldr	r2, [r5, #8]
 800598e:	42aa      	cmp	r2, r5
 8005990:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8005994:	d05b      	beq.n	8005a4e <_free_r+0x162>
 8005996:	6851      	ldr	r1, [r2, #4]
 8005998:	f021 0103 	bic.w	r1, r1, #3
 800599c:	428b      	cmp	r3, r1
 800599e:	d202      	bcs.n	80059a6 <_free_r+0xba>
 80059a0:	6892      	ldr	r2, [r2, #8]
 80059a2:	4295      	cmp	r5, r2
 80059a4:	d1f7      	bne.n	8005996 <_free_r+0xaa>
 80059a6:	68d3      	ldr	r3, [r2, #12]
 80059a8:	60e3      	str	r3, [r4, #12]
 80059aa:	60a2      	str	r2, [r4, #8]
 80059ac:	609c      	str	r4, [r3, #8]
 80059ae:	60d4      	str	r4, [r2, #12]
 80059b0:	4648      	mov	r0, r9
 80059b2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059b6:	f000 bd7d 	b.w	80064b4 <__malloc_unlock>
 80059ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80059be:	08db      	lsrs	r3, r3, #3
 80059c0:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 80059c4:	6868      	ldr	r0, [r5, #4]
 80059c6:	6891      	ldr	r1, [r2, #8]
 80059c8:	60e2      	str	r2, [r4, #12]
 80059ca:	2601      	movs	r6, #1
 80059cc:	109b      	asrs	r3, r3, #2
 80059ce:	fa06 f303 	lsl.w	r3, r6, r3
 80059d2:	4318      	orrs	r0, r3
 80059d4:	60a1      	str	r1, [r4, #8]
 80059d6:	6068      	str	r0, [r5, #4]
 80059d8:	6094      	str	r4, [r2, #8]
 80059da:	4648      	mov	r0, r9
 80059dc:	60cc      	str	r4, [r1, #12]
 80059de:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80059e2:	f000 bd67 	b.w	80064b4 <__malloc_unlock>
 80059e6:	07cf      	lsls	r7, r1, #31
 80059e8:	4418      	add	r0, r3
 80059ea:	d407      	bmi.n	80059fc <_free_r+0x110>
 80059ec:	f856 3c08 	ldr.w	r3, [r6, #-8]
 80059f0:	1ae4      	subs	r4, r4, r3
 80059f2:	4418      	add	r0, r3
 80059f4:	68a2      	ldr	r2, [r4, #8]
 80059f6:	68e3      	ldr	r3, [r4, #12]
 80059f8:	60d3      	str	r3, [r2, #12]
 80059fa:	609a      	str	r2, [r3, #8]
 80059fc:	f640 2244 	movw	r2, #2628	; 0xa44
 8005a00:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005a04:	f040 0101 	orr.w	r1, r0, #1
 8005a08:	6813      	ldr	r3, [r2, #0]
 8005a0a:	6061      	str	r1, [r4, #4]
 8005a0c:	4298      	cmp	r0, r3
 8005a0e:	60ac      	str	r4, [r5, #8]
 8005a10:	d3ce      	bcc.n	80059b0 <_free_r+0xc4>
 8005a12:	f640 637c 	movw	r3, #3708	; 0xe7c
 8005a16:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005a1a:	4648      	mov	r0, r9
 8005a1c:	6819      	ldr	r1, [r3, #0]
 8005a1e:	f7ff ff13 	bl	8005848 <_malloc_trim_r>
 8005a22:	e7c5      	b.n	80059b0 <_free_r+0xc4>
 8005a24:	f043 0201 	orr.w	r2, r3, #1
 8005a28:	616c      	str	r4, [r5, #20]
 8005a2a:	612c      	str	r4, [r5, #16]
 8005a2c:	60e0      	str	r0, [r4, #12]
 8005a2e:	60a0      	str	r0, [r4, #8]
 8005a30:	6062      	str	r2, [r4, #4]
 8005a32:	50e3      	str	r3, [r4, r3]
 8005a34:	e7bc      	b.n	80059b0 <_free_r+0xc4>
 8005a36:	2a14      	cmp	r2, #20
 8005a38:	bf9c      	itt	ls
 8005a3a:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 8005a3e:	0041      	lslls	r1, r0, #1
 8005a40:	d9a0      	bls.n	8005984 <_free_r+0x98>
 8005a42:	2a54      	cmp	r2, #84	; 0x54
 8005a44:	d80c      	bhi.n	8005a60 <_free_r+0x174>
 8005a46:	0b18      	lsrs	r0, r3, #12
 8005a48:	306e      	adds	r0, #110	; 0x6e
 8005a4a:	0041      	lsls	r1, r0, #1
 8005a4c:	e79a      	b.n	8005984 <_free_r+0x98>
 8005a4e:	684b      	ldr	r3, [r1, #4]
 8005a50:	1080      	asrs	r0, r0, #2
 8005a52:	2501      	movs	r5, #1
 8005a54:	fa05 f000 	lsl.w	r0, r5, r0
 8005a58:	4303      	orrs	r3, r0
 8005a5a:	604b      	str	r3, [r1, #4]
 8005a5c:	4613      	mov	r3, r2
 8005a5e:	e7a3      	b.n	80059a8 <_free_r+0xbc>
 8005a60:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005a64:	d803      	bhi.n	8005a6e <_free_r+0x182>
 8005a66:	0bd8      	lsrs	r0, r3, #15
 8005a68:	3077      	adds	r0, #119	; 0x77
 8005a6a:	0041      	lsls	r1, r0, #1
 8005a6c:	e78a      	b.n	8005984 <_free_r+0x98>
 8005a6e:	f240 5154 	movw	r1, #1364	; 0x554
 8005a72:	428a      	cmp	r2, r1
 8005a74:	bf9d      	ittte	ls
 8005a76:	0c98      	lsrls	r0, r3, #18
 8005a78:	307c      	addls	r0, #124	; 0x7c
 8005a7a:	0041      	lslls	r1, r0, #1
 8005a7c:	21fc      	movhi	r1, #252	; 0xfc
 8005a7e:	bf88      	it	hi
 8005a80:	207e      	movhi	r0, #126	; 0x7e
 8005a82:	e77f      	b.n	8005984 <_free_r+0x98>
 8005a84:	20000644 	.word	0x20000644

08005a88 <__sfvwrite_r>:
 8005a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a8c:	6893      	ldr	r3, [r2, #8]
 8005a8e:	b083      	sub	sp, #12
 8005a90:	4616      	mov	r6, r2
 8005a92:	4681      	mov	r9, r0
 8005a94:	460c      	mov	r4, r1
 8005a96:	b33b      	cbz	r3, 8005ae8 <__sfvwrite_r+0x60>
 8005a98:	898b      	ldrh	r3, [r1, #12]
 8005a9a:	0719      	lsls	r1, r3, #28
 8005a9c:	d528      	bpl.n	8005af0 <__sfvwrite_r+0x68>
 8005a9e:	6922      	ldr	r2, [r4, #16]
 8005aa0:	b332      	cbz	r2, 8005af0 <__sfvwrite_r+0x68>
 8005aa2:	f003 0202 	and.w	r2, r3, #2
 8005aa6:	b292      	uxth	r2, r2
 8005aa8:	6835      	ldr	r5, [r6, #0]
 8005aaa:	2a00      	cmp	r2, #0
 8005aac:	d02e      	beq.n	8005b0c <__sfvwrite_r+0x84>
 8005aae:	f04f 0a00 	mov.w	sl, #0
 8005ab2:	f44f 4b7c 	mov.w	fp, #64512	; 0xfc00
 8005ab6:	46d0      	mov	r8, sl
 8005ab8:	f6c7 7bff 	movt	fp, #32767	; 0x7fff
 8005abc:	45d8      	cmp	r8, fp
 8005abe:	bf34      	ite	cc
 8005ac0:	4643      	movcc	r3, r8
 8005ac2:	465b      	movcs	r3, fp
 8005ac4:	4652      	mov	r2, sl
 8005ac6:	4648      	mov	r0, r9
 8005ac8:	f1b8 0f00 	cmp.w	r8, #0
 8005acc:	d04f      	beq.n	8005b6e <__sfvwrite_r+0xe6>
 8005ace:	69e1      	ldr	r1, [r4, #28]
 8005ad0:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8005ad2:	47b8      	blx	r7
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	dd56      	ble.n	8005b86 <__sfvwrite_r+0xfe>
 8005ad8:	68b3      	ldr	r3, [r6, #8]
 8005ada:	1a1b      	subs	r3, r3, r0
 8005adc:	4482      	add	sl, r0
 8005ade:	ebc0 0808 	rsb	r8, r0, r8
 8005ae2:	60b3      	str	r3, [r6, #8]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d1e9      	bne.n	8005abc <__sfvwrite_r+0x34>
 8005ae8:	2000      	movs	r0, #0
 8005aea:	b003      	add	sp, #12
 8005aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005af0:	4648      	mov	r0, r9
 8005af2:	4621      	mov	r1, r4
 8005af4:	f000 ff90 	bl	8006a18 <__swsetup_r>
 8005af8:	2800      	cmp	r0, #0
 8005afa:	f040 8147 	bne.w	8005d8c <__sfvwrite_r+0x304>
 8005afe:	89a3      	ldrh	r3, [r4, #12]
 8005b00:	6835      	ldr	r5, [r6, #0]
 8005b02:	f003 0202 	and.w	r2, r3, #2
 8005b06:	b292      	uxth	r2, r2
 8005b08:	2a00      	cmp	r2, #0
 8005b0a:	d1d0      	bne.n	8005aae <__sfvwrite_r+0x26>
 8005b0c:	f013 0a01 	ands.w	sl, r3, #1
 8005b10:	d142      	bne.n	8005b98 <__sfvwrite_r+0x110>
 8005b12:	46d0      	mov	r8, sl
 8005b14:	f1b8 0f00 	cmp.w	r8, #0
 8005b18:	d023      	beq.n	8005b62 <__sfvwrite_r+0xda>
 8005b1a:	059a      	lsls	r2, r3, #22
 8005b1c:	68a7      	ldr	r7, [r4, #8]
 8005b1e:	d576      	bpl.n	8005c0e <__sfvwrite_r+0x186>
 8005b20:	45b8      	cmp	r8, r7
 8005b22:	f0c0 80a4 	bcc.w	8005c6e <__sfvwrite_r+0x1e6>
 8005b26:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8005b2a:	f040 80b2 	bne.w	8005c92 <__sfvwrite_r+0x20a>
 8005b2e:	6820      	ldr	r0, [r4, #0]
 8005b30:	46bb      	mov	fp, r7
 8005b32:	4651      	mov	r1, sl
 8005b34:	465a      	mov	r2, fp
 8005b36:	f000 fc59 	bl	80063ec <memmove>
 8005b3a:	68a2      	ldr	r2, [r4, #8]
 8005b3c:	6821      	ldr	r1, [r4, #0]
 8005b3e:	1bd2      	subs	r2, r2, r7
 8005b40:	eb01 030b 	add.w	r3, r1, fp
 8005b44:	60a2      	str	r2, [r4, #8]
 8005b46:	6023      	str	r3, [r4, #0]
 8005b48:	4642      	mov	r2, r8
 8005b4a:	68b3      	ldr	r3, [r6, #8]
 8005b4c:	1a9b      	subs	r3, r3, r2
 8005b4e:	4492      	add	sl, r2
 8005b50:	ebc2 0808 	rsb	r8, r2, r8
 8005b54:	60b3      	str	r3, [r6, #8]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d0c6      	beq.n	8005ae8 <__sfvwrite_r+0x60>
 8005b5a:	89a3      	ldrh	r3, [r4, #12]
 8005b5c:	f1b8 0f00 	cmp.w	r8, #0
 8005b60:	d1db      	bne.n	8005b1a <__sfvwrite_r+0x92>
 8005b62:	f8d5 a000 	ldr.w	sl, [r5]
 8005b66:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8005b6a:	3508      	adds	r5, #8
 8005b6c:	e7d2      	b.n	8005b14 <__sfvwrite_r+0x8c>
 8005b6e:	f8d5 a000 	ldr.w	sl, [r5]
 8005b72:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8005b76:	3508      	adds	r5, #8
 8005b78:	e7a0      	b.n	8005abc <__sfvwrite_r+0x34>
 8005b7a:	4648      	mov	r0, r9
 8005b7c:	4621      	mov	r1, r4
 8005b7e:	f7ff fdc7 	bl	8005710 <_fflush_r>
 8005b82:	2800      	cmp	r0, #0
 8005b84:	d059      	beq.n	8005c3a <__sfvwrite_r+0x1b2>
 8005b86:	89a3      	ldrh	r3, [r4, #12]
 8005b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005b90:	81a3      	strh	r3, [r4, #12]
 8005b92:	b003      	add	sp, #12
 8005b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b98:	4692      	mov	sl, r2
 8005b9a:	9201      	str	r2, [sp, #4]
 8005b9c:	4693      	mov	fp, r2
 8005b9e:	4690      	mov	r8, r2
 8005ba0:	f1b8 0f00 	cmp.w	r8, #0
 8005ba4:	d02b      	beq.n	8005bfe <__sfvwrite_r+0x176>
 8005ba6:	9f01      	ldr	r7, [sp, #4]
 8005ba8:	2f00      	cmp	r7, #0
 8005baa:	d064      	beq.n	8005c76 <__sfvwrite_r+0x1ee>
 8005bac:	6820      	ldr	r0, [r4, #0]
 8005bae:	6921      	ldr	r1, [r4, #16]
 8005bb0:	f8d4 c008 	ldr.w	ip, [r4, #8]
 8005bb4:	6962      	ldr	r2, [r4, #20]
 8005bb6:	45c2      	cmp	sl, r8
 8005bb8:	bf34      	ite	cc
 8005bba:	4653      	movcc	r3, sl
 8005bbc:	4643      	movcs	r3, r8
 8005bbe:	4288      	cmp	r0, r1
 8005bc0:	461f      	mov	r7, r3
 8005bc2:	d903      	bls.n	8005bcc <__sfvwrite_r+0x144>
 8005bc4:	4494      	add	ip, r2
 8005bc6:	4563      	cmp	r3, ip
 8005bc8:	f300 80ae 	bgt.w	8005d28 <__sfvwrite_r+0x2a0>
 8005bcc:	4293      	cmp	r3, r2
 8005bce:	db36      	blt.n	8005c3e <__sfvwrite_r+0x1b6>
 8005bd0:	4613      	mov	r3, r2
 8005bd2:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8005bd4:	69e1      	ldr	r1, [r4, #28]
 8005bd6:	4648      	mov	r0, r9
 8005bd8:	465a      	mov	r2, fp
 8005bda:	47b8      	blx	r7
 8005bdc:	1e07      	subs	r7, r0, #0
 8005bde:	ddd2      	ble.n	8005b86 <__sfvwrite_r+0xfe>
 8005be0:	ebba 0a07 	subs.w	sl, sl, r7
 8005be4:	d03a      	beq.n	8005c5c <__sfvwrite_r+0x1d4>
 8005be6:	68b3      	ldr	r3, [r6, #8]
 8005be8:	1bdb      	subs	r3, r3, r7
 8005bea:	44bb      	add	fp, r7
 8005bec:	ebc7 0808 	rsb	r8, r7, r8
 8005bf0:	60b3      	str	r3, [r6, #8]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	f43f af78 	beq.w	8005ae8 <__sfvwrite_r+0x60>
 8005bf8:	f1b8 0f00 	cmp.w	r8, #0
 8005bfc:	d1d3      	bne.n	8005ba6 <__sfvwrite_r+0x11e>
 8005bfe:	2700      	movs	r7, #0
 8005c00:	f8d5 b000 	ldr.w	fp, [r5]
 8005c04:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8005c08:	9701      	str	r7, [sp, #4]
 8005c0a:	3508      	adds	r5, #8
 8005c0c:	e7c8      	b.n	8005ba0 <__sfvwrite_r+0x118>
 8005c0e:	6820      	ldr	r0, [r4, #0]
 8005c10:	6923      	ldr	r3, [r4, #16]
 8005c12:	4298      	cmp	r0, r3
 8005c14:	d802      	bhi.n	8005c1c <__sfvwrite_r+0x194>
 8005c16:	6963      	ldr	r3, [r4, #20]
 8005c18:	4598      	cmp	r8, r3
 8005c1a:	d272      	bcs.n	8005d02 <__sfvwrite_r+0x27a>
 8005c1c:	45b8      	cmp	r8, r7
 8005c1e:	bf38      	it	cc
 8005c20:	4647      	movcc	r7, r8
 8005c22:	463a      	mov	r2, r7
 8005c24:	4651      	mov	r1, sl
 8005c26:	f000 fbe1 	bl	80063ec <memmove>
 8005c2a:	68a3      	ldr	r3, [r4, #8]
 8005c2c:	6822      	ldr	r2, [r4, #0]
 8005c2e:	1bdb      	subs	r3, r3, r7
 8005c30:	443a      	add	r2, r7
 8005c32:	60a3      	str	r3, [r4, #8]
 8005c34:	6022      	str	r2, [r4, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d09f      	beq.n	8005b7a <__sfvwrite_r+0xf2>
 8005c3a:	463a      	mov	r2, r7
 8005c3c:	e785      	b.n	8005b4a <__sfvwrite_r+0xc2>
 8005c3e:	461a      	mov	r2, r3
 8005c40:	4659      	mov	r1, fp
 8005c42:	9300      	str	r3, [sp, #0]
 8005c44:	f000 fbd2 	bl	80063ec <memmove>
 8005c48:	9b00      	ldr	r3, [sp, #0]
 8005c4a:	68a1      	ldr	r1, [r4, #8]
 8005c4c:	6822      	ldr	r2, [r4, #0]
 8005c4e:	1ac9      	subs	r1, r1, r3
 8005c50:	ebba 0a07 	subs.w	sl, sl, r7
 8005c54:	4413      	add	r3, r2
 8005c56:	60a1      	str	r1, [r4, #8]
 8005c58:	6023      	str	r3, [r4, #0]
 8005c5a:	d1c4      	bne.n	8005be6 <__sfvwrite_r+0x15e>
 8005c5c:	4648      	mov	r0, r9
 8005c5e:	4621      	mov	r1, r4
 8005c60:	f7ff fd56 	bl	8005710 <_fflush_r>
 8005c64:	2800      	cmp	r0, #0
 8005c66:	d18e      	bne.n	8005b86 <__sfvwrite_r+0xfe>
 8005c68:	f8cd a004 	str.w	sl, [sp, #4]
 8005c6c:	e7bb      	b.n	8005be6 <__sfvwrite_r+0x15e>
 8005c6e:	6820      	ldr	r0, [r4, #0]
 8005c70:	4647      	mov	r7, r8
 8005c72:	46c3      	mov	fp, r8
 8005c74:	e75d      	b.n	8005b32 <__sfvwrite_r+0xaa>
 8005c76:	4658      	mov	r0, fp
 8005c78:	210a      	movs	r1, #10
 8005c7a:	4642      	mov	r2, r8
 8005c7c:	f000 fb6e 	bl	800635c <memchr>
 8005c80:	2800      	cmp	r0, #0
 8005c82:	d07e      	beq.n	8005d82 <__sfvwrite_r+0x2fa>
 8005c84:	f100 0a01 	add.w	sl, r0, #1
 8005c88:	2701      	movs	r7, #1
 8005c8a:	ebcb 0a0a 	rsb	sl, fp, sl
 8005c8e:	9701      	str	r7, [sp, #4]
 8005c90:	e78c      	b.n	8005bac <__sfvwrite_r+0x124>
 8005c92:	6822      	ldr	r2, [r4, #0]
 8005c94:	6921      	ldr	r1, [r4, #16]
 8005c96:	6967      	ldr	r7, [r4, #20]
 8005c98:	ebc1 0c02 	rsb	ip, r1, r2
 8005c9c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8005ca0:	f10c 0201 	add.w	r2, ip, #1
 8005ca4:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 8005ca8:	4442      	add	r2, r8
 8005caa:	107f      	asrs	r7, r7, #1
 8005cac:	4297      	cmp	r7, r2
 8005cae:	bf34      	ite	cc
 8005cb0:	4617      	movcc	r7, r2
 8005cb2:	463a      	movcs	r2, r7
 8005cb4:	055b      	lsls	r3, r3, #21
 8005cb6:	d54d      	bpl.n	8005d54 <__sfvwrite_r+0x2cc>
 8005cb8:	4611      	mov	r1, r2
 8005cba:	4648      	mov	r0, r9
 8005cbc:	f8cd c000 	str.w	ip, [sp]
 8005cc0:	f000 f89a 	bl	8005df8 <_malloc_r>
 8005cc4:	f8dd c000 	ldr.w	ip, [sp]
 8005cc8:	4683      	mov	fp, r0
 8005cca:	2800      	cmp	r0, #0
 8005ccc:	d061      	beq.n	8005d92 <__sfvwrite_r+0x30a>
 8005cce:	4662      	mov	r2, ip
 8005cd0:	6921      	ldr	r1, [r4, #16]
 8005cd2:	f8cd c000 	str.w	ip, [sp]
 8005cd6:	f7fa fae5 	bl	80002a4 <memcpy>
 8005cda:	89a2      	ldrh	r2, [r4, #12]
 8005cdc:	f8dd c000 	ldr.w	ip, [sp]
 8005ce0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8005ce4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005ce8:	81a2      	strh	r2, [r4, #12]
 8005cea:	eb0b 000c 	add.w	r0, fp, ip
 8005cee:	ebcc 0207 	rsb	r2, ip, r7
 8005cf2:	f8c4 b010 	str.w	fp, [r4, #16]
 8005cf6:	6167      	str	r7, [r4, #20]
 8005cf8:	6020      	str	r0, [r4, #0]
 8005cfa:	60a2      	str	r2, [r4, #8]
 8005cfc:	4647      	mov	r7, r8
 8005cfe:	46c3      	mov	fp, r8
 8005d00:	e717      	b.n	8005b32 <__sfvwrite_r+0xaa>
 8005d02:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8005d06:	4590      	cmp	r8, r2
 8005d08:	bf38      	it	cc
 8005d0a:	4642      	movcc	r2, r8
 8005d0c:	fb92 f2f3 	sdiv	r2, r2, r3
 8005d10:	fb02 f303 	mul.w	r3, r2, r3
 8005d14:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8005d16:	69e1      	ldr	r1, [r4, #28]
 8005d18:	4648      	mov	r0, r9
 8005d1a:	4652      	mov	r2, sl
 8005d1c:	47b8      	blx	r7
 8005d1e:	2800      	cmp	r0, #0
 8005d20:	f77f af31 	ble.w	8005b86 <__sfvwrite_r+0xfe>
 8005d24:	4602      	mov	r2, r0
 8005d26:	e710      	b.n	8005b4a <__sfvwrite_r+0xc2>
 8005d28:	4662      	mov	r2, ip
 8005d2a:	4659      	mov	r1, fp
 8005d2c:	f8cd c000 	str.w	ip, [sp]
 8005d30:	f000 fb5c 	bl	80063ec <memmove>
 8005d34:	f8dd c000 	ldr.w	ip, [sp]
 8005d38:	6823      	ldr	r3, [r4, #0]
 8005d3a:	4463      	add	r3, ip
 8005d3c:	6023      	str	r3, [r4, #0]
 8005d3e:	4648      	mov	r0, r9
 8005d40:	4621      	mov	r1, r4
 8005d42:	f7ff fce5 	bl	8005710 <_fflush_r>
 8005d46:	f8dd c000 	ldr.w	ip, [sp]
 8005d4a:	2800      	cmp	r0, #0
 8005d4c:	f47f af1b 	bne.w	8005b86 <__sfvwrite_r+0xfe>
 8005d50:	4667      	mov	r7, ip
 8005d52:	e745      	b.n	8005be0 <__sfvwrite_r+0x158>
 8005d54:	4648      	mov	r0, r9
 8005d56:	f8cd c000 	str.w	ip, [sp]
 8005d5a:	f000 fbd9 	bl	8006510 <_realloc_r>
 8005d5e:	f8dd c000 	ldr.w	ip, [sp]
 8005d62:	4683      	mov	fp, r0
 8005d64:	2800      	cmp	r0, #0
 8005d66:	d1c0      	bne.n	8005cea <__sfvwrite_r+0x262>
 8005d68:	4648      	mov	r0, r9
 8005d6a:	6921      	ldr	r1, [r4, #16]
 8005d6c:	f7ff fdbe 	bl	80058ec <_free_r>
 8005d70:	89a3      	ldrh	r3, [r4, #12]
 8005d72:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d76:	041b      	lsls	r3, r3, #16
 8005d78:	220c      	movs	r2, #12
 8005d7a:	0c1b      	lsrs	r3, r3, #16
 8005d7c:	f8c9 2000 	str.w	r2, [r9]
 8005d80:	e702      	b.n	8005b88 <__sfvwrite_r+0x100>
 8005d82:	2701      	movs	r7, #1
 8005d84:	f108 0a01 	add.w	sl, r8, #1
 8005d88:	9701      	str	r7, [sp, #4]
 8005d8a:	e70f      	b.n	8005bac <__sfvwrite_r+0x124>
 8005d8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d90:	e6ab      	b.n	8005aea <__sfvwrite_r+0x62>
 8005d92:	230c      	movs	r3, #12
 8005d94:	f8c9 3000 	str.w	r3, [r9]
 8005d98:	89a3      	ldrh	r3, [r4, #12]
 8005d9a:	e6f5      	b.n	8005b88 <__sfvwrite_r+0x100>

08005d9c <_fwalk>:
 8005d9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005da0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 8005da4:	4688      	mov	r8, r1
 8005da6:	d01a      	beq.n	8005dde <_fwalk+0x42>
 8005da8:	2600      	movs	r6, #0
 8005daa:	687d      	ldr	r5, [r7, #4]
 8005dac:	68bc      	ldr	r4, [r7, #8]
 8005dae:	3d01      	subs	r5, #1
 8005db0:	d40f      	bmi.n	8005dd2 <_fwalk+0x36>
 8005db2:	89a3      	ldrh	r3, [r4, #12]
 8005db4:	2b01      	cmp	r3, #1
 8005db6:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 8005dba:	d906      	bls.n	8005dca <_fwalk+0x2e>
 8005dbc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 8005dc0:	3301      	adds	r3, #1
 8005dc2:	4620      	mov	r0, r4
 8005dc4:	d001      	beq.n	8005dca <_fwalk+0x2e>
 8005dc6:	47c0      	blx	r8
 8005dc8:	4306      	orrs	r6, r0
 8005dca:	1c6b      	adds	r3, r5, #1
 8005dcc:	f104 0468 	add.w	r4, r4, #104	; 0x68
 8005dd0:	d1ef      	bne.n	8005db2 <_fwalk+0x16>
 8005dd2:	683f      	ldr	r7, [r7, #0]
 8005dd4:	2f00      	cmp	r7, #0
 8005dd6:	d1e8      	bne.n	8005daa <_fwalk+0xe>
 8005dd8:	4630      	mov	r0, r6
 8005dda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005dde:	463e      	mov	r6, r7
 8005de0:	4630      	mov	r0, r6
 8005de2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005de6:	bf00      	nop

08005de8 <malloc>:
 8005de8:	f240 6338 	movw	r3, #1592	; 0x638
 8005dec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005df0:	4601      	mov	r1, r0
 8005df2:	6818      	ldr	r0, [r3, #0]
 8005df4:	f000 b800 	b.w	8005df8 <_malloc_r>

08005df8 <_malloc_r>:
 8005df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dfc:	f101 050b 	add.w	r5, r1, #11
 8005e00:	2d16      	cmp	r5, #22
 8005e02:	bf87      	ittee	hi
 8005e04:	f025 0507 	bichi.w	r5, r5, #7
 8005e08:	0feb      	lsrhi	r3, r5, #31
 8005e0a:	2300      	movls	r3, #0
 8005e0c:	2510      	movls	r5, #16
 8005e0e:	428d      	cmp	r5, r1
 8005e10:	bf2c      	ite	cs
 8005e12:	4619      	movcs	r1, r3
 8005e14:	f043 0101 	orrcc.w	r1, r3, #1
 8005e18:	b083      	sub	sp, #12
 8005e1a:	4607      	mov	r7, r0
 8005e1c:	2900      	cmp	r1, #0
 8005e1e:	f040 80b5 	bne.w	8005f8c <_malloc_r+0x194>
 8005e22:	f000 fb45 	bl	80064b0 <__malloc_lock>
 8005e26:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 8005e2a:	d21f      	bcs.n	8005e6c <_malloc_r+0x74>
 8005e2c:	f240 663c 	movw	r6, #1596	; 0x63c
 8005e30:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8005e34:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 8005e38:	eb06 03cc 	add.w	r3, r6, ip, lsl #3
 8005e3c:	68dc      	ldr	r4, [r3, #12]
 8005e3e:	429c      	cmp	r4, r3
 8005e40:	f000 81f4 	beq.w	800622c <_malloc_r+0x434>
 8005e44:	6863      	ldr	r3, [r4, #4]
 8005e46:	68e2      	ldr	r2, [r4, #12]
 8005e48:	68a1      	ldr	r1, [r4, #8]
 8005e4a:	f023 0303 	bic.w	r3, r3, #3
 8005e4e:	4423      	add	r3, r4
 8005e50:	4638      	mov	r0, r7
 8005e52:	685d      	ldr	r5, [r3, #4]
 8005e54:	60ca      	str	r2, [r1, #12]
 8005e56:	f045 0501 	orr.w	r5, r5, #1
 8005e5a:	6091      	str	r1, [r2, #8]
 8005e5c:	605d      	str	r5, [r3, #4]
 8005e5e:	f000 fb29 	bl	80064b4 <__malloc_unlock>
 8005e62:	3408      	adds	r4, #8
 8005e64:	4620      	mov	r0, r4
 8005e66:	b003      	add	sp, #12
 8005e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e6c:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 8005e70:	bf04      	itt	eq
 8005e72:	217e      	moveq	r1, #126	; 0x7e
 8005e74:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 8005e78:	f040 808f 	bne.w	8005f9a <_malloc_r+0x1a2>
 8005e7c:	f240 663c 	movw	r6, #1596	; 0x63c
 8005e80:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8005e84:	eb06 0181 	add.w	r1, r6, r1, lsl #2
 8005e88:	68cc      	ldr	r4, [r1, #12]
 8005e8a:	42a1      	cmp	r1, r4
 8005e8c:	d106      	bne.n	8005e9c <_malloc_r+0xa4>
 8005e8e:	e00d      	b.n	8005eac <_malloc_r+0xb4>
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f280 8163 	bge.w	800615c <_malloc_r+0x364>
 8005e96:	68e4      	ldr	r4, [r4, #12]
 8005e98:	42a1      	cmp	r1, r4
 8005e9a:	d007      	beq.n	8005eac <_malloc_r+0xb4>
 8005e9c:	6862      	ldr	r2, [r4, #4]
 8005e9e:	f022 0203 	bic.w	r2, r2, #3
 8005ea2:	1b53      	subs	r3, r2, r5
 8005ea4:	2b0f      	cmp	r3, #15
 8005ea6:	ddf3      	ble.n	8005e90 <_malloc_r+0x98>
 8005ea8:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8005eac:	f10c 0c01 	add.w	ip, ip, #1
 8005eb0:	f240 633c 	movw	r3, #1596	; 0x63c
 8005eb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005eb8:	6934      	ldr	r4, [r6, #16]
 8005eba:	f103 0e08 	add.w	lr, r3, #8
 8005ebe:	4574      	cmp	r4, lr
 8005ec0:	bf08      	it	eq
 8005ec2:	685a      	ldreq	r2, [r3, #4]
 8005ec4:	d022      	beq.n	8005f0c <_malloc_r+0x114>
 8005ec6:	6861      	ldr	r1, [r4, #4]
 8005ec8:	f021 0103 	bic.w	r1, r1, #3
 8005ecc:	1b4a      	subs	r2, r1, r5
 8005ece:	2a0f      	cmp	r2, #15
 8005ed0:	f300 8190 	bgt.w	80061f4 <_malloc_r+0x3fc>
 8005ed4:	2a00      	cmp	r2, #0
 8005ed6:	f8c3 e014 	str.w	lr, [r3, #20]
 8005eda:	f8c3 e010 	str.w	lr, [r3, #16]
 8005ede:	da67      	bge.n	8005fb0 <_malloc_r+0x1b8>
 8005ee0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8005ee4:	f080 815f 	bcs.w	80061a6 <_malloc_r+0x3ae>
 8005ee8:	08c9      	lsrs	r1, r1, #3
 8005eea:	eb03 00c1 	add.w	r0, r3, r1, lsl #3
 8005eee:	ea4f 08a1 	mov.w	r8, r1, asr #2
 8005ef2:	685a      	ldr	r2, [r3, #4]
 8005ef4:	6881      	ldr	r1, [r0, #8]
 8005ef6:	60e0      	str	r0, [r4, #12]
 8005ef8:	f04f 0901 	mov.w	r9, #1
 8005efc:	fa09 f808 	lsl.w	r8, r9, r8
 8005f00:	ea48 0202 	orr.w	r2, r8, r2
 8005f04:	60a1      	str	r1, [r4, #8]
 8005f06:	605a      	str	r2, [r3, #4]
 8005f08:	6084      	str	r4, [r0, #8]
 8005f0a:	60cc      	str	r4, [r1, #12]
 8005f0c:	ea4f 03ac 	mov.w	r3, ip, asr #2
 8005f10:	2001      	movs	r0, #1
 8005f12:	4098      	lsls	r0, r3
 8005f14:	4290      	cmp	r0, r2
 8005f16:	d858      	bhi.n	8005fca <_malloc_r+0x1d2>
 8005f18:	4202      	tst	r2, r0
 8005f1a:	d106      	bne.n	8005f2a <_malloc_r+0x132>
 8005f1c:	f02c 0c03 	bic.w	ip, ip, #3
 8005f20:	0040      	lsls	r0, r0, #1
 8005f22:	4202      	tst	r2, r0
 8005f24:	f10c 0c04 	add.w	ip, ip, #4
 8005f28:	d0fa      	beq.n	8005f20 <_malloc_r+0x128>
 8005f2a:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 8005f2e:	4644      	mov	r4, r8
 8005f30:	46e1      	mov	r9, ip
 8005f32:	68e3      	ldr	r3, [r4, #12]
 8005f34:	429c      	cmp	r4, r3
 8005f36:	d107      	bne.n	8005f48 <_malloc_r+0x150>
 8005f38:	e16f      	b.n	800621a <_malloc_r+0x422>
 8005f3a:	2a00      	cmp	r2, #0
 8005f3c:	f280 8180 	bge.w	8006240 <_malloc_r+0x448>
 8005f40:	68db      	ldr	r3, [r3, #12]
 8005f42:	429c      	cmp	r4, r3
 8005f44:	f000 8169 	beq.w	800621a <_malloc_r+0x422>
 8005f48:	6859      	ldr	r1, [r3, #4]
 8005f4a:	f021 0103 	bic.w	r1, r1, #3
 8005f4e:	1b4a      	subs	r2, r1, r5
 8005f50:	2a0f      	cmp	r2, #15
 8005f52:	ddf2      	ble.n	8005f3a <_malloc_r+0x142>
 8005f54:	461c      	mov	r4, r3
 8005f56:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8005f5a:	f854 8f08 	ldr.w	r8, [r4, #8]!
 8005f5e:	1959      	adds	r1, r3, r5
 8005f60:	f045 0901 	orr.w	r9, r5, #1
 8005f64:	f042 0501 	orr.w	r5, r2, #1
 8005f68:	f8c3 9004 	str.w	r9, [r3, #4]
 8005f6c:	4638      	mov	r0, r7
 8005f6e:	f8c8 c00c 	str.w	ip, [r8, #12]
 8005f72:	f8cc 8008 	str.w	r8, [ip, #8]
 8005f76:	6171      	str	r1, [r6, #20]
 8005f78:	6131      	str	r1, [r6, #16]
 8005f7a:	f8c1 e00c 	str.w	lr, [r1, #12]
 8005f7e:	f8c1 e008 	str.w	lr, [r1, #8]
 8005f82:	604d      	str	r5, [r1, #4]
 8005f84:	508a      	str	r2, [r1, r2]
 8005f86:	f000 fa95 	bl	80064b4 <__malloc_unlock>
 8005f8a:	e76b      	b.n	8005e64 <_malloc_r+0x6c>
 8005f8c:	230c      	movs	r3, #12
 8005f8e:	2400      	movs	r4, #0
 8005f90:	6003      	str	r3, [r0, #0]
 8005f92:	4620      	mov	r0, r4
 8005f94:	b003      	add	sp, #12
 8005f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f9a:	f1bc 0f04 	cmp.w	ip, #4
 8005f9e:	f200 80ee 	bhi.w	800617e <_malloc_r+0x386>
 8005fa2:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 8005fa6:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 8005faa:	ea4f 014c 	mov.w	r1, ip, lsl #1
 8005fae:	e765      	b.n	8005e7c <_malloc_r+0x84>
 8005fb0:	4421      	add	r1, r4
 8005fb2:	4638      	mov	r0, r7
 8005fb4:	684b      	ldr	r3, [r1, #4]
 8005fb6:	f043 0301 	orr.w	r3, r3, #1
 8005fba:	604b      	str	r3, [r1, #4]
 8005fbc:	f000 fa7a 	bl	80064b4 <__malloc_unlock>
 8005fc0:	3408      	adds	r4, #8
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	b003      	add	sp, #12
 8005fc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fca:	68b4      	ldr	r4, [r6, #8]
 8005fcc:	6863      	ldr	r3, [r4, #4]
 8005fce:	f023 0903 	bic.w	r9, r3, #3
 8005fd2:	454d      	cmp	r5, r9
 8005fd4:	d804      	bhi.n	8005fe0 <_malloc_r+0x1e8>
 8005fd6:	ebc5 0309 	rsb	r3, r5, r9
 8005fda:	2b0f      	cmp	r3, #15
 8005fdc:	f300 80ae 	bgt.w	800613c <_malloc_r+0x344>
 8005fe0:	f640 637c 	movw	r3, #3708	; 0xe7c
 8005fe4:	f640 2a48 	movw	sl, #2632	; 0xa48
 8005fe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005fec:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f8da 1000 	ldr.w	r1, [sl]
 8005ff6:	442b      	add	r3, r5
 8005ff8:	3101      	adds	r1, #1
 8005ffa:	bf1d      	ittte	ne
 8005ffc:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 8006000:	330f      	addne	r3, #15
 8006002:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 8006006:	f103 0c10 	addeq.w	ip, r3, #16
 800600a:	bf18      	it	ne
 800600c:	f023 0c0f 	bicne.w	ip, r3, #15
 8006010:	eb04 0209 	add.w	r2, r4, r9
 8006014:	4661      	mov	r1, ip
 8006016:	4638      	mov	r0, r7
 8006018:	9201      	str	r2, [sp, #4]
 800601a:	f8cd c000 	str.w	ip, [sp]
 800601e:	f7fa fc8b 	bl	8000938 <_sbrk_r>
 8006022:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8006026:	4680      	mov	r8, r0
 8006028:	9a01      	ldr	r2, [sp, #4]
 800602a:	f8dd c000 	ldr.w	ip, [sp]
 800602e:	f000 811d 	beq.w	800626c <_malloc_r+0x474>
 8006032:	4282      	cmp	r2, r0
 8006034:	f200 8117 	bhi.w	8006266 <_malloc_r+0x46e>
 8006038:	f640 6b80 	movw	fp, #3712	; 0xe80
 800603c:	f2c2 0b00 	movt	fp, #8192	; 0x2000
 8006040:	4542      	cmp	r2, r8
 8006042:	f8db 3000 	ldr.w	r3, [fp]
 8006046:	4463      	add	r3, ip
 8006048:	f8cb 3000 	str.w	r3, [fp]
 800604c:	f000 815d 	beq.w	800630a <_malloc_r+0x512>
 8006050:	f8da 0000 	ldr.w	r0, [sl]
 8006054:	f640 2148 	movw	r1, #2632	; 0xa48
 8006058:	3001      	adds	r0, #1
 800605a:	bf18      	it	ne
 800605c:	ebc2 0208 	rsbne	r2, r2, r8
 8006060:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8006064:	bf16      	itet	ne
 8006066:	189b      	addne	r3, r3, r2
 8006068:	f8c1 8000 	streq.w	r8, [r1]
 800606c:	f8cb 3000 	strne.w	r3, [fp]
 8006070:	f018 0307 	ands.w	r3, r8, #7
 8006074:	bf1f      	itttt	ne
 8006076:	f1c3 0208 	rsbne	r2, r3, #8
 800607a:	4490      	addne	r8, r2
 800607c:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8006080:	f103 0a08 	addne.w	sl, r3, #8
 8006084:	eb08 030c 	add.w	r3, r8, ip
 8006088:	bf08      	it	eq
 800608a:	f44f 5a80 	moveq.w	sl, #4096	; 0x1000
 800608e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006092:	ebc3 0a0a 	rsb	sl, r3, sl
 8006096:	4651      	mov	r1, sl
 8006098:	4638      	mov	r0, r7
 800609a:	f7fa fc4d 	bl	8000938 <_sbrk_r>
 800609e:	1c43      	adds	r3, r0, #1
 80060a0:	bf18      	it	ne
 80060a2:	ebc8 0200 	rsbne	r2, r8, r0
 80060a6:	f8db 3000 	ldr.w	r3, [fp]
 80060aa:	f8c6 8008 	str.w	r8, [r6, #8]
 80060ae:	bf15      	itete	ne
 80060b0:	4452      	addne	r2, sl
 80060b2:	f04f 0a00 	moveq.w	sl, #0
 80060b6:	f042 0201 	orrne.w	r2, r2, #1
 80060ba:	2201      	moveq	r2, #1
 80060bc:	4453      	add	r3, sl
 80060be:	42b4      	cmp	r4, r6
 80060c0:	f640 6a80 	movw	sl, #3712	; 0xe80
 80060c4:	f8c8 2004 	str.w	r2, [r8, #4]
 80060c8:	f8cb 3000 	str.w	r3, [fp]
 80060cc:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 80060d0:	d015      	beq.n	80060fe <_malloc_r+0x306>
 80060d2:	f1b9 0f0f 	cmp.w	r9, #15
 80060d6:	f240 80f8 	bls.w	80062ca <_malloc_r+0x4d2>
 80060da:	6861      	ldr	r1, [r4, #4]
 80060dc:	f1a9 020c 	sub.w	r2, r9, #12
 80060e0:	f022 0207 	bic.w	r2, r2, #7
 80060e4:	f001 0e01 	and.w	lr, r1, #1
 80060e8:	18a1      	adds	r1, r4, r2
 80060ea:	2005      	movs	r0, #5
 80060ec:	ea42 0e0e 	orr.w	lr, r2, lr
 80060f0:	2a0f      	cmp	r2, #15
 80060f2:	f8c4 e004 	str.w	lr, [r4, #4]
 80060f6:	6048      	str	r0, [r1, #4]
 80060f8:	6088      	str	r0, [r1, #8]
 80060fa:	f200 8112 	bhi.w	8006322 <_malloc_r+0x52a>
 80060fe:	f640 6278 	movw	r2, #3704	; 0xe78
 8006102:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006106:	68b4      	ldr	r4, [r6, #8]
 8006108:	6811      	ldr	r1, [r2, #0]
 800610a:	428b      	cmp	r3, r1
 800610c:	bf88      	it	hi
 800610e:	6013      	strhi	r3, [r2, #0]
 8006110:	f640 6274 	movw	r2, #3700	; 0xe74
 8006114:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8006118:	6811      	ldr	r1, [r2, #0]
 800611a:	428b      	cmp	r3, r1
 800611c:	bf88      	it	hi
 800611e:	6013      	strhi	r3, [r2, #0]
 8006120:	6862      	ldr	r2, [r4, #4]
 8006122:	f022 0203 	bic.w	r2, r2, #3
 8006126:	4295      	cmp	r5, r2
 8006128:	ebc5 0302 	rsb	r3, r5, r2
 800612c:	d801      	bhi.n	8006132 <_malloc_r+0x33a>
 800612e:	2b0f      	cmp	r3, #15
 8006130:	dc04      	bgt.n	800613c <_malloc_r+0x344>
 8006132:	4638      	mov	r0, r7
 8006134:	f000 f9be 	bl	80064b4 <__malloc_unlock>
 8006138:	2400      	movs	r4, #0
 800613a:	e693      	b.n	8005e64 <_malloc_r+0x6c>
 800613c:	1962      	adds	r2, r4, r5
 800613e:	f043 0301 	orr.w	r3, r3, #1
 8006142:	f045 0501 	orr.w	r5, r5, #1
 8006146:	6065      	str	r5, [r4, #4]
 8006148:	4638      	mov	r0, r7
 800614a:	60b2      	str	r2, [r6, #8]
 800614c:	6053      	str	r3, [r2, #4]
 800614e:	f000 f9b1 	bl	80064b4 <__malloc_unlock>
 8006152:	3408      	adds	r4, #8
 8006154:	4620      	mov	r0, r4
 8006156:	b003      	add	sp, #12
 8006158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800615c:	4422      	add	r2, r4
 800615e:	68e3      	ldr	r3, [r4, #12]
 8006160:	6850      	ldr	r0, [r2, #4]
 8006162:	68a1      	ldr	r1, [r4, #8]
 8006164:	f040 0501 	orr.w	r5, r0, #1
 8006168:	60cb      	str	r3, [r1, #12]
 800616a:	4638      	mov	r0, r7
 800616c:	6099      	str	r1, [r3, #8]
 800616e:	6055      	str	r5, [r2, #4]
 8006170:	f000 f9a0 	bl	80064b4 <__malloc_unlock>
 8006174:	3408      	adds	r4, #8
 8006176:	4620      	mov	r0, r4
 8006178:	b003      	add	sp, #12
 800617a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800617e:	f1bc 0f14 	cmp.w	ip, #20
 8006182:	bf9c      	itt	ls
 8006184:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 8006188:	ea4f 014c 	movls.w	r1, ip, lsl #1
 800618c:	f67f ae76 	bls.w	8005e7c <_malloc_r+0x84>
 8006190:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 8006194:	f200 808f 	bhi.w	80062b6 <_malloc_r+0x4be>
 8006198:	ea4f 3c15 	mov.w	ip, r5, lsr #12
 800619c:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 80061a0:	ea4f 014c 	mov.w	r1, ip, lsl #1
 80061a4:	e66a      	b.n	8005e7c <_malloc_r+0x84>
 80061a6:	0a4b      	lsrs	r3, r1, #9
 80061a8:	2b04      	cmp	r3, #4
 80061aa:	d958      	bls.n	800625e <_malloc_r+0x466>
 80061ac:	2b14      	cmp	r3, #20
 80061ae:	bf9c      	itt	ls
 80061b0:	f103 025b 	addls.w	r2, r3, #91	; 0x5b
 80061b4:	0050      	lslls	r0, r2, #1
 80061b6:	d905      	bls.n	80061c4 <_malloc_r+0x3cc>
 80061b8:	2b54      	cmp	r3, #84	; 0x54
 80061ba:	f200 80ba 	bhi.w	8006332 <_malloc_r+0x53a>
 80061be:	0b0a      	lsrs	r2, r1, #12
 80061c0:	326e      	adds	r2, #110	; 0x6e
 80061c2:	0050      	lsls	r0, r2, #1
 80061c4:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 80061c8:	f240 683c 	movw	r8, #1596	; 0x63c
 80061cc:	6883      	ldr	r3, [r0, #8]
 80061ce:	4283      	cmp	r3, r0
 80061d0:	f2c2 0800 	movt	r8, #8192	; 0x2000
 80061d4:	d07f      	beq.n	80062d6 <_malloc_r+0x4de>
 80061d6:	685a      	ldr	r2, [r3, #4]
 80061d8:	f022 0203 	bic.w	r2, r2, #3
 80061dc:	4291      	cmp	r1, r2
 80061de:	d202      	bcs.n	80061e6 <_malloc_r+0x3ee>
 80061e0:	689b      	ldr	r3, [r3, #8]
 80061e2:	4298      	cmp	r0, r3
 80061e4:	d1f7      	bne.n	80061d6 <_malloc_r+0x3de>
 80061e6:	68d9      	ldr	r1, [r3, #12]
 80061e8:	6872      	ldr	r2, [r6, #4]
 80061ea:	60e1      	str	r1, [r4, #12]
 80061ec:	60a3      	str	r3, [r4, #8]
 80061ee:	608c      	str	r4, [r1, #8]
 80061f0:	60dc      	str	r4, [r3, #12]
 80061f2:	e68b      	b.n	8005f0c <_malloc_r+0x114>
 80061f4:	1961      	adds	r1, r4, r5
 80061f6:	f042 0601 	orr.w	r6, r2, #1
 80061fa:	f045 0501 	orr.w	r5, r5, #1
 80061fe:	6065      	str	r5, [r4, #4]
 8006200:	4638      	mov	r0, r7
 8006202:	6159      	str	r1, [r3, #20]
 8006204:	6119      	str	r1, [r3, #16]
 8006206:	f8c1 e00c 	str.w	lr, [r1, #12]
 800620a:	f8c1 e008 	str.w	lr, [r1, #8]
 800620e:	604e      	str	r6, [r1, #4]
 8006210:	508a      	str	r2, [r1, r2]
 8006212:	3408      	adds	r4, #8
 8006214:	f000 f94e 	bl	80064b4 <__malloc_unlock>
 8006218:	e624      	b.n	8005e64 <_malloc_r+0x6c>
 800621a:	f109 0901 	add.w	r9, r9, #1
 800621e:	f019 0f03 	tst.w	r9, #3
 8006222:	f104 0408 	add.w	r4, r4, #8
 8006226:	f47f ae84 	bne.w	8005f32 <_malloc_r+0x13a>
 800622a:	e028      	b.n	800627e <_malloc_r+0x486>
 800622c:	f104 0308 	add.w	r3, r4, #8
 8006230:	6964      	ldr	r4, [r4, #20]
 8006232:	42a3      	cmp	r3, r4
 8006234:	bf08      	it	eq
 8006236:	f10c 0c02 	addeq.w	ip, ip, #2
 800623a:	f43f ae39 	beq.w	8005eb0 <_malloc_r+0xb8>
 800623e:	e601      	b.n	8005e44 <_malloc_r+0x4c>
 8006240:	4419      	add	r1, r3
 8006242:	461c      	mov	r4, r3
 8006244:	6848      	ldr	r0, [r1, #4]
 8006246:	68db      	ldr	r3, [r3, #12]
 8006248:	f854 2f08 	ldr.w	r2, [r4, #8]!
 800624c:	f040 0501 	orr.w	r5, r0, #1
 8006250:	604d      	str	r5, [r1, #4]
 8006252:	4638      	mov	r0, r7
 8006254:	60d3      	str	r3, [r2, #12]
 8006256:	609a      	str	r2, [r3, #8]
 8006258:	f000 f92c 	bl	80064b4 <__malloc_unlock>
 800625c:	e602      	b.n	8005e64 <_malloc_r+0x6c>
 800625e:	098a      	lsrs	r2, r1, #6
 8006260:	3238      	adds	r2, #56	; 0x38
 8006262:	0050      	lsls	r0, r2, #1
 8006264:	e7ae      	b.n	80061c4 <_malloc_r+0x3cc>
 8006266:	42b4      	cmp	r4, r6
 8006268:	f43f aee6 	beq.w	8006038 <_malloc_r+0x240>
 800626c:	68b4      	ldr	r4, [r6, #8]
 800626e:	6862      	ldr	r2, [r4, #4]
 8006270:	f022 0203 	bic.w	r2, r2, #3
 8006274:	e757      	b.n	8006126 <_malloc_r+0x32e>
 8006276:	f8d8 8000 	ldr.w	r8, [r8]
 800627a:	4598      	cmp	r8, r3
 800627c:	d16b      	bne.n	8006356 <_malloc_r+0x55e>
 800627e:	f01c 0f03 	tst.w	ip, #3
 8006282:	f1a8 0308 	sub.w	r3, r8, #8
 8006286:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800628a:	d1f4      	bne.n	8006276 <_malloc_r+0x47e>
 800628c:	6873      	ldr	r3, [r6, #4]
 800628e:	ea23 0300 	bic.w	r3, r3, r0
 8006292:	6073      	str	r3, [r6, #4]
 8006294:	0040      	lsls	r0, r0, #1
 8006296:	4298      	cmp	r0, r3
 8006298:	f63f ae97 	bhi.w	8005fca <_malloc_r+0x1d2>
 800629c:	2800      	cmp	r0, #0
 800629e:	f43f ae94 	beq.w	8005fca <_malloc_r+0x1d2>
 80062a2:	4203      	tst	r3, r0
 80062a4:	46cc      	mov	ip, r9
 80062a6:	f47f ae40 	bne.w	8005f2a <_malloc_r+0x132>
 80062aa:	0040      	lsls	r0, r0, #1
 80062ac:	4203      	tst	r3, r0
 80062ae:	f10c 0c04 	add.w	ip, ip, #4
 80062b2:	d0fa      	beq.n	80062aa <_malloc_r+0x4b2>
 80062b4:	e639      	b.n	8005f2a <_malloc_r+0x132>
 80062b6:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 80062ba:	d817      	bhi.n	80062ec <_malloc_r+0x4f4>
 80062bc:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
 80062c0:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 80062c4:	ea4f 014c 	mov.w	r1, ip, lsl #1
 80062c8:	e5d8      	b.n	8005e7c <_malloc_r+0x84>
 80062ca:	2301      	movs	r3, #1
 80062cc:	f8c8 3004 	str.w	r3, [r8, #4]
 80062d0:	4644      	mov	r4, r8
 80062d2:	2200      	movs	r2, #0
 80062d4:	e727      	b.n	8006126 <_malloc_r+0x32e>
 80062d6:	1091      	asrs	r1, r2, #2
 80062d8:	2001      	movs	r0, #1
 80062da:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80062de:	fa00 f101 	lsl.w	r1, r0, r1
 80062e2:	430a      	orrs	r2, r1
 80062e4:	f8c8 2004 	str.w	r2, [r8, #4]
 80062e8:	4619      	mov	r1, r3
 80062ea:	e77e      	b.n	80061ea <_malloc_r+0x3f2>
 80062ec:	f240 5354 	movw	r3, #1364	; 0x554
 80062f0:	459c      	cmp	ip, r3
 80062f2:	bf9d      	ittte	ls
 80062f4:	ea4f 4c95 	movls.w	ip, r5, lsr #18
 80062f8:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 80062fc:	ea4f 014c 	movls.w	r1, ip, lsl #1
 8006300:	21fc      	movhi	r1, #252	; 0xfc
 8006302:	bf88      	it	hi
 8006304:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 8006308:	e5b8      	b.n	8005e7c <_malloc_r+0x84>
 800630a:	f3c2 010b 	ubfx	r1, r2, #0, #12
 800630e:	2900      	cmp	r1, #0
 8006310:	f47f ae9e 	bne.w	8006050 <_malloc_r+0x258>
 8006314:	eb0c 0109 	add.w	r1, ip, r9
 8006318:	68b2      	ldr	r2, [r6, #8]
 800631a:	f041 0101 	orr.w	r1, r1, #1
 800631e:	6051      	str	r1, [r2, #4]
 8006320:	e6ed      	b.n	80060fe <_malloc_r+0x306>
 8006322:	f104 0108 	add.w	r1, r4, #8
 8006326:	4638      	mov	r0, r7
 8006328:	f7ff fae0 	bl	80058ec <_free_r>
 800632c:	f8da 3000 	ldr.w	r3, [sl]
 8006330:	e6e5      	b.n	80060fe <_malloc_r+0x306>
 8006332:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8006336:	d803      	bhi.n	8006340 <_malloc_r+0x548>
 8006338:	0bca      	lsrs	r2, r1, #15
 800633a:	3277      	adds	r2, #119	; 0x77
 800633c:	0050      	lsls	r0, r2, #1
 800633e:	e741      	b.n	80061c4 <_malloc_r+0x3cc>
 8006340:	f240 5254 	movw	r2, #1364	; 0x554
 8006344:	4293      	cmp	r3, r2
 8006346:	bf9d      	ittte	ls
 8006348:	0c8a      	lsrls	r2, r1, #18
 800634a:	327c      	addls	r2, #124	; 0x7c
 800634c:	0050      	lslls	r0, r2, #1
 800634e:	20fc      	movhi	r0, #252	; 0xfc
 8006350:	bf88      	it	hi
 8006352:	227e      	movhi	r2, #126	; 0x7e
 8006354:	e736      	b.n	80061c4 <_malloc_r+0x3cc>
 8006356:	6873      	ldr	r3, [r6, #4]
 8006358:	e79c      	b.n	8006294 <_malloc_r+0x49c>
 800635a:	bf00      	nop

0800635c <memchr>:
 800635c:	0783      	lsls	r3, r0, #30
 800635e:	b470      	push	{r4, r5, r6}
 8006360:	b2c9      	uxtb	r1, r1
 8006362:	d03f      	beq.n	80063e4 <memchr+0x88>
 8006364:	1e54      	subs	r4, r2, #1
 8006366:	b32a      	cbz	r2, 80063b4 <memchr+0x58>
 8006368:	7803      	ldrb	r3, [r0, #0]
 800636a:	428b      	cmp	r3, r1
 800636c:	d023      	beq.n	80063b6 <memchr+0x5a>
 800636e:	1c43      	adds	r3, r0, #1
 8006370:	e004      	b.n	800637c <memchr+0x20>
 8006372:	b1fc      	cbz	r4, 80063b4 <memchr+0x58>
 8006374:	7804      	ldrb	r4, [r0, #0]
 8006376:	428c      	cmp	r4, r1
 8006378:	d01d      	beq.n	80063b6 <memchr+0x5a>
 800637a:	4614      	mov	r4, r2
 800637c:	f013 0f03 	tst.w	r3, #3
 8006380:	4618      	mov	r0, r3
 8006382:	f104 32ff 	add.w	r2, r4, #4294967295	; 0xffffffff
 8006386:	f103 0301 	add.w	r3, r3, #1
 800638a:	d1f2      	bne.n	8006372 <memchr+0x16>
 800638c:	2c03      	cmp	r4, #3
 800638e:	d814      	bhi.n	80063ba <memchr+0x5e>
 8006390:	1e65      	subs	r5, r4, #1
 8006392:	b34c      	cbz	r4, 80063e8 <memchr+0x8c>
 8006394:	7803      	ldrb	r3, [r0, #0]
 8006396:	428b      	cmp	r3, r1
 8006398:	d00d      	beq.n	80063b6 <memchr+0x5a>
 800639a:	1c42      	adds	r2, r0, #1
 800639c:	2300      	movs	r3, #0
 800639e:	e002      	b.n	80063a6 <memchr+0x4a>
 80063a0:	7804      	ldrb	r4, [r0, #0]
 80063a2:	428c      	cmp	r4, r1
 80063a4:	d007      	beq.n	80063b6 <memchr+0x5a>
 80063a6:	42ab      	cmp	r3, r5
 80063a8:	4610      	mov	r0, r2
 80063aa:	f103 0301 	add.w	r3, r3, #1
 80063ae:	f102 0201 	add.w	r2, r2, #1
 80063b2:	d1f5      	bne.n	80063a0 <memchr+0x44>
 80063b4:	2000      	movs	r0, #0
 80063b6:	bc70      	pop	{r4, r5, r6}
 80063b8:	4770      	bx	lr
 80063ba:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 80063be:	4603      	mov	r3, r0
 80063c0:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 80063c4:	4618      	mov	r0, r3
 80063c6:	3304      	adds	r3, #4
 80063c8:	6802      	ldr	r2, [r0, #0]
 80063ca:	4072      	eors	r2, r6
 80063cc:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 80063d0:	ea25 0202 	bic.w	r2, r5, r2
 80063d4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 80063d8:	d1da      	bne.n	8006390 <memchr+0x34>
 80063da:	3c04      	subs	r4, #4
 80063dc:	2c03      	cmp	r4, #3
 80063de:	4618      	mov	r0, r3
 80063e0:	d8f0      	bhi.n	80063c4 <memchr+0x68>
 80063e2:	e7d5      	b.n	8006390 <memchr+0x34>
 80063e4:	4614      	mov	r4, r2
 80063e6:	e7d1      	b.n	800638c <memchr+0x30>
 80063e8:	4620      	mov	r0, r4
 80063ea:	e7e4      	b.n	80063b6 <memchr+0x5a>

080063ec <memmove>:
 80063ec:	4288      	cmp	r0, r1
 80063ee:	b4f0      	push	{r4, r5, r6, r7}
 80063f0:	d910      	bls.n	8006414 <memmove+0x28>
 80063f2:	188c      	adds	r4, r1, r2
 80063f4:	42a0      	cmp	r0, r4
 80063f6:	d20d      	bcs.n	8006414 <memmove+0x28>
 80063f8:	1885      	adds	r5, r0, r2
 80063fa:	1e53      	subs	r3, r2, #1
 80063fc:	b142      	cbz	r2, 8006410 <memmove+0x24>
 80063fe:	4621      	mov	r1, r4
 8006400:	462a      	mov	r2, r5
 8006402:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 8006406:	3b01      	subs	r3, #1
 8006408:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800640c:	1c5c      	adds	r4, r3, #1
 800640e:	d1f8      	bne.n	8006402 <memmove+0x16>
 8006410:	bcf0      	pop	{r4, r5, r6, r7}
 8006412:	4770      	bx	lr
 8006414:	2a0f      	cmp	r2, #15
 8006416:	d940      	bls.n	800649a <memmove+0xae>
 8006418:	ea40 0301 	orr.w	r3, r0, r1
 800641c:	079b      	lsls	r3, r3, #30
 800641e:	d140      	bne.n	80064a2 <memmove+0xb6>
 8006420:	f1a2 0710 	sub.w	r7, r2, #16
 8006424:	093f      	lsrs	r7, r7, #4
 8006426:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 800642a:	3610      	adds	r6, #16
 800642c:	460c      	mov	r4, r1
 800642e:	4603      	mov	r3, r0
 8006430:	6825      	ldr	r5, [r4, #0]
 8006432:	601d      	str	r5, [r3, #0]
 8006434:	6865      	ldr	r5, [r4, #4]
 8006436:	605d      	str	r5, [r3, #4]
 8006438:	68a5      	ldr	r5, [r4, #8]
 800643a:	609d      	str	r5, [r3, #8]
 800643c:	68e5      	ldr	r5, [r4, #12]
 800643e:	3310      	adds	r3, #16
 8006440:	f843 5c04 	str.w	r5, [r3, #-4]
 8006444:	42b3      	cmp	r3, r6
 8006446:	f104 0410 	add.w	r4, r4, #16
 800644a:	d1f1      	bne.n	8006430 <memmove+0x44>
 800644c:	1c7b      	adds	r3, r7, #1
 800644e:	f002 0c0f 	and.w	ip, r2, #15
 8006452:	011b      	lsls	r3, r3, #4
 8006454:	f1bc 0f03 	cmp.w	ip, #3
 8006458:	4419      	add	r1, r3
 800645a:	4403      	add	r3, r0
 800645c:	d923      	bls.n	80064a6 <memmove+0xba>
 800645e:	460e      	mov	r6, r1
 8006460:	461d      	mov	r5, r3
 8006462:	4664      	mov	r4, ip
 8006464:	f856 7b04 	ldr.w	r7, [r6], #4
 8006468:	3c04      	subs	r4, #4
 800646a:	2c03      	cmp	r4, #3
 800646c:	f845 7b04 	str.w	r7, [r5], #4
 8006470:	d8f8      	bhi.n	8006464 <memmove+0x78>
 8006472:	f1ac 0404 	sub.w	r4, ip, #4
 8006476:	f024 0403 	bic.w	r4, r4, #3
 800647a:	3404      	adds	r4, #4
 800647c:	f002 0203 	and.w	r2, r2, #3
 8006480:	4423      	add	r3, r4
 8006482:	4421      	add	r1, r4
 8006484:	2a00      	cmp	r2, #0
 8006486:	d0c3      	beq.n	8006410 <memmove+0x24>
 8006488:	441a      	add	r2, r3
 800648a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800648e:	f803 4b01 	strb.w	r4, [r3], #1
 8006492:	4293      	cmp	r3, r2
 8006494:	d1f9      	bne.n	800648a <memmove+0x9e>
 8006496:	bcf0      	pop	{r4, r5, r6, r7}
 8006498:	4770      	bx	lr
 800649a:	4603      	mov	r3, r0
 800649c:	2a00      	cmp	r2, #0
 800649e:	d1f3      	bne.n	8006488 <memmove+0x9c>
 80064a0:	e7b6      	b.n	8006410 <memmove+0x24>
 80064a2:	4603      	mov	r3, r0
 80064a4:	e7f0      	b.n	8006488 <memmove+0x9c>
 80064a6:	4662      	mov	r2, ip
 80064a8:	2a00      	cmp	r2, #0
 80064aa:	d1ed      	bne.n	8006488 <memmove+0x9c>
 80064ac:	e7b0      	b.n	8006410 <memmove+0x24>
 80064ae:	bf00      	nop

080064b0 <__malloc_lock>:
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop

080064b4 <__malloc_unlock>:
 80064b4:	4770      	bx	lr
 80064b6:	bf00      	nop

080064b8 <_putc_r>:
 80064b8:	b570      	push	{r4, r5, r6, lr}
 80064ba:	460d      	mov	r5, r1
 80064bc:	4614      	mov	r4, r2
 80064be:	4606      	mov	r6, r0
 80064c0:	b108      	cbz	r0, 80064c6 <_putc_r+0xe>
 80064c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80064c4:	b1d3      	cbz	r3, 80064fc <_putc_r+0x44>
 80064c6:	68a3      	ldr	r3, [r4, #8]
 80064c8:	3b01      	subs	r3, #1
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	60a3      	str	r3, [r4, #8]
 80064ce:	db06      	blt.n	80064de <_putc_r+0x26>
 80064d0:	6823      	ldr	r3, [r4, #0]
 80064d2:	701d      	strb	r5, [r3, #0]
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	1c5a      	adds	r2, r3, #1
 80064d8:	6022      	str	r2, [r4, #0]
 80064da:	7818      	ldrb	r0, [r3, #0]
 80064dc:	bd70      	pop	{r4, r5, r6, pc}
 80064de:	69a2      	ldr	r2, [r4, #24]
 80064e0:	4293      	cmp	r3, r2
 80064e2:	db0e      	blt.n	8006502 <_putc_r+0x4a>
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	701d      	strb	r5, [r3, #0]
 80064e8:	6823      	ldr	r3, [r4, #0]
 80064ea:	7819      	ldrb	r1, [r3, #0]
 80064ec:	290a      	cmp	r1, #10
 80064ee:	d1f2      	bne.n	80064d6 <_putc_r+0x1e>
 80064f0:	4630      	mov	r0, r6
 80064f2:	4622      	mov	r2, r4
 80064f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80064f8:	f000 ba3c 	b.w	8006974 <__swbuf_r>
 80064fc:	f7ff f924 	bl	8005748 <__sinit>
 8006500:	e7e1      	b.n	80064c6 <_putc_r+0xe>
 8006502:	4630      	mov	r0, r6
 8006504:	4629      	mov	r1, r5
 8006506:	4622      	mov	r2, r4
 8006508:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800650c:	f000 ba32 	b.w	8006974 <__swbuf_r>

08006510 <_realloc_r>:
 8006510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006514:	460c      	mov	r4, r1
 8006516:	b083      	sub	sp, #12
 8006518:	4690      	mov	r8, r2
 800651a:	4681      	mov	r9, r0
 800651c:	2900      	cmp	r1, #0
 800651e:	f000 8124 	beq.w	800676a <_realloc_r+0x25a>
 8006522:	f7ff ffc5 	bl	80064b0 <__malloc_lock>
 8006526:	f108 060b 	add.w	r6, r8, #11
 800652a:	2e16      	cmp	r6, #22
 800652c:	bf8c      	ite	hi
 800652e:	f026 0607 	bichi.w	r6, r6, #7
 8006532:	2210      	movls	r2, #16
 8006534:	f854 cc04 	ldr.w	ip, [r4, #-4]
 8006538:	bf8d      	iteet	hi
 800653a:	0ff3      	lsrhi	r3, r6, #31
 800653c:	4616      	movls	r6, r2
 800653e:	2300      	movls	r3, #0
 8006540:	4632      	movhi	r2, r6
 8006542:	4546      	cmp	r6, r8
 8006544:	bf38      	it	cc
 8006546:	f043 0301 	orrcc.w	r3, r3, #1
 800654a:	f02c 0503 	bic.w	r5, ip, #3
 800654e:	f1a4 0708 	sub.w	r7, r4, #8
 8006552:	2b00      	cmp	r3, #0
 8006554:	f040 810f 	bne.w	8006776 <_realloc_r+0x266>
 8006558:	4295      	cmp	r5, r2
 800655a:	db15      	blt.n	8006588 <_realloc_r+0x78>
 800655c:	4660      	mov	r0, ip
 800655e:	1bab      	subs	r3, r5, r6
 8006560:	2b0f      	cmp	r3, #15
 8006562:	f000 0c01 	and.w	ip, r0, #1
 8006566:	f200 80c6 	bhi.w	80066f6 <_realloc_r+0x1e6>
 800656a:	ea4c 0305 	orr.w	r3, ip, r5
 800656e:	443d      	add	r5, r7
 8006570:	607b      	str	r3, [r7, #4]
 8006572:	686b      	ldr	r3, [r5, #4]
 8006574:	f043 0301 	orr.w	r3, r3, #1
 8006578:	606b      	str	r3, [r5, #4]
 800657a:	4648      	mov	r0, r9
 800657c:	f7ff ff9a 	bl	80064b4 <__malloc_unlock>
 8006580:	4620      	mov	r0, r4
 8006582:	b003      	add	sp, #12
 8006584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006588:	f240 6a3c 	movw	sl, #1596	; 0x63c
 800658c:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8006590:	1979      	adds	r1, r7, r5
 8006592:	f8da 0008 	ldr.w	r0, [sl, #8]
 8006596:	4288      	cmp	r0, r1
 8006598:	f000 80f2 	beq.w	8006780 <_realloc_r+0x270>
 800659c:	f8d1 e004 	ldr.w	lr, [r1, #4]
 80065a0:	f02e 0b01 	bic.w	fp, lr, #1
 80065a4:	448b      	add	fp, r1
 80065a6:	f8db b004 	ldr.w	fp, [fp, #4]
 80065aa:	f01b 0f01 	tst.w	fp, #1
 80065ae:	bf1c      	itt	ne
 80065b0:	469e      	movne	lr, r3
 80065b2:	4671      	movne	r1, lr
 80065b4:	d054      	beq.n	8006660 <_realloc_r+0x150>
 80065b6:	f01c 0f01 	tst.w	ip, #1
 80065ba:	f040 80ad 	bne.w	8006718 <_realloc_r+0x208>
 80065be:	f854 3c08 	ldr.w	r3, [r4, #-8]
 80065c2:	ebc3 0b07 	rsb	fp, r3, r7
 80065c6:	f8db 3004 	ldr.w	r3, [fp, #4]
 80065ca:	f023 0303 	bic.w	r3, r3, #3
 80065ce:	442b      	add	r3, r5
 80065d0:	2900      	cmp	r1, #0
 80065d2:	d052      	beq.n	800667a <_realloc_r+0x16a>
 80065d4:	4281      	cmp	r1, r0
 80065d6:	f000 811f 	beq.w	8006818 <_realloc_r+0x308>
 80065da:	449e      	add	lr, r3
 80065dc:	4596      	cmp	lr, r2
 80065de:	db4c      	blt.n	800667a <_realloc_r+0x16a>
 80065e0:	68cb      	ldr	r3, [r1, #12]
 80065e2:	688a      	ldr	r2, [r1, #8]
 80065e4:	465f      	mov	r7, fp
 80065e6:	60d3      	str	r3, [r2, #12]
 80065e8:	609a      	str	r2, [r3, #8]
 80065ea:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80065ee:	f8db 300c 	ldr.w	r3, [fp, #12]
 80065f2:	1f2a      	subs	r2, r5, #4
 80065f4:	2a24      	cmp	r2, #36	; 0x24
 80065f6:	60cb      	str	r3, [r1, #12]
 80065f8:	6099      	str	r1, [r3, #8]
 80065fa:	f200 8165 	bhi.w	80068c8 <_realloc_r+0x3b8>
 80065fe:	2a13      	cmp	r2, #19
 8006600:	bf98      	it	ls
 8006602:	463b      	movls	r3, r7
 8006604:	d920      	bls.n	8006648 <_realloc_r+0x138>
 8006606:	6823      	ldr	r3, [r4, #0]
 8006608:	f8cb 3008 	str.w	r3, [fp, #8]
 800660c:	6863      	ldr	r3, [r4, #4]
 800660e:	2a1b      	cmp	r2, #27
 8006610:	f8cb 300c 	str.w	r3, [fp, #12]
 8006614:	bf9c      	itt	ls
 8006616:	3408      	addls	r4, #8
 8006618:	f10b 0310 	addls.w	r3, fp, #16
 800661c:	d914      	bls.n	8006648 <_realloc_r+0x138>
 800661e:	68a3      	ldr	r3, [r4, #8]
 8006620:	f8cb 3010 	str.w	r3, [fp, #16]
 8006624:	68e3      	ldr	r3, [r4, #12]
 8006626:	2a24      	cmp	r2, #36	; 0x24
 8006628:	f8cb 3014 	str.w	r3, [fp, #20]
 800662c:	bf03      	ittte	eq
 800662e:	6923      	ldreq	r3, [r4, #16]
 8006630:	f8cb 3018 	streq.w	r3, [fp, #24]
 8006634:	6962      	ldreq	r2, [r4, #20]
 8006636:	3410      	addne	r4, #16
 8006638:	bf11      	iteee	ne
 800663a:	f10b 0318 	addne.w	r3, fp, #24
 800663e:	f10b 0320 	addeq.w	r3, fp, #32
 8006642:	f8cb 201c 	streq.w	r2, [fp, #28]
 8006646:	3418      	addeq	r4, #24
 8006648:	6822      	ldr	r2, [r4, #0]
 800664a:	601a      	str	r2, [r3, #0]
 800664c:	6862      	ldr	r2, [r4, #4]
 800664e:	605a      	str	r2, [r3, #4]
 8006650:	68a2      	ldr	r2, [r4, #8]
 8006652:	609a      	str	r2, [r3, #8]
 8006654:	463c      	mov	r4, r7
 8006656:	4675      	mov	r5, lr
 8006658:	f8db 0004 	ldr.w	r0, [fp, #4]
 800665c:	465f      	mov	r7, fp
 800665e:	e77e      	b.n	800655e <_realloc_r+0x4e>
 8006660:	f02e 0e03 	bic.w	lr, lr, #3
 8006664:	eb0e 0305 	add.w	r3, lr, r5
 8006668:	4293      	cmp	r3, r2
 800666a:	dba4      	blt.n	80065b6 <_realloc_r+0xa6>
 800666c:	68ca      	ldr	r2, [r1, #12]
 800666e:	6889      	ldr	r1, [r1, #8]
 8006670:	4660      	mov	r0, ip
 8006672:	60ca      	str	r2, [r1, #12]
 8006674:	461d      	mov	r5, r3
 8006676:	6091      	str	r1, [r2, #8]
 8006678:	e771      	b.n	800655e <_realloc_r+0x4e>
 800667a:	4293      	cmp	r3, r2
 800667c:	db4c      	blt.n	8006718 <_realloc_r+0x208>
 800667e:	465f      	mov	r7, fp
 8006680:	f8db 100c 	ldr.w	r1, [fp, #12]
 8006684:	f857 0f08 	ldr.w	r0, [r7, #8]!
 8006688:	1f2a      	subs	r2, r5, #4
 800668a:	2a24      	cmp	r2, #36	; 0x24
 800668c:	60c1      	str	r1, [r0, #12]
 800668e:	6088      	str	r0, [r1, #8]
 8006690:	f200 80b4 	bhi.w	80067fc <_realloc_r+0x2ec>
 8006694:	2a13      	cmp	r2, #19
 8006696:	bf98      	it	ls
 8006698:	463a      	movls	r2, r7
 800669a:	d920      	bls.n	80066de <_realloc_r+0x1ce>
 800669c:	6821      	ldr	r1, [r4, #0]
 800669e:	f8cb 1008 	str.w	r1, [fp, #8]
 80066a2:	6861      	ldr	r1, [r4, #4]
 80066a4:	2a1b      	cmp	r2, #27
 80066a6:	f8cb 100c 	str.w	r1, [fp, #12]
 80066aa:	bf9c      	itt	ls
 80066ac:	3408      	addls	r4, #8
 80066ae:	f10b 0210 	addls.w	r2, fp, #16
 80066b2:	d914      	bls.n	80066de <_realloc_r+0x1ce>
 80066b4:	68a1      	ldr	r1, [r4, #8]
 80066b6:	f8cb 1010 	str.w	r1, [fp, #16]
 80066ba:	68e1      	ldr	r1, [r4, #12]
 80066bc:	2a24      	cmp	r2, #36	; 0x24
 80066be:	f8cb 1014 	str.w	r1, [fp, #20]
 80066c2:	bf03      	ittte	eq
 80066c4:	6922      	ldreq	r2, [r4, #16]
 80066c6:	f8cb 2018 	streq.w	r2, [fp, #24]
 80066ca:	6961      	ldreq	r1, [r4, #20]
 80066cc:	3410      	addne	r4, #16
 80066ce:	bf11      	iteee	ne
 80066d0:	f10b 0218 	addne.w	r2, fp, #24
 80066d4:	f10b 0220 	addeq.w	r2, fp, #32
 80066d8:	f8cb 101c 	streq.w	r1, [fp, #28]
 80066dc:	3418      	addeq	r4, #24
 80066de:	6821      	ldr	r1, [r4, #0]
 80066e0:	6011      	str	r1, [r2, #0]
 80066e2:	6861      	ldr	r1, [r4, #4]
 80066e4:	6051      	str	r1, [r2, #4]
 80066e6:	68a1      	ldr	r1, [r4, #8]
 80066e8:	6091      	str	r1, [r2, #8]
 80066ea:	463c      	mov	r4, r7
 80066ec:	461d      	mov	r5, r3
 80066ee:	f8db 0004 	ldr.w	r0, [fp, #4]
 80066f2:	465f      	mov	r7, fp
 80066f4:	e733      	b.n	800655e <_realloc_r+0x4e>
 80066f6:	19b9      	adds	r1, r7, r6
 80066f8:	f043 0201 	orr.w	r2, r3, #1
 80066fc:	ea4c 0606 	orr.w	r6, ip, r6
 8006700:	440b      	add	r3, r1
 8006702:	607e      	str	r6, [r7, #4]
 8006704:	604a      	str	r2, [r1, #4]
 8006706:	685a      	ldr	r2, [r3, #4]
 8006708:	f042 0201 	orr.w	r2, r2, #1
 800670c:	3108      	adds	r1, #8
 800670e:	605a      	str	r2, [r3, #4]
 8006710:	4648      	mov	r0, r9
 8006712:	f7ff f8eb 	bl	80058ec <_free_r>
 8006716:	e730      	b.n	800657a <_realloc_r+0x6a>
 8006718:	4641      	mov	r1, r8
 800671a:	4648      	mov	r0, r9
 800671c:	f7ff fb6c 	bl	8005df8 <_malloc_r>
 8006720:	4680      	mov	r8, r0
 8006722:	b1d8      	cbz	r0, 800675c <_realloc_r+0x24c>
 8006724:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006728:	f023 0201 	bic.w	r2, r3, #1
 800672c:	443a      	add	r2, r7
 800672e:	f1a0 0108 	sub.w	r1, r0, #8
 8006732:	4291      	cmp	r1, r2
 8006734:	f000 80c1 	beq.w	80068ba <_realloc_r+0x3aa>
 8006738:	1f2a      	subs	r2, r5, #4
 800673a:	2a24      	cmp	r2, #36	; 0x24
 800673c:	d868      	bhi.n	8006810 <_realloc_r+0x300>
 800673e:	2a13      	cmp	r2, #19
 8006740:	bf9c      	itt	ls
 8006742:	4603      	movls	r3, r0
 8006744:	4622      	movls	r2, r4
 8006746:	d83a      	bhi.n	80067be <_realloc_r+0x2ae>
 8006748:	6811      	ldr	r1, [r2, #0]
 800674a:	6019      	str	r1, [r3, #0]
 800674c:	6851      	ldr	r1, [r2, #4]
 800674e:	6059      	str	r1, [r3, #4]
 8006750:	6892      	ldr	r2, [r2, #8]
 8006752:	609a      	str	r2, [r3, #8]
 8006754:	4621      	mov	r1, r4
 8006756:	4648      	mov	r0, r9
 8006758:	f7ff f8c8 	bl	80058ec <_free_r>
 800675c:	4648      	mov	r0, r9
 800675e:	f7ff fea9 	bl	80064b4 <__malloc_unlock>
 8006762:	4640      	mov	r0, r8
 8006764:	b003      	add	sp, #12
 8006766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800676a:	4611      	mov	r1, r2
 800676c:	b003      	add	sp, #12
 800676e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006772:	f7ff bb41 	b.w	8005df8 <_malloc_r>
 8006776:	230c      	movs	r3, #12
 8006778:	f8c9 3000 	str.w	r3, [r9]
 800677c:	2000      	movs	r0, #0
 800677e:	e700      	b.n	8006582 <_realloc_r+0x72>
 8006780:	6843      	ldr	r3, [r0, #4]
 8006782:	f023 0e03 	bic.w	lr, r3, #3
 8006786:	f106 0110 	add.w	r1, r6, #16
 800678a:	eb0e 0305 	add.w	r3, lr, r5
 800678e:	428b      	cmp	r3, r1
 8006790:	bfb8      	it	lt
 8006792:	4601      	movlt	r1, r0
 8006794:	f6ff af0f 	blt.w	80065b6 <_realloc_r+0xa6>
 8006798:	4437      	add	r7, r6
 800679a:	1b9b      	subs	r3, r3, r6
 800679c:	f043 0301 	orr.w	r3, r3, #1
 80067a0:	f8ca 7008 	str.w	r7, [sl, #8]
 80067a4:	607b      	str	r3, [r7, #4]
 80067a6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80067aa:	f003 0301 	and.w	r3, r3, #1
 80067ae:	431e      	orrs	r6, r3
 80067b0:	4648      	mov	r0, r9
 80067b2:	f844 6c04 	str.w	r6, [r4, #-4]
 80067b6:	f7ff fe7d 	bl	80064b4 <__malloc_unlock>
 80067ba:	4620      	mov	r0, r4
 80067bc:	e6e1      	b.n	8006582 <_realloc_r+0x72>
 80067be:	6823      	ldr	r3, [r4, #0]
 80067c0:	6003      	str	r3, [r0, #0]
 80067c2:	6863      	ldr	r3, [r4, #4]
 80067c4:	2a1b      	cmp	r2, #27
 80067c6:	6043      	str	r3, [r0, #4]
 80067c8:	bf9c      	itt	ls
 80067ca:	f104 0208 	addls.w	r2, r4, #8
 80067ce:	f100 0308 	addls.w	r3, r0, #8
 80067d2:	d9b9      	bls.n	8006748 <_realloc_r+0x238>
 80067d4:	68a3      	ldr	r3, [r4, #8]
 80067d6:	6083      	str	r3, [r0, #8]
 80067d8:	68e3      	ldr	r3, [r4, #12]
 80067da:	2a24      	cmp	r2, #36	; 0x24
 80067dc:	60c3      	str	r3, [r0, #12]
 80067de:	bf03      	ittte	eq
 80067e0:	6923      	ldreq	r3, [r4, #16]
 80067e2:	6103      	streq	r3, [r0, #16]
 80067e4:	6962      	ldreq	r2, [r4, #20]
 80067e6:	f100 0310 	addne.w	r3, r0, #16
 80067ea:	bf09      	itett	eq
 80067ec:	6142      	streq	r2, [r0, #20]
 80067ee:	f104 0210 	addne.w	r2, r4, #16
 80067f2:	f100 0318 	addeq.w	r3, r0, #24
 80067f6:	f104 0218 	addeq.w	r2, r4, #24
 80067fa:	e7a5      	b.n	8006748 <_realloc_r+0x238>
 80067fc:	4621      	mov	r1, r4
 80067fe:	4638      	mov	r0, r7
 8006800:	461d      	mov	r5, r3
 8006802:	463c      	mov	r4, r7
 8006804:	f7ff fdf2 	bl	80063ec <memmove>
 8006808:	465f      	mov	r7, fp
 800680a:	f8db 0004 	ldr.w	r0, [fp, #4]
 800680e:	e6a6      	b.n	800655e <_realloc_r+0x4e>
 8006810:	4621      	mov	r1, r4
 8006812:	f7ff fdeb 	bl	80063ec <memmove>
 8006816:	e79d      	b.n	8006754 <_realloc_r+0x244>
 8006818:	eb0e 0c03 	add.w	ip, lr, r3
 800681c:	f106 0110 	add.w	r1, r6, #16
 8006820:	458c      	cmp	ip, r1
 8006822:	f6ff af2a 	blt.w	800667a <_realloc_r+0x16a>
 8006826:	465f      	mov	r7, fp
 8006828:	f8db 300c 	ldr.w	r3, [fp, #12]
 800682c:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8006830:	1f2a      	subs	r2, r5, #4
 8006832:	2a24      	cmp	r2, #36	; 0x24
 8006834:	60cb      	str	r3, [r1, #12]
 8006836:	6099      	str	r1, [r3, #8]
 8006838:	d850      	bhi.n	80068dc <_realloc_r+0x3cc>
 800683a:	2a13      	cmp	r2, #19
 800683c:	bf98      	it	ls
 800683e:	463b      	movls	r3, r7
 8006840:	d920      	bls.n	8006884 <_realloc_r+0x374>
 8006842:	6823      	ldr	r3, [r4, #0]
 8006844:	f8cb 3008 	str.w	r3, [fp, #8]
 8006848:	6863      	ldr	r3, [r4, #4]
 800684a:	2a1b      	cmp	r2, #27
 800684c:	f8cb 300c 	str.w	r3, [fp, #12]
 8006850:	bf9c      	itt	ls
 8006852:	3408      	addls	r4, #8
 8006854:	f10b 0310 	addls.w	r3, fp, #16
 8006858:	d914      	bls.n	8006884 <_realloc_r+0x374>
 800685a:	68a3      	ldr	r3, [r4, #8]
 800685c:	f8cb 3010 	str.w	r3, [fp, #16]
 8006860:	68e3      	ldr	r3, [r4, #12]
 8006862:	2a24      	cmp	r2, #36	; 0x24
 8006864:	f8cb 3014 	str.w	r3, [fp, #20]
 8006868:	bf03      	ittte	eq
 800686a:	6923      	ldreq	r3, [r4, #16]
 800686c:	f8cb 3018 	streq.w	r3, [fp, #24]
 8006870:	6962      	ldreq	r2, [r4, #20]
 8006872:	3410      	addne	r4, #16
 8006874:	bf11      	iteee	ne
 8006876:	f10b 0318 	addne.w	r3, fp, #24
 800687a:	f10b 0320 	addeq.w	r3, fp, #32
 800687e:	f8cb 201c 	streq.w	r2, [fp, #28]
 8006882:	3418      	addeq	r4, #24
 8006884:	6822      	ldr	r2, [r4, #0]
 8006886:	601a      	str	r2, [r3, #0]
 8006888:	6862      	ldr	r2, [r4, #4]
 800688a:	605a      	str	r2, [r3, #4]
 800688c:	68a2      	ldr	r2, [r4, #8]
 800688e:	609a      	str	r2, [r3, #8]
 8006890:	eb0b 0306 	add.w	r3, fp, r6
 8006894:	ebc6 020c 	rsb	r2, r6, ip
 8006898:	f042 0201 	orr.w	r2, r2, #1
 800689c:	f8ca 3008 	str.w	r3, [sl, #8]
 80068a0:	605a      	str	r2, [r3, #4]
 80068a2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80068a6:	f003 0301 	and.w	r3, r3, #1
 80068aa:	431e      	orrs	r6, r3
 80068ac:	4648      	mov	r0, r9
 80068ae:	f8cb 6004 	str.w	r6, [fp, #4]
 80068b2:	f7ff fdff 	bl	80064b4 <__malloc_unlock>
 80068b6:	4638      	mov	r0, r7
 80068b8:	e663      	b.n	8006582 <_realloc_r+0x72>
 80068ba:	f850 2c04 	ldr.w	r2, [r0, #-4]
 80068be:	f022 0203 	bic.w	r2, r2, #3
 80068c2:	4415      	add	r5, r2
 80068c4:	4618      	mov	r0, r3
 80068c6:	e64a      	b.n	800655e <_realloc_r+0x4e>
 80068c8:	4621      	mov	r1, r4
 80068ca:	4638      	mov	r0, r7
 80068cc:	4675      	mov	r5, lr
 80068ce:	463c      	mov	r4, r7
 80068d0:	f7ff fd8c 	bl	80063ec <memmove>
 80068d4:	465f      	mov	r7, fp
 80068d6:	f8db 0004 	ldr.w	r0, [fp, #4]
 80068da:	e640      	b.n	800655e <_realloc_r+0x4e>
 80068dc:	4621      	mov	r1, r4
 80068de:	4638      	mov	r0, r7
 80068e0:	f8cd c004 	str.w	ip, [sp, #4]
 80068e4:	f7ff fd82 	bl	80063ec <memmove>
 80068e8:	f8dd c004 	ldr.w	ip, [sp, #4]
 80068ec:	e7d0      	b.n	8006890 <_realloc_r+0x380>
 80068ee:	bf00      	nop

080068f0 <__sread>:
 80068f0:	b510      	push	{r4, lr}
 80068f2:	460c      	mov	r4, r1
 80068f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068f8:	f7fa f90e 	bl	8000b18 <_read_r>
 80068fc:	2800      	cmp	r0, #0
 80068fe:	bfab      	itete	ge
 8006900:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8006902:	89a3      	ldrhlt	r3, [r4, #12]
 8006904:	181b      	addge	r3, r3, r0
 8006906:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800690a:	bfac      	ite	ge
 800690c:	6523      	strge	r3, [r4, #80]	; 0x50
 800690e:	81a3      	strhlt	r3, [r4, #12]
 8006910:	bd10      	pop	{r4, pc}
 8006912:	bf00      	nop

08006914 <__swrite>:
 8006914:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006918:	460c      	mov	r4, r1
 800691a:	8989      	ldrh	r1, [r1, #12]
 800691c:	461d      	mov	r5, r3
 800691e:	05cb      	lsls	r3, r1, #23
 8006920:	4616      	mov	r6, r2
 8006922:	4607      	mov	r7, r0
 8006924:	d506      	bpl.n	8006934 <__swrite+0x20>
 8006926:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800692a:	2200      	movs	r2, #0
 800692c:	2302      	movs	r3, #2
 800692e:	f7fa f827 	bl	8000980 <_lseek_r>
 8006932:	89a1      	ldrh	r1, [r4, #12]
 8006934:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 8006938:	81a1      	strh	r1, [r4, #12]
 800693a:	4638      	mov	r0, r7
 800693c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006940:	4632      	mov	r2, r6
 8006942:	462b      	mov	r3, r5
 8006944:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006948:	f7fa b976 	b.w	8000c38 <_write_r>

0800694c <__sseek>:
 800694c:	b510      	push	{r4, lr}
 800694e:	460c      	mov	r4, r1
 8006950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006954:	f7fa f814 	bl	8000980 <_lseek_r>
 8006958:	89a3      	ldrh	r3, [r4, #12]
 800695a:	1c42      	adds	r2, r0, #1
 800695c:	bf0e      	itee	eq
 800695e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006962:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006966:	6520      	strne	r0, [r4, #80]	; 0x50
 8006968:	81a3      	strh	r3, [r4, #12]
 800696a:	bd10      	pop	{r4, pc}

0800696c <__sclose>:
 800696c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006970:	f7f9 bffc 	b.w	800096c <_close_r>

08006974 <__swbuf_r>:
 8006974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006976:	460d      	mov	r5, r1
 8006978:	4614      	mov	r4, r2
 800697a:	4607      	mov	r7, r0
 800697c:	b110      	cbz	r0, 8006984 <__swbuf_r+0x10>
 800697e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006980:	2b00      	cmp	r3, #0
 8006982:	d046      	beq.n	8006a12 <__swbuf_r+0x9e>
 8006984:	89a2      	ldrh	r2, [r4, #12]
 8006986:	69a0      	ldr	r0, [r4, #24]
 8006988:	b293      	uxth	r3, r2
 800698a:	60a0      	str	r0, [r4, #8]
 800698c:	0718      	lsls	r0, r3, #28
 800698e:	d52d      	bpl.n	80069ec <__swbuf_r+0x78>
 8006990:	6926      	ldr	r6, [r4, #16]
 8006992:	2e00      	cmp	r6, #0
 8006994:	d02a      	beq.n	80069ec <__swbuf_r+0x78>
 8006996:	0499      	lsls	r1, r3, #18
 8006998:	bf5f      	itttt	pl
 800699a:	6e63      	ldrpl	r3, [r4, #100]	; 0x64
 800699c:	f423 5300 	bicpl.w	r3, r3, #8192	; 0x2000
 80069a0:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80069a4:	6663      	strpl	r3, [r4, #100]	; 0x64
 80069a6:	6823      	ldr	r3, [r4, #0]
 80069a8:	bf58      	it	pl
 80069aa:	81a2      	strhpl	r2, [r4, #12]
 80069ac:	6962      	ldr	r2, [r4, #20]
 80069ae:	1b9e      	subs	r6, r3, r6
 80069b0:	4296      	cmp	r6, r2
 80069b2:	b2ed      	uxtb	r5, r5
 80069b4:	bfb8      	it	lt
 80069b6:	3601      	addlt	r6, #1
 80069b8:	da22      	bge.n	8006a00 <__swbuf_r+0x8c>
 80069ba:	68a2      	ldr	r2, [r4, #8]
 80069bc:	1c59      	adds	r1, r3, #1
 80069be:	3a01      	subs	r2, #1
 80069c0:	60a2      	str	r2, [r4, #8]
 80069c2:	6021      	str	r1, [r4, #0]
 80069c4:	701d      	strb	r5, [r3, #0]
 80069c6:	6963      	ldr	r3, [r4, #20]
 80069c8:	42b3      	cmp	r3, r6
 80069ca:	d006      	beq.n	80069da <__swbuf_r+0x66>
 80069cc:	89a3      	ldrh	r3, [r4, #12]
 80069ce:	07db      	lsls	r3, r3, #31
 80069d0:	d501      	bpl.n	80069d6 <__swbuf_r+0x62>
 80069d2:	2d0a      	cmp	r5, #10
 80069d4:	d001      	beq.n	80069da <__swbuf_r+0x66>
 80069d6:	4628      	mov	r0, r5
 80069d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069da:	4638      	mov	r0, r7
 80069dc:	4621      	mov	r1, r4
 80069de:	f7fe fe97 	bl	8005710 <_fflush_r>
 80069e2:	2800      	cmp	r0, #0
 80069e4:	d0f7      	beq.n	80069d6 <__swbuf_r+0x62>
 80069e6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80069ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069ec:	4638      	mov	r0, r7
 80069ee:	4621      	mov	r1, r4
 80069f0:	f000 f812 	bl	8006a18 <__swsetup_r>
 80069f4:	2800      	cmp	r0, #0
 80069f6:	d1f6      	bne.n	80069e6 <__swbuf_r+0x72>
 80069f8:	89a2      	ldrh	r2, [r4, #12]
 80069fa:	6926      	ldr	r6, [r4, #16]
 80069fc:	b293      	uxth	r3, r2
 80069fe:	e7ca      	b.n	8006996 <__swbuf_r+0x22>
 8006a00:	4638      	mov	r0, r7
 8006a02:	4621      	mov	r1, r4
 8006a04:	f7fe fe84 	bl	8005710 <_fflush_r>
 8006a08:	2800      	cmp	r0, #0
 8006a0a:	d1ec      	bne.n	80069e6 <__swbuf_r+0x72>
 8006a0c:	6823      	ldr	r3, [r4, #0]
 8006a0e:	2601      	movs	r6, #1
 8006a10:	e7d3      	b.n	80069ba <__swbuf_r+0x46>
 8006a12:	f7fe fe99 	bl	8005748 <__sinit>
 8006a16:	e7b5      	b.n	8006984 <__swbuf_r+0x10>

08006a18 <__swsetup_r>:
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	f240 6338 	movw	r3, #1592	; 0x638
 8006a1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006a22:	4605      	mov	r5, r0
 8006a24:	6818      	ldr	r0, [r3, #0]
 8006a26:	460c      	mov	r4, r1
 8006a28:	b110      	cbz	r0, 8006a30 <__swsetup_r+0x18>
 8006a2a:	6b82      	ldr	r2, [r0, #56]	; 0x38
 8006a2c:	2a00      	cmp	r2, #0
 8006a2e:	d036      	beq.n	8006a9e <__swsetup_r+0x86>
 8006a30:	89a2      	ldrh	r2, [r4, #12]
 8006a32:	b293      	uxth	r3, r2
 8006a34:	0718      	lsls	r0, r3, #28
 8006a36:	d50c      	bpl.n	8006a52 <__swsetup_r+0x3a>
 8006a38:	6921      	ldr	r1, [r4, #16]
 8006a3a:	b1a9      	cbz	r1, 8006a68 <__swsetup_r+0x50>
 8006a3c:	f013 0201 	ands.w	r2, r3, #1
 8006a40:	d01e      	beq.n	8006a80 <__swsetup_r+0x68>
 8006a42:	6963      	ldr	r3, [r4, #20]
 8006a44:	2200      	movs	r2, #0
 8006a46:	425b      	negs	r3, r3
 8006a48:	61a3      	str	r3, [r4, #24]
 8006a4a:	60a2      	str	r2, [r4, #8]
 8006a4c:	b1f1      	cbz	r1, 8006a8c <__swsetup_r+0x74>
 8006a4e:	2000      	movs	r0, #0
 8006a50:	bd38      	pop	{r3, r4, r5, pc}
 8006a52:	06d9      	lsls	r1, r3, #27
 8006a54:	d53b      	bpl.n	8006ace <__swsetup_r+0xb6>
 8006a56:	075b      	lsls	r3, r3, #29
 8006a58:	d424      	bmi.n	8006aa4 <__swsetup_r+0x8c>
 8006a5a:	6921      	ldr	r1, [r4, #16]
 8006a5c:	f042 0308 	orr.w	r3, r2, #8
 8006a60:	81a3      	strh	r3, [r4, #12]
 8006a62:	b29b      	uxth	r3, r3
 8006a64:	2900      	cmp	r1, #0
 8006a66:	d1e9      	bne.n	8006a3c <__swsetup_r+0x24>
 8006a68:	f403 7220 	and.w	r2, r3, #640	; 0x280
 8006a6c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8006a70:	d0e4      	beq.n	8006a3c <__swsetup_r+0x24>
 8006a72:	4621      	mov	r1, r4
 8006a74:	4628      	mov	r0, r5
 8006a76:	f000 f87d 	bl	8006b74 <__smakebuf_r>
 8006a7a:	89a3      	ldrh	r3, [r4, #12]
 8006a7c:	6921      	ldr	r1, [r4, #16]
 8006a7e:	e7dd      	b.n	8006a3c <__swsetup_r+0x24>
 8006a80:	0798      	lsls	r0, r3, #30
 8006a82:	bf58      	it	pl
 8006a84:	6962      	ldrpl	r2, [r4, #20]
 8006a86:	60a2      	str	r2, [r4, #8]
 8006a88:	2900      	cmp	r1, #0
 8006a8a:	d1e0      	bne.n	8006a4e <__swsetup_r+0x36>
 8006a8c:	89a3      	ldrh	r3, [r4, #12]
 8006a8e:	061a      	lsls	r2, r3, #24
 8006a90:	d5dd      	bpl.n	8006a4e <__swsetup_r+0x36>
 8006a92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a96:	81a3      	strh	r3, [r4, #12]
 8006a98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a9c:	bd38      	pop	{r3, r4, r5, pc}
 8006a9e:	f7fe fe53 	bl	8005748 <__sinit>
 8006aa2:	e7c5      	b.n	8006a30 <__swsetup_r+0x18>
 8006aa4:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006aa6:	b149      	cbz	r1, 8006abc <__swsetup_r+0xa4>
 8006aa8:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006aac:	4299      	cmp	r1, r3
 8006aae:	d003      	beq.n	8006ab8 <__swsetup_r+0xa0>
 8006ab0:	4628      	mov	r0, r5
 8006ab2:	f7fe ff1b 	bl	80058ec <_free_r>
 8006ab6:	89a2      	ldrh	r2, [r4, #12]
 8006ab8:	2300      	movs	r3, #0
 8006aba:	6323      	str	r3, [r4, #48]	; 0x30
 8006abc:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 8006ac0:	6921      	ldr	r1, [r4, #16]
 8006ac2:	0412      	lsls	r2, r2, #16
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	0c12      	lsrs	r2, r2, #16
 8006ac8:	e884 000a 	stmia.w	r4, {r1, r3}
 8006acc:	e7c6      	b.n	8006a5c <__swsetup_r+0x44>
 8006ace:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ad2:	2309      	movs	r3, #9
 8006ad4:	602b      	str	r3, [r5, #0]
 8006ad6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ada:	81a2      	strh	r2, [r4, #12]
 8006adc:	bd38      	pop	{r3, r4, r5, pc}
 8006ade:	bf00      	nop

08006ae0 <_fclose_r>:
 8006ae0:	b570      	push	{r4, r5, r6, lr}
 8006ae2:	460c      	mov	r4, r1
 8006ae4:	4605      	mov	r5, r0
 8006ae6:	b131      	cbz	r1, 8006af6 <_fclose_r+0x16>
 8006ae8:	b110      	cbz	r0, 8006af0 <_fclose_r+0x10>
 8006aea:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d030      	beq.n	8006b52 <_fclose_r+0x72>
 8006af0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006af4:	b90b      	cbnz	r3, 8006afa <_fclose_r+0x1a>
 8006af6:	2000      	movs	r0, #0
 8006af8:	bd70      	pop	{r4, r5, r6, pc}
 8006afa:	4628      	mov	r0, r5
 8006afc:	4621      	mov	r1, r4
 8006afe:	f7fe fe07 	bl	8005710 <_fflush_r>
 8006b02:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006b04:	4606      	mov	r6, r0
 8006b06:	b13b      	cbz	r3, 8006b18 <_fclose_r+0x38>
 8006b08:	4628      	mov	r0, r5
 8006b0a:	69e1      	ldr	r1, [r4, #28]
 8006b0c:	4798      	blx	r3
 8006b0e:	ea36 0620 	bics.w	r6, r6, r0, asr #32
 8006b12:	bf28      	it	cs
 8006b14:	f04f 36ff 	movcs.w	r6, #4294967295	; 0xffffffff
 8006b18:	89a3      	ldrh	r3, [r4, #12]
 8006b1a:	061b      	lsls	r3, r3, #24
 8006b1c:	d41c      	bmi.n	8006b58 <_fclose_r+0x78>
 8006b1e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006b20:	b141      	cbz	r1, 8006b34 <_fclose_r+0x54>
 8006b22:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8006b26:	4299      	cmp	r1, r3
 8006b28:	d002      	beq.n	8006b30 <_fclose_r+0x50>
 8006b2a:	4628      	mov	r0, r5
 8006b2c:	f7fe fede 	bl	80058ec <_free_r>
 8006b30:	2300      	movs	r3, #0
 8006b32:	6323      	str	r3, [r4, #48]	; 0x30
 8006b34:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8006b36:	b121      	cbz	r1, 8006b42 <_fclose_r+0x62>
 8006b38:	4628      	mov	r0, r5
 8006b3a:	f7fe fed7 	bl	80058ec <_free_r>
 8006b3e:	2300      	movs	r3, #0
 8006b40:	6463      	str	r3, [r4, #68]	; 0x44
 8006b42:	f7fe fe7d 	bl	8005840 <__sfp_lock_acquire>
 8006b46:	2300      	movs	r3, #0
 8006b48:	81a3      	strh	r3, [r4, #12]
 8006b4a:	f7fe fe7b 	bl	8005844 <__sfp_lock_release>
 8006b4e:	4630      	mov	r0, r6
 8006b50:	bd70      	pop	{r4, r5, r6, pc}
 8006b52:	f7fe fdf9 	bl	8005748 <__sinit>
 8006b56:	e7cb      	b.n	8006af0 <_fclose_r+0x10>
 8006b58:	4628      	mov	r0, r5
 8006b5a:	6921      	ldr	r1, [r4, #16]
 8006b5c:	f7fe fec6 	bl	80058ec <_free_r>
 8006b60:	e7dd      	b.n	8006b1e <_fclose_r+0x3e>
 8006b62:	bf00      	nop

08006b64 <fclose>:
 8006b64:	f240 6338 	movw	r3, #1592	; 0x638
 8006b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8006b6c:	4601      	mov	r1, r0
 8006b6e:	6818      	ldr	r0, [r3, #0]
 8006b70:	f7ff bfb6 	b.w	8006ae0 <_fclose_r>

08006b74 <__smakebuf_r>:
 8006b74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b76:	898b      	ldrh	r3, [r1, #12]
 8006b78:	b29a      	uxth	r2, r3
 8006b7a:	0796      	lsls	r6, r2, #30
 8006b7c:	b091      	sub	sp, #68	; 0x44
 8006b7e:	460c      	mov	r4, r1
 8006b80:	4605      	mov	r5, r0
 8006b82:	d43a      	bmi.n	8006bfa <__smakebuf_r+0x86>
 8006b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b88:	2900      	cmp	r1, #0
 8006b8a:	db17      	blt.n	8006bbc <__smakebuf_r+0x48>
 8006b8c:	aa01      	add	r2, sp, #4
 8006b8e:	f7f9 fef0 	bl	8000972 <_fstat_r>
 8006b92:	2800      	cmp	r0, #0
 8006b94:	db10      	blt.n	8006bb8 <__smakebuf_r+0x44>
 8006b96:	9b02      	ldr	r3, [sp, #8]
 8006b98:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006b9c:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
 8006ba0:	424f      	negs	r7, r1
 8006ba2:	414f      	adcs	r7, r1
 8006ba4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ba8:	d02f      	beq.n	8006c0a <__smakebuf_r+0x96>
 8006baa:	89a3      	ldrh	r3, [r4, #12]
 8006bac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006bb0:	81a3      	strh	r3, [r4, #12]
 8006bb2:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8006bb6:	e00b      	b.n	8006bd0 <__smakebuf_r+0x5c>
 8006bb8:	89a3      	ldrh	r3, [r4, #12]
 8006bba:	b29a      	uxth	r2, r3
 8006bbc:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006bc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006bc4:	81a3      	strh	r3, [r4, #12]
 8006bc6:	bf14      	ite	ne
 8006bc8:	2640      	movne	r6, #64	; 0x40
 8006bca:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 8006bce:	2700      	movs	r7, #0
 8006bd0:	4628      	mov	r0, r5
 8006bd2:	4631      	mov	r1, r6
 8006bd4:	f7ff f910 	bl	8005df8 <_malloc_r>
 8006bd8:	2800      	cmp	r0, #0
 8006bda:	d030      	beq.n	8006c3e <__smakebuf_r+0xca>
 8006bdc:	89a2      	ldrh	r2, [r4, #12]
 8006bde:	f245 733d 	movw	r3, #22333	; 0x573d
 8006be2:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006be6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006bea:	63eb      	str	r3, [r5, #60]	; 0x3c
 8006bec:	6020      	str	r0, [r4, #0]
 8006bee:	6120      	str	r0, [r4, #16]
 8006bf0:	6166      	str	r6, [r4, #20]
 8006bf2:	81a2      	strh	r2, [r4, #12]
 8006bf4:	b9bf      	cbnz	r7, 8006c26 <__smakebuf_r+0xb2>
 8006bf6:	b011      	add	sp, #68	; 0x44
 8006bf8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006bfa:	f101 0343 	add.w	r3, r1, #67	; 0x43
 8006bfe:	2201      	movs	r2, #1
 8006c00:	600b      	str	r3, [r1, #0]
 8006c02:	610b      	str	r3, [r1, #16]
 8006c04:	614a      	str	r2, [r1, #20]
 8006c06:	b011      	add	sp, #68	; 0x44
 8006c08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c0a:	f646 134d 	movw	r3, #26957	; 0x694d
 8006c0e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8006c10:	f6c0 0300 	movt	r3, #2048	; 0x800
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d1c8      	bne.n	8006baa <__smakebuf_r+0x36>
 8006c18:	89a3      	ldrh	r3, [r4, #12]
 8006c1a:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8006c1e:	4333      	orrs	r3, r6
 8006c20:	81a3      	strh	r3, [r4, #12]
 8006c22:	64e6      	str	r6, [r4, #76]	; 0x4c
 8006c24:	e7d4      	b.n	8006bd0 <__smakebuf_r+0x5c>
 8006c26:	4628      	mov	r0, r5
 8006c28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006c2c:	f7f9 fea6 	bl	800097c <_isatty_r>
 8006c30:	2800      	cmp	r0, #0
 8006c32:	d0e0      	beq.n	8006bf6 <__smakebuf_r+0x82>
 8006c34:	89a3      	ldrh	r3, [r4, #12]
 8006c36:	f043 0301 	orr.w	r3, r3, #1
 8006c3a:	81a3      	strh	r3, [r4, #12]
 8006c3c:	e7db      	b.n	8006bf6 <__smakebuf_r+0x82>
 8006c3e:	89a3      	ldrh	r3, [r4, #12]
 8006c40:	059a      	lsls	r2, r3, #22
 8006c42:	d4d8      	bmi.n	8006bf6 <__smakebuf_r+0x82>
 8006c44:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006c48:	f043 0302 	orr.w	r3, r3, #2
 8006c4c:	2101      	movs	r1, #1
 8006c4e:	81a3      	strh	r3, [r4, #12]
 8006c50:	6022      	str	r2, [r4, #0]
 8006c52:	6122      	str	r2, [r4, #16]
 8006c54:	6161      	str	r1, [r4, #20]
 8006c56:	e7ce      	b.n	8006bf6 <__smakebuf_r+0x82>

08006c58 <_init>:
 8006c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c5a:	bf00      	nop
 8006c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c5e:	bc08      	pop	{r3}
 8006c60:	469e      	mov	lr, r3
 8006c62:	4770      	bx	lr

08006c64 <_fini>:
 8006c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c66:	bf00      	nop
 8006c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c6a:	bc08      	pop	{r3}
 8006c6c:	469e      	mov	lr, r3
 8006c6e:	4770      	bx	lr
