Classic Timing Analyzer report for First
Fri May 27 11:16:53 2011
Quartus II 64-Bit Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                  ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From        ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.673 ns                                       ; busin[6]    ; R_32[6]     ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.207 ns                                       ; R_32[29]    ; Data[5]     ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.371 ns                                       ; Busy        ; state.SHIFT ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT ; R_32[7]     ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;             ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                       ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From             ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[20]         ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[12]         ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[4]          ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[30]         ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[22]         ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[14]         ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[6]          ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[31]         ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[23]         ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[15]         ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[7]          ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_i[1]           ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[24]         ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[25]         ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[26]         ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[18]         ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[10]         ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[2]          ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[27]         ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[19]         ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[11]         ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[3]          ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[28]         ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[29]         ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[21]         ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[13]         ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[5]          ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_i[2]           ; clk        ; clk      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_i[0]           ; clk        ; clk      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[16]         ; clk        ; clk      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[8]          ; clk        ; clk      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[0]          ; clk        ; clk      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[17]         ; clk        ; clk      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[9]          ; clk        ; clk      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; R_32[1]          ; clk        ; clk      ; None                        ; None                      ; 1.646 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[20]         ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[12]         ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[4]          ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[30]         ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[22]         ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[14]         ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[6]          ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[31]         ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[23]         ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[15]         ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[7]          ; clk        ; clk      ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_i[1]           ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[24]         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[25]         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[26]         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[18]         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[10]         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[2]          ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[27]         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[19]         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[11]         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[3]          ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[28]         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[29]         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[21]         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[13]         ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[5]          ; clk        ; clk      ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_RS232OUT ; state.W_ND       ; clk        ; clk      ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.LOOP_WRITE ; state.W_ND       ; clk        ; clk      ; None                        ; None                      ; 1.404 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_i[2]           ; clk        ; clk      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_i[0]           ; clk        ; clk      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[16]         ; clk        ; clk      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[8]          ; clk        ; clk      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[0]          ; clk        ; clk      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[17]         ; clk        ; clk      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[9]          ; clk        ; clk      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; R_32[1]          ; clk        ; clk      ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_i[0]           ; state.W_ND       ; clk        ; clk      ; None                        ; None                      ; 1.232 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_i[0]           ; state.W_RS232OUT ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_i[1]           ; state.W_ND       ; clk        ; clk      ; None                        ; None                      ; 1.133 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_i[1]           ; state.W_RS232OUT ; clk        ; clk      ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_i[2]           ; state.W_ND       ; clk        ; clk      ; None                        ; None                      ; 1.078 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[20]         ; R_32[28]         ; clk        ; clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_i[0]           ; R_i[1]           ; clk        ; clk      ; None                        ; None                      ; 1.043 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_i[2]           ; state.W_RS232OUT ; clk        ; clk      ; None                        ; None                      ; 1.042 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; state.LOOP_WRITE ; clk        ; clk      ; None                        ; None                      ; 0.926 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[21]         ; R_32[29]         ; clk        ; clk      ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[15]         ; R_32[23]         ; clk        ; clk      ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[11]         ; R_32[19]         ; clk        ; clk      ; None                        ; None                      ; 0.848 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[8]          ; R_32[16]         ; clk        ; clk      ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_i[0]           ; R_i[2]           ; clk        ; clk      ; None                        ; None                      ; 0.833 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.LOOP_WRITE ; state.W_RS232OUT ; clk        ; clk      ; None                        ; None                      ; 0.807 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_i[1]           ; R_i[2]           ; clk        ; clk      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[16]         ; R_32[24]         ; clk        ; clk      ; None                        ; None                      ; 0.712 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_RS232OUT ; state.SHIFT      ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[19]         ; R_32[27]         ; clk        ; clk      ; None                        ; None                      ; 0.675 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[17]         ; R_32[25]         ; clk        ; clk      ; None                        ; None                      ; 0.672 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[3]          ; R_32[11]         ; clk        ; clk      ; None                        ; None                      ; 0.671 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[18]         ; R_32[26]         ; clk        ; clk      ; None                        ; None                      ; 0.670 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[23]         ; R_32[31]         ; clk        ; clk      ; None                        ; None                      ; 0.665 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.SHIFT      ; state.LOOP_WRITE ; clk        ; clk      ; None                        ; None                      ; 0.551 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[0]          ; R_32[8]          ; clk        ; clk      ; None                        ; None                      ; 0.548 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[1]          ; R_32[9]          ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[12]         ; R_32[20]         ; clk        ; clk      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[9]          ; R_32[17]         ; clk        ; clk      ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[7]          ; R_32[15]         ; clk        ; clk      ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[10]         ; R_32[18]         ; clk        ; clk      ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[6]          ; R_32[14]         ; clk        ; clk      ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[22]         ; R_32[30]         ; clk        ; clk      ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[4]          ; R_32[12]         ; clk        ; clk      ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[13]         ; R_32[21]         ; clk        ; clk      ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[5]          ; R_32[13]         ; clk        ; clk      ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[2]          ; R_32[10]         ; clk        ; clk      ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_32[14]         ; R_32[22]         ; clk        ; clk      ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_i[2]           ; R_i[2]           ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_ND       ; state.W_ND       ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_i[0]           ; R_i[0]           ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; R_i[1]           ; R_i[1]           ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; state.W_RS232OUT ; state.W_RS232OUT ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+-------------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To               ; To Clock ;
+-------+--------------+------------+-------------+------------------+----------+
; N/A   ; None         ; 4.673 ns   ; busin[6]    ; R_32[6]          ; clk      ;
; N/A   ; None         ; 4.058 ns   ; busin[14]   ; R_32[14]         ; clk      ;
; N/A   ; None         ; 3.986 ns   ; busin[24]   ; R_32[24]         ; clk      ;
; N/A   ; None         ; 3.814 ns   ; busin[30]   ; R_32[30]         ; clk      ;
; N/A   ; None         ; 3.782 ns   ; busin[13]   ; R_32[13]         ; clk      ;
; N/A   ; None         ; 3.781 ns   ; busin[31]   ; R_32[31]         ; clk      ;
; N/A   ; None         ; 3.751 ns   ; busin[8]    ; R_32[8]          ; clk      ;
; N/A   ; None         ; 3.700 ns   ; busin[27]   ; R_32[27]         ; clk      ;
; N/A   ; None         ; 3.667 ns   ; busin[18]   ; R_32[18]         ; clk      ;
; N/A   ; None         ; 3.621 ns   ; busin[29]   ; R_32[29]         ; clk      ;
; N/A   ; None         ; 3.597 ns   ; busin[12]   ; R_32[12]         ; clk      ;
; N/A   ; None         ; 3.586 ns   ; busin[10]   ; R_32[10]         ; clk      ;
; N/A   ; None         ; 3.572 ns   ; busin[25]   ; R_32[25]         ; clk      ;
; N/A   ; None         ; 3.565 ns   ; busin[15]   ; R_32[15]         ; clk      ;
; N/A   ; None         ; 3.505 ns   ; busin[11]   ; R_32[11]         ; clk      ;
; N/A   ; None         ; 3.499 ns   ; busin[16]   ; R_32[16]         ; clk      ;
; N/A   ; None         ; 3.490 ns   ; busin[5]    ; R_32[5]          ; clk      ;
; N/A   ; None         ; 3.404 ns   ; busin[9]    ; R_32[9]          ; clk      ;
; N/A   ; None         ; 3.403 ns   ; busin[20]   ; R_32[20]         ; clk      ;
; N/A   ; None         ; 3.329 ns   ; busin[19]   ; R_32[19]         ; clk      ;
; N/A   ; None         ; 3.311 ns   ; busin[17]   ; R_32[17]         ; clk      ;
; N/A   ; None         ; 3.287 ns   ; busin[3]    ; R_32[3]          ; clk      ;
; N/A   ; None         ; 3.286 ns   ; busin[0]    ; R_32[0]          ; clk      ;
; N/A   ; None         ; 3.281 ns   ; busin[26]   ; R_32[26]         ; clk      ;
; N/A   ; None         ; 3.255 ns   ; busin[21]   ; R_32[21]         ; clk      ;
; N/A   ; None         ; 3.212 ns   ; busin[1]    ; R_32[1]          ; clk      ;
; N/A   ; None         ; 3.202 ns   ; busin[28]   ; R_32[28]         ; clk      ;
; N/A   ; None         ; 3.104 ns   ; busin[22]   ; R_32[22]         ; clk      ;
; N/A   ; None         ; 3.046 ns   ; busin[7]    ; R_32[7]          ; clk      ;
; N/A   ; None         ; 2.978 ns   ; busin[4]    ; R_32[4]          ; clk      ;
; N/A   ; None         ; 2.962 ns   ; busin[2]    ; R_32[2]          ; clk      ;
; N/A   ; None         ; 2.958 ns   ; busin[23]   ; R_32[23]         ; clk      ;
; N/A   ; None         ; 0.957 ns   ; busin_valid ; state.W_ND       ; clk      ;
; N/A   ; None         ; 0.682 ns   ; Busy        ; state.W_ND       ; clk      ;
; N/A   ; None         ; 0.253 ns   ; busin_valid ; state.LOOP_WRITE ; clk      ;
; N/A   ; None         ; 0.165 ns   ; Busy        ; state.W_RS232OUT ; clk      ;
; N/A   ; None         ; -0.141 ns  ; Busy        ; state.SHIFT      ; clk      ;
+-------+--------------+------------+-------------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 7.207 ns   ; R_32[29]         ; Data[5]     ; clk        ;
; N/A   ; None         ; 7.108 ns   ; R_32[27]         ; Data[3]     ; clk        ;
; N/A   ; None         ; 7.054 ns   ; R_32[24]         ; Data[0]     ; clk        ;
; N/A   ; None         ; 7.047 ns   ; R_32[31]         ; Data[7]     ; clk        ;
; N/A   ; None         ; 7.040 ns   ; R_32[30]         ; Data[6]     ; clk        ;
; N/A   ; None         ; 7.039 ns   ; state.W_RS232OUT ; Ndata       ; clk        ;
; N/A   ; None         ; 7.026 ns   ; R_32[25]         ; Data[1]     ; clk        ;
; N/A   ; None         ; 6.848 ns   ; state.W_ND       ; busin_eated ; clk        ;
; N/A   ; None         ; 6.751 ns   ; R_32[28]         ; Data[4]     ; clk        ;
; N/A   ; None         ; 6.512 ns   ; R_32[26]         ; Data[2]     ; clk        ;
+-------+--------------+------------+------------------+-------------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+-------------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To               ; To Clock ;
+---------------+-------------+-----------+-------------+------------------+----------+
; N/A           ; None        ; 0.371 ns  ; Busy        ; state.SHIFT      ; clk      ;
; N/A           ; None        ; 0.065 ns  ; Busy        ; state.W_RS232OUT ; clk      ;
; N/A           ; None        ; -0.023 ns ; busin_valid ; state.LOOP_WRITE ; clk      ;
; N/A           ; None        ; -0.452 ns ; Busy        ; state.W_ND       ; clk      ;
; N/A           ; None        ; -0.727 ns ; busin_valid ; state.W_ND       ; clk      ;
; N/A           ; None        ; -2.728 ns ; busin[23]   ; R_32[23]         ; clk      ;
; N/A           ; None        ; -2.732 ns ; busin[2]    ; R_32[2]          ; clk      ;
; N/A           ; None        ; -2.748 ns ; busin[4]    ; R_32[4]          ; clk      ;
; N/A           ; None        ; -2.816 ns ; busin[7]    ; R_32[7]          ; clk      ;
; N/A           ; None        ; -2.874 ns ; busin[22]   ; R_32[22]         ; clk      ;
; N/A           ; None        ; -2.972 ns ; busin[28]   ; R_32[28]         ; clk      ;
; N/A           ; None        ; -2.982 ns ; busin[1]    ; R_32[1]          ; clk      ;
; N/A           ; None        ; -3.025 ns ; busin[21]   ; R_32[21]         ; clk      ;
; N/A           ; None        ; -3.051 ns ; busin[26]   ; R_32[26]         ; clk      ;
; N/A           ; None        ; -3.056 ns ; busin[0]    ; R_32[0]          ; clk      ;
; N/A           ; None        ; -3.057 ns ; busin[3]    ; R_32[3]          ; clk      ;
; N/A           ; None        ; -3.081 ns ; busin[17]   ; R_32[17]         ; clk      ;
; N/A           ; None        ; -3.099 ns ; busin[19]   ; R_32[19]         ; clk      ;
; N/A           ; None        ; -3.173 ns ; busin[20]   ; R_32[20]         ; clk      ;
; N/A           ; None        ; -3.174 ns ; busin[9]    ; R_32[9]          ; clk      ;
; N/A           ; None        ; -3.260 ns ; busin[5]    ; R_32[5]          ; clk      ;
; N/A           ; None        ; -3.269 ns ; busin[16]   ; R_32[16]         ; clk      ;
; N/A           ; None        ; -3.275 ns ; busin[11]   ; R_32[11]         ; clk      ;
; N/A           ; None        ; -3.335 ns ; busin[15]   ; R_32[15]         ; clk      ;
; N/A           ; None        ; -3.342 ns ; busin[25]   ; R_32[25]         ; clk      ;
; N/A           ; None        ; -3.356 ns ; busin[10]   ; R_32[10]         ; clk      ;
; N/A           ; None        ; -3.367 ns ; busin[12]   ; R_32[12]         ; clk      ;
; N/A           ; None        ; -3.391 ns ; busin[29]   ; R_32[29]         ; clk      ;
; N/A           ; None        ; -3.437 ns ; busin[18]   ; R_32[18]         ; clk      ;
; N/A           ; None        ; -3.470 ns ; busin[27]   ; R_32[27]         ; clk      ;
; N/A           ; None        ; -3.521 ns ; busin[8]    ; R_32[8]          ; clk      ;
; N/A           ; None        ; -3.551 ns ; busin[31]   ; R_32[31]         ; clk      ;
; N/A           ; None        ; -3.552 ns ; busin[13]   ; R_32[13]         ; clk      ;
; N/A           ; None        ; -3.584 ns ; busin[30]   ; R_32[30]         ; clk      ;
; N/A           ; None        ; -3.756 ns ; busin[24]   ; R_32[24]         ; clk      ;
; N/A           ; None        ; -3.828 ns ; busin[14]   ; R_32[14]         ; clk      ;
; N/A           ; None        ; -4.443 ns ; busin[6]    ; R_32[6]          ; clk      ;
+---------------+-------------+-----------+-------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Fri May 27 11:16:53 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off First -c First --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "state.SHIFT" and destination register "R_32[20]"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.900 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y50_N27; Fanout = 2; REG Node = 'state.SHIFT'
            Info: 2: + IC(0.323 ns) + CELL(0.420 ns) = 0.743 ns; Loc. = LCCOMB_X19_Y50_N20; Fanout = 35; COMB Node = 'R_32[27]~1'
            Info: 3: + IC(0.497 ns) + CELL(0.660 ns) = 1.900 ns; Loc. = LCFF_X18_Y50_N21; Fanout = 1; REG Node = 'R_32[20]'
            Info: Total cell delay = 1.080 ns ( 56.84 % )
            Info: Total interconnect delay = 0.820 ns ( 43.16 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.878 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.270 ns) + CELL(0.537 ns) = 2.878 ns; Loc. = LCFF_X18_Y50_N21; Fanout = 1; REG Node = 'R_32[20]'
                Info: Total cell delay = 1.496 ns ( 51.98 % )
                Info: Total interconnect delay = 1.382 ns ( 48.02 % )
            Info: - Longest clock path from clock "clk" to source register is 2.878 ns
                Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.270 ns) + CELL(0.537 ns) = 2.878 ns; Loc. = LCFF_X19_Y50_N27; Fanout = 2; REG Node = 'state.SHIFT'
                Info: Total cell delay = 1.496 ns ( 51.98 % )
                Info: Total interconnect delay = 1.382 ns ( 48.02 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "R_32[6]" (data pin = "busin[6]", clock pin = "clk") is 4.673 ns
    Info: + Longest pin to register delay is 7.587 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AK7; Fanout = 1; PIN Node = 'busin[6]'
        Info: 2: + IC(6.368 ns) + CELL(0.275 ns) = 7.503 ns; Loc. = LCCOMB_X18_Y50_N2; Fanout = 1; COMB Node = 'R_32~31'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.587 ns; Loc. = LCFF_X18_Y50_N3; Fanout = 1; REG Node = 'R_32[6]'
        Info: Total cell delay = 1.219 ns ( 16.07 % )
        Info: Total interconnect delay = 6.368 ns ( 83.93 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.270 ns) + CELL(0.537 ns) = 2.878 ns; Loc. = LCFF_X18_Y50_N3; Fanout = 1; REG Node = 'R_32[6]'
        Info: Total cell delay = 1.496 ns ( 51.98 % )
        Info: Total interconnect delay = 1.382 ns ( 48.02 % )
Info: tco from clock "clk" to destination pin "Data[5]" through register "R_32[29]" is 7.207 ns
    Info: + Longest clock path from clock "clk" to source register is 2.879 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.271 ns) + CELL(0.537 ns) = 2.879 ns; Loc. = LCFF_X20_Y50_N21; Fanout = 1; REG Node = 'R_32[29]'
        Info: Total cell delay = 1.496 ns ( 51.96 % )
        Info: Total interconnect delay = 1.383 ns ( 48.04 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.078 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y50_N21; Fanout = 1; REG Node = 'R_32[29]'
        Info: 2: + IC(1.300 ns) + CELL(2.778 ns) = 4.078 ns; Loc. = PIN_D13; Fanout = 0; PIN Node = 'Data[5]'
        Info: Total cell delay = 2.778 ns ( 68.12 % )
        Info: Total interconnect delay = 1.300 ns ( 31.88 % )
Info: th for register "state.SHIFT" (data pin = "Busy", clock pin = "clk") is 0.371 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.878 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.112 ns) + CELL(0.000 ns) = 1.071 ns; Loc. = CLKCTRL_G14; Fanout = 39; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.270 ns) + CELL(0.537 ns) = 2.878 ns; Loc. = LCFF_X19_Y50_N27; Fanout = 2; REG Node = 'state.SHIFT'
        Info: Total cell delay = 1.496 ns ( 51.98 % )
        Info: Total interconnect delay = 1.382 ns ( 48.02 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.773 ns
        Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_H15; Fanout = 3; PIN Node = 'Busy'
        Info: 2: + IC(1.580 ns) + CELL(0.150 ns) = 2.689 ns; Loc. = LCCOMB_X19_Y50_N26; Fanout = 1; COMB Node = 'Selector3~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.773 ns; Loc. = LCFF_X19_Y50_N27; Fanout = 2; REG Node = 'state.SHIFT'
        Info: Total cell delay = 1.193 ns ( 43.02 % )
        Info: Total interconnect delay = 1.580 ns ( 56.98 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 455 megabytes
    Info: Processing ended: Fri May 27 11:16:53 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


