<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2324</identifier><datestamp>2011-12-15T09:11:50Z</datestamp><dc:title>Parasitics effects in multi gate MOSFETs</dc:title><dc:creator>MANOJ, CR</dc:creator><dc:creator>MANGAL, A</dc:creator><dc:creator>RAO, VR</dc:creator><dc:creator>TSUTSUI, K</dc:creator><dc:creator>IWAI, H</dc:creator><dc:description>The parasitics in multi-gate transistors (MugFETs or FinFETs) are expected to significantly degrade the device and circuit performance in scaled technologies. Using extensive 3-D device and circuit simulations, the impact of parasitics on the device and circuit performance is systematically investigated. The results clearly identify the issues in integrating high-K gate dielectrics in scaled multi-gate transistors. We show from 3-D simulations that, when a high-K gate dielectric (with a K similar to 15, similar to hafnium oxide) is integrated in a multi-gate transistor a 5X increase (compared to the SiO(2)) in the off current occurs due to the fringing field induced barrier lowering effects. At the circuit level, our results show that, an order of magnitude degradation in the delay can take place, due to the unoptimized FinFET layouts.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-25T00:43:11Z</dc:date><dc:date>2011-12-15T09:11:50Z</dc:date><dc:date>2011-10-25T00:43:11Z</dc:date><dc:date>2011-12-15T09:11:50Z</dc:date><dc:date>2006</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>2006 INTERNATIONAL WORKSHOP ON NANO CMOS, PROCEEDINGS,255-260</dc:identifier><dc:identifier>978-1-4244-0603-6</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/IWNC.2006.4570996</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15558</dc:identifier><dc:identifier>http://hdl.handle.net/100/2324</dc:identifier><dc:source>International Workshop on Nano CMOS,Shizuoka, JAPAN,JAN 30-FEB 01, 2006</dc:source><dc:language>English</dc:language></oai_dc:dc>