<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIMCCodeEmitter.cpp source code [llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AMDGPU</a>/<a href='./'>MCTargetDesc</a>/<a href='SIMCCodeEmitter.cpp.html'>SIMCCodeEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIMCCodeEmitter.cpp - SI Code Emitter -----------------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// The SI code emitter produces machine code that can be executed</i></td></tr>
<tr><th id="11">11</th><td><i>/// directly on the GPU device.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPUFixupKinds.h.html">"MCTargetDesc/AMDGPUFixupKinds.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AMDGPUMCCodeEmitter.h.html">"MCTargetDesc/AMDGPUMCCodeEmitter.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../SIDefines.h.html">"SIDefines.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../Utils/AMDGPUBaseInfo.h.html">"Utils/AMDGPUBaseInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCCodeEmitter.h.html">"llvm/MC/MCCodeEmitter.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixup.h.html">"llvm/MC/MCFixup.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/llvm/MC/MCSymbol.h.html">"llvm/MC/MCSymbol.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../include/llvm/Support/Casting.h.html">"llvm/Support/Casting.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../../include/llvm/Support/MathExtras.h.html">"llvm/Support/MathExtras.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><b>namespace</b> {</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIMCCodeEmitter" title='(anonymous namespace)::SIMCCodeEmitter' data-ref="(anonymousnamespace)::SIMCCodeEmitter">SIMCCodeEmitter</dfn> : <b>public</b>  <a class="type" href="AMDGPUMCCodeEmitter.h.html#llvm::AMDGPUMCCodeEmitter" title='llvm::AMDGPUMCCodeEmitter' data-ref="llvm::AMDGPUMCCodeEmitter">AMDGPUMCCodeEmitter</a> {</td></tr>
<tr><th id="44">44</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::SIMCCodeEmitter::MRI" title='(anonymous namespace)::SIMCCodeEmitter::MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="(anonymousnamespace)::SIMCCodeEmitter::MRI">MRI</dfn>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE">/// Encode an fp or int literal</i></td></tr>
<tr><th id="47">47</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getLitEncoding' data-type='uint32_t (anonymous namespace)::SIMCCodeEmitter::getLitEncoding(const llvm::MCOperand &amp; MO, const llvm::MCOperandInfo &amp; OpInfo, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE">getLitEncoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="1MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="1MO">MO</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col2 decl" id="2OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="2OpInfo">OpInfo</dfn>,</td></tr>
<tr><th id="48">48</th><td>                          <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="3STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="3STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><b>public</b>:</td></tr>
<tr><th id="51">51</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIMCCodeEmitterC1ERKN4llvm11MCInstrInfoERKNS1_14MCRegisterInfoERNS1_9MCContextE" title='(anonymous namespace)::SIMCCodeEmitter::SIMCCodeEmitter' data-type='void (anonymous namespace)::SIMCCodeEmitter::SIMCCodeEmitter(const llvm::MCInstrInfo &amp; mcii, const llvm::MCRegisterInfo &amp; mri, llvm::MCContext &amp; ctx)' data-ref="_ZN12_GLOBAL__N_115SIMCCodeEmitterC1ERKN4llvm11MCInstrInfoERKNS1_14MCRegisterInfoERNS1_9MCContextE">SIMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col4 decl" id="4mcii" title='mcii' data-type='const llvm::MCInstrInfo &amp;' data-ref="4mcii">mcii</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col5 decl" id="5mri" title='mri' data-type='const llvm::MCRegisterInfo &amp;' data-ref="5mri">mri</dfn>,</td></tr>
<tr><th id="52">52</th><td>                  <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col6 decl" id="6ctx" title='ctx' data-type='llvm::MCContext &amp;' data-ref="6ctx">ctx</dfn>)</td></tr>
<tr><th id="53">53</th><td>      : <a class="type" href="AMDGPUMCCodeEmitter.h.html#llvm::AMDGPUMCCodeEmitter" title='llvm::AMDGPUMCCodeEmitter' data-ref="llvm::AMDGPUMCCodeEmitter">AMDGPUMCCodeEmitter</a><a class="ref" href="AMDGPUMCCodeEmitter.h.html#_ZN4llvm19AMDGPUMCCodeEmitterC1ERKNS_11MCInstrInfoE" title='llvm::AMDGPUMCCodeEmitter::AMDGPUMCCodeEmitter' data-ref="_ZN4llvm19AMDGPUMCCodeEmitterC1ERKNS_11MCInstrInfoE">(</a><a class="local col4 ref" href="#4mcii" title='mcii' data-ref="4mcii">mcii</a>), <a class="tu member" href="#(anonymousnamespace)::SIMCCodeEmitter::MRI" title='(anonymous namespace)::SIMCCodeEmitter::MRI' data-use='w' data-ref="(anonymousnamespace)::SIMCCodeEmitter::MRI">MRI</a>(<a class="local col5 ref" href="#5mri" title='mri' data-ref="5mri">mri</a>) {}</td></tr>
<tr><th id="54">54</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIMCCodeEmitterC1ERKS0_" title='(anonymous namespace)::SIMCCodeEmitter::SIMCCodeEmitter' data-type='void (anonymous namespace)::SIMCCodeEmitter::SIMCCodeEmitter(const (anonymous namespace)::SIMCCodeEmitter &amp; )' data-ref="_ZN12_GLOBAL__N_115SIMCCodeEmitterC1ERKS0_">SIMCCodeEmitter</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SIMCCodeEmitter" title='(anonymous namespace)::SIMCCodeEmitter' data-ref="(anonymousnamespace)::SIMCCodeEmitter">SIMCCodeEmitter</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="55">55</th><td>  <a class="tu type" href="#(anonymousnamespace)::SIMCCodeEmitter" title='(anonymous namespace)::SIMCCodeEmitter' data-ref="(anonymousnamespace)::SIMCCodeEmitter">SIMCCodeEmitter</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115SIMCCodeEmitteraSERKS0_" title='(anonymous namespace)::SIMCCodeEmitter::operator=' data-type='(anonymous namespace)::SIMCCodeEmitter &amp; (anonymous namespace)::SIMCCodeEmitter::operator=(const (anonymous namespace)::SIMCCodeEmitter &amp; )' data-ref="_ZN12_GLOBAL__N_115SIMCCodeEmitteraSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::SIMCCodeEmitter" title='(anonymous namespace)::SIMCCodeEmitter' data-ref="(anonymousnamespace)::SIMCCodeEmitter">SIMCCodeEmitter</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// Encode the instruction and write it to the OS.</i></td></tr>
<tr><th id="58">58</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_115SIMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::encodeInstruction' data-type='void (anonymous namespace)::SIMCCodeEmitter::encodeInstruction(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">encodeInstruction</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="7MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="8OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="8OS">OS</dfn>,</td></tr>
<tr><th id="59">59</th><td>                         <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="9Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="9Fixups">Fixups</dfn>,</td></tr>
<tr><th id="60">60</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="10STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="10STI">STI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// <span class="command">\returns</span> the encoding for an MCOperand.</i></td></tr>
<tr><th id="63">63</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getMachineOpValue' data-type='uint64_t (anonymous namespace)::SIMCCodeEmitter::getMachineOpValue(const llvm::MCInst &amp; MI, const llvm::MCOperand &amp; MO, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMachineOpValue</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="11MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="12MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="12MO">MO</dfn>,</td></tr>
<tr><th id="64">64</th><td>                             <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col3 decl" id="13Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="13Fixups">Fixups</dfn>,</td></tr>
<tr><th id="65">65</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="14STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="14STI">STI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getSOPPBrEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">/// Use a fixup to encode the simm16 field for SOPP branch</i></td></tr>
<tr><th id="68">68</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getSOPPBrEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">  ///        instructions.</i></td></tr>
<tr><th id="69">69</th><td>  <em>unsigned</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getSOPPBrEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getSOPPBrEncoding' data-type='unsigned int (anonymous namespace)::SIMCCodeEmitter::getSOPPBrEncoding(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getSOPPBrEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getSOPPBrEncoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="15MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="16OpNo" title='OpNo' data-type='unsigned int' data-ref="16OpNo">OpNo</dfn>,</td></tr>
<tr><th id="70">70</th><td>                             <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="17Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="17Fixups">Fixups</dfn>,</td></tr>
<tr><th id="71">71</th><td>                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="18STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="18STI">STI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>  <em>unsigned</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_115SIMCCodeEmitter18getSDWASrcEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getSDWASrcEncoding' data-type='unsigned int (anonymous namespace)::SIMCCodeEmitter::getSDWASrcEncoding(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter18getSDWASrcEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getSDWASrcEncoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="19MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="19MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20OpNo" title='OpNo' data-type='unsigned int' data-ref="20OpNo">OpNo</dfn>,</td></tr>
<tr><th id="74">74</th><td>                              <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="21Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="21Fixups">Fixups</dfn>,</td></tr>
<tr><th id="75">75</th><td>                              <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="22STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="22STI">STI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <em>unsigned</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_115SIMCCodeEmitter22getSDWAVopcDstEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getSDWAVopcDstEncoding' data-type='unsigned int (anonymous namespace)::SIMCCodeEmitter::getSDWAVopcDstEncoding(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter22getSDWAVopcDstEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getSDWAVopcDstEncoding</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="23MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="24OpNo" title='OpNo' data-type='unsigned int' data-ref="24OpNo">OpNo</dfn>,</td></tr>
<tr><th id="78">78</th><td>                                  <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="25Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="25Fixups">Fixups</dfn>,</td></tr>
<tr><th id="79">79</th><td>                                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="26STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="26STI">STI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="80">80</th><td>};</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm21createSIMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createSIMCCodeEmitter' data-ref="_ZN4llvm21createSIMCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createSIMCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col7 decl" id="27MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="27MCII">MCII</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col8 decl" id="28MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="28MRI">MRI</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                           <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col9 decl" id="29Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="29Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="87">87</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIMCCodeEmitter" title='(anonymous namespace)::SIMCCodeEmitter' data-ref="(anonymousnamespace)::SIMCCodeEmitter">SIMCCodeEmitter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_115SIMCCodeEmitterC1ERKN4llvm11MCInstrInfoERKNS1_14MCRegisterInfoERNS1_9MCContextE" title='(anonymous namespace)::SIMCCodeEmitter::SIMCCodeEmitter' data-use='c' data-ref="_ZN12_GLOBAL__N_115SIMCCodeEmitterC1ERKN4llvm11MCInstrInfoERKNS1_14MCRegisterInfoERNS1_9MCContextE">(</a><a class="local col7 ref" href="#27MCII" title='MCII' data-ref="27MCII">MCII</a>, <a class="local col8 ref" href="#28MRI" title='MRI' data-ref="28MRI">MRI</a>, <a class="local col9 ref" href="#29Ctx" title='Ctx' data-ref="29Ctx">Ctx</a>);</td></tr>
<tr><th id="88">88</th><td>}</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><i>// Returns the encoding value to use if the given integer is an integer inline</i></td></tr>
<tr><th id="91">91</th><td><i>// immediate value, or 0 if it is not.</i></td></tr>
<tr><th id="92">92</th><td><b>template</b> &lt;<b>typename</b> IntTy&gt;</td></tr>
<tr><th id="93">93</th><td><em>static</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZL23getIntInlineImmEncodingT_" title='getIntInlineImmEncoding' data-type='uint32_t getIntInlineImmEncoding(IntTy Imm)' data-ref="_ZL23getIntInlineImmEncodingT_">getIntInlineImmEncoding</dfn>(IntTy <dfn class="local col0 decl" id="30Imm" title='Imm' data-type='IntTy' data-ref="30Imm">Imm</dfn>) {</td></tr>
<tr><th id="94">94</th><td>  <b>if</b> (<a class="local col0 ref" href="#30Imm" title='Imm' data-ref="30Imm">Imm</a> &gt;= <var>0</var> &amp;&amp; <a class="local col0 ref" href="#30Imm" title='Imm' data-ref="30Imm">Imm</a> &lt;= <var>64</var>)</td></tr>
<tr><th id="95">95</th><td>    <b>return</b> <var>128</var> + <a class="local col0 ref" href="#30Imm" title='Imm' data-ref="30Imm">Imm</a>;</td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td>  <b>if</b> (<a class="local col0 ref" href="#30Imm" title='Imm' data-ref="30Imm">Imm</a> &gt;= -<var>16</var> &amp;&amp; <a class="local col0 ref" href="#30Imm" title='Imm' data-ref="30Imm">Imm</a> &lt;= -<var>1</var>)</td></tr>
<tr><th id="98">98</th><td>    <b>return</b> <var>192</var> + <span class="namespace">std::</span>abs(<a class="local col0 ref" href="#30Imm" title='Imm' data-ref="30Imm">Imm</a>);</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="101">101</th><td>}</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><em>static</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZL16getLit16EncodingtRKN4llvm15MCSubtargetInfoE" title='getLit16Encoding' data-type='uint32_t getLit16Encoding(uint16_t Val, const llvm::MCSubtargetInfo &amp; STI)' data-ref="_ZL16getLit16EncodingtRKN4llvm15MCSubtargetInfoE">getLit16Encoding</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="31Val" title='Val' data-type='uint16_t' data-ref="31Val">Val</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="32STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="32STI">STI</dfn>) {</td></tr>
<tr><th id="104">104</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="33IntImm" title='IntImm' data-type='uint16_t' data-ref="33IntImm">IntImm</dfn> = <a class="tu ref" href="#_ZL23getIntInlineImmEncodingT_" title='getIntInlineImmEncoding' data-use='c' data-ref="_ZL23getIntInlineImmEncodingT_">getIntInlineImmEncoding</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t">int16_t</a>&gt;(<a class="local col1 ref" href="#31Val" title='Val' data-ref="31Val">Val</a>));</td></tr>
<tr><th id="105">105</th><td>  <b>if</b> (<a class="local col3 ref" href="#33IntImm" title='IntImm' data-ref="33IntImm">IntImm</a> != <var>0</var>)</td></tr>
<tr><th id="106">106</th><td>    <b>return</b> <a class="local col3 ref" href="#33IntImm" title='IntImm' data-ref="33IntImm">IntImm</a>;</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <b>if</b> (<a class="local col1 ref" href="#31Val" title='Val' data-ref="31Val">Val</a> == <var>0x3800</var>) <i>// 0.5</i></td></tr>
<tr><th id="109">109</th><td>    <b>return</b> <var>240</var>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <b>if</b> (<a class="local col1 ref" href="#31Val" title='Val' data-ref="31Val">Val</a> == <var>0xB800</var>) <i>// -0.5</i></td></tr>
<tr><th id="112">112</th><td>    <b>return</b> <var>241</var>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <b>if</b> (<a class="local col1 ref" href="#31Val" title='Val' data-ref="31Val">Val</a> == <var>0x3C00</var>) <i>// 1.0</i></td></tr>
<tr><th id="115">115</th><td>    <b>return</b> <var>242</var>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <b>if</b> (<a class="local col1 ref" href="#31Val" title='Val' data-ref="31Val">Val</a> == <var>0xBC00</var>) <i>// -1.0</i></td></tr>
<tr><th id="118">118</th><td>    <b>return</b> <var>243</var>;</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>  <b>if</b> (<a class="local col1 ref" href="#31Val" title='Val' data-ref="31Val">Val</a> == <var>0x4000</var>) <i>// 2.0</i></td></tr>
<tr><th id="121">121</th><td>    <b>return</b> <var>244</var>;</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <b>if</b> (<a class="local col1 ref" href="#31Val" title='Val' data-ref="31Val">Val</a> == <var>0xC000</var>) <i>// -2.0</i></td></tr>
<tr><th id="124">124</th><td>    <b>return</b> <var>245</var>;</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <b>if</b> (<a class="local col1 ref" href="#31Val" title='Val' data-ref="31Val">Val</a> == <var>0x4400</var>) <i>// 4.0</i></td></tr>
<tr><th id="127">127</th><td>    <b>return</b> <var>246</var>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <b>if</b> (<a class="local col1 ref" href="#31Val" title='Val' data-ref="31Val">Val</a> == <var>0xC400</var>) <i>// -4.0</i></td></tr>
<tr><th id="130">130</th><td>    <b>return</b> <var>247</var>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <b>if</b> (Val == <var>0x3118</var> &amp;&amp; <i>// 1.0 / (2.0 * pi)</i></td></tr>
<tr><th id="133">133</th><td>      STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureInv2PiInlineImm&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureInv2PiInlineImm</span>])</td></tr>
<tr><th id="134">134</th><td>    <b>return</b> <var>248</var>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>  <b>return</b> <var>255</var>;</td></tr>
<tr><th id="137">137</th><td>}</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><em>static</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE" title='getLit32Encoding' data-type='uint32_t getLit32Encoding(uint32_t Val, const llvm::MCSubtargetInfo &amp; STI)' data-ref="_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE">getLit32Encoding</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="34Val" title='Val' data-type='uint32_t' data-ref="34Val">Val</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="35STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="35STI">STI</dfn>) {</td></tr>
<tr><th id="140">140</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="36IntImm" title='IntImm' data-type='uint32_t' data-ref="36IntImm">IntImm</dfn> = <a class="tu ref" href="#_ZL23getIntInlineImmEncodingT_" title='getIntInlineImmEncoding' data-use='c' data-ref="_ZL23getIntInlineImmEncodingT_">getIntInlineImmEncoding</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t">int32_t</a>&gt;(<a class="local col4 ref" href="#34Val" title='Val' data-ref="34Val">Val</a>));</td></tr>
<tr><th id="141">141</th><td>  <b>if</b> (<a class="local col6 ref" href="#36IntImm" title='IntImm' data-ref="36IntImm">IntImm</a> != <var>0</var>)</td></tr>
<tr><th id="142">142</th><td>    <b>return</b> <a class="local col6 ref" href="#36IntImm" title='IntImm' data-ref="36IntImm">IntImm</a>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <b>if</b> (<a class="local col4 ref" href="#34Val" title='Val' data-ref="34Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>0.5f</var>))</td></tr>
<tr><th id="145">145</th><td>    <b>return</b> <var>240</var>;</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <b>if</b> (<a class="local col4 ref" href="#34Val" title='Val' data-ref="34Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>0.5f</var>))</td></tr>
<tr><th id="148">148</th><td>    <b>return</b> <var>241</var>;</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <b>if</b> (<a class="local col4 ref" href="#34Val" title='Val' data-ref="34Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>1.0f</var>))</td></tr>
<tr><th id="151">151</th><td>    <b>return</b> <var>242</var>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <b>if</b> (<a class="local col4 ref" href="#34Val" title='Val' data-ref="34Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>1.0f</var>))</td></tr>
<tr><th id="154">154</th><td>    <b>return</b> <var>243</var>;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <b>if</b> (<a class="local col4 ref" href="#34Val" title='Val' data-ref="34Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>2.0f</var>))</td></tr>
<tr><th id="157">157</th><td>    <b>return</b> <var>244</var>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <b>if</b> (<a class="local col4 ref" href="#34Val" title='Val' data-ref="34Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>2.0f</var>))</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <var>245</var>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <b>if</b> (<a class="local col4 ref" href="#34Val" title='Val' data-ref="34Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(<var>4.0f</var>))</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <var>246</var>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <b>if</b> (<a class="local col4 ref" href="#34Val" title='Val' data-ref="34Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm11FloatToBitsEf" title='llvm::FloatToBits' data-ref="_ZN4llvm11FloatToBitsEf">FloatToBits</a>(-<var>4.0f</var>))</td></tr>
<tr><th id="166">166</th><td>    <b>return</b> <var>247</var>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <b>if</b> (Val == <var>0x3e22f983</var> &amp;&amp; <i>// 1.0 / (2.0 * pi)</i></td></tr>
<tr><th id="169">169</th><td>      STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureInv2PiInlineImm&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureInv2PiInlineImm</span>])</td></tr>
<tr><th id="170">170</th><td>    <b>return</b> <var>248</var>;</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <b>return</b> <var>255</var>;</td></tr>
<tr><th id="173">173</th><td>}</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><em>static</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE" title='getLit64Encoding' data-type='uint32_t getLit64Encoding(uint64_t Val, const llvm::MCSubtargetInfo &amp; STI)' data-ref="_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE">getLit64Encoding</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="37Val" title='Val' data-type='uint64_t' data-ref="37Val">Val</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="38STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="38STI">STI</dfn>) {</td></tr>
<tr><th id="176">176</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="39IntImm" title='IntImm' data-type='uint32_t' data-ref="39IntImm">IntImm</dfn> = <a class="tu ref" href="#_ZL23getIntInlineImmEncodingT_" title='getIntInlineImmEncoding' data-use='c' data-ref="_ZL23getIntInlineImmEncodingT_">getIntInlineImmEncoding</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a>&gt;(<a class="local col7 ref" href="#37Val" title='Val' data-ref="37Val">Val</a>));</td></tr>
<tr><th id="177">177</th><td>  <b>if</b> (<a class="local col9 ref" href="#39IntImm" title='IntImm' data-ref="39IntImm">IntImm</a> != <var>0</var>)</td></tr>
<tr><th id="178">178</th><td>    <b>return</b> <a class="local col9 ref" href="#39IntImm" title='IntImm' data-ref="39IntImm">IntImm</a>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Val" title='Val' data-ref="37Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>0.5</var>))</td></tr>
<tr><th id="181">181</th><td>    <b>return</b> <var>240</var>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Val" title='Val' data-ref="37Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>0.5</var>))</td></tr>
<tr><th id="184">184</th><td>    <b>return</b> <var>241</var>;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Val" title='Val' data-ref="37Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>1.0</var>))</td></tr>
<tr><th id="187">187</th><td>    <b>return</b> <var>242</var>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Val" title='Val' data-ref="37Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>1.0</var>))</td></tr>
<tr><th id="190">190</th><td>    <b>return</b> <var>243</var>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Val" title='Val' data-ref="37Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>2.0</var>))</td></tr>
<tr><th id="193">193</th><td>    <b>return</b> <var>244</var>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Val" title='Val' data-ref="37Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>2.0</var>))</td></tr>
<tr><th id="196">196</th><td>    <b>return</b> <var>245</var>;</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Val" title='Val' data-ref="37Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(<var>4.0</var>))</td></tr>
<tr><th id="199">199</th><td>    <b>return</b> <var>246</var>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <b>if</b> (<a class="local col7 ref" href="#37Val" title='Val' data-ref="37Val">Val</a> == <a class="ref" href="../../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12DoubleToBitsEd" title='llvm::DoubleToBits' data-ref="_ZN4llvm12DoubleToBitsEd">DoubleToBits</a>(-<var>4.0</var>))</td></tr>
<tr><th id="202">202</th><td>    <b>return</b> <var>247</var>;</td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td>  <b>if</b> (Val == <var>0x3fc45f306dc9c882</var> &amp;&amp; <i>// 1.0 / (2.0 * pi)</i></td></tr>
<tr><th id="205">205</th><td>      STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureInv2PiInlineImm&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureInv2PiInlineImm</span>])</td></tr>
<tr><th id="206">206</th><td>    <b>return</b> <var>248</var>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <b>return</b> <var>255</var>;</td></tr>
<tr><th id="209">209</th><td>}</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <a class="tu type" href="#(anonymousnamespace)::SIMCCodeEmitter" title='(anonymous namespace)::SIMCCodeEmitter' data-ref="(anonymousnamespace)::SIMCCodeEmitter">SIMCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getLitEncoding' data-type='uint32_t (anonymous namespace)::SIMCCodeEmitter::getLitEncoding(const llvm::MCOperand &amp; MO, const llvm::MCOperandInfo &amp; OpInfo, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE">getLitEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="40MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="40MO">MO</dfn>,</td></tr>
<tr><th id="212">212</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo">MCOperandInfo</a> &amp;<dfn class="local col1 decl" id="41OpInfo" title='OpInfo' data-type='const llvm::MCOperandInfo &amp;' data-ref="41OpInfo">OpInfo</dfn>,</td></tr>
<tr><th id="213">213</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col2 decl" id="42STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="42STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="214">214</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="43Imm" title='Imm' data-type='int64_t' data-ref="43Imm">Imm</dfn>;</td></tr>
<tr><th id="215">215</th><td>  <b>if</b> (<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) {</td></tr>
<tr><th id="216">216</th><td>    <em>const</em> <em>auto</em> *<dfn class="local col4 decl" id="44C" title='C' data-type='const llvm::MCConstantExpr *' data-ref="44C">C</dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>());</td></tr>
<tr><th id="217">217</th><td>    <b>if</b> (!<a class="local col4 ref" href="#44C" title='C' data-ref="44C">C</a>)</td></tr>
<tr><th id="218">218</th><td>      <b>return</b> <var>255</var>;</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>    <a class="local col3 ref" href="#43Imm" title='Imm' data-ref="43Imm">Imm</a> = <a class="local col4 ref" href="#44C" title='C' data-ref="44C">C</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>();</td></tr>
<tr><th id="221">221</th><td>  } <b>else</b> {</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MO.isFPImm()) ? void (0) : __assert_fail (&quot;!MO.isFPImm()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp&quot;, 223, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7isFPImmEv" title='llvm::MCOperand::isFPImm' data-ref="_ZNK4llvm9MCOperand7isFPImmEv">isFPImm</a>());</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>    <b>if</b> (!<a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="226">226</th><td>      <b>return</b> ~<var>0</var>;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>    <a class="local col3 ref" href="#43Imm" title='Imm' data-ref="43Imm">Imm</a> = <a class="local col0 ref" href="#40MO" title='MO' data-ref="40MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="229">229</th><td>  }</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>  <b>switch</b> (<a class="local col1 ref" href="#41OpInfo" title='OpInfo' data-ref="41OpInfo">OpInfo</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a>) {</td></tr>
<tr><th id="232">232</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT32">OPERAND_REG_IMM_INT32</a>:</td></tr>
<tr><th id="233">233</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP32">OPERAND_REG_IMM_FP32</a>:</td></tr>
<tr><th id="234">234</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT32">OPERAND_REG_INLINE_C_INT32</a>:</td></tr>
<tr><th id="235">235</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP32">OPERAND_REG_INLINE_C_FP32</a>:</td></tr>
<tr><th id="236">236</th><td>    <b>return</b> <a class="tu ref" href="#_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE" title='getLit32Encoding' data-use='c' data-ref="_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE">getLit32Encoding</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<a class="local col3 ref" href="#43Imm" title='Imm' data-ref="43Imm">Imm</a>), <a class="local col2 ref" href="#42STI" title='STI' data-ref="42STI">STI</a>);</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT64">OPERAND_REG_IMM_INT64</a>:</td></tr>
<tr><th id="239">239</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP64">OPERAND_REG_IMM_FP64</a>:</td></tr>
<tr><th id="240">240</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT64">OPERAND_REG_INLINE_C_INT64</a>:</td></tr>
<tr><th id="241">241</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP64">OPERAND_REG_INLINE_C_FP64</a>:</td></tr>
<tr><th id="242">242</th><td>    <b>return</b> <a class="tu ref" href="#_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE" title='getLit64Encoding' data-use='c' data-ref="_ZL16getLit64EncodingmRKN4llvm15MCSubtargetInfoE">getLit64Encoding</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;(<a class="local col3 ref" href="#43Imm" title='Imm' data-ref="43Imm">Imm</a>), <a class="local col2 ref" href="#42STI" title='STI' data-ref="42STI">STI</a>);</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_INT16">OPERAND_REG_IMM_INT16</a>:</td></tr>
<tr><th id="245">245</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_FP16">OPERAND_REG_IMM_FP16</a>:</td></tr>
<tr><th id="246">246</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_INT16">OPERAND_REG_INLINE_C_INT16</a>:</td></tr>
<tr><th id="247">247</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_FP16">OPERAND_REG_INLINE_C_FP16</a>:</td></tr>
<tr><th id="248">248</th><td>    <i>// FIXME Is this correct? What do inline immediates do on SI for f16 src</i></td></tr>
<tr><th id="249">249</th><td><i>    // which does not have f16 support?</i></td></tr>
<tr><th id="250">250</th><td>    <b>return</b> <a class="tu ref" href="#_ZL16getLit16EncodingtRKN4llvm15MCSubtargetInfoE" title='getLit16Encoding' data-use='c' data-ref="_ZL16getLit16EncodingtRKN4llvm15MCSubtargetInfoE">getLit16Encoding</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>&gt;(<a class="local col3 ref" href="#43Imm" title='Imm' data-ref="43Imm">Imm</a>), <a class="local col2 ref" href="#42STI" title='STI' data-ref="42STI">STI</a>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2INT16">OPERAND_REG_IMM_V2INT16</a>:</td></tr>
<tr><th id="253">253</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_IMM_V2FP16">OPERAND_REG_IMM_V2FP16</a>:</td></tr>
<tr><th id="254">254</th><td>    <b>if</b> (!isUInt&lt;<var>16</var>&gt;(Imm) &amp;&amp; STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureVOP3Literal&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureVOP3Literal</span>])</td></tr>
<tr><th id="255">255</th><td>      <b>return</b> <a class="tu ref" href="#_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE" title='getLit32Encoding' data-use='c' data-ref="_ZL16getLit32EncodingjRKN4llvm15MCSubtargetInfoE">getLit32Encoding</a>(<b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a>&gt;(<a class="local col3 ref" href="#43Imm" title='Imm' data-ref="43Imm">Imm</a>), <a class="local col2 ref" href="#42STI" title='STI' data-ref="42STI">STI</a>);</td></tr>
<tr><th id="256">256</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="257">257</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2INT16">OPERAND_REG_INLINE_C_V2INT16</a>:</td></tr>
<tr><th id="258">258</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16" title='llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16' data-ref="llvm::AMDGPU::OperandType::OPERAND_REG_INLINE_C_V2FP16">OPERAND_REG_INLINE_C_V2FP16</a>: {</td></tr>
<tr><th id="259">259</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="45Lo16" title='Lo16' data-type='uint16_t' data-ref="45Lo16">Lo16</dfn> = <b>static_cast</b>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>&gt;(<a class="local col3 ref" href="#43Imm" title='Imm' data-ref="43Imm">Imm</a>);</td></tr>
<tr><th id="260">260</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="46Encoding" title='Encoding' data-type='uint32_t' data-ref="46Encoding">Encoding</dfn> = <a class="tu ref" href="#_ZL16getLit16EncodingtRKN4llvm15MCSubtargetInfoE" title='getLit16Encoding' data-use='c' data-ref="_ZL16getLit16EncodingtRKN4llvm15MCSubtargetInfoE">getLit16Encoding</a>(<a class="local col5 ref" href="#45Lo16" title='Lo16' data-ref="45Lo16">Lo16</a>, <a class="local col2 ref" href="#42STI" title='STI' data-ref="42STI">STI</a>);</td></tr>
<tr><th id="261">261</th><td>    <b>return</b> <a class="local col6 ref" href="#46Encoding" title='Encoding' data-ref="46Encoding">Encoding</a>;</td></tr>
<tr><th id="262">262</th><td>  }</td></tr>
<tr><th id="263">263</th><td>  <b>default</b>:</td></tr>
<tr><th id="264">264</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid operand size&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp&quot;, 264)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid operand size"</q>);</td></tr>
<tr><th id="265">265</th><td>  }</td></tr>
<tr><th id="266">266</th><td>}</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIMCCodeEmitter" title='(anonymous namespace)::SIMCCodeEmitter' data-ref="(anonymousnamespace)::SIMCCodeEmitter">SIMCCodeEmitter</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::encodeInstruction' data-type='void (anonymous namespace)::SIMCCodeEmitter::encodeInstruction(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">encodeInstruction</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="47MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="47MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="48OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="48OS">OS</dfn>,</td></tr>
<tr><th id="269">269</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="49Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="49Fixups">Fixups</dfn>,</td></tr>
<tr><th id="270">270</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="50STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="50STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="271">271</th><td>  <a class="member" href="AMDGPUMCCodeEmitter.h.html#_ZNK4llvm19AMDGPUMCCodeEmitter27verifyInstructionPredicatesERKNS_6MCInstERKNS_13FeatureBitsetE" title='llvm::AMDGPUMCCodeEmitter::verifyInstructionPredicates' data-ref="_ZNK4llvm19AMDGPUMCCodeEmitter27verifyInstructionPredicatesERKNS_6MCInstERKNS_13FeatureBitsetE">verifyInstructionPredicates</a>(<a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>,</td></tr>
<tr><th id="272">272</th><td>                              <a class="member" href="AMDGPUMCCodeEmitter.h.html#_ZNK4llvm19AMDGPUMCCodeEmitter24computeAvailableFeaturesERKNS_13FeatureBitsetE" title='llvm::AMDGPUMCCodeEmitter::computeAvailableFeatures' data-ref="_ZNK4llvm19AMDGPUMCCodeEmitter24computeAvailableFeaturesERKNS_13FeatureBitsetE">computeAvailableFeatures</a>(<a class="local col0 ref" href="#50STI" title='STI' data-ref="50STI">STI</a>.<a class="ref" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv" title='llvm::MCSubtargetInfo::getFeatureBits' data-ref="_ZNK4llvm15MCSubtargetInfo14getFeatureBitsEv">getFeatureBits</a>()));</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="51Encoding" title='Encoding' data-type='uint64_t' data-ref="51Encoding">Encoding</dfn> = <a class="member" href="AMDGPUMCCodeEmitter.h.html#_ZNK4llvm19AMDGPUMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE" title='llvm::AMDGPUMCCodeEmitter::getBinaryCodeForInstr' data-ref="_ZNK4llvm19AMDGPUMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE">getBinaryCodeForInstr</a>(<a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#49Fixups" title='Fixups' data-ref="49Fixups">Fixups</a></span>, <a class="local col0 ref" href="#50STI" title='STI' data-ref="50STI">STI</a>);</td></tr>
<tr><th id="275">275</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="52Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="52Desc">Desc</dfn> = <a class="member" href="AMDGPUMCCodeEmitter.h.html#llvm::AMDGPUMCCodeEmitter::MCII" title='llvm::AMDGPUMCCodeEmitter::MCII' data-ref="llvm::AMDGPUMCCodeEmitter::MCII">MCII</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="276">276</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="53bytes" title='bytes' data-type='unsigned int' data-ref="53bytes">bytes</dfn> = <a class="local col2 ref" href="#52Desc" title='Desc' data-ref="52Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="54i" title='i' data-type='unsigned int' data-ref="54i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#54i" title='i' data-ref="54i">i</a> &lt; <a class="local col3 ref" href="#53bytes" title='bytes' data-ref="53bytes">bytes</a>; <a class="local col4 ref" href="#54i" title='i' data-ref="54i">i</a>++) {</td></tr>
<tr><th id="279">279</th><td>    <a class="local col8 ref" href="#48OS" title='OS' data-ref="48OS">OS</a>.<a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream5writeEh" title='llvm::raw_ostream::write' data-ref="_ZN4llvm11raw_ostream5writeEh">write</a>((<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>) ((<a class="local col1 ref" href="#51Encoding" title='Encoding' data-ref="51Encoding">Encoding</a> &gt;&gt; (<var>8</var> * <a class="local col4 ref" href="#54i" title='i' data-ref="54i">i</a>)) &amp; <var>0xff</var>));</td></tr>
<tr><th id="280">280</th><td>  }</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>  <i>// NSA encoding.</i></td></tr>
<tr><th id="283">283</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE" title='llvm::AMDGPU::isGFX10' data-ref="_ZN4llvm6AMDGPU7isGFX10ERKNS_15MCSubtargetInfoE">isGFX10</a>(<a class="local col0 ref" href="#50STI" title='STI' data-ref="50STI">STI</a>) &amp;&amp; <a class="local col2 ref" href="#52Desc" title='Desc' data-ref="52Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a> &amp; <span class="namespace">SIInstrFlags::</span><a class="enum" href="../SIDefines.h.html#llvm::SIInstrFlags::MIMG" title='llvm::SIInstrFlags::MIMG' data-ref="llvm::SIInstrFlags::MIMG">MIMG</a>) {</td></tr>
<tr><th id="284">284</th><td>    <em>int</em> <dfn class="local col5 decl" id="55vaddr0" title='vaddr0' data-type='int' data-ref="55vaddr0">vaddr0</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</td></tr>
<tr><th id="285">285</th><td>                                            AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::vaddr0);</td></tr>
<tr><th id="286">286</th><td>    <em>int</em> <dfn class="local col6 decl" id="56srsrc" title='srsrc' data-type='int' data-ref="56srsrc">srsrc</dfn> = AMDGPU::getNamedOperandIdx(MI.getOpcode(),</td></tr>
<tr><th id="287">287</th><td>                                           AMDGPU::<span class='error' title="no member named &apos;OpName&apos; in namespace &apos;llvm::AMDGPU&apos;">OpName</span>::srsrc);</td></tr>
<tr><th id="288">288</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (vaddr0 &gt;= 0 &amp;&amp; srsrc &gt; vaddr0) ? void (0) : __assert_fail (&quot;vaddr0 &gt;= 0 &amp;&amp; srsrc &gt; vaddr0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp&quot;, 288, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#55vaddr0" title='vaddr0' data-ref="55vaddr0">vaddr0</a> &gt;= <var>0</var> &amp;&amp; <a class="local col6 ref" href="#56srsrc" title='srsrc' data-ref="56srsrc">srsrc</a> &gt; <a class="local col5 ref" href="#55vaddr0" title='vaddr0' data-ref="55vaddr0">vaddr0</a>);</td></tr>
<tr><th id="289">289</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="57NumExtraAddrs" title='NumExtraAddrs' data-type='unsigned int' data-ref="57NumExtraAddrs">NumExtraAddrs</dfn> = <a class="local col6 ref" href="#56srsrc" title='srsrc' data-ref="56srsrc">srsrc</a> - <a class="local col5 ref" href="#55vaddr0" title='vaddr0' data-ref="55vaddr0">vaddr0</a> - <var>1</var>;</td></tr>
<tr><th id="290">290</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="58NumPadding" title='NumPadding' data-type='unsigned int' data-ref="58NumPadding">NumPadding</dfn> = (-<a class="local col7 ref" href="#57NumExtraAddrs" title='NumExtraAddrs' data-ref="57NumExtraAddrs">NumExtraAddrs</a>) &amp; <var>3</var>;</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="59i" title='i' data-type='unsigned int' data-ref="59i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#59i" title='i' data-ref="59i">i</a> &lt; <a class="local col7 ref" href="#57NumExtraAddrs" title='NumExtraAddrs' data-ref="57NumExtraAddrs">NumExtraAddrs</a>; ++<a class="local col9 ref" href="#59i" title='i' data-ref="59i">i</a>)</td></tr>
<tr><th id="293">293</th><td>      <a class="local col8 ref" href="#48OS" title='OS' data-ref="48OS">OS</a>.<a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream5writeEh" title='llvm::raw_ostream::write' data-ref="_ZN4llvm11raw_ostream5writeEh">write</a>((<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>)<a class="virtual tu member" href="#_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getMachineOpValue' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>, <a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55vaddr0" title='vaddr0' data-ref="55vaddr0">vaddr0</a> + <var>1</var> + <a class="local col9 ref" href="#59i" title='i' data-ref="59i">i</a>),</td></tr>
<tr><th id="294">294</th><td>                                          <span class='refarg'><a class="local col9 ref" href="#49Fixups" title='Fixups' data-ref="49Fixups">Fixups</a></span>, <a class="local col0 ref" href="#50STI" title='STI' data-ref="50STI">STI</a>));</td></tr>
<tr><th id="295">295</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="60i" title='i' data-type='unsigned int' data-ref="60i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#60i" title='i' data-ref="60i">i</a> &lt; <a class="local col8 ref" href="#58NumPadding" title='NumPadding' data-ref="58NumPadding">NumPadding</a>; ++<a class="local col0 ref" href="#60i" title='i' data-ref="60i">i</a>)</td></tr>
<tr><th id="296">296</th><td>      <a class="local col8 ref" href="#48OS" title='OS' data-ref="48OS">OS</a>.<a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream5writeEh" title='llvm::raw_ostream::write' data-ref="_ZN4llvm11raw_ostream5writeEh">write</a>(<var>0</var>);</td></tr>
<tr><th id="297">297</th><td>  }</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <b>if</b> ((bytes &gt; <var>8</var> &amp;&amp; STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureVOP3Literal&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureVOP3Literal</span>]) ||</td></tr>
<tr><th id="300">300</th><td>      (bytes &gt; <var>4</var> &amp;&amp; !STI.getFeatureBits()[AMDGPU::<span class='error' title="no member named &apos;FeatureVOP3Literal&apos; in namespace &apos;llvm::AMDGPU&apos;">FeatureVOP3Literal</span>]))</td></tr>
<tr><th id="301">301</th><td>    <b>return</b>;</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>  <i>// Check for additional literals in SRC0/1/2 (Op 1/2/3)</i></td></tr>
<tr><th id="304">304</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="61i" title='i' data-type='unsigned int' data-ref="61i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="62e" title='e' data-type='unsigned int' data-ref="62e">e</dfn> = <a class="local col2 ref" href="#52Desc" title='Desc' data-ref="52Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a> &lt; <a class="local col2 ref" href="#62e" title='e' data-ref="62e">e</a>; ++<a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a>) {</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>    <i>// Check if this operand should be encoded as [SV]Src</i></td></tr>
<tr><th id="307">307</th><td>    <b>if</b> (!<span class="namespace">AMDGPU::</span><a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcOperand' data-ref="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj">isSISrcOperand</a>(<a class="local col2 ref" href="#52Desc" title='Desc' data-ref="52Desc">Desc</a>, <a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a>))</td></tr>
<tr><th id="308">308</th><td>      <b>continue</b>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>    <i>// Is this operand a literal immediate?</i></td></tr>
<tr><th id="311">311</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="63Op" title='Op' data-type='const llvm::MCOperand &amp;' data-ref="63Op">Op</dfn> = <a class="local col7 ref" href="#47MI" title='MI' data-ref="47MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a>);</td></tr>
<tr><th id="312">312</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getLitEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE">getLitEncoding</a>(<a class="local col3 ref" href="#63Op" title='Op' data-ref="63Op">Op</a>, <a class="local col2 ref" href="#52Desc" title='Desc' data-ref="52Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a>], <a class="local col0 ref" href="#50STI" title='STI' data-ref="50STI">STI</a>) != <var>255</var>)</td></tr>
<tr><th id="313">313</th><td>      <b>continue</b>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>    <i>// Yes! Encode it</i></td></tr>
<tr><th id="316">316</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="64Imm" title='Imm' data-type='int64_t' data-ref="64Imm">Imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>    <b>if</b> (<a class="local col3 ref" href="#63Op" title='Op' data-ref="63Op">Op</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="319">319</th><td>      <a class="local col4 ref" href="#64Imm" title='Imm' data-ref="64Imm">Imm</a> = <a class="local col3 ref" href="#63Op" title='Op' data-ref="63Op">Op</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="320">320</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#63Op" title='Op' data-ref="63Op">Op</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) {</td></tr>
<tr><th id="321">321</th><td>      <b>if</b> (<em>const</em> <em>auto</em> *<dfn class="local col5 decl" id="65C" title='C' data-type='const llvm::MCConstantExpr *' data-ref="65C"><a class="local col5 ref" href="#65C" title='C' data-ref="65C">C</a></dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>&gt;(<a class="local col3 ref" href="#63Op" title='Op' data-ref="63Op">Op</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>()))</td></tr>
<tr><th id="322">322</th><td>        <a class="local col4 ref" href="#64Imm" title='Imm' data-ref="64Imm">Imm</a> = <a class="local col5 ref" href="#65C" title='C' data-ref="65C">C</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm14MCConstantExpr8getValueEv" title='llvm::MCConstantExpr::getValue' data-ref="_ZNK4llvm14MCConstantExpr8getValueEv">getValue</a>();</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>    } <b>else</b> <b>if</b> (!<a class="local col3 ref" href="#63Op" title='Op' data-ref="63Op">Op</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) <i>// Exprs will be replaced with a fixup value.</i></td></tr>
<tr><th id="325">325</th><td>      <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Must be immediate or expr&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp&quot;, 325)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Must be immediate or expr"</q>);</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="66j" title='j' data-type='unsigned int' data-ref="66j">j</dfn> = <var>0</var>; <a class="local col6 ref" href="#66j" title='j' data-ref="66j">j</a> &lt; <var>4</var>; <a class="local col6 ref" href="#66j" title='j' data-ref="66j">j</a>++) {</td></tr>
<tr><th id="328">328</th><td>      <a class="local col8 ref" href="#48OS" title='OS' data-ref="48OS">OS</a>.<a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream5writeEh" title='llvm::raw_ostream::write' data-ref="_ZN4llvm11raw_ostream5writeEh">write</a>((<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>) ((<a class="local col4 ref" href="#64Imm" title='Imm' data-ref="64Imm">Imm</a> &gt;&gt; (<var>8</var> * <a class="local col6 ref" href="#66j" title='j' data-ref="66j">j</a>)) &amp; <var>0xff</var>));</td></tr>
<tr><th id="329">329</th><td>    }</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>    <i>// Only one literal value allowed</i></td></tr>
<tr><th id="332">332</th><td>    <b>break</b>;</td></tr>
<tr><th id="333">333</th><td>  }</td></tr>
<tr><th id="334">334</th><td>}</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><em>unsigned</em> <a class="tu type" href="#(anonymousnamespace)::SIMCCodeEmitter" title='(anonymous namespace)::SIMCCodeEmitter' data-ref="(anonymousnamespace)::SIMCCodeEmitter">SIMCCodeEmitter</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getSOPPBrEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getSOPPBrEncoding' data-type='unsigned int (anonymous namespace)::SIMCCodeEmitter::getSOPPBrEncoding(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getSOPPBrEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getSOPPBrEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="67MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="67MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="68OpNo" title='OpNo' data-type='unsigned int' data-ref="68OpNo">OpNo</dfn>,</td></tr>
<tr><th id="337">337</th><td>                                            <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="69Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="69Fixups">Fixups</dfn>,</td></tr>
<tr><th id="338">338</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="70STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="70STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="339">339</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="71MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="71MO">MO</dfn> = <a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#68OpNo" title='OpNo' data-ref="68OpNo">OpNo</a>);</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td>  <b>if</b> (<a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) {</td></tr>
<tr><th id="342">342</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col2 decl" id="72Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="72Expr">Expr</dfn> = <a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="343">343</th><td>    <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col3 decl" id="73Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="73Kind">Kind</dfn> = (<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>)<span class="namespace">AMDGPU::</span><a class="enum" href="AMDGPUFixupKinds.h.html#llvm::AMDGPU::Fixups::fixup_si_sopp_br" title='llvm::AMDGPU::Fixups::fixup_si_sopp_br' data-ref="llvm::AMDGPU::Fixups::fixup_si_sopp_br">fixup_si_sopp_br</a>;</td></tr>
<tr><th id="344">344</th><td>    <a class="local col9 ref" href="#69Fixups" title='Fixups' data-ref="69Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col2 ref" href="#72Expr" title='Expr' data-ref="72Expr">Expr</a>, <a class="local col3 ref" href="#73Kind" title='Kind' data-ref="73Kind">Kind</a>, <a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="345">345</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="346">346</th><td>  }</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <b>return</b> <a class="virtual tu member" href="#_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getMachineOpValue' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMachineOpValue</a>(<a class="local col7 ref" href="#67MI" title='MI' data-ref="67MI">MI</a>, <a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO">MO</a>, <span class='refarg'><a class="local col9 ref" href="#69Fixups" title='Fixups' data-ref="69Fixups">Fixups</a></span>, <a class="local col0 ref" href="#70STI" title='STI' data-ref="70STI">STI</a>);</td></tr>
<tr><th id="349">349</th><td>}</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><em>unsigned</em></td></tr>
<tr><th id="352">352</th><td><a class="tu type" href="#(anonymousnamespace)::SIMCCodeEmitter" title='(anonymous namespace)::SIMCCodeEmitter' data-ref="(anonymousnamespace)::SIMCCodeEmitter">SIMCCodeEmitter</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115SIMCCodeEmitter18getSDWASrcEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getSDWASrcEncoding' data-type='unsigned int (anonymous namespace)::SIMCCodeEmitter::getSDWASrcEncoding(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter18getSDWASrcEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getSDWASrcEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="74MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="75OpNo" title='OpNo' data-type='unsigned int' data-ref="75OpNo">OpNo</dfn>,</td></tr>
<tr><th id="353">353</th><td>                                    <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="76Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="76Fixups">Fixups</dfn>,</td></tr>
<tr><th id="354">354</th><td>                                    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="77STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="77STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="355">355</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::SDWA</span>;</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="78RegEnc" title='RegEnc' data-type='uint64_t' data-ref="78RegEnc">RegEnc</dfn> = <var>0</var>;</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="79MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="79MO">MO</dfn> = <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#75OpNo" title='OpNo' data-ref="75OpNo">OpNo</a>);</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <b>if</b> (<a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="362">362</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="80Reg" title='Reg' data-type='unsigned int' data-ref="80Reg">Reg</dfn> = <a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="363">363</th><td>    <a class="local col8 ref" href="#78RegEnc" title='RegEnc' data-ref="78RegEnc">RegEnc</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMCCodeEmitter::MRI" title='(anonymous namespace)::SIMCCodeEmitter::MRI' data-use='m' data-ref="(anonymousnamespace)::SIMCCodeEmitter::MRI">MRI</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col0 ref" href="#80Reg" title='Reg' data-ref="80Reg">Reg</a>);</td></tr>
<tr><th id="364">364</th><td>    <a class="local col8 ref" href="#78RegEnc" title='RegEnc' data-ref="78RegEnc">RegEnc</a> &amp;= <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MASK" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MASK' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_VGPR_MASK">SRC_VGPR_MASK</a>;</td></tr>
<tr><th id="365">365</th><td>    <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE" title='llvm::AMDGPU::isSGPR' data-ref="_ZN4llvm6AMDGPU6isSGPREjPKNS_14MCRegisterInfoE">isSGPR</a>(<span class="namespace">AMDGPU::</span><a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU12mc2PseudoRegEj" title='llvm::AMDGPU::mc2PseudoReg' data-ref="_ZN4llvm6AMDGPU12mc2PseudoRegEj">mc2PseudoReg</a>(<a class="local col0 ref" href="#80Reg" title='Reg' data-ref="80Reg">Reg</a>), &amp;<a class="tu member" href="#(anonymousnamespace)::SIMCCodeEmitter::MRI" title='(anonymous namespace)::SIMCCodeEmitter::MRI' data-use='a' data-ref="(anonymousnamespace)::SIMCCodeEmitter::MRI">MRI</a>)) {</td></tr>
<tr><th id="366">366</th><td>      <a class="local col8 ref" href="#78RegEnc" title='RegEnc' data-ref="78RegEnc">RegEnc</a> |= <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MASK" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MASK' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MASK">SRC_SGPR_MASK</a>;</td></tr>
<tr><th id="367">367</th><td>    }</td></tr>
<tr><th id="368">368</th><td>    <b>return</b> <a class="local col8 ref" href="#78RegEnc" title='RegEnc' data-ref="78RegEnc">RegEnc</a>;</td></tr>
<tr><th id="369">369</th><td>  } <b>else</b> {</td></tr>
<tr><th id="370">370</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="81Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="81Desc">Desc</dfn> = <a class="member" href="AMDGPUMCCodeEmitter.h.html#llvm::AMDGPUMCCodeEmitter::MCII" title='llvm::AMDGPUMCCodeEmitter::MCII' data-ref="llvm::AMDGPUMCCodeEmitter::MCII">MCII</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="371">371</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="82Enc" title='Enc' data-type='uint32_t' data-ref="82Enc">Enc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getLitEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE">getLitEncoding</a>(<a class="local col9 ref" href="#79MO" title='MO' data-ref="79MO">MO</a>, <a class="local col1 ref" href="#81Desc" title='Desc' data-ref="81Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col5 ref" href="#75OpNo" title='OpNo' data-ref="75OpNo">OpNo</a>], <a class="local col7 ref" href="#77STI" title='STI' data-ref="77STI">STI</a>);</td></tr>
<tr><th id="372">372</th><td>    <b>if</b> (<a class="local col2 ref" href="#82Enc" title='Enc' data-ref="82Enc">Enc</a> != ~<var>0U</var> &amp;&amp; <a class="local col2 ref" href="#82Enc" title='Enc' data-ref="82Enc">Enc</a> != <var>255</var>) {</td></tr>
<tr><th id="373">373</th><td>      <b>return</b> <a class="local col2 ref" href="#82Enc" title='Enc' data-ref="82Enc">Enc</a> | <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MASK" title='llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MASK' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::SRC_SGPR_MASK">SRC_SGPR_MASK</a>;</td></tr>
<tr><th id="374">374</th><td>    }</td></tr>
<tr><th id="375">375</th><td>  }</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported operand kind&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp&quot;, 377)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported operand kind"</q>);</td></tr>
<tr><th id="378">378</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="379">379</th><td>}</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td><em>unsigned</em></td></tr>
<tr><th id="382">382</th><td><a class="tu type" href="#(anonymousnamespace)::SIMCCodeEmitter" title='(anonymous namespace)::SIMCCodeEmitter' data-ref="(anonymousnamespace)::SIMCCodeEmitter">SIMCCodeEmitter</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115SIMCCodeEmitter22getSDWAVopcDstEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getSDWAVopcDstEncoding' data-type='unsigned int (anonymous namespace)::SIMCCodeEmitter::getSDWAVopcDstEncoding(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter22getSDWAVopcDstEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getSDWAVopcDstEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="83MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="83MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="84OpNo" title='OpNo' data-type='unsigned int' data-ref="84OpNo">OpNo</dfn>,</td></tr>
<tr><th id="383">383</th><td>                                        <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col5 decl" id="85Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="85Fixups">Fixups</dfn>,</td></tr>
<tr><th id="384">384</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col6 decl" id="86STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="86STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="385">385</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">AMDGPU::SDWA</span>;</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="87RegEnc" title='RegEnc' data-type='uint64_t' data-ref="87RegEnc">RegEnc</dfn> = <var>0</var>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col8 decl" id="88MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="88MO">MO</dfn> = <a class="local col3 ref" href="#83MI" title='MI' data-ref="83MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#84OpNo" title='OpNo' data-ref="84OpNo">OpNo</a>);</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="89Reg" title='Reg' data-type='unsigned int' data-ref="89Reg">Reg</dfn> = <a class="local col8 ref" href="#88MO" title='MO' data-ref="88MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="392">392</th><td>  <b>if</b> (Reg != AMDGPU::<span class='error' title="no member named &apos;VCC&apos; in namespace &apos;llvm::AMDGPU&apos;">VCC</span>) {</td></tr>
<tr><th id="393">393</th><td>    <a class="local col7 ref" href="#87RegEnc" title='RegEnc' data-ref="87RegEnc">RegEnc</a> |= <a class="tu member" href="#(anonymousnamespace)::SIMCCodeEmitter::MRI" title='(anonymous namespace)::SIMCCodeEmitter::MRI' data-use='m' data-ref="(anonymousnamespace)::SIMCCodeEmitter::MRI">MRI</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col9 ref" href="#89Reg" title='Reg' data-ref="89Reg">Reg</a>);</td></tr>
<tr><th id="394">394</th><td>    <a class="local col7 ref" href="#87RegEnc" title='RegEnc' data-ref="87RegEnc">RegEnc</a> &amp;= <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_SGPR_MASK" title='llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_SGPR_MASK' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_SGPR_MASK">VOPC_DST_SGPR_MASK</a>;</td></tr>
<tr><th id="395">395</th><td>    <a class="local col7 ref" href="#87RegEnc" title='RegEnc' data-ref="87RegEnc">RegEnc</a> |= <a class="type" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues" title='llvm::AMDGPU::SDWA::SDWA9EncValues' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues">SDWA9EncValues</a>::<a class="enum" href="../SIDefines.h.html#llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_VCC_MASK" title='llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_VCC_MASK' data-ref="llvm::AMDGPU::SDWA::SDWA9EncValues::VOPC_DST_VCC_MASK">VOPC_DST_VCC_MASK</a>;</td></tr>
<tr><th id="396">396</th><td>  }</td></tr>
<tr><th id="397">397</th><td>  <b>return</b> <a class="local col7 ref" href="#87RegEnc" title='RegEnc' data-ref="87RegEnc">RegEnc</a>;</td></tr>
<tr><th id="398">398</th><td>}</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL10needsPCRelPKN4llvm6MCExprE" title='needsPCRel' data-type='bool needsPCRel(const llvm::MCExpr * Expr)' data-ref="_ZL10needsPCRelPKN4llvm6MCExprE">needsPCRel</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col0 decl" id="90Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="90Expr">Expr</dfn>) {</td></tr>
<tr><th id="401">401</th><td>  <b>switch</b> (<a class="local col0 ref" href="#90Expr" title='Expr' data-ref="90Expr">Expr</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv">getKind</a>()) {</td></tr>
<tr><th id="402">402</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::SymbolRef" title='llvm::MCExpr::ExprKind::SymbolRef' data-ref="llvm::MCExpr::ExprKind::SymbolRef">SymbolRef</a>:</td></tr>
<tr><th id="403">403</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="404">404</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::Binary" title='llvm::MCExpr::ExprKind::Binary' data-ref="llvm::MCExpr::ExprKind::Binary">Binary</a>: {</td></tr>
<tr><th id="405">405</th><td>    <em>auto</em> *<dfn class="local col1 decl" id="91BE" title='BE' data-type='const llvm::MCBinaryExpr *' data-ref="91BE">BE</dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>&gt;(<a class="local col0 ref" href="#90Expr" title='Expr' data-ref="90Expr">Expr</a>);</td></tr>
<tr><th id="406">406</th><td>    <b>if</b> (<a class="local col1 ref" href="#91BE" title='BE' data-ref="91BE">BE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm12MCBinaryExpr9getOpcodeEv" title='llvm::MCBinaryExpr::getOpcode' data-ref="_ZNK4llvm12MCBinaryExpr9getOpcodeEv">getOpcode</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr::Opcode::Sub" title='llvm::MCBinaryExpr::Opcode::Sub' data-ref="llvm::MCBinaryExpr::Opcode::Sub">Sub</a>)</td></tr>
<tr><th id="407">407</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="408">408</th><td>    <b>return</b> <a class="tu ref" href="#_ZL10needsPCRelPKN4llvm6MCExprE" title='needsPCRel' data-use='c' data-ref="_ZL10needsPCRelPKN4llvm6MCExprE">needsPCRel</a>(<a class="local col1 ref" href="#91BE" title='BE' data-ref="91BE">BE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm12MCBinaryExpr6getLHSEv" title='llvm::MCBinaryExpr::getLHS' data-ref="_ZNK4llvm12MCBinaryExpr6getLHSEv">getLHS</a>()) || <a class="tu ref" href="#_ZL10needsPCRelPKN4llvm6MCExprE" title='needsPCRel' data-use='c' data-ref="_ZL10needsPCRelPKN4llvm6MCExprE">needsPCRel</a>(<a class="local col1 ref" href="#91BE" title='BE' data-ref="91BE">BE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm12MCBinaryExpr6getRHSEv" title='llvm::MCBinaryExpr::getRHS' data-ref="_ZNK4llvm12MCBinaryExpr6getRHSEv">getRHS</a>());</td></tr>
<tr><th id="409">409</th><td>  }</td></tr>
<tr><th id="410">410</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::Unary" title='llvm::MCExpr::ExprKind::Unary' data-ref="llvm::MCExpr::ExprKind::Unary">Unary</a>:</td></tr>
<tr><th id="411">411</th><td>    <b>return</b> <a class="tu ref" href="#_ZL10needsPCRelPKN4llvm6MCExprE" title='needsPCRel' data-use='c' data-ref="_ZL10needsPCRelPKN4llvm6MCExprE">needsPCRel</a>(<a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm4castEPT0_" title='llvm::cast' data-ref="_ZN4llvm4castEPT0_">cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCUnaryExpr" title='llvm::MCUnaryExpr' data-ref="llvm::MCUnaryExpr">MCUnaryExpr</a>&gt;(<a class="local col0 ref" href="#90Expr" title='Expr' data-ref="90Expr">Expr</a>)-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm11MCUnaryExpr10getSubExprEv" title='llvm::MCUnaryExpr::getSubExpr' data-ref="_ZNK4llvm11MCUnaryExpr10getSubExprEv">getSubExpr</a>());</td></tr>
<tr><th id="412">412</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::Target" title='llvm::MCExpr::ExprKind::Target' data-ref="llvm::MCExpr::ExprKind::Target">Target</a>:</td></tr>
<tr><th id="413">413</th><td>  <b>case</b> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::Constant" title='llvm::MCExpr::ExprKind::Constant' data-ref="llvm::MCExpr::ExprKind::Constant">Constant</a>:</td></tr>
<tr><th id="414">414</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;invalid kind&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp&quot;, 416)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid kind"</q>);</td></tr>
<tr><th id="417">417</th><td>}</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <a class="tu type" href="#(anonymousnamespace)::SIMCCodeEmitter" title='(anonymous namespace)::SIMCCodeEmitter' data-ref="(anonymousnamespace)::SIMCCodeEmitter">SIMCCodeEmitter</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getMachineOpValue' data-type='uint64_t (anonymous namespace)::SIMCCodeEmitter::getMachineOpValue(const llvm::MCInst &amp; MI, const llvm::MCOperand &amp; MO, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getMachineOpValueERKN4llvm6MCInstERKNS1_9MCOperandERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">getMachineOpValue</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="92MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="92MI">MI</dfn>,</td></tr>
<tr><th id="420">420</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="93MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="93MO">MO</dfn>,</td></tr>
<tr><th id="421">421</th><td>                                       <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col4 decl" id="94Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="94Fixups">Fixups</dfn>,</td></tr>
<tr><th id="422">422</th><td>                                       <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="95STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="95STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="423">423</th><td>  <b>if</b> (<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="424">424</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SIMCCodeEmitter::MRI" title='(anonymous namespace)::SIMCCodeEmitter::MRI' data-use='m' data-ref="(anonymousnamespace)::SIMCCodeEmitter::MRI">MRI</a>.<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <b>if</b> (<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>() &amp;&amp; <a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() != <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::Constant" title='llvm::MCExpr::ExprKind::Constant' data-ref="llvm::MCExpr::ExprKind::Constant">Constant</a>) {</td></tr>
<tr><th id="427">427</th><td>    <i>// FIXME: If this is expression is PCRel or not should not depend on what</i></td></tr>
<tr><th id="428">428</th><td><i>    // the expression looks like. Given that this is just a general expression,</i></td></tr>
<tr><th id="429">429</th><td><i>    // it should probably be FK_Data_4 and whatever is producing</i></td></tr>
<tr><th id="430">430</th><td><i>    //</i></td></tr>
<tr><th id="431">431</th><td><i>    //    s_add_u32 s2, s2, (extern_const_addrspace+16</i></td></tr>
<tr><th id="432">432</th><td><i>    //</i></td></tr>
<tr><th id="433">433</th><td><i>    // And expecting a PCRel should instead produce</i></td></tr>
<tr><th id="434">434</th><td><i>    //</i></td></tr>
<tr><th id="435">435</th><td><i>    // .Ltmp1:</i></td></tr>
<tr><th id="436">436</th><td><i>    //   s_add_u32 s2, s2, (extern_const_addrspace+16)-.Ltmp1</i></td></tr>
<tr><th id="437">437</th><td>    <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col6 decl" id="96Kind" title='Kind' data-type='llvm::MCFixupKind' data-ref="96Kind">Kind</dfn>;</td></tr>
<tr><th id="438">438</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL10needsPCRelPKN4llvm6MCExprE" title='needsPCRel' data-use='c' data-ref="_ZL10needsPCRelPKN4llvm6MCExprE">needsPCRel</a>(<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>()))</td></tr>
<tr><th id="439">439</th><td>      <a class="local col6 ref" href="#96Kind" title='Kind' data-ref="96Kind">Kind</a> = <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_PCRel_4" title='llvm::MCFixupKind::FK_PCRel_4' data-ref="llvm::MCFixupKind::FK_PCRel_4">FK_PCRel_4</a>;</td></tr>
<tr><th id="440">440</th><td>    <b>else</b></td></tr>
<tr><th id="441">441</th><td>      <a class="local col6 ref" href="#96Kind" title='Kind' data-ref="96Kind">Kind</a> = <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_Data_4" title='llvm::MCFixupKind::FK_Data_4' data-ref="llvm::MCFixupKind::FK_Data_4">FK_Data_4</a>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="97Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="97Desc">Desc</dfn> = <a class="member" href="AMDGPUMCCodeEmitter.h.html#llvm::AMDGPUMCCodeEmitter::MCII" title='llvm::AMDGPUMCCodeEmitter::MCII' data-ref="llvm::AMDGPUMCCodeEmitter::MCII">MCII</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="444">444</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="98Offset" title='Offset' data-type='uint32_t' data-ref="98Offset">Offset</dfn> = <a class="local col7 ref" href="#97Desc" title='Desc' data-ref="97Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="445">445</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Offset == 4 || Offset == 8) ? void (0) : __assert_fail (&quot;Offset == 4 || Offset == 8&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp&quot;, 445, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#98Offset" title='Offset' data-ref="98Offset">Offset</a> == <var>4</var> || <a class="local col8 ref" href="#98Offset" title='Offset' data-ref="98Offset">Offset</a> == <var>8</var>);</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>    <a class="local col4 ref" href="#94Fixups" title='Fixups' data-ref="94Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(</td></tr>
<tr><th id="448">448</th><td>      <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<a class="local col8 ref" href="#98Offset" title='Offset' data-ref="98Offset">Offset</a>, <a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>(), <a class="local col6 ref" href="#96Kind" title='Kind' data-ref="96Kind">Kind</a>, <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="449">449</th><td>  }</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <i>// Figure out the operand number, needed for isSrcOperand check</i></td></tr>
<tr><th id="452">452</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="99OpNo" title='OpNo' data-type='unsigned int' data-ref="99OpNo">OpNo</dfn> = <var>0</var>;</td></tr>
<tr><th id="453">453</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="100e" title='e' data-type='unsigned int' data-ref="100e">e</dfn> = <a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#99OpNo" title='OpNo' data-ref="99OpNo">OpNo</a> &lt; <a class="local col0 ref" href="#100e" title='e' data-ref="100e">e</a>; ++<a class="local col9 ref" href="#99OpNo" title='OpNo' data-ref="99OpNo">OpNo</a>) {</td></tr>
<tr><th id="454">454</th><td>    <b>if</b> (&amp;<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a> == &amp;<a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#99OpNo" title='OpNo' data-ref="99OpNo">OpNo</a>))</td></tr>
<tr><th id="455">455</th><td>      <b>break</b>;</td></tr>
<tr><th id="456">456</th><td>  }</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="101Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="101Desc">Desc</dfn> = <a class="member" href="AMDGPUMCCodeEmitter.h.html#llvm::AMDGPUMCCodeEmitter::MCII" title='llvm::AMDGPUMCCodeEmitter::MCII' data-ref="llvm::AMDGPUMCCodeEmitter::MCII">MCII</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#92MI" title='MI' data-ref="92MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="459">459</th><td>  <b>if</b> (<span class="namespace">AMDGPU::</span><a class="ref" href="../Utils/AMDGPUBaseInfo.h.html#_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj" title='llvm::AMDGPU::isSISrcOperand' data-ref="_ZN4llvm6AMDGPU14isSISrcOperandERKNS_11MCInstrDescEj">isSISrcOperand</a>(<a class="local col1 ref" href="#101Desc" title='Desc' data-ref="101Desc">Desc</a>, <a class="local col9 ref" href="#99OpNo" title='OpNo' data-ref="99OpNo">OpNo</a>)) {</td></tr>
<tr><th id="460">460</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="102Enc" title='Enc' data-type='uint32_t' data-ref="102Enc">Enc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::SIMCCodeEmitter::getLitEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE">getLitEncoding</a>(<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>, <a class="local col1 ref" href="#101Desc" title='Desc' data-ref="101Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col9 ref" href="#99OpNo" title='OpNo' data-ref="99OpNo">OpNo</a>], <a class="local col5 ref" href="#95STI" title='STI' data-ref="95STI">STI</a>);</td></tr>
<tr><th id="461">461</th><td>    <b>if</b> (<a class="local col2 ref" href="#102Enc" title='Enc' data-ref="102Enc">Enc</a> != ~<var>0U</var> &amp;&amp;</td></tr>
<tr><th id="462">462</th><td>        (<a class="local col2 ref" href="#102Enc" title='Enc' data-ref="102Enc">Enc</a> != <var>255</var> || <a class="local col1 ref" href="#101Desc" title='Desc' data-ref="101Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>() == <var>4</var> || <a class="local col1 ref" href="#101Desc" title='Desc' data-ref="101Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>() == <var>8</var>))</td></tr>
<tr><th id="463">463</th><td>      <b>return</b> <a class="local col2 ref" href="#102Enc" title='Enc' data-ref="102Enc">Enc</a>;</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>  } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="466">466</th><td>    <b>return</b> <a class="local col3 ref" href="#93MO" title='MO' data-ref="93MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Encoding of this operand type is not supported yet.&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp&quot;, 468)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Encoding of this operand type is not supported yet."</q>);</td></tr>
<tr><th id="469">469</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="470">470</th><td>}</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/ENABLE_INSTR_PREDICATE_VERIFIER" data-ref="_M/ENABLE_INSTR_PREDICATE_VERIFIER">ENABLE_INSTR_PREDICATE_VERIFIER</dfn></u></td></tr>
<tr><th id="473">473</th><td><u>#include <span class='error' title="&apos;AMDGPUGenMCCodeEmitter.inc&apos; file not found">"AMDGPUGenMCCodeEmitter.inc"</span></u></td></tr>
<tr><th id="474">474</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
