

================================================================
== Vitis HLS Report for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3'
================================================================
* Date:           Mon Apr 17 17:20:24 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       11|  30.000 ns|  0.110 us|    3|   11|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_148_3  |        1|        9|         2|          1|          1|  1 ~ 9|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.90>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 5 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%m2 = alloca i32 1"   --->   Operation 6 'alloca' 'm2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln140_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln140"   --->   Operation 7 'read' 'add_ln140_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln5_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln5"   --->   Operation 8 'read' 'trunc_ln5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln148_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln148"   --->   Operation 9 'read' 'sext_ln148_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln148_cast = sext i32 %sext_ln148_read"   --->   Operation 10 'sext' 'sext_ln148_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty_11, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %m2"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i33 %sext_ln148_cast, i33 %k"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc125"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%m2_1 = load i31 %m2" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 15 'load' 'm2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.84ns)   --->   "%icmp_ln148 = icmp_eq  i31 %m2_1, i31 %trunc_ln5_read" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 17 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 9, i64 4"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.87ns)   --->   "%add_ln148 = add i31 %m2_1, i31 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 19 'add' 'add_ln148' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %for.inc125.split, void %VITIS_LOOP_153_4.loopexit.exitStub" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 20 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i31 %m2_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 21 'trunc' 'trunc_ln150' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln150 = add i8 %add_ln140_read, i8 %trunc_ln150" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 22 'add' 'add_ln150' <Predicate = (!icmp_ln148)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln150_1 = zext i8 %add_ln150" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 23 'zext' 'zext_ln150_1' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bucket2_addr = getelementptr i32 %bucket2, i64 0, i64 %zext_ln150_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 24 'getelementptr' 'bucket2_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.19ns)   --->   "%bucket2_load = load i8 %bucket2_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 25 'load' 'bucket2_load' <Predicate = (!icmp_ln148)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln148 = store i31 %add_ln148, i31 %m2" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 26 'store' 'store_ln148' <Predicate = (!icmp_ln148)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln148)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%k_load = load i33 %k" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 27 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 28 'specloopname' 'specloopname_ln148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (1.19ns)   --->   "%bucket2_load = load i8 %bucket2_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 29 'load' 'bucket2_load' <Predicate = true> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 160> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln150_1 = trunc i33 %k_load" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 30 'trunc' 'trunc_ln150_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i6 %trunc_ln150_1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 31 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sorted_data_addr = getelementptr i32 %sorted_data, i64 0, i64 %zext_ln150" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 32 'getelementptr' 'sorted_data_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.69ns)   --->   "%store_ln150 = store i32 %bucket2_load, i6 %sorted_data_addr" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150]   --->   Operation 33 'store' 'store_ln150' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 34 [1/1] (0.89ns)   --->   "%add_ln151 = add i33 %k_load, i33 1" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:151]   --->   Operation 34 'add' 'add_ln151' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln148 = store i33 %add_ln151, i33 %k" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 35 'store' 'store_ln148' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.inc125" [sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148]   --->   Operation 36 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.9ns
The critical path consists of the following:
	'alloca' operation ('m2') [7]  (0 ns)
	'load' operation ('m2', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150) on local variable 'm2' [17]  (0 ns)
	'add' operation ('add_ln150', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150) [26]  (0.705 ns)
	'getelementptr' operation ('bucket2_addr', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150) [28]  (0 ns)
	'load' operation ('bucket2_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150) on array 'bucket2' [30]  (1.2 ns)

 <State 2>: 1.9ns
The critical path consists of the following:
	'load' operation ('bucket2_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150) on array 'bucket2' [30]  (1.2 ns)
	'store' operation ('store_ln150', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150) of variable 'bucket2_load', sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150 on array 'sorted_data' [34]  (0.699 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
