{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 01:57:57 2018 " "Info: Processing started: Fri Oct 26 01:57:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjetoHARD -c ProjetoHARD " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProjetoHARD -c ProjetoHARD" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Controle.v(2610) " "Warning (10229): Verilog HDL Expression warning at Controle.v(2610): truncated literal to match 3 bits" {  } { { "Controle.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Controle.v" 2610 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 Controle.v(2646) " "Warning (10229): Verilog HDL Expression warning at Controle.v(2646): truncated literal to match 3 bits" {  } { { "Controle.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Controle.v" 2646 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controle " "Info: Found entity 1: Controle" {  } { { "Controle.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Controle.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "j5b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file j5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 J5B " "Info: Found entity 1: J5B" {  } { { "J5B.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/J5B.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "quantidadedebits.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file quantidadedebits.v" { { "Info" "ISGN_ENTITY_NAME" "1 QuantidadeDeBits " "Info: Found entity 1: QuantidadeDeBits" {  } { { "QuantidadeDeBits.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/QuantidadeDeBits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file aluout.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUOut " "Info: Found entity 1: ALUOut" {  } { { "ALUOut.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/ALUOut.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxregdesl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxregdesl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxRegDesl " "Info: Found entity 1: MuxRegDesl" {  } { { "MuxRegDesl.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxRegDesl.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caixalui.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file caixalui.v" { { "Info" "ISGN_ENTITY_NAME" "1 CaixaLui " "Info: Found entity 1: CaixaLui" {  } { { "CaixaLui.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/CaixaLui.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file div.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div " "Info: Found entity 1: Div" {  } { { "Div.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Div.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file epc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPC " "Info: Found entity 1: EPC" {  } { { "EPC.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/EPC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorbits1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file extensorbits1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorBits1 " "Info: Found entity 1: ExtensorBits1" {  } { { "ExtensorBits1.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/ExtensorBits1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorsinal16.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file extensorsinal16.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal16 " "Info: Found entity 1: ExtensorSinal16" {  } { { "ExtensorSinal16.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/ExtensorSinal16.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorsinal26.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file extensorsinal26.v" { { "Info" "ISGN_ENTITY_NAME" "1 ExtensorSinal26 " "Info: Found entity 1: ExtensorSinal26" {  } { { "ExtensorSinal26.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/ExtensorSinal26.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxula1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxula1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxULA1 " "Info: Found entity 1: MuxULA1" {  } { { "MuxULA1.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxULA1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "j20b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file j20b.v" { { "Info" "ISGN_ENTITY_NAME" "1 J20B " "Info: Found entity 1: J20B" {  } { { "J20B.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/J20B.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "j26b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file j26b.v" { { "Info" "ISGN_ENTITY_NAME" "1 J26B " "Info: Found entity 1: J26B" {  } { { "J26B.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/J26B.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juncao.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file juncao.v" { { "Info" "ISGN_ENTITY_NAME" "1 Juncao " "Info: Found entity 1: Juncao" {  } { { "Juncao.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Juncao.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxwriter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxwriter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxWriteR " "Info: Found entity 1: MuxWriteR" {  } { { "MuxWriteR.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxWriteR.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mult " "Info: Found entity 1: Mult" {  } { { "Mult.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Mult.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxhi.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxhi.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxHi " "Info: Found entity 1: MuxHi" {  } { { "MuxHi.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxHi.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxhilo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxhilo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxHiLo " "Info: Found entity 1: MuxHiLo" {  } { { "MuxHiLo.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxHiLo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxlo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxlo.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxLo " "Info: Found entity 1: MuxLo" {  } { { "MuxLo.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxLo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmdr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxmdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMDR " "Info: Found entity 1: MuxMDR" {  } { { "MuxMDR.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxMDR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxmemoriaendereco.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxmemoriaendereco.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxMemoriaEndereco " "Info: Found entity 1: MuxMemoriaEndereco" {  } { { "MuxMemoriaEndereco.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxMemoriaEndereco.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info: Found entity 1: MuxPC" {  } { { "MuxPC.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxPC.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpcwritecond.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxpcwritecond.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxPCWriteCond " "Info: Found entity 1: MuxPCWriteCond" {  } { { "MuxPCWriteCond.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxPCWriteCond.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "MuxMemoriaEndereço.v " "Warning: Can't analyze file -- file MuxMemoriaEndereço.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxwritedata.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxwritedata.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXWriteData " "Info: Found entity 1: MUXWriteData" {  } { { "MUXWriteData.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MUXWriteData.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxxmemoriadado.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxxmemoriadado.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxxMemoriaDado " "Info: Found entity 1: MuxxMemoriaDado" {  } { { "MuxxMemoriaDado.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxxMemoriaDado.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pccond.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pccond.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCCond " "Info: Found entity 1: PCCond" {  } { { "PCCond.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/PCCond.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft28.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft28.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft28 " "Info: Found entity 1: ShiftLeft28" {  } { { "ShiftLeft28.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/ShiftLeft28.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftleft32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shiftleft32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft32 " "Info: Found entity 1: ShiftLeft32" {  } { { "ShiftLeft32.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/ShiftLeft32.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 MuxULA2.v(14) " "Warning (10229): Verilog HDL Expression warning at MuxULA2.v(14): truncated literal to match 3 bits" {  } { { "MuxULA2.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxULA2.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxula2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file muxula2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MuxULA2 " "Info: Found entity 1: MuxULA2" {  } { { "MuxULA2.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/MuxULA2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "booth.v " "Warning: Can't analyze file -- file booth.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Div " "Info: Elaborating entity \"Div\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Div.v(68) " "Warning (10230): Verilog HDL assignment warning at Div.v(68): truncated value with size 32 to match size of target (5)" {  } { { "Div.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Div.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Div.v(82) " "Warning (10230): Verilog HDL assignment warning at Div.v(82): truncated value with size 32 to match size of target (5)" {  } { { "Div.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Div.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Div.v(43) " "Info (10264): Verilog HDL Case Statement information at Div.v(43): all case item expressions in this case statement are onehot" {  } { { "Div.v" "" { Text "D:/Downloads/AlteraQuartus91sp2Portable/quartus/bin/GitProjeto/MIPS2/Div.v" 43 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 3 " "Info: 3 registers lost all their fanouts during netlist optimizations. The first 3 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado.INITIAL " "Info: Register \"estado.INITIAL\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~5 " "Info: Register \"estado~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "estado~6 " "Info: Register \"estado~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "797 " "Info: Implemented 797 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Info: Implemented 67 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Info: Implemented 65 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "665 " "Info: Implemented 665 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Info: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 01:58:02 2018 " "Info: Processing ended: Fri Oct 26 01:58:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
