==27565== Cachegrind, a cache and branch-prediction profiler
==27565== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27565== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27565== Command: ./mser .
==27565== 
--27565-- warning: L3 cache found, using its data for the LL simulation.
--27565-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27565-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27565== 
==27565== Process terminating with default action of signal 15 (SIGTERM)
==27565==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27565==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27565== 
==27565== I   refs:      2,247,036,998
==27565== I1  misses:            1,216
==27565== LLi misses:            1,202
==27565== I1  miss rate:          0.00%
==27565== LLi miss rate:          0.00%
==27565== 
==27565== D   refs:        903,158,375  (610,835,516 rd   + 292,322,859 wr)
==27565== D1  misses:        4,592,683  (  3,215,087 rd   +   1,377,596 wr)
==27565== LLd misses:        1,333,886  (    233,308 rd   +   1,100,578 wr)
==27565== D1  miss rate:           0.5% (        0.5%     +         0.5%  )
==27565== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27565== 
==27565== LL refs:           4,593,899  (  3,216,303 rd   +   1,377,596 wr)
==27565== LL misses:         1,335,088  (    234,510 rd   +   1,100,578 wr)
==27565== LL miss rate:            0.0% (        0.0%     +         0.4%  )
