// Seed: 3060743489
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output tri id_2,
    output supply1 id_3,
    input wand id_4,
    output supply0 id_5,
    output supply0 id_6,
    output wor id_7
    , id_17,
    input supply0 id_8,
    input wand id_9,
    input uwire id_10,
    input tri0 id_11,
    output supply1 id_12,
    output wand id_13,
    input wor id_14,
    output supply0 id_15
);
  logic id_18;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input supply1 id_2,
    input uwire id_3,
    input wire id_4,
    input wor id_5
    , id_8,
    input wire id_6
);
  assign id_0 = 1'b0;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_0,
      id_0,
      id_6,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3,
      id_3,
      id_5,
      id_0,
      id_0,
      id_2,
      id_0
  );
endmodule
