Prithviraj Banerjee , John A. Chandy , Manish Gupta , Eugene W. Hodges IV , John G. Holm , Antonio Lain , Daniel J. Palermo , Shankar Ramaswamy , Ernesto Su, The Paradigm Compiler for Distributed-Memory Multicomputers, Computer, v.28 n.10, p.37-47, October 1995[doi>10.1109/2.467577]
Lisane Brisolara , Sang-il Han , Xavier Guerin , Luigi Carro , Ricardo Reis , Soo-Ik Chae , Ahmed Jerraya, Reducing fine-grain communication overhead in multithread code generation for heterogeneous MPSoC, Proceedingsof the 10th international workshop on Software & compilers for embedded systems, April 20-20, 2007, Nice, France[doi>10.1145/1269843.1269855]
Jeronimo Castrillon , Andreas Tretter , Rainer Leupers , Gerd Ascheid, Communication-aware mapping of KPN applications onto heterogeneous MPSoCs, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228597]
Jeronimo Castrillon, Rainer Leupers, and Gerd Ascheid. 2013. MAPS: Mapping concurrent dataflow applications to heterogeneous mpsocs. IEEE Transactions on Industrial Informatics 9, 1, 527--545.
Gregory A. Chadwick. 2013. Communication-centric, Multi-Core, Fine-Grained Processor Architecture. Technical Report UCAM-CL-TR-832. University of Cambridge, Computer Laboratory.
Eric Cheung , Harry Hsieh , Felice Balarin, Automatic buffer sizing for rate-constrained KPN applications on multiprocessor system-on-chip, Proceedings of the 2007 IEEE International High Level Design Validation and Test Workshop, p.37-44, November 07-09, 2007[doi>10.1109/HLDVT.2007.4392782]
Jason Cong , Guoling Han , Wei Jiang, Synthesis of an application-specific soft multiprocessor system, Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, February 18-20, 2007, Monterey, California, USA[doi>10.1145/1216919.1216934]
C-SKY Inc. Homepage. Retrieved from http://www.c-sky.com.
RTI-MP, dSPACE, Inc. Retrieved from http://www.dspaceinc.com/ww/en/inc/home/products/sw/impsw/rtimpblo.cfm.
Stijn Eyerman , Lieven Eeckhout, Modeling critical sections in Amdahl's law and its implications for multicore design, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816011]
Sang-Il Han , Amer Baghdadi , Marius Bonaciu , Soo-Ik Chae , Ahmed A. Jerraya, An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996636]
Sang-Il Han , Soo-Ik Chae , Lisane Brisolara , Luigi Carro , Ricardo Reis , Xavier Guérin , Ahmed Amine Jerraya, Memory-efficient multithreaded code generation from Simulink for heterogeneous MPSoC, Design Automation for Embedded Systems, v.11 n.4, p.249-283, December  2007[doi>10.1007/s10617-007-9009-4]
Sang-Il Han , Soo-Ik Chae , Lisane Brisolara , Luigi Carro , Katalin Popovici , Xavier Guerin , Ahmed A. Jerraya , Kai Huang , Lei Li , Xiaolang Yan, Simulink®-based heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation, Integration, the VLSI Journal, v.42 n.2, p.227-245, February, 2009[doi>10.1016/j.vlsi.2008.08.003]
Sang-Il Han , Soo-Ik Chae , Ahmed A. Jerraya, Functional modeling techniques for efficient SW code generation of video codec applications, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118509]
Sang-Il Han , Xavier Guerin , Soo-Ik Chae , Ahmed A. Jerraya, Buffer memory optimization for video codec application modeled in Simulink, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147084]
Pieter H. Hartel , Theo C. Ruys , Marc C. W. Geilen, Scheduling optimisations for SPIN to minimise buffer requirements in synchronous data flow, Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design, p.1-10, November 17-20, 2008, Portland, Oregon
Gerard Holzmann, Spin model checker, the: primer and reference manual, Addison-Wesley Professional, 2003
Kai Huang , Wolfgang Haid , Iuliana Bacivarov , Matthias Keller , Lothar Thiele, Embedding formal performance analysis into the design cycle of MPSoCs for real-time streaming applications, ACM Transactions on Embedded Computing Systems (TECS), v.11 n.1, p.1-23, March 2012[doi>10.1145/2146417.2146425]
Kai Huang , Sang-il Han , Katalin Popovici , Lisane Brisolara , Xavier Guerin , Lei Li , Xiaolang Yan , Soo-lk Chae , Luigi Carro , Ahmed Amine Jerraya, Simulink-based MPSoC design flow: case study of Motion-JPEG and H.264, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278491]
Gilles Kahn and David MacQueeen. 1976. Coroutines and networks of parallel processors. In Proceedings of World Computer Congress-IFIP (1977), Toronto, Canada, 993--998.
Edward A. Lee , Thomas M. Parks, Dataflow process networks, Readings in hardware/software co-design, Kluwer Academic Publishers, Norwell, MA, 2001
Weichen Liu , Zonghua Gu , Jiang Xu , Yu Wang , Mingxuan Yuan, An efficient technique for analysis of minimal buffer requirements of synchronous dataflow graphs with model checking, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629445]
Simulink, Mathworks. Retrieved from http://www.mathworks.com.
Real-time workshop, Mathworks. Retrieved from http://www.mathworks.com.
Simon Moore , Daniel Greenfield, The next resource war: computation vs. communication, Proceedings of the 2008 international workshop on System level interconnect prediction, April 05-08, 2008, Newcastle, United Kingdom[doi>10.1145/1353610.1353627]
UML, Object Management Group, Inc. http://www.uml.org/.
Tae-ho Shin , Hyunok Oh , Soonhoi Ha, Minimizing buffer requirements for throughput constrained parallel execution of synchronous dataflow graph, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.165-170, January 25-28, 2011, Yokohama, Japan
Sander Stuijk , Marc Geilen , Twan Basten, Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147138]
Robert Tarjan, Depth-first search and linear grajh algorithms, Proceedings of the 12th Annual Symposium on Switching and Automata Theory (swat 1971), p.114-121, October 13-15, 1971[doi>10.1109/SWAT.1971.10]
V6 TAI Logic Module, S2C Inc. http://www.s2cinc.com/product/HardWare/V6TAILogicModule.htm.
Jia Yu , Jingnan Yao , Laxmi Bhuyan , Jun Yang, Program mapping onto network processors by recursive bipartitioning and refining, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278681]
