#ifndef __MSMHWIOBASE_H__
#define __MSMHWIOBASE_H__
/*
===========================================================================
*/
/**
  @file msmhwiobase.h
  @brief Auto-generated HWIO base include file.
*/
/*
  ===========================================================================

  Copyright (c) 2016 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  Qualcomm Confidential and Proprietary

  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.

  All ideas, data and information contained in or disclosed by
  this document are confidential and proprietary information of
  Qualcomm Technologies Incorporated and all rights therein are expressly reserved.
  By accepting this material the recipient agrees that this material
  and the information contained therein are held in confidence and in
  trust and will not be used, copied, reproduced in whole or in part,
  nor its contents revealed in any manner to others without the express
  written permission of Qualcomm Technologies Incorporated.

  ===========================================================================

  $Header: //components/rel/boot.xf/1.4/QcomPkg/Sdm660Pkg/Include/msmhwiobase.h#4 $
  $DateTime: 2016/12/16 06:36:38 $
  $Author: pwbldsvc $

  ===========================================================================
*/

/*----------------------------------------------------------------------------
 * BASE: CNOC_0_CENTER_LEFT_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_0_CENTER_LEFT_BUS_TIMEOUT_BASE                         0x00021000
#define CNOC_0_CENTER_LEFT_BUS_TIMEOUT_BASE_SIZE                    0x00001000
#define CNOC_0_CENTER_LEFT_BUS_TIMEOUT_BASE_PHYS                    0x00021000

/*----------------------------------------------------------------------------
 * BASE: CNOC_2_CENTER_RIGHT_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_2_CENTER_RIGHT_BUS_TIMEOUT_BASE                        0x00023000
#define CNOC_2_CENTER_RIGHT_BUS_TIMEOUT_BASE_SIZE                   0x00001000
#define CNOC_2_CENTER_RIGHT_BUS_TIMEOUT_BASE_PHYS                   0x00023000

/*----------------------------------------------------------------------------
 * BASE: CNOC_3_CENTER_RIGHT_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_3_CENTER_RIGHT_BUS_TIMEOUT_BASE                        0x00024000
#define CNOC_3_CENTER_RIGHT_BUS_TIMEOUT_BASE_SIZE                   0x00001000
#define CNOC_3_CENTER_RIGHT_BUS_TIMEOUT_BASE_PHYS                   0x00024000

/*----------------------------------------------------------------------------
 * BASE: CNOC_2_NORTH_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_2_NORTH_BUS_TIMEOUT_BASE                               0x00025000
#define CNOC_2_NORTH_BUS_TIMEOUT_BASE_SIZE                          0x00001000
#define CNOC_2_NORTH_BUS_TIMEOUT_BASE_PHYS                          0x00025000

/*----------------------------------------------------------------------------
 * BASE: CNOC_4_CENTER_RIGHT_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_4_CENTER_RIGHT_BUS_TIMEOUT_BASE                        0x00026000
#define CNOC_4_CENTER_RIGHT_BUS_TIMEOUT_BASE_SIZE                   0x00001000
#define CNOC_4_CENTER_RIGHT_BUS_TIMEOUT_BASE_PHYS                   0x00026000

/*----------------------------------------------------------------------------
 * BASE: CNOC_0_NORTH_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_0_NORTH_BUS_TIMEOUT_BASE                               0x00027000
#define CNOC_0_NORTH_BUS_TIMEOUT_BASE_SIZE                          0x00001000
#define CNOC_0_NORTH_BUS_TIMEOUT_BASE_PHYS                          0x00027000

/*----------------------------------------------------------------------------
 * BASE: CNOC_1_NORTH_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_1_NORTH_BUS_TIMEOUT_BASE                               0x00028000
#define CNOC_1_NORTH_BUS_TIMEOUT_BASE_SIZE                          0x00001000
#define CNOC_1_NORTH_BUS_TIMEOUT_BASE_PHYS                          0x00028000

/*----------------------------------------------------------------------------
 * BASE: CNOC_5_CENTER_RIGHT_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_5_CENTER_RIGHT_BUS_TIMEOUT_BASE                        0x00029000
#define CNOC_5_CENTER_RIGHT_BUS_TIMEOUT_BASE_SIZE                   0x00001000
#define CNOC_5_CENTER_RIGHT_BUS_TIMEOUT_BASE_PHYS                   0x00029000

/*----------------------------------------------------------------------------
 * BASE: CNOC_1_CENTER_RIGHT_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_1_CENTER_RIGHT_BUS_TIMEOUT_BASE                        0x0002a000
#define CNOC_1_CENTER_RIGHT_BUS_TIMEOUT_BASE_SIZE                   0x00001000
#define CNOC_1_CENTER_RIGHT_BUS_TIMEOUT_BASE_PHYS                   0x0002a000

/*----------------------------------------------------------------------------
 * BASE: CNOC_USB2_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_USB2_BUS_TIMEOUT_BASE                                  0x0002b000
#define CNOC_USB2_BUS_TIMEOUT_BASE_SIZE                             0x00001000
#define CNOC_USB2_BUS_TIMEOUT_BASE_PHYS                             0x0002b000

/*----------------------------------------------------------------------------
 * BASE: CNOC_MM_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_MM_BUS_TIMEOUT_BASE                                    0x0002c000
#define CNOC_MM_BUS_TIMEOUT_BASE_SIZE                               0x00001000
#define CNOC_MM_BUS_TIMEOUT_BASE_PHYS                               0x0002c000

/*----------------------------------------------------------------------------
 * BASE: CNOC_1_CENTER_LEFT_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_1_CENTER_LEFT_BUS_TIMEOUT_BASE                         0x0002d000
#define CNOC_1_CENTER_LEFT_BUS_TIMEOUT_BASE_SIZE                    0x00001000
#define CNOC_1_CENTER_LEFT_BUS_TIMEOUT_BASE_PHYS                    0x0002d000

/*----------------------------------------------------------------------------
 * BASE: CNOC_0_SOUTH_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_0_SOUTH_BUS_TIMEOUT_BASE                               0x0002e000
#define CNOC_0_SOUTH_BUS_TIMEOUT_BASE_SIZE                          0x00001000
#define CNOC_0_SOUTH_BUS_TIMEOUT_BASE_PHYS                          0x0002e000

/*----------------------------------------------------------------------------
 * BASE: CNOC_0_CENTER_RIGHT_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_0_CENTER_RIGHT_BUS_TIMEOUT_BASE                        0x0002f000
#define CNOC_0_CENTER_RIGHT_BUS_TIMEOUT_BASE_SIZE                   0x00001000
#define CNOC_0_CENTER_RIGHT_BUS_TIMEOUT_BASE_PHYS                   0x0002f000

/*----------------------------------------------------------------------------
 * BASE: CNOC_USB3_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define CNOC_USB3_BUS_TIMEOUT_BASE                                  0x00030000
#define CNOC_USB3_BUS_TIMEOUT_BASE_SIZE                             0x00001000
#define CNOC_USB3_BUS_TIMEOUT_BASE_PHYS                             0x00030000

/*----------------------------------------------------------------------------
 * BASE: CLK_CTL
 *--------------------------------------------------------------------------*/

#define CLK_CTL_BASE                                                0x00100000
#define CLK_CTL_BASE_SIZE                                           0x000c0000
#define CLK_CTL_BASE_PHYS                                           0x00100000

/*----------------------------------------------------------------------------
 * BASE: RPM_CODE_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define RPM_CODE_RAM_START_ADDRESS_BASE                             0x00200000
#define RPM_CODE_RAM_START_ADDRESS_BASE_SIZE                        0x00000000
#define RPM_CODE_RAM_START_ADDRESS_BASE_PHYS                        0x00200000

/*----------------------------------------------------------------------------
 * BASE: RPM
 *--------------------------------------------------------------------------*/

#define RPM_BASE                                                    0x00200000
#define RPM_BASE_SIZE                                               0x00100000
#define RPM_BASE_PHYS                                               0x00200000

/*----------------------------------------------------------------------------
 * BASE: RPM_DATA_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define RPM_DATA_RAM_START_ADDRESS_BASE                             0x00290000
#define RPM_DATA_RAM_START_ADDRESS_BASE_SIZE                        0x00000000
#define RPM_DATA_RAM_START_ADDRESS_BASE_PHYS                        0x00290000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_START_ADDRESS_BASE                                 0x00300000
#define BOOT_ROM_START_ADDRESS_BASE_SIZE                            0x00000000
#define BOOT_ROM_START_ADDRESS_BASE_PHYS                            0x00300000

/*----------------------------------------------------------------------------
 * BASE: BOOT_ROM
 *--------------------------------------------------------------------------*/

#define BOOT_ROM_BASE                                               0x00300000
#define BOOT_ROM_BASE_SIZE                                          0x00100000
#define BOOT_ROM_BASE_PHYS                                          0x00300000

/*----------------------------------------------------------------------------
 * BASE: RAMBLUR_PIMEM
 *--------------------------------------------------------------------------*/

#define RAMBLUR_PIMEM_BASE                                          0x00610000
#define RAMBLUR_PIMEM_BASE_SIZE                                     0x00008000
#define RAMBLUR_PIMEM_BASE_PHYS                                     0x00610000

/*----------------------------------------------------------------------------
 * BASE: OCIMEM_WRAPPER_CSR
 *--------------------------------------------------------------------------*/

#define OCIMEM_WRAPPER_CSR_BASE                                     0x00618000
#define OCIMEM_WRAPPER_CSR_BASE_SIZE                                0x00006000
#define OCIMEM_WRAPPER_CSR_BASE_PHYS                                0x00618000

#define OCIMEM_MPU_REG_BASE_PHYS                                    (OCIMEM_WRAPPER_CSR_BASE_PHYS + 0x00004000)
#define OCIMEM_MPU_REG_BASE_OFFS                                    0x00004000
#define OCIMEM_MPU_REG_BASE_SIZE                                    0x00001400

/*----------------------------------------------------------------------------
 * BASE: SPDM_WRAPPER_TOP
 *--------------------------------------------------------------------------*/

#define SPDM_WRAPPER_TOP_BASE                                       0x00620000
#define SPDM_WRAPPER_TOP_BASE_SIZE                                  0x00008000
#define SPDM_WRAPPER_TOP_BASE_PHYS                                  0x00620000

/*----------------------------------------------------------------------------
 * BASE: CPR3
 *--------------------------------------------------------------------------*/

#define CPR3_BASE                                                   0x00628000
#define CPR3_BASE_SIZE                                              0x00004000
#define CPR3_BASE_PHYS                                              0x00628000

/*----------------------------------------------------------------------------
 * BASE: MX_CPR3
 *--------------------------------------------------------------------------*/

#define MX_CPR3_BASE                                                0x0062c000
#define MX_CPR3_BASE_SIZE                                           0x00004000
#define MX_CPR3_BASE_PHYS                                           0x0062c000

/*----------------------------------------------------------------------------
 * BASE: MSS_MPU_MSS_MPU_WRAPPER
 *--------------------------------------------------------------------------*/

#define MSS_MPU_MSS_MPU_WRAPPER_BASE                                0x00634000
#define MSS_MPU_MSS_MPU_WRAPPER_BASE_SIZE                           0x00001800
#define MSS_MPU_MSS_MPU_WRAPPER_BASE_PHYS                           0x00634000

/*----------------------------------------------------------------------------
 * BASE: MSS_Q6_MPU_MPU32Q2N7S1V0_16_CL36M35L12_AXI
 *--------------------------------------------------------------------------*/

#define MSS_Q6_MPU_MPU32Q2N7S1V0_16_CL36M35L12_AXI_BASE             0x00636000
#define MSS_Q6_MPU_MPU32Q2N7S1V0_16_CL36M35L12_AXI_BASE_SIZE        0x00001800
#define MSS_Q6_MPU_MPU32Q2N7S1V0_16_CL36M35L12_AXI_BASE_PHYS        0x00636000

/*----------------------------------------------------------------------------
 * BASE: RPM_SS_MSG_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define RPM_SS_MSG_RAM_START_ADDRESS_BASE                           0x00778000
#define RPM_SS_MSG_RAM_START_ADDRESS_BASE_SIZE                      0x00000000
#define RPM_SS_MSG_RAM_START_ADDRESS_BASE_PHYS                      0x00778000

/*----------------------------------------------------------------------------
 * BASE: RPM_MSG_RAM
 *--------------------------------------------------------------------------*/

#define RPM_MSG_RAM_BASE                                            0x00778000
#define RPM_MSG_RAM_BASE_SIZE                                       0x00008000
#define RPM_MSG_RAM_BASE_PHYS                                       0x00778000

/*----------------------------------------------------------------------------
 * BASE: SECURITY_CONTROL
 *--------------------------------------------------------------------------*/

#define SECURITY_CONTROL_BASE                                       0x00780000
#define SECURITY_CONTROL_BASE_SIZE                                  0x00010000
#define SECURITY_CONTROL_BASE_PHYS                                  0x00780000

/*----------------------------------------------------------------------------
 * BASE: PRNG_CFG_PRNG_TOP
 *--------------------------------------------------------------------------*/

#define PRNG_CFG_PRNG_TOP_BASE                                      0x00790000
#define PRNG_CFG_PRNG_TOP_BASE_SIZE                                 0x00010000
#define PRNG_CFG_PRNG_TOP_BASE_PHYS                                 0x00790000

/*----------------------------------------------------------------------------
 * BASE: GLM_WRAPPER
 *--------------------------------------------------------------------------*/

#define GLM_WRAPPER_BASE                                            0x007a0000
#define GLM_WRAPPER_BASE_SIZE                                       0x00002000
#define GLM_WRAPPER_BASE_PHYS                                       0x007a0000

/*----------------------------------------------------------------------------
 * BASE: AHB2PHY_EAST
 *--------------------------------------------------------------------------*/

#define AHB2PHY_EAST_BASE                                           0x00ff0000
#define AHB2PHY_EAST_BASE_SIZE                                      0x00004000
#define AHB2PHY_EAST_BASE_PHYS                                      0x00ff0000

/*----------------------------------------------------------------------------
 * BASE: DDR_SS
 *--------------------------------------------------------------------------*/

#define DDR_SS_BASE                                                 0x00ffd000
#define DDR_SS_BASE_SIZE                                            0x000a3000
#define DDR_SS_BASE_PHYS                                            0x00ffd000

/*----------------------------------------------------------------------------
 * BASE: MPM2_MPM
 *--------------------------------------------------------------------------*/

#define MPM2_MPM_BASE                                               0x010a0000
#define MPM2_MPM_BASE_SIZE                                          0x00010000
#define MPM2_MPM_BASE_PHYS                                          0x010a0000

#define MPM2_TSENS0_REG_BASE_PHYS                                   (MPM2_MPM_BASE_PHYS + 0x0000a000)
#define MPM2_TSENS0_REG_BASE_OFFS                                   0x0000a000
#define MPM2_TSENS0_REG_BASE_SIZE                                   0x00001000

#define MPM2_TSENS0_TSENS0_TM_REG_BASE_PHYS                         (MPM2_MPM_BASE_PHYS + 0x0000b000)
#define MPM2_TSENS0_TSENS0_TM_REG_BASE_OFFS                         0x0000b000
#define MPM2_TSENS0_TSENS0_TM_REG_BASE_SIZE                         0x00001000

#define MPM2_TSENS1_REG_BASE_PHYS                                   (MPM2_MPM_BASE_PHYS + 0x0000d000)
#define MPM2_TSENS1_REG_BASE_OFFS                                   0x0000d000
#define MPM2_TSENS1_REG_BASE_SIZE                                   0x00001000

#define MPM2_TSENS1_TSENS1_TM_REG_BASE_PHYS                         (MPM2_MPM_BASE_PHYS + 0x0000e000)
#define MPM2_TSENS1_TSENS1_TM_REG_BASE_OFFS                         0x0000e000
#define MPM2_TSENS1_TSENS1_TM_REG_BASE_SIZE                         0x00001000

/*----------------------------------------------------------------------------
 * BASE: DCC_WRAPPER
 *--------------------------------------------------------------------------*/

#define DCC_WRAPPER_BASE                                            0x010b0000
#define DCC_WRAPPER_BASE_SIZE                                       0x00004000
#define DCC_WRAPPER_BASE_PHYS                                       0x010b0000

/*----------------------------------------------------------------------------
 * BASE: DCC_RAM_START_ADDRESS
 *--------------------------------------------------------------------------*/

#define DCC_RAM_START_ADDRESS_BASE                                  0x010b4000
#define DCC_RAM_START_ADDRESS_BASE_SIZE                             0x00000800
#define DCC_RAM_START_ADDRESS_BASE_PHYS                             0x010b4000

/*----------------------------------------------------------------------------
 * BASE: QM
 *--------------------------------------------------------------------------*/

#define QM_BASE                                                     0x010b8000
#define QM_BASE_SIZE                                                0x00004000
#define QM_BASE_PHYS                                                0x010b8000

/*----------------------------------------------------------------------------
 * BASE: QM_MPU_CFG_QM_MPU_WRAPPER
 *--------------------------------------------------------------------------*/

#define QM_MPU_CFG_QM_MPU_WRAPPER_BASE                              0x010bc000
#define QM_MPU_CFG_QM_MPU_WRAPPER_BASE_SIZE                         0x00001200
#define QM_MPU_CFG_QM_MPU_WRAPPER_BASE_PHYS                         0x010bc000

/*----------------------------------------------------------------------------
 * BASE: CONFIG_NOC_WRAPPER
 *--------------------------------------------------------------------------*/

#define CONFIG_NOC_WRAPPER_BASE                                     0x01500000
#define CONFIG_NOC_WRAPPER_BASE_SIZE                                0x0002a000
#define CONFIG_NOC_WRAPPER_BASE_PHYS                                0x01500000

/*----------------------------------------------------------------------------
 * BASE: SYSTEM_NOC
 *--------------------------------------------------------------------------*/

#define SYSTEM_NOC_BASE                                             0x01620000
#define SYSTEM_NOC_BASE_SIZE                                        0x0000d100
#define SYSTEM_NOC_BASE_PHYS                                        0x01620000

/*----------------------------------------------------------------------------
 * BASE: A2_NOC_AGGRE2_NOC_WRAPPER
 *--------------------------------------------------------------------------*/

#define A2_NOC_AGGRE2_NOC_WRAPPER_BASE                              0x016c0000
#define A2_NOC_AGGRE2_NOC_WRAPPER_BASE_SIZE                         0x00062000
#define A2_NOC_AGGRE2_NOC_WRAPPER_BASE_PHYS                         0x016c0000

/*----------------------------------------------------------------------------
 * BASE: THROTTLE_1THROTTLE_WRAPPER_2
 *--------------------------------------------------------------------------*/

#define THROTTLE_1THROTTLE_WRAPPER_2_BASE                           0x01722000
#define THROTTLE_1THROTTLE_WRAPPER_2_BASE_SIZE                      0x00001000
#define THROTTLE_1THROTTLE_WRAPPER_2_BASE_PHYS                      0x01722000

/*----------------------------------------------------------------------------
 * BASE: MMSS_NOC
 *--------------------------------------------------------------------------*/

#define MMSS_NOC_BASE                                               0x01740000
#define MMSS_NOC_BASE_SIZE                                          0x0000f080
#define MMSS_NOC_BASE_PHYS                                          0x01740000

/*----------------------------------------------------------------------------
 * BASE: UFS_UFS_REGS
 *--------------------------------------------------------------------------*/

#define UFS_UFS_REGS_BASE                                           0x01da0000
#define UFS_UFS_REGS_BASE_SIZE                                      0x00020000
#define UFS_UFS_REGS_BASE_PHYS                                      0x01da0000

/*----------------------------------------------------------------------------
 * BASE: CRYPTO0_CRYPTO_TOP
 *--------------------------------------------------------------------------*/

#define CRYPTO0_CRYPTO_TOP_BASE                                     0x01dc0000
#define CRYPTO0_CRYPTO_TOP_BASE_SIZE                                0x00040000
#define CRYPTO0_CRYPTO_TOP_BASE_PHYS                                0x01dc0000

/*----------------------------------------------------------------------------
 * BASE: CORE_TOP_CSR
 *--------------------------------------------------------------------------*/

#define CORE_TOP_CSR_BASE                                           0x01f00000
#define CORE_TOP_CSR_BASE_SIZE                                      0x00100000
#define CORE_TOP_CSR_BASE_PHYS                                      0x01f00000

/*----------------------------------------------------------------------------
 * BASE: TLMM
 *--------------------------------------------------------------------------*/

#define TLMM_BASE                                                   0x03000000
#define TLMM_BASE_SIZE                                              0x00c00000
#define TLMM_BASE_PHYS                                              0x03000000

/*----------------------------------------------------------------------------
 * BASE: MODEM_TOP
 *--------------------------------------------------------------------------*/

#define MODEM_TOP_BASE                                              0x04000000
#define MODEM_TOP_BASE_SIZE                                         0x01000000
#define MODEM_TOP_BASE_PHYS                                         0x04000000

/*----------------------------------------------------------------------------
 * BASE: MSS_QDSP6_TCM
 *--------------------------------------------------------------------------*/

#define MSS_QDSP6_TCM_BASE                                          0x04400000
#define MSS_QDSP6_TCM_BASE_SIZE                                     0x00000000
#define MSS_QDSP6_TCM_BASE_PHYS                                     0x04400000

/*----------------------------------------------------------------------------
 * BASE: A5X
 *--------------------------------------------------------------------------*/

#define A5X_BASE                                                    0x05000000
#define A5X_BASE_SIZE                                               0x00075000
#define A5X_BASE_PHYS                                               0x05000000

/*----------------------------------------------------------------------------
 * BASE: LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_STARLORD
 *--------------------------------------------------------------------------*/

#define LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_STARLORD_BASE           0x05100000
#define LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_STARLORD_BASE_SIZE      0x00040000
#define LPASS_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_STARLORD_BASE_PHYS      0x05100000

/*----------------------------------------------------------------------------
 * BASE: TURING_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_STARLORD
 *--------------------------------------------------------------------------*/

#define TURING_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_STARLORD_BASE          0x05180000
#define TURING_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_STARLORD_BASE_SIZE     0x00040000
#define TURING_Q6_SMMU_QSMMUV2_WRAP_LPASS_Q6_STARLORD_BASE_PHYS     0x05180000

/*----------------------------------------------------------------------------
 * BASE: LPASS_LPASS_CC_TOP
 *--------------------------------------------------------------------------*/

#define LPASS_LPASS_CC_TOP_BASE                                     0x05240000
#define LPASS_LPASS_CC_TOP_BASE_SIZE                                0x00013000
#define LPASS_LPASS_CC_TOP_BASE_PHYS                                0x05240000

/*----------------------------------------------------------------------------
 * BASE: LPASS_CFG_MPU_MPU32Q2N7S1V0_10_CL36M22L12_AHB
 *--------------------------------------------------------------------------*/

#define LPASS_CFG_MPU_MPU32Q2N7S1V0_10_CL36M22L12_AHB_BASE          0x05280000
#define LPASS_CFG_MPU_MPU32Q2N7S1V0_10_CL36M22L12_AHB_BASE_SIZE     0x00001500
#define LPASS_CFG_MPU_MPU32Q2N7S1V0_10_CL36M22L12_AHB_BASE_PHYS     0x05280000

/*----------------------------------------------------------------------------
 * BASE: LPASS_LPASS_QOS_GASKET
 *--------------------------------------------------------------------------*/

#define LPASS_LPASS_QOS_GASKET_BASE                                 0x05282000
#define LPASS_LPASS_QOS_GASKET_BASE_SIZE                            0x00002000
#define LPASS_LPASS_QOS_GASKET_BASE_PHYS                            0x05282000

/*----------------------------------------------------------------------------
 * BASE: QDSS_SOC_DBG
 *--------------------------------------------------------------------------*/

#define QDSS_SOC_DBG_BASE                                           0x06000000
#define QDSS_SOC_DBG_BASE_SIZE                                      0x02000000
#define QDSS_SOC_DBG_BASE_PHYS                                      0x06000000

/*----------------------------------------------------------------------------
 * BASE: PMIC_ARB
 *--------------------------------------------------------------------------*/

#define PMIC_ARB_BASE                                               0x08000000
#define PMIC_ARB_BASE_SIZE                                          0x02800000
#define PMIC_ARB_BASE_PHYS                                          0x08000000

/*----------------------------------------------------------------------------
 * BASE: USB30_PRIM
 *--------------------------------------------------------------------------*/

#define USB30_PRIM_BASE                                             0x0a800000
#define USB30_PRIM_BASE_SIZE                                        0x00200000
#define USB30_PRIM_BASE_PHYS                                        0x0a800000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_PDM_PERPH_WEB
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_PDM_PERPH_WEB_BASE                                0x0c000000
#define PERIPH_SS_PDM_PERPH_WEB_BASE_SIZE                           0x00004000
#define PERIPH_SS_PDM_PERPH_WEB_BASE_PHYS                           0x0c000000

/*----------------------------------------------------------------------------
 * BASE: QSPI
 *--------------------------------------------------------------------------*/

#define QSPI_BASE                                                   0x0c004000
#define QSPI_BASE_SIZE                                              0x00001000
#define QSPI_BASE_PHYS                                              0x0c004000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_AHB2PHY_WEST
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_AHB2PHY_WEST_BASE                                 0x0c010000
#define PERIPH_SS_AHB2PHY_WEST_BASE_SIZE                            0x00008000
#define PERIPH_SS_AHB2PHY_WEST_BASE_PHYS                            0x0c010000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_SDC2_SDCC5_TOP
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_SDC2_SDCC5_TOP_BASE                               0x0c080000
#define PERIPH_SS_SDC2_SDCC5_TOP_BASE_SIZE                          0x00020000
#define PERIPH_SS_SDC2_SDCC5_TOP_BASE_PHYS                          0x0c080000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_SDC1_SDCC5_TOP
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_SDC1_SDCC5_TOP_BASE                               0x0c0c0000
#define PERIPH_SS_SDC1_SDCC5_TOP_BASE_SIZE                          0x00020000
#define PERIPH_SS_SDC1_SDCC5_TOP_BASE_PHYS                          0x0c0c0000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_BLSP1_BLSP_XPU3
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_BLSP1_BLSP_XPU3_BASE                              0x0c140000
#define PERIPH_SS_BLSP1_BLSP_XPU3_BASE_SIZE                         0x00040000
#define PERIPH_SS_BLSP1_BLSP_XPU3_BASE_PHYS                         0x0c140000

/*----------------------------------------------------------------------------
 * BASE: PERIPH_SS_BLSP2_BLSP_XPU3
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_BLSP2_BLSP_XPU3_BASE                              0x0c180000
#define PERIPH_SS_BLSP2_BLSP_XPU3_BASE_SIZE                         0x00040000
#define PERIPH_SS_BLSP2_BLSP_XPU3_BASE_PHYS                         0x0c180000

/*----------------------------------------------------------------------------
 * BASE: USB2USB20S
 *--------------------------------------------------------------------------*/

#define USB2USB20S_BASE                                             0x0c200000
#define USB2USB20S_BASE_SIZE                                        0x00100000
#define USB2USB20S_BASE_PHYS                                        0x0c200000

/*----------------------------------------------------------------------------
 * BASE: MMSS
 *--------------------------------------------------------------------------*/

#define MMSS_BASE                                                   0x0c800000
#define MMSS_BASE_SIZE                                              0x00800000
#define MMSS_BASE_PHYS                                              0x0c800000

/*----------------------------------------------------------------------------
 * BASE: MODEM
 *--------------------------------------------------------------------------*/

#define MODEM_BASE                                                  0x10000000
#define MODEM_BASE_SIZE                                             0x02000000
#define MODEM_BASE_PHYS                                             0x10000000

/*----------------------------------------------------------------------------
 * BASE: L2_TCM
 *--------------------------------------------------------------------------*/

#define L2_TCM_BASE                                                 0x14000000
#define L2_TCM_BASE_SIZE                                            0x00100000
#define L2_TCM_BASE_PHYS                                            0x14000000

/*----------------------------------------------------------------------------
 * BASE: SNOC_4_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define SNOC_4_BUS_TIMEOUT_BASE                                     0x14600000
#define SNOC_4_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define SNOC_4_BUS_TIMEOUT_BASE_PHYS                                0x14600000

/*----------------------------------------------------------------------------
 * BASE: SNOC_1_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define SNOC_1_BUS_TIMEOUT_BASE                                     0x14601000
#define SNOC_1_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define SNOC_1_BUS_TIMEOUT_BASE_PHYS                                0x14601000

/*----------------------------------------------------------------------------
 * BASE: SNOC_3_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define SNOC_3_BUS_TIMEOUT_BASE                                     0x14602000
#define SNOC_3_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define SNOC_3_BUS_TIMEOUT_BASE_PHYS                                0x14602000

/*----------------------------------------------------------------------------
 * BASE: SNOC_2_BUS_TIMEOUT
 *--------------------------------------------------------------------------*/

#define SNOC_2_BUS_TIMEOUT_BASE                                     0x14603000
#define SNOC_2_BUS_TIMEOUT_BASE_SIZE                                0x00001000
#define SNOC_2_BUS_TIMEOUT_BASE_PHYS                                0x14603000

/*----------------------------------------------------------------------------
 * BASE: MSS_NAV_MPU_MPU32Q2N7S1V1_16_CL36M35L12_AXI
 *--------------------------------------------------------------------------*/

#define MSS_NAV_MPU_MPU32Q2N7S1V1_16_CL36M35L12_AXI_BASE            0x14604000
#define MSS_NAV_MPU_MPU32Q2N7S1V1_16_CL36M35L12_AXI_BASE_SIZE       0x00001800
#define MSS_NAV_MPU_MPU32Q2N7S1V1_16_CL36M35L12_AXI_BASE_PHYS       0x14604000

/*----------------------------------------------------------------------------
 * BASE: SYSTEM_IMEM
 *--------------------------------------------------------------------------*/

#define SYSTEM_IMEM_BASE                                            0x14680000
#define SYSTEM_IMEM_BASE_SIZE                                       0x00040000
#define SYSTEM_IMEM_BASE_PHYS                                       0x14680000

/*----------------------------------------------------------------------------
 * BASE: IPA_0_IPA_WRAPPER
 *--------------------------------------------------------------------------*/

#define IPA_0_IPA_WRAPPER_BASE                                      0x14780000
#define IPA_0_IPA_WRAPPER_BASE_SIZE                                 0x00080000
#define IPA_0_IPA_WRAPPER_BASE_PHYS                                 0x14780000

/*----------------------------------------------------------------------------
 * BASE: LPASS
 *--------------------------------------------------------------------------*/

#define LPASS_BASE                                                  0x15000000
#define LPASS_BASE_SIZE                                             0x00c00000
#define LPASS_BASE_PHYS                                             0x15000000

/*----------------------------------------------------------------------------
 * BASE: LPASS_LPM
 *--------------------------------------------------------------------------*/

#define LPASS_LPM_BASE                                              0x15120000
#define LPASS_LPM_BASE_SIZE                                         0x00000000
#define LPASS_LPM_BASE_PHYS                                         0x15120000

/*----------------------------------------------------------------------------
 * BASE: LPI_QDSP6_TCM
 *--------------------------------------------------------------------------*/

#define LPI_QDSP6_TCM_BASE                                          0x15c00000
#define LPI_QDSP6_TCM_BASE_SIZE                                     0x00000000
#define LPI_QDSP6_TCM_BASE_PHYS                                     0x15c00000

/*----------------------------------------------------------------------------
 * BASE: QDSS_STM
 *--------------------------------------------------------------------------*/

#define QDSS_STM_BASE                                               0x16000000
#define QDSS_STM_BASE_SIZE                                          0x00000000
#define QDSS_STM_BASE_PHYS                                          0x16000000

/*----------------------------------------------------------------------------
 * BASE: A53SS
 *--------------------------------------------------------------------------*/

#define A53SS_BASE                                                  0x17800000
#define A53SS_BASE_SIZE                                             0x00800000
#define A53SS_BASE_PHYS                                             0x17800000

/*----------------------------------------------------------------------------
 * BASE: WCSS_WRAPPER
 *--------------------------------------------------------------------------*/

#define WCSS_WRAPPER_BASE                                           0x18800000
#define WCSS_WRAPPER_BASE_SIZE                                      0x00800000
#define WCSS_WRAPPER_BASE_PHYS                                      0x18800000

/*----------------------------------------------------------------------------
 * BASE: TURING
 *--------------------------------------------------------------------------*/

#define TURING_BASE                                                 0x1a000000
#define TURING_BASE_SIZE                                            0x00800000
#define TURING_BASE_PHYS                                            0x1a000000

/*----------------------------------------------------------------------------
 * BASE: PIMEM
 *--------------------------------------------------------------------------*/

#define PIMEM_BASE                                                  0x1c000000
#define PIMEM_BASE_SIZE                                             0x04000000
#define PIMEM_BASE_PHYS                                             0x1c000000

/*----------------------------------------------------------------------------
 * BASE: DDR_MEM
 *--------------------------------------------------------------------------*/

#define DDR_MEM_BASE                                                0x80000000
#define DDR_MEM_BASE_SIZE                                           0x100000000
#define DDR_MEM_BASE_PHYS                                           0x80000000


#endif /* __MSMHWIOBASE_H__ */
