FROM: gem5/build/RISCV/params/BaseO3CPU.hh

struct BaseO3CPUParams
    : public BaseCPUParams
{
    gem5::o3::CPU * create() const;
    unsigned LFSTSize;
    unsigned LQEntries;
    bool LSQCheckLoads;
    unsigned LSQDepCheckShift;
    unsigned SQEntries;
    unsigned SSITSize;
    unsigned activity;
    unsigned backComSize;
    gem5::branch_prediction::BPredUnit * branchPred;
    unsigned cacheLoadPorts;
    unsigned cacheStorePorts;
    Cycles commitToDecodeDelay;
    Cycles commitToFetchDelay;
    Cycles commitToIEWDelay;
    Cycles commitToRenameDelay;
    unsigned commitWidth;
    Cycles decodeToFetchDelay;
    Cycles decodeToRenameDelay;
    unsigned decodeWidth;
    unsigned dispatchWidth;
    unsigned fetchBufferSize;
    unsigned fetchQueueSize;
    Cycles fetchToDecodeDelay;
    Cycles fetchTrapLatency;
    unsigned fetchWidth;
    unsigned forwardComSize;
    gem5::o3::FUPool * fuPool;
    Cycles iewToCommitDelay;
    Cycles iewToDecodeDelay;
    Cycles iewToFetchDelay;
    Cycles iewToRenameDelay;
    Cycles issueToExecuteDelay;
    unsigned issueWidth;
    bool needsTSO;
    unsigned numIQEntries;
    unsigned numPhysCCRegs;
    unsigned numPhysFloatRegs;
    unsigned numPhysIntRegs;
    unsigned numPhysMatRegs;
    unsigned numPhysVecPredRegs;
    unsigned numPhysVecRegs;
    unsigned numROBEntries;
    unsigned numRobs;
    Cycles renameToDecodeDelay;
    Cycles renameToFetchDelay;
    Cycles renameToIEWDelay;
    Cycles renameToROBDelay;
    unsigned renameWidth;
    CommitPolicy smtCommitPolicy;
    SMTFetchPolicy smtFetchPolicy;
    SMTQueuePolicy smtIQPolicy;
    int smtIQThreshold;
    SMTQueuePolicy smtLSQPolicy;
    int smtLSQThreshold;
    unsigned smtNumFetchingThreads;
    SMTQueuePolicy smtROBPolicy;
    int smtROBThreshold;
    unsigned squashWidth;
    unsigned store_set_clear_period;
    Cycles trapLatency;
    unsigned wbWidth;
};