Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Nov 20 12:06:37 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file manchester_top_timing_summary_routed.rpt -pb manchester_top_timing_summary_routed.pb -rpx manchester_top_timing_summary_routed.rpx -warn_on_violation
| Design       : manchester_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.197        0.000                      0                  262        0.078        0.000                      0                  262        3.750        0.000                       0                   141  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk100M  {0.000 5.000}      10.000          100.000         
clk20M   {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M             5.197        0.000                      0                  210        0.078        0.000                      0                  210        3.750        0.000                       0                    94  
clk20M             46.179        0.000                      0                   52        0.203        0.000                      0                   52       23.750        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :            0  Failing Endpoints,  Worst Slack        5.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.021ns (22.488%)  route 3.519ns (77.512%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.718     4.778    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478     5.256 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.859     6.115    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X1Y64          LUT4 (Prop_lut4_I0_O)        0.295     6.410 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          1.369     7.778    RXM/rx_top/rxm/sample_5
    SLICE_X2Y59          LUT4 (Prop_lut4_I0_O)        0.124     7.902 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_3/O
                         net (fo=4, routed)           0.808     8.710    RXM/rx_top/rxm/parallel_dout_internal[7]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.484     9.318    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    14.417    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[0]/C
                         clock pessimism              0.339    14.756    
                         clock uncertainty           -0.035    14.720    
    SLICE_X3Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.515    RXM/rx_top/rxm/parallel_dout_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.021ns (22.488%)  route 3.519ns (77.512%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.718     4.778    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478     5.256 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.859     6.115    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X1Y64          LUT4 (Prop_lut4_I0_O)        0.295     6.410 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          1.369     7.778    RXM/rx_top/rxm/sample_5
    SLICE_X2Y59          LUT4 (Prop_lut4_I0_O)        0.124     7.902 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_3/O
                         net (fo=4, routed)           0.808     8.710    RXM/rx_top/rxm/parallel_dout_internal[7]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.484     9.318    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    14.417    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[1]/C
                         clock pessimism              0.339    14.756    
                         clock uncertainty           -0.035    14.720    
    SLICE_X3Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.515    RXM/rx_top/rxm/parallel_dout_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.021ns (22.488%)  route 3.519ns (77.512%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.718     4.778    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478     5.256 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.859     6.115    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X1Y64          LUT4 (Prop_lut4_I0_O)        0.295     6.410 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          1.369     7.778    RXM/rx_top/rxm/sample_5
    SLICE_X2Y59          LUT4 (Prop_lut4_I0_O)        0.124     7.902 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_3/O
                         net (fo=4, routed)           0.808     8.710    RXM/rx_top/rxm/parallel_dout_internal[7]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.484     9.318    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    14.417    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[2]/C
                         clock pessimism              0.339    14.756    
                         clock uncertainty           -0.035    14.720    
    SLICE_X3Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.515    RXM/rx_top/rxm/parallel_dout_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.021ns (22.488%)  route 3.519ns (77.512%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.718     4.778    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478     5.256 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.859     6.115    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X1Y64          LUT4 (Prop_lut4_I0_O)        0.295     6.410 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          1.369     7.778    RXM/rx_top/rxm/sample_5
    SLICE_X2Y59          LUT4 (Prop_lut4_I0_O)        0.124     7.902 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_3/O
                         net (fo=4, routed)           0.808     8.710    RXM/rx_top/rxm/parallel_dout_internal[7]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.484     9.318    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    14.417    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[3]/C
                         clock pessimism              0.339    14.756    
                         clock uncertainty           -0.035    14.720    
    SLICE_X3Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.515    RXM/rx_top/rxm/parallel_dout_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.021ns (22.488%)  route 3.519ns (77.512%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.718     4.778    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478     5.256 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.859     6.115    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X1Y64          LUT4 (Prop_lut4_I0_O)        0.295     6.410 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          1.369     7.778    RXM/rx_top/rxm/sample_5
    SLICE_X2Y59          LUT4 (Prop_lut4_I0_O)        0.124     7.902 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_3/O
                         net (fo=4, routed)           0.808     8.710    RXM/rx_top/rxm/parallel_dout_internal[7]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.484     9.318    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    14.417    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[4]/C
                         clock pessimism              0.339    14.756    
                         clock uncertainty           -0.035    14.720    
    SLICE_X3Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.515    RXM/rx_top/rxm/parallel_dout_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.021ns (22.488%)  route 3.519ns (77.512%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.718     4.778    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478     5.256 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.859     6.115    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X1Y64          LUT4 (Prop_lut4_I0_O)        0.295     6.410 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          1.369     7.778    RXM/rx_top/rxm/sample_5
    SLICE_X2Y59          LUT4 (Prop_lut4_I0_O)        0.124     7.902 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_3/O
                         net (fo=4, routed)           0.808     8.710    RXM/rx_top/rxm/parallel_dout_internal[7]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.484     9.318    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    14.417    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[5]/C
                         clock pessimism              0.339    14.756    
                         clock uncertainty           -0.035    14.720    
    SLICE_X3Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.515    RXM/rx_top/rxm/parallel_dout_internal_reg[5]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.021ns (22.488%)  route 3.519ns (77.512%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.718     4.778    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478     5.256 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.859     6.115    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X1Y64          LUT4 (Prop_lut4_I0_O)        0.295     6.410 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          1.369     7.778    RXM/rx_top/rxm/sample_5
    SLICE_X2Y59          LUT4 (Prop_lut4_I0_O)        0.124     7.902 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_3/O
                         net (fo=4, routed)           0.808     8.710    RXM/rx_top/rxm/parallel_dout_internal[7]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.484     9.318    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    14.417    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[7]/C
                         clock pessimism              0.339    14.756    
                         clock uncertainty           -0.035    14.720    
    SLICE_X3Y60          FDRE (Setup_fdre_C_CE)      -0.205    14.515    RXM/rx_top/rxm/parallel_dout_internal_reg[7]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.318    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 RXM/rx_top/rxm/cntr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/rxm/parallel_dout_internal_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.021ns (23.160%)  route 3.387ns (76.840%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.417ns = ( 14.417 - 10.000 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.718     4.778    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X2Y64          FDRE                                         r  RXM/rx_top/rxm/cntr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          FDRE (Prop_fdre_C_Q)         0.478     5.256 r  RXM/rx_top/rxm/cntr_reg[1]/Q
                         net (fo=9, routed)           0.859     6.115    RXM/rx_top/rxm/cntr_reg__0[1]
    SLICE_X1Y64          LUT4 (Prop_lut4_I0_O)        0.295     6.410 r  RXM/rx_top/rxm/rx_shift_reg[7]_i_1/O
                         net (fo=10, routed)          1.369     7.778    RXM/rx_top/rxm/sample_5
    SLICE_X2Y59          LUT4 (Prop_lut4_I0_O)        0.124     7.902 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_3/O
                         net (fo=4, routed)           0.808     8.710    RXM/rx_top/rxm/parallel_dout_internal[7]_i_3_n_0
    SLICE_X2Y58          LUT4 (Prop_lut4_I3_O)        0.124     8.834 r  RXM/rx_top/rxm/parallel_dout_internal[7]_i_2/O
                         net (fo=8, routed)           0.352     9.186    RXM/rx_top/rxm/parallel_dout_internal
    SLICE_X1Y59          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.600    14.417    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[6]/C
                         clock pessimism              0.339    14.756    
                         clock uncertainty           -0.035    14.720    
    SLICE_X1Y59          FDRE (Setup_fdre_C_CE)      -0.205    14.515    RXM/rx_top/rxm/parallel_dout_internal_reg[6]
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 RXM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/uart_tx/tx/sample_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.577ns  (logic 1.228ns (26.827%)  route 3.349ns (73.173%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 14.413 - 10.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.720     4.780    RXM/clk100M_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  RXM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.419     5.199 r  RXM/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           1.056     6.254    RXM/uart_tx/tx/Q[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.325     6.579 f  RXM/uart_tx/tx/FSM_sequential_state[0]_i_2/O
                         net (fo=13, routed)          1.238     7.818    RXM/uart_tx/tx/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.332     8.150 f  RXM/uart_tx/tx/sample_count[13]_i_4/O
                         net (fo=14, routed)          1.055     9.205    RXM/uart_tx/tx/sample_count[13]_i_4_n_0
    SLICE_X7Y62          LUT5 (Prop_lut5_I2_O)        0.152     9.357 r  RXM/uart_tx/tx/sample_count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.357    RXM/uart_tx/tx/sample_count[0]_i_1_n_0
    SLICE_X7Y62          FDRE                                         r  RXM/uart_tx/tx/sample_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.596    14.413    RXM/uart_tx/tx/clk100M_IBUF_BUFG
    SLICE_X7Y62          FDRE                                         r  RXM/uart_tx/tx/sample_count_reg[0]/C
                         clock pessimism              0.323    14.736    
                         clock uncertainty           -0.035    14.700    
    SLICE_X7Y62          FDRE (Setup_fdre_C_D)        0.047    14.747    RXM/uart_tx/tx/sample_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.584ns  (required time - arrival time)
  Source:                 RXM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/uart_tx/tx/sample_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100M rise@10.000ns - clk100M rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.200ns (27.465%)  route 3.169ns (72.535%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 14.414 - 10.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.720     4.780    RXM/clk100M_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  RXM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.419     5.199 r  RXM/FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           1.056     6.254    RXM/uart_tx/tx/Q[1]
    SLICE_X0Y61          LUT5 (Prop_lut5_I0_O)        0.325     6.579 f  RXM/uart_tx/tx/FSM_sequential_state[0]_i_2/O
                         net (fo=13, routed)          1.238     7.818    RXM/uart_tx/tx/FSM_sequential_state[0]_i_2_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I1_O)        0.332     8.150 f  RXM/uart_tx/tx/sample_count[13]_i_4/O
                         net (fo=14, routed)          0.875     9.025    RXM/uart_tx/tx/sample_count[13]_i_4_n_0
    SLICE_X7Y61          LUT6 (Prop_lut6_I5_O)        0.124     9.149 r  RXM/uart_tx/tx/sample_count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.149    RXM/uart_tx/tx/sample_count[2]_i_1_n_0
    SLICE_X7Y61          FDRE                                         r  RXM/uart_tx/tx/sample_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  clk100M (IN)
                         net (fo=0)                   0.000    10.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           1.911    12.725    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.597    14.414    RXM/uart_tx/tx/clk100M_IBUF_BUFG
    SLICE_X7Y61          FDRE                                         r  RXM/uart_tx/tx/sample_count_reg[2]/C
                         clock pessimism              0.323    14.737    
                         clock uncertainty           -0.035    14.701    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)        0.031    14.732    RXM/uart_tx/tx/sample_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                  5.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 RXM/rx_top/rxm/parallel_dout_internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.601     1.443    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  RXM/rx_top/rxm/parallel_dout_internal_reg[6]/Q
                         net (fo=1, routed)           0.099     1.684    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/DIA0
    SLICE_X2Y60          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     1.962    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/WCLK
    SLICE_X2Y60          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/CLK
                         clock pessimism             -0.503     1.458    
    SLICE_X2Y60          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.605    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.731%)  route 0.290ns (67.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.599     1.441    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  RXM/rx_top/ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RXM/rx_top/ram_addra_reg[0]/Q
                         net (fo=19, routed)          0.290     1.872    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD0
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     1.962    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.480     1.481    
    SLICE_X2Y61          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.731%)  route 0.290ns (67.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.599     1.441    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  RXM/rx_top/ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RXM/rx_top/ram_addra_reg[0]/Q
                         net (fo=19, routed)          0.290     1.872    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD0
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     1.962    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.480     1.481    
    SLICE_X2Y61          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.731%)  route 0.290ns (67.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.599     1.441    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  RXM/rx_top/ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RXM/rx_top/ram_addra_reg[0]/Q
                         net (fo=19, routed)          0.290     1.872    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD0
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     1.962    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.480     1.481    
    SLICE_X2Y61          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.731%)  route 0.290ns (67.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.599     1.441    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  RXM/rx_top/ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RXM/rx_top/ram_addra_reg[0]/Q
                         net (fo=19, routed)          0.290     1.872    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD0
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     1.962    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.480     1.481    
    SLICE_X2Y61          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.731%)  route 0.290ns (67.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.599     1.441    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  RXM/rx_top/ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RXM/rx_top/ram_addra_reg[0]/Q
                         net (fo=19, routed)          0.290     1.872    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD0
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     1.962    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.480     1.481    
    SLICE_X2Y61          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.731%)  route 0.290ns (67.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.599     1.441    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  RXM/rx_top/ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RXM/rx_top/ram_addra_reg[0]/Q
                         net (fo=19, routed)          0.290     1.872    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD0
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     1.962    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.480     1.481    
    SLICE_X2Y61          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.791    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.731%)  route 0.290ns (67.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.599     1.441    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  RXM/rx_top/ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RXM/rx_top/ram_addra_reg[0]/Q
                         net (fo=19, routed)          0.290     1.872    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD0
    SLICE_X2Y61          RAMS32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     1.962    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y61          RAMS32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.480     1.481    
    SLICE_X2Y61          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.791    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 RXM/rx_top/ram_addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.731%)  route 0.290ns (67.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.599     1.441    RXM/rx_top/clk100M_IBUF_BUFG
    SLICE_X4Y61          FDRE                                         r  RXM/rx_top/ram_addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  RXM/rx_top/ram_addra_reg[0]/Q
                         net (fo=19, routed)          0.290     1.872    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/ADDRD0
    SLICE_X2Y61          RAMS32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     1.962    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y61          RAMS32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.480     1.481    
    SLICE_X2Y61          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.791    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 RXM/rx_top/rxm/parallel_dout_internal_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100M rise@0.000ns - clk100M rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.600     1.442    RXM/rx_top/rxm/clk100M_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  RXM/rx_top/rxm/parallel_dout_internal_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  RXM/rx_top/rxm/parallel_dout_internal_reg[2]/Q
                         net (fo=1, routed)           0.110     1.693    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/DIB0
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk100M rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    clk100M
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk100M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk100M_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk100M_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.873     1.962    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y61          RAMD32                                       r  RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.503     1.458    
    SLICE_X2Y61          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.604    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y61    RXM/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y61    RXM/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y62    RXM/ram_addrb_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y62    RXM/ram_addrb_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y62    RXM/ram_addrb_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y62    RXM/ram_addrb_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y61    RXM/rx_top/ram/doutb_internal_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y61    RXM/rx_top/ram/doutb_internal_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y61    RXM/rx_top/ram/doutb_internal_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y61    RXM/rx_top/ram/ram_dp_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y60    RXM/rx_top/ram/ram_dp_reg_0_7_6_7/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk20M
  To Clock:  clk20M

Setup :            0  Failing Endpoints,  Worst Slack       46.179ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.179ns  (required time - arrival time)
  Source:                 TXM/ram_addrb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_done_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.828ns (23.259%)  route 2.732ns (76.741%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.439ns = ( 54.439 - 50.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     4.799    TXM/CLK
    SLICE_X3Y73          FDRE                                         r  TXM/ram_addrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.255 f  TXM/ram_addrb_reg[0]/Q
                         net (fo=17, routed)          0.900     6.155    TXM/ram_addrb_reg_n_0_[0]
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.124     6.279 f  TXM/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.827     7.106    TXM/tx_m/ram_addrb_reg[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.230 r  TXM/tx_m/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.667     7.897    TXM/tx_m/FSM_sequential_state[2]_i_2_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.124     8.021 r  TXM/tx_m/tx_done_i_1/O
                         net (fo=1, routed)           0.338     8.359    TXM/tx_m_n_11
    SLICE_X3Y72          FDRE                                         r  TXM/tx_done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.588    54.439    TXM/CLK
    SLICE_X3Y72          FDRE                                         r  TXM/tx_done_reg/C
                         clock pessimism              0.339    54.778    
                         clock uncertainty           -0.035    54.742    
    SLICE_X3Y72          FDRE (Setup_fdre_C_CE)      -0.205    54.537    TXM/tx_done_reg
  -------------------------------------------------------------------
                         required time                         54.537    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                 46.179    

Slack (MET) :             46.557ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_on_internal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 1.058ns (30.764%)  route 2.381ns (69.236%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 54.438 - 50.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     4.799    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.255 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           0.861     6.116    TXM/tx_m/bit_cnt_reg[2]_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     6.240 f  TXM/tx_m/FSM_sequential_state[1]_i_3/O
                         net (fo=9, routed)           1.079     7.319    TXM/tx_m/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I0_O)        0.152     7.471 r  TXM/tx_m/tx_on_internal_i_2/O
                         net (fo=1, routed)           0.441     7.912    TXM/tx_m/tx_on_internal
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.326     8.238 r  TXM/tx_m/tx_on_internal_i_1/O
                         net (fo=1, routed)           0.000     8.238    TXM/tx_m_n_10
    SLICE_X0Y73          FDRE                                         r  TXM/tx_on_internal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.587    54.438    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/tx_on_internal_reg/C
                         clock pessimism              0.361    54.799    
                         clock uncertainty           -0.035    54.763    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.031    54.794    TXM/tx_on_internal_reg
  -------------------------------------------------------------------
                         required time                         54.794    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                 46.557    

Slack (MET) :             46.740ns  (required time - arrival time)
  Source:                 TXM/ram_addrb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 0.856ns (26.339%)  route 2.394ns (73.661%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 54.438 - 50.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     4.799    TXM/CLK
    SLICE_X3Y73          FDRE                                         r  TXM/ram_addrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y73          FDRE (Prop_fdre_C_Q)         0.456     5.255 f  TXM/ram_addrb_reg[0]/Q
                         net (fo=17, routed)          0.900     6.155    TXM/ram_addrb_reg_n_0_[0]
    SLICE_X3Y73          LUT4 (Prop_lut4_I1_O)        0.124     6.279 f  TXM/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.827     7.106    TXM/tx_m/ram_addrb_reg[0]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.230 r  TXM/tx_m/FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.667     7.897    TXM/tx_m/FSM_sequential_state[2]_i_2_n_0
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.152     8.049 r  TXM/tx_m/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.049    TXM/tx_m_n_2
    SLICE_X0Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.587    54.438    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.339    54.777    
                         clock uncertainty           -0.035    54.741    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.047    54.788    TXM/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         54.788    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                 46.740    

Slack (MET) :             46.779ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram_addrb_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.704ns (23.799%)  route 2.254ns (76.201%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 54.438 - 50.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     4.799    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.255 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           0.861     6.116    TXM/tx_m/bit_cnt_reg[2]_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     6.240 f  TXM/tx_m/FSM_sequential_state[1]_i_3/O
                         net (fo=9, routed)           1.070     7.310    TXM/tx_m/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  TXM/tx_m/ram_addrb[3]_i_1/O
                         net (fo=4, routed)           0.323     7.757    TXM/tx_m_n_1
    SLICE_X3Y73          FDRE                                         r  TXM/ram_addrb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.587    54.438    TXM/CLK
    SLICE_X3Y73          FDRE                                         r  TXM/ram_addrb_reg[0]/C
                         clock pessimism              0.339    54.777    
                         clock uncertainty           -0.035    54.741    
    SLICE_X3Y73          FDRE (Setup_fdre_C_CE)      -0.205    54.536    TXM/ram_addrb_reg[0]
  -------------------------------------------------------------------
                         required time                         54.536    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                 46.779    

Slack (MET) :             46.779ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram_addrb_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.704ns (23.799%)  route 2.254ns (76.201%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 54.438 - 50.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     4.799    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.255 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           0.861     6.116    TXM/tx_m/bit_cnt_reg[2]_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     6.240 f  TXM/tx_m/FSM_sequential_state[1]_i_3/O
                         net (fo=9, routed)           1.070     7.310    TXM/tx_m/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  TXM/tx_m/ram_addrb[3]_i_1/O
                         net (fo=4, routed)           0.323     7.757    TXM/tx_m_n_1
    SLICE_X3Y73          FDRE                                         r  TXM/ram_addrb_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.587    54.438    TXM/CLK
    SLICE_X3Y73          FDRE                                         r  TXM/ram_addrb_reg[1]/C
                         clock pessimism              0.339    54.777    
                         clock uncertainty           -0.035    54.741    
    SLICE_X3Y73          FDRE (Setup_fdre_C_CE)      -0.205    54.536    TXM/ram_addrb_reg[1]
  -------------------------------------------------------------------
                         required time                         54.536    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                 46.779    

Slack (MET) :             46.779ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram_addrb_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.704ns (23.799%)  route 2.254ns (76.201%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 54.438 - 50.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     4.799    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.255 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           0.861     6.116    TXM/tx_m/bit_cnt_reg[2]_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     6.240 f  TXM/tx_m/FSM_sequential_state[1]_i_3/O
                         net (fo=9, routed)           1.070     7.310    TXM/tx_m/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  TXM/tx_m/ram_addrb[3]_i_1/O
                         net (fo=4, routed)           0.323     7.757    TXM/tx_m_n_1
    SLICE_X3Y73          FDRE                                         r  TXM/ram_addrb_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.587    54.438    TXM/CLK
    SLICE_X3Y73          FDRE                                         r  TXM/ram_addrb_reg[2]/C
                         clock pessimism              0.339    54.777    
                         clock uncertainty           -0.035    54.741    
    SLICE_X3Y73          FDRE (Setup_fdre_C_CE)      -0.205    54.536    TXM/ram_addrb_reg[2]
  -------------------------------------------------------------------
                         required time                         54.536    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                 46.779    

Slack (MET) :             46.779ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram_addrb_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 0.704ns (23.799%)  route 2.254ns (76.201%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 54.438 - 50.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     4.799    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.255 f  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           0.861     6.116    TXM/tx_m/bit_cnt_reg[2]_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     6.240 f  TXM/tx_m/FSM_sequential_state[1]_i_3/O
                         net (fo=9, routed)           1.070     7.310    TXM/tx_m/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.124     7.434 r  TXM/tx_m/ram_addrb[3]_i_1/O
                         net (fo=4, routed)           0.323     7.757    TXM/tx_m_n_1
    SLICE_X3Y73          FDRE                                         r  TXM/ram_addrb_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.587    54.438    TXM/CLK
    SLICE_X3Y73          FDRE                                         r  TXM/ram_addrb_reg[3]/C
                         clock pessimism              0.339    54.777    
                         clock uncertainty           -0.035    54.741    
    SLICE_X3Y73          FDRE (Setup_fdre_C_CE)      -0.205    54.536    TXM/ram_addrb_reg[3]
  -------------------------------------------------------------------
                         required time                         54.536    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                 46.779    

Slack (MET) :             47.310ns  (required time - arrival time)
  Source:                 TXM/tx_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_m/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.842ns (31.615%)  route 1.821ns (68.384%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 54.441 - 50.000 ) 
    Source Clock Delay      (SCD):    4.800ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.706     4.800    TXM/CLK
    SLICE_X1Y72          FDRE                                         r  TXM/tx_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y72          FDRE (Prop_fdre_C_Q)         0.419     5.219 f  TXM/tx_in_reg[7]/Q
                         net (fo=1, routed)           0.945     6.163    TXM/tx_m/tx_out_reg_0[7]
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.299     6.462 r  TXM/tx_m/tx_out_i_4/O
                         net (fo=1, routed)           0.877     7.339    TXM/tx_m/tx_out_i_4_n_0
    SLICE_X1Y71          LUT4 (Prop_lut4_I3_O)        0.124     7.463 r  TXM/tx_m/tx_out_i_2/O
                         net (fo=1, routed)           0.000     7.463    TXM/tx_m/tx_out_i_2_n_0
    SLICE_X1Y71          FDRE                                         r  TXM/tx_m/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.590    54.441    TXM/tx_m/CLK
    SLICE_X1Y71          FDRE                                         r  TXM/tx_m/tx_out_reg/C
                         clock pessimism              0.339    54.780    
                         clock uncertainty           -0.035    54.744    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)        0.029    54.773    TXM/tx_m/tx_out_reg
  -------------------------------------------------------------------
                         required time                         54.773    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                 47.310    

Slack (MET) :             47.327ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        2.663ns  (logic 0.732ns (27.488%)  route 1.931ns (72.512%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 54.438 - 50.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     4.799    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.255 r  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           0.861     6.116    TXM/tx_m/bit_cnt_reg[2]_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     6.240 r  TXM/tx_m/FSM_sequential_state[1]_i_3/O
                         net (fo=9, routed)           1.070     7.310    TXM/tx_m/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y73          LUT5 (Prop_lut5_I3_O)        0.152     7.462 r  TXM/tx_m/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.462    TXM/tx_m_n_3
    SLICE_X1Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.587    54.438    TXM/CLK
    SLICE_X1Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    54.777    
                         clock uncertainty           -0.035    54.741    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)        0.047    54.788    TXM/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         54.788    
                         arrival time                          -7.462    
  -------------------------------------------------------------------
                         slack                                 47.327    

Slack (MET) :             47.349ns  (required time - arrival time)
  Source:                 TXM/tx_on_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk20M rise@50.000ns - clk20M rise@0.000ns)
  Data Path Delay:        2.644ns  (logic 0.704ns (26.624%)  route 1.940ns (73.376%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.438ns = ( 54.438 - 50.000 ) 
    Source Clock Delay      (SCD):    4.799ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.982     0.982 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.997    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.093 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.705     4.799    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/tx_on_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.255 r  TXM/tx_on_internal_reg/Q
                         net (fo=8, routed)           0.861     6.116    TXM/tx_m/bit_cnt_reg[2]_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     6.240 r  TXM/tx_m/FSM_sequential_state[1]_i_3/O
                         net (fo=9, routed)           1.079     7.319    TXM/tx_m/FSM_sequential_state[1]_i_3_n_0
    SLICE_X0Y73          LUT5 (Prop_lut5_I3_O)        0.124     7.443 r  TXM/tx_m/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.443    TXM/tx_m_n_4
    SLICE_X0Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)    50.000    50.000 r  
    T14                                               0.000    50.000 r  clk20M (IN)
                         net (fo=0)                   0.000    50.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.848    50.848 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           1.911    52.759    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    52.850 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.587    54.438    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.361    54.799    
                         clock uncertainty           -0.035    54.763    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.029    54.792    TXM/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         54.792    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                 47.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 TXM/tx_m/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_m/tx_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.576%)  route 0.121ns (39.424%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.468    TXM/tx_m/CLK
    SLICE_X0Y71          FDRE                                         r  TXM/tx_m/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  TXM/tx_m/bit_cnt_reg[2]/Q
                         net (fo=4, routed)           0.121     1.730    TXM/tx_m/bit_cnt_reg_n_0_[2]
    SLICE_X1Y71          LUT4 (Prop_lut4_I2_O)        0.045     1.775 r  TXM/tx_m/tx_out_i_2/O
                         net (fo=1, routed)           0.000     1.775    TXM/tx_m/tx_out_i_2_n_0
    SLICE_X1Y71          FDRE                                         r  TXM/tx_m/tx_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.986    TXM/tx_m/CLK
    SLICE_X1Y71          FDRE                                         r  TXM/tx_m/tx_out_reg/C
                         clock pessimism             -0.505     1.481    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.091     1.572    TXM/tx_m/tx_out_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 TXM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.872%)  route 0.143ns (43.128%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.466    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  TXM/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.143     1.751    TXM/tx_m/Q[0]
    SLICE_X1Y73          LUT5 (Prop_lut5_I2_O)        0.048     1.799 r  TXM/tx_m/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.799    TXM/tx_m_n_3
    SLICE_X1Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     1.983    TXM/CLK
    SLICE_X1Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.105     1.584    TXM/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 TXM/ram/doutb_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.213ns (62.800%)  route 0.126ns (37.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.466    TXM/ram/CLK
    SLICE_X2Y73          FDRE                                         r  TXM/ram/doutb_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  TXM/ram/doutb_internal_reg[7]/Q
                         net (fo=1, routed)           0.126     1.756    TXM/tx_m/tx_in_reg[7][3]
    SLICE_X1Y72          LUT4 (Prop_lut4_I3_O)        0.049     1.805 r  TXM/tx_m/tx_in[7]_i_2/O
                         net (fo=1, routed)           0.000     1.805    TXM/tx_in0_in[7]
    SLICE_X1Y72          FDRE                                         r  TXM/tx_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.985    TXM/CLK
    SLICE_X1Y72          FDRE                                         r  TXM/tx_in_reg[7]/C
                         clock pessimism             -0.504     1.481    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.107     1.588    TXM/tx_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 TXM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.794%)  route 0.167ns (54.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.466    TXM/CLK
    SLICE_X1Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  TXM/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.167     1.774    TXM/state__0[1]
    SLICE_X3Y72          FDRE                                         r  TXM/tx_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.985    TXM/CLK
    SLICE_X3Y72          FDRE                                         r  TXM/tx_done_reg/C
                         clock pessimism             -0.504     1.481    
    SLICE_X3Y72          FDRE (Hold_fdre_C_D)         0.070     1.551    TXM/tx_done_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 TXM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.279%)  route 0.167ns (46.721%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.466    TXM/CLK
    SLICE_X1Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.607 f  TXM/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.167     1.774    TXM/tx_m/Q[1]
    SLICE_X0Y73          LUT4 (Prop_lut4_I1_O)        0.049     1.823 r  TXM/tx_m/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    TXM/tx_m_n_2
    SLICE_X0Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     1.983    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.104     1.583    TXM/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 TXM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.899%)  route 0.166ns (47.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.590     1.466    TXM/CLK
    SLICE_X1Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  TXM/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.166     1.773    TXM/tx_m/Q[1]
    SLICE_X0Y73          LUT5 (Prop_lut5_I0_O)        0.045     1.818 r  TXM/tx_m/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    TXM/tx_m_n_4
    SLICE_X0Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.860     1.983    TXM/CLK
    SLICE_X0Y73          FDRE                                         r  TXM/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.504     1.479    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.091     1.570    TXM/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 TXM/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram/doutb_internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.390ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.468    TXM/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y72          RAMD32                                       r  TXM/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.390     1.858 r  TXM/ram/ram_dp_reg_0_7_0_5/RAMC/O
                         net (fo=1, routed)           0.000     1.858    TXM/ram/doutb_internal0[4]
    SLICE_X2Y72          FDRE                                         r  TXM/ram/doutb_internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.985    TXM/ram/CLK
    SLICE_X2Y72          FDRE                                         r  TXM/ram/doutb_internal_reg[4]/C
                         clock pessimism             -0.517     1.468    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.131     1.599    TXM/ram/doutb_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TXM/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram/doutb_internal_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.394ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.468    TXM/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y72          RAMD32                                       r  TXM/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394     1.862 r  TXM/ram/ram_dp_reg_0_7_0_5/RAMB/O
                         net (fo=1, routed)           0.000     1.862    TXM/ram/doutb_internal0[2]
    SLICE_X2Y72          FDRE                                         r  TXM/ram/doutb_internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.985    TXM/ram/CLK
    SLICE_X2Y72          FDRE                                         r  TXM/ram/doutb_internal_reg[2]/C
                         clock pessimism             -0.517     1.468    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.131     1.599    TXM/ram/doutb_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 TXM/ram/ram_dp_reg_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/ram/doutb_internal_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.468    TXM/ram/ram_dp_reg_0_7_0_5/WCLK
    SLICE_X2Y72          RAMD32                                       r  TXM/ram/ram_dp_reg_0_7_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     1.854 r  TXM/ram/ram_dp_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     1.854    TXM/ram/doutb_internal0[5]
    SLICE_X2Y72          FDRE                                         r  TXM/ram/doutb_internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.985    TXM/ram/CLK
    SLICE_X2Y72          FDRE                                         r  TXM/ram/doutb_internal_reg[5]/C
                         clock pessimism             -0.517     1.468    
    SLICE_X2Y72          FDRE (Hold_fdre_C_D)         0.121     1.589    TXM/ram/doutb_internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TXM/tx_m/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            TXM/tx_m/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk20M  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk20M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk20M rise@0.000ns - clk20M rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.052%)  route 0.186ns (49.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.211     0.211 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.851    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.877 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.468    TXM/tx_m/CLK
    SLICE_X0Y72          FDRE                                         r  TXM/tx_m/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  TXM/tx_m/bit_cnt_reg[0]/Q
                         net (fo=7, routed)           0.186     1.795    TXM/tx_m/bit_cnt_reg_n_0_[0]
    SLICE_X0Y71          LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  TXM/tx_m/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    TXM/tx_m/bit_cnt[2]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  TXM/tx_m/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk20M rise edge)     0.000     0.000 r  
    T14                                               0.000     0.000 r  clk20M (IN)
                         net (fo=0)                   0.000     0.000    clk20M
    T14                  IBUF (Prop_ibuf_I_O)         0.400     0.400 r  clk20M_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.094    clk20M_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.123 r  clk20M_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.986    TXM/tx_m/CLK
    SLICE_X0Y71          FDRE                                         r  TXM/tx_m/bit_cnt_reg[2]/C
                         clock pessimism             -0.504     1.482    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.091     1.573    TXM/tx_m/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk20M
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk20M }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1  clk20M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X0Y73    TXM/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X1Y73    TXM/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X0Y73    TXM/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X2Y72    TXM/ram/doutb_internal_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X2Y72    TXM/ram/doutb_internal_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X2Y72    TXM/ram/doutb_internal_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X2Y72    TXM/ram/doutb_internal_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X2Y72    TXM/ram/doutb_internal_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         50.000      49.000     SLICE_X2Y72    TXM/ram/doutb_internal_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y72    TXM/ram/ram_dp_reg_0_7_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y73    TXM/ram/ram_dp_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         25.000      23.750     SLICE_X2Y73    TXM/ram/ram_dp_reg_0_7_6_7/RAMA/CLK



