Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Nov 15 15:45:17 2018
| Host         : DESKTOP-5KRUO71 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file m_main_control_sets_placed.rpt
| Design       : m_main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              89 |           48 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              93 |           28 |
| Yes          | No                    | No                     |              14 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              91 |           29 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------+-----------------------------+------------------+----------------+
|      Clock Signal      |      Enable Signal     |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------+------------------------+-----------------------------+------------------+----------------+
|  clk_wiz/inst/clk_out1 | frame/r_vram_write_reg |                             |                1 |              2 |
|  clk_wiz/inst/clk_out1 | m_7segcon/r_digit      | m_7segcon/r_an[3]_i_1_n_0   |                2 |              3 |
|  clk_wiz/inst/clk_out1 | r_duration             | r_restart_reg_n_0           |                2 |              4 |
|  clk_wiz/inst/clk_out1 |                        | rand_width/r_out_reg[0]_0   |                3 |              5 |
|  clk_wiz/inst/clk_out1 | frame/r_vram_write_reg | frame/r_vram_data_in_reg[1] |                3 |              6 |
|  clk_wiz/inst/clk_out1 | r_frame_width          | r_frame_height[10]_i_1_n_0  |                3 |             10 |
|  clk_wiz/inst/clk_out1 |                        | RSTC                        |                4 |             11 |
|  clk_wiz/inst/clk_out1 |                        | r_draw_y[10]_i_1_n_0        |                3 |             11 |
|  clk_wiz/inst/clk_out1 | r_frame_width          | r_frame_width[10]_i_1_n_0   |                3 |             11 |
|  clk_wiz/inst/clk_out1 | vcnt[10]_i_1_n_0       | w_rst                       |                4 |             11 |
|  clk_wiz/inst/clk_out1 | m_7segcon/r_digit      |                             |                8 |             12 |
|  clk_wiz/inst/clk_out1 |                        | w_rst                       |                5 |             14 |
|  clk_wiz/inst/clk_out1 |                        | clear                       |                5 |             20 |
|  clk_wiz/inst/clk_out1 | r_finish_reg_n_0       | r_score[19]_i_1_n_0         |                5 |             20 |
|  clk_wiz/inst/clk_out1 | r_tcnt[0]_i_2_n_0      | r_tcnt[0]_i_1_n_0           |                7 |             26 |
|  clk_wiz/inst/clk_out1 |                        | m_7segcon/clear             |                8 |             32 |
|  clk_wiz/inst/clk_out1 |                        |                             |               48 |             89 |
+------------------------+------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 6      |                     1 |
| 10     |                     1 |
| 11     |                     4 |
| 12     |                     1 |
| 14     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


