Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Mon Nov  6 16:40:43 2023
| Host              : tesla running 64-bit Ubuntu 20.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Simple10GbeRudpKcu105Example_timing_summary_routed.rpt -pb Simple10GbeRudpKcu105Example_timing_summary_routed.pb -rpx Simple10GbeRudpKcu105Example_timing_summary_routed.rpx -warn_on_violation
| Design            : Simple10GbeRudpKcu105Example
| Device            : xcku040-ffva1156
| Speed File        : -2  PRODUCTION 1.25 12-04-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                536         
LUTAR-1    Warning           LUT drives async reset alert                               12          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  2           
TIMING-9   Warning           Unknown CDC Logic                                          1           
TIMING-18  Warning           Missing input or output delay                              15          
TIMING-24  Warning           Overridden Max delay datapath only                         3           
TIMING-28  Warning           Auto-derived clock referenced by a timing constraint       2           
CLKC-5     Advisory          BUFGCE with constant CE has BUFG driver                    1           
RTGT-1     Advisory          RAM retargeting possibility                                1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (536)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1061)
5. checking no_input_delay (4)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (536)
--------------------------
 There are 536 register/latch pins with no clock driven by root clock pin: U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1061)
---------------------------------------------------
 There are 1061 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.288        0.000                      0               147286        0.004        0.000                      0               147260        0.253        0.000                       0                 51499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                               Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                               ------------           ----------      --------------
ethClkP                                                                                                                                             {0.000 3.200}          6.400           156.250         
  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  {0.000 3.200}          6.400           156.250         
  qPllOutClk[0]                                                                                                                                     {0.000 0.097}          0.194           5156.250        
    rxoutclk_out[0]_1                                                                                                                               {0.000 1.600}          3.200           312.500         
      rxrecclk_out_1                                                                                                                                {0.000 3.200}          6.400           156.250         
    txoutclk_out[0]_1                                                                                                                               {0.000 1.600}          3.200           312.500         
      txClockGt                                                                                                                                     {0.000 3.200}          6.400           156.250         
  qPllOutRefClk[0]                                                                                                                                  {0.000 3.200}          6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ethClkP                      0.288        0.000                      0               107178        0.004        0.000                      0               107178        0.925        0.000                       0                 36676  
    rxoutclk_out[0]_1                                                                                                                                                    0.264        0.000                       0                     3  
      rxrecclk_out_1         3.001        0.000                      0                 2742        0.031        0.000                      0                 2742        0.705        0.000                       0                  1388  
    txoutclk_out[0]_1                                                                                                                                                    0.253        0.000                       0                     3  
      txClockGt              1.622        0.000                      0                37138        0.030        0.000                      0                37137        0.307        0.000                       0                 13429  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
txClockGt       rxrecclk_out_1        2.318        0.000                      0                   12                                                                        
rxrecclk_out_1  txClockGt             2.542        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  ethClkP            ethClkP                  2.197        0.000                      0                  191        0.127        0.000                      0                  191  
**async_default**  txClockGt          txClockGt                2.492        0.000                      0                   12        0.277        0.000                      0                   12  
**default**        ethClkP                                     5.922        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group      From Clock      To Clock      
----------      ----------      --------      
(none)          ethClkP                         
(none)                          ethClkP         
(none)          ethClkP         ethClkP         
(none)          rxrecclk_out_1  ethClkP         
(none)          txClockGt       ethClkP         
(none)                          rxrecclk_out_1  
(none)          ethClkP         rxrecclk_out_1  
(none)          rxrecclk_out_1  rxrecclk_out_1  
(none)          txClockGt       rxrecclk_out_1  
(none)                          txClockGt       
(none)          ethClkP         txClockGt       
(none)          rxrecclk_out_1  txClockGt       
(none)          txClockGt       txClockGt       


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                        From Clock                                                                                                                                        To Clock                                                                                                                                        
----------                                                                                                                                        ----------                                                                                                                                        --------                                                                                                                                        
(none)                                                                                                                                                                                                                                                                                                                                                                                                                                                
(none)                                                                                                                                            U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                    
(none)                                                                                                                                            ethClkP                                                                                                                                                                                                                                                                                             
(none)                                                                                                                                            txClockGt                                                                                                                                                                                                                                                                                           
(none)                                                                                                                                                                                                                                                                                              ethClkP                                                                                                                                           
(none)                                                                                                                                                                                                                                                                                              txClockGt                                                                                                                                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ethClkP
  To Clock:  ethClkP

Setup :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_53/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        5.678ns  (logic 0.114ns (2.008%)  route 5.564ns (97.992%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 9.522 - 6.400 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.584ns (routing 1.159ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         5.564     9.171    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/rstOut_bufg_place_replica
    RAMB36_X1Y55         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_53/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.584     9.522    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/clkb
    RAMB36_X1Y55         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_53/CLKBWRCLK
                         clock pessimism              0.334     9.855    
                         clock uncertainty           -0.035     9.820    
    RAMB36_X1Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.361     9.459    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_53
  -------------------------------------------------------------------
                         required time                          9.459    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.320ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_52/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        5.639ns  (logic 0.114ns (2.022%)  route 5.525ns (97.978%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.115ns = ( 9.515 - 6.400 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.577ns (routing 1.159ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         5.525     9.132    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/rstOut_bufg_place_replica
    RAMB36_X1Y54         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_52/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.577     9.515    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/clkb
    RAMB36_X1Y54         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_52/CLKBWRCLK
                         clock pessimism              0.334     9.848    
                         clock uncertainty           -0.035     9.813    
    RAMB36_X1Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.361     9.452    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_52
  -------------------------------------------------------------------
                         required time                          9.452    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_7/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 0.114ns (2.058%)  route 5.426ns (97.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 9.537 - 6.400 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.599ns (routing 1.159ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         5.426     9.033    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/rstOut_bufg_place_replica
    RAMB36_X0Y56         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_7/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.599     9.537    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/clkb
    RAMB36_X0Y56         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_7/CLKBWRCLK
                         clock pessimism              0.334     9.870    
                         clock uncertainty           -0.035     9.835    
    RAMB36_X0Y56         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.361     9.474    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_7
  -------------------------------------------------------------------
                         required time                          9.474    
                         arrival time                          -9.033    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_6/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        5.425ns  (logic 0.114ns (2.101%)  route 5.311ns (97.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 9.533 - 6.400 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.595ns (routing 1.159ns, distribution 1.436ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         5.311     8.918    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/rstOut_bufg_place_replica
    RAMB36_X0Y55         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_6/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.595     9.533    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/clkb
    RAMB36_X0Y55         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_6/CLKBWRCLK
                         clock pessimism              0.334     9.866    
                         clock uncertainty           -0.035     9.831    
    RAMB36_X0Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.361     9.470    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_6
  -------------------------------------------------------------------
                         required time                          9.470    
                         arrival time                          -8.918    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_54/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 0.114ns (2.110%)  route 5.289ns (97.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 9.526 - 6.400 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.588ns (routing 1.159ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         5.289     8.896    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/rstOut_bufg_place_replica
    RAMB36_X1Y56         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_54/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.588     9.526    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/clkb
    RAMB36_X1Y56         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_54/CLKBWRCLK
                         clock pessimism              0.334     9.859    
                         clock uncertainty           -0.035     9.824    
    RAMB36_X1Y56         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.361     9.463    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_54
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -8.896    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_4/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        5.386ns  (logic 0.114ns (2.117%)  route 5.272ns (97.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 9.527 - 6.400 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.589ns (routing 1.159ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         5.272     8.879    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/rstOut_bufg_place_replica
    RAMB36_X0Y53         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_4/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.589     9.527    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/clkb
    RAMB36_X0Y53         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_4/CLKBWRCLK
                         clock pessimism              0.334     9.860    
                         clock uncertainty           -0.035     9.825    
    RAMB36_X0Y53         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.361     9.464    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                          9.464    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_55/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 0.114ns (2.121%)  route 5.260ns (97.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 9.529 - 6.400 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.591ns (routing 1.159ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         5.260     8.867    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/rstOut_bufg_place_replica
    RAMB36_X1Y57         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_55/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.591     9.529    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/clkb
    RAMB36_X1Y57         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_55/CLKBWRCLK
                         clock pessimism              0.334     9.862    
                         clock uncertainty           -0.035     9.827    
    RAMB36_X1Y57         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.361     9.466    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_55
  -------------------------------------------------------------------
                         required time                          9.466    
                         arrival time                          -8.867    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/RxFSM_INST/r_reg[appSsiMaster][data][28]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 3.647ns (66.967%)  route 1.799ns (33.033%))
  Logic Levels:           9  (LUT4=1 LUT6=1 RAMB36E2=7)
  Clock Path Skew:        -0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.006ns = ( 9.406 - 6.400 ) 
    Source Clock Delay      (SCD):    3.745ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.985ns (routing 1.270ns, distribution 1.715ns)
  Clock Net Delay (Destination): 2.468ns (routing 1.159ns, distribution 1.309ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.985     3.745    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/clkb
    RAMB36_X0Y49         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y49         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_CASDOUTB[28])
                                                      1.392     5.137 r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_0/CASDOUTB[28]
                         net (fo=1, routed)           0.030     5.167    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_0_n_39
    RAMB36_X0Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[28]_CASDOUTB[28])
                                                      0.301     5.468 r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_1/CASDOUTB[28]
                         net (fo=1, routed)           0.030     5.498    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_1_n_39
    RAMB36_X0Y51         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[28]_CASDOUTB[28])
                                                      0.301     5.799 r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_2/CASDOUTB[28]
                         net (fo=1, routed)           0.030     5.829    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_2_n_39
    RAMB36_X0Y52         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[28]_CASDOUTB[28])
                                                      0.301     6.130 r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_3/CASDOUTB[28]
                         net (fo=1, routed)           0.030     6.160    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_3_n_39
    RAMB36_X0Y53         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[28]_CASDOUTB[28])
                                                      0.301     6.461 r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_4/CASDOUTB[28]
                         net (fo=1, routed)           0.030     6.491    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_4_n_39
    RAMB36_X0Y54         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[28]_CASDOUTB[28])
                                                      0.301     6.792 r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_5/CASDOUTB[28]
                         net (fo=1, routed)           0.030     6.822    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_5_n_39
    RAMB36_X0Y55         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[28]_CASDOUTB[28])
                                                      0.301     7.123 r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_6/CASDOUTB[28]
                         net (fo=1, routed)           0.030     7.153    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_6_n_39
    RAMB36_X0Y56         RAMB36E2 (Prop_RAMB36E2_RAMB36_CASDINB[28]_DOUTBDOUT[28])
                                                      0.205     7.358 r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_7/DOUTBDOUT[28]
                         net (fo=1, routed)           1.164     8.522    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_7_n_103
    SLICE_X34Y278        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.071     8.593 r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/doutb[28]_INST_0/O
                         net (fo=1, routed)           0.396     8.989    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/RxFSM_INST/rdBuffData_i[28]
    SLICE_X39Y278        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.173     9.162 r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/RxFSM_INST/r[appSsiMaster][data][28]_i_1/O
                         net (fo=1, routed)           0.029     9.191    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/RxFSM_INST/v[appSsiMaster][data][28]
    SLICE_X39Y278        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/RxFSM_INST/r_reg[appSsiMaster][data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.468     9.406    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/RxFSM_INST/clk_i
    SLICE_X39Y278        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/RxFSM_INST/r_reg[appSsiMaster][data][28]/C
                         clock pessimism              0.402     9.808    
                         clock uncertainty           -0.035     9.773    
    SLICE_X39Y278        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     9.832    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/RxFSM_INST/r_reg[appSsiMaster][data][28]
  -------------------------------------------------------------------
                         required time                          9.832    
                         arrival time                          -9.191    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.654ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_13/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.114ns (2.160%)  route 5.163ns (97.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 9.487 - 6.400 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.549ns (routing 1.159ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         5.163     8.770    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/rstOut_bufg_place_replica
    RAMB36_X2Y53         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_13/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.549     9.487    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/clkb
    RAMB36_X2Y53         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_13/CLKBWRCLK
                         clock pessimism              0.334     9.820    
                         clock uncertainty           -0.035     9.785    
    RAMB36_X2Y53         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.361     9.424    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_13
  -------------------------------------------------------------------
                         required time                          9.424    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.656ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_5/RSTRAMB
                            (rising edge-triggered cell RAMB36E2 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.114ns (2.145%)  route 5.200ns (97.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 9.526 - 6.400 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.588ns (routing 1.159ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         5.200     8.807    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/rstOut_bufg_place_replica
    RAMB36_X0Y54         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_5/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.588     9.526    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/clkb
    RAMB36_X0Y54         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_5/CLKBWRCLK
                         clock pessimism              0.334     9.859    
                         clock uncertainty           -0.035     9.824    
    RAMB36_X0Y54         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_RSTRAMB)
                                                     -0.361     9.463    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_5
  -------------------------------------------------------------------
                         required time                          9.463    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  0.656    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.255ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.802ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Net Delay (Source):      2.709ns (routing 1.159ns, distribution 1.550ns)
  Clock Net Delay (Destination): 3.042ns (routing 1.270ns, distribution 1.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.709     3.247    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X64Y155        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        SRLC32E (Prop_E6LUT_SLICEM_CLK_Q31)
                                                      0.255     3.502 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, unplaced)         0.000     3.502    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X64Y155        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.042     3.802    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X64Y155        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism             -0.549     3.254    
    SLICE_X64Y155        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.244     3.498    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                         -3.498    
                         arrival time                           3.502    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/D
                            (rising edge-triggered cell SRL16E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.256ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.802ns
    Source Clock Delay      (SCD):    3.247ns
    Clock Pessimism Removal (CPR):    0.549ns
  Clock Net Delay (Source):      2.709ns (routing 1.159ns, distribution 1.550ns)
  Clock Net Delay (Destination): 3.042ns (routing 1.270ns, distribution 1.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.709     3.247    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X64Y155        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y155        SRLC32E (Prop_F6LUT_SLICEM_CLK_Q31)
                                                      0.256     3.503 r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlB/S1/Q31
                         net (fo=2, unplaced)         0.000     3.503    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CDI
    SLICE_X64Y155        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.042     3.802    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X64Y155        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                         clock pessimism             -0.549     3.254    
    SLICE_X64Y155        SRL16E (Hold_E5LUT_SLICEM_CLK_D)
                                                      0.244     3.498    u_ila_0/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_srlA/S2
  -------------------------------------------------------------------
                         required time                         -3.498    
                         arrival time                           3.503    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      1.403ns (routing 0.677ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.762ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.403     1.687    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X53Y153        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y153        SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.832 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, unplaced)         0.000     1.832    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X53Y153        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.643     2.061    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X53Y153        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism             -0.366     1.696    
    SLICE_X53Y153        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     1.819    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.687ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      1.403ns (routing 0.677ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.762ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.403     1.687    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X53Y153        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y153        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.832 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, unplaced)         0.000     1.832    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X53Y153        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.643     2.061    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X53Y153        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism             -0.366     1.696    
    SLICE_X53Y153        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     1.819    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      1.402ns (routing 0.677ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.762ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.402     1.686    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X53Y152        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y152        SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.831 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, unplaced)         0.000     1.831    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X53Y152        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.642     2.060    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X53Y152        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism             -0.366     1.695    
    SLICE_X53Y152        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     1.818    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.060ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Net Delay (Source):      1.402ns (routing 0.677ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.762ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.402     1.686    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X53Y152        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y152        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.831 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, unplaced)         0.000     1.831    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X53Y152        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.642     2.060    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X53Y152        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism             -0.366     1.695    
    SLICE_X53Y152        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     1.818    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      1.442ns (routing 0.677ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.762ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.442     1.726    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X69Y152        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y152        SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.871 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, unplaced)         0.000     1.871    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X69Y152        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.687     2.105    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X69Y152        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism             -0.371     1.735    
    SLICE_X69Y152        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     1.858    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Net Delay (Source):      1.442ns (routing 0.677ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.762ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.442     1.726    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X69Y152        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y152        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.871 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, unplaced)         0.000     1.871    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X69Y152        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.687     2.105    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X69Y152        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism             -0.371     1.735    
    SLICE_X69Y152        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     1.858    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[13].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
                            (rising edge-triggered cell SRL16E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      1.428ns (routing 0.677ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.762ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.428     1.712    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X66Y151        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y151        SRLC32E (Prop_C6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.857 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q31
                         net (fo=2, unplaced)         0.000     1.857    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CDI
    SLICE_X66Y151        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.664     2.082    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X66Y151        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                         clock pessimism             -0.362     1.721    
    SLICE_X66Y151        SRL16E (Hold_B5LUT_SLICEM_CLK_D)
                                                      0.123     1.844    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S2
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
                            (rising edge-triggered cell SRL16E clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             ethClkP
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.145ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Net Delay (Source):      1.428ns (routing 0.677ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.762ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.428     1.712    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X66Y151        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y151        SRLC32E (Prop_D6LUT_SLICEM_CLK_Q31)
                                                      0.145     1.857 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q31
                         net (fo=2, unplaced)         0.000     1.857    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CDI
    SLICE_X66Y151        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.664     2.082    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X66Y151        SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                         clock pessimism             -0.362     1.721    
    SLICE_X66Y151        SRL16E (Hold_C5LUT_SLICEM_CLK_D)
                                                      0.123     1.844    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ethClkP
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { ethClkP }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     DNA_PORTE2/CLK        n/a            4.875         6.400       1.525      CONFIG_SITE_X0Y0     U_Core/U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_ULTRA_SCALE.DeviceDnaUltraScale_Inst/DNA_PORT_I/CLK
Min Period        n/a     ICAPE3/CLK            n/a            4.875         6.400       1.525      CONFIG_SITE_X0Y0     U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/ICAPE3_Inst/CLK
Min Period        n/a     GTHE3_CHANNEL/DRPCLK  n/a            4.000         6.400       2.400      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Min Period        n/a     SYSMONE1/DCLK         n/a            4.000         6.400       2.400      SYSMONE1_X0Y0        U_Core/GEN_REAL.U_SysMon/U_SysmonIpCore/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK    n/a            1.961         6.400       4.439      RAMB36_X6Y38         U_App/U_Mem/GEN_INFERRED.AXI_RW_SYS_RO.DualPortRam_1/GEN_BRAM.TrueDualPortRam_Inst/READ_FIRST_MODE.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         6.400       4.439      RAMB36_X6Y47         U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/GEN_DEPACKER.DEPACKER_V2.U_Depacketizer/GEN_SEQ.U_DualPortRam_1/GEN_BRAM.TrueDualPortRam_Inst/READ_FIRST_MODE.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK    n/a            1.961         6.400       4.439      RAMB18_X6Y96         U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/GEN_DEPACKER.DEPACKER_V2.U_Depacketizer/GEN_SEQ.U_DualPortRam_1/GEN_BRAM.TrueDualPortRam_Inst/READ_FIRST_MODE.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         6.400       4.439      RAMB36_X6Y27         U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/GEN_PACKER.PACKER_V2.U_Packetizer/U_DualPortRam_1/GEN_BRAM.TrueDualPortRam_Inst/READ_FIRST_MODE.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK    n/a            1.961         6.400       4.439      RAMB18_X6Y52         U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/GEN_PACKER.PACKER_V2.U_Packetizer/U_DualPortRam_1/GEN_BRAM.TrueDualPortRam_Inst/READ_FIRST_MODE.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK    n/a            1.961         6.400       4.439      RAMB36_X5Y45         U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/U_RssiCore/GEN_RX.GEN_INFERRED.U_RAM/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    DNA_PORTE2/CLK        n/a            2.275         3.200       0.925      CONFIG_SITE_X0Y0     U_Core/U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_ULTRA_SCALE.DeviceDnaUltraScale_Inst/DNA_PORT_I/CLK
Low Pulse Width   Fast    DNA_PORTE2/CLK        n/a            2.275         3.200       0.925      CONFIG_SITE_X0Y0     U_Core/U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_ULTRA_SCALE.DeviceDnaUltraScale_Inst/DNA_PORT_I/CLK
Low Pulse Width   Slow    ICAPE3/CLK            n/a            2.275         3.200       0.925      CONFIG_SITE_X0Y0     U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/ICAPE3_Inst/CLK
Low Pulse Width   Fast    ICAPE3/CLK            n/a            2.275         3.200       0.925      CONFIG_SITE_X0Y0     U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/ICAPE3_Inst/CLK
Low Pulse Width   Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
Low Pulse Width   Slow    SYSMONE1/DCLK         n/a            1.600         3.200       1.600      SYSMONE1_X0Y0        U_Core/GEN_REAL.U_SysMon/U_SysmonIpCore/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE1/DCLK         n/a            1.600         3.200       1.600      SYSMONE1_X0Y0        U_Core/GEN_REAL.U_SysMon/U_SysmonIpCore/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK    n/a            0.980         3.200       2.220      RAMB36_X6Y38         U_App/U_Mem/GEN_INFERRED.AXI_RW_SYS_RO.DualPortRam_1/GEN_BRAM.TrueDualPortRam_Inst/READ_FIRST_MODE.mem_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK    n/a            0.980         3.200       2.220      RAMB36_X6Y38         U_App/U_Mem/GEN_INFERRED.AXI_RW_SYS_RO.DualPortRam_1/GEN_BRAM.TrueDualPortRam_Inst/READ_FIRST_MODE.mem_reg/CLKBWRCLK
High Pulse Width  Slow    DNA_PORTE2/CLK        n/a            2.275         3.200       0.925      CONFIG_SITE_X0Y0     U_Core/U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_ULTRA_SCALE.DeviceDnaUltraScale_Inst/DNA_PORT_I/CLK
High Pulse Width  Fast    DNA_PORTE2/CLK        n/a            2.275         3.200       0.925      CONFIG_SITE_X0Y0     U_Core/U_AxiVersion/GEN_DEVICE_DNA.DeviceDna_1/GEN_ULTRA_SCALE.DeviceDnaUltraScale_Inst/DNA_PORT_I/CLK
High Pulse Width  Slow    ICAPE3/CLK            n/a            2.275         3.200       0.925      CONFIG_SITE_X0Y0     U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/ICAPE3_Inst/CLK
High Pulse Width  Fast    ICAPE3/CLK            n/a            2.275         3.200       0.925      CONFIG_SITE_X0Y0     U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/ICAPE3_Inst/CLK
High Pulse Width  Slow    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Fast    GTHE3_CHANNEL/DRPCLK  n/a            1.800         3.200       1.400      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/DRPCLK
High Pulse Width  Slow    SYSMONE1/DCLK         n/a            1.600         3.200       1.600      SYSMONE1_X0Y0        U_Core/GEN_REAL.U_SysMon/U_SysmonIpCore/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE1/DCLK         n/a            1.600         3.200       1.600      SYSMONE1_X0Y0        U_Core/GEN_REAL.U_SysMon/U_SysmonIpCore/U0/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK    n/a            0.980         3.200       2.220      RAMB36_X6Y38         U_App/U_Mem/GEN_INFERRED.AXI_RW_SYS_RO.DualPortRam_1/GEN_BRAM.TrueDualPortRam_Inst/READ_FIRST_MODE.mem_reg/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK    n/a            0.980         3.200       2.220      RAMB36_X6Y38         U_App/U_Mem/GEN_INFERRED.AXI_RW_SYS_RO.DualPortRam_1/GEN_BRAM.TrueDualPortRam_Inst/READ_FIRST_MODE.mem_reg/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxoutclk_out[0]_1
  To Clock:  rxoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxoutclk_out[0]_1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y51        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_bufg_gt_i/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y50        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/I
Max Skew    Slow    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.516         0.252       0.264      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/RXUSRCLK  GTHE3_CHANNEL/RXUSRCLK2  0.519         0.181       0.338      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  rxrecclk_out_1
  To Clock:  rxrecclk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        3.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.001ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out_1 rise@6.400ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.815ns (24.946%)  route 2.452ns (75.054%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 8.285 - 6.400 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.413ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.371ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.799     2.196    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X94Y190        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y190        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.309 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]/Q
                         net (fo=20, routed)          0.957     3.266    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg[14]
    SLICE_X87Y192        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.398 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.227     3.625    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X87Y193        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     3.757 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=12, routed)          0.716     4.473    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/DecodeWord0[2]
    SLICE_X91Y197        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.150     4.623 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_10/O
                         net (fo=4, routed)           0.279     4.902    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_10_n_0
    SLICE_X92Y199        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.116     5.018 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_3/O
                         net (fo=1, routed)           0.246     5.264    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_3_n_0
    SLICE_X92Y199        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     5.436 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.027     5.463    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[1]_i_1_n_0
    SLICE_X92Y199        FDSE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.556     8.285    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y199        FDSE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]/C
                         clock pessimism              0.154     8.439    
                         clock uncertainty           -0.035     8.404    
    SLICE_X92Y199        FDSE (Setup_HFF_SLICEL_C_D)
                                                      0.060     8.464    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -5.463    
  -------------------------------------------------------------------
                         slack                                  3.001    

Slack (MET) :             3.030ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out_1 rise@6.400ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        3.238ns  (logic 0.649ns (20.043%)  route 2.589ns (79.957%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.885ns = ( 8.285 - 6.400 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.413ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.371ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.799     2.196    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X94Y190        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y190        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.309 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]/Q
                         net (fo=20, routed)          0.957     3.266    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg[14]
    SLICE_X87Y192        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.398 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.227     3.625    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X87Y193        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     3.757 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=12, routed)          0.665     4.422    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/DecodeWord0[2]
    SLICE_X91Y198        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.070     4.492 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2/O
                         net (fo=2, routed)           0.145     4.637    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_2_n_0
    SLICE_X92Y198        LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.070     4.707 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2/O
                         net (fo=2, routed)           0.242     4.949    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_2_n_0
    SLICE_X92Y198        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.132     5.081 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.353     5.434    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[0]_i_1_n_0
    SLICE_X92Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.556     8.285    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]/C
                         clock pessimism              0.154     8.439    
                         clock uncertainty           -0.035     8.404    
    SLICE_X92Y199        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.060     8.464    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.464    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  3.030    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out_1 rise@6.400ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.755ns (23.542%)  route 2.452ns (76.458%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 8.248 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.413ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.371ns, distribution 1.148ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.774     2.171    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X90Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y199        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=23, routed)          0.771     3.057    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X86Y203        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093     3.150 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14/O
                         net (fo=2, routed)           0.293     3.443    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14_n_0
    SLICE_X86Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     3.483 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[55]_i_6/O
                         net (fo=49, routed)          0.894     4.377    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[55]_i_6_n_0
    SLICE_X88Y197        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.188     4.565 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[20]_i_4/O
                         net (fo=1, routed)           0.397     4.962    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[20]_i_4_n_0
    SLICE_X86Y197        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.189     5.151 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[20]_i_3/O
                         net (fo=1, routed)           0.068     5.219    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[20]_i_3_n_0
    SLICE_X86Y197        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.130     5.349 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[20]_i_1/O
                         net (fo=1, routed)           0.029     5.378    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[20]_i_1_n_0
    SLICE_X86Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.519     8.248    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X86Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[20]/C
                         clock pessimism              0.155     8.403    
                         clock uncertainty           -0.035     8.367    
    SLICE_X86Y197        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.426    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[20]
  -------------------------------------------------------------------
                         required time                          8.426    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out_1 rise@6.400ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        3.165ns  (logic 0.626ns (19.779%)  route 2.539ns (80.221%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 8.252 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.413ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.371ns, distribution 1.152ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.774     2.171    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X90Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y199        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=23, routed)          0.771     3.057    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X86Y203        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093     3.150 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14/O
                         net (fo=2, routed)           0.205     3.355    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14_n_0
    SLICE_X86Y204        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     3.529 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_5/O
                         net (fo=124, routed)         1.096     4.625    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_5_n_0
    SLICE_X88Y195        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.071     4.696 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[17]_i_3/O
                         net (fo=1, routed)           0.441     5.137    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[17]_i_3_n_0
    SLICE_X87Y195        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.173     5.310 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[17]_i_1/O
                         net (fo=1, routed)           0.026     5.336    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[17]_i_1_n_0
    SLICE_X87Y195        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.523     8.252    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X87Y195        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[17]/C
                         clock pessimism              0.154     8.406    
                         clock uncertainty           -0.035     8.371    
    SLICE_X87Y195        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.429    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                          8.429    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out_1 rise@6.400ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.758ns (23.309%)  route 2.494ns (76.691%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns = ( 8.276 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.413ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.371ns, distribution 1.176ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.774     2.171    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X90Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y199        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=23, routed)          0.771     3.057    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X86Y203        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093     3.150 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14/O
                         net (fo=2, routed)           0.205     3.355    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14_n_0
    SLICE_X86Y204        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     3.529 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_5/O
                         net (fo=124, routed)         1.283     4.812    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_5_n_0
    SLICE_X89Y199        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.189     5.001 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[29]_i_2/O
                         net (fo=1, routed)           0.209     5.210    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[29]_i_2_n_0
    SLICE_X89Y199        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.187     5.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[29]_i_1/O
                         net (fo=1, routed)           0.026     5.423    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[29]_i_1_n_0
    SLICE_X89Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.547     8.276    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X89Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[29]/C
                         clock pessimism              0.237     8.513    
                         clock uncertainty           -0.035     8.478    
    SLICE_X89Y199        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.536    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[29]
  -------------------------------------------------------------------
                         required time                          8.536    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out_1 rise@6.400ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.651ns (20.713%)  route 2.492ns (79.287%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns = ( 8.273 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.413ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.371ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.774     2.171    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X90Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y199        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=23, routed)          0.771     3.057    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X86Y203        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093     3.150 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14/O
                         net (fo=2, routed)           0.293     3.443    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14_n_0
    SLICE_X86Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     3.483 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[55]_i_6/O
                         net (fo=49, routed)          0.997     4.480    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[55]_i_6_n_0
    SLICE_X88Y198        LUT5 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.173     4.653 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[5]_i_4/O
                         net (fo=1, routed)           0.339     4.992    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[5]_i_4_n_0
    SLICE_X88Y198        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.115     5.107 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[5]_i_3/O
                         net (fo=1, routed)           0.063     5.170    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[5]_i_3_n_0
    SLICE_X88Y198        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.115     5.285 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[5]_i_1/O
                         net (fo=1, routed)           0.029     5.314    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[5]_i_1_n_0
    SLICE_X88Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.544     8.273    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X88Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[5]/C
                         clock pessimism              0.154     8.427    
                         clock uncertainty           -0.035     8.392    
    SLICE_X88Y198        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.059     8.451    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          8.451    
                         arrival time                          -5.314    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out_1 rise@6.400ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.741ns (23.849%)  route 2.366ns (76.151%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.889ns = ( 8.289 - 6.400 ) 
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.413ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.371ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.799     2.196    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X94Y190        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y190        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.309 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[22]/Q
                         net (fo=20, routed)          0.957     3.266    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rx_66_enc_reg[14]
    SLICE_X87Y192        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     3.398 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3/O
                         net (fo=1, routed)           0.227     3.625    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_3_n_0
    SLICE_X87Y193        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.132     3.757 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_dec_c1[2]_i_1/O
                         net (fo=12, routed)          0.716     4.473    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/DecodeWord0[2]
    SLICE_X91Y197        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.150     4.623 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_10/O
                         net (fo=4, routed)           0.286     4.909    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_10_n_0
    SLICE_X91Y198        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.041     4.950 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_4/O
                         net (fo=1, routed)           0.154     5.104    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_4_n_0
    SLICE_X92Y198        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173     5.277 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.026     5.303    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg[2]_i_1_n_0
    SLICE_X92Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.560     8.289    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X92Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]/C
                         clock pessimism              0.154     8.443    
                         clock uncertainty           -0.035     8.407    
    SLICE_X92Y198        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.465    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_r_type_next_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out_1 rise@6.400ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        3.132ns  (logic 0.770ns (24.585%)  route 2.362ns (75.415%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.884ns = ( 8.284 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.413ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.555ns (routing 0.371ns, distribution 1.184ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.774     2.171    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X90Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y199        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=23, routed)          0.771     3.057    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X86Y203        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093     3.150 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14/O
                         net (fo=2, routed)           0.293     3.443    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14_n_0
    SLICE_X86Y204        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     3.483 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[55]_i_6/O
                         net (fo=49, routed)          0.894     4.377    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[55]_i_6_n_0
    SLICE_X88Y197        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205     4.582 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_4/O
                         net (fo=1, routed)           0.308     4.890    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_4_n_0
    SLICE_X89Y197        LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.185     5.075 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_2/O
                         net (fo=1, routed)           0.070     5.145    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_2_n_0
    SLICE_X89Y197        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.132     5.277 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_1/O
                         net (fo=1, routed)           0.026     5.303    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[25]_i_1_n_0
    SLICE_X89Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.555     8.284    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X89Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[25]/C
                         clock pessimism              0.221     8.505    
                         clock uncertainty           -0.035     8.469    
    SLICE_X89Y197        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.527    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[25]
  -------------------------------------------------------------------
                         required time                          8.527    
                         arrival time                          -5.303    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out_1 rise@6.400ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.614ns (19.800%)  route 2.487ns (80.200%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.875ns = ( 8.275 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.413ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.371ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.774     2.171    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X90Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y199        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=23, routed)          0.771     3.057    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X86Y203        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093     3.150 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14/O
                         net (fo=2, routed)           0.205     3.355    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14_n_0
    SLICE_X86Y204        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     3.529 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_5/O
                         net (fo=124, routed)         1.361     4.890    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_5_n_0
    SLICE_X89Y200        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.116     5.006 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[32]_i_2/O
                         net (fo=1, routed)           0.124     5.130    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[32]_i_2_n_0
    SLICE_X89Y200        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.116     5.246 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[32]_i_1/O
                         net (fo=1, routed)           0.026     5.272    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[32]_i_1_n_0
    SLICE_X89Y200        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.546     8.275    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X89Y200        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[32]/C
                         clock pessimism              0.221     8.496    
                         clock uncertainty           -0.035     8.461    
    SLICE_X89Y200        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.058     8.519    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[32]
  -------------------------------------------------------------------
                         required time                          8.519    
                         arrival time                          -5.272    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.252ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (rxrecclk_out_1 rise@6.400ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        3.004ns  (logic 0.689ns (22.936%)  route 2.315ns (77.064%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 8.249 - 6.400 ) 
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.774ns (routing 0.413ns, distribution 1.361ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.371ns, distribution 1.149ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.774     2.171    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X90Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y199        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.115     2.286 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg_reg[2]/Q
                         net (fo=23, routed)          0.771     3.057    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_block_field_reg[2]
    SLICE_X86Y203        LUT4 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.093     3.150 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14/O
                         net (fo=2, routed)           0.205     3.355    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_14_n_0
    SLICE_X86Y204        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     3.529 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_5/O
                         net (fo=124, routed)         0.873     4.402    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[63]_i_5_n_0
    SLICE_X88Y199        LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.132     4.534 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[18]_i_2/O
                         net (fo=1, routed)           0.439     4.973    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[18]_i_2_n_0
    SLICE_X87Y199        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.175     5.148 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[18]_i_1/O
                         net (fo=1, routed)           0.027     5.175    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out[18]_i_1_n_0
    SLICE_X87Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.520     8.249    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/rxusrclk2
    SLICE_X87Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[18]/C
                         clock pessimism              0.154     8.404    
                         clock uncertainty           -0.035     8.368    
    SLICE_X87Y199        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.059     8.427    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_decoder_i/mcp1_rx_64_data_out_reg[18]
  -------------------------------------------------------------------
                         required time                          8.427    
                         arrival time                          -5.175    
  -------------------------------------------------------------------
                         slack                                  3.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out_1 rise@0.000ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.049ns (21.030%)  route 0.184ns (78.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.787ns (routing 0.218ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.251ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.787     0.905    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X98Y176        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y176        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.954 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[4]/Q
                         net (fo=1, routed)           0.184     1.138    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt[4]
    SLICE_X98Y184        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.966     1.131    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X98Y184        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]/C
                         clock pessimism             -0.080     1.051    
    SLICE_X98Y184        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.107    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out_1 rise@0.000ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.049ns (20.082%)  route 0.195ns (79.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.785ns (routing 0.218ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.251ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.785     0.903    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X97Y175        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.952 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[21]/Q
                         net (fo=1, routed)           0.195     1.147    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt[21]
    SLICE_X96Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.973     1.138    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X96Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[21]/C
                         clock pessimism             -0.080     1.058    
    SLICE_X96Y183        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.056     1.114    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out_1 rise@0.000ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.048ns (20.000%)  route 0.192ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.786ns (routing 0.218ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.251ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.786     0.904    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X98Y176        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y176        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     0.952 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[16]/Q
                         net (fo=1, routed)           0.192     1.144    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt[16]
    SLICE_X98Y184        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.968     1.133    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X98Y184        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[16]/C
                         clock pessimism             -0.080     1.053    
    SLICE_X98Y184        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.109    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out_1 rise@0.000ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.048ns (19.512%)  route 0.198ns (80.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.787ns (routing 0.218ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.251ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.787     0.905    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X97Y175        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y175        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.953 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[38]/Q
                         net (fo=1, routed)           0.198     1.151    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt[38]
    SLICE_X96Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.975     1.140    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X96Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[38]/C
                         clock pessimism             -0.080     1.060    
    SLICE_X96Y183        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.116    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out_1 rise@0.000ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.048ns (19.753%)  route 0.195ns (80.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.786ns (routing 0.218ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.251ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.786     0.904    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X98Y174        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y174        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.952 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[49]/Q
                         net (fo=1, routed)           0.195     1.147    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt[49]
    SLICE_X98Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.966     1.131    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X98Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[49]/C
                         clock pessimism             -0.080     1.051    
    SLICE_X98Y183        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.056     1.107    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out_1 rise@0.000ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.048ns (18.677%)  route 0.209ns (81.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.782ns (routing 0.218ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.251ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.782     0.900    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X97Y177        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y177        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.948 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[7]/Q
                         net (fo=1, routed)           0.209     1.157    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt[7]
    SLICE_X96Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.975     1.140    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X96Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[7]/C
                         clock pessimism             -0.080     1.060    
    SLICE_X96Y183        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.116    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out_1 rise@0.000ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.049ns (19.919%)  route 0.197ns (80.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.787ns (routing 0.218ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.251ns, distribution 0.717ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.787     0.905    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X98Y176        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y176        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.954 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[9]/Q
                         net (fo=1, routed)           0.197     1.151    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt[9]
    SLICE_X98Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.968     1.133    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X98Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[9]/C
                         clock pessimism             -0.080     1.053    
    SLICE_X98Y183        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.109    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out_1 rise@0.000ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.049ns (19.444%)  route 0.203ns (80.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.787ns (routing 0.218ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.973ns (routing 0.251ns, distribution 0.722ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.787     0.905    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X98Y174        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y174        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.954 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt_reg[40]/Q
                         net (fo=1, routed)           0.203     1.157    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rx_gt[40]
    SLICE_X96Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.973     1.138    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X96Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[40]/C
                         clock pessimism             -0.080     1.058    
    SLICE_X96Y183        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.055     1.113    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/mcp1_rx_66_raw_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/outreg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out_1 rise@0.000ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.064ns (35.359%)  route 0.117ns (64.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.130ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      0.806ns (routing 0.218ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.251ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.806     0.924    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/rxusrclk2
    SLICE_X98Y203        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/outreg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y203        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.973 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/coreclk_rxusrclk2_timer_125us_resync/outreg_reg[9]/Q
                         net (fo=1, routed)           0.101     1.074    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/outreg_reg[15][9]
    SLICE_X97Y204        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.015     1.089 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[9]_i_1/O
                         net (fo=1, routed)           0.016     1.105    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us[9]_i_1_n_0
    SLICE_X97Y204        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.965     1.130    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/rxusrclk2
    SLICE_X97Y204        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us_reg[9]/C
                         clock pessimism             -0.126     1.004    
    SLICE_X97Y204        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.056     1.060    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_timer_125us_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rxrecclk_out_1 rise@0.000ns - rxrecclk_out_1 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.094ns (64.384%)  route 0.052ns (35.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.810ns (routing 0.218ns, distribution 0.592ns)
  Clock Net Delay (Destination): 0.980ns (routing 0.251ns, distribution 0.729ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.810     0.928    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rxusrclk2
    SLICE_X95Y190        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y190        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.977 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/mcp1_descr_reg_reg[25]/Q
                         net (fo=2, routed)           0.036     1.013    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/p_0_in48_in
    SLICE_X95Y190        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     1.058 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/pcs_descramble_i/rx_66_enc_reg[15]_i_1/O
                         net (fo=1, routed)           0.016     1.074    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc[15]
    SLICE_X95Y190        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.980     1.145    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rxusrclk2
    SLICE_X95Y190        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]/C
                         clock pessimism             -0.173     0.972    
    SLICE_X95Y190        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.056     1.028    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_66_enc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rxrecclk_out_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAME/CLK
Min Period        n/a     RAMD32/CLK               n/a                     1.336         6.400       5.064      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAME_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK               n/a                     0.668         3.200       2.532      SLICE_X94Y214        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMC/CLK
Max Skew          Fast    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  0.882         0.177       0.705      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
Max Skew          Slow    GTHE3_CHANNEL/RXUSRCLK2  GTHE3_CHANNEL/RXUSRCLK  1.005         0.249       0.756      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk_out[0]_1
  To Clock:  txoutclk_out[0]_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk_out[0]_1
Waveform(ns):       { 0.000 1.600 }
Period(ns):         3.200
Sources:            { U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK }

Check Type  Corner  Lib Pin                 Reference Pin            Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y49        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/I
Min Period  n/a     BUFG_GT/I               n/a                      1.379         3.200       1.821      BUFG_GT_X0Y52        U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK312_BUFG_GT/I
Max Skew    Slow    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.516         0.263       0.253      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK
Max Skew    Fast    GTHE3_CHANNEL/TXUSRCLK  GTHE3_CHANNEL/TXUSRCLK2  0.520         0.184       0.336      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK



---------------------------------------------------------------------------------------------------
From Clock:  txClockGt
  To Clock:  txClockGt

Setup :            0  Failing Endpoints,  Worst Slack        1.622ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][48]/CE
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.326ns (7.119%)  route 4.253ns (92.881%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns = ( 8.535 - 6.400 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.414ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.372ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.029     2.426    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X65Y280        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y280        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.543 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/Q
                         net (fo=151, routed)         0.932     3.475    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/fifoValidInt
    SLICE_X63Y293        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.591 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo_i_10/O
                         net (fo=147, routed)         1.366     4.957    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/mRdEn
    SLICE_X65Y279        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     5.050 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1/O
                         net (fo=141, routed)         1.955     7.005    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1_n_0
    SLICE_X59Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.806     8.535    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X59Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][48]/C
                         clock pessimism              0.175     8.710    
                         clock uncertainty           -0.035     8.674    
    SLICE_X59Y292        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.047     8.627    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][48]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][50]/CE
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.326ns (7.119%)  route 4.253ns (92.881%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns = ( 8.535 - 6.400 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.414ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.372ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.029     2.426    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X65Y280        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y280        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.543 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/Q
                         net (fo=151, routed)         0.932     3.475    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/fifoValidInt
    SLICE_X63Y293        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.591 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo_i_10/O
                         net (fo=147, routed)         1.366     4.957    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/mRdEn
    SLICE_X65Y279        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     5.050 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1/O
                         net (fo=141, routed)         1.955     7.005    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1_n_0
    SLICE_X59Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.806     8.535    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X59Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][50]/C
                         clock pessimism              0.175     8.710    
                         clock uncertainty           -0.035     8.674    
    SLICE_X59Y292        FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.047     8.627    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][50]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][64]/CE
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.326ns (7.119%)  route 4.253ns (92.881%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns = ( 8.535 - 6.400 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.414ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.372ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.029     2.426    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X65Y280        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y280        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.543 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/Q
                         net (fo=151, routed)         0.932     3.475    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/fifoValidInt
    SLICE_X63Y293        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.591 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo_i_10/O
                         net (fo=147, routed)         1.366     4.957    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/mRdEn
    SLICE_X65Y279        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     5.050 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1/O
                         net (fo=141, routed)         1.955     7.005    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1_n_0
    SLICE_X59Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][64]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.806     8.535    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X59Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][64]/C
                         clock pessimism              0.175     8.710    
                         clock uncertainty           -0.035     8.674    
    SLICE_X59Y292        FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.047     8.627    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][64]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][68]/CE
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        4.579ns  (logic 0.326ns (7.119%)  route 4.253ns (92.881%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.135ns = ( 8.535 - 6.400 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.414ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.372ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.029     2.426    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X65Y280        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y280        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.543 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/Q
                         net (fo=151, routed)         0.932     3.475    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/fifoValidInt
    SLICE_X63Y293        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.591 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo_i_10/O
                         net (fo=147, routed)         1.366     4.957    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/mRdEn
    SLICE_X65Y279        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     5.050 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1/O
                         net (fo=141, routed)         1.955     7.005    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1_n_0
    SLICE_X59Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][68]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.806     8.535    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X59Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][68]/C
                         clock pessimism              0.175     8.710    
                         clock uncertainty           -0.035     8.674    
    SLICE_X59Y292        FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.047     8.627    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][68]
  -------------------------------------------------------------------
                         required time                          8.627    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.808ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMasters][4][tUser][54]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 1.301ns (29.164%)  route 3.160ns (70.836%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.083ns = ( 8.483 - 6.400 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.414ns, distribution 1.602ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.372ns, distribution 1.382ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.016     2.413    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/ethClk
    SLICE_X69Y281        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y281        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.527 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[state][0]/Q
                         net (fo=105, routed)         0.847     3.374    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[state_n_0_][0]
    SLICE_X71Y281        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     3.550 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tKeep][15]_i_2/O
                         net (fo=125, routed)         0.755     4.305    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tKeep][15]_i_2_n_0
    SLICE_X76Y287        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.136     4.441 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tKeep][5]_i_1/O
                         net (fo=2, routed)           0.232     4.673    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/sel0[4]
    SLICE_X75Y287        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.177     4.850 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][59]_i_8/O
                         net (fo=1, routed)           0.230     5.080    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][59]_i_8_n_0
    SLICE_X75Y287        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.178     5.258 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][59]_i_4/O
                         net (fo=13, routed)          0.386     5.644    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][59]_i_4_n_0
    SLICE_X72Y287        LUT5 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.223     5.867 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][55]_i_2/O
                         net (fo=5, routed)           0.380     6.247    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][55]_i_2_n_0
    SLICE_X71Y288        LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.165     6.412 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][54]_i_2/O
                         net (fo=2, routed)           0.307     6.719    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][54]_i_2_n_0
    SLICE_X71Y288        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.132     6.851 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][54]_i_1/O
                         net (fo=1, routed)           0.023     6.874    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][54]_i_1_n_0
    SLICE_X71Y288        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMasters][4][tUser][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.754     8.483    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/ethClk
    SLICE_X71Y288        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMasters][4][tUser][54]/C
                         clock pessimism              0.175     8.658    
                         clock uncertainty           -0.035     8.623    
    SLICE_X71Y288        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.059     8.682    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMasters][4][tUser][54]
  -------------------------------------------------------------------
                         required time                          8.682    
                         arrival time                          -6.874    
  -------------------------------------------------------------------
                         slack                                  1.808    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][127]/CE
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.326ns (7.503%)  route 4.019ns (92.497%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 8.522 - 6.400 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.414ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.372ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.029     2.426    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X65Y280        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y280        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.543 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/Q
                         net (fo=151, routed)         0.932     3.475    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/fifoValidInt
    SLICE_X63Y293        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.591 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo_i_10/O
                         net (fo=147, routed)         1.366     4.957    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/mRdEn
    SLICE_X65Y279        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     5.050 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1/O
                         net (fo=141, routed)         1.721     6.771    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1_n_0
    SLICE_X62Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][127]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.793     8.522    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X62Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][127]/C
                         clock pessimism              0.175     8.697    
                         clock uncertainty           -0.035     8.662    
    SLICE_X62Y292        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.047     8.615    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][127]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][25]/CE
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.326ns (7.503%)  route 4.019ns (92.497%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 8.522 - 6.400 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.414ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.372ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.029     2.426    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X65Y280        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y280        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.543 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/Q
                         net (fo=151, routed)         0.932     3.475    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/fifoValidInt
    SLICE_X63Y293        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.591 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo_i_10/O
                         net (fo=147, routed)         1.366     4.957    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/mRdEn
    SLICE_X65Y279        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     5.050 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1/O
                         net (fo=141, routed)         1.721     6.771    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1_n_0
    SLICE_X62Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.793     8.522    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X62Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][25]/C
                         clock pessimism              0.175     8.697    
                         clock uncertainty           -0.035     8.662    
    SLICE_X62Y292        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.047     8.615    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][25]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][27]/CE
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.326ns (7.503%)  route 4.019ns (92.497%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 8.522 - 6.400 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.414ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.372ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.029     2.426    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X65Y280        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y280        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.543 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/Q
                         net (fo=151, routed)         0.932     3.475    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/fifoValidInt
    SLICE_X63Y293        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.591 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo_i_10/O
                         net (fo=147, routed)         1.366     4.957    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/mRdEn
    SLICE_X65Y279        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     5.050 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1/O
                         net (fo=141, routed)         1.721     6.771    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1_n_0
    SLICE_X62Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.793     8.522    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X62Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][27]/C
                         clock pessimism              0.175     8.697    
                         clock uncertainty           -0.035     8.662    
    SLICE_X62Y292        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.047     8.615    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][27]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.844ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][5]/CE
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.326ns (7.503%)  route 4.019ns (92.497%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.122ns = ( 8.522 - 6.400 ) 
    Source Clock Delay      (SCD):    2.426ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.414ns, distribution 1.615ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.372ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.029     2.426    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X65Y280        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y280        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.543 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mValid][2]/Q
                         net (fo=151, routed)         0.932     3.475    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/fifoValidInt
    SLICE_X63Y293        LUT3 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     3.591 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo_i_10/O
                         net (fo=147, routed)         1.366     4.957    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/mRdEn
    SLICE_X65Y279        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.093     5.050 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1/O
                         net (fo=141, routed)         1.721     6.771    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r[mData][1][140]_i_1_n_0
    SLICE_X62Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.793     8.522    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/clk
    SLICE_X62Y292        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][5]/C
                         clock pessimism              0.175     8.697    
                         clock uncertainty           -0.035     8.662    
    SLICE_X62Y292        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.047     8.615    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_PIPE.U_Pipeline/PIPE_REG.r_reg[mData][1][5]
  -------------------------------------------------------------------
                         required time                          8.615    
                         arrival time                          -6.771    
  -------------------------------------------------------------------
                         slack                                  1.844    

Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[state][0]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMasters][4][tUser][28]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.134ns (26.372%)  route 3.166ns (73.628%))
  Logic Levels:           7  (LUT5=5 LUT6=2)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.966ns = ( 8.366 - 6.400 ) 
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.414ns, distribution 1.602ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.372ns, distribution 1.265ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.016     2.413    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/ethClk
    SLICE_X69Y281        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[state][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y281        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.527 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[state][0]/Q
                         net (fo=105, routed)         0.847     3.374    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[state_n_0_][0]
    SLICE_X71Y281        LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.176     3.550 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tKeep][15]_i_2/O
                         net (fo=125, routed)         0.761     4.311    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tKeep][15]_i_2_n_0
    SLICE_X76Y287        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.135     4.446 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][59]_i_18/O
                         net (fo=2, routed)           0.291     4.737    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][59]_i_18_n_0
    SLICE_X75Y288        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.177     4.914 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][59]_i_9/O
                         net (fo=3, routed)           0.256     5.170    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][59]_i_9_n_0
    SLICE_X75Y288        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.137     5.307 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][59]_i_7/O
                         net (fo=13, routed)          0.245     5.552    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][59]_i_7_n_0
    SLICE_X74Y287        LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.205     5.757 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][31]_i_2/O
                         net (fo=6, routed)           0.443     6.200    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][31]_i_2_n_0
    SLICE_X76Y290        LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.072     6.272 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][28]_i_2/O
                         net (fo=1, routed)           0.296     6.568    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][28]_i_2_n_0
    SLICE_X76Y290        LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.118     6.686 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][28]_i_1/O
                         net (fo=1, routed)           0.027     6.713    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r[mAxisMasters][4][tUser][28]_i_1_n_0
    SLICE_X76Y290        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMasters][4][tUser][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.637     8.366    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/ethClk
    SLICE_X76Y290        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMasters][4][tUser][28]/C
                         clock pessimism              0.168     8.534    
                         clock uncertainty           -0.035     8.499    
    SLICE_X76Y290        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.059     8.558    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMasters][4][tUser][28]
  -------------------------------------------------------------------
                         required time                          8.558    
                         arrival time                          -6.713    
  -------------------------------------------------------------------
                         slack                                  1.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_IbFilter/r_reg[master][tData][98]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_4/DINADIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.049ns (32.237%)  route 0.103ns (67.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    1.031ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Net Delay (Source):      0.913ns (routing 0.219ns, distribution 0.694ns)
  Clock Net Delay (Destination): 1.135ns (routing 0.252ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.913     1.031    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_IbFilter/axisClk
    SLICE_X60Y273        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_IbFilter/r_reg[master][tData][98]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y273        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.080 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_IbFilter/r_reg[master][tData][98]/Q
                         net (fo=2, routed)           0.103     1.183    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/dina[99]
    RAMB36_X6Y54         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_4/DINADIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.135     1.300    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/clkb
    RAMB36_X6Y54         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_4/CLKARDCLK
                         clock pessimism             -0.176     1.124    
    RAMB36_X6Y54         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[27])
                                                      0.029     1.153    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_4
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/U_TxPipeline/PIPE_REG.r_reg[mAxisMaster][2][tData][93]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Pause/U_TxPauseGen.r_reg[mAxisMaster][tData][93]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.086ns (48.864%)  route 0.090ns (51.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.921ns (routing 0.219ns, distribution 0.702ns)
  Clock Net Delay (Destination): 1.104ns (routing 0.252ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.921     1.039    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/U_TxPipeline/axisClk
    SLICE_X65Y250        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/U_TxPipeline/PIPE_REG.r_reg[mAxisMaster][2][tData][93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y250        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.087 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/U_TxPipeline/PIPE_REG.r_reg[mAxisMaster][2][tData][93]/Q
                         net (fo=1, routed)           0.079     1.166    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Pause/sAxisMaster[tData][93]
    SLICE_X63Y250        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.038     1.204 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Pause/U_TxPauseGen.r[mAxisMaster][tData][93]_i_1/O
                         net (fo=1, routed)           0.011     1.215    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Pause/v[mAxisMaster][tData]0_in[93]
    SLICE_X63Y250        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Pause/U_TxPauseGen.r_reg[mAxisMaster][tData][93]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.104     1.269    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Pause/ethClk
    SLICE_X63Y250        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Pause/U_TxPauseGen.r_reg[mAxisMaster][tData][93]/C
                         clock pessimism             -0.141     1.128    
    SLICE_X63Y250        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.056     1.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Pause/U_TxPauseGen.r_reg[mAxisMaster][tData][93]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][macConfig][macAddress][28]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[axiReadSlave][rdata][28]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.080ns (46.512%)  route 0.092ns (53.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.014ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.896ns (routing 0.219ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.252ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.896     1.014    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X61Y214        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][macConfig][macAddress][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y214        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.063 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][macConfig][macAddress][28]/Q
                         net (fo=1, routed)           0.077     1.140    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][macConfig][macAddress_n_0_][28]
    SLICE_X62Y214        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.031     1.171 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r[axiReadSlave][rdata][28]_i_1/O
                         net (fo=1, routed)           0.015     1.186    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/ep_axiReadSlave_rdata[28]
    SLICE_X62Y214        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[axiReadSlave][rdata][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.076     1.241    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y214        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[axiReadSlave][rdata][28]/C
                         clock pessimism             -0.142     1.099    
    SLICE_X62Y214        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.155    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[axiReadSlave][rdata][28]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_ObFilter/U_Pipe/PIPE_REG.r_reg[mAxisMaster][1][tUser][45]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_ObFilter/U_Pipe/PIPE_REG.r_reg[mAxisMaster][2][tUser][45]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.048ns (30.000%)  route 0.112ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    1.019ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.901ns (routing 0.219ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.069ns (routing 0.252ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.901     1.019    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_ObFilter/U_Pipe/axisClk
    SLICE_X72Y297        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_ObFilter/U_Pipe/PIPE_REG.r_reg[mAxisMaster][1][tUser][45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y297        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.067 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_ObFilter/U_Pipe/PIPE_REG.r_reg[mAxisMaster][1][tUser][45]/Q
                         net (fo=1, routed)           0.112     1.179    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_ObFilter/U_Pipe/PIPE_REG.r_reg[mAxisMaster][1][tUser][45]
    SLICE_X71Y297        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_ObFilter/U_Pipe/PIPE_REG.r_reg[mAxisMaster][2][tUser][45]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.069     1.234    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_ObFilter/U_Pipe/axisClk
    SLICE_X71Y297        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_ObFilter/U_Pipe/PIPE_REG.r_reg[mAxisMaster][2][tUser][45]/C
                         clock pessimism             -0.142     1.092    
    SLICE_X71Y297        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.147    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_ObFilter/U_Pipe/PIPE_REG.r_reg[mAxisMaster][2][tUser][45]
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[sMaster][tData][84]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1/DINADIN[13]
                            (rising edge-triggered cell RAMB36E2 clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.048ns (26.519%)  route 0.133ns (73.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.929ns (routing 0.219ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.252ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.929     1.047    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/ethClk
    SLICE_X59Y264        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[sMaster][tData][84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y264        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.095 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[sMaster][tData][84]/Q
                         net (fo=1, routed)           0.133     1.228    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/dina[85]
    RAMB36_X6Y52         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1/DINADIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.143     1.308    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/clkb
    RAMB36_X6Y52         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.141     1.167    
    RAMB36_X6Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[13])
                                                      0.029     1.196    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[sMaster][tData][86]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1/DINADIN[15]
                            (rising edge-triggered cell RAMB36E2 clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.929ns (routing 0.219ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.252ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.929     1.047    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/ethClk
    SLICE_X59Y264        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[sMaster][tData][86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y264        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.096 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[sMaster][tData][86]/Q
                         net (fo=1, routed)           0.132     1.228    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/dina[87]
    RAMB36_X6Y52         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1/DINADIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.143     1.308    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/clkb
    RAMB36_X6Y52         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.141     1.167    
    RAMB36_X6Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[15])
                                                      0.029     1.196    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.196    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Trans/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/doutBInt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[txMaster][tData][77]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.063ns (40.385%)  route 0.093ns (59.615%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    1.062ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.944ns (routing 0.219ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.106ns (routing 0.252ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.944     1.062    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Trans/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/clkb
    SLICE_X55Y252        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Trans/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/doutBInt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y252        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.110 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Trans/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/doutBInt_reg[5]/Q
                         net (fo=2, routed)           0.077     1.187    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Trans_n_73
    SLICE_X57Y252        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.015     1.202 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r[txMaster][tData][77]_i_1/O
                         net (fo=1, routed)           0.016     1.218    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/axisMaster_tData_out[77]
    SLICE_X57Y252        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[txMaster][tData][77]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.106     1.271    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/ethClk
    SLICE_X57Y252        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[txMaster][tData][77]/C
                         clock pessimism             -0.141     1.130    
    SLICE_X57Y252        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.056     1.186    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[txMaster][tData][77]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.218    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMaster][tData][19]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMasters][2][tData][19]_srl3___r_reg_r_4/D
                            (rising edge-triggered cell SRL16E clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.048ns (21.333%)  route 0.177ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    1.015ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      0.897ns (routing 0.219ns, distribution 0.678ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.252ns, distribution 0.845ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.897     1.015    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/ethClk
    SLICE_X67Y276        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMaster][tData][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y276        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.063 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMaster][tData][19]/Q
                         net (fo=1, routed)           0.177     1.240    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMaster][tData][19]
    SLICE_X67Y277        SRL16E                                       r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMasters][2][tData][19]_srl3___r_reg_r_4/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.097     1.262    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/ethClk
    SLICE_X67Y277        SRL16E                                       r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMasters][2][tData][19]_srl3___r_reg_r_4/CLK
                         clock pessimism             -0.174     1.088    
    SLICE_X67Y277        SRL16E (Hold_B6LUT_SLICEM_CLK_D)
                                                      0.120     1.208    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Rx/U_Csum/r_reg[mAxisMasters][2][tData][19]_srl3___r_reg_r_4
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Pipe/PIPE_REG.r_reg[mAxisMaster][2][tUser][26]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[txMaster][tUser][26]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.048ns (33.566%)  route 0.095ns (66.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      0.893ns (routing 0.219ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.252ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.893     1.011    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Pipe/axisClk
    SLICE_X70Y263        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Pipe/PIPE_REG.r_reg[mAxisMaster][2][tUser][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y263        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.059 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Pipe/PIPE_REG.r_reg[mAxisMaster][2][tUser][26]/Q
                         net (fo=1, routed)           0.095     1.154    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/mMaster[tUser][26]
    SLICE_X70Y262        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[txMaster][tUser][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.074     1.239    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/ethClk
    SLICE_X70Y262        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[txMaster][tUser][26]/C
                         clock pessimism             -0.173     1.066    
    SLICE_X70Y262        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.056     1.122    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[txMaster][tUser][26]
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[sMaster][tData][85]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.308ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      0.922ns (routing 0.219ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.252ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.922     1.040    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/ethClk
    SLICE_X60Y262        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[sMaster][tData][85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y262        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     1.088 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/r_reg[sMaster][tData][85]/Q
                         net (fo=1, routed)           0.096     1.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/dina[86]
    RAMB36_X6Y52         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.143     1.308    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/clkb
    RAMB36_X6Y52         RAMB36E2                                     r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.185     1.123    
    RAMB36_X6Y52         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINADIN[14])
                                                      0.029     1.152    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_Tx/U_Csum/Fifo_Cache/U_Fifo/TWO_STAGE.Fifo_First_Stage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txClockGt
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O }

Check Type        Corner  Lib Pin                  Reference Pin           Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y56         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y56         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y57         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X7Y57         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y58         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y58         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y59         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y59         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y54         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_4/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK       n/a                     1.709         6.400       4.691      RAMB36_X6Y54         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_4/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y56         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y56         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y56         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y56         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y57         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y57         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y57         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y57         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y58         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y58         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y56         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y56         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y56         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y56         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y57         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y57         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y57         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK       n/a                     0.854         3.200       2.346      RAMB36_X7Y57         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y58         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK       n/a                     0.854         3.200       2.346      RAMB36_X6Y58         U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_SYNC_Gen.FifoSync_Inst/GEN_RAM.U_RAM/mem_reg_bram_2/CLKARDCLK
Max Skew          Slow    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.575         0.268       0.307      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2
Max Skew          Fast    GTHE3_CHANNEL/TXUSRCLK2  GTHE3_CHANNEL/TXUSRCLK  0.914         0.194       0.720      GTHE3_CHANNEL_X0Y10  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXUSRCLK2



---------------------------------------------------------------------------------------------------
From Clock:  txClockGt
  To Clock:  rxrecclk_out_1

Setup :            0  Failing Endpoints,  Worst Slack        2.318ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_rx_enable_core_rega_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.842ns  (logic 0.114ns (13.539%)  route 0.728ns (86.461%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y193                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_rx_enable_core_rega_reg/C
    SLICE_X85Y193        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_rx_enable_core_rega_reg/Q
                         net (fo=1, routed)           0.728     0.842    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d
    SLICE_X90Y193        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X90Y193        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs_i/resynch[3].synchc_inst/d1_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.842    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.372ns  (logic 0.117ns (31.452%)  route 0.255ns (68.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y197                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/C
    SLICE_X95Y197        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/Q
                         net (fo=1, routed)           0.255     0.372    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/pcs_reset_core_reg
    SLICE_X94Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X94Y197        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.060     3.160    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.560ns  (logic 0.114ns (20.357%)  route 0.446ns (79.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y216                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[4]/C
    SLICE_X87Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[4]/Q
                         net (fo=1, routed)           0.446     0.560    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray[4]
    SLICE_X88Y216        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X88Y216        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[4]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.540ns  (logic 0.118ns (21.852%)  route 0.422ns (78.148%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y215                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[3]/C
    SLICE_X89Y215        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[3]/Q
                         net (fo=1, routed)           0.422     0.540    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray[3]
    SLICE_X89Y215        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X89Y215        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[3]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.494ns  (logic 0.114ns (23.077%)  route 0.380ns (76.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y219                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[2]/C
    SLICE_X89Y219        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[2]/Q
                         net (fo=1, routed)           0.380     0.494    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray[2]
    SLICE_X90Y218        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y218        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[2]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.486ns  (logic 0.114ns (23.457%)  route 0.372ns (76.543%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y221                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[0]/C
    SLICE_X89Y221        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[0]/Q
                         net (fo=1, routed)           0.372     0.486    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray[0]
    SLICE_X89Y221        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X89Y221        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.434ns  (logic 0.118ns (27.189%)  route 0.316ns (72.811%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y219                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[1]/C
    SLICE_X89Y219        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[1]/Q
                         net (fo=1, routed)           0.316     0.434    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray[1]
    SLICE_X89Y218        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X89Y218        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     6.460    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[1]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.389ns  (logic 0.117ns (30.077%)  route 0.272ns (69.923%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y219                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[4]/C
    SLICE_X88Y219        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[4]/Q
                         net (fo=1, routed)           0.272     0.389    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray[4]
    SLICE_X88Y219        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X88Y219        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[4]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.384ns  (logic 0.114ns (29.688%)  route 0.270ns (70.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y214                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[1]/C
    SLICE_X90Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[1]/Q
                         net (fo=1, routed)           0.270     0.384    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray[1]
    SLICE_X90Y214        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y214        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[1]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             rxrecclk_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.384ns  (logic 0.114ns (29.688%)  route 0.270ns (70.312%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y216                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[2]/C
    SLICE_X90Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[2]/Q
                         net (fo=1, routed)           0.270     0.384    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray[2]
    SLICE_X90Y216        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X90Y216        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     6.463    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[2]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  6.079    





---------------------------------------------------------------------------------------------------
From Clock:  rxrecclk_out_1
  To Clock:  txClockGt

Setup :            0  Failing Endpoints,  Worst Slack        2.542ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.621ns  (logic 0.117ns (18.841%)  route 0.504ns (81.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y217                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/C
    SLICE_X89Y217        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[2]/Q
                         net (fo=2, routed)           0.504     0.621    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[2]
    SLICE_X89Y218        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X89Y218        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.163    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.621    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.568ns  (logic 0.116ns (20.423%)  route 0.452ns (79.577%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y217                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/C
    SLICE_X89Y217        FDSE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     0.116 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[0]/Q
                         net (fo=2, routed)           0.452     0.568    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[0]
    SLICE_X90Y219        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X90Y219        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.557ns  (logic 0.114ns (20.467%)  route 0.443ns (79.533%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y217                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
    SLICE_X89Y217        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/Q
                         net (fo=2, routed)           0.443     0.557    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[3]
    SLICE_X89Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X89Y220        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.060     3.160    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.758ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.405ns  (logic 0.118ns (29.136%)  route 0.287ns (70.864%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y217                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
    SLICE_X89Y217        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.118     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/Q
                         net (fo=2, routed)           0.287     0.405    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[4]
    SLICE_X89Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X89Y220        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.163    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  2.758    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             txClockGt
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.399ns  (logic 0.114ns (28.571%)  route 0.285ns (71.429%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y217                                     0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
    SLICE_X89Y217        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/Q
                         net (fo=2, routed)           0.285     0.399    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[1]
    SLICE_X90Y219        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X90Y219        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     3.163    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.163    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  2.764    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ethClkP
  To Clock:  ethClkP

Setup :            0  Failing Endpoints,  Worst Slack        2.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.197ns (5.108%)  route 3.660ns (94.892%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 9.383 - 6.400 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.785ns (routing 1.270ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.445ns (routing 1.159ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.785     3.545    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X39Y181        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.659 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/Q
                         net (fo=1, routed)           1.818     5.477    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rstOut_bufg_place
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.560 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_bufg_place/O
                         net (fo=22433, routed)       1.842     7.402    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/rst
    SLICE_X44Y274        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.445     9.383    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/clk
    SLICE_X44Y274        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
                         clock pessimism              0.334     9.716    
                         clock uncertainty           -0.035     9.681    
    SLICE_X44Y274        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082     9.599    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.197ns (5.108%)  route 3.660ns (94.892%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 9.383 - 6.400 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.785ns (routing 1.270ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.445ns (routing 1.159ns, distribution 1.286ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.785     3.545    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X39Y181        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.659 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/Q
                         net (fo=1, routed)           1.818     5.477    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rstOut_bufg_place
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.560 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_bufg_place/O
                         net (fo=22433, routed)       1.842     7.402    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/rst
    SLICE_X44Y274        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.445     9.383    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/clk
    SLICE_X44Y274        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
                         clock pessimism              0.334     9.716    
                         clock uncertainty           -0.035     9.681    
    SLICE_X44Y274        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     9.599    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.599    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.205ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/syncRst_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.197ns (5.121%)  route 3.650ns (94.879%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 9.381 - 6.400 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.785ns (routing 1.270ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.443ns (routing 1.159ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.785     3.545    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X39Y181        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.659 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/Q
                         net (fo=1, routed)           1.818     5.477    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rstOut_bufg_place
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.560 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_bufg_place/O
                         net (fo=22433, routed)       1.832     7.392    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/asyncRst
    SLICE_X44Y274        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/syncRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.443     9.381    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/clk
    SLICE_X44Y274        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/syncRst_reg/C
                         clock pessimism              0.334     9.714    
                         clock uncertainty           -0.035     9.679    
    SLICE_X44Y274        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     9.597    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_TxFifo/PRIM_FIFO.U_Fifo/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/syncRst_reg
  -------------------------------------------------------------------
                         required time                          9.597    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  2.205    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.197ns (4.966%)  route 3.770ns (95.034%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 9.526 - 6.400 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.785ns (routing 1.270ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.588ns (routing 1.159ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.785     3.545    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X39Y181        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.659 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/Q
                         net (fo=1, routed)           1.818     5.477    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rstOut_bufg_place
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.560 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_bufg_place/O
                         net (fo=22433, routed)       1.952     7.512    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/Synchronizer_1/rst
    SLICE_X16Y231        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.588     9.526    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/Synchronizer_1/clk
    SLICE_X16Y231        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
                         clock pessimism              0.394     9.920    
                         clock uncertainty           -0.035     9.885    
    SLICE_X16Y231        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082     9.803    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.197ns (4.966%)  route 3.770ns (95.034%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.126ns = ( 9.526 - 6.400 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.785ns (routing 1.270ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.588ns (routing 1.159ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.785     3.545    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X39Y181        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.659 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/Q
                         net (fo=1, routed)           1.818     5.477    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rstOut_bufg_place
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.560 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_bufg_place/O
                         net (fo=22433, routed)       1.952     7.512    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/Synchronizer_1/rst
    SLICE_X16Y231        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.588     9.526    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/Synchronizer_1/clk
    SLICE_X16Y231        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
                         clock pessimism              0.394     9.920    
                         clock uncertainty           -0.035     9.885    
    SLICE_X16Y231        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     9.803    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.803    
                         arrival time                          -7.512    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.197ns (4.987%)  route 3.753ns (95.013%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 9.511 - 6.400 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.785ns (routing 1.270ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.573ns (routing 1.159ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.785     3.545    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X39Y181        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.659 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/Q
                         net (fo=1, routed)           1.818     5.477    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rstOut_bufg_place
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.560 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_bufg_place/O
                         net (fo=22433, routed)       1.935     7.495    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/Synchronizer_1/rst
    SLICE_X21Y229        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.573     9.511    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/Synchronizer_1/clk
    SLICE_X21Y229        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
                         clock pessimism              0.394     9.905    
                         clock uncertainty           -0.035     9.870    
    SLICE_X21Y229        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082     9.788    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        3.950ns  (logic 0.197ns (4.987%)  route 3.753ns (95.013%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.111ns = ( 9.511 - 6.400 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.785ns (routing 1.270ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.573ns (routing 1.159ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.785     3.545    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X39Y181        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.659 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/Q
                         net (fo=1, routed)           1.818     5.477    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rstOut_bufg_place
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.560 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_bufg_place/O
                         net (fo=22433, routed)       1.935     7.495    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/Synchronizer_1/rst
    SLICE_X21Y229        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.573     9.511    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/Synchronizer_1/clk
    SLICE_X21Y229        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
                         clock pessimism              0.394     9.905    
                         clock uncertainty           -0.035     9.870    
    SLICE_X21Y229        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     9.788    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/syncRst_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.197ns (4.979%)  route 3.760ns (95.021%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.124ns = ( 9.524 - 6.400 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.785ns (routing 1.270ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.586ns (routing 1.159ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.785     3.545    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X39Y181        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.659 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/Q
                         net (fo=1, routed)           1.818     5.477    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rstOut_bufg_place
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.560 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_bufg_place/O
                         net (fo=22433, routed)       1.942     7.502    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/asyncRst
    SLICE_X16Y231        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/syncRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.586     9.524    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/clk
    SLICE_X16Y231        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/syncRst_reg/C
                         clock pessimism              0.394     9.918    
                         clock uncertainty           -0.035     9.883    
    SLICE_X16Y231        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     9.801    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[1].U_AxiStreamMon/U_RstSync/syncRst_reg
  -------------------------------------------------------------------
                         required time                          9.801    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/syncRst_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        3.940ns  (logic 0.197ns (5.000%)  route 3.743ns (95.000%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.109ns = ( 9.509 - 6.400 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.785ns (routing 1.270ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.571ns (routing 1.159ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.785     3.545    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X39Y181        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.659 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/Q
                         net (fo=1, routed)           1.818     5.477    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rstOut_bufg_place
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.560 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_bufg_place/O
                         net (fo=22433, routed)       1.925     7.485    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/asyncRst
    SLICE_X21Y229        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/syncRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.571     9.509    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/clk
    SLICE_X21Y229        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/syncRst_reg/C
                         clock pessimism              0.394     9.903    
                         clock uncertainty           -0.035     9.868    
    SLICE_X21Y229        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     9.786    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/U_RstSync/syncRst_reg
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  2.300    

Slack (MET) :             2.300ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/Sync_bandwidth/U_rstStat/GEN_ASYNC.RstSync_Inst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (ethClkP rise@6.400ns - ethClkP rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 0.197ns (5.014%)  route 3.732ns (94.986%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 9.498 - 6.400 ) 
    Source Clock Delay      (SCD):    3.545ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.785ns (routing 1.270ns, distribution 1.515ns)
  Clock Net Delay (Destination): 2.560ns (routing 1.159ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.785     3.545    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X39Y181        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y181        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.659 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg/Q
                         net (fo=1, routed)           1.818     5.477    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rstOut_bufg_place
    BUFGCE_X1Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     5.560 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_bufg_place/O
                         net (fo=22433, routed)       1.914     7.474    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/Sync_bandwidth/U_rstStat/GEN_ASYNC.RstSync_Inst/Synchronizer_1/rst
    SLICE_X22Y219        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/Sync_bandwidth/U_rstStat/GEN_ASYNC.RstSync_Inst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    6.400     6.400 r  
    GTHE3_COMMON_X0Y3                                 0.000     6.400 r  ethClkP (IN)
                         net (fo=0)                   0.000     6.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     6.609 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     6.655    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.938 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.560     9.498    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/Sync_bandwidth/U_rstStat/GEN_ASYNC.RstSync_Inst/Synchronizer_1/clk
    SLICE_X22Y219        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/Sync_bandwidth/U_rstStat/GEN_ASYNC.RstSync_Inst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
                         clock pessimism              0.394     9.892    
                         clock uncertainty           -0.035     9.857    
    SLICE_X22Y219        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082     9.775    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/U_RssiCore/PACKET_RATE[0].U_AxiStreamMon/Sync_bandwidth/U_rstStat/GEN_ASYNC.RstSync_Inst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.775    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  2.300    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.048ns (21.818%)  route 0.172ns (78.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.441ns (routing 0.677ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.682ns (routing 0.762ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.441     1.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X71Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y134        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     1.773 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.172     1.945    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X72Y134        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.682     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y134        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.287     1.813    
    SLICE_X72Y134        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                      0.005     1.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (removal check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.049ns (20.502%)  route 0.190ns (79.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.431ns (routing 0.677ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.762ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.431     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.190     1.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X64Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.678     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X64Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism             -0.288     1.809    
    SLICE_X64Y135        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
                            (removal check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.049ns (20.588%)  route 0.189ns (79.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.431ns (routing 0.677ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.762ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.431     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.189     1.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.676     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.288     1.807    
    SLICE_X65Y135        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                      0.005     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.049ns (20.588%)  route 0.189ns (79.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.431ns (routing 0.677ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.762ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.431     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.189     1.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.676     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.288     1.807    
    SLICE_X65Y135        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                      0.005     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (removal check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.049ns (20.588%)  route 0.189ns (79.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Net Delay (Source):      1.431ns (routing 0.677ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.762ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.431     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.764 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.189     1.953    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X65Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.676     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X65Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.288     1.807    
    SLICE_X65Y135        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                      0.005     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.444ns (routing 0.677ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.762ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.444     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.777 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.181     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X71Y136        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.678     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X71Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.287     1.809    
    SLICE_X71Y136        FDPE (Remov_HFF_SLICEM_C_PRE)
                                                      0.005     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.444ns (routing 0.677ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.762ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.444     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.777 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.181     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X71Y136        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.678     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X71Y136        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.287     1.809    
    SLICE_X71Y136        FDPE (Remov_GFF_SLICEM_C_PRE)
                                                      0.005     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.444ns (routing 0.677ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.762ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.444     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.777 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.181     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X71Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.678     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X71Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.287     1.809    
    SLICE_X71Y136        FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                      0.005     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.444ns (routing 0.677ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.762ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.444     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.777 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.181     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X71Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.678     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X71Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.287     1.809    
    SLICE_X71Y136        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                      0.005     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ethClkP rise@0.000ns - ethClkP rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.049ns (21.304%)  route 0.181ns (78.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.728ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Net Delay (Source):      1.444ns (routing 0.677ns, distribution 0.767ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.762ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.444     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X72Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y135        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.777 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.181     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X71Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.678     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X71Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.287     1.809    
    SLICE_X71Y136        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                      0.005     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.144    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  txClockGt
  To Clock:  txClockGt

Setup :            0  Failing Endpoints,  Worst Slack        2.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.197ns (5.408%)  route 3.446ns (94.592%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 8.527 - 6.400 ) 
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.414ns, distribution 1.574ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.372ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.988     2.385    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/clk
    SLICE_X70Y231        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y231        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.499 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]/Q
                         net (fo=1, routed)           1.744     4.243    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r[shift][2]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.326 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]_bufg_place/O
                         net (fo=6131, routed)        1.702     6.028    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/rst
    SLICE_X54Y297        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.798     8.527    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/clk
    SLICE_X54Y297        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
                         clock pessimism              0.110     8.637    
                         clock uncertainty           -0.035     8.602    
    SLICE_X54Y297        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082     8.520    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        3.643ns  (logic 0.197ns (5.408%)  route 3.446ns (94.592%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.127ns = ( 8.527 - 6.400 ) 
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.414ns, distribution 1.574ns)
  Clock Net Delay (Destination): 1.798ns (routing 0.372ns, distribution 1.426ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.988     2.385    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/clk
    SLICE_X70Y231        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y231        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.499 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]/Q
                         net (fo=1, routed)           1.744     4.243    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r[shift][2]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.326 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]_bufg_place/O
                         net (fo=6131, routed)        1.702     6.028    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/rst
    SLICE_X54Y297        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.798     8.527    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/clk
    SLICE_X54Y297        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
                         clock pessimism              0.110     8.637    
                         clock uncertainty           -0.035     8.602    
    SLICE_X54Y297        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.520    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.520    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/syncRst_reg/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.197ns (5.423%)  route 3.436ns (94.577%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.125ns = ( 8.525 - 6.400 ) 
    Source Clock Delay      (SCD):    2.385ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.988ns (routing 0.414ns, distribution 1.574ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.372ns, distribution 1.424ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.988     2.385    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/clk
    SLICE_X70Y231        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y231        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     2.499 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]/Q
                         net (fo=1, routed)           1.744     4.243    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r[shift][2]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     4.326 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]_bufg_place/O
                         net (fo=6131, routed)        1.692     6.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/asyncRst
    SLICE_X54Y297        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/syncRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.796     8.525    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/clk
    SLICE_X54Y297        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/syncRst_reg/C
                         clock pessimism              0.110     8.635    
                         clock uncertainty           -0.035     8.600    
    SLICE_X54Y297        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.518    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/syncRst_reg
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -6.018    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.114ns (14.597%)  route 0.667ns (85.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 8.515 - 6.400 ) 
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.414ns, distribution 1.614ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.372ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.028     2.425    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.539 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.667     3.206    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/rst
    SLICE_X56Y208        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.786     8.515    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/clk
    SLICE_X56Y208        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
                         clock pessimism              0.177     8.692    
                         clock uncertainty           -0.035     8.657    
    SLICE_X56Y208        FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.082     8.575    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.114ns (14.597%)  route 0.667ns (85.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 8.515 - 6.400 ) 
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.414ns, distribution 1.614ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.372ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.028     2.425    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.539 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.667     3.206    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/rst
    SLICE_X56Y208        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.786     8.515    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/clk
    SLICE_X56Y208        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
                         clock pessimism              0.177     8.692    
                         clock uncertainty           -0.035     8.657    
    SLICE_X56Y208        FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.082     8.575    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.114ns (14.597%)  route 0.667ns (85.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 8.515 - 6.400 ) 
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.414ns, distribution 1.614ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.372ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.028     2.425    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.539 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.667     3.206    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/rst
    SLICE_X56Y208        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.786     8.515    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/clk
    SLICE_X56Y208        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
                         clock pessimism              0.177     8.692    
                         clock uncertainty           -0.035     8.657    
    SLICE_X56Y208        FDPE (Recov_CFF2_SLICEL_C_PRE)
                                                     -0.082     8.575    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.114ns (14.597%)  route 0.667ns (85.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.115ns = ( 8.515 - 6.400 ) 
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.414ns, distribution 1.614ns)
  Clock Net Delay (Destination): 1.786ns (routing 0.372ns, distribution 1.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.028     2.425    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.539 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.667     3.206    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/rst
    SLICE_X56Y208        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.786     8.515    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/clk
    SLICE_X56Y208        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
                         clock pessimism              0.177     8.692    
                         clock uncertainty           -0.035     8.657    
    SLICE_X56Y208        FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.082     8.575    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.206    
  -------------------------------------------------------------------
                         slack                                  5.369    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/syncRst_reg/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.114ns (14.786%)  route 0.657ns (85.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 8.513 - 6.400 ) 
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.414ns, distribution 1.614ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.372ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.028     2.425    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.539 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.657     3.196    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/asyncRst
    SLICE_X56Y208        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/syncRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.784     8.513    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/clk
    SLICE_X56Y208        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/syncRst_reg/C
                         clock pessimism              0.177     8.690    
                         clock uncertainty           -0.035     8.655    
    SLICE_X56Y208        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.082     8.573    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/syncRst_reg
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.377ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/syncRst_reg/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.114ns (14.786%)  route 0.657ns (85.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.113ns = ( 8.513 - 6.400 ) 
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.414ns, distribution 1.614ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.372ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.028     2.425    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.539 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.657     3.196    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/asyncRst
    SLICE_X56Y208        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/syncRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.784     8.513    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/clk
    SLICE_X56Y208        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/syncRst_reg/C
                         clock pessimism              0.177     8.690    
                         clock uncertainty           -0.035     8.655    
    SLICE_X56Y208        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.082     8.573    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/syncRst_reg
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -3.196    
  -------------------------------------------------------------------
                         slack                                  5.377    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (txClockGt rise@6.400ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.114ns (16.864%)  route 0.562ns (83.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.119ns = ( 8.519 - 6.400 ) 
    Source Clock Delay      (SCD):    2.425ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.028ns (routing 0.414ns, distribution 1.614ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.372ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.028     2.425    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.539 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.562     3.101    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/rst
    SLICE_X52Y213        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      6.400     6.400 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     6.400 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     6.446    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     6.729 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.790     8.519    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/clk
    SLICE_X52Y213        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
                         clock pessimism              0.248     8.767    
                         clock uncertainty           -0.035     8.732    
    SLICE_X52Y213        FDPE (Recov_DFF2_SLICEM_C_PRE)
                                                     -0.082     8.650    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -3.101    
  -------------------------------------------------------------------
                         slack                                  5.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.049ns (15.457%)  route 0.268ns (84.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      0.906ns (routing 0.219ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.252ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.906     1.024    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.073 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.268     1.341    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/rst
    SLICE_X52Y213        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.074     1.239    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/clk
    SLICE_X52Y213        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
                         clock pessimism             -0.180     1.059    
    SLICE_X52Y213        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                      0.005     1.064    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.049ns (15.457%)  route 0.268ns (84.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      0.906ns (routing 0.219ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.252ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.906     1.024    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.073 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.268     1.341    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/rst
    SLICE_X52Y213        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.074     1.239    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/clk
    SLICE_X52Y213        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
                         clock pessimism             -0.180     1.059    
    SLICE_X52Y213        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                      0.005     1.064    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/syncRst_reg/PRE
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.049ns (15.457%)  route 0.268ns (84.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      0.906ns (routing 0.219ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.074ns (routing 0.252ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.906     1.024    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.073 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.268     1.341    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/asyncRst
    SLICE_X52Y213        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/syncRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.074     1.239    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/clk
    SLICE_X52Y213        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/syncRst_reg/C
                         clock pessimism             -0.180     1.059    
    SLICE_X52Y213        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                      0.005     1.064    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteDataSlaveToMastFifo/U_rdRst/syncRst_reg
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/syncRst_reg/PRE
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.649%)  route 0.310ns (86.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.219ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.252ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.906     1.024    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.073 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.310     1.383    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/asyncRst
    SLICE_X56Y208        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/syncRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.073     1.238    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/clk
    SLICE_X56Y208        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/syncRst_reg/C
                         clock pessimism             -0.142     1.096    
    SLICE_X56Y208        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.101    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/syncRst_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/syncRst_reg/PRE
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.049ns (13.649%)  route 0.310ns (86.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.219ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.073ns (routing 0.252ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.906     1.024    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.073 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.310     1.383    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/asyncRst
    SLICE_X56Y208        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/syncRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.073     1.238    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/clk
    SLICE_X56Y208        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/syncRst_reg/C
                         clock pessimism             -0.142     1.096    
    SLICE_X56Y208        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                      0.005     1.101    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/syncRst_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.049ns (13.425%)  route 0.316ns (86.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.219ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.252ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.906     1.024    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.073 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.316     1.389    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/rst
    SLICE_X56Y208        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.076     1.241    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/clk
    SLICE_X56Y208        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
                         clock pessimism             -0.142     1.099    
    SLICE_X56Y208        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                      0.005     1.104    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.049ns (13.425%)  route 0.316ns (86.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.219ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.252ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.906     1.024    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.073 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.316     1.389    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/rst
    SLICE_X56Y208        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.076     1.241    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/clk
    SLICE_X56Y208        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
                         clock pessimism             -0.142     1.099    
    SLICE_X56Y208        FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                      0.005     1.104    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_ReadSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.049ns (13.425%)  route 0.316ns (86.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.219ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.252ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.906     1.024    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.073 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.316     1.389    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/rst
    SLICE_X56Y208        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.076     1.241    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/clk
    SLICE_X56Y208        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C
                         clock pessimism             -0.142     1.099    
    SLICE_X56Y208        FDPE (Remov_CFF2_SLICEL_C_PRE)
                                                      0.005     1.104    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.049ns (13.425%)  route 0.316ns (86.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.906ns (routing 0.219ns, distribution 0.687ns)
  Clock Net Delay (Destination): 1.076ns (routing 0.252ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.906     1.024    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/clk
    SLICE_X52Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y211        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.073 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.LOC_S2M_RstSync/syncRst_reg/Q
                         net (fo=18, routed)          0.316     1.389    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/rst
    SLICE_X56Y208        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.076     1.241    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/clk
    SLICE_X56Y208        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C
                         clock pessimism             -0.142     1.099    
    SLICE_X56Y208        FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                      0.005     1.104    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_AxiLiteAsync/GEN_ASYNC.U_WriteAddrSlaveToMastFifo/U_rdRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.389    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             1.377ns  (arrival time - required time)
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/syncRst_reg/PRE
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (txClockGt rise@0.000ns - txClockGt rise@0.000ns)
  Data Path Delay:        1.584ns  (logic 0.076ns (4.798%)  route 1.508ns (95.202%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Net Delay (Source):      0.876ns (routing 0.219ns, distribution 0.657ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.252ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.876     0.994    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/clk
    SLICE_X70Y231        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y231        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.043 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]/Q
                         net (fo=1, routed)           0.819     1.862    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r[shift][2]_bufg_place
    BUFGCE_X1Y104        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     1.889 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/U_phyRst/r_reg[shift][2]_bufg_place/O
                         net (fo=6131, routed)        0.689     2.578    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/asyncRst
    SLICE_X54Y297        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/syncRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.111     1.276    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/clk
    SLICE_X54Y297        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/syncRst_reg/C
                         clock pessimism             -0.080     1.196    
    SLICE_X54Y297        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                      0.005     1.201    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_MAC/U_RxFifo/U_Fifo/GEN_ASYNC.U_ASYNC_FIFO/U_Fifo/ONE_STAGE.Fifo_1xStage/GEN_INFERRED.FIFO_ASYNC_Gen.FifoAsync_Inst/U_wrRst/syncRst_reg
  -------------------------------------------------------------------
                         required time                         -1.201    
                         arrival time                           2.578    
  -------------------------------------------------------------------
                         slack                                  1.377    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  ethClkP
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.922ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.538ns  (logic 0.114ns (21.190%)  route 0.424ns (78.810%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X70Y137        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.424     0.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X69Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X69Y136        FDCE (Setup_fdce_C_D)        0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.538    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.521ns  (logic 0.114ns (21.881%)  route 0.407ns (78.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X68Y132        FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.407     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X68Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X68Y132        FDCE (Setup_fdce_C_D)        0.062     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.520ns  (logic 0.114ns (21.923%)  route 0.406ns (78.077%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X71Y135        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.406     0.520    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X71Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X71Y135        FDCE (Setup_fdce_C_D)        0.063     6.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.463    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.488ns  (logic 0.114ns (23.361%)  route 0.374ns (76.639%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X68Y132        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.374     0.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X69Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X69Y132        FDCE (Setup_fdce_C_D)        0.060     6.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.460    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.446ns  (logic 0.117ns (26.233%)  route 0.329ns (73.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y137                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X70Y137        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.329     0.446    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X70Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X70Y136        FDCE (Setup_fdce_C_D)        0.062     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.413ns  (logic 0.115ns (27.845%)  route 0.298ns (72.155%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X69Y132        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.115     0.115 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.298     0.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X69Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X69Y132        FDCE (Setup_fdce_C_D)        0.061     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          6.461    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  6.048    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.387ns  (logic 0.117ns (30.233%)  route 0.270ns (69.767%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X68Y132        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     0.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.270     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X68Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X68Y132        FDCE (Setup_fdce_C_D)        0.062     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.080ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             **default**
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.382ns  (logic 0.114ns (29.843%)  route 0.268ns (70.157%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X70Y135        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     0.114 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.268     0.382    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X70Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X70Y135        FDCE (Setup_fdce_C_D)        0.062     6.462    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  6.080    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ethClkP
  To Clock:  

Max Delay            94 Endpoints
Min Delay           102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.059ns  (logic 0.458ns (43.248%)  route 0.601ns (56.752%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.270ns, distribution 1.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.043     3.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X67Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.458     4.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.601     4.862    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X67Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.969ns  (logic 0.415ns (42.828%)  route 0.554ns (57.172%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.270ns, distribution 1.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.043     3.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X67Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.415     4.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/O
                         net (fo=1, routed)           0.554     4.772    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[4]
    SLICE_X66Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.966ns  (logic 0.419ns (43.375%)  route 0.547ns (56.625%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.270ns, distribution 1.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.043     3.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X67Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.419     4.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/O
                         net (fo=1, routed)           0.547     4.769    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[2]
    SLICE_X66Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.958ns  (logic 0.446ns (46.555%)  route 0.512ns (53.445%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.270ns, distribution 1.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.043     3.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X67Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.446     4.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/O
                         net (fo=1, routed)           0.512     4.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X67Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.925ns  (logic 0.445ns (48.108%)  route 0.480ns (51.892%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.270ns, distribution 1.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.043     3.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X67Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.445     4.248 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.480     4.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X66Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.924ns  (logic 0.415ns (44.913%)  route 0.509ns (55.087%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.270ns, distribution 1.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.043     3.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X67Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.415     4.218 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.509     4.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X67Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.918ns  (logic 0.419ns (45.643%)  route 0.499ns (54.357%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.270ns, distribution 1.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.043     3.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X67Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.419     4.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.499     4.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X67Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.915ns  (logic 0.413ns (45.137%)  route 0.502ns (54.863%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.270ns, distribution 1.773ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.043     3.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X67Y137        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y137        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.413     4.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/O
                         net (fo=1, routed)           0.502     4.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[0]
    SLICE_X66Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.920ns  (logic 0.422ns (45.870%)  route 0.498ns (54.130%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.031ns (routing 1.270ns, distribution 1.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.031     3.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X67Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y136        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.422     4.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.498     4.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X67Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.849ns  (logic 0.458ns (53.946%)  route 0.391ns (46.054%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.031ns (routing 1.270ns, distribution 1.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.031     3.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X67Y136        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y136        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.458     4.249 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.391     4.640    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X67Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.167ns  (logic 0.049ns (29.341%)  route 0.118ns (70.659%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.437ns (routing 0.677ns, distribution 0.760ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.437     1.721    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y135        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.118     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X70Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.438ns (routing 0.677ns, distribution 0.761ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.438     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X68Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.770 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.119     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X68Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.182ns  (logic 0.049ns (26.923%)  route 0.133ns (73.077%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.442ns (routing 0.677ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.442     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y132        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.133     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X69Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.677ns, distribution 0.762ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.439     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X63Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y133        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.772 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.136     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[2]
    SLICE_X63Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.434ns (routing 0.677ns, distribution 0.757ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.434     1.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X63Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.767 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.142     1.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[1]
    SLICE_X63Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.431ns (routing 0.677ns, distribution 0.754ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.431     1.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y137        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.764 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         0.148     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst
    SLICE_X64Y138        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/ma_rst_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.440ns (routing 0.677ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.440     1.724    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X63Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2]/Q
                         net (fo=1, routed)           0.142     1.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[2]
    SLICE_X63Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.443ns (routing 0.677ns, distribution 0.766ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.443     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X65Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.776 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.142     1.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X65Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.442ns (routing 0.677ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.442     1.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X70Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y137        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.775 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.148     1.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X70Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.049ns (25.000%)  route 0.147ns (75.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.446ns (routing 0.677ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.446     1.730    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X65Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y132        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.147     1.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X65Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ethClkP

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.562ns  (logic 0.191ns (12.228%)  route 1.371ns (87.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.864ns (routing 1.159ns, distribution 1.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPRGDIVRESETDONE
                         net (fo=2, routed)           0.338     0.338    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/txprgdivresetdone_out[0]
    SLICE_X100Y156       LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.191     0.529 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/reset_tx_bufg_gt_INST_0/O
                         net (fo=2, routed)           1.033     1.562    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/reset_tx_bufg_gt
    SLICE_X88Y191        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.864     3.402    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/coreclk
    SLICE_X88Y191        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.109ns  (logic 0.000ns (0.000%)  route 1.109ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.852ns (routing 1.159ns, distribution 1.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          1.109     1.109    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_qpll0lock_in[0]
    SLICE_X94Y160        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.852     3.390    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X94Y160        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_rx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.415ns (39.225%)  route 0.643ns (60.775%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.710ns (routing 1.159ns, distribution 1.551ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        RAMD32                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
    SLICE_X71Y138        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.415     0.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/O
                         net (fo=1, routed)           0.643     1.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[6]
    SLICE_X71Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.710     3.248    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[6]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.034ns  (logic 0.458ns (44.294%)  route 0.576ns (55.706%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.718ns (routing 1.159ns, distribution 1.559ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        RAMD32                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
    SLICE_X71Y137        RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.458     0.458 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.576     1.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X71Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.718     3.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.987ns  (logic 0.413ns (41.844%)  route 0.574ns (58.156%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.723ns (routing 1.159ns, distribution 1.564ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        RAMD32                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
    SLICE_X71Y138        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.413     0.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.574     0.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X70Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.723     3.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X70Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.000ns (0.000%)  route 0.960ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.861ns (routing 1.159ns, distribution 1.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          0.960     0.960    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_qpll0lock_in[0]
    SLICE_X99Y160        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.861     3.399    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y160        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_plllock_tx_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPMARESETDONE
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.943ns  (logic 0.196ns (20.785%)  route 0.747ns (79.215%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.844ns (routing 1.159ns, distribution 1.685ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXPMARESETDONE
                         net (fo=1, routed)           0.383     0.383    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/txpmaresetdone_out
    SLICE_X100Y156       LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.196     0.579 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_1/O
                         net (fo=1, routed)           0.364     0.943    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_userclk_tx_active_in[0]
    SLICE_X99Y156        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.844     3.382    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X99Y156        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.937ns  (logic 0.446ns (47.599%)  route 0.491ns (52.401%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.718ns (routing 1.159ns, distribution 1.559ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        RAMD32                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/CLK
    SLICE_X71Y138        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.446     0.446 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF_D1/O
                         net (fo=1, routed)           0.491     0.937    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[11]
    SLICE_X71Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.718     3.256    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X71Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.902ns  (logic 0.445ns (49.335%)  route 0.457ns (50.665%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.721ns (routing 1.159ns, distribution 1.562ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        RAMD32                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
    SLICE_X71Y138        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.445     0.445 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.457     0.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X69Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.721     3.259    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X69Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.893ns  (logic 0.419ns (46.920%)  route 0.474ns (53.080%))
  Logic Levels:           1  (RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.719ns (routing 1.159ns, distribution 1.560ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y138        RAMD32                       0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
    SLICE_X71Y138        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.419     0.419 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.474     0.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X68Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.719     3.257    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X68Y139        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.663ns (routing 0.762ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
    SLICE_X63Y138        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.096     0.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X63Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.663     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.048ns (32.432%)  route 0.100ns (67.568%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.674ns (routing 0.762ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y135        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/C
    SLICE_X62Y135        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     0.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.100     0.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[4]
    SLICE_X62Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.674     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X62Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[4]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.048ns (30.380%)  route 0.110ns (69.620%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.676ns (routing 0.762ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y134        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
    SLICE_X62Y134        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.110     0.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X62Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.676     2.094    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X62Y133        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.049ns (31.013%)  route 0.109ns (68.987%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.674ns (routing 0.762ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y135        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/C
    SLICE_X62Y135        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.109     0.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[7]
    SLICE_X62Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.674     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X62Y136        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[7]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.048ns (30.000%)  route 0.112ns (70.000%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.679ns (routing 0.762ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/C
    SLICE_X62Y132        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     0.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.112     0.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp
    SLICE_X62Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.679     2.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X62Y131        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.048ns (28.743%)  route 0.119ns (71.257%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.665ns (routing 0.762ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y135        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/C
    SLICE_X62Y135        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.119     0.167    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[2]
    SLICE_X63Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.665     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X63Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.049ns (28.488%)  route 0.123ns (71.512%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.665ns (routing 0.762ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y135        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
    SLICE_X62Y135        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.123     0.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[0]
    SLICE_X63Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.665     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X63Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.657ns (routing 0.762ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y134        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
    SLICE_X62Y134        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.127     0.176    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X63Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.657     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X63Y134        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.674ns (routing 0.762ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
    SLICE_X65Y141        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.137     0.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[1]
    SLICE_X64Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.674     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X64Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.049ns (26.486%)  route 0.136ns (73.514%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.663ns (routing 0.762ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
    SLICE_X63Y138        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/Q
                         net (fo=2, routed)           0.136     0.185    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[0]
    SLICE_X63Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.663     2.081    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X63Y137        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ethClkP
  To Clock:  ethClkP

Max Delay           216 Endpoints
Min Delay           216 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 0.157ns (5.005%)  route 2.980ns (94.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.851ns (routing 1.159ns, distribution 1.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         1.150     4.757    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/rstOut_bufg_place_replica
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     4.800 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.830     6.630    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X93Y168        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.851     3.389    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y168        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 0.157ns (5.005%)  route 2.980ns (94.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.851ns (routing 1.159ns, distribution 1.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         1.150     4.757    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/rstOut_bufg_place_replica
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     4.800 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.830     6.630    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X93Y168        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.851     3.389    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y168        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 0.157ns (5.005%)  route 2.980ns (94.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.851ns (routing 1.159ns, distribution 1.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         1.150     4.757    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/rstOut_bufg_place_replica
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     4.800 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.830     6.630    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X93Y168        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.851     3.389    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y168        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 0.157ns (5.005%)  route 2.980ns (94.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.851ns (routing 1.159ns, distribution 1.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         1.150     4.757    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/rstOut_bufg_place_replica
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     4.800 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.830     6.630    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X93Y168        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.851     3.389    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y168        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.127ns  (logic 0.157ns (5.021%)  route 2.970ns (94.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.387ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.849ns (routing 1.159ns, distribution 1.690ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         1.150     4.757    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/rstOut_bufg_place_replica
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     4.800 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.820     6.620    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_all_in[0]
    SLICE_X93Y168        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.849     3.387    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X93Y168        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_all_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 0.705ns (27.464%)  route 1.862ns (72.536%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.195ns (routing 1.270ns, distribution 1.925ns)
  Clock Net Delay (Destination): 2.859ns (routing 1.159ns, distribution 1.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.195     3.955    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/coreclk
    SLICE_X89Y192        FDSE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y192        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.069 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/Q
                         net (fo=2, routed)           0.244     4.313    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/out[20]
    SLICE_X89Y193        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.485 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_9/O
                         net (fo=1, routed)           0.346     4.831    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_9_n_0
    SLICE_X90Y190        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     5.018 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_7/O
                         net (fo=1, routed)           0.203     5.221    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/master_watchdog_reg[25]
    SLICE_X89Y188        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.261 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_4/O
                         net (fo=2, routed)           0.533     5.794    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X93Y167        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     5.986 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.536     6.522    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2
    SLICE_X94Y162        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.859     3.397    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X94Y162        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 0.705ns (27.464%)  route 1.862ns (72.536%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.195ns (routing 1.270ns, distribution 1.925ns)
  Clock Net Delay (Destination): 2.859ns (routing 1.159ns, distribution 1.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.195     3.955    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/coreclk
    SLICE_X89Y192        FDSE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y192        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.069 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/Q
                         net (fo=2, routed)           0.244     4.313    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/out[20]
    SLICE_X89Y193        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.485 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_9/O
                         net (fo=1, routed)           0.346     4.831    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_9_n_0
    SLICE_X90Y190        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     5.018 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_7/O
                         net (fo=1, routed)           0.203     5.221    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/master_watchdog_reg[25]
    SLICE_X89Y188        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.261 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_4/O
                         net (fo=2, routed)           0.533     5.794    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X93Y167        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     5.986 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.536     6.522    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2
    SLICE_X94Y162        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.859     3.397    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X94Y162        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 0.705ns (27.464%)  route 1.862ns (72.536%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.195ns (routing 1.270ns, distribution 1.925ns)
  Clock Net Delay (Destination): 2.859ns (routing 1.159ns, distribution 1.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.195     3.955    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/coreclk
    SLICE_X89Y192        FDSE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y192        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.069 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/Q
                         net (fo=2, routed)           0.244     4.313    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/out[20]
    SLICE_X89Y193        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.485 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_9/O
                         net (fo=1, routed)           0.346     4.831    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_9_n_0
    SLICE_X90Y190        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     5.018 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_7/O
                         net (fo=1, routed)           0.203     5.221    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/master_watchdog_reg[25]
    SLICE_X89Y188        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.261 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_4/O
                         net (fo=2, routed)           0.533     5.794    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X93Y167        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     5.986 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.536     6.522    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2
    SLICE_X94Y162        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.859     3.397    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X94Y162        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.567ns  (logic 0.705ns (27.464%)  route 1.862ns (72.536%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.195ns (routing 1.270ns, distribution 1.925ns)
  Clock Net Delay (Destination): 2.859ns (routing 1.159ns, distribution 1.700ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.195     3.955    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/coreclk
    SLICE_X89Y192        FDSE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y192        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.069 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/Q
                         net (fo=2, routed)           0.244     4.313    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/out[20]
    SLICE_X89Y193        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.485 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_9/O
                         net (fo=1, routed)           0.346     4.831    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_9_n_0
    SLICE_X90Y190        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     5.018 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_7/O
                         net (fo=1, routed)           0.203     5.221    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/master_watchdog_reg[25]
    SLICE_X89Y188        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.261 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_4/O
                         net (fo=2, routed)           0.533     5.794    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X93Y167        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     5.986 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.536     6.522    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2
    SLICE_X94Y162        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.859     3.397    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X94Y162        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.558ns  (logic 0.705ns (27.561%)  route 1.853ns (72.439%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    3.955ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.195ns (routing 1.270ns, distribution 1.925ns)
  Clock Net Delay (Destination): 2.858ns (routing 1.159ns, distribution 1.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.195     3.955    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/coreclk
    SLICE_X89Y192        FDSE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y192        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.069 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/master_watchdog_reg[20]/Q
                         net (fo=2, routed)           0.244     4.313    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/out[20]
    SLICE_X89Y193        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.172     4.485 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_9/O
                         net (fo=1, routed)           0.346     4.831    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_9_n_0
    SLICE_X90Y190        LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.187     5.018 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_7/O
                         net (fo=1, routed)           0.203     5.221    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/master_watchdog_reg[25]
    SLICE_X89Y188        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.261 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_4/O
                         net (fo=2, routed)           0.533     5.794    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X93Y167        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     5.986 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.527     6.513    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2
    SLICE_X94Y162        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.858     3.396    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X94Y162        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.048ns (33.333%)  route 0.096ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.400ns (routing 0.677ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.762ns, distribution 0.875ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.400     1.684    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X53Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y152        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.732 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.096     1.828    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X54Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.637     2.055    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X54Y152        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.146ns  (logic 0.049ns (33.562%)  route 0.097ns (66.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.402ns (routing 0.677ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.762ns, distribution 0.874ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.402     1.686    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/s_dclk_i
    SLICE_X54Y145        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.735 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/Q
                         net (fo=2, routed)           0.097     1.832    u_ila_0/inst/ila_core_inst/capture_qual_ctrl_1[0]
    SLICE_X54Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.636     2.054    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X54Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.385ns (routing 0.677ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.617ns (routing 0.762ns, distribution 0.855ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.385     1.669    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/RCLK_I
    SLICE_X51Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y147        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.718 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.129     1.847    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X51Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.617     2.035    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/TCLK_I
    SLICE_X51Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.183ns  (logic 0.049ns (26.776%)  route 0.134ns (73.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.388ns (routing 0.677ns, distribution 0.711ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.762ns, distribution 0.848ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.388     1.672    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X52Y153        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y153        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.721 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[8]/Q
                         net (fo=2, routed)           0.134     1.855    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[8]
    SLICE_X51Y154        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.610     2.028    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X51Y154        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[8]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.049ns (27.528%)  route 0.129ns (72.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.679ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.395ns (routing 0.677ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.621ns (routing 0.762ns, distribution 0.859ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.395     1.679    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/RCLK_I
    SLICE_X54Y158        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y158        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.728 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg/Q
                         net (fo=2, routed)           0.129     1.857    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1
    SLICE_X54Y158        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.621     2.039    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/TCLK_I
    SLICE_X54Y158        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.048ns (27.429%)  route 0.127ns (72.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.399ns (routing 0.677ns, distribution 0.722ns)
  Clock Net Delay (Destination): 1.635ns (routing 0.762ns, distribution 0.873ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.399     1.683    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X53Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y147        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.731 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/Q
                         net (fo=1, routed)           0.127     1.858    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[8]
    SLICE_X53Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.635     2.053    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X53Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.677ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.762ns, distribution 0.881ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.405     1.689    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X53Y155        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y155        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.738 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.132     1.870    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X53Y155        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.643     2.061    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X53Y155        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.049ns (33.333%)  route 0.098ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.439ns (routing 0.677ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.762ns, distribution 0.910ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.439     1.723    u_ila_0/inst/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X62Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y136        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.772 r  u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_reg/Q
                         net (fo=2, routed)           0.098     1.870    u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag
    SLICE_X63Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.672     2.090    u_ila_0/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X63Y136        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_flag_sync1_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.623%)  route 0.150ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.389ns (routing 0.677ns, distribution 0.712ns)
  Clock Net Delay (Destination): 1.633ns (routing 0.762ns, distribution 0.871ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.389     1.673    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X54Y149        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.722 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
                         net (fo=1, routed)           0.150     1.872    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/din_i[3]
    SLICE_X54Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.633     2.051    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_i
    SLICE_X54Y147        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.048ns (25.946%)  route 0.137ns (74.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.677ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.641ns (routing 0.762ns, distribution 0.879ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.405     1.689    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X53Y155        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y155        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.737 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/Q
                         net (fo=2, routed)           0.137     1.874    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[3]
    SLICE_X53Y155        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.641     2.059    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X53Y155        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rxrecclk_out_1
  To Clock:  ethClkP

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.695ns  (logic 1.167ns (68.850%)  route 0.528ns (31.150%))
  Logic Levels:           0  
  Clock Path Skew:        1.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.393ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.621ns (routing 0.413ns, distribution 1.208ns)
  Clock Net Delay (Destination): 2.855ns (routing 1.159ns, distribution 1.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.621     2.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      1.167     3.185 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.528     3.713    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/rxresetdone_out[0]
    SLICE_X97Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.855     3.393    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.618ns  (logic 0.114ns (18.447%)  route 0.504ns (81.553%))
  Logic Levels:           0  
  Clock Path Skew:        1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.413ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.862ns (routing 1.159ns, distribution 1.703ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.779     2.176    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/CLK
    SLICE_X91Y186        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y186        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.290 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.504     2.794    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_sync_i/cable_pull_reset_reg_0
    SLICE_X89Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.862     3.400    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_sync_i/coreclk
    SLICE_X89Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.464ns  (logic 0.113ns (24.353%)  route 0.351ns (75.647%))
  Logic Levels:           0  
  Clock Path Skew:        1.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns
    Source Clock Delay      (SCD):    2.176ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.779ns (routing 0.413ns, distribution 1.366ns)
  Clock Net Delay (Destination): 2.867ns (routing 1.159ns, distribution 1.708ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.779     2.176    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/CLK
    SLICE_X91Y186        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y186        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     2.289 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.351     2.640    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_sync_i/cable_unpull_reset_reg_0
    SLICE_X90Y185        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.867     3.405    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_sync_i/coreclk
    SLICE_X90Y185        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.482ns  (logic 0.114ns (23.651%)  route 0.368ns (76.349%))
  Logic Levels:           0  
  Clock Path Skew:        1.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.758ns (routing 0.413ns, distribution 1.345ns)
  Clock Net Delay (Destination): 2.875ns (routing 1.159ns, distribution 1.716ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.758     2.155    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X95Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y189        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.269 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.368     2.637    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X94Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.875     3.413    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X94Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.049ns (23.445%)  route 0.160ns (76.555%))
  Logic Levels:           0  
  Clock Path Skew:        1.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.222ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.798ns (routing 0.218ns, distribution 0.580ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.762ns, distribution 1.042ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.798     0.916    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X95Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y189        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.965 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.160     1.125    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X94Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.804     2.222    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X94Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        1.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.214ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.807ns (routing 0.218ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.762ns, distribution 1.034ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.807     0.925    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/CLK
    SLICE_X91Y186        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y186        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.974 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.168     1.142    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_sync_i/cable_unpull_reset_reg_0
    SLICE_X90Y185        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.796     2.214    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_sync_i/coreclk
    SLICE_X90Y185        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_unpull_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.049ns (16.955%)  route 0.240ns (83.045%))
  Logic Levels:           0  
  Clock Path Skew:        1.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.807ns (routing 0.218ns, distribution 0.589ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.762ns, distribution 1.031ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.807     0.925    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/CLK
    SLICE_X91Y186        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y186        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.974 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.240     1.214    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_sync_i/cable_pull_reset_reg_0
    SLICE_X89Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.793     2.211    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_sync_i/coreclk
    SLICE_X89Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
                            (rising edge-triggered cell GTHE3_CHANNEL clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.554ns (72.229%)  route 0.213ns (27.771%))
  Logic Levels:           0  
  Clock Path Skew:        1.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.207ns
    Source Clock Delay      (SCD):    0.839ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.721ns (routing 0.218ns, distribution 0.503ns)
  Clock Net Delay (Destination): 1.789ns (routing 0.762ns, distribution 1.027ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.721     0.839    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/rxusrclk2_in[0]
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                                r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL (Prop_GTHE3_CHANNEL_RXUSRCLK2_RXRESETDONE)
                                                      0.554     1.393 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXRESETDONE
                         net (fo=1, routed)           0.213     1.606    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/rxresetdone_out[0]
    SLICE_X97Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.789     2.207    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X97Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst/i_in_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txClockGt
  To Clock:  ethClkP

Max Delay           271 Endpoints
Min Delay           271 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 0.298ns (9.845%)  route 2.729ns (90.155%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.847ns (routing 1.159ns, distribution 1.688ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.428     3.942    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/pma_resetout
    SLICE_X88Y191        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     4.057 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_3/O
                         net (fo=6, routed)           0.723     4.780    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X95Y166        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     4.850 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.578     5.428    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X98Y163        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.847     3.385    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y163        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 0.298ns (9.845%)  route 2.729ns (90.155%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.847ns (routing 1.159ns, distribution 1.688ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.428     3.942    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/pma_resetout
    SLICE_X88Y191        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     4.057 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_3/O
                         net (fo=6, routed)           0.723     4.780    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X95Y166        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     4.850 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.578     5.428    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X98Y163        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.847     3.385    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y163        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 0.298ns (9.845%)  route 2.729ns (90.155%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.847ns (routing 1.159ns, distribution 1.688ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.428     3.942    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/pma_resetout
    SLICE_X88Y191        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     4.057 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_3/O
                         net (fo=6, routed)           0.723     4.780    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X95Y166        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     4.850 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.578     5.428    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X98Y163        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.847     3.385    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y163        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.027ns  (logic 0.298ns (9.845%)  route 2.729ns (90.155%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.847ns (routing 1.159ns, distribution 1.688ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.428     3.942    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/pma_resetout
    SLICE_X88Y191        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     4.057 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_3/O
                         net (fo=6, routed)           0.723     4.780    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X95Y166        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     4.850 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.578     5.428    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X98Y163        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.847     3.385    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y163        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.017ns  (logic 0.298ns (9.877%)  route 2.719ns (90.123%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        0.982ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.845ns (routing 1.159ns, distribution 1.686ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.428     3.942    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/pma_resetout
    SLICE_X88Y191        LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115     4.057 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/reset_tx_bufg_gt_sync_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_3/O
                         net (fo=6, routed)           0.723     4.780    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_datapath_in[0]
    SLICE_X95Y166        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.070     4.850 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_meta_i_1/O
                         net (fo=5, routed)           0.568     5.418    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any
    SLICE_X98Y163        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.845     3.383    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y163        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_tx_any_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.477ns (16.494%)  route 2.415ns (83.506%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.859ns (routing 1.159ns, distribution 1.700ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.346     3.860    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/pma_resetout
    SLICE_X89Y188        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     4.032 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_4/O
                         net (fo=2, routed)           0.533     4.565    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X93Y167        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.757 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.536     5.293    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2
    SLICE_X94Y162        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.859     3.397    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X94Y162        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.477ns (16.494%)  route 2.415ns (83.506%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.859ns (routing 1.159ns, distribution 1.700ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.346     3.860    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/pma_resetout
    SLICE_X89Y188        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     4.032 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_4/O
                         net (fo=2, routed)           0.533     4.565    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X93Y167        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.757 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.536     5.293    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2
    SLICE_X94Y162        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.859     3.397    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X94Y162        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.477ns (16.494%)  route 2.415ns (83.506%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.859ns (routing 1.159ns, distribution 1.700ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.346     3.860    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/pma_resetout
    SLICE_X89Y188        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     4.032 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_4/O
                         net (fo=2, routed)           0.533     4.565    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X93Y167        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.757 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.536     5.293    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2
    SLICE_X94Y162        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.859     3.397    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X94Y162        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.892ns  (logic 0.477ns (16.494%)  route 2.415ns (83.506%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.859ns (routing 1.159ns, distribution 1.700ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.346     3.860    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/pma_resetout
    SLICE_X89Y188        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     4.032 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_4/O
                         net (fo=2, routed)           0.533     4.565    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X93Y167        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.757 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.536     5.293    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2
    SLICE_X94Y162        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.859     3.397    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X94Y162        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE
                            (recovery check against rising-edge clock ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.883ns  (logic 0.477ns (16.545%)  route 2.406ns (83.455%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.995ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 2.858ns (routing 1.159ns, distribution 1.699ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.346     3.860    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/pma_resetout
    SLICE_X89Y188        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.172     4.032 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/TenGigEthGthUltraScale156p25MHzCore_gt_i_i_4/O
                         net (fo=2, routed)           0.533     4.565    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_rx_datapath_in[0]
    SLICE_X93Y167        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.192     4.757 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_meta_i_1__3/O
                         net (fo=5, routed)           0.527     5.284    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in0_2
    SLICE_X94Y162        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.858     3.396    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X94Y162        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_gtwiz_reset_rx_datapath_inst/rst_in_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        1.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.827ns (routing 0.219ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.762ns, distribution 0.992ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.827     0.945    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/coreclk
    SLICE_X99Y149        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.994 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[22]/Q
                         net (fo=1, routed)           0.120     1.114    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[22]
    SLICE_X99Y149        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.754     2.172    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/dclk
    SLICE_X99Y149        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[22]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.827ns (routing 0.219ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.762ns, distribution 0.993ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.827     0.945    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/coreclk
    SLICE_X99Y150        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y150        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.994 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[18]/Q
                         net (fo=1, routed)           0.142     1.136    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[18]
    SLICE_X99Y150        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.755     2.173    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/dclk
    SLICE_X99Y150        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[18]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.197ns  (logic 0.049ns (24.873%)  route 0.148ns (75.127%))
  Logic Levels:           0  
  Clock Path Skew:        1.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.827ns (routing 0.219ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.762ns, distribution 0.992ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.827     0.945    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/coreclk
    SLICE_X99Y149        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.994 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[17]/Q
                         net (fo=1, routed)           0.148     1.142    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[17]
    SLICE_X99Y149        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.754     2.172    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/dclk
    SLICE_X99Y149        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[17]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.049ns (24.623%)  route 0.150ns (75.377%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.827ns (routing 0.219ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.755ns (routing 0.762ns, distribution 0.993ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.827     0.945    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/coreclk
    SLICE_X99Y150        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y150        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.994 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[19]/Q
                         net (fo=1, routed)           0.150     1.144    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[19]
    SLICE_X99Y150        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.755     2.173    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/dclk
    SLICE_X99Y150        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[19]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.049ns (24.500%)  route 0.151ns (75.500%))
  Logic Levels:           0  
  Clock Path Skew:        1.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.827ns (routing 0.219ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.762ns, distribution 0.992ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.827     0.945    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/coreclk
    SLICE_X99Y149        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.994 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[20]/Q
                         net (fo=1, routed)           0.151     1.145    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[20]
    SLICE_X99Y149        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.754     2.172    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/dclk
    SLICE_X99Y149        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[20]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_Sync/GEN.SYNC_RST.crossDomainSyncReg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/signal_detect_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.192ns  (logic 0.048ns (25.000%)  route 0.144ns (75.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.194ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.840ns (routing 0.219ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.762ns, distribution 1.014ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.840     0.958    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_Sync/clk
    SLICE_X87Y187        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_Sync/GEN.SYNC_RST.crossDomainSyncReg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y187        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.006 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_Sync/GEN.SYNC_RST.crossDomainSyncReg_reg[0][1]/Q
                         net (fo=5, routed)           0.144     1.150    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/signal_detect_coreclk_sync_i/signal_detect
    SLICE_X87Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/signal_detect_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.776     2.194    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/signal_detect_coreclk_sync_i/coreclk
    SLICE_X87Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/signal_detect_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.048ns (20.690%)  route 0.184ns (79.310%))
  Logic Levels:           0  
  Clock Path Skew:        1.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.827ns (routing 0.219ns, distribution 0.608ns)
  Clock Net Delay (Destination): 1.754ns (routing 0.762ns, distribution 0.992ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.827     0.945    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/coreclk
    SLICE_X99Y149        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y149        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.993 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg_reg[24]/Q
                         net (fo=1, routed)           0.184     1.177    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/d_reg[24]
    SLICE_X99Y149        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.754     2.172    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/dclk
    SLICE_X99Y149        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/q_reg[24]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.048ns (20.426%)  route 0.187ns (79.574%))
  Logic Levels:           0  
  Clock Path Skew:        1.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.832ns (routing 0.219ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.764ns (routing 0.762ns, distribution 1.002ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.832     0.950    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/coreclk
    SLICE_X97Y151        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y151        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.998 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_reg_reg/Q
                         net (fo=2, routed)           0.187     1.185    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/toggle_reg
    SLICE_X99Y148        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.764     2.182    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/dclk
    SLICE_X99Y148        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_1/toggle_sync/d1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_Sync/GEN.SYNC_RST.crossDomainSyncReg_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/signal_detect_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.048ns (14.953%)  route 0.273ns (85.047%))
  Logic Levels:           0  
  Clock Path Skew:        1.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.840ns (routing 0.219ns, distribution 0.621ns)
  Clock Net Delay (Destination): 1.793ns (routing 0.762ns, distribution 1.031ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.840     0.958    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_Sync/clk
    SLICE_X87Y187        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_Sync/GEN.SYNC_RST.crossDomainSyncReg_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y187        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.006 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_Sync/GEN.SYNC_RST.crossDomainSyncReg_reg[0][1]/Q
                         net (fo=5, routed)           0.273     1.279    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/signal_detect_coreclk_sync_i/signal_detect
    SLICE_X89Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/signal_detect_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.793     2.211    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/signal_detect_coreclk_sync_i/coreclk
    SLICE_X89Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/signal_detect_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.048ns (16.271%)  route 0.247ns (83.729%))
  Logic Levels:           0  
  Clock Path Skew:        1.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.210ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.869ns (routing 0.219ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.762ns, distribution 1.030ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.869     0.987    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/txusrclk2
    SLICE_X92Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y189        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.048     1.035 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.247     1.282    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_i_sync_i/D[0]
    SLICE_X90Y194        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.792     2.210    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X90Y194        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  rxrecclk_out_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.497ns  (logic 0.000ns (0.000%)  route 1.497ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.570ns (routing 0.371ns, distribution 1.199ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          1.497     1.497    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/qpll0lock
    SLICE_X94Y183        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.570     1.899    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X94Y183        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.497ns  (logic 0.000ns (0.000%)  route 1.497ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.570ns (routing 0.371ns, distribution 1.199ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          1.497     1.497    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/qpll0lock
    SLICE_X94Y183        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.570     1.899    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X94Y183        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.497ns  (logic 0.000ns (0.000%)  route 1.497ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.570ns (routing 0.371ns, distribution 1.199ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          1.497     1.497    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/qpll0lock
    SLICE_X94Y183        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.570     1.899    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X94Y183        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.497ns  (logic 0.000ns (0.000%)  route 1.497ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.570ns (routing 0.371ns, distribution 1.199ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          1.497     1.497    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/qpll0lock
    SLICE_X94Y183        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.570     1.899    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X94Y183        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.488ns  (logic 0.000ns (0.000%)  route 1.488ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.568ns (routing 0.371ns, distribution 1.197ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          1.488     1.488    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/qpll0lock
    SLICE_X94Y183        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.568     1.897    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X94Y183        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.000ns (0.000%)  route 0.705ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.979ns (routing 0.251ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          0.705     0.705    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/qpll0lock
    SLICE_X94Y183        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.979     1.144    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X94Y183        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.000ns (0.000%)  route 0.710ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.981ns (routing 0.251ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          0.710     0.710    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/qpll0lock
    SLICE_X94Y183        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.981     1.146    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X94Y183        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.000ns (0.000%)  route 0.710ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.981ns (routing 0.251ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          0.710     0.710    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/qpll0lock
    SLICE_X94Y183        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.981     1.146    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X94Y183        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.000ns (0.000%)  route 0.710ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.981ns (routing 0.251ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          0.710     0.710    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/qpll0lock
    SLICE_X94Y183        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.981     1.146    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X94Y183        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.710ns  (logic 0.000ns (0.000%)  route 0.710ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.981ns (routing 0.251ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          0.710     0.710    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/qpll0lock
    SLICE_X94Y183        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.981     1.146    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X94Y183        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ethClkP
  To Clock:  rxrecclk_out_1

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.905ns  (logic 0.157ns (5.404%)  route 2.748ns (94.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.371ns, distribution 1.188ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         1.150     4.757    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/rstOut_bufg_place_replica
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     4.800 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.598     6.398    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X93Y185        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.559     1.888    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/CLK
    SLICE_X93Y185        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.905ns  (logic 0.157ns (5.404%)  route 2.748ns (94.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.371ns, distribution 1.188ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         1.150     4.757    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/rstOut_bufg_place_replica
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     4.800 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.598     6.398    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X93Y185        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.559     1.888    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/CLK
    SLICE_X93Y185        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.905ns  (logic 0.157ns (5.404%)  route 2.748ns (94.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.371ns, distribution 1.188ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         1.150     4.757    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/rstOut_bufg_place_replica
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     4.800 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.598     6.398    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X93Y185        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.559     1.888    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/CLK
    SLICE_X93Y185        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.905ns  (logic 0.157ns (5.404%)  route 2.748ns (94.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.371ns, distribution 1.188ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         1.150     4.757    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/rstOut_bufg_place_replica
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     4.800 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.598     6.398    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X93Y185        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.559     1.888    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/CLK
    SLICE_X93Y185        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.895ns  (logic 0.157ns (5.423%)  route 2.738ns (94.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.371ns, distribution 1.186ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         1.150     4.757    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/rstOut_bufg_place_replica
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.043     4.800 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.588     6.388    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X93Y185        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.557     1.886    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/CLK
    SLICE_X93Y185        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.715ns  (logic 0.113ns (15.804%)  route 0.602ns (84.196%))
  Logic Levels:           0  
  Clock Path Skew:        -2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.206ns (routing 1.270ns, distribution 1.936ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.371ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.206     3.966    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y162        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.079 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=7, routed)           0.602     4.681    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_int_reg
    SLICE_X95Y174        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.531     1.860    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.715ns  (logic 0.113ns (15.804%)  route 0.602ns (84.196%))
  Logic Levels:           0  
  Clock Path Skew:        -2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.206ns (routing 1.270ns, distribution 1.936ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.371ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.206     3.966    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y162        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.079 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=7, routed)           0.602     4.681    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_int_reg
    SLICE_X95Y174        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.531     1.860    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.715ns  (logic 0.113ns (15.804%)  route 0.602ns (84.196%))
  Logic Levels:           0  
  Clock Path Skew:        -2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.206ns (routing 1.270ns, distribution 1.936ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.371ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.206     3.966    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y162        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.079 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=7, routed)           0.602     4.681    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_int_reg
    SLICE_X95Y174        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.531     1.860    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.715ns  (logic 0.113ns (15.804%)  route 0.602ns (84.196%))
  Logic Levels:           0  
  Clock Path Skew:        -2.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.206ns (routing 1.270ns, distribution 1.936ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.371ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.206     3.966    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y162        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.079 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=7, routed)           0.602     4.681    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_int_reg
    SLICE_X95Y174        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.531     1.860    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.113ns (16.028%)  route 0.592ns (83.972%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    3.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.206ns (routing 1.270ns, distribution 1.936ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.371ns, distribution 1.158ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.206     3.966    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X95Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y162        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     4.079 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_rx_done_int_reg/Q
                         net (fo=7, routed)           0.592     4.671    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/gtwiz_reset_rx_done_int_reg
    SLICE_X95Y174        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.529     1.858    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.049ns (23.113%)  route 0.163ns (76.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.085ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.677ns, distribution 0.838ns)
  Clock Net Delay (Destination): 0.920ns (routing 0.251ns, distribution 0.669ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.515     1.799    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X85Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y189        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.848 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.163     2.011    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X85Y190        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.920     1.085    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X85Y190        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.677ns, distribution 0.838ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.251ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.515     1.799    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X85Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y189        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.848 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.169     2.017    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X85Y190        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.923     1.088    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X85Y190        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.677ns, distribution 0.838ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.251ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.515     1.799    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X85Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y189        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.848 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.169     2.017    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X85Y190        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.923     1.088    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X85Y190        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.677ns, distribution 0.838ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.251ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.515     1.799    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X85Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y189        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.848 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.169     2.017    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X85Y190        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.923     1.088    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X85Y190        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.049ns (22.477%)  route 0.169ns (77.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.088ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.515ns (routing 0.677ns, distribution 0.838ns)
  Clock Net Delay (Destination): 0.923ns (routing 0.251ns, distribution 0.672ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.515     1.799    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X85Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y189        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.848 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.169     2.017    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X85Y190        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.923     1.088    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X85Y190        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.677ns, distribution 0.873ns)
  Clock Net Delay (Destination): 0.966ns (routing 0.251ns, distribution 0.715ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.550     1.834    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/coreclk
    SLICE_X89Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.883 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/Q
                         net (fo=6, routed)           0.165     2.048    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X89Y187        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.966     1.131    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X89Y187        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.677ns, distribution 0.873ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.251ns, distribution 0.717ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.550     1.834    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/coreclk
    SLICE_X89Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.883 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/Q
                         net (fo=6, routed)           0.170     2.053    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X89Y187        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.968     1.133    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X89Y187        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.677ns, distribution 0.873ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.251ns, distribution 0.717ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.550     1.834    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/coreclk
    SLICE_X89Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.883 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/Q
                         net (fo=6, routed)           0.170     2.053    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X89Y187        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.968     1.133    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X89Y187        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.677ns, distribution 0.873ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.251ns, distribution 0.717ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.550     1.834    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/coreclk
    SLICE_X89Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.883 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/Q
                         net (fo=6, routed)           0.170     2.053    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X89Y187        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.968     1.133    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X89Y187        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.049ns (22.374%)  route 0.170ns (77.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.133ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.550ns (routing 0.677ns, distribution 0.873ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.251ns, distribution 0.717ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.550     1.834    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/coreclk
    SLICE_X89Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y188        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.883 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_int_reg/Q
                         net (fo=6, routed)           0.170     2.053    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X89Y187        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.968     1.133    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X89Y187        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rxrecclk_out_1
  To Clock:  rxrecclk_out_1

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.980ns  (logic 0.154ns (15.714%)  route 0.826ns (84.286%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.413ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.371ns, distribution 1.193ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.749     2.146    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y174        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.260 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.324     2.584    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gt_rxresetdone
    SLICE_X95Y183        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     2.624 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.502     3.126    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg0
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.564     1.893    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.114ns (15.119%)  route 0.640ns (84.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    2.175ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.778ns (routing 0.413ns, distribution 1.365ns)
  Clock Net Delay (Destination): 1.541ns (routing 0.371ns, distribution 1.170ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.778     2.175    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X91Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y189        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     2.289 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/signal_detect_comb_reg/Q
                         net (fo=2, routed)           0.640     2.929    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/signal_detect
    SLICE_X92Y202        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.541     1.870    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxusrclk2
    SLICE_X92Y202        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/d1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.760ns  (logic 0.154ns (20.263%)  route 0.606ns (79.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.413ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.371ns, distribution 1.193ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.749     2.146    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y174        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.260 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.324     2.584    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gt_rxresetdone
    SLICE_X95Y183        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     2.624 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.282     2.906    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg0
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.564     1.893    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.536ns  (logic 0.114ns (21.269%)  route 0.422ns (78.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.873ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.413ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.544ns (routing 0.371ns, distribution 1.173ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.799     2.196    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y183        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.310 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg/Q
                         net (fo=2, routed)           0.422     2.732    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg
    SLICE_X95Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.544     1.873    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X95Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/D
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.535ns  (logic 0.118ns (22.056%)  route 0.417ns (77.944%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.413ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.371ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.753     2.150    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y174        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.268 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/Q
                         net (fo=1, routed)           0.417     2.685    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.531     1.860    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.429ns  (logic 0.117ns (27.273%)  route 0.312ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.799ns (routing 0.413ns, distribution 1.386ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.371ns, distribution 1.193ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.799     2.196    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y183        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.117     2.313 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.312     2.625    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.564     1.893    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/D
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.401ns  (logic 0.117ns (29.177%)  route 0.284ns (70.823%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.413ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.371ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.753     2.150    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y174        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.267 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/Q
                         net (fo=1, routed)           0.284     2.551    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.531     1.860    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.359ns  (logic 0.117ns (32.591%)  route 0.242ns (67.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.413ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.371ns, distribution 1.158ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.753     2.150    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y174        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.267 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.242     2.509    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.529     1.858    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.325ns  (logic 0.117ns (36.000%)  route 0.208ns (64.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.860ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.753ns (routing 0.413ns, distribution 1.340ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.371ns, distribution 1.160ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.753     2.150    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y174        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.267 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.208     2.475    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.531     1.860    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.049ns (33.793%)  route 0.096ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.786ns (routing 0.218ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.251ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.786     0.904    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y174        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.953 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.096     1.049    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_meta
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.943     1.108    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.048ns (30.769%)  route 0.108ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.105ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.786ns (routing 0.218ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.940ns (routing 0.251ns, distribution 0.689ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.786     0.904    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y174        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.952 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.108     1.060    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.940     1.105    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/D
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.049ns (27.841%)  route 0.127ns (72.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.786ns (routing 0.218ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.251ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.786     0.904    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y174        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     0.953 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1_reg/Q
                         net (fo=1, routed)           0.127     1.080    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync1
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.943     1.108    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.048ns (25.532%)  route 0.140ns (74.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.811ns (routing 0.218ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.251ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.811     0.929    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y183        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     0.977 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.140     1.117    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.979     1.144    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/D
                            (rising edge-triggered cell FDCE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.237ns  (logic 0.048ns (20.253%)  route 0.189ns (79.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.786ns (routing 0.218ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.251ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.786     0.904    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y174        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     0.952 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2_reg/Q
                         net (fo=1, routed)           0.189     1.141    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync2
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.943     1.108    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rxusrclk2_in[0]
    SLICE_X95Y174        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_rx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.079ns (34.052%)  route 0.153ns (65.948%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.811ns (routing 0.218ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.251ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.811     0.929    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y183        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.977 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.031     1.008    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/qplllock_rxusrclk2
    SLICE_X95Y183        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.031     1.039 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.122     1.161    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg0
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.979     1.144    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.048ns (19.753%)  route 0.195ns (80.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.118ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.811ns (routing 0.218ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.251ns, distribution 0.702ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.811     0.929    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y183        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.977 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg/Q
                         net (fo=2, routed)           0.195     1.172    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg
    SLICE_X95Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.953     1.118    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X95Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.338ns  (logic 0.079ns (23.373%)  route 0.259ns (76.627%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.811ns (routing 0.218ns, distribution 0.593ns)
  Clock Net Delay (Destination): 0.979ns (routing 0.251ns, distribution 0.728ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.811     0.929    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gtrxreset_out_reg
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y183        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.977 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.031     1.008    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/qplllock_rxusrclk2
    SLICE_X95Y183        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.031     1.039 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_rxusrclk2_sync_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.228     1.267    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_reg0
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.979     1.144    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X95Y183        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.049ns (14.000%)  route 0.301ns (86.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.111ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.806ns (routing 0.218ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.251ns, distribution 0.695ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.806     0.924    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/rxrecclk_out
    SLICE_X91Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y189        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.973 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/signal_detect_comb_reg/Q
                         net (fo=2, routed)           0.301     1.274    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/signal_detect
    SLICE_X92Y202        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.946     1.111    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/rxusrclk2
    SLICE_X92Y202        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/synch_signal_ok/d1_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txClockGt
  To Clock:  rxrecclk_out_1

Max Delay            12 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 0.187ns (8.775%)  route 1.944ns (91.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.414ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.371ns, distribution 1.188ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.005     2.402    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X60Y207        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y207        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.516 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/Q
                         net (fo=1, routed)           0.346     2.862    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/config[softRst]
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     2.935 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.598     4.533    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X93Y185        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.559     1.888    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/CLK
    SLICE_X93Y185        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 0.187ns (8.775%)  route 1.944ns (91.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.414ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.371ns, distribution 1.188ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.005     2.402    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X60Y207        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y207        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.516 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/Q
                         net (fo=1, routed)           0.346     2.862    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/config[softRst]
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     2.935 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.598     4.533    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X93Y185        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.559     1.888    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/CLK
    SLICE_X93Y185        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 0.187ns (8.775%)  route 1.944ns (91.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.414ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.371ns, distribution 1.188ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.005     2.402    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X60Y207        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y207        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.516 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/Q
                         net (fo=1, routed)           0.346     2.862    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/config[softRst]
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     2.935 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.598     4.533    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X93Y185        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.559     1.888    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/CLK
    SLICE_X93Y185        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.131ns  (logic 0.187ns (8.775%)  route 1.944ns (91.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.414ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.559ns (routing 0.371ns, distribution 1.188ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.005     2.402    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X60Y207        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y207        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.516 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/Q
                         net (fo=1, routed)           0.346     2.862    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/config[softRst]
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     2.935 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.598     4.533    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X93Y185        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.559     1.888    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/CLK
    SLICE_X93Y185        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.121ns  (logic 0.187ns (8.817%)  route 1.934ns (91.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.516ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.005ns (routing 0.414ns, distribution 1.591ns)
  Clock Net Delay (Destination): 1.557ns (routing 0.371ns, distribution 1.186ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.005     2.402    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X60Y207        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y207        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     2.516 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][softRst]/Q
                         net (fo=1, routed)           0.346     2.862    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/config[softRst]
    SLICE_X62Y207        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.073     2.935 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore_i_1/O
                         net (fo=20, routed)          1.588     4.523    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X93Y185        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.557     1.886    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/CLK
    SLICE_X93Y185        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.229ns (12.174%)  route 1.652ns (87.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.371ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.297     3.811    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/pma_resetout
    SLICE_X88Y188        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.927 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=5, routed)           0.355     4.282    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/pma_resetout_rising
    SLICE_X88Y188        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.549     1.878    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/CLK
    SLICE_X88Y188        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.229ns (12.174%)  route 1.652ns (87.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.371ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.297     3.811    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/pma_resetout
    SLICE_X88Y188        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.927 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=5, routed)           0.355     4.282    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/pma_resetout_rising
    SLICE_X88Y188        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.549     1.878    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/CLK
    SLICE_X88Y188        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.229ns (12.174%)  route 1.652ns (87.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.371ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.297     3.811    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/pma_resetout
    SLICE_X88Y188        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.927 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=5, routed)           0.355     4.282    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/pma_resetout_rising
    SLICE_X88Y188        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.549     1.878    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/CLK
    SLICE_X88Y188        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.881ns  (logic 0.229ns (12.174%)  route 1.652ns (87.826%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.371ns, distribution 1.178ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.297     3.811    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/pma_resetout
    SLICE_X88Y188        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.927 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=5, routed)           0.355     4.282    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/pma_resetout_rising
    SLICE_X88Y188        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.549     1.878    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/CLK
    SLICE_X88Y188        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.871ns  (logic 0.229ns (12.239%)  route 1.642ns (87.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.876ns
    Source Clock Delay      (SCD):    2.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.414ns, distribution 1.590ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.371ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.004     2.401    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X62Y209        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y209        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     2.514 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pma_reset]/Q
                         net (fo=7, routed)           1.297     3.811    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/pma_resetout
    SLICE_X88Y188        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.927 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=5, routed)           0.345     4.272    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/pma_resetout_rising
    SLICE_X88Y188        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.547     1.876    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/CLK
    SLICE_X88Y188        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/pma_resetout_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.048ns (34.286%)  route 0.092ns (65.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.122ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.844ns (routing 0.219ns, distribution 0.625ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.251ns, distribution 0.706ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.844     0.962    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X89Y215        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y215        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.010 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[0]/Q
                         net (fo=1, routed)           0.092     1.102    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray[0]
    SLICE_X90Y215        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.957     1.122    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X90Y215        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.115ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.845ns (routing 0.219ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.950ns (routing 0.251ns, distribution 0.699ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.845     0.963    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X90Y216        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y216        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.012 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[2]/Q
                         net (fo=1, routed)           0.120     1.132    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray[2]
    SLICE_X90Y216        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.950     1.115    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X90Y216        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.048ns (28.402%)  route 0.121ns (71.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.108ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.847ns (routing 0.219ns, distribution 0.628ns)
  Clock Net Delay (Destination): 0.943ns (routing 0.251ns, distribution 0.692ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.847     0.965    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X88Y219        FDSE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y219        FDSE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.013 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[4]/Q
                         net (fo=1, routed)           0.121     1.134    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray[4]
    SLICE_X88Y219        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.943     1.108    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X88Y219        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[4]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.110ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.848ns (routing 0.219ns, distribution 0.629ns)
  Clock Net Delay (Destination): 0.945ns (routing 0.251ns, distribution 0.694ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.848     0.966    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X88Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y220        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.015 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[3]/Q
                         net (fo=1, routed)           0.120     1.135    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray[3]
    SLICE_X88Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.945     1.110    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X88Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.169ns  (logic 0.049ns (28.994%)  route 0.120ns (71.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.104ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.851ns (routing 0.219ns, distribution 0.632ns)
  Clock Net Delay (Destination): 0.939ns (routing 0.251ns, distribution 0.688ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.851     0.969    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X90Y214        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y214        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.018 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray_reg[1]/Q
                         net (fo=1, routed)           0.120     1.138    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_truegray[1]
    SLICE_X90Y214        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.939     1.104    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X90Y214        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rag_writesync0_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.049ns (30.818%)  route 0.110ns (69.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.121ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.864ns (routing 0.219ns, distribution 0.645ns)
  Clock Net Delay (Destination): 0.956ns (routing 0.251ns, distribution 0.705ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.864     0.982    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X95Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y197        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.031 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_reset_core_reg_reg/Q
                         net (fo=1, routed)           0.110     1.141    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/pcs_reset_core_reg
    SLICE_X94Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.956     1.121    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/rxusrclk2
    SLICE_X94Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resets_resyncs_i/d1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.048ns (25.397%)  route 0.141ns (74.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.112ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.860ns (routing 0.219ns, distribution 0.641ns)
  Clock Net Delay (Destination): 0.947ns (routing 0.251ns, distribution 0.696ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.860     0.978    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X89Y219        FDSE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y219        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.026 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[1]/Q
                         net (fo=1, routed)           0.141     1.167    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray[1]
    SLICE_X89Y218        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.947     1.112    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X89Y218        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.109ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.850ns (routing 0.219ns, distribution 0.631ns)
  Clock Net Delay (Destination): 0.944ns (routing 0.251ns, distribution 0.693ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.850     0.968    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X89Y221        FDSE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y221        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     1.017 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[0]/Q
                         net (fo=1, routed)           0.168     1.185    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray[0]
    SLICE_X89Y221        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.944     1.109    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X89Y221        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/clear_test_pattern_err_count_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.123ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.865ns (routing 0.219ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.251ns, distribution 0.707ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.865     0.983    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X95Y196        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/clear_test_pattern_err_count_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y196        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.032 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/clear_test_pattern_err_count_reg_reg/Q
                         net (fo=1, routed)           0.165     1.197    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/d
    SLICE_X95Y195        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.958     1.123    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/clk
    SLICE_X95Y195        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_rxusrclk2_resyncs2_i/resynch[0].synch_inst/d1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.048ns (21.622%)  route 0.174ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.117ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.860ns (routing 0.219ns, distribution 0.641ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.251ns, distribution 0.701ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.860     0.978    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X89Y219        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y219        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.048     1.026 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_reg[2]/Q
                         net (fo=1, routed)           0.174     1.200    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray[2]
    SLICE_X90Y218        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.952     1.117    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X90Y218        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_lastgray_wrclk0_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  txClockGt

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.795ns  (logic 0.000ns (0.000%)  route 1.795ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.700ns (routing 0.372ns, distribution 1.328ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          1.795     1.795    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X92Y190        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.700     2.029    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X92Y190        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.795ns  (logic 0.000ns (0.000%)  route 1.795ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.700ns (routing 0.372ns, distribution 1.328ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          1.795     1.795    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X92Y190        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.700     2.029    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X92Y190        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.795ns  (logic 0.000ns (0.000%)  route 1.795ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.700ns (routing 0.372ns, distribution 1.328ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          1.795     1.795    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X92Y190        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.700     2.029    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X92Y190        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.795ns  (logic 0.000ns (0.000%)  route 1.795ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.700ns (routing 0.372ns, distribution 1.328ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          1.795     1.795    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X92Y190        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.700     2.029    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X92Y190        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.785ns  (logic 0.000ns (0.000%)  route 1.785ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.698ns (routing 0.372ns, distribution 1.326ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          1.785     1.785    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X92Y190        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.698     2.027    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X92Y190        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.859ns  (logic 0.000ns (0.000%)  route 0.859ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.030ns (routing 0.252ns, distribution 0.778ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          0.859     0.859    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X92Y190        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.030     1.195    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X92Y190        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.000ns (0.000%)  route 0.864ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.032ns (routing 0.252ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          0.864     0.864    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X92Y190        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.032     1.197    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X92Y190        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.000ns (0.000%)  route 0.864ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.032ns (routing 0.252ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          0.864     0.864    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X92Y190        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.032     1.197    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X92Y190        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.000ns (0.000%)  route 0.864ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.032ns (routing 0.252ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          0.864     0.864    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X92Y190        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.032     1.197    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X92Y190        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.000ns (0.000%)  route 0.864ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.032ns (routing 0.252ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          0.864     0.864    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X92Y190        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.032     1.197    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X92Y190        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ethClkP
  To Clock:  txClockGt

Max Delay           284 Endpoints
Min Delay           284 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.977ns  (logic 0.114ns (11.668%)  route 0.863ns (88.332%))
  Logic Levels:           0  
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    3.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.207ns (routing 1.270ns, distribution 1.937ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.372ns, distribution 1.314ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.207     3.967    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y162        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.081 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=7, routed)           0.863     4.944    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_int_reg
    SLICE_X94Y179        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.686     2.015    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.977ns  (logic 0.114ns (11.668%)  route 0.863ns (88.332%))
  Logic Levels:           0  
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    3.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.207ns (routing 1.270ns, distribution 1.937ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.372ns, distribution 1.314ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.207     3.967    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y162        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.081 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=7, routed)           0.863     4.944    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_int_reg
    SLICE_X94Y179        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.686     2.015    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.977ns  (logic 0.114ns (11.668%)  route 0.863ns (88.332%))
  Logic Levels:           0  
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    3.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.207ns (routing 1.270ns, distribution 1.937ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.372ns, distribution 1.314ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.207     3.967    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y162        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.081 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=7, routed)           0.863     4.944    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_int_reg
    SLICE_X94Y179        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.686     2.015    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.977ns  (logic 0.114ns (11.668%)  route 0.863ns (88.332%))
  Logic Levels:           0  
  Clock Path Skew:        -1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    3.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.207ns (routing 1.270ns, distribution 1.937ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.372ns, distribution 1.314ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.207     3.967    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y162        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.081 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=7, routed)           0.863     4.944    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_int_reg
    SLICE_X94Y179        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.686     2.015    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.968ns  (logic 0.114ns (11.777%)  route 0.854ns (88.223%))
  Logic Levels:           0  
  Clock Path Skew:        -1.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    3.967ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.207ns (routing 1.270ns, distribution 1.937ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.372ns, distribution 1.313ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.207     3.967    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_clk_freerun_in[0]
    SLICE_X98Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y162        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.081 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/gtwiz_reset_tx_done_int_reg/Q
                         net (fo=7, routed)           0.854     4.935    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/gtwiz_reset_tx_done_int_reg
    SLICE_X94Y179        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.685     2.014    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.579ns  (logic 0.114ns (19.689%)  route 0.465ns (80.311%))
  Logic Levels:           0  
  Clock Path Skew:        -1.929ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    3.930ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.170ns (routing 1.270ns, distribution 1.900ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.372ns, distribution 1.300ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.170     3.930    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/dclk
    SLICE_X99Y148        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y148        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     4.044 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_reg_reg/Q
                         net (fo=2, routed)           0.465     4.509    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/toggle_reg
    SLICE_X96Y150        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.672     2.001    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/coreclk
    SLICE_X96Y150        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/toggle_sync/d1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.550ns  (logic 0.114ns (20.727%)  route 0.436ns (79.273%))
  Logic Levels:           0  
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.177ns (routing 1.270ns, distribution 1.907ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.372ns, distribution 1.306ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.177     3.937    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X87Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y188        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.051 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.436     4.487    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X87Y186        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.678     2.007    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X87Y186        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.550ns  (logic 0.114ns (20.727%)  route 0.436ns (79.273%))
  Logic Levels:           0  
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.177ns (routing 1.270ns, distribution 1.907ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.372ns, distribution 1.306ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.177     3.937    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X87Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y188        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.051 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.436     4.487    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X87Y186        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.678     2.007    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X87Y186        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.550ns  (logic 0.114ns (20.727%)  route 0.436ns (79.273%))
  Logic Levels:           0  
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.177ns (routing 1.270ns, distribution 1.907ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.372ns, distribution 1.306ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.177     3.937    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X87Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y188        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.051 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.436     4.487    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X87Y186        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.678     2.007    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X87Y186        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.550ns  (logic 0.114ns (20.727%)  route 0.436ns (79.273%))
  Logic Levels:           0  
  Clock Path Skew:        -1.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    3.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.177ns (routing 1.270ns, distribution 1.907ns)
  Clock Net Delay (Destination): 1.678ns (routing 0.372ns, distribution 1.306ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.177     3.937    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/coreclk
    SLICE_X87Y188        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y188        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     4.051 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.436     4.487    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X87Y186        FDPE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.678     2.007    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/txusrclk2
    SLICE_X87Y186        FDPE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.048ns (33.103%)  route 0.097ns (66.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.677ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.252ns, distribution 0.760ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.527     1.811    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/dclk
    SLICE_X99Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y153        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.859 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[9]/Q
                         net (fo=1, routed)           0.097     1.956    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[9]
    SLICE_X97Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.012     1.177    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/coreclk
    SLICE_X97Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[9]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.049ns (32.026%)  route 0.104ns (67.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.154ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.528ns (routing 0.677ns, distribution 0.851ns)
  Clock Net Delay (Destination): 0.989ns (routing 0.252ns, distribution 0.737ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.528     1.812    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/dclk
    SLICE_X98Y154        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y154        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     1.861 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[14]/Q
                         net (fo=1, routed)           0.104     1.965    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[14]
    SLICE_X98Y154        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.989     1.154    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/coreclk
    SLICE_X98Y154        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[14]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.159ns  (logic 0.048ns (30.189%)  route 0.111ns (69.811%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.677ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.252ns, distribution 0.760ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.525     1.809    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/dclk
    SLICE_X99Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y153        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     1.857 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[3]/Q
                         net (fo=1, routed)           0.111     1.968    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[3]
    SLICE_X97Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.012     1.177    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/coreclk
    SLICE_X97Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.048ns (27.119%)  route 0.129ns (72.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.677ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.252ns, distribution 0.760ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.525     1.809    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/dclk
    SLICE_X99Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y153        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.048     1.857 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[13]/Q
                         net (fo=1, routed)           0.129     1.986    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[13]
    SLICE_X97Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.012     1.177    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/coreclk
    SLICE_X97Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[13]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           0  
  Clock Path Skew:        -0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.527ns (routing 0.677ns, distribution 0.850ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.252ns, distribution 0.760ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.527     1.811    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/dclk
    SLICE_X99Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y153        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.860 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[10]/Q
                         net (fo=1, routed)           0.142     2.002    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[10]
    SLICE_X97Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.012     1.177    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/coreclk
    SLICE_X97Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[10]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.048ns (24.742%)  route 0.146ns (75.258%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.677ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.252ns, distribution 0.744ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.524     1.808    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/dclk
    SLICE_X100Y151       FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y151       FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.048     1.856 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[1]/Q
                         net (fo=1, routed)           0.146     2.002    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[1]
    SLICE_X97Y151        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.996     1.161    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/coreclk
    SLICE_X97Y151        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.048ns (24.490%)  route 0.148ns (75.510%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.524ns (routing 0.677ns, distribution 0.847ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.252ns, distribution 0.744ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.524     1.808    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/dclk
    SLICE_X100Y151       FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y151       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.048     1.856 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[0]/Q
                         net (fo=1, routed)           0.148     2.004    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[0]
    SLICE_X97Y151        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.996     1.161    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/coreclk
    SLICE_X97Y151        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.048ns (22.966%)  route 0.161ns (77.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.161ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.677ns, distribution 0.848ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.252ns, distribution 0.744ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.525     1.809    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/dclk
    SLICE_X99Y153        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y153        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.048     1.857 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[4]/Q
                         net (fo=1, routed)           0.161     2.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[4]
    SLICE_X97Y151        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.996     1.161    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/coreclk
    SLICE_X97Y151        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[4]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.048ns (22.642%)  route 0.164ns (77.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.172ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.677ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.252ns, distribution 0.755ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.525     1.809    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/dclk
    SLICE_X100Y151       FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y151       FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.857 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[5]/Q
                         net (fo=1, routed)           0.164     2.021    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[5]
    SLICE_X97Y150        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.007     1.172    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/coreclk
    SLICE_X97Y150        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[5]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.049ns (22.581%)  route 0.168ns (77.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.525ns (routing 0.677ns, distribution 0.848ns)
  Clock Net Delay (Destination): 1.011ns (routing 0.252ns, distribution 0.759ns)
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.525     1.809    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/dclk
    SLICE_X100Y151       FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y151       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.858 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg[7]/Q
                         net (fo=1, routed)           0.168     2.026    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/d_reg_reg_n_0_[7]
    SLICE_X97Y152        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.011     1.176    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/coreclk
    SLICE_X97Y152        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/management_inst/drp_ipif_i/synch_2/q_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  rxrecclk_out_1
  To Clock:  txClockGt

Max Delay            90 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.446ns  (logic 0.419ns (28.976%)  route 1.027ns (71.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.758ns (routing 0.413ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.372ns, distribution 1.290ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.758     2.155    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X94Y214        RAMD32                                       r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y214        RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.419     2.574 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMF/O
                         net (fo=1, routed)           1.027     3.601    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[10]
    SLICE_X85Y217        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.662     1.991    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X85Y217        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[10]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.439ns  (logic 0.419ns (29.117%)  route 1.020ns (70.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.758ns (routing 0.413ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.372ns, distribution 1.298ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.758     2.155    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X94Y214        RAMD32                                       r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y214        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.419     2.574 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB/O
                         net (fo=1, routed)           1.020     3.594    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[2]
    SLICE_X86Y221        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.670     1.999    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X86Y221        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMG/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.410ns  (logic 0.422ns (29.929%)  route 0.988ns (70.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.758ns (routing 0.413ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.372ns, distribution 1.292ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.758     2.155    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X94Y214        RAMD32                                       r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMG/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y214        RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.422     2.577 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMG/O
                         net (fo=1, routed)           0.988     3.565    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[12]
    SLICE_X84Y219        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.664     1.993    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X84Y219        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[12]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.393ns  (logic 0.445ns (31.945%)  route 0.948ns (68.055%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.413ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.661ns (routing 0.372ns, distribution 1.289ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.759     2.156    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/WCLK
    SLICE_X94Y215        RAMD32                                       r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y215        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.445     2.601 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMB_D1/O
                         net (fo=1, routed)           0.948     3.549    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[31]
    SLICE_X85Y216        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.661     1.990    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X85Y216        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[31]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.392ns  (logic 0.415ns (29.813%)  route 0.977ns (70.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.758ns (routing 0.413ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.372ns, distribution 1.299ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.758     2.155    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X94Y214        RAMD32                                       r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y214        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.415     2.570 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMD/O
                         net (fo=1, routed)           0.977     3.547    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[6]
    SLICE_X86Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.671     2.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X86Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[6]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.354ns  (logic 0.415ns (30.650%)  route 0.939ns (69.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.413ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.372ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.759     2.156    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/WCLK
    SLICE_X94Y215        RAMD32                                       r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y215        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.415     2.571 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAMC/O
                         net (fo=1, routed)           0.939     3.510    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[32]
    SLICE_X86Y218        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.669     1.998    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X86Y218        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[32]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.355ns  (logic 0.445ns (32.841%)  route 0.910ns (67.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.758ns (routing 0.413ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.671ns (routing 0.372ns, distribution 1.299ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.758     2.155    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X94Y214        RAMD32                                       r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y214        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.445     2.600 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMB_D1/O
                         net (fo=1, routed)           0.910     3.510    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[3]
    SLICE_X86Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.671     2.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X86Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.351ns  (logic 0.446ns (33.013%)  route 0.905ns (66.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.413ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.372ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.759     2.156    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/WCLK
    SLICE_X94Y215        RAMD32                                       r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y215        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.446     2.602 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAME_D1/O
                         net (fo=1, routed)           0.905     3.507    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[37]
    SLICE_X85Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.669     1.998    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X85Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[37]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.327ns  (logic 0.413ns (31.123%)  route 0.914ns (68.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.759ns (routing 0.413ns, distribution 1.346ns)
  Clock Net Delay (Destination): 1.659ns (routing 0.372ns, distribution 1.287ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.759     2.156    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/WCLK
    SLICE_X94Y215        RAMD32                                       r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y215        RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.413     2.569 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_12_17/RAME/O
                         net (fo=1, routed)           0.914     3.483    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[36]
    SLICE_X86Y216        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.659     1.988    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X86Y216        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[36]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMF_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.328ns  (logic 0.446ns (33.584%)  route 0.882ns (66.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.758ns (routing 0.413ns, distribution 1.345ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.372ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        1.758     2.155    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/WCLK
    SLICE_X94Y214        RAMD32                                       r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMF_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y214        RAMD32 (Prop_F6LUT_SLICEM_CLK_O)
                                                      0.446     2.601 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/ten_gig_disti_ram_reg_0_31_0_5/RAMF_D1/O
                         net (fo=1, routed)           0.882     3.483    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_unreg[11]
    SLICE_X85Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.669     1.998    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_clk
    SLICE_X85Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/dp_ram_i/rd_data_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_1/newedge_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_1/newedge_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.150ns  (logic 0.049ns (32.667%)  route 0.101ns (67.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.218ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.252ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.801     0.919    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_1/rxusrclk2
    SLICE_X94Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_1/newedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.968 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_1/newedge_reg/Q
                         net (fo=2, routed)           0.101     1.069    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_1/newedge
    SLICE_X96Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_1/newedge_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.046     1.211    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_1/coreclk
    SLICE_X96Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_1/newedge_reg_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.218ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.252ns, distribution 0.785ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.787     0.905    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X89Y217        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y217        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     0.954 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[1]/Q
                         net (fo=2, routed)           0.128     1.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[1]
    SLICE_X90Y219        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.037     1.202    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X90Y219        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.048ns (26.816%)  route 0.131ns (73.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.218ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.019ns (routing 0.252ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.787     0.905    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X89Y217        FDSE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y217        FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.048     0.953 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[4]/Q
                         net (fo=2, routed)           0.131     1.084    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[4]
    SLICE_X89Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.019     1.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X89Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[4]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_rx_link_up_core_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[2].synch_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.795ns (routing 0.218ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.028ns (routing 0.252ns, distribution 0.776ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.795     0.913    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2
    SLICE_X94Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_rx_link_up_core_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y199        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.962 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_rx_link_up_core_reg_reg/Q
                         net (fo=1, routed)           0.128     1.090    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[2].synch_inst/pcs_rx_link_up_core_reg
    SLICE_X95Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[2].synch_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.028     1.193    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[2].synch_inst/coreclk
    SLICE_X95Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[2].synch_inst/d1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_2/newedge_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_2/newedge_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.184ns  (logic 0.048ns (26.087%)  route 0.136ns (73.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.218ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.252ns, distribution 0.797ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.801     0.919    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_2/rxusrclk2
    SLICE_X94Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_2/newedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     0.967 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_2/newedge_reg/Q
                         net (fo=2, routed)           0.136     1.103    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_2/newedge
    SLICE_X97Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_2/newedge_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.049     1.214    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_2/coreclk
    SLICE_X97Y197        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_2/newedge_reg_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_ber_counter_i/psynch_1/newedge_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_ber_counter_i/psynch_1/newedge_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.049ns (26.064%)  route 0.139ns (73.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.803ns (routing 0.218ns, distribution 0.585ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.252ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.803     0.921    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_ber_counter_i/psynch_1/rxusrclk2
    SLICE_X94Y203        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_ber_counter_i/psynch_1/newedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y203        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     0.970 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_ber_counter_i/psynch_1/newedge_reg/Q
                         net (fo=2, routed)           0.139     1.109    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_ber_counter_i/psynch_1/newedge
    SLICE_X96Y201        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_ber_counter_i/psynch_1/newedge_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.026     1.191    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_ber_counter_i/psynch_1/coreclk
    SLICE_X96Y201        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_ber_counter_i/psynch_1/newedge_reg_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_hiber_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[1].synch_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.048ns (25.131%)  route 0.143ns (74.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.802ns (routing 0.218ns, distribution 0.584ns)
  Clock Net Delay (Destination): 1.027ns (routing 0.252ns, distribution 0.775ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.802     0.920    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/rxusrclk2
    SLICE_X95Y203        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_hiber_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y203        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     0.968 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/pcs_top_i/rx_pcs_i/rx_ber_mon_fsm_i/mcp1_hiber_reg/Q
                         net (fo=4, routed)           0.143     1.111    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[1].synch_inst/hiber
    SLICE_X95Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[1].synch_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.027     1.192    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[1].synch_inst/coreclk
    SLICE_X95Y199        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[1].synch_inst/d1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/test_err_block_counter_i/psynch_3/newedge_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/test_err_block_counter_i/psynch_3/newedge_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.049ns (23.786%)  route 0.157ns (76.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.218ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.252ns, distribution 0.796ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.801     0.919    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/test_err_block_counter_i/psynch_3/rxusrclk2
    SLICE_X95Y195        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/test_err_block_counter_i/psynch_3/newedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y195        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.968 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/test_err_block_counter_i/psynch_3/newedge_reg/Q
                         net (fo=2, routed)           0.157     1.125    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/test_err_block_counter_i/psynch_3/newedge
    SLICE_X96Y195        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/test_err_block_counter_i/psynch_3/newedge_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.048     1.213    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/test_err_block_counter_i/psynch_3/coreclk
    SLICE_X96Y195        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/test_err_block_counter_i/psynch_3/newedge_reg_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_3/newedge_reg/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_3/newedge_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.049ns (23.558%)  route 0.159ns (76.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.801ns (routing 0.218ns, distribution 0.583ns)
  Clock Net Delay (Destination): 1.047ns (routing 0.252ns, distribution 0.795ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.801     0.919    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_3/rxusrclk2
    SLICE_X95Y195        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_3/newedge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y195        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.968 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_3/newedge_reg/Q
                         net (fo=2, routed)           0.159     1.127    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_3/newedge
    SLICE_X96Y196        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_3/newedge_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.047     1.212    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_3/coreclk
    SLICE_X96Y196        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/norm_err_block_counter_i/psynch_3/newedge_reg_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rxrecclk_out_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.048ns (19.753%)  route 0.195ns (80.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.218ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.252ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rxrecclk_out_1 rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/RXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxoutclk_out[0]
    BUFG_GT_X0Y50        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_local_clock_reset_block/rxusrclk2_bufg_gt_i/O
    X3Y2 (CLOCK_ROOT)    net (fo=1388, routed)        0.787     0.905    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_clk
    SLICE_X89Y217        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y217        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.048     0.953 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_reg[3]/Q
                         net (fo=2, routed)           0.195     1.148    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray[3]
    SLICE_X89Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.017     1.182    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/rd_clk
    SLICE_X89Y220        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i/rx_elastic_buffer_i/asynch_fifo_i/wr_gray_rdclk0_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txClockGt
  To Clock:  txClockGt

Max Delay            13 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pcs_loopback]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.205ns  (logic 0.114ns (9.461%)  route 1.091ns (90.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    2.398ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.001ns (routing 0.414ns, distribution 1.587ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.372ns, distribution 1.286ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       2.001     2.398    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X61Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pcs_loopback]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y211        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.114     2.512 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pcs_loopback]/Q
                         net (fo=77, routed)          1.091     3.603    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/configuration_vector[0]
    SLICE_X84Y192        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.658     1.987    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/txusrclk2
    SLICE_X84Y192        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[1].synch_inst/d1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDCE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.246ns (38.022%)  route 0.401ns (61.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    2.314ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.917ns (routing 0.414ns, distribution 1.503ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.372ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.917     2.314    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     2.428 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/Q
                         net (fo=1, routed)           0.374     2.802    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/gt_txresetdone
    SLICE_X93Y189        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.132     2.934 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.027     2.961    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg0
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.711     2.040    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.534ns  (logic 0.117ns (21.910%)  route 0.417ns (78.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.946ns (routing 0.414ns, distribution 1.532ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.372ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.946     2.343    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y189        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.117     2.460 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.417     2.877    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r[0]
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.711     2.040    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C
                            (rising edge-triggered cell FDCE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/D
                            (rising edge-triggered cell FDCE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.540ns  (logic 0.117ns (21.667%)  route 0.423ns (78.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.414ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.372ns, distribution 1.314ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.920     2.317    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     2.434 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/Q
                         net (fo=1, routed)           0.423     2.857    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.686     2.015    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/D
                            (rising edge-triggered cell FDCE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.525ns  (logic 0.118ns (22.476%)  route 0.407ns (77.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    2.317ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.920ns (routing 0.414ns, distribution 1.506ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.372ns, distribution 1.314ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.920     2.317    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.118     2.435 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/Q
                         net (fo=1, routed)           0.407     2.842    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.686     2.015    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.481ns  (logic 0.117ns (24.324%)  route 0.364ns (75.676%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.414ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.372ns, distribution 1.333ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.951     2.348    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y189        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.117     2.465 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[4]/Q
                         net (fo=1, routed)           0.364     2.829    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r[4]
    SLICE_X92Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.705     2.034    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X92Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/data_out_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_tx_enable_core_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.515ns  (logic 0.114ns (22.136%)  route 0.401ns (77.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    2.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.909ns (routing 0.414ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.372ns, distribution 1.302ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.909     2.306    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X100Y156       FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_tx_enable_core_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y156       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.114     2.420 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_tx_enable_core_reg_reg/Q
                         net (fo=1, routed)           0.401     2.821    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/prbs31_tx_enable_core_reg
    SLICE_X100Y156       FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.674     2.003    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/txusrclk2
    SLICE_X100Y156       FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.428ns  (logic 0.117ns (27.336%)  route 0.311ns (72.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.414ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.372ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.951     2.348    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y189        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.117     2.465 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[1]/Q
                         net (fo=1, routed)           0.311     2.776    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r[1]
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.711     2.040    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.427ns  (logic 0.118ns (27.635%)  route 0.309ns (72.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.414ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.372ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.951     2.348    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y189        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.118     2.466 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[2]/Q
                         net (fo=1, routed)           0.309     2.775    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r[2]
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.711     2.040    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.386ns  (logic 0.117ns (30.311%)  route 0.269ns (69.689%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    2.348ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.951ns (routing 0.414ns, distribution 1.537ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.372ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.951     2.348    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y189        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.117     2.465 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[3]/Q
                         net (fo=1, routed)           0.269     2.734    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r[3]
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.711     2.040    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
                            (rising edge-triggered cell FDCE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/D
                            (rising edge-triggered cell FDCE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.161ns  (logic 0.049ns (30.435%)  route 0.112ns (69.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.851ns (routing 0.219ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.252ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.851     0.969    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.018 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta_reg/Q
                         net (fo=1, routed)           0.112     1.130    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_meta
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.017     1.182    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
                            (rising edge-triggered cell FDCE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/D
                            (rising edge-triggered cell FDCE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.163ns  (logic 0.048ns (29.448%)  route 0.115ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.851ns (routing 0.219ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.015ns (routing 0.252ns, distribution 0.763ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.851     0.969    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.017 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/Q
                         net (fo=1, routed)           0.115     1.132    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.015     1.180    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_out_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.049ns (34.028%)  route 0.095ns (65.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.219ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.252ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.871     0.989    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y189        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.038 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg_reg/Q
                         net (fo=2, routed)           0.095     1.133    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg
    SLICE_X92Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.039     1.204    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/txusrclk2
    SLICE_X92Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.048ns (28.571%)  route 0.120ns (71.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.219ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.252ns, distribution 0.792ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.871     0.989    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y189        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.048     1.037 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[3]/Q
                         net (fo=1, routed)           0.120     1.157    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r[3]
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.044     1.209    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.178ns  (logic 0.094ns (52.809%)  route 0.084ns (47.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.869ns (routing 0.219ns, distribution 0.650ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.252ns, distribution 0.792ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.869     0.987    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X92Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y189        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.049     1.036 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.068     1.104    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/data_out
    SLICE_X93Y189        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.045     1.149 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/qplllock_txusrclk2_sync_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.016     1.165    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg0
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.044     1.209    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.187ns  (logic 0.048ns (25.668%)  route 0.139ns (74.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.219ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.252ns, distribution 0.792ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.871     0.989    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y189        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.048     1.037 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[2]/Q
                         net (fo=1, routed)           0.139     1.176    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r[2]
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.044     1.209    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.189ns  (logic 0.049ns (25.926%)  route 0.140ns (74.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.219ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.252ns, distribution 0.792ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.871     0.989    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y189        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.049     1.038 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[1]/Q
                         net (fo=1, routed)           0.140     1.178    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r[1]
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.044     1.209    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_tx_enable_core_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.049ns (20.851%)  route 0.186ns (79.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.169ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.841ns (routing 0.219ns, distribution 0.622ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.252ns, distribution 0.752ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.841     0.959    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk
    SLICE_X100Y156       FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_tx_enable_core_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y156       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.049     1.008 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/prbs31_tx_enable_core_reg_reg/Q
                         net (fo=1, routed)           0.186     1.194    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/prbs31_tx_enable_core_reg
    SLICE_X100Y156       FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.004     1.169    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/txusrclk2
    SLICE_X100Y156       FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/coreclk_txusrclk2_resyncs_i/resynch[0].synch_inst/d1_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C
                            (rising edge-triggered cell FDCE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/D
                            (rising edge-triggered cell FDCE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.048ns (20.870%)  route 0.182ns (79.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.851ns (routing 0.219ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.252ns, distribution 0.765ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.851     0.969    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y179        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.017 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2_reg/Q
                         net (fo=1, routed)           0.182     1.199    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync2
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.017     1.182    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/txusrclk2_in[0]
    SLICE_X94Y179        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst/reset_synchronizer_tx_done_inst/rst_in_sync3_reg/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/data_out_reg/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.049ns (22.897%)  route 0.165ns (77.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.871ns (routing 0.219ns, distribution 0.652ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.252ns, distribution 0.787ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.871     0.989    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X93Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y189        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     1.038 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r_reg[4]/Q
                         net (fo=1, routed)           0.165     1.203    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/sync1_r[4]
    SLICE_X92Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/data_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.039     1.204    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/txusrclk2
    SLICE_X92Y189        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/gt0_rxresetdone_reg_sync_i/data_out_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1231 Endpoints
Min Delay          1231 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.665ns  (logic 1.169ns (31.896%)  route 2.496ns (68.104%))
  Logic Levels:           8  (FDCE=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDCE                         0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
    SLICE_X44Y156        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/Q
                         net (fo=4, routed)           0.473     0.587    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[2]
    SLICE_X44Y156        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     0.761 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          0.125     0.886    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X44Y156        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.115     1.001 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/capture_INST_0/O
                         net (fo=35, routed)          0.698     1.699    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_capture
    SLICE_X45Y150        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.177     1.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.406     2.282    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X45Y148        LUT3 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.192     2.474 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch_i_1/O
                         net (fo=2, routed)           0.337     2.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_tdo[0]
    SLICE_X45Y154        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.075     2.886 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.294     3.180    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X44Y156        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.173     3.353 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.128     3.481    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TDO_O_reg
    SLICE_X44Y156        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.149     3.630 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.035     3.665    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X44Y156        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.601ns  (logic 0.728ns (20.217%)  route 2.873ns (79.783%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDCE                         0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
    SLICE_X44Y156        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/Q
                         net (fo=4, routed)           0.473     0.587    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[2]
    SLICE_X44Y156        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     0.761 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          0.311     1.072    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X45Y154        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.263 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=37, routed)          0.334     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X45Y150        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.075     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y143        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.238     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y142        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.074     3.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.442     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.601ns  (logic 0.728ns (20.217%)  route 2.873ns (79.783%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDCE                         0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
    SLICE_X44Y156        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/Q
                         net (fo=4, routed)           0.473     0.587    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[2]
    SLICE_X44Y156        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     0.761 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          0.311     1.072    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X45Y154        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.263 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=37, routed)          0.334     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X45Y150        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.075     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y143        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.238     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y142        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.074     3.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.442     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.601ns  (logic 0.728ns (20.217%)  route 2.873ns (79.783%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDCE                         0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
    SLICE_X44Y156        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/Q
                         net (fo=4, routed)           0.473     0.587    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[2]
    SLICE_X44Y156        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     0.761 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          0.311     1.072    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X45Y154        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.263 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=37, routed)          0.334     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X45Y150        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.075     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y143        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.238     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y142        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.074     3.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.442     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.601ns  (logic 0.728ns (20.217%)  route 2.873ns (79.783%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDCE                         0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
    SLICE_X44Y156        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/Q
                         net (fo=4, routed)           0.473     0.587    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[2]
    SLICE_X44Y156        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     0.761 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          0.311     1.072    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X45Y154        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.263 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=37, routed)          0.334     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X45Y150        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.075     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y143        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.238     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y142        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.074     3.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.442     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.601ns  (logic 0.728ns (20.217%)  route 2.873ns (79.783%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDCE                         0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
    SLICE_X44Y156        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/Q
                         net (fo=4, routed)           0.473     0.587    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[2]
    SLICE_X44Y156        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     0.761 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          0.311     1.072    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X45Y154        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.263 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=37, routed)          0.334     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X45Y150        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.075     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y143        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.238     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y142        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.074     3.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.442     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.601ns  (logic 0.728ns (20.217%)  route 2.873ns (79.783%))
  Logic Levels:           6  (FDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDCE                         0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
    SLICE_X44Y156        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/Q
                         net (fo=4, routed)           0.473     0.587    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[2]
    SLICE_X44Y156        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     0.761 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          0.311     1.072    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X45Y154        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.263 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=37, routed)          0.334     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X45Y150        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.075     2.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X52Y143        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.135     2.847 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.238     3.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X52Y142        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.074     3.159 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.442     3.601    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.577ns  (logic 0.710ns (19.849%)  route 2.867ns (80.151%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDCE                         0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
    SLICE_X44Y156        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/Q
                         net (fo=4, routed)           0.473     0.587    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[2]
    SLICE_X44Y156        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     0.761 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          0.311     1.072    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X45Y154        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.263 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=37, routed)          0.334     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X45Y150        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.245     2.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X52Y143        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.191     3.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.504     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X53Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.577ns  (logic 0.710ns (19.849%)  route 2.867ns (80.151%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDCE                         0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
    SLICE_X44Y156        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/Q
                         net (fo=4, routed)           0.473     0.587    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[2]
    SLICE_X44Y156        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     0.761 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          0.311     1.072    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X45Y154        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.263 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=37, routed)          0.334     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X45Y150        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.245     2.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X52Y143        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.191     3.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.504     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X53Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.577ns  (logic 0.710ns (19.849%)  route 2.867ns (80.151%))
  Logic Levels:           5  (FDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDCE                         0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
    SLICE_X44Y156        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.114     0.114 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/Q
                         net (fo=4, routed)           0.473     0.587    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[2]
    SLICE_X44Y156        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.174     0.761 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          0.311     1.072    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SEL
    SLICE_X45Y154        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.191     1.263 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/shift_INST_0/O
                         net (fo=37, routed)          0.334     1.597    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_shift
    SLICE_X45Y150        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.637 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.245     2.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X52Y143        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.191     3.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.504     3.577    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X53Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y143        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
    SLICE_X53Y143        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/Q
                         net (fo=2, routed)           0.033     0.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
    SLICE_X53Y143        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT[5]_i_2/O
                         net (fo=1, routed)           0.012     0.109    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/p_0_in[5]
    SLICE_X53Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y147        FDSE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[5]/C
    SLICE_X45Y147        FDSE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[5]/Q
                         net (fo=2, routed)           0.033     0.082    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[5]
    SLICE_X45Y147        LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid[5]_i_1/O
                         net (fo=1, routed)           0.012     0.109    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[5]
    SLICE_X45Y147        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y146        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[13]/C
    SLICE_X46Y146        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[13]/Q
                         net (fo=2, routed)           0.035     0.084    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[13]
    SLICE_X46Y146        LUT4 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.015     0.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid[13]_i_1/O
                         net (fo=1, routed)           0.012     0.111    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[13]
    SLICE_X46Y146        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscanid_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.065ns (58.559%)  route 0.046ns (41.441%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y135        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
    SLICE_X66Y135        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/Q
                         net (fo=1, routed)           0.031     0.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[5]
    SLICE_X66Y135        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.016     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[4]_i_1/O
                         net (fo=1, routed)           0.015     0.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_11
    SLICE_X66Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.065ns (58.559%)  route 0.046ns (41.441%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y135        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/C
    SLICE_X67Y135        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[9]/Q
                         net (fo=1, routed)           0.031     0.080    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/Q[9]
    SLICE_X67Y135        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.016     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[8]_i_1/O
                         net (fo=1, routed)           0.015     0.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_7
    SLICE_X67Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y159        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[15]/C
    SLICE_X44Y159        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[15]/Q
                         net (fo=1, routed)           0.032     0.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid__0[15]
    SLICE_X44Y159        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[14]_i_1/O
                         net (fo=1, routed)           0.015     0.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[14]_i_1_n_0
    SLICE_X44Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.065ns (58.559%)  route 0.046ns (41.441%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y159        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[25]/C
    SLICE_X45Y159        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[25]/Q
                         net (fo=1, routed)           0.031     0.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid__0[25]
    SLICE_X45Y159        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.016     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[24]_i_1/O
                         net (fo=1, routed)           0.015     0.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[24]_i_1_n_0
    SLICE_X45Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y150        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/C
    SLICE_X44Y150        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/Q
                         net (fo=2, routed)           0.035     0.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]
    SLICE_X44Y150        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.015     0.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.012     0.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X44Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.064ns (57.658%)  route 0.047ns (42.342%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y153        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[25]/C
    SLICE_X46Y153        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[25]/Q
                         net (fo=3, routed)           0.035     0.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[25]
    SLICE_X46Y153        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.015     0.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[25]_i_1/O
                         net (fo=1, routed)           0.012     0.111    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[25]_i_1_n_0
    SLICE_X46Y153        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.111ns  (logic 0.063ns (56.757%)  route 0.048ns (43.243%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y132        FDRE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
    SLICE_X62Y132        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     0.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/Q
                         net (fo=1, routed)           0.034     0.082    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]
    SLICE_X62Y132        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.015     0.097 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0/O
                         net (fo=1, routed)           0.014     0.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[0]_i_1__0_n_0
    SLICE_X62Y132        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.566ns  (logic 0.298ns (19.029%)  route 1.268ns (80.971%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 0.648ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      3.200     3.200 f  
    GTHE3_COMMON_X0Y3                                 0.000     3.200 r  ethClkP (IN)
                         net (fo=0)                   0.000     3.200    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     3.563 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     3.645    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     3.960 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       2.921     6.881    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.994 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          1.834     8.828    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.911 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          2.263    11.174    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    11.288 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.068    11.356    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093    11.449 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           1.165    12.614    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X51Y143        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.205    12.819 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.035    12.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X51Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.175ns  (logic 0.440ns (37.447%)  route 0.735ns (62.553%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 0.648ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      3.200     3.200 f  
    GTHE3_COMMON_X0Y3                                 0.000     3.200 r  ethClkP (IN)
                         net (fo=0)                   0.000     3.200    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     3.563 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     3.645    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     3.960 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       2.921     6.881    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.994 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          1.834     8.828    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.911 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          2.263    11.174    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    11.288 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.068    11.356    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093    11.449 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.349    11.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174    11.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.292    12.264    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y151        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.173    12.437 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.026    12.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X44Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.135ns  (logic 0.473ns (41.674%)  route 0.662ns (58.326%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 0.648ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      3.200     3.200 f  
    GTHE3_COMMON_X0Y3                                 0.000     3.200 r  ethClkP (IN)
                         net (fo=0)                   0.000     3.200    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     3.563 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     3.645    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     3.960 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       2.921     6.881    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.994 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          1.834     8.828    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.911 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          2.263    11.174    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    11.288 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.068    11.356    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093    11.449 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.349    11.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174    11.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.210    12.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y152        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.206    12.388 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.035    12.423    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X44Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.109ns  (logic 0.455ns (41.028%)  route 0.654ns (58.972%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 0.648ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      3.200     3.200 f  
    GTHE3_COMMON_X0Y3                                 0.000     3.200 r  ethClkP (IN)
                         net (fo=0)                   0.000     3.200    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     3.563 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     3.645    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     3.960 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       2.921     6.881    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.994 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          1.834     8.828    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.911 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          2.263    11.174    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    11.288 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.068    11.356    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093    11.449 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.349    11.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174    11.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.210    12.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y152        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    12.370 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.027    12.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X44Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.094ns  (logic 0.394ns (36.015%)  route 0.700ns (63.985%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 0.648ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      3.200     3.200 f  
    GTHE3_COMMON_X0Y3                                 0.000     3.200 r  ethClkP (IN)
                         net (fo=0)                   0.000     3.200    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     3.563 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     3.645    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     3.960 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       2.921     6.881    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.994 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          1.834     8.828    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.911 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          2.263    11.174    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    11.288 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.068    11.356    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093    11.449 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.350    11.799    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y151        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115    11.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.133    12.047    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X44Y151        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.071    12.118 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.120    12.238    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X44Y151        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.115    12.353 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.029    12.382    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X44Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.081ns  (logic 0.455ns (42.091%)  route 0.626ns (57.909%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 0.648ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      3.200     3.200 f  
    GTHE3_COMMON_X0Y3                                 0.000     3.200 r  ethClkP (IN)
                         net (fo=0)                   0.000     3.200    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     3.563 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     3.645    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     3.960 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       2.921     6.881    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.994 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          1.834     8.828    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.911 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          2.263    11.174    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    11.288 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.068    11.356    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093    11.449 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.349    11.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174    11.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.182    12.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y150        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.188    12.342 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.027    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X44Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.081ns  (logic 0.456ns (42.183%)  route 0.625ns (57.817%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 0.648ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      3.200     3.200 f  
    GTHE3_COMMON_X0Y3                                 0.000     3.200 r  ethClkP (IN)
                         net (fo=0)                   0.000     3.200    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     3.563 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     3.645    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     3.960 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       2.921     6.881    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.994 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          1.834     8.828    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.911 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          2.263    11.174    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    11.288 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.068    11.356    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093    11.449 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.349    11.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174    11.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.182    12.154    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y150        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.189    12.343 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.026    12.369    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X44Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.939ns  (logic 0.339ns (36.102%)  route 0.600ns (63.898%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 0.648ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      3.200     3.200 f  
    GTHE3_COMMON_X0Y3                                 0.000     3.200 r  ethClkP (IN)
                         net (fo=0)                   0.000     3.200    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     3.563 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     3.645    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     3.960 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       2.921     6.881    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.994 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          1.834     8.828    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.911 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          2.263    11.174    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    11.288 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.068    11.356    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093    11.449 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.349    11.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174    11.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.161    12.133    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y150        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.072    12.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.022    12.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X44Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.935ns  (logic 0.336ns (35.936%)  route 0.599ns (64.064%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 0.648ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      3.200     3.200 f  
    GTHE3_COMMON_X0Y3                                 0.000     3.200 r  ethClkP (IN)
                         net (fo=0)                   0.000     3.200    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     3.563 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     3.645    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     3.960 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       2.921     6.881    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.994 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          1.834     8.828    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.911 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          2.263    11.174    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    11.288 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.068    11.356    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093    11.449 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.349    11.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.174    11.972 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.159    12.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y150        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.069    12.200 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.023    12.223    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X44Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.904ns  (logic 0.323ns (35.730%)  route 0.581ns (64.270%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.263ns (routing 0.648ns, distribution 1.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      3.200     3.200 f  
    GTHE3_COMMON_X0Y3                                 0.000     3.200 r  ethClkP (IN)
                         net (fo=0)                   0.000     3.200    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     3.563 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     3.645    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     3.960 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       2.921     6.881    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     6.994 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          1.834     8.828    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     8.911 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          2.263    11.174    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.114    11.288 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.068    11.356    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.093    11.449 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.350    11.799    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y151        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.115    11.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.136    12.050    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X44Y151        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.115    12.165 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.027    12.192    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X44Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.138ns (34.500%)  route 0.262ns (65.500%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.277ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       1.416     1.700    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.749 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          0.887     2.636    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.663 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          0.991     3.654    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.702 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.036     3.738    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     3.778 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.174     3.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y151        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.045     3.997 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.036     4.033    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X44Y151        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.053     4.086 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.016     4.102    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X44Y151        FDRE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.138ns (32.093%)  route 0.292ns (67.907%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.277ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       1.416     1.700    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.749 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          0.887     2.636    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.663 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          0.991     3.654    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.702 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.036     3.738    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     3.778 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.174     3.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y151        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045     3.997 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.067     4.064    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X44Y151        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.053     4.117 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.015     4.132    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X44Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.134ns (31.090%)  route 0.297ns (68.910%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.277ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       1.416     1.700    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.749 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          0.887     2.636    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.663 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          0.991     3.654    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.702 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.036     3.738    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     3.778 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.174     3.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.064     4.016 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.075     4.091    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y150        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.030     4.121 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.012     4.133    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X44Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.134ns (31.019%)  route 0.298ns (68.981%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.277ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       1.416     1.700    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.749 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          0.887     2.636    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.663 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          0.991     3.654    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.702 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.036     3.738    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     3.778 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.174     3.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.064     4.016 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.076     4.092    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y150        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.030     4.122 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.012     4.134    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X44Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.174ns (36.175%)  route 0.307ns (63.825%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.277ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       1.416     1.700    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.749 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          0.887     2.636    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.663 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          0.991     3.654    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.702 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.036     3.738    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     3.778 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.174     3.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.064     4.016 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.083     4.099    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y150        LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.070     4.169 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.014     4.183    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X44Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.174ns (35.950%)  route 0.310ns (64.050%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.277ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       1.416     1.700    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.749 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          0.887     2.636    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.663 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          0.991     3.654    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.702 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.036     3.738    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     3.778 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.174     3.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.064     4.016 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.084     4.100    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y150        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     4.170 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     4.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X44Y150        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.174ns (34.800%)  route 0.326ns (65.200%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.277ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       1.416     1.700    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.749 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          0.887     2.636    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.663 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          0.991     3.654    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.702 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.036     3.738    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     3.778 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.174     3.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.064     4.016 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.100     4.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y152        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.070     4.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.016     4.202    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X44Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.185ns (36.489%)  route 0.322ns (63.511%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.277ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       1.416     1.700    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.749 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          0.887     2.636    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.663 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          0.991     3.654    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.702 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.036     3.738    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     3.778 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.174     3.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y152        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.064     4.016 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.100     4.116    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X44Y152        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.081     4.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.012     4.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X44Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.160ns (31.496%)  route 0.348ns (68.504%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.277ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       1.416     1.700    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.749 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          0.887     2.636    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.663 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          0.991     3.654    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.702 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.036     3.738    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     3.778 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.174     3.952    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_update
    SLICE_X44Y151        LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.045     3.997 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.062     4.059    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[2]_i_3_n_0
    SLICE_X44Y151        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.030     4.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.060     4.149    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X44Y151        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.045     4.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.016     4.210    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X44Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.756ns  (logic 0.122ns (16.138%)  route 0.634ns (83.862%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.991ns (routing 0.277ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                      0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
                         net (fo=36736, routed)       1.416     1.700    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X9Y248         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     1.749 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tck]/Q
                         net (fo=10, routed)          0.887     2.636    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/tap_tck
    BUFGCE_X0Y48         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     2.663 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
    X0Y3 (CLOCK_ROOT)    net (fo=60, routed)          0.991     3.654    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg_0
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y154        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.048     3.702 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.036     3.738    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O
    SLICE_X45Y154        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.040     3.778 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/update_INST_0/O
                         net (fo=4, routed)           0.587     4.365    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X51Y143        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.082     4.447 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.011     4.458    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X51Y143        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ethClkP
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            i2cRstL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.621ns  (logic 1.349ns (17.701%)  route 6.272ns (82.299%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         3.741     7.348    U_Core/rstOut_bufg_place_replica
    SLICE_X49Y106        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     7.388 r  U_Core/i2cRstL_INST_0/O
                         net (fo=2, routed)           2.531     9.919    led_OBUF[3]
    AP10                 OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.195    11.114 r  i2cRstL_OBUF_inst/O
                         net (fo=0)                   0.000    11.114    i2cRstL
    AP10                                                              r  i2cRstL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.520ns  (logic 1.365ns (20.937%)  route 5.155ns (79.063%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.733ns (routing 1.270ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.733     3.493    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X48Y198        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y198        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.114     3.607 f  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_replica/Q
                         net (fo=698, routed)         3.741     7.348    U_Core/rstOut_bufg_place_replica
    SLICE_X49Y106        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     7.388 r  U_Core/i2cRstL_INST_0/O
                         net (fo=2, routed)           1.414     8.802    led_OBUF[3]
    P21                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211    10.014 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.014    led[3]
    P21                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_REAL.GEN_SFP[3].U_I2C/U_I2cRegMaster/i2cMaster_1/byte_ctrl/bit_ctrl/iscl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            i2cScl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.093ns  (logic 1.658ns (27.209%)  route 4.435ns (72.791%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.053ns (routing 1.270ns, distribution 1.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.053     3.813    U_Core/GEN_REAL.GEN_SFP[3].U_I2C/U_I2cRegMaster/i2cMaster_1/byte_ctrl/bit_ctrl/clk
    SLICE_X70Y165        FDRE                                         r  U_Core/GEN_REAL.GEN_SFP[3].U_I2C/U_I2cRegMaster/i2cMaster_1/byte_ctrl/bit_ctrl/iscl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y165        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114     3.927 r  U_Core/GEN_REAL.GEN_SFP[3].U_I2C/U_I2cRegMaster/i2cMaster_1/byte_ctrl/bit_ctrl/iscl_oen_reg/Q
                         net (fo=3, routed)           0.608     4.535    U_Core/p_2_in
    SLICE_X58Y161        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.191     4.726 r  U_Core/GEN_REAL.IOBUF_SCL_i_6/O
                         net (fo=1, routed)           0.310     5.036    U_Core/GEN_REAL.IOBUF_SCL_i_6_n_0
    SLICE_X55Y160        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.120     5.156 r  U_Core/GEN_REAL.IOBUF_SCL_i_2/O
                         net (fo=2, routed)           3.517     8.673    U_Core/GEN_REAL.IOBUF_SCL/T
    J24                  OBUFT (TriStatD_OUTBUF_HRIO_T_O)
                                                      1.233     9.906 r  U_Core/GEN_REAL.IOBUF_SCL/OBUFT/O
                         net (fo=1, unset)            0.000     9.906    i2cScl
    J24                                                               r  i2cScl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_REAL.GEN_SFP[3].U_I2C/U_I2cRegMaster/i2cMaster_1/byte_ctrl/bit_ctrl/isda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            i2cSda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.423ns  (logic 1.732ns (31.933%)  route 3.691ns (68.067%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.053ns (routing 1.270ns, distribution 1.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.053     3.813    U_Core/GEN_REAL.GEN_SFP[3].U_I2C/U_I2cRegMaster/i2cMaster_1/byte_ctrl/bit_ctrl/clk
    SLICE_X70Y165        FDRE                                         r  U_Core/GEN_REAL.GEN_SFP[3].U_I2C/U_I2cRegMaster/i2cMaster_1/byte_ctrl/bit_ctrl/isda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y165        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.113     3.926 r  U_Core/GEN_REAL.GEN_SFP[3].U_I2C/U_I2cRegMaster/i2cMaster_1/byte_ctrl/bit_ctrl/isda_oen_reg/Q
                         net (fo=3, routed)           0.863     4.789    U_Core/p_5_in
    SLICE_X58Y161        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.193     4.982 r  U_Core/GEN_REAL.IOBUF_SDA_i_2/O
                         net (fo=1, routed)           0.256     5.238    U_Core/GEN_REAL.IOBUF_SDA_i_2_n_0
    SLICE_X55Y160        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.193     5.431 r  U_Core/GEN_REAL.IOBUF_SDA_i_1/O
                         net (fo=2, routed)           2.572     8.003    U_Core/GEN_REAL.IOBUF_SDA/T
    J25                  OBUFT (TriStatD_OUTBUF_HRIO_T_O)
                                                      1.233     9.236 r  U_Core/GEN_REAL.IOBUF_SDA/OBUFT/O
                         net (fo=1, unset)            0.000     9.236    i2cSda
    J25                                                               r  i2cSda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_REAL.GEN_VEC[1].U_BootProm/AxiMicronN25QReg_Inst/r_reg[csL]/C
                            (rising edge-triggered cell FDSE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            flashCsL
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.234ns  (logic 1.373ns (32.425%)  route 2.861ns (67.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.100ns (routing 1.270ns, distribution 1.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.100     3.860    U_Core/GEN_REAL.GEN_VEC[1].U_BootProm/AxiMicronN25QReg_Inst/axiClk
    SLICE_X67Y183        FDSE                                         r  U_Core/GEN_REAL.GEN_VEC[1].U_BootProm/AxiMicronN25QReg_Inst/r_reg[csL]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y183        FDSE (Prop_HFF2_SLICEM_C_Q)
                                                      0.117     3.977 r  U_Core/GEN_REAL.GEN_VEC[1].U_BootProm/AxiMicronN25QReg_Inst/r_reg[csL]/Q
                         net (fo=1, routed)           2.861     6.838    flashCsL_OBUF
    G26                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.256     8.094 r  flashCsL_OBUF_inst/O
                         net (fo=0)                   0.000     8.094    flashCsL
    G26                                                               r  flashCsL (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_REAL.GEN_VEC[1].U_BootProm/AxiMicronN25QReg_Inst/r_reg[mosi]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            flashMosi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.806ns  (logic 1.324ns (34.787%)  route 2.482ns (65.213%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.081ns (routing 1.270ns, distribution 1.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       3.081     3.841    U_Core/GEN_REAL.GEN_VEC[1].U_BootProm/AxiMicronN25QReg_Inst/axiClk
    SLICE_X71Y183        FDRE                                         r  U_Core/GEN_REAL.GEN_VEC[1].U_BootProm/AxiMicronN25QReg_Inst/r_reg[mosi]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y183        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.113     3.954 r  U_Core/GEN_REAL.GEN_VEC[1].U_BootProm/AxiMicronN25QReg_Inst/r_reg[mosi]/Q
                         net (fo=1, routed)           2.482     6.436    flashMosi_OBUF
    M20                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     7.647 r  flashMosi_OBUF_inst/O
                         net (fo=0)                   0.000     7.647    flashMosi
    M20                                                               r  flashMosi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/rssiConnected_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.756ns  (logic 1.344ns (35.789%)  route 2.412ns (64.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.952ns (routing 1.270ns, distribution 1.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.952     3.712    U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/clk_i
    SLICE_X49Y162        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/rssiConnected_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y162        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.826 r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[0].U_RssiServer/rssiConnected_o_reg_lopt_replica/Q
                         net (fo=1, routed)           2.412     6.238    lopt
    H23                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.230     7.469 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.469    led[1]
    H23                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/rssiConnected_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.723ns  (logic 1.327ns (35.642%)  route 2.396ns (64.358%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.984ns (routing 1.270ns, distribution 1.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.984     3.744    U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/clk_i
    SLICE_X49Y208        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/rssiConnected_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y208        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.860 r  U_Core/GEN_ETH.U_Rudp/GEN_VEC[1].U_RssiServer/rssiConnected_o_reg_lopt_replica/Q
                         net (fo=1, routed)           2.396     6.256    lopt_1
    P20                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.211     7.467 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.467    led[2]
    P20                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.439ns  (logic 1.332ns (38.726%)  route 2.107ns (61.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.958ns (routing 1.270ns, distribution 1.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.958     3.718    U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/clk
    SLICE_X49Y175        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y175        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     3.832 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/PwrUpRst_Inst/rst_reg_lopt_replica/Q
                         net (fo=1, routed)           2.107     5.939    lopt_2
    N22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.218     7.157 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.157    led[4]
    N22                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.388ns  (logic 0.117ns (3.453%)  route 3.271ns (96.547%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.928ns (routing 1.270ns, distribution 1.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.363     0.363 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.082     0.445    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.760 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.928     3.688    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X11Y252        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y252        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.117     3.805 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/Q
                         net (fo=7, routed)           3.271     7.076    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X52Y144        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.035ns  (logic 0.095ns (9.179%)  route 0.940ns (90.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.677ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.414     1.698    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X11Y252        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y252        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.747 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/Q
                         net (fo=7, routed)           0.925     2.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdi
    SLICE_X43Y159        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.046     2.718 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.015     2.733    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X43Y159        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.069ns  (logic 0.049ns (4.584%)  route 1.020ns (95.416%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.677ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.414     1.698    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X11Y252        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y252        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.747 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/Q
                         net (fo=7, routed)           1.020     2.767    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/tap_tdi
    SLICE_X43Y159        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_ID/sh_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.103ns  (logic 0.094ns (8.522%)  route 1.009ns (91.478%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.677ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.414     1.698    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X11Y252        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y252        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.747 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/Q
                         net (fo=7, routed)           0.995     2.742    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/tap_tdi
    SLICE_X44Y157        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.045     2.787 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2/O
                         net (fo=1, routed)           0.014     2.801    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2_n_0
    SLICE_X44Y157        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/U_Heartbeat/r_reg[o]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.133ns  (logic 0.616ns (54.375%)  route 0.517ns (45.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.677ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.405     1.689    U_Core/U_Heartbeat/clk
    SLICE_X49Y107        FDRE                                         r  U_Core/U_Heartbeat/r_reg[o]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.738 r  U_Core/U_Heartbeat/r_reg[o]/Q
                         net (fo=2, routed)           0.517     2.255    led_OBUF[5]
    M22                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.567     2.822 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.822    led[5]
    M22                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tms][0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.203ns  (logic 0.119ns (9.892%)  route 1.084ns (90.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.677ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.405     1.689    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X14Y251        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tms][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y251        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.738 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tms][0]/Q
                         net (fo=4, routed)           1.068     2.806    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tms
    SLICE_X43Y155        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.070     2.876 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[1]_i_1/O
                         net (fo=1, routed)           0.016     2.892    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[1]
    SLICE_X43Y155        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tms][0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.209ns  (logic 0.130ns (10.753%)  route 1.079ns (89.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.677ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.405     1.689    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X14Y251        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tms][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y251        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.738 f  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tms][0]/Q
                         net (fo=4, routed)           1.068     2.806    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tms
    SLICE_X43Y155        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.081     2.887 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[3]_i_1/O
                         net (fo=1, routed)           0.011     2.898    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[3]
    SLICE_X43Y155        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tms][0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.211ns  (logic 0.121ns (9.992%)  route 1.090ns (90.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.677ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.405     1.689    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X14Y251        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tms][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y251        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.738 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tms][0]/Q
                         net (fo=4, routed)           1.074     2.812    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tms
    SLICE_X43Y155        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.072     2.884 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[0]_i_1/O
                         net (fo=1, routed)           0.016     2.900    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[0]
    SLICE_X43Y155        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.202ns  (logic 0.120ns (9.983%)  route 1.082ns (90.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.677ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.414     1.698    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X11Y252        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y252        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.747 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/Q
                         net (fo=7, routed)           1.070     2.817    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/s_bscan_tdi
    SLICE_X44Y155        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.071     2.888 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.012     2.900    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X44Y155        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_EXT_BSCAN_WITH_CORE.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tms][0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.217ns  (logic 0.131ns (10.764%)  route 1.086ns (89.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.405ns (routing 0.677ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.405     1.689    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X14Y251        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tms][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y251        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     1.738 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tms][0]/Q
                         net (fo=4, routed)           1.074     2.812    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tms
    SLICE_X43Y155        LUT4 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.082     2.894 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state[2]_i_1/O
                         net (fo=1, routed)           0.012     2.906    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/next_state__0[2]
    SLICE_X43Y155        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/C
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.284ns  (logic 0.130ns (10.125%)  route 1.154ns (89.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.414ns (routing 0.677ns, distribution 0.737ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.166     0.166 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.018     0.184    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.284 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.414     1.698    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/clk
    SLICE_X11Y252        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y252        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.049     1.747 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_AXIS_JTAG/U_JTAG/U_Jtag/r_reg[tdi][0]/Q
                         net (fo=7, routed)           1.040     2.787    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/tap_tdi
    SLICE_X44Y156        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.081     2.868 r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/sh_reg[0]_i_1/O
                         net (fo=1, routed)           0.114     2.982    U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]_0
    SLICE_X44Y157        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_XVC/U_XvcServer/U_AxisJtagDebugBridge/U_JTAG_BSCAN/U0/bsip/U0/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_BYPASS/sh_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txClockGt
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.113ns  (logic 1.484ns (24.275%)  route 4.629ns (75.725%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.414ns, distribution 1.509ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.082     0.082    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.315     0.397 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.923     2.320    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/coreclk
    SLICE_X93Y202        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y202        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.114     2.434 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/rxusrclk2_coreclk_resyncs_i/resynch[0].synch_inst/q_reg/Q
                         net (fo=4, routed)           1.312     3.746    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/status[core_status][0]
    SLICE_X63Y201        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     3.862 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/phyReady_INST_0/O
                         net (fo=2, routed)           3.317     7.179    led_OBUF[0]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      1.254     8.433 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.433    led[0]
    AP8                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pcs_loopback]/C
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 0.702ns (27.845%)  route 1.819ns (72.155%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.887ns (routing 0.219ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.018     0.018    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.100     0.118 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       0.887     1.005    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/clk
    SLICE_X61Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pcs_loopback]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y211        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.048     1.053 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/GEN_REG.r_reg[config][pcs_loopback]/Q
                         net (fo=77, routed)          0.241     1.294    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/config[pcs_loopback]
    SLICE_X63Y201        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.052     1.346 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/phyReady_INST_0/O
                         net (fo=2, routed)           1.578     2.924    led_OBUF[0]
    AP8                  OBUF (Prop_OUTBUF_HRIO_I_O)
                                                      0.602     3.526 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.526    led[0]
    AP8                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ethClkP

Max Delay           488 Endpoints
Min Delay           488 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][10]/CE
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 0.597ns (8.237%)  route 6.651ns (91.763%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.453ns (routing 1.159ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                         net (fo=7, routed)           5.360     5.360    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/localMac[38]
    SLICE_X38Y291        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     5.537 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16/O
                         net (fo=1, routed)           0.000     5.537    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16_n_0
    SLICE_X38Y291        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.264     5.801 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][127]_i_4/CO[7]
                         net (fo=1, routed)           0.237     6.038    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/eqOp
    SLICE_X39Y291        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.154 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_2/O
                         net (fo=4, routed)           0.245     6.399    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[arpSel]0
    SLICE_X36Y291        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     6.439 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_1/O
                         net (fo=162, routed)         0.809     7.248    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/v[ibArpMaster][tLast]8_out
    SLICE_X43Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.453     2.991    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/clk
    SLICE_X43Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][10]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][73]/CE
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.248ns  (logic 0.597ns (8.237%)  route 6.651ns (91.763%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.453ns (routing 1.159ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                         net (fo=7, routed)           5.360     5.360    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/localMac[38]
    SLICE_X38Y291        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     5.537 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16/O
                         net (fo=1, routed)           0.000     5.537    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16_n_0
    SLICE_X38Y291        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.264     5.801 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][127]_i_4/CO[7]
                         net (fo=1, routed)           0.237     6.038    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/eqOp
    SLICE_X39Y291        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.154 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_2/O
                         net (fo=4, routed)           0.245     6.399    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[arpSel]0
    SLICE_X36Y291        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     6.439 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_1/O
                         net (fo=162, routed)         0.809     7.248    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/v[ibArpMaster][tLast]8_out
    SLICE_X43Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][73]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.453     2.991    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/clk
    SLICE_X43Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][73]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][102]/CE
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.235ns  (logic 0.597ns (8.252%)  route 6.638ns (91.748%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.454ns (routing 1.159ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                         net (fo=7, routed)           5.360     5.360    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/localMac[38]
    SLICE_X38Y291        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     5.537 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16/O
                         net (fo=1, routed)           0.000     5.537    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16_n_0
    SLICE_X38Y291        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.264     5.801 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][127]_i_4/CO[7]
                         net (fo=1, routed)           0.237     6.038    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/eqOp
    SLICE_X39Y291        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.154 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_2/O
                         net (fo=4, routed)           0.245     6.399    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[arpSel]0
    SLICE_X36Y291        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     6.439 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_1/O
                         net (fo=162, routed)         0.796     7.235    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/v[ibArpMaster][tLast]8_out
    SLICE_X46Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.454     2.992    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/clk
    SLICE_X46Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][102]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][105]/CE
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.235ns  (logic 0.597ns (8.252%)  route 6.638ns (91.748%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.454ns (routing 1.159ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                         net (fo=7, routed)           5.360     5.360    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/localMac[38]
    SLICE_X38Y291        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     5.537 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16/O
                         net (fo=1, routed)           0.000     5.537    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16_n_0
    SLICE_X38Y291        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.264     5.801 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][127]_i_4/CO[7]
                         net (fo=1, routed)           0.237     6.038    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/eqOp
    SLICE_X39Y291        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.154 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_2/O
                         net (fo=4, routed)           0.245     6.399    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[arpSel]0
    SLICE_X36Y291        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     6.439 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_1/O
                         net (fo=162, routed)         0.796     7.235    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/v[ibArpMaster][tLast]8_out
    SLICE_X46Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][105]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.454     2.992    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/clk
    SLICE_X46Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][105]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][53]/CE
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.235ns  (logic 0.597ns (8.252%)  route 6.638ns (91.748%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.454ns (routing 1.159ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                         net (fo=7, routed)           5.360     5.360    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/localMac[38]
    SLICE_X38Y291        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     5.537 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16/O
                         net (fo=1, routed)           0.000     5.537    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16_n_0
    SLICE_X38Y291        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.264     5.801 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][127]_i_4/CO[7]
                         net (fo=1, routed)           0.237     6.038    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/eqOp
    SLICE_X39Y291        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.154 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_2/O
                         net (fo=4, routed)           0.245     6.399    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[arpSel]0
    SLICE_X36Y291        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     6.439 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_1/O
                         net (fo=162, routed)         0.796     7.235    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/v[ibArpMaster][tLast]8_out
    SLICE_X46Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.454     2.992    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/clk
    SLICE_X46Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][53]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][9]/CE
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.235ns  (logic 0.597ns (8.252%)  route 6.638ns (91.748%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.454ns (routing 1.159ns, distribution 1.295ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                         net (fo=7, routed)           5.360     5.360    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/localMac[38]
    SLICE_X38Y291        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     5.537 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16/O
                         net (fo=1, routed)           0.000     5.537    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16_n_0
    SLICE_X38Y291        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.264     5.801 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][127]_i_4/CO[7]
                         net (fo=1, routed)           0.237     6.038    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/eqOp
    SLICE_X39Y291        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.154 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_2/O
                         net (fo=4, routed)           0.245     6.399    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[arpSel]0
    SLICE_X36Y291        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     6.439 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_1/O
                         net (fo=162, routed)         0.796     7.235    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/v[ibArpMaster][tLast]8_out
    SLICE_X46Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.454     2.992    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/clk
    SLICE_X46Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][9]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibIpv4Master][tData][102]/CE
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.230ns  (logic 0.632ns (8.741%)  route 6.598ns (91.259%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.486ns (routing 1.159ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                         net (fo=7, routed)           5.360     5.360    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/localMac[38]
    SLICE_X38Y291        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     5.537 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16/O
                         net (fo=1, routed)           0.000     5.537    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16_n_0
    SLICE_X38Y291        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.264     5.801 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][127]_i_4/CO[7]
                         net (fo=1, routed)           0.237     6.038    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/eqOp
    SLICE_X39Y291        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.154 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_2/O
                         net (fo=4, routed)           0.248     6.402    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[arpSel]0
    SLICE_X36Y291        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     6.477 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibIpv4Master][tData][127]_i_1/O
                         net (fo=162, routed)         0.753     7.230    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/v[ibIpv4Master][tData]
    SLICE_X31Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibIpv4Master][tData][102]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.486     3.024    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/clk
    SLICE_X31Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibIpv4Master][tData][102]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibIpv4Master][tData][103]/CE
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.230ns  (logic 0.632ns (8.741%)  route 6.598ns (91.259%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.486ns (routing 1.159ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                         net (fo=7, routed)           5.360     5.360    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/localMac[38]
    SLICE_X38Y291        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     5.537 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16/O
                         net (fo=1, routed)           0.000     5.537    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16_n_0
    SLICE_X38Y291        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.264     5.801 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][127]_i_4/CO[7]
                         net (fo=1, routed)           0.237     6.038    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/eqOp
    SLICE_X39Y291        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.154 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_2/O
                         net (fo=4, routed)           0.248     6.402    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[arpSel]0
    SLICE_X36Y291        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     6.477 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibIpv4Master][tData][127]_i_1/O
                         net (fo=162, routed)         0.753     7.230    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/v[ibIpv4Master][tData]
    SLICE_X31Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibIpv4Master][tData][103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.486     3.024    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/clk
    SLICE_X31Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibIpv4Master][tData][103]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibIpv4Master][tData][104]/CE
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.230ns  (logic 0.632ns (8.741%)  route 6.598ns (91.259%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.486ns (routing 1.159ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                         net (fo=7, routed)           5.360     5.360    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/localMac[38]
    SLICE_X38Y291        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     5.537 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16/O
                         net (fo=1, routed)           0.000     5.537    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16_n_0
    SLICE_X38Y291        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.264     5.801 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][127]_i_4/CO[7]
                         net (fo=1, routed)           0.237     6.038    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/eqOp
    SLICE_X39Y291        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.154 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_2/O
                         net (fo=4, routed)           0.248     6.402    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[arpSel]0
    SLICE_X36Y291        LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.075     6.477 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibIpv4Master][tData][127]_i_1/O
                         net (fo=162, routed)         0.753     7.230    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/v[ibIpv4Master][tData]
    SLICE_X31Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibIpv4Master][tData][104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.486     3.024    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/clk
    SLICE_X31Y283        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibIpv4Master][tData][104]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][108]/CE
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.221ns  (logic 0.597ns (8.268%)  route 6.624ns (91.732%))
  Logic Levels:           4  (CARRY8=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.455ns (routing 1.159ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[22]
                         net (fo=7, routed)           5.360     5.360    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/localMac[38]
    SLICE_X38Y291        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.177     5.537 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16/O
                         net (fo=1, routed)           0.000     5.537    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_16_n_0
    SLICE_X38Y291        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.264     5.801 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][127]_i_4/CO[7]
                         net (fo=1, routed)           0.237     6.038    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/eqOp
    SLICE_X39Y291        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     6.154 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_2/O
                         net (fo=4, routed)           0.245     6.399    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[arpSel]0
    SLICE_X36Y291        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.040     6.439 r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r[ibArpMaster][tData][127]_i_1/O
                         net (fo=162, routed)         0.782     7.221    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/v[ibArpMaster][tLast]8_out
    SLICE_X46Y284        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.209     0.209 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.046     0.255    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.538 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       2.455     2.993    U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/clk
    SLICE_X46Y284        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_UDP/IpV4Engine_Inst/U_EthFrameDeMux/r_reg[ibArpMaster][tData][108]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.140ns  (logic 0.048ns (34.286%)  route 0.092ns (65.714%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.668ns (routing 0.762ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X70Y136        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.048     0.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.092     0.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X70Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.668     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.677ns (routing 0.762ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X70Y136        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.128     0.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X70Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.677     2.095    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.177ns  (logic 0.049ns (27.684%)  route 0.128ns (72.316%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.674ns (routing 0.762ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X71Y137        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.128     0.177    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X70Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.674     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.049ns (27.072%)  route 0.132ns (72.928%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.693ns (routing 0.762ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X68Y132        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.132     0.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X68Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.693     2.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.191ns  (logic 0.049ns (25.654%)  route 0.142ns (74.346%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.668ns (routing 0.762ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y136        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X70Y136        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.142     0.191    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X70Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.668     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X70Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.048ns (20.084%)  route 0.191ns (79.916%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.674ns (routing 0.762ns, distribution 0.912ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X69Y133        FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.048     0.048 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.191     0.239    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X69Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.674     2.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.049ns (20.165%)  route 0.194ns (79.835%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.668ns (routing 0.762ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y132        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X68Y132        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.194     0.243    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X68Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.668     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y132        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.049ns (17.314%)  route 0.234ns (82.686%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.696ns (routing 0.762ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y133        FDCE                         0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X69Y133        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     0.049 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.234     0.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X68Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.696     2.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y128        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/ICAPE3_Inst/AVAIL
                            (internal pin)
  Destination:            U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/r_reg[csl]/D
                            (rising edge-triggered cell FDRE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.031ns (8.158%)  route 0.349ns (91.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.729ns (routing 0.762ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3                       0.000     0.000 f  U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/ICAPE3_Inst/AVAIL
                         net (fo=9, routed)           0.333     0.333    U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/rdy
    SLICE_X81Y132        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.031     0.364 r  U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/r[csl]_i_1/O
                         net (fo=1, routed)           0.016     0.380    U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/r[csl]_i_1_n_0
    SLICE_X81Y132        FDRE                                         r  U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/r_reg[csl]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.729     2.147    U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/slowClk
    SLICE_X81Y132        FDRE                                         r  U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/r_reg[csl]/C

Slack:                    inf
  Source:                 U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/ICAPE3_Inst/AVAIL
                            (internal pin)
  Destination:            U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/r_reg[rdy]/D
                            (rising edge-triggered cell FDSE clocked by ethClkP  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.000ns (0.000%)  route 0.425ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.727ns (routing 0.762ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     ICAPE3                       0.000     0.000 r  U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/ICAPE3_Inst/AVAIL
                         net (fo=9, routed)           0.425     0.425    U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/rdy
    SLICE_X81Y132        FDSE                                         r  U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/r_reg[rdy]/D
  -------------------------------------------------------------------    -------------------

                         (clock ethClkP rise edge)    0.000     0.000 r  
    GTHE3_COMMON_X0Y3                                 0.000     0.000 r  ethClkP (IN)
                         net (fo=0)                   0.000     0.000    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/gtClkP
    GTHE3_COMMON_X0Y3    IBUFDS_GTE3 (Prop_IBUFDS0_GTE3_GTHE3_COMMON_I_ODIV2)
                                                      0.253     0.253 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/IBUFDS_GTE3_Inst/ODIV2
                         net (fo=2, routed)           0.035     0.288    U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/refClkCopy
    BUFG_GT_X0Y94        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.418 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/BUFG_GT_Inst/O
    X1Y2 (CLOCK_ROOT)    net (fo=36736, routed)       1.727     2.145    U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/slowClk
    SLICE_X81Y132        FDSE                                         r  U_Core/U_AxiVersion/GEN_ICAP.Iprog_1/GEN_ULTRA_SCALE.IprogUltraScale_Inst/r_reg[rdy]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  txClockGt

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/statusReg_reg[qplllock]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.983ns  (logic 0.000ns (0.000%)  route 2.983ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.752ns (routing 0.372ns, distribution 1.380ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          2.983     2.983    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/qplllock
    SLICE_X72Y217        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/statusReg_reg[qplllock]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.752     2.081    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst_n_1
    SLICE_X72Y217        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/statusReg_reg[qplllock]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 0.000ns (0.000%)  route 2.797ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.742ns (routing 0.372ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          2.797     2.797    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/rst
    SLICE_X73Y211        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.742     2.071    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/clk
    SLICE_X73Y211        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[1]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[2]/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 0.000ns (0.000%)  route 2.797ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.742ns (routing 0.372ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          2.797     2.797    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/rst
    SLICE_X73Y211        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.742     2.071    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/clk
    SLICE_X73Y211        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[2]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[3]/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 0.000ns (0.000%)  route 2.797ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.742ns (routing 0.372ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          2.797     2.797    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/rst
    SLICE_X73Y211        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.742     2.071    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/clk
    SLICE_X73Y211        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[3]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[4]/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 0.000ns (0.000%)  route 2.797ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.742ns (routing 0.372ns, distribution 1.370ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          2.797     2.797    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/rst
    SLICE_X73Y211        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.742     2.071    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/clk
    SLICE_X73Y211        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[4]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/CLR
                            (recovery check against rising-edge clock txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.787ns  (logic 0.000ns (0.000%)  route 2.787ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.740ns (routing 0.372ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE3_COMMON_X0Y2    GTHE3_COMMON                 0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/TenGigEthGthUltraScaleClk_Inst/GthUltraScaleQuadPll_Inst/GTHE3_COMMON_Inst/QPLL0LOCK
                         net (fo=23, routed)          2.787     2.787    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/rst
    SLICE_X73Y211        FDCE                                         f  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.740     2.069    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/clk
    SLICE_X73Y211        FDCE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/Synchronizer_1/GEN.ASYNC_RST.crossDomainSyncReg_reg[0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[30]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[46][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.496ns  (logic 0.000ns (0.000%)  route 2.496ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.792ns (routing 0.372ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[30]
                         net (fo=7, routed)           2.496     2.496    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[46]
    SLICE_X63Y223        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[46][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.792     2.121    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X63Y223        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[46][0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[17]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[33][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.395ns  (logic 0.000ns (0.000%)  route 2.395ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.781ns (routing 0.372ns, distribution 1.409ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[17]
                         net (fo=7, routed)           2.395     2.395    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[33]
    SLICE_X64Y214        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[33][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.781     2.110    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X64Y214        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[33][0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[21]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[37][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.338ns  (logic 0.000ns (0.000%)  route 2.338ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.784ns (routing 0.372ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[21]
                         net (fo=7, routed)           2.338     2.338    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[37]
    SLICE_X63Y215        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[37][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.784     2.113    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X63Y215        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[37][0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[27]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[43][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.332ns  (logic 0.000ns (0.000%)  route 2.332ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.784ns (routing 0.372ns, distribution 1.412ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[27]
                         net (fo=7, routed)           2.332     2.332    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[43]
    SLICE_X61Y217        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[43][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.046     0.046    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.283     0.329 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.784     2.113    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X61Y217        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[43][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[13]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[29][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.000ns (0.000%)  route 1.017ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.063ns (routing 0.252ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[13]
                         net (fo=7, routed)           1.017     1.017    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[29]
    SLICE_X63Y208        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.063     1.228    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X63Y208        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[29][0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[31]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[47][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.000ns (0.000%)  route 1.062ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.053ns (routing 0.252ns, distribution 0.801ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[31]
                         net (fo=7, routed)           1.062     1.062    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[47]
    SLICE_X73Y224        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[47][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.053     1.218    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X73Y224        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[47][0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[10]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[26][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.000ns (0.000%)  route 1.088ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.063ns (routing 0.252ns, distribution 0.811ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[10]
                         net (fo=7, routed)           1.088     1.088    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[26]
    SLICE_X63Y208        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[26][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.063     1.228    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X63Y208        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[26][0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[11]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[27][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.091ns  (logic 0.000ns (0.000%)  route 1.091ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.071ns (routing 0.252ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[11]
                         net (fo=7, routed)           1.091     1.091    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[27]
    SLICE_X62Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.071     1.236    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X62Y211        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[27][0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[18]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[34][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.000ns (0.000%)  route 1.102ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.071ns (routing 0.252ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[18]
                         net (fo=7, routed)           1.102     1.102    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[34]
    SLICE_X64Y214        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[34][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.071     1.236    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X64Y214        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[34][0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[14]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[30][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.106ns  (logic 0.000ns (0.000%)  route 1.106ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.067ns (routing 0.252ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[14]
                         net (fo=7, routed)           1.106     1.106    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[30]
    SLICE_X63Y210        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.067     1.232    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X63Y210        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[30][0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[8]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[24][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.109ns  (logic 0.000ns (0.000%)  route 1.109ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.069ns (routing 0.252ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[8]
                         net (fo=7, routed)           1.109     1.109    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[24]
    SLICE_X62Y210        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[24][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.069     1.234    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X62Y210        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[24][0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[19]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[35][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.114ns  (logic 0.000ns (0.000%)  route 1.114ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.070ns (routing 0.252ns, distribution 0.818ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[19]
                         net (fo=7, routed)           1.114     1.114    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[35]
    SLICE_X63Y210        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[35][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.070     1.235    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X63Y210        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[35][0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[15]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[31][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.000ns (0.000%)  route 1.128ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.062ns (routing 0.252ns, distribution 0.810ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[15]
                         net (fo=7, routed)           1.128     1.128    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[31]
    SLICE_X61Y212        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.062     1.227    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X61Y212        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[31][0]/C

Slack:                    inf
  Source:                 U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[20]
                            (internal pin)
  Destination:            U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[36][0]/D
                            (rising edge-triggered cell FDRE clocked by txClockGt  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.000ns (0.000%)  route 1.131ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.076ns (routing 0.252ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     EFUSE_USR                    0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_EFuse/EFUSEUSR[20]
                         net (fo=7, routed)           1.131     1.131    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/dataIn[36]
    SLICE_X62Y215        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[36][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txClockGt rise edge)
                                                      0.000     0.000 r  
    GTHE3_CHANNEL_X0Y10  GTHE3_CHANNEL                0.000     0.000 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthGthUltraScaleCore/U0/TenGigEthGthUltraScale156p25MHzCore_gt_i/inst/gen_gtwizard_gthe3_top.TenGigEthGthUltraScale156p25MHzCore_gt_gtwizard_gthe3_inst/gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst/channel_inst/gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST/TXOUTCLK
                         net (fo=3, routed)           0.035     0.035    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/txClk322
    BUFG_GT_X0Y49        BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     0.165 r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthRst/CLK156_BUFG_GT/O
    X3Y2 (CLOCK_ROOT)    net (fo=13429, routed)       1.076     1.241    U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/clk
    SLICE_X62Y215        FDRE                                         r  U_Core/GEN_ETH.U_Rudp/U_10GigE/GEN_LANE[0].TenGigEthGthUltraScale_Inst/U_TenGigEthReg/Sync_Config/GEN.SYNC_RST.crossDomainSyncReg_reg[36][0]/C





