<stg><name>Crypto_Pipeline_VITIS_LOOP_180_12</name>


<trans_list>

<trans id="38" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:1 %zext_ln14_6_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %zext_ln14_6

]]></Node>
<StgValue><ssdm name="zext_ln14_6_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i13 0, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %VITIS_LOOP_181_13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
VITIS_LOOP_181_13:0 %i_3 = load i13 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_181_13:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_181_13:2 %icmp_ln180 = icmp_eq  i13 %i_3, i13 4096

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_181_13:3 %add_ln180 = add i13 %i_3, i13 1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_181_13:4 %br_ln180 = br i1 %icmp_ln180, void %VITIS_LOOP_181_13.split, void %sw.epilog.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_181_13.split:0 %i_10_cast = zext i13 %i_3

]]></Node>
<StgValue><ssdm name="i_10_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_181_13.split:1 %add_ln8 = add i13 %zext_ln14_6_read, i13 %i_3

]]></Node>
<StgValue><ssdm name="add_ln8"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_181_13.split:6 %DataTemp_addr = getelementptr i32 %DataTemp, i64 0, i64 %i_10_cast

]]></Node>
<StgValue><ssdm name="DataTemp_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_181_13.split:7 %DataTemp_load = load i12 %DataTemp_addr

]]></Node>
<StgValue><ssdm name="DataTemp_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_181_13.split:9 %store_ln180 = store i13 %add_ln180, i13 %i

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_181_13.split:7 %DataTemp_load = load i12 %DataTemp_addr

]]></Node>
<StgValue><ssdm name="DataTemp_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
sw.epilog.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="13">
<![CDATA[
VITIS_LOOP_181_13.split:2 %zext_ln8 = zext i13 %add_ln8

]]></Node>
<StgValue><ssdm name="zext_ln8"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_181_13.split:3 %data_ram_0_addr = getelementptr i32 %data_ram_0, i64 0, i64 %zext_ln8

]]></Node>
<StgValue><ssdm name="data_ram_0_addr"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_181_13.split:4 %speclooptripcount_ln180 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln180"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_181_13.split:5 %specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln180"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="32" op_1_bw="13">
<![CDATA[
VITIS_LOOP_181_13.split:8 %store_ln8 = store i32 %DataTemp_load, i13 %data_ram_0_addr

]]></Node>
<StgValue><ssdm name="store_ln8"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_181_13.split:10 %br_ln180 = br void %VITIS_LOOP_181_13

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="39" name="zext_ln14_6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln14_6"/></StgValue>
</port>
<port id="40" name="DataTemp" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="DataTemp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="41" name="data_ram_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_ram_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="i" fromId="42" toId="6">
</dataflow>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i13" to="zext_ln14_6_read" fromId="44" toId="7">
</dataflow>
<dataflow id="46" from="zext_ln14_6" to="zext_ln14_6_read" fromId="39" toId="7">
</dataflow>
<dataflow id="48" from="StgValue_47" to="store_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="49" from="i" to="store_ln0" fromId="6" toId="8">
</dataflow>
<dataflow id="50" from="i" to="i_3" fromId="6" toId="10">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="51" toId="11">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_42" to="specpipeline_ln0" fromId="42" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="60" from="p_str" to="specpipeline_ln0" fromId="59" toId="11">
</dataflow>
<dataflow id="61" from="i_3" to="icmp_ln180" fromId="10" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_62" to="icmp_ln180" fromId="62" toId="12">
</dataflow>
<dataflow id="64" from="i_3" to="add_ln180" fromId="10" toId="13">
</dataflow>
<dataflow id="66" from="StgValue_65" to="add_ln180" fromId="65" toId="13">
</dataflow>
<dataflow id="67" from="icmp_ln180" to="br_ln180" fromId="12" toId="14">
</dataflow>
<dataflow id="68" from="i_3" to="i_10_cast" fromId="10" toId="15">
</dataflow>
<dataflow id="69" from="zext_ln14_6_read" to="add_ln8" fromId="7" toId="16">
</dataflow>
<dataflow id="70" from="i_3" to="add_ln8" fromId="10" toId="16">
</dataflow>
<dataflow id="71" from="DataTemp" to="DataTemp_addr" fromId="40" toId="17">
</dataflow>
<dataflow id="73" from="StgValue_72" to="DataTemp_addr" fromId="72" toId="17">
</dataflow>
<dataflow id="74" from="i_10_cast" to="DataTemp_addr" fromId="15" toId="17">
</dataflow>
<dataflow id="75" from="DataTemp_addr" to="DataTemp_load" fromId="17" toId="18">
</dataflow>
<dataflow id="76" from="add_ln180" to="store_ln180" fromId="13" toId="19">
</dataflow>
<dataflow id="77" from="i" to="store_ln180" fromId="6" toId="19">
</dataflow>
<dataflow id="78" from="DataTemp_addr" to="DataTemp_load" fromId="17" toId="20">
</dataflow>
<dataflow id="79" from="add_ln8" to="zext_ln8" fromId="16" toId="21">
</dataflow>
<dataflow id="80" from="data_ram_0" to="data_ram_0_addr" fromId="41" toId="22">
</dataflow>
<dataflow id="81" from="StgValue_72" to="data_ram_0_addr" fromId="72" toId="22">
</dataflow>
<dataflow id="82" from="zext_ln8" to="data_ram_0_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln180" fromId="83" toId="23">
</dataflow>
<dataflow id="86" from="StgValue_85" to="speclooptripcount_ln180" fromId="85" toId="23">
</dataflow>
<dataflow id="87" from="StgValue_85" to="speclooptripcount_ln180" fromId="85" toId="23">
</dataflow>
<dataflow id="88" from="StgValue_85" to="speclooptripcount_ln180" fromId="85" toId="23">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopName" to="specloopname_ln180" fromId="89" toId="24">
</dataflow>
<dataflow id="92" from="empty_21" to="specloopname_ln180" fromId="91" toId="24">
</dataflow>
<dataflow id="93" from="DataTemp_load" to="store_ln8" fromId="20" toId="25">
</dataflow>
<dataflow id="94" from="data_ram_0_addr" to="store_ln8" fromId="22" toId="25">
</dataflow>
<dataflow id="95" from="icmp_ln180" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="96" from="icmp_ln180" to="StgValue_3" fromId="12" toId="3">
</dataflow>
</dataflows>


</stg>
