INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/project_5/project_5.srcs/sources_1/new/mem_to_wb_f.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_to_wb_f
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/project_5/project_5.srcs/sources_1/new/exe_to_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exe_to_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/Select_Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Select_Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_File
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/Send_Instruction_Next.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Send_Instruction_Next
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/id_to_exe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_to_exe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/Second_Input_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Second_Input_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/Sign_Extension.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extension
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/PC_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/Final/lab4/lab4.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Brijenkumar/Desktop/project_5/project_5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
