#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Jul 27 10:12:54 2020
# Process ID: 12608
# Log file: E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/vivado.log
# Journal file: E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/vry_FifoFirstRead.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
remove_files E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead1/vry_FifoFirstRead1.srcs/sources_1/new/vry_FifoFirstRead.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
import_files -norecurse E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead1/vry_FifoFirstRead1.srcs/sources_1/new/vry_FifoFirstRead.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
import_files  {E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead1/vry_FifoFirstRead1.srcs/sources_1/ip/fifo_FWFT/fifo_FWFT.xci E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead1/vry_FifoFirstRead1.srcs/sources_1/ip/fifo_standard/fifo_standard.xci}
update_compile_order -fileset sources_1
ipx::package_project -root_dir E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead -import_files -set_current false
ipx::unload_core e:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory E:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead e:/UV/FPGA/VERIFY/vry_FifoFirstRead/vry_FifoFirstRead/PackageIp_vry_FifoFirstRead/component.xml
INFO: [Project 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/install/Xilinx/Vivado/2014.4/data/ip/xilinx/fifo_generator_v12_0/hdl/fifo_generator_v12_0_rfs.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 749.035 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::update_ip_instances -delete_project true
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/uv/fpga/verify/vry_fifofirstread/vry_fifofirstread/packageip_vry_fifofirstread'.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 27 10:31:06 2020...
