// Seed: 3716145508
module module_0 (
    input wand id_0,
    output wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    input wor id_5,
    output wand id_6,
    output wire id_7,
    input uwire id_8,
    output tri id_9,
    input tri0 id_10,
    input uwire id_11,
    input tri1 id_12,
    input tri id_13,
    input uwire id_14,
    input uwire module_0,
    output tri id_16,
    output tri0 id_17,
    input tri0 id_18,
    output tri id_19
);
  wire id_21;
  assign module_1.id_0 = 0;
  wor id_22 = id_11 && 1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input wire id_4
);
  specify
    if (id_4) (posedge id_6 => (id_7 +: id_2 * 1 - 1)) = (1, id_7  : id_4  : id_2);
  endspecify
  module_0 modCall_1 (
      id_4,
      id_6,
      id_7,
      id_0,
      id_6,
      id_2,
      id_1,
      id_1,
      id_2,
      id_6,
      id_2,
      id_2,
      id_7,
      id_7,
      id_2,
      id_7,
      id_1,
      id_3,
      id_2,
      id_7
  );
endmodule
