<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Portapack-Carnage: firmware/chibios/os/hal/platforms/SPC560BCxx/hal_lld.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Portapack-Carnage
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d9edf6c004b4a7ff14fe9ae7a92214ee.html">firmware</a></li><li class="navelem"><a class="el" href="dir_21a48cc84fab37df13f3d66c9e3784e7.html">chibios</a></li><li class="navelem"><a class="el" href="dir_9cd46e37c9b5ff49bb4c3562e3d00204.html">os</a></li><li class="navelem"><a class="el" href="dir_ef0a6b7d63c1f4e6004e5ea956b42934.html">hal</a></li><li class="navelem"><a class="el" href="dir_8cdcfaf9c6bf82c091f53d562f90f3fd.html">platforms</a></li><li class="navelem"><a class="el" href="dir_2c4520b28e7f58c21aada98dfe1e772b.html">SPC560BCxx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">hal_lld.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>SPC560B/Cxx HAL subsystem low level driver header.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;xpc560bc.h&quot;</code><br />
<code>#include &quot;<a class="el" href="spc560bc__registry_8h_source.html">spc560bc_registry.h</a>&quot;</code><br />
<code>#include &quot;spc5_edma.h&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for hal_lld.h:</div>
<div class="dyncontent">
<div class="center"><img src="chibios_2os_2hal_2platforms_2SPC560BCxx_2hal__lld_8h__incl.png" border="0" usemap="#firmware_2chibios_2os_2hal_2platforms_2SPC560BCxx_2hal__lld_8h" alt=""/></div>
<map name="firmware_2chibios_2os_2hal_2platforms_2SPC560BCxx_2hal__lld_8h" id="firmware_2chibios_2os_2hal_2platforms_2SPC560BCxx_2hal__lld_8h">
<area shape="rect" title="SPC560B/Cxx HAL subsystem low level driver header." alt="" coords="101,5,301,61"/>
<area shape="rect" href="xpc560bc_8h_source.html" title=" " alt="" coords="5,109,101,136"/>
<area shape="rect" href="spc560bc__registry_8h.html" title="SPC560B/Cxx capabilities registry." alt="" coords="126,109,277,136"/>
<area shape="rect" href="spc5__edma_8h_source.html" title=" " alt="" coords="301,109,409,136"/>
<area shape="rect" href="SPC560BCxx_2typedefs_8h.html" title="Dummy typedefs file." alt="" coords="8,184,99,211"/>
<area shape="rect" title=" " alt="" coords="11,259,96,285"/>
</map>
</div>
</div>
<p><a href="chibios_2os_2hal_2platforms_2SPC560BCxx_2hal__lld_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab9381cecf5d8ee734b286623300f5740"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gab9381cecf5d8ee734b286623300f5740">HAL_IMPLEMENTS_COUNTERS</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:gab9381cecf5d8ee734b286623300f5740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Defines the support for realtime counters in the HAL. <br /></td></tr>
<tr class="separator:gab9381cecf5d8ee734b286623300f5740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828daef992fbe78d36fc3a52b8872d82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga828daef992fbe78d36fc3a52b8872d82">SPC5_NO_INIT</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga828daef992fbe78d36fc3a52b8872d82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the clocks initialization in the HAL. <br /></td></tr>
<tr class="separator:ga828daef992fbe78d36fc3a52b8872d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397073684df81db0d2ede216cb90c5e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga397073684df81db0d2ede216cb90c5e7">SPC5_ALLOW_OVERCLOCK</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa93f0eb578d23995850d61f7d61c55c1">FALSE</a></td></tr>
<tr class="memdesc:ga397073684df81db0d2ede216cb90c5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the overclock checks. <br /></td></tr>
<tr class="separator:ga397073684df81db0d2ede216cb90c5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4b0806d91db4aa27e2b0606487fee7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaad4b0806d91db4aa27e2b0606487fee7">SPC5_DISABLE_WATCHDOG</a>&#160;&#160;&#160;<a class="el" href="group__kernel__info.html#gaa8cecfc5c5c054d2875c03e77b7be15d">TRUE</a></td></tr>
<tr class="memdesc:gaad4b0806d91db4aa27e2b0606487fee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the watchdog on start. <br /></td></tr>
<tr class="separator:gaad4b0806d91db4aa27e2b0606487fee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecd31d7f872724cab0c224340d615a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafecd31d7f872724cab0c224340d615a3.html#gafecd31d7f872724cab0c224340d615a3">SPC5_FMPLL0_IDF_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gafecd31d7f872724cab0c224340d615a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 IDF divider value.  <a href="group__HAL_gafecd31d7f872724cab0c224340d615a3.html#gafecd31d7f872724cab0c224340d615a3">More...</a><br /></td></tr>
<tr class="separator:gafecd31d7f872724cab0c224340d615a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797c9a62ec9daf25a668e49ef9ec2dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga797c9a62ec9daf25a668e49ef9ec2dfc.html#ga797c9a62ec9daf25a668e49ef9ec2dfc">SPC5_FMPLL0_NDIV_VALUE</a>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:ga797c9a62ec9daf25a668e49ef9ec2dfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 NDIV divider value.  <a href="group__HAL_ga797c9a62ec9daf25a668e49ef9ec2dfc.html#ga797c9a62ec9daf25a668e49ef9ec2dfc">More...</a><br /></td></tr>
<tr class="separator:ga797c9a62ec9daf25a668e49ef9ec2dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bc6e7d7373d0242740cfa9ff414634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga62bc6e7d7373d0242740cfa9ff414634.html#ga62bc6e7d7373d0242740cfa9ff414634">SPC5_FMPLL0_ODF</a>&#160;&#160;&#160;SPC5_FMPLL_ODF_DIV4</td></tr>
<tr class="memdesc:ga62bc6e7d7373d0242740cfa9ff414634"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMPLL0 ODF divider value.  <a href="group__HAL_ga62bc6e7d7373d0242740cfa9ff414634.html#ga62bc6e7d7373d0242740cfa9ff414634">More...</a><br /></td></tr>
<tr class="separator:ga62bc6e7d7373d0242740cfa9ff414634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7104dbebe580e9c3a0f814f3ebfbe74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga7104dbebe580e9c3a0f814f3ebfbe74a.html#ga7104dbebe580e9c3a0f814f3ebfbe74a">SPC5_XOSCDIV_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga7104dbebe580e9c3a0f814f3ebfbe74a"><td class="mdescLeft">&#160;</td><td class="mdescRight">XOSC divider value.  <a href="group__HAL_ga7104dbebe580e9c3a0f814f3ebfbe74a.html#ga7104dbebe580e9c3a0f814f3ebfbe74a">More...</a><br /></td></tr>
<tr class="separator:ga7104dbebe580e9c3a0f814f3ebfbe74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994de6dddef56ce00a05216f72e4e64e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga994de6dddef56ce00a05216f72e4e64e.html#ga994de6dddef56ce00a05216f72e4e64e">SPC5_IRCDIV_VALUE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga994de6dddef56ce00a05216f72e4e64e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast IRC divider value.  <a href="group__HAL_ga994de6dddef56ce00a05216f72e4e64e.html#ga994de6dddef56ce00a05216f72e4e64e">More...</a><br /></td></tr>
<tr class="separator:ga994de6dddef56ce00a05216f72e4e64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a067ef1db76ee034bbf1bb5f36106e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga88a067ef1db76ee034bbf1bb5f36106e.html#ga88a067ef1db76ee034bbf1bb5f36106e">SPC5_PERIPHERAL1_CLK_DIV_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga88a067ef1db76ee034bbf1bb5f36106e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripherals Set 1 clock divider value.  <a href="group__HAL_ga88a067ef1db76ee034bbf1bb5f36106e.html#ga88a067ef1db76ee034bbf1bb5f36106e">More...</a><br /></td></tr>
<tr class="separator:ga88a067ef1db76ee034bbf1bb5f36106e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa386fac4e0f17298cd091a38a2ce32d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaa386fac4e0f17298cd091a38a2ce32d8.html#gaa386fac4e0f17298cd091a38a2ce32d8">SPC5_PERIPHERAL2_CLK_DIV_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaa386fac4e0f17298cd091a38a2ce32d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripherals Set 2 clock divider value.  <a href="group__HAL_gaa386fac4e0f17298cd091a38a2ce32d8.html#gaa386fac4e0f17298cd091a38a2ce32d8">More...</a><br /></td></tr>
<tr class="separator:gaa386fac4e0f17298cd091a38a2ce32d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea4fb1a49cd8bdbe2283e80c087cbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga1ea4fb1a49cd8bdbe2283e80c087cbe1.html#ga1ea4fb1a49cd8bdbe2283e80c087cbe1">SPC5_PERIPHERAL3_CLK_DIV_VALUE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga1ea4fb1a49cd8bdbe2283e80c087cbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripherals Set 3 clock divider value.  <a href="group__HAL_ga1ea4fb1a49cd8bdbe2283e80c087cbe1.html#ga1ea4fb1a49cd8bdbe2283e80c087cbe1">More...</a><br /></td></tr>
<tr class="separator:ga1ea4fb1a49cd8bdbe2283e80c087cbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bc31de81ec4da9fcb99d9ccbdc1c54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga04bc31de81ec4da9fcb99d9ccbdc1c54.html#ga04bc31de81ec4da9fcb99d9ccbdc1c54">SPC5_ME_ME_BITS</a></td></tr>
<tr class="memdesc:ga04bc31de81ec4da9fcb99d9ccbdc1c54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Active run modes in ME_ME register.  <a href="group__HAL_ga04bc31de81ec4da9fcb99d9ccbdc1c54.html#ga04bc31de81ec4da9fcb99d9ccbdc1c54">More...</a><br /></td></tr>
<tr class="separator:ga04bc31de81ec4da9fcb99d9ccbdc1c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a843b0cbbd24a6268c583916c9cddea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga9a843b0cbbd24a6268c583916c9cddea.html#ga9a843b0cbbd24a6268c583916c9cddea">SPC5_ME_TEST_MC_BITS</a></td></tr>
<tr class="memdesc:ga9a843b0cbbd24a6268c583916c9cddea"><td class="mdescLeft">&#160;</td><td class="mdescRight">TEST mode settings.  <a href="group__HAL_ga9a843b0cbbd24a6268c583916c9cddea.html#ga9a843b0cbbd24a6268c583916c9cddea">More...</a><br /></td></tr>
<tr class="separator:ga9a843b0cbbd24a6268c583916c9cddea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa6d530b68b03a6e3871608987a573bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gafa6d530b68b03a6e3871608987a573bd">SPC5_ME_SAFE_MC_BITS</a>&#160;&#160;&#160;(SPC5_ME_MC_PDO)</td></tr>
<tr class="memdesc:gafa6d530b68b03a6e3871608987a573bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SAFE mode settings. <br /></td></tr>
<tr class="separator:gafa6d530b68b03a6e3871608987a573bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59176c37e10f5af0a03c3d916ccee958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga59176c37e10f5af0a03c3d916ccee958.html#ga59176c37e10f5af0a03c3d916ccee958">SPC5_ME_DRUN_MC_BITS</a></td></tr>
<tr class="memdesc:ga59176c37e10f5af0a03c3d916ccee958"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRUN mode settings.  <a href="group__HAL_ga59176c37e10f5af0a03c3d916ccee958.html#ga59176c37e10f5af0a03c3d916ccee958">More...</a><br /></td></tr>
<tr class="separator:ga59176c37e10f5af0a03c3d916ccee958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03de7bec540a1554ee15cbd814173cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga03de7bec540a1554ee15cbd814173cf1.html#ga03de7bec540a1554ee15cbd814173cf1">SPC5_ME_RUN0_MC_BITS</a></td></tr>
<tr class="memdesc:ga03de7bec540a1554ee15cbd814173cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN0 mode settings.  <a href="group__HAL_ga03de7bec540a1554ee15cbd814173cf1.html#ga03de7bec540a1554ee15cbd814173cf1">More...</a><br /></td></tr>
<tr class="separator:ga03de7bec540a1554ee15cbd814173cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf8ff7099e0e4c8161678e663277579e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacf8ff7099e0e4c8161678e663277579e.html#gacf8ff7099e0e4c8161678e663277579e">SPC5_ME_RUN1_MC_BITS</a></td></tr>
<tr class="memdesc:gacf8ff7099e0e4c8161678e663277579e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN1 mode settings.  <a href="group__HAL_gacf8ff7099e0e4c8161678e663277579e.html#gacf8ff7099e0e4c8161678e663277579e">More...</a><br /></td></tr>
<tr class="separator:gacf8ff7099e0e4c8161678e663277579e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6505c98f9bc16abbf17c58376fd46e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6505c98f9bc16abbf17c58376fd46e95.html#ga6505c98f9bc16abbf17c58376fd46e95">SPC5_ME_RUN2_MC_BITS</a></td></tr>
<tr class="memdesc:ga6505c98f9bc16abbf17c58376fd46e95"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN2 mode settings.  <a href="group__HAL_ga6505c98f9bc16abbf17c58376fd46e95.html#ga6505c98f9bc16abbf17c58376fd46e95">More...</a><br /></td></tr>
<tr class="separator:ga6505c98f9bc16abbf17c58376fd46e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14f0b0e280d309190db3d77d08989e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad14f0b0e280d309190db3d77d08989e6.html#gad14f0b0e280d309190db3d77d08989e6">SPC5_ME_RUN3_MC_BITS</a></td></tr>
<tr class="memdesc:gad14f0b0e280d309190db3d77d08989e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RUN3 mode settings.  <a href="group__HAL_gad14f0b0e280d309190db3d77d08989e6.html#gad14f0b0e280d309190db3d77d08989e6">More...</a><br /></td></tr>
<tr class="separator:gad14f0b0e280d309190db3d77d08989e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac726198927c446ed74b6d193fdee9996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gac726198927c446ed74b6d193fdee9996.html#gac726198927c446ed74b6d193fdee9996">SPC5_ME_HALT0_MC_BITS</a></td></tr>
<tr class="memdesc:gac726198927c446ed74b6d193fdee9996"><td class="mdescLeft">&#160;</td><td class="mdescRight">HALT0 mode settings.  <a href="group__HAL_gac726198927c446ed74b6d193fdee9996.html#gac726198927c446ed74b6d193fdee9996">More...</a><br /></td></tr>
<tr class="separator:gac726198927c446ed74b6d193fdee9996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61a9ac5150d62f52fed453cce04abbcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga61a9ac5150d62f52fed453cce04abbcd.html#ga61a9ac5150d62f52fed453cce04abbcd">SPC5_ME_STOP0_MC_BITS</a></td></tr>
<tr class="memdesc:ga61a9ac5150d62f52fed453cce04abbcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">STOP0 mode settings.  <a href="group__HAL_ga61a9ac5150d62f52fed453cce04abbcd.html#ga61a9ac5150d62f52fed453cce04abbcd">More...</a><br /></td></tr>
<tr class="separator:ga61a9ac5150d62f52fed453cce04abbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c6adaadca8413bae384b819a4485133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga6c6adaadca8413bae384b819a4485133.html#ga6c6adaadca8413bae384b819a4485133">SPC5_ME_STANDBY0_MC_BITS</a></td></tr>
<tr class="memdesc:ga6c6adaadca8413bae384b819a4485133"><td class="mdescLeft">&#160;</td><td class="mdescRight">STANDBY0 mode settings.  <a href="group__HAL_ga6c6adaadca8413bae384b819a4485133.html#ga6c6adaadca8413bae384b819a4485133">More...</a><br /></td></tr>
<tr class="separator:ga6c6adaadca8413bae384b819a4485133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab035b354788a000d55fc150c02ab2300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gab035b354788a000d55fc150c02ab2300.html#gab035b354788a000d55fc150c02ab2300">SPC5_ME_RUN_PC0_BITS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab035b354788a000d55fc150c02ab2300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 0 (run mode).  <a href="group__HAL_gab035b354788a000d55fc150c02ab2300.html#gab035b354788a000d55fc150c02ab2300">More...</a><br /></td></tr>
<tr class="separator:gab035b354788a000d55fc150c02ab2300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada89349a41d37d21055140fc2a39392d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gada89349a41d37d21055140fc2a39392d.html#gada89349a41d37d21055140fc2a39392d">SPC5_ME_RUN_PC1_BITS</a></td></tr>
<tr class="memdesc:gada89349a41d37d21055140fc2a39392d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 1 (run mode).  <a href="group__HAL_gada89349a41d37d21055140fc2a39392d.html#gada89349a41d37d21055140fc2a39392d">More...</a><br /></td></tr>
<tr class="separator:gada89349a41d37d21055140fc2a39392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac6a2f2d8e5bf39785d112ece8da348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga4ac6a2f2d8e5bf39785d112ece8da348.html#ga4ac6a2f2d8e5bf39785d112ece8da348">SPC5_ME_RUN_PC2_BITS</a></td></tr>
<tr class="memdesc:ga4ac6a2f2d8e5bf39785d112ece8da348"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 2 (run mode).  <a href="group__HAL_ga4ac6a2f2d8e5bf39785d112ece8da348.html#ga4ac6a2f2d8e5bf39785d112ece8da348">More...</a><br /></td></tr>
<tr class="separator:ga4ac6a2f2d8e5bf39785d112ece8da348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f9d12b428eda9ac395e710447a68f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga37f9d12b428eda9ac395e710447a68f4.html#ga37f9d12b428eda9ac395e710447a68f4">SPC5_ME_RUN_PC3_BITS</a></td></tr>
<tr class="memdesc:ga37f9d12b428eda9ac395e710447a68f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 3 (run mode).  <a href="group__HAL_ga37f9d12b428eda9ac395e710447a68f4.html#ga37f9d12b428eda9ac395e710447a68f4">More...</a><br /></td></tr>
<tr class="separator:ga37f9d12b428eda9ac395e710447a68f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b63e60f9ad75791ca4f8b6921dcf60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad8b63e60f9ad75791ca4f8b6921dcf60.html#gad8b63e60f9ad75791ca4f8b6921dcf60">SPC5_ME_RUN_PC4_BITS</a></td></tr>
<tr class="memdesc:gad8b63e60f9ad75791ca4f8b6921dcf60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 4 (run mode).  <a href="group__HAL_gad8b63e60f9ad75791ca4f8b6921dcf60.html#gad8b63e60f9ad75791ca4f8b6921dcf60">More...</a><br /></td></tr>
<tr class="separator:gad8b63e60f9ad75791ca4f8b6921dcf60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75706379a7470d41370656f2740c0400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga75706379a7470d41370656f2740c0400.html#ga75706379a7470d41370656f2740c0400">SPC5_ME_RUN_PC5_BITS</a></td></tr>
<tr class="memdesc:ga75706379a7470d41370656f2740c0400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 5 (run mode).  <a href="group__HAL_ga75706379a7470d41370656f2740c0400.html#ga75706379a7470d41370656f2740c0400">More...</a><br /></td></tr>
<tr class="separator:ga75706379a7470d41370656f2740c0400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e5a0e5fbc761535ea59a785f8e2a78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga70e5a0e5fbc761535ea59a785f8e2a78.html#ga70e5a0e5fbc761535ea59a785f8e2a78">SPC5_ME_RUN_PC6_BITS</a></td></tr>
<tr class="memdesc:ga70e5a0e5fbc761535ea59a785f8e2a78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 6 (run mode).  <a href="group__HAL_ga70e5a0e5fbc761535ea59a785f8e2a78.html#ga70e5a0e5fbc761535ea59a785f8e2a78">More...</a><br /></td></tr>
<tr class="separator:ga70e5a0e5fbc761535ea59a785f8e2a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031794aceee0419d0fd84cea06793f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga031794aceee0419d0fd84cea06793f33.html#ga031794aceee0419d0fd84cea06793f33">SPC5_ME_RUN_PC7_BITS</a></td></tr>
<tr class="memdesc:ga031794aceee0419d0fd84cea06793f33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 7 (run mode).  <a href="group__HAL_ga031794aceee0419d0fd84cea06793f33.html#ga031794aceee0419d0fd84cea06793f33">More...</a><br /></td></tr>
<tr class="separator:ga031794aceee0419d0fd84cea06793f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcec04c4e46029b8896e645e0bc4353"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gafdcec04c4e46029b8896e645e0bc4353.html#gafdcec04c4e46029b8896e645e0bc4353">SPC5_ME_LP_PC0_BITS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gafdcec04c4e46029b8896e645e0bc4353"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 0 (low power mode).  <a href="group__HAL_gafdcec04c4e46029b8896e645e0bc4353.html#gafdcec04c4e46029b8896e645e0bc4353">More...</a><br /></td></tr>
<tr class="separator:gafdcec04c4e46029b8896e645e0bc4353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549000c33a759ced535bb8ff46645080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga549000c33a759ced535bb8ff46645080.html#ga549000c33a759ced535bb8ff46645080">SPC5_ME_LP_PC1_BITS</a></td></tr>
<tr class="memdesc:ga549000c33a759ced535bb8ff46645080"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 1 (low power mode).  <a href="group__HAL_ga549000c33a759ced535bb8ff46645080.html#ga549000c33a759ced535bb8ff46645080">More...</a><br /></td></tr>
<tr class="separator:ga549000c33a759ced535bb8ff46645080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82621094389cdf428b5dcb6ea1354f8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga82621094389cdf428b5dcb6ea1354f8f.html#ga82621094389cdf428b5dcb6ea1354f8f">SPC5_ME_LP_PC2_BITS</a>&#160;&#160;&#160;(SPC5_ME_LP_PC_HALT0)</td></tr>
<tr class="memdesc:ga82621094389cdf428b5dcb6ea1354f8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 2 (low power mode).  <a href="group__HAL_ga82621094389cdf428b5dcb6ea1354f8f.html#ga82621094389cdf428b5dcb6ea1354f8f">More...</a><br /></td></tr>
<tr class="separator:ga82621094389cdf428b5dcb6ea1354f8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98506dde3f5ed04ee44b05c4b82158d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga98506dde3f5ed04ee44b05c4b82158d6.html#ga98506dde3f5ed04ee44b05c4b82158d6">SPC5_ME_LP_PC3_BITS</a>&#160;&#160;&#160;(SPC5_ME_LP_PC_STOP0)</td></tr>
<tr class="memdesc:ga98506dde3f5ed04ee44b05c4b82158d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 3 (low power mode).  <a href="group__HAL_ga98506dde3f5ed04ee44b05c4b82158d6.html#ga98506dde3f5ed04ee44b05c4b82158d6">More...</a><br /></td></tr>
<tr class="separator:ga98506dde3f5ed04ee44b05c4b82158d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cd3ffa6fc566ef235d47b173c4128c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad5cd3ffa6fc566ef235d47b173c4128c.html#gad5cd3ffa6fc566ef235d47b173c4128c">SPC5_ME_LP_PC4_BITS</a></td></tr>
<tr class="memdesc:gad5cd3ffa6fc566ef235d47b173c4128c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 4 (low power mode).  <a href="group__HAL_gad5cd3ffa6fc566ef235d47b173c4128c.html#gad5cd3ffa6fc566ef235d47b173c4128c">More...</a><br /></td></tr>
<tr class="separator:gad5cd3ffa6fc566ef235d47b173c4128c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509e158a5ba2fef4c04943f8d03f94d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga509e158a5ba2fef4c04943f8d03f94d3.html#ga509e158a5ba2fef4c04943f8d03f94d3">SPC5_ME_LP_PC5_BITS</a></td></tr>
<tr class="memdesc:ga509e158a5ba2fef4c04943f8d03f94d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 5 (low power mode).  <a href="group__HAL_ga509e158a5ba2fef4c04943f8d03f94d3.html#ga509e158a5ba2fef4c04943f8d03f94d3">More...</a><br /></td></tr>
<tr class="separator:ga509e158a5ba2fef4c04943f8d03f94d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7e308691c112d080ff1cf6b73aa976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaed7e308691c112d080ff1cf6b73aa976.html#gaed7e308691c112d080ff1cf6b73aa976">SPC5_ME_LP_PC6_BITS</a></td></tr>
<tr class="memdesc:gaed7e308691c112d080ff1cf6b73aa976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 6 (low power mode).  <a href="group__HAL_gaed7e308691c112d080ff1cf6b73aa976.html#gaed7e308691c112d080ff1cf6b73aa976">More...</a><br /></td></tr>
<tr class="separator:gaed7e308691c112d080ff1cf6b73aa976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac40d541cf3edc5bf34262a73e0f0f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga3ac40d541cf3edc5bf34262a73e0f0f3.html#ga3ac40d541cf3edc5bf34262a73e0f0f3">SPC5_ME_LP_PC7_BITS</a></td></tr>
<tr class="memdesc:ga3ac40d541cf3edc5bf34262a73e0f0f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral mode 7 (low power mode).  <a href="group__HAL_ga3ac40d541cf3edc5bf34262a73e0f0f3.html#ga3ac40d541cf3edc5bf34262a73e0f0f3">More...</a><br /></td></tr>
<tr class="separator:ga3ac40d541cf3edc5bf34262a73e0f0f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21895234542ea85342f577b8bbcca376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga21895234542ea85342f577b8bbcca376.html#ga21895234542ea85342f577b8bbcca376">SPC5_PIT0_IRQ_PRIORITY</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga21895234542ea85342f577b8bbcca376"><td class="mdescLeft">&#160;</td><td class="mdescRight">PIT channel 0 IRQ priority.  <a href="group__HAL_ga21895234542ea85342f577b8bbcca376.html#ga21895234542ea85342f577b8bbcca376">More...</a><br /></td></tr>
<tr class="separator:ga21895234542ea85342f577b8bbcca376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0f4ae290c9fd507f3e3123cddaefb4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gad0f4ae290c9fd507f3e3123cddaefb4c.html#gad0f4ae290c9fd507f3e3123cddaefb4c">SPC5_CLOCK_FAILURE_HOOK</a>()&#160;&#160;&#160;<a class="el" href="group__system_gad43b78f160a2c983792af3041cc4a536.html#gad43b78f160a2c983792af3041cc4a536">chSysHalt</a>()</td></tr>
<tr class="memdesc:gad0f4ae290c9fd507f3e3123cddaefb4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock initialization failure hook.  <a href="group__HAL_gad0f4ae290c9fd507f3e3123cddaefb4c.html#gad0f4ae290c9fd507f3e3123cddaefb4c">More...</a><br /></td></tr>
<tr class="separator:gad0f4ae290c9fd507f3e3123cddaefb4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e3a3745f7c2b130d2de6153aa6371c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL0_ODF_VALUE</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaf5e3a3745f7c2b130d2de6153aa6371c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga267c75723a85a694af1b990b92eb9372"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga267c75723a85a694af1b990b92eb9372">SPC5_FMPLL0_VCO_CLK</a>&#160;&#160;&#160;((SPC5_XOSC_CLK / <a class="el" href="group__HAL_gafecd31d7f872724cab0c224340d615a3.html#gafecd31d7f872724cab0c224340d615a3">SPC5_FMPLL0_IDF_VALUE</a>) * <a class="el" href="group__HAL_ga797c9a62ec9daf25a668e49ef9ec2dfc.html#ga797c9a62ec9daf25a668e49ef9ec2dfc">SPC5_FMPLL0_NDIV_VALUE</a>)</td></tr>
<tr class="memdesc:ga267c75723a85a694af1b990b92eb9372"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL0_VCO_CLK clock point. <br /></td></tr>
<tr class="separator:ga267c75723a85a694af1b990b92eb9372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c2c3d33f85130377b55656daab6837"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gad2c2c3d33f85130377b55656daab6837">SPC5_FMPLL0_CLK</a>&#160;&#160;&#160;(<a class="el" href="group__HAL.html#ga267c75723a85a694af1b990b92eb9372">SPC5_FMPLL0_VCO_CLK</a> / SPC5_FMPLL0_ODF_VALUE)</td></tr>
<tr class="memdesc:gad2c2c3d33f85130377b55656daab6837"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC5_FMPLL0_CLK clock point. <br /></td></tr>
<tr class="separator:gad2c2c3d33f85130377b55656daab6837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208250a90705c24742755754129f5bf9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SC_DC0</b>&#160;&#160;&#160;(0x80 | (<a class="el" href="group__HAL_ga88a067ef1db76ee034bbf1bb5f36106e.html#ga88a067ef1db76ee034bbf1bb5f36106e">SPC5_PERIPHERAL1_CLK_DIV_VALUE</a> - 1))</td></tr>
<tr class="separator:ga208250a90705c24742755754129f5bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c56d9f5cdb215bac5f0d4131b215aed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SC_DC1</b>&#160;&#160;&#160;(0x80 | (<a class="el" href="group__HAL_gaa386fac4e0f17298cd091a38a2ce32d8.html#gaa386fac4e0f17298cd091a38a2ce32d8">SPC5_PERIPHERAL2_CLK_DIV_VALUE</a> - 1))</td></tr>
<tr class="separator:ga3c56d9f5cdb215bac5f0d4131b215aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga706f78dc44bc65baf19289a8191a2753"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_CGM_SC_DC2</b>&#160;&#160;&#160;(0x80 | (<a class="el" href="group__HAL_ga1ea4fb1a49cd8bdbe2283e80c087cbe1.html#ga1ea4fb1a49cd8bdbe2283e80c087cbe1">SPC5_PERIPHERAL3_CLK_DIV_VALUE</a> - 1))</td></tr>
<tr class="separator:ga706f78dc44bc65baf19289a8191a2753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Platform identification</div></td></tr>
<tr class="memitem:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLATFORM_NAME</b>&#160;&#160;&#160;&quot;SPC560B/Cxx Car Body and Convenience&quot;</td></tr>
<tr class="separator:gaa4688daf0f1e6dda714351a6e5a394c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Absolute Maximum Ratings</div></td></tr>
<tr class="memitem:gafa1c67b40b10c01295191200d7f85b17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gafa1c67b40b10c01295191200d7f85b17">SPC5_XOSC_CLK_MAX</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="memdesc:gafa1c67b40b10c01295191200d7f85b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum XOSC clock frequency. <br /></td></tr>
<tr class="separator:gafa1c67b40b10c01295191200d7f85b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519fcb6ca7eb6bc3571e2a9989144611"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga519fcb6ca7eb6bc3571e2a9989144611">SPC5_XOSC_CLK_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:ga519fcb6ca7eb6bc3571e2a9989144611"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum XOSC clock frequency. <br /></td></tr>
<tr class="separator:ga519fcb6ca7eb6bc3571e2a9989144611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6b6f895f9191cd245b4959d832c4ce7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gac6b6f895f9191cd245b4959d832c4ce7">SPC5_SXOSC_CLK_MAX</a>&#160;&#160;&#160;40000</td></tr>
<tr class="memdesc:gac6b6f895f9191cd245b4959d832c4ce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum SXOSC clock frequency. <br /></td></tr>
<tr class="separator:gac6b6f895f9191cd245b4959d832c4ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga398e84940a5a14f23afa4b5ece3aefc7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga398e84940a5a14f23afa4b5ece3aefc7">SPC5_SXOSC_CLK_MIN</a>&#160;&#160;&#160;32000</td></tr>
<tr class="memdesc:ga398e84940a5a14f23afa4b5ece3aefc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Minimum SXOSC clock frequency. <br /></td></tr>
<tr class="separator:ga398e84940a5a14f23afa4b5ece3aefc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c3ff9a2e41e301436877ad0e816abfa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga6c3ff9a2e41e301436877ad0e816abfa">SPC5_FMPLLIN_MIN</a>&#160;&#160;&#160;4000000</td></tr>
<tr class="memdesc:ga6c3ff9a2e41e301436877ad0e816abfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga6c3ff9a2e41e301436877ad0e816abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0991b124a8b77775bc5c56e719ceca84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0991b124a8b77775bc5c56e719ceca84">SPC5_FMPLLIN_MAX</a>&#160;&#160;&#160;64000000</td></tr>
<tr class="memdesc:ga0991b124a8b77775bc5c56e719ceca84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs input clock frequency. <br /></td></tr>
<tr class="separator:ga0991b124a8b77775bc5c56e719ceca84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aa1d90fd717964b92bc1618c874742a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga7aa1d90fd717964b92bc1618c874742a">SPC5_FMPLLVCO_MAX</a>&#160;&#160;&#160;512000000</td></tr>
<tr class="memdesc:ga7aa1d90fd717964b92bc1618c874742a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs VCO clock frequency. <br /></td></tr>
<tr class="separator:ga7aa1d90fd717964b92bc1618c874742a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeacf208dac9cfbcb8062c4b39d535ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#gaaeacf208dac9cfbcb8062c4b39d535ff">SPC5_FMPLLVCO_MIN</a>&#160;&#160;&#160;256000000</td></tr>
<tr class="memdesc:gaaeacf208dac9cfbcb8062c4b39d535ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLLs VCO clock frequency. <br /></td></tr>
<tr class="separator:gaaeacf208dac9cfbcb8062c4b39d535ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa6ff60fc5c01c2e75bee3fdc53b035"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL.html#ga0aa6ff60fc5c01c2e75bee3fdc53b035">SPC5_FMPLL0_CLK_MAX</a>&#160;&#160;&#160;64000000</td></tr>
<tr class="memdesc:ga0aa6ff60fc5c01c2e75bee3fdc53b035"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum FMPLL0 output clock frequency. <br /></td></tr>
<tr class="separator:ga0aa6ff60fc5c01c2e75bee3fdc53b035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Internal clock sources</div></td></tr>
<tr class="memitem:ga151e838d39e5a5bdae68f0f54666b2cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga151e838d39e5a5bdae68f0f54666b2cf.html#ga151e838d39e5a5bdae68f0f54666b2cf">SPC5_IRC_CLK</a>&#160;&#160;&#160;16000000</td></tr>
<tr class="separator:ga151e838d39e5a5bdae68f0f54666b2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadbd6c7c3e129af7c3ba49619384fa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gadadbd6c7c3e129af7c3ba49619384fa9.html#gadadbd6c7c3e129af7c3ba49619384fa9">SPC5_SIRC_CLK</a>&#160;&#160;&#160;128000</td></tr>
<tr class="separator:gadadbd6c7c3e129af7c3ba49619384fa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">FMPLL_CR register bits definitions</div></td></tr>
<tr class="memitem:ga2329f33a29196fe0feb435af46fd200d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV2</b>&#160;&#160;&#160;(0U &lt;&lt; 24)</td></tr>
<tr class="separator:ga2329f33a29196fe0feb435af46fd200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b23d5d507ddb49c50bef007f18fd23d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV4</b>&#160;&#160;&#160;(1U &lt;&lt; 24)</td></tr>
<tr class="separator:ga0b23d5d507ddb49c50bef007f18fd23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a7bc8742ab143b63b02a81dae04bf7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV8</b>&#160;&#160;&#160;(2U &lt;&lt; 24)</td></tr>
<tr class="separator:ga42a7bc8742ab143b63b02a81dae04bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e388c6bb1bf1bb44c64107e99920a93"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_FMPLL_ODF_DIV16</b>&#160;&#160;&#160;(3U &lt;&lt; 24)</td></tr>
<tr class="separator:ga3e388c6bb1bf1bb44c64107e99920a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ME_GS register bits definitions</div></td></tr>
<tr class="memitem:ga4394e0c458ca2fe84c3fa33198243332"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 0)</td></tr>
<tr class="separator:ga4394e0c458ca2fe84c3fa33198243332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d246d61440458ebdbc19cff61838cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_IRC</b>&#160;&#160;&#160;(0U &lt;&lt; 0)</td></tr>
<tr class="separator:ga95d246d61440458ebdbc19cff61838cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75fdb98409fb957bfa3136aeb6a30f67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_DIVIRC</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga75fdb98409fb957bfa3136aeb6a30f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa547b93f7f5284eb90aeed7368124fab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_XOSC</b>&#160;&#160;&#160;(2U &lt;&lt; 0)</td></tr>
<tr class="separator:gaa547b93f7f5284eb90aeed7368124fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d70db24b98563b3cdcc5f948f18c597"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_DIVXOSC</b>&#160;&#160;&#160;(3U &lt;&lt; 0)</td></tr>
<tr class="separator:ga8d70db24b98563b3cdcc5f948f18c597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a92c7cfcc6f3361fd8ad8498627dd4e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_GS_SYSCLK_FMPLL0</b>&#160;&#160;&#160;(4U &lt;&lt; 0)</td></tr>
<tr class="separator:ga7a92c7cfcc6f3361fd8ad8498627dd4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ME_ME register bits definitions</div></td></tr>
<tr class="memitem:ga34107c6f3028c2d27d6b4bf5a30956ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RESET</b>&#160;&#160;&#160;(1U &lt;&lt; 0)</td></tr>
<tr class="separator:ga34107c6f3028c2d27d6b4bf5a30956ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e99f7290923a36c62ed542bb474c515"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_TEST</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:ga9e99f7290923a36c62ed542bb474c515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad782988426283387d917e5443983bfa1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_SAFE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:gad782988426283387d917e5443983bfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac92ed1d691787cae19966d8762f73098"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_DRUN</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:gac92ed1d691787cae19966d8762f73098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7948fabc402617ebd48e0b0193db64"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN0</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:gaef7948fabc402617ebd48e0b0193db64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e12bc8b8eb837fcacd15e94b8f8dbed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN1</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga7e12bc8b8eb837fcacd15e94b8f8dbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3c714fcce2241e9f6ae66cdeace961"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN2</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gaaa3c714fcce2241e9f6ae66cdeace961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58574fe28fd15224b239b948dc32a991"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_RUN3</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga58574fe28fd15224b239b948dc32a991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8380c6ae29dd302adbfc5cdb02e6a0bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_HALT0</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:ga8380c6ae29dd302adbfc5cdb02e6a0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35144cef89bd9ca9152eca6fc3e535a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_STOP0</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga35144cef89bd9ca9152eca6fc3e535a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe130ec303c9dcc6ac77b0d9db5dd7b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_ME_STANDBY0</b>&#160;&#160;&#160;(1U &lt;&lt; 13)</td></tr>
<tr class="separator:gafe130ec303c9dcc6ac77b0d9db5dd7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ME_xxx_MC registers bits definitions</div></td></tr>
<tr class="memitem:gac1d8cb89aea79765b85192da509253d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 0)</td></tr>
<tr class="separator:gac1d8cb89aea79765b85192da509253d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb7b40d9fd638d52b93420ba6366686"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:ga5cb7b40d9fd638d52b93420ba6366686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed61151deadd077399498774954e3a4e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_IRC</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(0)</td></tr>
<tr class="separator:gaed61151deadd077399498774954e3a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a88195688ced1130cac3d728ee8faca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_DIVIRC</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(1)</td></tr>
<tr class="separator:ga5a88195688ced1130cac3d728ee8faca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0aca1b6c13133b10648735c29532da0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_XOSC</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(2)</td></tr>
<tr class="separator:gac0aca1b6c13133b10648735c29532da0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b9db5d9bdcedd158c2808c51b888e04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_DIVXOSC</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(3)</td></tr>
<tr class="separator:ga5b9db5d9bdcedd158c2808c51b888e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f1b18e0a3a55ca8844baa5e5b5b3c98"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_FMPLL0</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(4)</td></tr>
<tr class="separator:ga4f1b18e0a3a55ca8844baa5e5b5b3c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee15053693753a0ea0d77b438db00295"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_SYSCLK_DISABLED</b>&#160;&#160;&#160;SPC5_ME_MC_SYSCLK(15)</td></tr>
<tr class="separator:gaee15053693753a0ea0d77b438db00295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa91401852148cb398119f592439d0f65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_IRCON</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:gaa91401852148cb398119f592439d0f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72ac06fc0e567d888d4fee7ee783539f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_XOSC0ON</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga72ac06fc0e567d888d4fee7ee783539f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c7394010bee66df79cdce9d69e1371"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_PLL0ON</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:ga05c7394010bee66df79cdce9d69e1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8a9b4f92ea37983ffd03c6baca27d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 16)</td></tr>
<tr class="separator:ga8d8a9b4f92ea37983ffd03c6baca27d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga746da1d5224885470356df5dce16bb7b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 16)</td></tr>
<tr class="separator:ga746da1d5224885470356df5dce16bb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab391899a7bf651429af842bffb3ef1f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON_PD</b>&#160;&#160;&#160;(1U &lt;&lt; 16)</td></tr>
<tr class="separator:gab391899a7bf651429af842bffb3ef1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c7537062789aa12c42d736f64495cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON_LP</b>&#160;&#160;&#160;(2U &lt;&lt; 16)</td></tr>
<tr class="separator:gac8c7537062789aa12c42d736f64495cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae862d305af79cb8d029bcf0cda363c98"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_CFLAON_NORMAL</b>&#160;&#160;&#160;(3U &lt;&lt; 16)</td></tr>
<tr class="separator:gae862d305af79cb8d029bcf0cda363c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e7b81fda4d1daa90c1a15d37b8bebb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON_MASK</b>&#160;&#160;&#160;(3U &lt;&lt; 18)</td></tr>
<tr class="separator:ga34e7b81fda4d1daa90c1a15d37b8bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cd5db89ac1d9390dbc9d7250b30c4bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 18)</td></tr>
<tr class="separator:ga8cd5db89ac1d9390dbc9d7250b30c4bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6030914079e99e7271f13437afe727ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON_PD</b>&#160;&#160;&#160;(1U &lt;&lt; 18)</td></tr>
<tr class="separator:ga6030914079e99e7271f13437afe727ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b9d7300f9e69c51a3594f05ee868eba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON_LP</b>&#160;&#160;&#160;(2U &lt;&lt; 18)</td></tr>
<tr class="separator:ga6b9d7300f9e69c51a3594f05ee868eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da0a4c34d767ef9504e36f63494b828"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_DFLAON_NORMAL</b>&#160;&#160;&#160;(3U &lt;&lt; 18)</td></tr>
<tr class="separator:ga9da0a4c34d767ef9504e36f63494b828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c57e6d161d77a16db3fe6add2a12989"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_MVRON</b>&#160;&#160;&#160;(1U &lt;&lt; 20)</td></tr>
<tr class="separator:ga7c57e6d161d77a16db3fe6add2a12989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad7fec83f65b73cdda99d4fdc56e6d90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MC_PDO</b>&#160;&#160;&#160;(1U &lt;&lt; 23)</td></tr>
<tr class="separator:gaad7fec83f65b73cdda99d4fdc56e6d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ME_MCTL register bits definitions</div></td></tr>
<tr class="memitem:gaea190a979f8955a55cce23d1408db7c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_KEY</b>&#160;&#160;&#160;0x5AF0U</td></tr>
<tr class="separator:gaea190a979f8955a55cce23d1408db7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4bea6bfaa7ad89123d45bb6fb1e6d09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_KEY_INV</b>&#160;&#160;&#160;0xA50FU</td></tr>
<tr class="separator:gae4bea6bfaa7ad89123d45bb6fb1e6d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e25c92b29f34842e1690819e2050e2b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_MODE_MASK</b>&#160;&#160;&#160;(15U &lt;&lt; 28)</td></tr>
<tr class="separator:ga2e25c92b29f34842e1690819e2050e2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba42f26904eb82b326a3e386d684ee8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_MCTL_MODE</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 28)</td></tr>
<tr class="separator:gaba42f26904eb82b326a3e386d684ee8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ME_RUN_PCx registers bits definitions</div></td></tr>
<tr class="memitem:gaf14b259ccca140a11cda598201d884cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_TEST</b>&#160;&#160;&#160;(1U &lt;&lt; 1)</td></tr>
<tr class="separator:gaf14b259ccca140a11cda598201d884cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa8bed3b9041b5de55af30d66b4558b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_SAFE</b>&#160;&#160;&#160;(1U &lt;&lt; 2)</td></tr>
<tr class="separator:gafa8bed3b9041b5de55af30d66b4558b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1275e7067ff128e982d7e51e68429d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_DRUN</b>&#160;&#160;&#160;(1U &lt;&lt; 3)</td></tr>
<tr class="separator:ga9e1275e7067ff128e982d7e51e68429d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ba7af4179bbc13985b0211471af90e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN0</b>&#160;&#160;&#160;(1U &lt;&lt; 4)</td></tr>
<tr class="separator:ga64ba7af4179bbc13985b0211471af90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077ef1c32bb60206cbb7bf781f08ed7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN1</b>&#160;&#160;&#160;(1U &lt;&lt; 5)</td></tr>
<tr class="separator:ga077ef1c32bb60206cbb7bf781f08ed7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf304f3288ebcc660041815ecc12e07b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN2</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gaf304f3288ebcc660041815ecc12e07b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363a44f3856b8208944ea4cf3687c53b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_RUN_PC_RUN3</b>&#160;&#160;&#160;(1U &lt;&lt; 7)</td></tr>
<tr class="separator:ga363a44f3856b8208944ea4cf3687c53b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ME_LP_PCx registers bits definitions</div></td></tr>
<tr class="memitem:ga36c2b3b44b9e4b3943b06c960ce5e4ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_LP_PC_HALT0</b>&#160;&#160;&#160;(1U &lt;&lt; 8)</td></tr>
<tr class="separator:ga36c2b3b44b9e4b3943b06c960ce5e4ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542f834995994817e8e1dbf59a1c5204"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_LP_PC_STOP0</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga542f834995994817e8e1dbf59a1c5204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ef23a5d55d54f38ba4decc87d68855"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_LP_PC_STANDBY0</b>&#160;&#160;&#160;(1U &lt;&lt; 10)</td></tr>
<tr class="separator:ga01ef23a5d55d54f38ba4decc87d68855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ME_PCTL registers bits definitions</div></td></tr>
<tr class="memitem:ga245e89217a8c28df16f951a9ae5c890b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_RUN_MASK</b>&#160;&#160;&#160;(7U &lt;&lt; 0)</td></tr>
<tr class="separator:ga245e89217a8c28df16f951a9ae5c890b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5722188d550e3b586ab03186b71918d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_RUN</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 0)</td></tr>
<tr class="separator:ga5722188d550e3b586ab03186b71918d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b38ad97fc5bd5a38765501719a29d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_LP_MASK</b>&#160;&#160;&#160;(7U &lt;&lt; 3)</td></tr>
<tr class="separator:gad8b38ad97fc5bd5a38765501719a29d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8015cddca5889461da643849c9267ce5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_LP</b>(n)&#160;&#160;&#160;((n) &lt;&lt; 3)</td></tr>
<tr class="separator:ga8015cddca5889461da643849c9267ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5de16a638123f38736d7e20918af09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPC5_ME_PCTL_DBG</b>&#160;&#160;&#160;(1U &lt;&lt; 6)</td></tr>
<tr class="separator:gafe5de16a638123f38736d7e20918af09"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gad23b51b5198e36af763658710b8823e6"><td class="memItemLeft" align="right" valign="top"><a id="gad23b51b5198e36af763658710b8823e6"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>spc5_runmode_t</b> { <br />
&#160;&#160;<b>SPC5_RUNMODE_TEST</b> = 1, 
<b>SPC5_RUNMODE_SAFE</b> = 2, 
<b>SPC5_RUNMODE_DRUN</b> = 3, 
<b>SPC5_RUNMODE_RUN0</b> = 4, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_RUN1</b> = 5, 
<b>SPC5_RUNMODE_RUN2</b> = 6, 
<b>SPC5_RUNMODE_RUN3</b> = 7, 
<b>SPC5_RUNMODE_HALT0</b> = 8, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_STOP0</b> = 10, 
<b>SPC5_RUNMODE_TEST</b> = 1, 
<b>SPC5_RUNMODE_SAFE</b> = 2, 
<b>SPC5_RUNMODE_DRUN</b> = 3, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_RUN0</b> = 4, 
<b>SPC5_RUNMODE_RUN1</b> = 5, 
<b>SPC5_RUNMODE_RUN2</b> = 6, 
<b>SPC5_RUNMODE_RUN3</b> = 7, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_HALT0</b> = 8, 
<b>SPC5_RUNMODE_STOP0</b> = 10, 
<b>SPC5_RUNMODE_SAFE</b> = 2, 
<b>SPC5_RUNMODE_DRUN</b> = 3, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_RUN0</b> = 4, 
<b>SPC5_RUNMODE_RUN1</b> = 5, 
<b>SPC5_RUNMODE_RUN2</b> = 6, 
<b>SPC5_RUNMODE_RUN3</b> = 7, 
<br />
&#160;&#160;<b>SPC5_RUNMODE_HALT0</b> = 8, 
<b>SPC5_RUNMODE_STOP0</b> = 10
<br />
 }</td></tr>
<tr class="separator:gad23b51b5198e36af763658710b8823e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga07d5821e5a06754e2ce920c97890d06f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga07d5821e5a06754e2ce920c97890d06f.html#ga07d5821e5a06754e2ce920c97890d06f">hal_lld_init</a> (void)</td></tr>
<tr class="memdesc:ga07d5821e5a06754e2ce920c97890d06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low level HAL driver initialization.  <a href="group__HAL_ga07d5821e5a06754e2ce920c97890d06f.html#ga07d5821e5a06754e2ce920c97890d06f">More...</a><br /></td></tr>
<tr class="separator:ga07d5821e5a06754e2ce920c97890d06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d941ccae7ac9c259f5dc7ff2f93dc39"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga2d941ccae7ac9c259f5dc7ff2f93dc39.html#ga2d941ccae7ac9c259f5dc7ff2f93dc39">spc_clock_init</a> (void)</td></tr>
<tr class="memdesc:ga2d941ccae7ac9c259f5dc7ff2f93dc39"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPC560B/Cxx clocks and <a class="el" href="structPLL.html">PLL</a> initialization.  <a href="group__HAL_ga2d941ccae7ac9c259f5dc7ff2f93dc39.html#ga2d941ccae7ac9c259f5dc7ff2f93dc39">More...</a><br /></td></tr>
<tr class="separator:ga2d941ccae7ac9c259f5dc7ff2f93dc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba0885f3b8b2548283bb0c6afc76f26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__types.html#ga7556af1cb61728b53228fa3af1c851de">bool_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gacba0885f3b8b2548283bb0c6afc76f26.html#gacba0885f3b8b2548283bb0c6afc76f26">halSPCSetRunMode</a> (<a class="el" href="group__HAL.html#gad23b51b5198e36af763658710b8823e6">spc5_runmode_t</a> mode)</td></tr>
<tr class="memdesc:gacba0885f3b8b2548283bb0c6afc76f26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switches the system to the specified run mode.  <a href="group__HAL_gacba0885f3b8b2548283bb0c6afc76f26.html#gacba0885f3b8b2548283bb0c6afc76f26">More...</a><br /></td></tr>
<tr class="separator:gacba0885f3b8b2548283bb0c6afc76f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69eaeb078c31fd39fa431b47c835025"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_gaf69eaeb078c31fd39fa431b47c835025.html#gaf69eaeb078c31fd39fa431b47c835025">halSPCSetPeripheralClockMode</a> (uint32_t n, uint32_t pctl)</td></tr>
<tr class="memdesc:gaf69eaeb078c31fd39fa431b47c835025"><td class="mdescLeft">&#160;</td><td class="mdescRight">Changes the clock mode of a peripheral.  <a href="group__HAL_gaf69eaeb078c31fd39fa431b47c835025.html#gaf69eaeb078c31fd39fa431b47c835025">More...</a><br /></td></tr>
<tr class="separator:gaf69eaeb078c31fd39fa431b47c835025"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346a159762df124244701aa2bb193011"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__HAL_ga346a159762df124244701aa2bb193011.html#ga346a159762df124244701aa2bb193011">halSPCGetSystemClock</a> (void)</td></tr>
<tr class="memdesc:ga346a159762df124244701aa2bb193011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the system clock under the current run mode.  <a href="group__HAL_ga346a159762df124244701aa2bb193011.html#ga346a159762df124244701aa2bb193011">More...</a><br /></td></tr>
<tr class="separator:ga346a159762df124244701aa2bb193011"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPC560B/Cxx HAL subsystem low level driver header. </p>
<dl class="section pre"><dt>Precondition</dt><dd>This module requires the following macros to be defined in the <code>board.h</code> file:<ul>
<li>SPC5_XOSC_CLK.</li>
<li>SPC5_OSC_BYPASS (optionally).</li>
</ul>
</dd></dl>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
