ModuleName week030201
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b0
LV: 9
RV: 0
Width: 10
Edges
Edge X1: 80 ,Y1: 184 ,X2: 288 ,Y2: 184
End
Branches
End
Wire Name: b1
LV: 9
RV: 0
Width: 10
Edges
Edge X1: 80 ,Y1: 288 ,X2: 280 ,Y2: 288
End
Branches
End
Wire Name: b2
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 456 ,Y1: 200 ,X2: 568 ,Y2: 200
Edge X1: 568 ,Y1: 200 ,X2: 568 ,Y2: 240
End
Branches
End
Wire Name: b3
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 448 ,Y1: 304 ,X2: 568 ,Y2: 304
Edge X1: 568 ,Y1: 256 ,X2: 568 ,Y2: 304
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 712 ,Y1: 240 ,X2: 1080 ,Y2: 240
End
Branches
End
Wire Name: b6
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 712 ,Y1: 256 ,X2: 1080 ,Y2: 256
End
Branches
End
Wire Name: b7
LV: 4
RV: 0
Width: 5
Edges
Edge X1: 1080 ,Y1: 128 ,X2: 1160 ,Y2: 128
Edge X1: 1080 ,Y1: 128 ,X2: 1080 ,Y2: 448
End
Branches
Branch Left: 1080 ,Top: 240
BranchStrList
4
End
Branch Left: 1080 ,Top: 256
BranchStrList
[3:0]
End
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 872 ,Y1: 184 ,X2: 896 ,Y2: 184
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 456 ,Y1: 184 ,X2: 752 ,Y2: 184
Edge X1: 752 ,Y1: 176 ,X2: 752 ,Y2: 184
Edge X1: 752 ,Y1: 176 ,X2: 808 ,Y2: 176
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 448 ,Y1: 288 ,X2: 800 ,Y2: 288
Edge X1: 800 ,Y1: 192 ,X2: 800 ,Y2: 288
Edge X1: 800 ,Y1: 192 ,X2: 808 ,Y2: 192
End
Branches
End
End
Ports
Port Left: 80 Top: 184 ,Orientation: 0
Portname: A ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
9
,Width:
10
,RV:
0
Port Left: 80 Top: 288 ,Orientation: 0
Portname: B ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
9
,Width:
10
,RV:
0
Port Left: 1160 Top: 128 ,Orientation: 0
Portname: Sum ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
4
,Width:
5
,RV:
0
Port Left: 896 Top: 184 ,Orientation: 0
Portname: CHK2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 592 Top: 232
Name: s0
LibraryName: (NoLibraryName)
IpName: week0303
SymbolParameters
End
Symbol Left: 312 Top: 176
Name: s2
LibraryName: (NoLibraryName)
IpName: week02te03
SymbolParameters
End
Symbol Left: 304 Top: 280
Name: s3
LibraryName: (NoLibraryName)
IpName: week02te03
SymbolParameters
End
Symbol Left: 808 Top: 168
Name: s4
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
