{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 08 16:49:28 2018 " "Info: Processing started: Fri Jun 08 16:49:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Cinema -c Cinema --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cinema -c Cinema --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register valorInserido\[2\] register valorInserido\[5\] 77.5 MHz 12.904 ns Internal " "Info: Clock \"clk\" has Internal fmax of 77.5 MHz between source register \"valorInserido\[2\]\" and destination register \"valorInserido\[5\]\" (period= 12.904 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.721 ns + Longest register register " "Info: + Longest register to register delay is 12.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns valorInserido\[2\] 1 REG LCFF_X34_Y17_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y17_N5; Fanout = 2; REG Node = 'valorInserido\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { valorInserido[2] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.393 ns) 1.410 ns Add23~5 2 COMB LCCOMB_X31_Y16_N4 2 " "Info: 2: + IC(1.017 ns) + CELL(0.393 ns) = 1.410 ns; Loc. = LCCOMB_X31_Y16_N4; Fanout = 2; COMB Node = 'Add23~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { valorInserido[2] Add23~5 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.481 ns Add23~7 3 COMB LCCOMB_X31_Y16_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.481 ns; Loc. = LCCOMB_X31_Y16_N6; Fanout = 2; COMB Node = 'Add23~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add23~5 Add23~7 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.891 ns Add23~8 4 COMB LCCOMB_X31_Y16_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.410 ns) = 1.891 ns; Loc. = LCCOMB_X31_Y16_N8; Fanout = 2; COMB Node = 'Add23~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add23~7 Add23~8 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.414 ns) 2.764 ns Add24~7 5 COMB LCCOMB_X32_Y16_N8 2 " "Info: 5: + IC(0.459 ns) + CELL(0.414 ns) = 2.764 ns; Loc. = LCCOMB_X32_Y16_N8; Fanout = 2; COMB Node = 'Add24~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.873 ns" { Add23~8 Add24~7 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.835 ns Add24~9 6 COMB LCCOMB_X32_Y16_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.835 ns; Loc. = LCCOMB_X32_Y16_N10; Fanout = 2; COMB Node = 'Add24~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add24~7 Add24~9 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.906 ns Add24~11 7 COMB LCCOMB_X32_Y16_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.906 ns; Loc. = LCCOMB_X32_Y16_N12; Fanout = 2; COMB Node = 'Add24~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add24~9 Add24~11 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.065 ns Add24~13 8 COMB LCCOMB_X32_Y16_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 3.065 ns; Loc. = LCCOMB_X32_Y16_N14; Fanout = 2; COMB Node = 'Add24~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add24~11 Add24~13 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.136 ns Add24~15 9 COMB LCCOMB_X32_Y16_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.136 ns; Loc. = LCCOMB_X32_Y16_N16; Fanout = 2; COMB Node = 'Add24~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add24~13 Add24~15 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.207 ns Add24~17 10 COMB LCCOMB_X32_Y16_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.207 ns; Loc. = LCCOMB_X32_Y16_N18; Fanout = 2; COMB Node = 'Add24~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add24~15 Add24~17 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.617 ns Add24~18 11 COMB LCCOMB_X32_Y16_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 3.617 ns; Loc. = LCCOMB_X32_Y16_N20; Fanout = 2; COMB Node = 'Add24~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add24~17 Add24~18 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.414 ns) 4.736 ns Add25~17 12 COMB LCCOMB_X33_Y16_N18 2 " "Info: 12: + IC(0.705 ns) + CELL(0.414 ns) = 4.736 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'Add25~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.119 ns" { Add24~18 Add25~17 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.807 ns Add25~19 13 COMB LCCOMB_X33_Y16_N20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.807 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'Add25~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add25~17 Add25~19 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.878 ns Add25~21 14 COMB LCCOMB_X33_Y16_N22 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.878 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'Add25~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add25~19 Add25~21 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.949 ns Add25~23 15 COMB LCCOMB_X33_Y16_N24 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.949 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'Add25~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add25~21 Add25~23 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.020 ns Add25~25 16 COMB LCCOMB_X33_Y16_N26 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.020 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'Add25~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add25~23 Add25~25 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.091 ns Add25~27 17 COMB LCCOMB_X33_Y16_N28 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.091 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 2; COMB Node = 'Add25~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add25~25 Add25~27 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.501 ns Add25~28 18 COMB LCCOMB_X33_Y16_N30 2 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 5.501 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 2; COMB Node = 'Add25~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add25~27 Add25~28 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.958 ns) + CELL(0.393 ns) 6.852 ns Add26~31 19 COMB LCCOMB_X34_Y15_N0 2 " "Info: 19: + IC(0.958 ns) + CELL(0.393 ns) = 6.852 ns; Loc. = LCCOMB_X34_Y15_N0; Fanout = 2; COMB Node = 'Add26~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.351 ns" { Add25~28 Add26~31 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.923 ns Add26~33 20 COMB LCCOMB_X34_Y15_N2 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 6.923 ns; Loc. = LCCOMB_X34_Y15_N2; Fanout = 2; COMB Node = 'Add26~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add26~31 Add26~33 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.994 ns Add26~35 21 COMB LCCOMB_X34_Y15_N4 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 6.994 ns; Loc. = LCCOMB_X34_Y15_N4; Fanout = 2; COMB Node = 'Add26~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add26~33 Add26~35 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.065 ns Add26~37 22 COMB LCCOMB_X34_Y15_N6 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 7.065 ns; Loc. = LCCOMB_X34_Y15_N6; Fanout = 2; COMB Node = 'Add26~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add26~35 Add26~37 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.136 ns Add26~39 23 COMB LCCOMB_X34_Y15_N8 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 7.136 ns; Loc. = LCCOMB_X34_Y15_N8; Fanout = 2; COMB Node = 'Add26~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add26~37 Add26~39 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.207 ns Add26~41 24 COMB LCCOMB_X34_Y15_N10 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 7.207 ns; Loc. = LCCOMB_X34_Y15_N10; Fanout = 2; COMB Node = 'Add26~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add26~39 Add26~41 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.278 ns Add26~43 25 COMB LCCOMB_X34_Y15_N12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 7.278 ns; Loc. = LCCOMB_X34_Y15_N12; Fanout = 2; COMB Node = 'Add26~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add26~41 Add26~43 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.437 ns Add26~45 26 COMB LCCOMB_X34_Y15_N14 2 " "Info: 26: + IC(0.000 ns) + CELL(0.159 ns) = 7.437 ns; Loc. = LCCOMB_X34_Y15_N14; Fanout = 2; COMB Node = 'Add26~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add26~43 Add26~45 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.508 ns Add26~47 27 COMB LCCOMB_X34_Y15_N16 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 7.508 ns; Loc. = LCCOMB_X34_Y15_N16; Fanout = 2; COMB Node = 'Add26~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add26~45 Add26~47 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.579 ns Add26~49 28 COMB LCCOMB_X34_Y15_N18 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 7.579 ns; Loc. = LCCOMB_X34_Y15_N18; Fanout = 2; COMB Node = 'Add26~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add26~47 Add26~49 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.650 ns Add26~51 29 COMB LCCOMB_X34_Y15_N20 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 7.650 ns; Loc. = LCCOMB_X34_Y15_N20; Fanout = 2; COMB Node = 'Add26~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add26~49 Add26~51 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.060 ns Add26~52 30 COMB LCCOMB_X34_Y15_N22 3 " "Info: 30: + IC(0.000 ns) + CELL(0.410 ns) = 8.060 ns; Loc. = LCCOMB_X34_Y15_N22; Fanout = 3; COMB Node = 'Add26~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add26~51 Add26~52 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.275 ns) 9.314 ns Equal12~6 31 COMB LCCOMB_X35_Y17_N16 1 " "Info: 31: + IC(0.979 ns) + CELL(0.275 ns) = 9.314 ns; Loc. = LCCOMB_X35_Y17_N16; Fanout = 1; COMB Node = 'Equal12~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.254 ns" { Add26~52 Equal12~6 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 9.847 ns Equal12~7 32 COMB LCCOMB_X35_Y17_N18 2 " "Info: 32: + IC(0.258 ns) + CELL(0.275 ns) = 9.847 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 2; COMB Node = 'Equal12~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Equal12~6 Equal12~7 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.438 ns) 10.757 ns LessThan0~31 33 COMB LCCOMB_X35_Y17_N10 2 " "Info: 33: + IC(0.472 ns) + CELL(0.438 ns) = 10.757 ns; Loc. = LCCOMB_X35_Y17_N10; Fanout = 2; COMB Node = 'LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { Equal12~7 LessThan0~31 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.437 ns) 11.467 ns pago~2 34 COMB LCCOMB_X35_Y17_N4 47 " "Info: 34: + IC(0.273 ns) + CELL(0.437 ns) = 11.467 ns; Loc. = LCCOMB_X35_Y17_N4; Fanout = 47; COMB Node = 'pago~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { LessThan0~31 pago~2 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.150 ns) 12.637 ns valorInserido~24 35 COMB LCCOMB_X32_Y18_N4 1 " "Info: 35: + IC(1.020 ns) + CELL(0.150 ns) = 12.637 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'valorInserido~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { pago~2 valorInserido~24 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 12.721 ns valorInserido\[5\] 36 REG LCFF_X32_Y18_N5 2 " "Info: 36: + IC(0.000 ns) + CELL(0.084 ns) = 12.721 ns; Loc. = LCFF_X32_Y18_N5; Fanout = 2; REG Node = 'valorInserido\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { valorInserido~24 valorInserido[5] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.580 ns ( 51.73 % ) " "Info: Total cell delay = 6.580 ns ( 51.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.141 ns ( 48.27 % ) " "Info: Total interconnect delay = 6.141 ns ( 48.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.721 ns" { valorInserido[2] Add23~5 Add23~7 Add23~8 Add24~7 Add24~9 Add24~11 Add24~13 Add24~15 Add24~17 Add24~18 Add25~17 Add25~19 Add25~21 Add25~23 Add25~25 Add25~27 Add25~28 Add26~31 Add26~33 Add26~35 Add26~37 Add26~39 Add26~41 Add26~43 Add26~45 Add26~47 Add26~49 Add26~51 Add26~52 Equal12~6 Equal12~7 LessThan0~31 pago~2 valorInserido~24 valorInserido[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.721 ns" { valorInserido[2] {} Add23~5 {} Add23~7 {} Add23~8 {} Add24~7 {} Add24~9 {} Add24~11 {} Add24~13 {} Add24~15 {} Add24~17 {} Add24~18 {} Add25~17 {} Add25~19 {} Add25~21 {} Add25~23 {} Add25~25 {} Add25~27 {} Add25~28 {} Add26~31 {} Add26~33 {} Add26~35 {} Add26~37 {} Add26~39 {} Add26~41 {} Add26~43 {} Add26~45 {} Add26~47 {} Add26~49 {} Add26~51 {} Add26~52 {} Equal12~6 {} Equal12~7 {} LessThan0~31 {} pago~2 {} valorInserido~24 {} valorInserido[5] {} } { 0.000ns 1.017ns 0.000ns 0.000ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.705ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.958ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.979ns 0.258ns 0.472ns 0.273ns 1.020ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.438ns 0.437ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.031 ns - Smallest " "Info: - Smallest clock skew is 0.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.698 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns valorInserido\[5\] 3 REG LCFF_X32_Y18_N5 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X32_Y18_N5; Fanout = 2; REG Node = 'valorInserido\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk~clkctrl valorInserido[5] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clk clk~clkctrl valorInserido[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[5] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.667 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns valorInserido\[2\] 3 REG LCFF_X34_Y17_N5 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X34_Y17_N5; Fanout = 2; REG Node = 'valorInserido\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { clk~clkctrl valorInserido[2] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl valorInserido[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[2] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clk clk~clkctrl valorInserido[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[5] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl valorInserido[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[2] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.721 ns" { valorInserido[2] Add23~5 Add23~7 Add23~8 Add24~7 Add24~9 Add24~11 Add24~13 Add24~15 Add24~17 Add24~18 Add25~17 Add25~19 Add25~21 Add25~23 Add25~25 Add25~27 Add25~28 Add26~31 Add26~33 Add26~35 Add26~37 Add26~39 Add26~41 Add26~43 Add26~45 Add26~47 Add26~49 Add26~51 Add26~52 Equal12~6 Equal12~7 LessThan0~31 pago~2 valorInserido~24 valorInserido[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.721 ns" { valorInserido[2] {} Add23~5 {} Add23~7 {} Add23~8 {} Add24~7 {} Add24~9 {} Add24~11 {} Add24~13 {} Add24~15 {} Add24~17 {} Add24~18 {} Add25~17 {} Add25~19 {} Add25~21 {} Add25~23 {} Add25~25 {} Add25~27 {} Add25~28 {} Add26~31 {} Add26~33 {} Add26~35 {} Add26~37 {} Add26~39 {} Add26~41 {} Add26~43 {} Add26~45 {} Add26~47 {} Add26~49 {} Add26~51 {} Add26~52 {} Equal12~6 {} Equal12~7 {} LessThan0~31 {} pago~2 {} valorInserido~24 {} valorInserido[5] {} } { 0.000ns 1.017ns 0.000ns 0.000ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.705ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.958ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.979ns 0.258ns 0.472ns 0.273ns 1.020ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.275ns 0.438ns 0.437ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clk clk~clkctrl valorInserido[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[5] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { clk clk~clkctrl valorInserido[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[2] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "valorInserido\[5\] SW\[3\] clk 21.380 ns register " "Info: tsu for register \"valorInserido\[5\]\" (data pin = \"SW\[3\]\", clock pin = \"clk\") is 21.380 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.114 ns + Longest pin register " "Info: + Longest pin to register delay is 24.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 PIN PIN_AE14 11 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 11; PIN Node = 'SW\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.275 ns) 3.782 ns Add2~0 2 COMB LCCOMB_X29_Y16_N0 2 " "Info: 2: + IC(2.508 ns) + CELL(0.275 ns) = 3.782 ns; Loc. = LCCOMB_X29_Y16_N0; Fanout = 2; COMB Node = 'Add2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.783 ns" { SW[3] Add2~0 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.275 ns) 5.134 ns Add5~0 3 COMB LCCOMB_X28_Y15_N8 3 " "Info: 3: + IC(1.077 ns) + CELL(0.275 ns) = 5.134 ns; Loc. = LCCOMB_X28_Y15_N8; Fanout = 3; COMB Node = 'Add5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.352 ns" { Add2~0 Add5~0 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.420 ns) 6.284 ns Add5~2 4 COMB LCCOMB_X28_Y16_N12 2 " "Info: 4: + IC(0.730 ns) + CELL(0.420 ns) = 6.284 ns; Loc. = LCCOMB_X28_Y16_N12; Fanout = 2; COMB Node = 'Add5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { Add5~0 Add5~2 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.420 ns) 7.422 ns Add9~4 5 COMB LCCOMB_X29_Y15_N26 2 " "Info: 5: + IC(0.718 ns) + CELL(0.420 ns) = 7.422 ns; Loc. = LCCOMB_X29_Y15_N26; Fanout = 2; COMB Node = 'Add9~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { Add5~2 Add9~4 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.420 ns) 8.844 ns Add12~4 6 COMB LCCOMB_X27_Y11_N8 2 " "Info: 6: + IC(1.002 ns) + CELL(0.420 ns) = 8.844 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 2; COMB Node = 'Add12~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.422 ns" { Add9~4 Add12~4 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.393 ns) 10.237 ns Add13~5 7 COMB LCCOMB_X25_Y15_N22 2 " "Info: 7: + IC(1.000 ns) + CELL(0.393 ns) = 10.237 ns; Loc. = LCCOMB_X25_Y15_N22; Fanout = 2; COMB Node = 'Add13~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { Add12~4 Add13~5 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.647 ns Add13~6 8 COMB LCCOMB_X25_Y15_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 10.647 ns; Loc. = LCCOMB_X25_Y15_N24; Fanout = 2; COMB Node = 'Add13~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add13~5 Add13~6 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.245 ns) + CELL(0.393 ns) 12.285 ns Add16~7 9 COMB LCCOMB_X32_Y18_N20 1 " "Info: 9: + IC(1.245 ns) + CELL(0.393 ns) = 12.285 ns; Loc. = LCCOMB_X32_Y18_N20; Fanout = 1; COMB Node = 'Add16~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.638 ns" { Add13~6 Add16~7 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.695 ns Add16~8 10 COMB LCCOMB_X32_Y18_N22 4 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 12.695 ns; Loc. = LCCOMB_X32_Y18_N22; Fanout = 4; COMB Node = 'Add16~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add16~7 Add16~8 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.393 ns) 14.207 ns Add17~9 11 COMB LCCOMB_X34_Y17_N24 2 " "Info: 11: + IC(1.119 ns) + CELL(0.393 ns) = 14.207 ns; Loc. = LCCOMB_X34_Y17_N24; Fanout = 2; COMB Node = 'Add17~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { Add16~8 Add17~9 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.278 ns Add17~11 12 COMB LCCOMB_X34_Y17_N26 1 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 14.278 ns; Loc. = LCCOMB_X34_Y17_N26; Fanout = 1; COMB Node = 'Add17~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add17~9 Add17~11 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 14.688 ns Add17~12 13 COMB LCCOMB_X34_Y17_N28 9 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 14.688 ns; Loc. = LCCOMB_X34_Y17_N28; Fanout = 9; COMB Node = 'Add17~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add17~11 Add17~12 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.393 ns) 15.794 ns Add18~5 14 COMB LCCOMB_X32_Y17_N12 2 " "Info: 14: + IC(0.713 ns) + CELL(0.393 ns) = 15.794 ns; Loc. = LCCOMB_X32_Y17_N12; Fanout = 2; COMB Node = 'Add18~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { Add17~12 Add18~5 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 15.953 ns Add18~7 15 COMB LCCOMB_X32_Y17_N14 2 " "Info: 15: + IC(0.000 ns) + CELL(0.159 ns) = 15.953 ns; Loc. = LCCOMB_X32_Y17_N14; Fanout = 2; COMB Node = 'Add18~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add18~5 Add18~7 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.024 ns Add18~9 16 COMB LCCOMB_X32_Y17_N16 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 16.024 ns; Loc. = LCCOMB_X32_Y17_N16; Fanout = 2; COMB Node = 'Add18~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add18~7 Add18~9 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.095 ns Add18~11 17 COMB LCCOMB_X32_Y17_N18 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 16.095 ns; Loc. = LCCOMB_X32_Y17_N18; Fanout = 1; COMB Node = 'Add18~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add18~9 Add18~11 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.505 ns Add18~12 18 COMB LCCOMB_X32_Y17_N20 6 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 16.505 ns; Loc. = LCCOMB_X32_Y17_N20; Fanout = 6; COMB Node = 'Add18~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add18~11 Add18~12 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.438 ns) 17.971 ns LessThan0~22 19 COMB LCCOMB_X35_Y16_N10 1 " "Info: 19: + IC(1.028 ns) + CELL(0.438 ns) = 17.971 ns; Loc. = LCCOMB_X35_Y16_N10; Fanout = 1; COMB Node = 'LessThan0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.466 ns" { Add18~12 LessThan0~22 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.393 ns) 19.370 ns LessThan0~23 20 COMB LCCOMB_X30_Y17_N8 1 " "Info: 20: + IC(1.006 ns) + CELL(0.393 ns) = 19.370 ns; Loc. = LCCOMB_X30_Y17_N8; Fanout = 1; COMB Node = 'LessThan0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.399 ns" { LessThan0~22 LessThan0~23 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.420 ns) 20.043 ns LessThan0~24 21 COMB LCCOMB_X30_Y17_N2 1 " "Info: 21: + IC(0.253 ns) + CELL(0.420 ns) = 20.043 ns; Loc. = LCCOMB_X30_Y17_N2; Fanout = 1; COMB Node = 'LessThan0~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { LessThan0~23 LessThan0~24 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.416 ns) 20.706 ns LessThan0~27 22 COMB LCCOMB_X30_Y17_N22 1 " "Info: 22: + IC(0.247 ns) + CELL(0.416 ns) = 20.706 ns; Loc. = LCCOMB_X30_Y17_N22; Fanout = 1; COMB Node = 'LessThan0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { LessThan0~24 LessThan0~27 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(0.150 ns) 21.756 ns LessThan0~33 23 COMB LCCOMB_X35_Y17_N22 1 " "Info: 23: + IC(0.900 ns) + CELL(0.150 ns) = 21.756 ns; Loc. = LCCOMB_X35_Y17_N22; Fanout = 1; COMB Node = 'LessThan0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { LessThan0~27 LessThan0~33 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 22.150 ns LessThan0~31 24 COMB LCCOMB_X35_Y17_N10 2 " "Info: 24: + IC(0.244 ns) + CELL(0.150 ns) = 22.150 ns; Loc. = LCCOMB_X35_Y17_N10; Fanout = 2; COMB Node = 'LessThan0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { LessThan0~33 LessThan0~31 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.437 ns) 22.860 ns pago~2 25 COMB LCCOMB_X35_Y17_N4 47 " "Info: 25: + IC(0.273 ns) + CELL(0.437 ns) = 22.860 ns; Loc. = LCCOMB_X35_Y17_N4; Fanout = 47; COMB Node = 'pago~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.710 ns" { LessThan0~31 pago~2 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.150 ns) 24.030 ns valorInserido~24 26 COMB LCCOMB_X32_Y18_N4 1 " "Info: 26: + IC(1.020 ns) + CELL(0.150 ns) = 24.030 ns; Loc. = LCCOMB_X32_Y18_N4; Fanout = 1; COMB Node = 'valorInserido~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { pago~2 valorInserido~24 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 24.114 ns valorInserido\[5\] 27 REG LCFF_X32_Y18_N5 2 " "Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 24.114 ns; Loc. = LCFF_X32_Y18_N5; Fanout = 2; REG Node = 'valorInserido\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { valorInserido~24 valorInserido[5] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.031 ns ( 37.45 % ) " "Info: Total cell delay = 9.031 ns ( 37.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.083 ns ( 62.55 % ) " "Info: Total interconnect delay = 15.083 ns ( 62.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.114 ns" { SW[3] Add2~0 Add5~0 Add5~2 Add9~4 Add12~4 Add13~5 Add13~6 Add16~7 Add16~8 Add17~9 Add17~11 Add17~12 Add18~5 Add18~7 Add18~9 Add18~11 Add18~12 LessThan0~22 LessThan0~23 LessThan0~24 LessThan0~27 LessThan0~33 LessThan0~31 pago~2 valorInserido~24 valorInserido[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.114 ns" { SW[3] {} SW[3]~combout {} Add2~0 {} Add5~0 {} Add5~2 {} Add9~4 {} Add12~4 {} Add13~5 {} Add13~6 {} Add16~7 {} Add16~8 {} Add17~9 {} Add17~11 {} Add17~12 {} Add18~5 {} Add18~7 {} Add18~9 {} Add18~11 {} Add18~12 {} LessThan0~22 {} LessThan0~23 {} LessThan0~24 {} LessThan0~27 {} LessThan0~33 {} LessThan0~31 {} pago~2 {} valorInserido~24 {} valorInserido[5] {} } { 0.000ns 0.000ns 2.508ns 1.077ns 0.730ns 0.718ns 1.002ns 1.000ns 0.000ns 1.245ns 0.000ns 1.119ns 0.000ns 0.000ns 0.713ns 0.000ns 0.000ns 0.000ns 0.000ns 1.028ns 1.006ns 0.253ns 0.247ns 0.900ns 0.244ns 0.273ns 1.020ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.420ns 0.420ns 0.420ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.071ns 0.410ns 0.393ns 0.159ns 0.071ns 0.071ns 0.410ns 0.438ns 0.393ns 0.420ns 0.416ns 0.150ns 0.150ns 0.437ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.698 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns valorInserido\[5\] 3 REG LCFF_X32_Y18_N5 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X32_Y18_N5; Fanout = 2; REG Node = 'valorInserido\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { clk~clkctrl valorInserido[5] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clk clk~clkctrl valorInserido[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[5] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.114 ns" { SW[3] Add2~0 Add5~0 Add5~2 Add9~4 Add12~4 Add13~5 Add13~6 Add16~7 Add16~8 Add17~9 Add17~11 Add17~12 Add18~5 Add18~7 Add18~9 Add18~11 Add18~12 LessThan0~22 LessThan0~23 LessThan0~24 LessThan0~27 LessThan0~33 LessThan0~31 pago~2 valorInserido~24 valorInserido[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.114 ns" { SW[3] {} SW[3]~combout {} Add2~0 {} Add5~0 {} Add5~2 {} Add9~4 {} Add12~4 {} Add13~5 {} Add13~6 {} Add16~7 {} Add16~8 {} Add17~9 {} Add17~11 {} Add17~12 {} Add18~5 {} Add18~7 {} Add18~9 {} Add18~11 {} Add18~12 {} LessThan0~22 {} LessThan0~23 {} LessThan0~24 {} LessThan0~27 {} LessThan0~33 {} LessThan0~31 {} pago~2 {} valorInserido~24 {} valorInserido[5] {} } { 0.000ns 0.000ns 2.508ns 1.077ns 0.730ns 0.718ns 1.002ns 1.000ns 0.000ns 1.245ns 0.000ns 1.119ns 0.000ns 0.000ns 0.713ns 0.000ns 0.000ns 0.000ns 0.000ns 1.028ns 1.006ns 0.253ns 0.247ns 0.900ns 0.244ns 0.273ns 1.020ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.420ns 0.420ns 0.420ns 0.393ns 0.410ns 0.393ns 0.410ns 0.393ns 0.071ns 0.410ns 0.393ns 0.159ns 0.071ns 0.071ns 0.410ns 0.438ns 0.393ns 0.420ns 0.416ns 0.150ns 0.150ns 0.437ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { clk clk~clkctrl valorInserido[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { clk {} clk~combout {} clk~clkctrl {} valorInserido[5] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk HEX4\[4\] dHorario.00000010 12.624 ns register " "Info: tco from clock \"clk\" to destination pin \"HEX4\[4\]\" through register \"dHorario.00000010\" is 12.624 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.668 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns dHorario.00000010 3 REG LCFF_X36_Y16_N25 4 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X36_Y16_N25; Fanout = 4; REG Node = 'dHorario.00000010'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk~clkctrl dHorario.00000010 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl dHorario.00000010 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} dHorario.00000010 {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.706 ns + Longest register pin " "Info: + Longest register to pin delay is 9.706 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dHorario.00000010 1 REG LCFF_X36_Y16_N25 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y16_N25; Fanout = 4; REG Node = 'dHorario.00000010'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dHorario.00000010 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.815 ns) + CELL(0.420 ns) 2.235 ns WideOr17 2 COMB LCCOMB_X45_Y8_N4 2 " "Info: 2: + IC(1.815 ns) + CELL(0.420 ns) = 2.235 ns; Loc. = LCCOMB_X45_Y8_N4; Fanout = 2; COMB Node = 'WideOr17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.235 ns" { dHorario.00000010 WideOr17 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 201 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.829 ns) + CELL(2.642 ns) 9.706 ns HEX4\[4\] 3 PIN PIN_R7 0 " "Info: 3: + IC(4.829 ns) + CELL(2.642 ns) = 9.706 ns; Loc. = PIN_R7; Fanout = 0; PIN Node = 'HEX4\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.471 ns" { WideOr17 HEX4[4] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 31.55 % ) " "Info: Total cell delay = 3.062 ns ( 31.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.644 ns ( 68.45 % ) " "Info: Total interconnect delay = 6.644 ns ( 68.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.706 ns" { dHorario.00000010 WideOr17 HEX4[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.706 ns" { dHorario.00000010 {} WideOr17 {} HEX4[4] {} } { 0.000ns 1.815ns 4.829ns } { 0.000ns 0.420ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { clk clk~clkctrl dHorario.00000010 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { clk {} clk~combout {} clk~clkctrl {} dHorario.00000010 {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.706 ns" { dHorario.00000010 WideOr17 HEX4[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.706 ns" { dHorario.00000010 {} WideOr17 {} HEX4[4] {} } { 0.000ns 1.815ns 4.829ns } { 0.000ns 0.420ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "assento11\[11\] SW\[11\] clk -0.038 ns register " "Info: th for register \"assento11\[11\]\" (data pin = \"SW\[11\]\", clock pin = \"clk\") is -0.038 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.686 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 145 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 145; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns assento11\[11\] 3 REG LCFF_X27_Y14_N5 3 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X27_Y14_N5; Fanout = 3; REG Node = 'assento11\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk~clkctrl assento11[11] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl assento11[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} assento11[11] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.990 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.990 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[11\] 1 PIN PIN_P1 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 10; PIN Node = 'SW\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[11] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.416 ns) 2.906 ns assento11\[11\]~42 2 COMB LCCOMB_X27_Y14_N4 1 " "Info: 2: + IC(1.491 ns) + CELL(0.416 ns) = 2.906 ns; Loc. = LCCOMB_X27_Y14_N4; Fanout = 1; COMB Node = 'assento11\[11\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.907 ns" { SW[11] assento11[11]~42 } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.990 ns assento11\[11\] 3 REG LCFF_X27_Y14_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.990 ns; Loc. = LCFF_X27_Y14_N5; Fanout = 3; REG Node = 'assento11\[11\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { assento11[11]~42 assento11[11] } "NODE_NAME" } } { "../Verilog/Cinema.v" "" { Text "C:/Users/aluno/Desktop/Verilog/Cinema.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.499 ns ( 50.13 % ) " "Info: Total cell delay = 1.499 ns ( 50.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.491 ns ( 49.87 % ) " "Info: Total interconnect delay = 1.491 ns ( 49.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { SW[11] assento11[11]~42 assento11[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { SW[11] {} SW[11]~combout {} assento11[11]~42 {} assento11[11] {} } { 0.000ns 0.000ns 1.491ns 0.000ns } { 0.000ns 0.999ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { clk clk~clkctrl assento11[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { clk {} clk~combout {} clk~clkctrl {} assento11[11] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.990 ns" { SW[11] assento11[11]~42 assento11[11] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.990 ns" { SW[11] {} SW[11]~combout {} assento11[11]~42 {} assento11[11] {} } { 0.000ns 0.000ns 1.491ns 0.000ns } { 0.000ns 0.999ns 0.416ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "171 " "Info: Peak virtual memory: 171 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 08 16:49:28 2018 " "Info: Processing ended: Fri Jun 08 16:49:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
