
*** Running vivado
    with args -log using_PLLs.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source using_PLLs.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source using_PLLs.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1332.750 ; gain = 0.023 ; free physical = 4027 ; free virtual = 15123
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top using_PLLs -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19294
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2044.652 ; gain = 377.770 ; free physical = 3071 ; free virtual = 14168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'using_PLLs' [/home/dhep/vivado_proj/PLL/PLL.srcs/sources_1/new/pll.vhd:41]
INFO: [Synth 8-3491] module 'pll_design' declared at '/home/dhep/vivado_proj/PLL/PLL.gen/sources_1/bd/pll_design/synth/pll_design.vhd:15' bound to instance 'comp' of component 'pll_design' [/home/dhep/vivado_proj/PLL/PLL.srcs/sources_1/new/pll.vhd:51]
INFO: [Synth 8-638] synthesizing module 'pll_design' [/home/dhep/vivado_proj/PLL/PLL.gen/sources_1/bd/pll_design/synth/pll_design.vhd:26]
INFO: [Synth 8-3491] module 'pll_design_clk_wiz_0_0' declared at '/home/dhep/vivado_proj/PLL/PLL.runs/synth_1/.Xil/Vivado-19138-dhep-sipm/realtime/pll_design_clk_wiz_0_0_stub.vhdl:6' bound to instance 'clk_wiz_0' of component 'pll_design_clk_wiz_0_0' [/home/dhep/vivado_proj/PLL/PLL.gen/sources_1/bd/pll_design/synth/pll_design.vhd:44]
INFO: [Synth 8-638] synthesizing module 'pll_design_clk_wiz_0_0' [/home/dhep/vivado_proj/PLL/PLL.runs/synth_1/.Xil/Vivado-19138-dhep-sipm/realtime/pll_design_clk_wiz_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'pll_design' (0#1) [/home/dhep/vivado_proj/PLL/PLL.gen/sources_1/bd/pll_design/synth/pll_design.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'using_PLLs' (0#1) [/home/dhep/vivado_proj/PLL/PLL.srcs/sources_1/new/pll.vhd:41]
WARNING: [Synth 8-7129] Port din in module using_PLLs is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2110.590 ; gain = 443.707 ; free physical = 2982 ; free virtual = 14079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2128.402 ; gain = 461.520 ; free physical = 2980 ; free virtual = 14077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2128.402 ; gain = 461.520 ; free physical = 2980 ; free virtual = 14077
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2128.402 ; gain = 0.000 ; free physical = 2980 ; free virtual = 14077
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dhep/vivado_proj/PLL/PLL.gen/sources_1/bd/pll_design/ip/pll_design_clk_wiz_0_0/pll_design_clk_wiz_0_0/pll_design_clk_wiz_0_0_in_context.xdc] for cell 'comp/clk_wiz_0'
Finished Parsing XDC File [/home/dhep/vivado_proj/PLL/PLL.gen/sources_1/bd/pll_design/ip/pll_design_clk_wiz_0_0/pll_design_clk_wiz_0_0/pll_design_clk_wiz_0_0_in_context.xdc] for cell 'comp/clk_wiz_0'
Parsing XDC File [/home/dhep/vivado_proj/PLL/PLL.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'dout2'. [/home/dhep/vivado_proj/PLL/PLL.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc:31]
Finished Parsing XDC File [/home/dhep/vivado_proj/PLL/PLL.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/dhep/vivado_proj/PLL/PLL.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/using_PLLs_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dhep/vivado_proj/PLL/PLL.srcs/constrs_1/imports/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/using_PLLs_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/using_PLLs_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dhep/vivado_proj/PLL/PLL.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dhep/vivado_proj/PLL/PLL.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.340 ; gain = 0.000 ; free physical = 2966 ; free virtual = 14063
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.340 ; gain = 0.000 ; free physical = 2966 ; free virtual = 14063
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2961 ; free virtual = 14058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2961 ; free virtual = 14058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  /home/dhep/vivado_proj/PLL/PLL.gen/sources_1/bd/pll_design/ip/pll_design_clk_wiz_0_0/pll_design_clk_wiz_0_0/pll_design_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  /home/dhep/vivado_proj/PLL/PLL.gen/sources_1/bd/pll_design/ip/pll_design_clk_wiz_0_0/pll_design_clk_wiz_0_0/pll_design_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for comp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for comp/clk_wiz_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2961 ; free virtual = 14058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2960 ; free virtual = 14058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port din in module using_PLLs is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2957 ; free virtual = 14059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2958 ; free virtual = 14060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2958 ; free virtual = 14060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2957 ; free virtual = 14060
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2956 ; free virtual = 14059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2956 ; free virtual = 14059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2956 ; free virtual = 14059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2956 ; free virtual = 14059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2956 ; free virtual = 14059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2956 ; free virtual = 14059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |pll_design_clk_wiz_0_0 |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |pll_design_clk_wiz_0_0_bbox |     1|
|2     |LUT1                        |     1|
|3     |FDRE                        |     1|
|4     |OBUF                        |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2956 ; free virtual = 14059
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2201.340 ; gain = 461.520 ; free physical = 2956 ; free virtual = 14059
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2201.340 ; gain = 534.457 ; free physical = 2956 ; free virtual = 14059
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.340 ; gain = 0.000 ; free physical = 2956 ; free virtual = 14058
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.340 ; gain = 0.000 ; free physical = 3230 ; free virtual = 14332
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1890c7fb
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 2201.340 ; gain = 868.590 ; free physical = 3230 ; free virtual = 14332
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1784.091; main = 1476.844; forked = 357.087
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3138.566; main = 2169.328; forked = 969.238
INFO: [Common 17-1381] The checkpoint '/home/dhep/vivado_proj/PLL/PLL.runs/synth_1/using_PLLs.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file using_PLLs_utilization_synth.rpt -pb using_PLLs_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 10 10:06:25 2023...
