

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'
================================================================
* Date:           Sat Sep 28 22:24:48 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        build_hls
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  7.040 ns|     0.96 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    30003|    30003|  0.240 ms|  0.240 ms|  30001|  30001|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_B_ROWS_MAT_B_COLS  |    30001|    30001|         3|          1|          1|  30000|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     3561|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      104|     -|
|Register             |        -|      -|      298|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      298|     3665|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln36_1_fu_159_p2              |         +|   0|  0|    22|          15|           1|
    |add_ln36_fu_220_p2                |         +|   0|  0|    15|           8|           1|
    |add_ln38_fu_192_p2                |         +|   0|  0|    15|           8|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|     2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|     2|           1|           1|
    |ap_predicate_op32_read_state2     |       and|   0|  0|     2|           1|           1|
    |icmp_ln36_fu_153_p2               |      icmp|   0|  0|    22|          15|          13|
    |icmp_ln38_fu_168_p2               |      icmp|   0|  0|    15|           8|           7|
    |icmp_ln39_fu_186_p2               |      icmp|   0|  0|    10|           3|           1|
    |select_ln36_1_fu_226_p3           |    select|   0|  0|   108|           1|           1|
    |select_ln36_2_fu_233_p3           |    select|   0|  0|     8|           1|           8|
    |select_ln36_fu_174_p3             |    select|   0|  0|     8|           1|           1|
    |shl_ln39_1_fu_298_p2              |       shl|   0|  0|  1159|           2|         300|
    |shl_ln39_fu_279_p2                |       shl|   0|  0|  2171|        2400|        2400|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0|  3561|        2466|        2739|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |MatB_we0_local                         |   9|          2|  300|        600|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_empty_phi_fu_120_p4         |  14|          3|  128|        384|
    |ap_sig_allocacmp_indvar_flatten7_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                |   9|          2|    8|         16|
    |i_fu_86                                |   9|          2|    8|         16|
    |indvar_flatten7_fu_90                  |   9|          2|   15|         30|
    |j_fu_82                                |   9|          2|    8|         16|
    |mem_blk_n_R                            |   9|          2|    1|          2|
    |shiftreg353_fu_78                      |   9|          2|  112|        224|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 104|         23|  597|       1322|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |i_fu_86                            |    8|   0|    8|          0|
    |icmp_ln36_reg_348                  |    1|   0|    1|          0|
    |icmp_ln36_reg_348_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln38_reg_352                  |    1|   0|    1|          0|
    |icmp_ln38_reg_352_pp0_iter1_reg    |    1|   0|    1|          0|
    |icmp_ln39_reg_363                  |    1|   0|    1|          0|
    |icmp_ln39_reg_363_pp0_iter1_reg    |    1|   0|    1|          0|
    |indvar_flatten7_fu_90              |   15|   0|   15|          0|
    |j_fu_82                            |    8|   0|    8|          0|
    |mem_addr_read_reg_367              |  128|   0|  128|          0|
    |select_ln36_reg_358                |    8|   0|    8|          0|
    |select_ln36_reg_358_pp0_iter1_reg  |    8|   0|    8|          0|
    |shiftreg353_fu_78                  |  112|   0|  112|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  298|   0|  298|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+------+------------+--------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits |  Protocol  |                Source Object               |    C Type    |
+--------------------+-----+------+------------+--------------------------------------------+--------------+
|ap_clk              |   in|     1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS|  return value|
|ap_rst              |   in|     1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS|  return value|
|ap_start            |   in|     1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS|  return value|
|ap_done             |  out|     1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS|  return value|
|ap_idle             |  out|     1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS|  return value|
|ap_ready            |  out|     1|  ap_ctrl_hs|  real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS|  return value|
|m_axi_mem_AWVALID   |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWREADY   |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWADDR    |  out|    64|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWID      |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWLEN     |  out|    32|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWSIZE    |  out|     3|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWBURST   |  out|     2|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWLOCK    |  out|     2|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWCACHE   |  out|     4|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWPROT    |  out|     3|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWQOS     |  out|     4|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWREGION  |  out|     4|       m_axi|                                         mem|       pointer|
|m_axi_mem_AWUSER    |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WVALID    |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WREADY    |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WDATA     |  out|   128|       m_axi|                                         mem|       pointer|
|m_axi_mem_WSTRB     |  out|    16|       m_axi|                                         mem|       pointer|
|m_axi_mem_WLAST     |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WID       |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_WUSER     |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARVALID   |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARREADY   |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARADDR    |  out|    64|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARID      |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARLEN     |  out|    32|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARSIZE    |  out|     3|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARBURST   |  out|     2|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARLOCK    |  out|     2|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARCACHE   |  out|     4|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARPROT    |  out|     3|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARQOS     |  out|     4|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARREGION  |  out|     4|       m_axi|                                         mem|       pointer|
|m_axi_mem_ARUSER    |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RVALID    |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RREADY    |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RDATA     |   in|   128|       m_axi|                                         mem|       pointer|
|m_axi_mem_RLAST     |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RID       |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RFIFONUM  |   in|     9|       m_axi|                                         mem|       pointer|
|m_axi_mem_RUSER     |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_RRESP     |   in|     2|       m_axi|                                         mem|       pointer|
|m_axi_mem_BVALID    |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_BREADY    |  out|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_BRESP     |   in|     2|       m_axi|                                         mem|       pointer|
|m_axi_mem_BID       |   in|     1|       m_axi|                                         mem|       pointer|
|m_axi_mem_BUSER     |   in|     1|       m_axi|                                         mem|       pointer|
|MatB_address0       |  out|     8|   ap_memory|                                        MatB|         array|
|MatB_ce0            |  out|     1|   ap_memory|                                        MatB|         array|
|MatB_we0            |  out|   300|   ap_memory|                                        MatB|         array|
|MatB_d0             |  out|  2400|   ap_memory|                                        MatB|         array|
|sext_ln36           |   in|    60|     ap_none|                                   sext_ln36|        scalar|
+--------------------+-----+------+------------+--------------------------------------------+--------------+

