#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n11057.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2552.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11057.clk[0] (.latch)                                           1.014     1.014
n11057.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11559.in[1] (.names)                                            1.014     2.070
n11559.out[0] (.names)                                           0.261     2.331
n11560.in[2] (.names)                                            1.014     3.344
n11560.out[0] (.names)                                           0.261     3.605
n10401.in[0] (.names)                                            1.014     4.619
n10401.out[0] (.names)                                           0.261     4.880
n11561.in[0] (.names)                                            1.014     5.894
n11561.out[0] (.names)                                           0.261     6.155
n11600.in[0] (.names)                                            1.014     7.169
n11600.out[0] (.names)                                           0.261     7.430
n11601.in[1] (.names)                                            1.014     8.444
n11601.out[0] (.names)                                           0.261     8.705
n10783.in[0] (.names)                                            1.014     9.719
n10783.out[0] (.names)                                           0.261     9.980
n11653.in[0] (.names)                                            1.014    10.993
n11653.out[0] (.names)                                           0.261    11.254
n11655.in[1] (.names)                                            1.014    12.268
n11655.out[0] (.names)                                           0.261    12.529
n11657.in[2] (.names)                                            1.014    13.543
n11657.out[0] (.names)                                           0.261    13.804
n11658.in[1] (.names)                                            1.014    14.818
n11658.out[0] (.names)                                           0.261    15.079
n11662.in[0] (.names)                                            1.014    16.093
n11662.out[0] (.names)                                           0.261    16.354
n11663.in[0] (.names)                                            1.014    17.367
n11663.out[0] (.names)                                           0.261    17.628
n11701.in[1] (.names)                                            1.014    18.642
n11701.out[0] (.names)                                           0.261    18.903
n11702.in[0] (.names)                                            1.014    19.917
n11702.out[0] (.names)                                           0.261    20.178
n11709.in[3] (.names)                                            1.014    21.192
n11709.out[0] (.names)                                           0.261    21.453
n11711.in[0] (.names)                                            1.014    22.467
n11711.out[0] (.names)                                           0.261    22.728
n11714.in[1] (.names)                                            1.014    23.742
n11714.out[0] (.names)                                           0.261    24.003
n11671.in[0] (.names)                                            1.014    25.016
n11671.out[0] (.names)                                           0.261    25.277
n11673.in[0] (.names)                                            1.014    26.291
n11673.out[0] (.names)                                           0.261    26.552
n11668.in[0] (.names)                                            1.014    27.566
n11668.out[0] (.names)                                           0.261    27.827
n11669.in[1] (.names)                                            1.014    28.841
n11669.out[0] (.names)                                           0.261    29.102
n11667.in[0] (.names)                                            1.014    30.116
n11667.out[0] (.names)                                           0.261    30.377
n11670.in[0] (.names)                                            1.014    31.390
n11670.out[0] (.names)                                           0.261    31.651
n12526.in[1] (.names)                                            1.014    32.665
n12526.out[0] (.names)                                           0.261    32.926
n4751.in[1] (.names)                                             1.014    33.940
n4751.out[0] (.names)                                            0.261    34.201
n12527.in[1] (.names)                                            1.014    35.215
n12527.out[0] (.names)                                           0.261    35.476
n12531.in[0] (.names)                                            1.014    36.490
n12531.out[0] (.names)                                           0.261    36.751
n12534.in[0] (.names)                                            1.014    37.765
n12534.out[0] (.names)                                           0.261    38.026
n12444.in[0] (.names)                                            1.014    39.039
n12444.out[0] (.names)                                           0.261    39.300
n12447.in[0] (.names)                                            1.014    40.314
n12447.out[0] (.names)                                           0.261    40.575
n12458.in[1] (.names)                                            1.014    41.589
n12458.out[0] (.names)                                           0.261    41.850
n12459.in[1] (.names)                                            1.014    42.864
n12459.out[0] (.names)                                           0.261    43.125
n12463.in[0] (.names)                                            1.014    44.139
n12463.out[0] (.names)                                           0.261    44.400
n12468.in[1] (.names)                                            1.014    45.413
n12468.out[0] (.names)                                           0.261    45.674
n12469.in[0] (.names)                                            1.014    46.688
n12469.out[0] (.names)                                           0.261    46.949
n12471.in[0] (.names)                                            1.014    47.963
n12471.out[0] (.names)                                           0.261    48.224
n8745.in[0] (.names)                                             1.014    49.238
n8745.out[0] (.names)                                            0.261    49.499
n12464.in[0] (.names)                                            1.014    50.513
n12464.out[0] (.names)                                           0.261    50.774
n2552.in[0] (.names)                                             1.014    51.787
n2552.out[0] (.names)                                            0.261    52.048
out:n2552.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n3189.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2575.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3189.clk[0] (.latch)                                            1.014     1.014
n3189.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4713.in[1] (.names)                                             1.014     2.070
n4713.out[0] (.names)                                            0.261     2.331
n4726.in[1] (.names)                                             1.014     3.344
n4726.out[0] (.names)                                            0.261     3.605
n4642.in[3] (.names)                                             1.014     4.619
n4642.out[0] (.names)                                            0.261     4.880
n4694.in[0] (.names)                                             1.014     5.894
n4694.out[0] (.names)                                            0.261     6.155
n4721.in[1] (.names)                                             1.014     7.169
n4721.out[0] (.names)                                            0.261     7.430
n4723.in[0] (.names)                                             1.014     8.444
n4723.out[0] (.names)                                            0.261     8.705
n4644.in[2] (.names)                                             1.014     9.719
n4644.out[0] (.names)                                            0.261     9.980
n4715.in[0] (.names)                                             1.014    10.993
n4715.out[0] (.names)                                            0.261    11.254
n4730.in[2] (.names)                                             1.014    12.268
n4730.out[0] (.names)                                            0.261    12.529
n4733.in[0] (.names)                                             1.014    13.543
n4733.out[0] (.names)                                            0.261    13.804
n4720.in[1] (.names)                                             1.014    14.818
n4720.out[0] (.names)                                            0.261    15.079
n4714.in[0] (.names)                                             1.014    16.093
n4714.out[0] (.names)                                            0.261    16.354
n2632.in[0] (.names)                                             1.014    17.367
n2632.out[0] (.names)                                            0.261    17.628
n18083.in[0] (.names)                                            1.014    18.642
n18083.out[0] (.names)                                           0.261    18.903
n18084.in[3] (.names)                                            1.014    19.917
n18084.out[0] (.names)                                           0.261    20.178
n18085.in[0] (.names)                                            1.014    21.192
n18085.out[0] (.names)                                           0.261    21.453
n17810.in[1] (.names)                                            1.014    22.467
n17810.out[0] (.names)                                           0.261    22.728
n18440.in[0] (.names)                                            1.014    23.742
n18440.out[0] (.names)                                           0.261    24.003
n17540.in[0] (.names)                                            1.014    25.016
n17540.out[0] (.names)                                           0.261    25.277
n17480.in[2] (.names)                                            1.014    26.291
n17480.out[0] (.names)                                           0.261    26.552
n17482.in[1] (.names)                                            1.014    27.566
n17482.out[0] (.names)                                           0.261    27.827
n17510.in[0] (.names)                                            1.014    28.841
n17510.out[0] (.names)                                           0.261    29.102
n17515.in[1] (.names)                                            1.014    30.116
n17515.out[0] (.names)                                           0.261    30.377
n17523.in[2] (.names)                                            1.014    31.390
n17523.out[0] (.names)                                           0.261    31.651
n17525.in[1] (.names)                                            1.014    32.665
n17525.out[0] (.names)                                           0.261    32.926
n2418.in[0] (.names)                                             1.014    33.940
n2418.out[0] (.names)                                            0.261    34.201
n17526.in[0] (.names)                                            1.014    35.215
n17526.out[0] (.names)                                           0.261    35.476
n17536.in[2] (.names)                                            1.014    36.490
n17536.out[0] (.names)                                           0.261    36.751
n17541.in[0] (.names)                                            1.014    37.765
n17541.out[0] (.names)                                           0.261    38.026
n17485.in[0] (.names)                                            1.014    39.039
n17485.out[0] (.names)                                           0.261    39.300
n17543.in[1] (.names)                                            1.014    40.314
n17543.out[0] (.names)                                           0.261    40.575
n17544.in[1] (.names)                                            1.014    41.589
n17544.out[0] (.names)                                           0.261    41.850
n17546.in[0] (.names)                                            1.014    42.864
n17546.out[0] (.names)                                           0.261    43.125
n17635.in[0] (.names)                                            1.014    44.139
n17635.out[0] (.names)                                           0.261    44.400
n16067.in[1] (.names)                                            1.014    45.413
n16067.out[0] (.names)                                           0.261    45.674
n17497.in[0] (.names)                                            1.014    46.688
n17497.out[0] (.names)                                           0.261    46.949
n17486.in[0] (.names)                                            1.014    47.963
n17486.out[0] (.names)                                           0.261    48.224
n3138.in[0] (.names)                                             1.014    49.238
n3138.out[0] (.names)                                            0.261    49.499
n3539.in[0] (.names)                                             1.014    50.513
n3539.out[0] (.names)                                            0.261    50.774
n2575.in[1] (.names)                                             1.014    51.787
n2575.out[0] (.names)                                            0.261    52.048
out:n2575.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n16100.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2705.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16100.clk[0] (.latch)                                           1.014     1.014
n16100.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16882.in[0] (.names)                                            1.014     2.070
n16882.out[0] (.names)                                           0.261     2.331
n16883.in[0] (.names)                                            1.014     3.344
n16883.out[0] (.names)                                           0.261     3.605
n16884.in[1] (.names)                                            1.014     4.619
n16884.out[0] (.names)                                           0.261     4.880
n16891.in[2] (.names)                                            1.014     5.894
n16891.out[0] (.names)                                           0.261     6.155
n17123.in[2] (.names)                                            1.014     7.169
n17123.out[0] (.names)                                           0.261     7.430
n17125.in[0] (.names)                                            1.014     8.444
n17125.out[0] (.names)                                           0.261     8.705
n17127.in[0] (.names)                                            1.014     9.719
n17127.out[0] (.names)                                           0.261     9.980
n17130.in[0] (.names)                                            1.014    10.993
n17130.out[0] (.names)                                           0.261    11.254
n17111.in[0] (.names)                                            1.014    12.268
n17111.out[0] (.names)                                           0.261    12.529
n12809.in[0] (.names)                                            1.014    13.543
n12809.out[0] (.names)                                           0.261    13.804
n16538.in[0] (.names)                                            1.014    14.818
n16538.out[0] (.names)                                           0.261    15.079
n2742.in[0] (.names)                                             1.014    16.093
n2742.out[0] (.names)                                            0.261    16.354
n12456.in[0] (.names)                                            1.014    17.367
n12456.out[0] (.names)                                           0.261    17.628
n16832.in[1] (.names)                                            1.014    18.642
n16832.out[0] (.names)                                           0.261    18.903
n16690.in[1] (.names)                                            1.014    19.917
n16690.out[0] (.names)                                           0.261    20.178
n16686.in[1] (.names)                                            1.014    21.192
n16686.out[0] (.names)                                           0.261    21.453
n16687.in[0] (.names)                                            1.014    22.467
n16687.out[0] (.names)                                           0.261    22.728
n16688.in[0] (.names)                                            1.014    23.742
n16688.out[0] (.names)                                           0.261    24.003
n16730.in[1] (.names)                                            1.014    25.016
n16730.out[0] (.names)                                           0.261    25.277
n16732.in[0] (.names)                                            1.014    26.291
n16732.out[0] (.names)                                           0.261    26.552
n16735.in[1] (.names)                                            1.014    27.566
n16735.out[0] (.names)                                           0.261    27.827
n16927.in[1] (.names)                                            1.014    28.841
n16927.out[0] (.names)                                           0.261    29.102
n16932.in[1] (.names)                                            1.014    30.116
n16932.out[0] (.names)                                           0.261    30.377
n16933.in[0] (.names)                                            1.014    31.390
n16933.out[0] (.names)                                           0.261    31.651
n16050.in[0] (.names)                                            1.014    32.665
n16050.out[0] (.names)                                           0.261    32.926
n18468.in[0] (.names)                                            1.014    33.940
n18468.out[0] (.names)                                           0.261    34.201
n18469.in[0] (.names)                                            1.014    35.215
n18469.out[0] (.names)                                           0.261    35.476
n18479.in[1] (.names)                                            1.014    36.490
n18479.out[0] (.names)                                           0.261    36.751
n18480.in[0] (.names)                                            1.014    37.765
n18480.out[0] (.names)                                           0.261    38.026
n18391.in[0] (.names)                                            1.014    39.039
n18391.out[0] (.names)                                           0.261    39.300
n18482.in[1] (.names)                                            1.014    40.314
n18482.out[0] (.names)                                           0.261    40.575
n18485.in[1] (.names)                                            1.014    41.589
n18485.out[0] (.names)                                           0.261    41.850
n18364.in[1] (.names)                                            1.014    42.864
n18364.out[0] (.names)                                           0.261    43.125
n2401.in[0] (.names)                                             1.014    44.139
n2401.out[0] (.names)                                            0.261    44.400
n18117.in[0] (.names)                                            1.014    45.413
n18117.out[0] (.names)                                           0.261    45.674
n18529.in[0] (.names)                                            1.014    46.688
n18529.out[0] (.names)                                           0.261    46.949
n18521.in[0] (.names)                                            1.014    47.963
n18521.out[0] (.names)                                           0.261    48.224
n17826.in[0] (.names)                                            1.014    49.238
n17826.out[0] (.names)                                           0.261    49.499
n18522.in[0] (.names)                                            1.014    50.513
n18522.out[0] (.names)                                           0.261    50.774
n2705.in[0] (.names)                                             1.014    51.787
n2705.out[0] (.names)                                            0.261    52.048
out:n2705.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n3330.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2792.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3330.clk[0] (.latch)                                            1.014     1.014
n3330.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11197.in[0] (.names)                                            1.014     2.070
n11197.out[0] (.names)                                           0.261     2.331
n11200.in[1] (.names)                                            1.014     3.344
n11200.out[0] (.names)                                           0.261     3.605
n9496.in[0] (.names)                                             1.014     4.619
n9496.out[0] (.names)                                            0.261     4.880
n11212.in[3] (.names)                                            1.014     5.894
n11212.out[0] (.names)                                           0.261     6.155
n11213.in[0] (.names)                                            1.014     7.169
n11213.out[0] (.names)                                           0.261     7.430
n11218.in[1] (.names)                                            1.014     8.444
n11218.out[0] (.names)                                           0.261     8.705
n11052.in[0] (.names)                                            1.014     9.719
n11052.out[0] (.names)                                           0.261     9.980
n11206.in[0] (.names)                                            1.014    10.993
n11206.out[0] (.names)                                           0.261    11.254
n11216.in[0] (.names)                                            1.014    12.268
n11216.out[0] (.names)                                           0.261    12.529
n11230.in[0] (.names)                                            1.014    13.543
n11230.out[0] (.names)                                           0.261    13.804
n11056.in[1] (.names)                                            1.014    14.818
n11056.out[0] (.names)                                           0.261    15.079
n11398.in[0] (.names)                                            1.014    16.093
n11398.out[0] (.names)                                           0.261    16.354
n11273.in[0] (.names)                                            1.014    17.367
n11273.out[0] (.names)                                           0.261    17.628
n11338.in[0] (.names)                                            1.014    18.642
n11338.out[0] (.names)                                           0.261    18.903
n11339.in[2] (.names)                                            1.014    19.917
n11339.out[0] (.names)                                           0.261    20.178
n11387.in[1] (.names)                                            1.014    21.192
n11387.out[0] (.names)                                           0.261    21.453
n11388.in[0] (.names)                                            1.014    22.467
n11388.out[0] (.names)                                           0.261    22.728
n11043.in[0] (.names)                                            1.014    23.742
n11043.out[0] (.names)                                           0.261    24.003
n11389.in[0] (.names)                                            1.014    25.016
n11389.out[0] (.names)                                           0.261    25.277
n11395.in[0] (.names)                                            1.014    26.291
n11395.out[0] (.names)                                           0.261    26.552
n11396.in[0] (.names)                                            1.014    27.566
n11396.out[0] (.names)                                           0.261    27.827
n11346.in[0] (.names)                                            1.014    28.841
n11346.out[0] (.names)                                           0.261    29.102
n11347.in[2] (.names)                                            1.014    30.116
n11347.out[0] (.names)                                           0.261    30.377
n11343.in[1] (.names)                                            1.014    31.390
n11343.out[0] (.names)                                           0.261    31.651
n11340.in[1] (.names)                                            1.014    32.665
n11340.out[0] (.names)                                           0.261    32.926
n11342.in[0] (.names)                                            1.014    33.940
n11342.out[0] (.names)                                           0.261    34.201
n11348.in[0] (.names)                                            1.014    35.215
n11348.out[0] (.names)                                           0.261    35.476
n11352.in[1] (.names)                                            1.014    36.490
n11352.out[0] (.names)                                           0.261    36.751
n11265.in[0] (.names)                                            1.014    37.765
n11265.out[0] (.names)                                           0.261    38.026
n11225.in[0] (.names)                                            1.014    39.039
n11225.out[0] (.names)                                           0.261    39.300
n11046.in[0] (.names)                                            1.014    40.314
n11046.out[0] (.names)                                           0.261    40.575
n11227.in[0] (.names)                                            1.014    41.589
n11227.out[0] (.names)                                           0.261    41.850
n11228.in[0] (.names)                                            1.014    42.864
n11228.out[0] (.names)                                           0.261    43.125
n11232.in[0] (.names)                                            1.014    44.139
n11232.out[0] (.names)                                           0.261    44.400
n11233.in[0] (.names)                                            1.014    45.413
n11233.out[0] (.names)                                           0.261    45.674
n11257.in[2] (.names)                                            1.014    46.688
n11257.out[0] (.names)                                           0.261    46.949
n11261.in[2] (.names)                                            1.014    47.963
n11261.out[0] (.names)                                           0.261    48.224
n2843.in[1] (.names)                                             1.014    49.238
n2843.out[0] (.names)                                            0.261    49.499
n16205.in[3] (.names)                                            1.014    50.513
n16205.out[0] (.names)                                           0.261    50.774
n2792.in[1] (.names)                                             1.014    51.787
n2792.out[0] (.names)                                            0.261    52.048
out:n2792.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n3596.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3269.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3596.clk[0] (.latch)                                            1.014     1.014
n3596.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4446.in[0] (.names)                                             1.014     2.070
n4446.out[0] (.names)                                            0.261     2.331
n4454.in[1] (.names)                                             1.014     3.344
n4454.out[0] (.names)                                            0.261     3.605
n4455.in[0] (.names)                                             1.014     4.619
n4455.out[0] (.names)                                            0.261     4.880
n4457.in[0] (.names)                                             1.014     5.894
n4457.out[0] (.names)                                            0.261     6.155
n4325.in[0] (.names)                                             1.014     7.169
n4325.out[0] (.names)                                            0.261     7.430
n4830.in[2] (.names)                                             1.014     8.444
n4830.out[0] (.names)                                            0.261     8.705
n4795.in[1] (.names)                                             1.014     9.719
n4795.out[0] (.names)                                            0.261     9.980
n4833.in[1] (.names)                                             1.014    10.993
n4833.out[0] (.names)                                            0.261    11.254
n4741.in[1] (.names)                                             1.014    12.268
n4741.out[0] (.names)                                            0.261    12.529
n4826.in[0] (.names)                                             1.014    13.543
n4826.out[0] (.names)                                            0.261    13.804
n4835.in[0] (.names)                                             1.014    14.818
n4835.out[0] (.names)                                            0.261    15.079
n4735.in[0] (.names)                                             1.014    16.093
n4735.out[0] (.names)                                            0.261    16.354
n4736.in[1] (.names)                                             1.014    17.367
n4736.out[0] (.names)                                            0.261    17.628
n4744.in[0] (.names)                                             1.014    18.642
n4744.out[0] (.names)                                            0.261    18.903
n4745.in[0] (.names)                                             1.014    19.917
n4745.out[0] (.names)                                            0.261    20.178
n4746.in[0] (.names)                                             1.014    21.192
n4746.out[0] (.names)                                            0.261    21.453
n4755.in[2] (.names)                                             1.014    22.467
n4755.out[0] (.names)                                            0.261    22.728
n4762.in[0] (.names)                                             1.014    23.742
n4762.out[0] (.names)                                            0.261    24.003
n4771.in[1] (.names)                                             1.014    25.016
n4771.out[0] (.names)                                            0.261    25.277
n2851.in[2] (.names)                                             1.014    26.291
n2851.out[0] (.names)                                            0.261    26.552
n4178.in[1] (.names)                                             1.014    27.566
n4178.out[0] (.names)                                            0.261    27.827
n3830.in[0] (.names)                                             1.014    28.841
n3830.out[0] (.names)                                            0.261    29.102
n3863.in[1] (.names)                                             1.014    30.116
n3863.out[0] (.names)                                            0.261    30.377
n4132.in[0] (.names)                                             1.014    31.390
n4132.out[0] (.names)                                            0.261    31.651
n4133.in[1] (.names)                                             1.014    32.665
n4133.out[0] (.names)                                            0.261    32.926
n4136.in[1] (.names)                                             1.014    33.940
n4136.out[0] (.names)                                            0.261    34.201
n4141.in[3] (.names)                                             1.014    35.215
n4141.out[0] (.names)                                            0.261    35.476
n4105.in[0] (.names)                                             1.014    36.490
n4105.out[0] (.names)                                            0.261    36.751
n4109.in[0] (.names)                                             1.014    37.765
n4109.out[0] (.names)                                            0.261    38.026
n4110.in[2] (.names)                                             1.014    39.039
n4110.out[0] (.names)                                            0.261    39.300
n4113.in[1] (.names)                                             1.014    40.314
n4113.out[0] (.names)                                            0.261    40.575
n2900.in[0] (.names)                                             1.014    41.589
n2900.out[0] (.names)                                            0.261    41.850
n4142.in[0] (.names)                                             1.014    42.864
n4142.out[0] (.names)                                            0.261    43.125
n4144.in[0] (.names)                                             1.014    44.139
n4144.out[0] (.names)                                            0.261    44.400
n4145.in[1] (.names)                                             1.014    45.413
n4145.out[0] (.names)                                            0.261    45.674
n4155.in[1] (.names)                                             1.014    46.688
n4155.out[0] (.names)                                            0.261    46.949
n3466.in[1] (.names)                                             1.014    47.963
n3466.out[0] (.names)                                            0.261    48.224
n3875.in[2] (.names)                                             1.014    49.238
n3875.out[0] (.names)                                            0.261    49.499
n3734.in[1] (.names)                                             1.014    50.513
n3734.out[0] (.names)                                            0.261    50.774
n3269.in[0] (.names)                                             1.014    51.787
n3269.out[0] (.names)                                            0.261    52.048
out:n3269.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n3333.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3304.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3333.clk[0] (.latch)                                            1.014     1.014
n3333.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6667.in[0] (.names)                                             1.014     3.344
n6667.out[0] (.names)                                            0.261     3.605
n6671.in[2] (.names)                                             1.014     4.619
n6671.out[0] (.names)                                            0.261     4.880
n6759.in[3] (.names)                                             1.014     5.894
n6759.out[0] (.names)                                            0.261     6.155
n6664.in[0] (.names)                                             1.014     7.169
n6664.out[0] (.names)                                            0.261     7.430
n6776.in[1] (.names)                                             1.014     8.444
n6776.out[0] (.names)                                            0.261     8.705
n6779.in[0] (.names)                                             1.014     9.719
n6779.out[0] (.names)                                            0.261     9.980
n6780.in[0] (.names)                                             1.014    10.993
n6780.out[0] (.names)                                            0.261    11.254
n6782.in[0] (.names)                                             1.014    12.268
n6782.out[0] (.names)                                            0.261    12.529
n6783.in[0] (.names)                                             1.014    13.543
n6783.out[0] (.names)                                            0.261    13.804
n6784.in[1] (.names)                                             1.014    14.818
n6784.out[0] (.names)                                            0.261    15.079
n6769.in[1] (.names)                                             1.014    16.093
n6769.out[0] (.names)                                            0.261    16.354
n6680.in[0] (.names)                                             1.014    17.367
n6680.out[0] (.names)                                            0.261    17.628
n6681.in[2] (.names)                                             1.014    18.642
n6681.out[0] (.names)                                            0.261    18.903
n6698.in[1] (.names)                                             1.014    19.917
n6698.out[0] (.names)                                            0.261    20.178
n6724.in[1] (.names)                                             1.014    21.192
n6724.out[0] (.names)                                            0.261    21.453
n6725.in[0] (.names)                                             1.014    22.467
n6725.out[0] (.names)                                            0.261    22.728
n6726.in[0] (.names)                                             1.014    23.742
n6726.out[0] (.names)                                            0.261    24.003
n6728.in[0] (.names)                                             1.014    25.016
n6728.out[0] (.names)                                            0.261    25.277
n6729.in[2] (.names)                                             1.014    26.291
n6729.out[0] (.names)                                            0.261    26.552
n6730.in[0] (.names)                                             1.014    27.566
n6730.out[0] (.names)                                            0.261    27.827
n6733.in[1] (.names)                                             1.014    28.841
n6733.out[0] (.names)                                            0.261    29.102
n6735.in[1] (.names)                                             1.014    30.116
n6735.out[0] (.names)                                            0.261    30.377
n6736.in[1] (.names)                                             1.014    31.390
n6736.out[0] (.names)                                            0.261    31.651
n6744.in[0] (.names)                                             1.014    32.665
n6744.out[0] (.names)                                            0.261    32.926
n6737.in[0] (.names)                                             1.014    33.940
n6737.out[0] (.names)                                            0.261    34.201
n5987.in[0] (.names)                                             1.014    35.215
n5987.out[0] (.names)                                            0.261    35.476
n6786.in[0] (.names)                                             1.014    36.490
n6786.out[0] (.names)                                            0.261    36.751
n5944.in[0] (.names)                                             1.014    37.765
n5944.out[0] (.names)                                            0.261    38.026
n5968.in[1] (.names)                                             1.014    39.039
n5968.out[0] (.names)                                            0.261    39.300
n5128.in[0] (.names)                                             1.014    40.314
n5128.out[0] (.names)                                            0.261    40.575
n3035.in[2] (.names)                                             1.014    41.589
n3035.out[0] (.names)                                            0.261    41.850
n6267.in[0] (.names)                                             1.014    42.864
n6267.out[0] (.names)                                            0.261    43.125
n6269.in[0] (.names)                                             1.014    44.139
n6269.out[0] (.names)                                            0.261    44.400
n6274.in[0] (.names)                                             1.014    45.413
n6274.out[0] (.names)                                            0.261    45.674
n6275.in[1] (.names)                                             1.014    46.688
n6275.out[0] (.names)                                            0.261    46.949
n6276.in[1] (.names)                                             1.014    47.963
n6276.out[0] (.names)                                            0.261    48.224
n3579.in[1] (.names)                                             1.014    49.238
n3579.out[0] (.names)                                            0.261    49.499
n6108.in[1] (.names)                                             1.014    50.513
n6108.out[0] (.names)                                            0.261    50.774
n3304.in[0] (.names)                                             1.014    51.787
n3304.out[0] (.names)                                            0.261    52.048
out:n3304.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n11087.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2957.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11087.clk[0] (.latch)                                           1.014     1.014
n11087.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n9381.in[1] (.names)                                             1.014     2.070
n9381.out[0] (.names)                                            0.261     2.331
n15595.in[2] (.names)                                            1.014     3.344
n15595.out[0] (.names)                                           0.261     3.605
n15554.in[1] (.names)                                            1.014     4.619
n15554.out[0] (.names)                                           0.261     4.880
n15651.in[1] (.names)                                            1.014     5.894
n15651.out[0] (.names)                                           0.261     6.155
n15442.in[0] (.names)                                            1.014     7.169
n15442.out[0] (.names)                                           0.261     7.430
n15653.in[0] (.names)                                            1.014     8.444
n15653.out[0] (.names)                                           0.261     8.705
n15543.in[0] (.names)                                            1.014     9.719
n15543.out[0] (.names)                                           0.261     9.980
n15655.in[0] (.names)                                            1.014    10.993
n15655.out[0] (.names)                                           0.261    11.254
n2579.in[0] (.names)                                             1.014    12.268
n2579.out[0] (.names)                                            0.261    12.529
n15491.in[1] (.names)                                            1.014    13.543
n15491.out[0] (.names)                                           0.261    13.804
n15642.in[0] (.names)                                            1.014    14.818
n15642.out[0] (.names)                                           0.261    15.079
n15647.in[0] (.names)                                            1.014    16.093
n15647.out[0] (.names)                                           0.261    16.354
n15648.in[1] (.names)                                            1.014    17.367
n15648.out[0] (.names)                                           0.261    17.628
n14948.in[0] (.names)                                            1.014    18.642
n14948.out[0] (.names)                                           0.261    18.903
n15643.in[0] (.names)                                            1.014    19.917
n15643.out[0] (.names)                                           0.261    20.178
n15645.in[1] (.names)                                            1.014    21.192
n15645.out[0] (.names)                                           0.261    21.453
n15646.in[3] (.names)                                            1.014    22.467
n15646.out[0] (.names)                                           0.261    22.728
n15639.in[0] (.names)                                            1.014    23.742
n15639.out[0] (.names)                                           0.261    24.003
n15635.in[0] (.names)                                            1.014    25.016
n15635.out[0] (.names)                                           0.261    25.277
n15641.in[0] (.names)                                            1.014    26.291
n15641.out[0] (.names)                                           0.261    26.552
n14466.in[0] (.names)                                            1.014    27.566
n14466.out[0] (.names)                                           0.261    27.827
n15117.in[2] (.names)                                            1.014    28.841
n15117.out[0] (.names)                                           0.261    29.102
n15106.in[0] (.names)                                            1.014    30.116
n15106.out[0] (.names)                                           0.261    30.377
n15107.in[0] (.names)                                            1.014    31.390
n15107.out[0] (.names)                                           0.261    31.651
n15119.in[1] (.names)                                            1.014    32.665
n15119.out[0] (.names)                                           0.261    32.926
n15123.in[0] (.names)                                            1.014    33.940
n15123.out[0] (.names)                                           0.261    34.201
n14931.in[2] (.names)                                            1.014    35.215
n14931.out[0] (.names)                                           0.261    35.476
n13665.in[0] (.names)                                            1.014    36.490
n13665.out[0] (.names)                                           0.261    36.751
n13666.in[0] (.names)                                            1.014    37.765
n13666.out[0] (.names)                                           0.261    38.026
n13668.in[1] (.names)                                            1.014    39.039
n13668.out[0] (.names)                                           0.261    39.300
n13674.in[1] (.names)                                            1.014    40.314
n13674.out[0] (.names)                                           0.261    40.575
n13644.in[0] (.names)                                            1.014    41.589
n13644.out[0] (.names)                                           0.261    41.850
n13691.in[0] (.names)                                            1.014    42.864
n13691.out[0] (.names)                                           0.261    43.125
n13616.in[0] (.names)                                            1.014    44.139
n13616.out[0] (.names)                                           0.261    44.400
n12936.in[1] (.names)                                            1.014    45.413
n12936.out[0] (.names)                                           0.261    45.674
n13557.in[2] (.names)                                            1.014    46.688
n13557.out[0] (.names)                                           0.261    46.949
n12983.in[1] (.names)                                            1.014    47.963
n12983.out[0] (.names)                                           0.261    48.224
n13559.in[0] (.names)                                            1.014    49.238
n13559.out[0] (.names)                                           0.261    49.499
n11012.in[1] (.names)                                            1.014    50.513
n11012.out[0] (.names)                                           0.261    50.774
n2957.in[0] (.names)                                             1.014    51.787
n2957.out[0] (.names)                                            0.261    52.048
out:n2957.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 8
Startpoint: n11087.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2475.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11087.clk[0] (.latch)                                           1.014     1.014
n11087.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n9381.in[1] (.names)                                             1.014     2.070
n9381.out[0] (.names)                                            0.261     2.331
n15595.in[2] (.names)                                            1.014     3.344
n15595.out[0] (.names)                                           0.261     3.605
n15554.in[1] (.names)                                            1.014     4.619
n15554.out[0] (.names)                                           0.261     4.880
n15651.in[1] (.names)                                            1.014     5.894
n15651.out[0] (.names)                                           0.261     6.155
n15442.in[0] (.names)                                            1.014     7.169
n15442.out[0] (.names)                                           0.261     7.430
n15653.in[0] (.names)                                            1.014     8.444
n15653.out[0] (.names)                                           0.261     8.705
n15543.in[0] (.names)                                            1.014     9.719
n15543.out[0] (.names)                                           0.261     9.980
n15655.in[0] (.names)                                            1.014    10.993
n15655.out[0] (.names)                                           0.261    11.254
n2579.in[0] (.names)                                             1.014    12.268
n2579.out[0] (.names)                                            0.261    12.529
n15491.in[1] (.names)                                            1.014    13.543
n15491.out[0] (.names)                                           0.261    13.804
n15642.in[0] (.names)                                            1.014    14.818
n15642.out[0] (.names)                                           0.261    15.079
n15647.in[0] (.names)                                            1.014    16.093
n15647.out[0] (.names)                                           0.261    16.354
n15648.in[1] (.names)                                            1.014    17.367
n15648.out[0] (.names)                                           0.261    17.628
n15637.in[0] (.names)                                            1.014    18.642
n15637.out[0] (.names)                                           0.261    18.903
n15612.in[0] (.names)                                            1.014    19.917
n15612.out[0] (.names)                                           0.261    20.178
n15461.in[0] (.names)                                            1.014    21.192
n15461.out[0] (.names)                                           0.261    21.453
n14349.in[0] (.names)                                            1.014    22.467
n14349.out[0] (.names)                                           0.261    22.728
n14346.in[2] (.names)                                            1.014    23.742
n14346.out[0] (.names)                                           0.261    24.003
n10948.in[0] (.names)                                            1.014    25.016
n10948.out[0] (.names)                                           0.261    25.277
n2430.in[1] (.names)                                             1.014    26.291
n2430.out[0] (.names)                                            0.261    26.552
n14262.in[1] (.names)                                            1.014    27.566
n14262.out[0] (.names)                                           0.261    27.827
n14830.in[1] (.names)                                            1.014    28.841
n14830.out[0] (.names)                                           0.261    29.102
n14833.in[1] (.names)                                            1.014    30.116
n14833.out[0] (.names)                                           0.261    30.377
n14836.in[2] (.names)                                            1.014    31.390
n14836.out[0] (.names)                                           0.261    31.651
n14804.in[2] (.names)                                            1.014    32.665
n14804.out[0] (.names)                                           0.261    32.926
n2784.in[1] (.names)                                             1.014    33.940
n2784.out[0] (.names)                                            0.261    34.201
n14747.in[2] (.names)                                            1.014    35.215
n14747.out[0] (.names)                                           0.261    35.476
n14634.in[1] (.names)                                            1.014    36.490
n14634.out[0] (.names)                                           0.261    36.751
n14637.in[0] (.names)                                            1.014    37.765
n14637.out[0] (.names)                                           0.261    38.026
n8775.in[1] (.names)                                             1.014    39.039
n8775.out[0] (.names)                                            0.261    39.300
n14643.in[1] (.names)                                            1.014    40.314
n14643.out[0] (.names)                                           0.261    40.575
n14647.in[0] (.names)                                            1.014    41.589
n14647.out[0] (.names)                                           0.261    41.850
n14648.in[1] (.names)                                            1.014    42.864
n14648.out[0] (.names)                                           0.261    43.125
n14649.in[0] (.names)                                            1.014    44.139
n14649.out[0] (.names)                                           0.261    44.400
n10980.in[0] (.names)                                            1.014    45.413
n10980.out[0] (.names)                                           0.261    45.674
n10922.in[1] (.names)                                            1.014    46.688
n10922.out[0] (.names)                                           0.261    46.949
n14585.in[0] (.names)                                            1.014    47.963
n14585.out[0] (.names)                                           0.261    48.224
n14587.in[1] (.names)                                            1.014    49.238
n14587.out[0] (.names)                                           0.261    49.499
n14213.in[2] (.names)                                            1.014    50.513
n14213.out[0] (.names)                                           0.261    50.774
n2475.in[0] (.names)                                             1.014    51.787
n2475.out[0] (.names)                                            0.261    52.048
out:n2475.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 9
Startpoint: n14895.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2948.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14895.clk[0] (.latch)                                           1.014     1.014
n14895.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15868.in[0] (.names)                                            1.014     2.070
n15868.out[0] (.names)                                           0.261     2.331
n15865.in[0] (.names)                                            1.014     3.344
n15865.out[0] (.names)                                           0.261     3.605
n15863.in[0] (.names)                                            1.014     4.619
n15863.out[0] (.names)                                           0.261     4.880
n15866.in[0] (.names)                                            1.014     5.894
n15866.out[0] (.names)                                           0.261     6.155
n15764.in[0] (.names)                                            1.014     7.169
n15764.out[0] (.names)                                           0.261     7.430
n15766.in[1] (.names)                                            1.014     8.444
n15766.out[0] (.names)                                           0.261     8.705
n15773.in[2] (.names)                                            1.014     9.719
n15773.out[0] (.names)                                           0.261     9.980
n15783.in[1] (.names)                                            1.014    10.993
n15783.out[0] (.names)                                           0.261    11.254
n14420.in[1] (.names)                                            1.014    12.268
n14420.out[0] (.names)                                           0.261    12.529
n15777.in[0] (.names)                                            1.014    13.543
n15777.out[0] (.names)                                           0.261    13.804
n15778.in[1] (.names)                                            1.014    14.818
n15778.out[0] (.names)                                           0.261    15.079
n15779.in[1] (.names)                                            1.014    16.093
n15779.out[0] (.names)                                           0.261    16.354
n15860.in[2] (.names)                                            1.014    17.367
n15860.out[0] (.names)                                           0.261    17.628
n15872.in[2] (.names)                                            1.014    18.642
n15872.out[0] (.names)                                           0.261    18.903
n15822.in[2] (.names)                                            1.014    19.917
n15822.out[0] (.names)                                           0.261    20.178
n15873.in[0] (.names)                                            1.014    21.192
n15873.out[0] (.names)                                           0.261    21.453
n15936.in[2] (.names)                                            1.014    22.467
n15936.out[0] (.names)                                           0.261    22.728
n15937.in[2] (.names)                                            1.014    23.742
n15937.out[0] (.names)                                           0.261    24.003
n15938.in[0] (.names)                                            1.014    25.016
n15938.out[0] (.names)                                           0.261    25.277
n15139.in[0] (.names)                                            1.014    26.291
n15139.out[0] (.names)                                           0.261    26.552
n15140.in[0] (.names)                                            1.014    27.566
n15140.out[0] (.names)                                           0.261    27.827
n14903.in[1] (.names)                                            1.014    28.841
n14903.out[0] (.names)                                           0.261    29.102
n15207.in[1] (.names)                                            1.014    30.116
n15207.out[0] (.names)                                           0.261    30.377
n15214.in[2] (.names)                                            1.014    31.390
n15214.out[0] (.names)                                           0.261    31.651
n15182.in[1] (.names)                                            1.014    32.665
n15182.out[0] (.names)                                           0.261    32.926
n3563.in[1] (.names)                                             1.014    33.940
n3563.out[0] (.names)                                            0.261    34.201
n15151.in[1] (.names)                                            1.014    35.215
n15151.out[0] (.names)                                           0.261    35.476
n15192.in[0] (.names)                                            1.014    36.490
n15192.out[0] (.names)                                           0.261    36.751
n10974.in[0] (.names)                                            1.014    37.765
n10974.out[0] (.names)                                           0.261    38.026
n15417.in[2] (.names)                                            1.014    39.039
n15417.out[0] (.names)                                           0.261    39.300
n15419.in[0] (.names)                                            1.014    40.314
n15419.out[0] (.names)                                           0.261    40.575
n15420.in[1] (.names)                                            1.014    41.589
n15420.out[0] (.names)                                           0.261    41.850
n15475.in[1] (.names)                                            1.014    42.864
n15475.out[0] (.names)                                           0.261    43.125
n15482.in[1] (.names)                                            1.014    44.139
n15482.out[0] (.names)                                           0.261    44.400
n15383.in[0] (.names)                                            1.014    45.413
n15383.out[0] (.names)                                           0.261    45.674
n15381.in[1] (.names)                                            1.014    46.688
n15381.out[0] (.names)                                           0.261    46.949
n15273.in[2] (.names)                                            1.014    47.963
n15273.out[0] (.names)                                           0.261    48.224
n14251.in[0] (.names)                                            1.014    49.238
n14251.out[0] (.names)                                           0.261    49.499
n14930.in[0] (.names)                                            1.014    50.513
n14930.out[0] (.names)                                           0.261    50.774
n2948.in[0] (.names)                                             1.014    51.787
n2948.out[0] (.names)                                            0.261    52.048
out:n2948.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 10
Startpoint: n16100.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2554.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16100.clk[0] (.latch)                                           1.014     1.014
n16100.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16882.in[0] (.names)                                            1.014     2.070
n16882.out[0] (.names)                                           0.261     2.331
n16883.in[0] (.names)                                            1.014     3.344
n16883.out[0] (.names)                                           0.261     3.605
n16884.in[1] (.names)                                            1.014     4.619
n16884.out[0] (.names)                                           0.261     4.880
n16891.in[2] (.names)                                            1.014     5.894
n16891.out[0] (.names)                                           0.261     6.155
n17123.in[2] (.names)                                            1.014     7.169
n17123.out[0] (.names)                                           0.261     7.430
n17125.in[0] (.names)                                            1.014     8.444
n17125.out[0] (.names)                                           0.261     8.705
n17127.in[0] (.names)                                            1.014     9.719
n17127.out[0] (.names)                                           0.261     9.980
n17130.in[0] (.names)                                            1.014    10.993
n17130.out[0] (.names)                                           0.261    11.254
n17111.in[0] (.names)                                            1.014    12.268
n17111.out[0] (.names)                                           0.261    12.529
n12809.in[0] (.names)                                            1.014    13.543
n12809.out[0] (.names)                                           0.261    13.804
n16538.in[0] (.names)                                            1.014    14.818
n16538.out[0] (.names)                                           0.261    15.079
n2742.in[0] (.names)                                             1.014    16.093
n2742.out[0] (.names)                                            0.261    16.354
n12456.in[0] (.names)                                            1.014    17.367
n12456.out[0] (.names)                                           0.261    17.628
n16832.in[1] (.names)                                            1.014    18.642
n16832.out[0] (.names)                                           0.261    18.903
n16690.in[1] (.names)                                            1.014    19.917
n16690.out[0] (.names)                                           0.261    20.178
n16686.in[1] (.names)                                            1.014    21.192
n16686.out[0] (.names)                                           0.261    21.453
n16687.in[0] (.names)                                            1.014    22.467
n16687.out[0] (.names)                                           0.261    22.728
n16688.in[0] (.names)                                            1.014    23.742
n16688.out[0] (.names)                                           0.261    24.003
n16730.in[1] (.names)                                            1.014    25.016
n16730.out[0] (.names)                                           0.261    25.277
n16732.in[0] (.names)                                            1.014    26.291
n16732.out[0] (.names)                                           0.261    26.552
n16522.in[1] (.names)                                            1.014    27.566
n16522.out[0] (.names)                                           0.261    27.827
n2697.in[2] (.names)                                             1.014    28.841
n2697.out[0] (.names)                                            0.261    29.102
n2584.in[0] (.names)                                             1.014    30.116
n2584.out[0] (.names)                                            0.261    30.377
n16939.in[0] (.names)                                            1.014    31.390
n16939.out[0] (.names)                                           0.261    31.651
n16941.in[0] (.names)                                            1.014    32.665
n16941.out[0] (.names)                                           0.261    32.926
n16944.in[0] (.names)                                            1.014    33.940
n16944.out[0] (.names)                                           0.261    34.201
n16951.in[1] (.names)                                            1.014    35.215
n16951.out[0] (.names)                                           0.261    35.476
n16952.in[0] (.names)                                            1.014    36.490
n16952.out[0] (.names)                                           0.261    36.751
n16937.in[2] (.names)                                            1.014    37.765
n16937.out[0] (.names)                                           0.261    38.026
n16953.in[0] (.names)                                            1.014    39.039
n16953.out[0] (.names)                                           0.261    39.300
n16964.in[3] (.names)                                            1.014    40.314
n16964.out[0] (.names)                                           0.261    40.575
n16966.in[1] (.names)                                            1.014    41.589
n16966.out[0] (.names)                                           0.261    41.850
n3388.in[0] (.names)                                             1.014    42.864
n3388.out[0] (.names)                                            0.261    43.125
n16972.in[1] (.names)                                            1.014    44.139
n16972.out[0] (.names)                                           0.261    44.400
n16968.in[0] (.names)                                            1.014    45.413
n16968.out[0] (.names)                                           0.261    45.674
n3453.in[0] (.names)                                             1.014    46.688
n3453.out[0] (.names)                                            0.261    46.949
n16967.in[1] (.names)                                            1.014    47.963
n16967.out[0] (.names)                                           0.261    48.224
n16009.in[1] (.names)                                            1.014    49.238
n16009.out[0] (.names)                                           0.261    49.499
n17135.in[0] (.names)                                            1.014    50.513
n17135.out[0] (.names)                                           0.261    50.774
n2554.in[1] (.names)                                             1.014    51.787
n2554.out[0] (.names)                                            0.261    52.048
out:n2554.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 11
Startpoint: n16100.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2522.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16100.clk[0] (.latch)                                           1.014     1.014
n16100.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16882.in[0] (.names)                                            1.014     2.070
n16882.out[0] (.names)                                           0.261     2.331
n16883.in[0] (.names)                                            1.014     3.344
n16883.out[0] (.names)                                           0.261     3.605
n16884.in[1] (.names)                                            1.014     4.619
n16884.out[0] (.names)                                           0.261     4.880
n16891.in[2] (.names)                                            1.014     5.894
n16891.out[0] (.names)                                           0.261     6.155
n17123.in[2] (.names)                                            1.014     7.169
n17123.out[0] (.names)                                           0.261     7.430
n17125.in[0] (.names)                                            1.014     8.444
n17125.out[0] (.names)                                           0.261     8.705
n17127.in[0] (.names)                                            1.014     9.719
n17127.out[0] (.names)                                           0.261     9.980
n17130.in[0] (.names)                                            1.014    10.993
n17130.out[0] (.names)                                           0.261    11.254
n17111.in[0] (.names)                                            1.014    12.268
n17111.out[0] (.names)                                           0.261    12.529
n12809.in[0] (.names)                                            1.014    13.543
n12809.out[0] (.names)                                           0.261    13.804
n16538.in[0] (.names)                                            1.014    14.818
n16538.out[0] (.names)                                           0.261    15.079
n2742.in[0] (.names)                                             1.014    16.093
n2742.out[0] (.names)                                            0.261    16.354
n12456.in[0] (.names)                                            1.014    17.367
n12456.out[0] (.names)                                           0.261    17.628
n16832.in[1] (.names)                                            1.014    18.642
n16832.out[0] (.names)                                           0.261    18.903
n16690.in[1] (.names)                                            1.014    19.917
n16690.out[0] (.names)                                           0.261    20.178
n16686.in[1] (.names)                                            1.014    21.192
n16686.out[0] (.names)                                           0.261    21.453
n16687.in[0] (.names)                                            1.014    22.467
n16687.out[0] (.names)                                           0.261    22.728
n16688.in[0] (.names)                                            1.014    23.742
n16688.out[0] (.names)                                           0.261    24.003
n16730.in[1] (.names)                                            1.014    25.016
n16730.out[0] (.names)                                           0.261    25.277
n16732.in[0] (.names)                                            1.014    26.291
n16732.out[0] (.names)                                           0.261    26.552
n16522.in[1] (.names)                                            1.014    27.566
n16522.out[0] (.names)                                           0.261    27.827
n2697.in[2] (.names)                                             1.014    28.841
n2697.out[0] (.names)                                            0.261    29.102
n2584.in[0] (.names)                                             1.014    30.116
n2584.out[0] (.names)                                            0.261    30.377
n16939.in[0] (.names)                                            1.014    31.390
n16939.out[0] (.names)                                           0.261    31.651
n16941.in[0] (.names)                                            1.014    32.665
n16941.out[0] (.names)                                           0.261    32.926
n16944.in[0] (.names)                                            1.014    33.940
n16944.out[0] (.names)                                           0.261    34.201
n16951.in[1] (.names)                                            1.014    35.215
n16951.out[0] (.names)                                           0.261    35.476
n16952.in[0] (.names)                                            1.014    36.490
n16952.out[0] (.names)                                           0.261    36.751
n16937.in[2] (.names)                                            1.014    37.765
n16937.out[0] (.names)                                           0.261    38.026
n16953.in[0] (.names)                                            1.014    39.039
n16953.out[0] (.names)                                           0.261    39.300
n16964.in[3] (.names)                                            1.014    40.314
n16964.out[0] (.names)                                           0.261    40.575
n16966.in[1] (.names)                                            1.014    41.589
n16966.out[0] (.names)                                           0.261    41.850
n3388.in[0] (.names)                                             1.014    42.864
n3388.out[0] (.names)                                            0.261    43.125
n16959.in[1] (.names)                                            1.014    44.139
n16959.out[0] (.names)                                           0.261    44.400
n2645.in[0] (.names)                                             1.014    45.413
n2645.out[0] (.names)                                            0.261    45.674
n16187.in[0] (.names)                                            1.014    46.688
n16187.out[0] (.names)                                           0.261    46.949
n16973.in[0] (.names)                                            1.014    47.963
n16973.out[0] (.names)                                           0.261    48.224
n16750.in[0] (.names)                                            1.014    49.238
n16750.out[0] (.names)                                           0.261    49.499
n3536.in[0] (.names)                                             1.014    50.513
n3536.out[0] (.names)                                            0.261    50.774
n2522.in[0] (.names)                                             1.014    51.787
n2522.out[0] (.names)                                            0.261    52.048
out:n2522.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 12
Startpoint: n14083.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2893.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14083.clk[0] (.latch)                                           1.014     1.014
n14083.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14088.in[0] (.names)                                            1.014     2.070
n14088.out[0] (.names)                                           0.261     2.331
n14025.in[0] (.names)                                            1.014     3.344
n14025.out[0] (.names)                                           0.261     3.605
n14026.in[0] (.names)                                            1.014     4.619
n14026.out[0] (.names)                                           0.261     4.880
n14027.in[3] (.names)                                            1.014     5.894
n14027.out[0] (.names)                                           0.261     6.155
n13705.in[0] (.names)                                            1.014     7.169
n13705.out[0] (.names)                                           0.261     7.430
n13617.in[0] (.names)                                            1.014     8.444
n13617.out[0] (.names)                                           0.261     8.705
n13618.in[0] (.names)                                            1.014     9.719
n13618.out[0] (.names)                                           0.261     9.980
n13621.in[1] (.names)                                            1.014    10.993
n13621.out[0] (.names)                                           0.261    11.254
n13622.in[0] (.names)                                            1.014    12.268
n13622.out[0] (.names)                                           0.261    12.529
n13600.in[2] (.names)                                            1.014    13.543
n13600.out[0] (.names)                                           0.261    13.804
n13602.in[1] (.names)                                            1.014    14.818
n13602.out[0] (.names)                                           0.261    15.079
n13608.in[2] (.names)                                            1.014    16.093
n13608.out[0] (.names)                                           0.261    16.354
n13596.in[0] (.names)                                            1.014    17.367
n13596.out[0] (.names)                                           0.261    17.628
n13597.in[1] (.names)                                            1.014    18.642
n13597.out[0] (.names)                                           0.261    18.903
n11006.in[2] (.names)                                            1.014    19.917
n11006.out[0] (.names)                                           0.261    20.178
n13511.in[0] (.names)                                            1.014    21.192
n13511.out[0] (.names)                                           0.261    21.453
n3025.in[0] (.names)                                             1.014    22.467
n3025.out[0] (.names)                                            0.261    22.728
n13383.in[0] (.names)                                            1.014    23.742
n13383.out[0] (.names)                                           0.261    24.003
n13386.in[1] (.names)                                            1.014    25.016
n13386.out[0] (.names)                                           0.261    25.277
n13376.in[0] (.names)                                            1.014    26.291
n13376.out[0] (.names)                                           0.261    26.552
n13370.in[0] (.names)                                            1.014    27.566
n13370.out[0] (.names)                                           0.261    27.827
n13378.in[0] (.names)                                            1.014    28.841
n13378.out[0] (.names)                                           0.261    29.102
n13381.in[1] (.names)                                            1.014    30.116
n13381.out[0] (.names)                                           0.261    30.377
n13394.in[0] (.names)                                            1.014    31.390
n13394.out[0] (.names)                                           0.261    31.651
n13395.in[0] (.names)                                            1.014    32.665
n13395.out[0] (.names)                                           0.261    32.926
n13396.in[1] (.names)                                            1.014    33.940
n13396.out[0] (.names)                                           0.261    34.201
n13397.in[0] (.names)                                            1.014    35.215
n13397.out[0] (.names)                                           0.261    35.476
n13406.in[2] (.names)                                            1.014    36.490
n13406.out[0] (.names)                                           0.261    36.751
n8794.in[0] (.names)                                             1.014    37.765
n8794.out[0] (.names)                                            0.261    38.026
n13399.in[2] (.names)                                            1.014    39.039
n13399.out[0] (.names)                                           0.261    39.300
n13404.in[2] (.names)                                            1.014    40.314
n13404.out[0] (.names)                                           0.261    40.575
n13400.in[0] (.names)                                            1.014    41.589
n13400.out[0] (.names)                                           0.261    41.850
n13347.in[1] (.names)                                            1.014    42.864
n13347.out[0] (.names)                                           0.261    43.125
n13348.in[0] (.names)                                            1.014    44.139
n13348.out[0] (.names)                                           0.261    44.400
n13361.in[0] (.names)                                            1.014    45.413
n13361.out[0] (.names)                                           0.261    45.674
n13100.in[0] (.names)                                            1.014    46.688
n13100.out[0] (.names)                                           0.261    46.949
n12933.in[2] (.names)                                            1.014    47.963
n12933.out[0] (.names)                                           0.261    48.224
n13283.in[0] (.names)                                            1.014    49.238
n13283.out[0] (.names)                                           0.261    49.499
n3288.in[2] (.names)                                             1.014    50.513
n3288.out[0] (.names)                                            0.261    50.774
n2893.in[1] (.names)                                             1.014    51.787
n2893.out[0] (.names)                                            0.261    52.048
out:n2893.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 13
Startpoint: n17018.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3177.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17018.clk[0] (.latch)                                           1.014     1.014
n17018.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17025.in[0] (.names)                                            1.014     2.070
n17025.out[0] (.names)                                           0.261     2.331
n17062.in[3] (.names)                                            1.014     3.344
n17062.out[0] (.names)                                           0.261     3.605
n17063.in[2] (.names)                                            1.014     4.619
n17063.out[0] (.names)                                           0.261     4.880
n17065.in[1] (.names)                                            1.014     5.894
n17065.out[0] (.names)                                           0.261     6.155
n17066.in[0] (.names)                                            1.014     7.169
n17066.out[0] (.names)                                           0.261     7.430
n17067.in[0] (.names)                                            1.014     8.444
n17067.out[0] (.names)                                           0.261     8.705
n17068.in[0] (.names)                                            1.014     9.719
n17068.out[0] (.names)                                           0.261     9.980
n17071.in[1] (.names)                                            1.014    10.993
n17071.out[0] (.names)                                           0.261    11.254
n16568.in[0] (.names)                                            1.014    12.268
n16568.out[0] (.names)                                           0.261    12.529
n16133.in[1] (.names)                                            1.014    13.543
n16133.out[0] (.names)                                           0.261    13.804
n16135.in[0] (.names)                                            1.014    14.818
n16135.out[0] (.names)                                           0.261    15.079
n16137.in[1] (.names)                                            1.014    16.093
n16137.out[0] (.names)                                           0.261    16.354
n16104.in[1] (.names)                                            1.014    17.367
n16104.out[0] (.names)                                           0.261    17.628
n16138.in[0] (.names)                                            1.014    18.642
n16138.out[0] (.names)                                           0.261    18.903
n16139.in[1] (.names)                                            1.014    19.917
n16139.out[0] (.names)                                           0.261    20.178
n16140.in[0] (.names)                                            1.014    21.192
n16140.out[0] (.names)                                           0.261    21.453
n16142.in[0] (.names)                                            1.014    22.467
n16142.out[0] (.names)                                           0.261    22.728
n16144.in[0] (.names)                                            1.014    23.742
n16144.out[0] (.names)                                           0.261    24.003
n16150.in[3] (.names)                                            1.014    25.016
n16150.out[0] (.names)                                           0.261    25.277
n16450.in[0] (.names)                                            1.014    26.291
n16450.out[0] (.names)                                           0.261    26.552
n16452.in[1] (.names)                                            1.014    27.566
n16452.out[0] (.names)                                           0.261    27.827
n16433.in[1] (.names)                                            1.014    28.841
n16433.out[0] (.names)                                           0.261    29.102
n16423.in[1] (.names)                                            1.014    30.116
n16423.out[0] (.names)                                           0.261    30.377
n16414.in[0] (.names)                                            1.014    31.390
n16414.out[0] (.names)                                           0.261    31.651
n16416.in[1] (.names)                                            1.014    32.665
n16416.out[0] (.names)                                           0.261    32.926
n16420.in[2] (.names)                                            1.014    33.940
n16420.out[0] (.names)                                           0.261    34.201
n16398.in[0] (.names)                                            1.014    35.215
n16398.out[0] (.names)                                           0.261    35.476
n16429.in[1] (.names)                                            1.014    36.490
n16429.out[0] (.names)                                           0.261    36.751
n16430.in[0] (.names)                                            1.014    37.765
n16430.out[0] (.names)                                           0.261    38.026
n16432.in[0] (.names)                                            1.014    39.039
n16432.out[0] (.names)                                           0.261    39.300
n16434.in[1] (.names)                                            1.014    40.314
n16434.out[0] (.names)                                           0.261    40.575
n16408.in[1] (.names)                                            1.014    41.589
n16408.out[0] (.names)                                           0.261    41.850
n16412.in[0] (.names)                                            1.014    42.864
n16412.out[0] (.names)                                           0.261    43.125
n16435.in[1] (.names)                                            1.014    44.139
n16435.out[0] (.names)                                           0.261    44.400
n16442.in[1] (.names)                                            1.014    45.413
n16442.out[0] (.names)                                           0.261    45.674
n16443.in[1] (.names)                                            1.014    46.688
n16443.out[0] (.names)                                           0.261    46.949
n16444.in[0] (.names)                                            1.014    47.963
n16444.out[0] (.names)                                           0.261    48.224
n16445.in[0] (.names)                                            1.014    49.238
n16445.out[0] (.names)                                           0.261    49.499
n16936.in[1] (.names)                                            1.014    50.513
n16936.out[0] (.names)                                           0.261    50.774
n3177.in[1] (.names)                                             1.014    51.787
n3177.out[0] (.names)                                            0.261    52.048
out:n3177.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 14
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2666.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5574.in[0] (.names)                                             1.014     2.070
n5574.out[0] (.names)                                            0.261     2.331
n5657.in[0] (.names)                                             1.014     3.344
n5657.out[0] (.names)                                            0.261     3.605
n5661.in[2] (.names)                                             1.014     4.619
n5661.out[0] (.names)                                            0.261     4.880
n5655.in[0] (.names)                                             1.014     5.894
n5655.out[0] (.names)                                            0.261     6.155
n2649.in[2] (.names)                                             1.014     7.169
n2649.out[0] (.names)                                            0.261     7.430
n5649.in[0] (.names)                                             1.014     8.444
n5649.out[0] (.names)                                            0.261     8.705
n5620.in[1] (.names)                                             1.014     9.719
n5620.out[0] (.names)                                            0.261     9.980
n5650.in[1] (.names)                                             1.014    10.993
n5650.out[0] (.names)                                            0.261    11.254
n5667.in[0] (.names)                                             1.014    12.268
n5667.out[0] (.names)                                            0.261    12.529
n5668.in[0] (.names)                                             1.014    13.543
n5668.out[0] (.names)                                            0.261    13.804
n7752.in[2] (.names)                                             1.014    14.818
n7752.out[0] (.names)                                            0.261    15.079
n3295.in[0] (.names)                                             1.014    16.093
n3295.out[0] (.names)                                            0.261    16.354
n7760.in[1] (.names)                                             1.014    17.367
n7760.out[0] (.names)                                            0.261    17.628
n7763.in[1] (.names)                                             1.014    18.642
n7763.out[0] (.names)                                            0.261    18.903
n7773.in[0] (.names)                                             1.014    19.917
n7773.out[0] (.names)                                            0.261    20.178
n7766.in[0] (.names)                                             1.014    21.192
n7766.out[0] (.names)                                            0.261    21.453
n7778.in[0] (.names)                                             1.014    22.467
n7778.out[0] (.names)                                            0.261    22.728
n7606.in[1] (.names)                                             1.014    23.742
n7606.out[0] (.names)                                            0.261    24.003
n7779.in[0] (.names)                                             1.014    25.016
n7779.out[0] (.names)                                            0.261    25.277
n7599.in[0] (.names)                                             1.014    26.291
n7599.out[0] (.names)                                            0.261    26.552
n7797.in[0] (.names)                                             1.014    27.566
n7797.out[0] (.names)                                            0.261    27.827
n7792.in[0] (.names)                                             1.014    28.841
n7792.out[0] (.names)                                            0.261    29.102
n5025.in[0] (.names)                                             1.014    30.116
n5025.out[0] (.names)                                            0.261    30.377
n3242.in[0] (.names)                                             1.014    31.390
n3242.out[0] (.names)                                            0.261    31.651
n8019.in[1] (.names)                                             1.014    32.665
n8019.out[0] (.names)                                            0.261    32.926
n15732.in[0] (.names)                                            1.014    33.940
n15732.out[0] (.names)                                           0.261    34.201
n15729.in[0] (.names)                                            1.014    35.215
n15729.out[0] (.names)                                           0.261    35.476
n2875.in[0] (.names)                                             1.014    36.490
n2875.out[0] (.names)                                            0.261    36.751
n15751.in[1] (.names)                                            1.014    37.765
n15751.out[0] (.names)                                           0.261    38.026
n14897.in[0] (.names)                                            1.014    39.039
n14897.out[0] (.names)                                           0.261    39.300
n15760.in[2] (.names)                                            1.014    40.314
n15760.out[0] (.names)                                           0.261    40.575
n15757.in[0] (.names)                                            1.014    41.589
n15757.out[0] (.names)                                           0.261    41.850
n14939.in[0] (.names)                                            1.014    42.864
n14939.out[0] (.names)                                           0.261    43.125
n3673.in[0] (.names)                                             1.014    44.139
n3673.out[0] (.names)                                            0.261    44.400
n14910.in[0] (.names)                                            1.014    45.413
n14910.out[0] (.names)                                           0.261    45.674
n8787.in[0] (.names)                                             1.014    46.688
n8787.out[0] (.names)                                            0.261    46.949
n14946.in[0] (.names)                                            1.014    47.963
n14946.out[0] (.names)                                           0.261    48.224
n8703.in[1] (.names)                                             1.014    49.238
n8703.out[0] (.names)                                            0.261    49.499
n15684.in[0] (.names)                                            1.014    50.513
n15684.out[0] (.names)                                           0.261    50.774
n2666.in[0] (.names)                                             1.014    51.787
n2666.out[0] (.names)                                            0.261    52.048
out:n2666.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 15
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : out:n3342.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9733.in[0] (.names)                                             1.014     2.070
n9733.out[0] (.names)                                            0.261     2.331
n9735.in[0] (.names)                                             1.014     3.344
n9735.out[0] (.names)                                            0.261     3.605
n9743.in[0] (.names)                                             1.014     4.619
n9743.out[0] (.names)                                            0.261     4.880
n9745.in[1] (.names)                                             1.014     5.894
n9745.out[0] (.names)                                            0.261     6.155
n9736.in[1] (.names)                                             1.014     7.169
n9736.out[0] (.names)                                            0.261     7.430
n9737.in[0] (.names)                                             1.014     8.444
n9737.out[0] (.names)                                            0.261     8.705
n9738.in[1] (.names)                                             1.014     9.719
n9738.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9741.in[0] (.names)                                             1.014    12.268
n9741.out[0] (.names)                                            0.261    12.529
n9747.in[1] (.names)                                             1.014    13.543
n9747.out[0] (.names)                                            0.261    13.804
n9752.in[0] (.names)                                             1.014    14.818
n9752.out[0] (.names)                                            0.261    15.079
n9748.in[0] (.names)                                             1.014    16.093
n9748.out[0] (.names)                                            0.261    16.354
n9450.in[1] (.names)                                             1.014    17.367
n9450.out[0] (.names)                                            0.261    17.628
n14020.in[1] (.names)                                            1.014    18.642
n14020.out[0] (.names)                                           0.261    18.903
n13962.in[0] (.names)                                            1.014    19.917
n13962.out[0] (.names)                                           0.261    20.178
n14021.in[2] (.names)                                            1.014    21.192
n14021.out[0] (.names)                                           0.261    21.453
n14022.in[0] (.names)                                            1.014    22.467
n14022.out[0] (.names)                                           0.261    22.728
n14016.in[0] (.names)                                            1.014    23.742
n14016.out[0] (.names)                                           0.261    24.003
n14035.in[1] (.names)                                            1.014    25.016
n14035.out[0] (.names)                                           0.261    25.277
n14063.in[0] (.names)                                            1.014    26.291
n14063.out[0] (.names)                                           0.261    26.552
n14064.in[0] (.names)                                            1.014    27.566
n14064.out[0] (.names)                                           0.261    27.827
n13971.in[2] (.names)                                            1.014    28.841
n13971.out[0] (.names)                                           0.261    29.102
n13965.in[0] (.names)                                            1.014    30.116
n13965.out[0] (.names)                                           0.261    30.377
n13151.in[0] (.names)                                            1.014    31.390
n13151.out[0] (.names)                                           0.261    31.651
n13972.in[0] (.names)                                            1.014    32.665
n13972.out[0] (.names)                                           0.261    32.926
n2764.in[0] (.names)                                             1.014    33.940
n2764.out[0] (.names)                                            0.261    34.201
n13533.in[0] (.names)                                            1.014    35.215
n13533.out[0] (.names)                                           0.261    35.476
n13534.in[0] (.names)                                            1.014    36.490
n13534.out[0] (.names)                                           0.261    36.751
n8718.in[1] (.names)                                             1.014    37.765
n8718.out[0] (.names)                                            0.261    38.026
n13538.in[1] (.names)                                            1.014    39.039
n13538.out[0] (.names)                                           0.261    39.300
n8791.in[2] (.names)                                             1.014    40.314
n8791.out[0] (.names)                                            0.261    40.575
n13543.in[0] (.names)                                            1.014    41.589
n13543.out[0] (.names)                                           0.261    41.850
n3564.in[0] (.names)                                             1.014    42.864
n3564.out[0] (.names)                                            0.261    43.125
n14159.in[0] (.names)                                            1.014    44.139
n14159.out[0] (.names)                                           0.261    44.400
n14156.in[1] (.names)                                            1.014    45.413
n14156.out[0] (.names)                                           0.261    45.674
n13592.in[0] (.names)                                            1.014    46.688
n13592.out[0] (.names)                                           0.261    46.949
n14157.in[0] (.names)                                            1.014    47.963
n14157.out[0] (.names)                                           0.261    48.224
n10976.in[1] (.names)                                            1.014    49.238
n10976.out[0] (.names)                                           0.261    49.499
n14097.in[1] (.names)                                            1.014    50.513
n14097.out[0] (.names)                                           0.261    50.774
n3342.in[0] (.names)                                             1.014    51.787
n3342.out[0] (.names)                                            0.261    52.048
out:n3342.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 16
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2643.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9733.in[0] (.names)                                             1.014     2.070
n9733.out[0] (.names)                                            0.261     2.331
n9735.in[0] (.names)                                             1.014     3.344
n9735.out[0] (.names)                                            0.261     3.605
n9743.in[0] (.names)                                             1.014     4.619
n9743.out[0] (.names)                                            0.261     4.880
n9745.in[1] (.names)                                             1.014     5.894
n9745.out[0] (.names)                                            0.261     6.155
n9736.in[1] (.names)                                             1.014     7.169
n9736.out[0] (.names)                                            0.261     7.430
n9737.in[0] (.names)                                             1.014     8.444
n9737.out[0] (.names)                                            0.261     8.705
n9738.in[1] (.names)                                             1.014     9.719
n9738.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9741.in[0] (.names)                                             1.014    12.268
n9741.out[0] (.names)                                            0.261    12.529
n9747.in[1] (.names)                                             1.014    13.543
n9747.out[0] (.names)                                            0.261    13.804
n9752.in[0] (.names)                                             1.014    14.818
n9752.out[0] (.names)                                            0.261    15.079
n9748.in[0] (.names)                                             1.014    16.093
n9748.out[0] (.names)                                            0.261    16.354
n9450.in[1] (.names)                                             1.014    17.367
n9450.out[0] (.names)                                            0.261    17.628
n14020.in[1] (.names)                                            1.014    18.642
n14020.out[0] (.names)                                           0.261    18.903
n13962.in[0] (.names)                                            1.014    19.917
n13962.out[0] (.names)                                           0.261    20.178
n14021.in[2] (.names)                                            1.014    21.192
n14021.out[0] (.names)                                           0.261    21.453
n14022.in[0] (.names)                                            1.014    22.467
n14022.out[0] (.names)                                           0.261    22.728
n14016.in[0] (.names)                                            1.014    23.742
n14016.out[0] (.names)                                           0.261    24.003
n14035.in[1] (.names)                                            1.014    25.016
n14035.out[0] (.names)                                           0.261    25.277
n14063.in[0] (.names)                                            1.014    26.291
n14063.out[0] (.names)                                           0.261    26.552
n14064.in[0] (.names)                                            1.014    27.566
n14064.out[0] (.names)                                           0.261    27.827
n13971.in[2] (.names)                                            1.014    28.841
n13971.out[0] (.names)                                           0.261    29.102
n13965.in[0] (.names)                                            1.014    30.116
n13965.out[0] (.names)                                           0.261    30.377
n13151.in[0] (.names)                                            1.014    31.390
n13151.out[0] (.names)                                           0.261    31.651
n13972.in[0] (.names)                                            1.014    32.665
n13972.out[0] (.names)                                           0.261    32.926
n2764.in[0] (.names)                                             1.014    33.940
n2764.out[0] (.names)                                            0.261    34.201
n13533.in[0] (.names)                                            1.014    35.215
n13533.out[0] (.names)                                           0.261    35.476
n13534.in[0] (.names)                                            1.014    36.490
n13534.out[0] (.names)                                           0.261    36.751
n8718.in[1] (.names)                                             1.014    37.765
n8718.out[0] (.names)                                            0.261    38.026
n13538.in[1] (.names)                                            1.014    39.039
n13538.out[0] (.names)                                           0.261    39.300
n8791.in[2] (.names)                                             1.014    40.314
n8791.out[0] (.names)                                            0.261    40.575
n13543.in[0] (.names)                                            1.014    41.589
n13543.out[0] (.names)                                           0.261    41.850
n13544.in[3] (.names)                                            1.014    42.864
n13544.out[0] (.names)                                           0.261    43.125
n13546.in[1] (.names)                                            1.014    44.139
n13546.out[0] (.names)                                           0.261    44.400
n3717.in[0] (.names)                                             1.014    45.413
n3717.out[0] (.names)                                            0.261    45.674
n14188.in[0] (.names)                                            1.014    46.688
n14188.out[0] (.names)                                           0.261    46.949
n14190.in[1] (.names)                                            1.014    47.963
n14190.out[0] (.names)                                           0.261    48.224
n2576.in[2] (.names)                                             1.014    49.238
n2576.out[0] (.names)                                            0.261    49.499
n2880.in[1] (.names)                                             1.014    50.513
n2880.out[0] (.names)                                            0.261    50.774
n2643.in[0] (.names)                                             1.014    51.787
n2643.out[0] (.names)                                            0.261    52.048
out:n2643.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 17
Startpoint: n17018.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2392.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17018.clk[0] (.latch)                                           1.014     1.014
n17018.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17025.in[0] (.names)                                            1.014     2.070
n17025.out[0] (.names)                                           0.261     2.331
n17062.in[3] (.names)                                            1.014     3.344
n17062.out[0] (.names)                                           0.261     3.605
n17063.in[2] (.names)                                            1.014     4.619
n17063.out[0] (.names)                                           0.261     4.880
n17065.in[1] (.names)                                            1.014     5.894
n17065.out[0] (.names)                                           0.261     6.155
n17066.in[0] (.names)                                            1.014     7.169
n17066.out[0] (.names)                                           0.261     7.430
n17067.in[0] (.names)                                            1.014     8.444
n17067.out[0] (.names)                                           0.261     8.705
n17068.in[0] (.names)                                            1.014     9.719
n17068.out[0] (.names)                                           0.261     9.980
n17071.in[1] (.names)                                            1.014    10.993
n17071.out[0] (.names)                                           0.261    11.254
n16568.in[0] (.names)                                            1.014    12.268
n16568.out[0] (.names)                                           0.261    12.529
n16133.in[1] (.names)                                            1.014    13.543
n16133.out[0] (.names)                                           0.261    13.804
n16135.in[0] (.names)                                            1.014    14.818
n16135.out[0] (.names)                                           0.261    15.079
n16137.in[1] (.names)                                            1.014    16.093
n16137.out[0] (.names)                                           0.261    16.354
n16104.in[1] (.names)                                            1.014    17.367
n16104.out[0] (.names)                                           0.261    17.628
n16138.in[0] (.names)                                            1.014    18.642
n16138.out[0] (.names)                                           0.261    18.903
n16139.in[1] (.names)                                            1.014    19.917
n16139.out[0] (.names)                                           0.261    20.178
n16140.in[0] (.names)                                            1.014    21.192
n16140.out[0] (.names)                                           0.261    21.453
n16142.in[0] (.names)                                            1.014    22.467
n16142.out[0] (.names)                                           0.261    22.728
n16144.in[0] (.names)                                            1.014    23.742
n16144.out[0] (.names)                                           0.261    24.003
n16150.in[3] (.names)                                            1.014    25.016
n16150.out[0] (.names)                                           0.261    25.277
n16450.in[0] (.names)                                            1.014    26.291
n16450.out[0] (.names)                                           0.261    26.552
n16452.in[1] (.names)                                            1.014    27.566
n16452.out[0] (.names)                                           0.261    27.827
n16433.in[1] (.names)                                            1.014    28.841
n16433.out[0] (.names)                                           0.261    29.102
n16423.in[1] (.names)                                            1.014    30.116
n16423.out[0] (.names)                                           0.261    30.377
n16414.in[0] (.names)                                            1.014    31.390
n16414.out[0] (.names)                                           0.261    31.651
n16416.in[1] (.names)                                            1.014    32.665
n16416.out[0] (.names)                                           0.261    32.926
n16420.in[2] (.names)                                            1.014    33.940
n16420.out[0] (.names)                                           0.261    34.201
n16398.in[0] (.names)                                            1.014    35.215
n16398.out[0] (.names)                                           0.261    35.476
n16429.in[1] (.names)                                            1.014    36.490
n16429.out[0] (.names)                                           0.261    36.751
n16430.in[0] (.names)                                            1.014    37.765
n16430.out[0] (.names)                                           0.261    38.026
n16432.in[0] (.names)                                            1.014    39.039
n16432.out[0] (.names)                                           0.261    39.300
n16434.in[1] (.names)                                            1.014    40.314
n16434.out[0] (.names)                                           0.261    40.575
n16408.in[1] (.names)                                            1.014    41.589
n16408.out[0] (.names)                                           0.261    41.850
n16412.in[0] (.names)                                            1.014    42.864
n16412.out[0] (.names)                                           0.261    43.125
n16435.in[1] (.names)                                            1.014    44.139
n16435.out[0] (.names)                                           0.261    44.400
n16442.in[1] (.names)                                            1.014    45.413
n16442.out[0] (.names)                                           0.261    45.674
n16443.in[1] (.names)                                            1.014    46.688
n16443.out[0] (.names)                                           0.261    46.949
n16924.in[2] (.names)                                            1.014    47.963
n16924.out[0] (.names)                                           0.261    48.224
n16934.in[0] (.names)                                            1.014    49.238
n16934.out[0] (.names)                                           0.261    49.499
n16942.in[0] (.names)                                            1.014    50.513
n16942.out[0] (.names)                                           0.261    50.774
n2392.in[0] (.names)                                             1.014    51.787
n2392.out[0] (.names)                                            0.261    52.048
out:n2392.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 18
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : n3329.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9733.in[0] (.names)                                             1.014     2.070
n9733.out[0] (.names)                                            0.261     2.331
n9735.in[0] (.names)                                             1.014     3.344
n9735.out[0] (.names)                                            0.261     3.605
n9743.in[0] (.names)                                             1.014     4.619
n9743.out[0] (.names)                                            0.261     4.880
n9745.in[1] (.names)                                             1.014     5.894
n9745.out[0] (.names)                                            0.261     6.155
n9736.in[1] (.names)                                             1.014     7.169
n9736.out[0] (.names)                                            0.261     7.430
n9737.in[0] (.names)                                             1.014     8.444
n9737.out[0] (.names)                                            0.261     8.705
n9738.in[1] (.names)                                             1.014     9.719
n9738.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9772.in[2] (.names)                                             1.014    12.268
n9772.out[0] (.names)                                            0.261    12.529
n9775.in[0] (.names)                                             1.014    13.543
n9775.out[0] (.names)                                            0.261    13.804
n9776.in[0] (.names)                                             1.014    14.818
n9776.out[0] (.names)                                            0.261    15.079
n9800.in[0] (.names)                                             1.014    16.093
n9800.out[0] (.names)                                            0.261    16.354
n9783.in[1] (.names)                                             1.014    17.367
n9783.out[0] (.names)                                            0.261    17.628
n8970.in[1] (.names)                                             1.014    18.642
n8970.out[0] (.names)                                            0.261    18.903
n9784.in[0] (.names)                                             1.014    19.917
n9784.out[0] (.names)                                            0.261    20.178
n9785.in[0] (.names)                                             1.014    21.192
n9785.out[0] (.names)                                            0.261    21.453
n9786.in[0] (.names)                                             1.014    22.467
n9786.out[0] (.names)                                            0.261    22.728
n9791.in[2] (.names)                                             1.014    23.742
n9791.out[0] (.names)                                            0.261    24.003
n9860.in[0] (.names)                                             1.014    25.016
n9860.out[0] (.names)                                            0.261    25.277
n9861.in[0] (.names)                                             1.014    26.291
n9861.out[0] (.names)                                            0.261    26.552
n9862.in[2] (.names)                                             1.014    27.566
n9862.out[0] (.names)                                            0.261    27.827
n9859.in[0] (.names)                                             1.014    28.841
n9859.out[0] (.names)                                            0.261    29.102
n8769.in[2] (.names)                                             1.014    30.116
n8769.out[0] (.names)                                            0.261    30.377
n8751.in[0] (.names)                                             1.014    31.390
n8751.out[0] (.names)                                            0.261    31.651
n8840.in[0] (.names)                                             1.014    32.665
n8840.out[0] (.names)                                            0.261    32.926
n8716.in[0] (.names)                                             1.014    33.940
n8716.out[0] (.names)                                            0.261    34.201
n10668.in[1] (.names)                                            1.014    35.215
n10668.out[0] (.names)                                           0.261    35.476
n10670.in[1] (.names)                                            1.014    36.490
n10670.out[0] (.names)                                           0.261    36.751
n10677.in[1] (.names)                                            1.014    37.765
n10677.out[0] (.names)                                           0.261    38.026
n8292.in[1] (.names)                                             1.014    39.039
n8292.out[0] (.names)                                            0.261    39.300
n10588.in[2] (.names)                                            1.014    40.314
n10588.out[0] (.names)                                           0.261    40.575
n10592.in[0] (.names)                                            1.014    41.589
n10592.out[0] (.names)                                           0.261    41.850
n10599.in[1] (.names)                                            1.014    42.864
n10599.out[0] (.names)                                           0.261    43.125
n10600.in[2] (.names)                                            1.014    44.139
n10600.out[0] (.names)                                           0.261    44.400
n9911.in[0] (.names)                                             1.014    45.413
n9911.out[0] (.names)                                            0.261    45.674
n8838.in[0] (.names)                                             1.014    46.688
n8838.out[0] (.names)                                            0.261    46.949
n8826.in[0] (.names)                                             1.014    47.963
n8826.out[0] (.names)                                            0.261    48.224
n9927.in[1] (.names)                                             1.014    49.238
n9927.out[0] (.names)                                            0.261    49.499
n10027.in[0] (.names)                                            1.014    50.513
n10027.out[0] (.names)                                           0.261    50.774
n8847.in[0] (.names)                                             1.014    51.787
n8847.out[0] (.names)                                            0.261    52.048
n3329.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3329.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n2996.Q[0] (.latch clocked by pclk)
Endpoint  : n8852.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2996.clk[0] (.latch)                                            1.014     1.014
n2996.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10445.in[0] (.names)                                            1.014     2.070
n10445.out[0] (.names)                                           0.261     2.331
n10453.in[0] (.names)                                            1.014     3.344
n10453.out[0] (.names)                                           0.261     3.605
n10454.in[1] (.names)                                            1.014     4.619
n10454.out[0] (.names)                                           0.261     4.880
n10461.in[0] (.names)                                            1.014     5.894
n10461.out[0] (.names)                                           0.261     6.155
n10452.in[1] (.names)                                            1.014     7.169
n10452.out[0] (.names)                                           0.261     7.430
n10447.in[2] (.names)                                            1.014     8.444
n10447.out[0] (.names)                                           0.261     8.705
n10448.in[1] (.names)                                            1.014     9.719
n10448.out[0] (.names)                                           0.261     9.980
n10467.in[0] (.names)                                            1.014    10.993
n10467.out[0] (.names)                                           0.261    11.254
n10380.in[0] (.names)                                            1.014    12.268
n10380.out[0] (.names)                                           0.261    12.529
n10385.in[1] (.names)                                            1.014    13.543
n10385.out[0] (.names)                                           0.261    13.804
n10470.in[0] (.names)                                            1.014    14.818
n10470.out[0] (.names)                                           0.261    15.079
n10471.in[0] (.names)                                            1.014    16.093
n10471.out[0] (.names)                                           0.261    16.354
n10486.in[1] (.names)                                            1.014    17.367
n10486.out[0] (.names)                                           0.261    17.628
n10488.in[1] (.names)                                            1.014    18.642
n10488.out[0] (.names)                                           0.261    18.903
n10480.in[0] (.names)                                            1.014    19.917
n10480.out[0] (.names)                                           0.261    20.178
n10481.in[1] (.names)                                            1.014    21.192
n10481.out[0] (.names)                                           0.261    21.453
n10477.in[0] (.names)                                            1.014    22.467
n10477.out[0] (.names)                                           0.261    22.728
n10482.in[1] (.names)                                            1.014    23.742
n10482.out[0] (.names)                                           0.261    24.003
n10496.in[0] (.names)                                            1.014    25.016
n10496.out[0] (.names)                                           0.261    25.277
n10491.in[0] (.names)                                            1.014    26.291
n10491.out[0] (.names)                                           0.261    26.552
n10492.in[3] (.names)                                            1.014    27.566
n10492.out[0] (.names)                                           0.261    27.827
n10493.in[1] (.names)                                            1.014    28.841
n10493.out[0] (.names)                                           0.261    29.102
n10494.in[0] (.names)                                            1.014    30.116
n10494.out[0] (.names)                                           0.261    30.377
n10498.in[1] (.names)                                            1.014    31.390
n10498.out[0] (.names)                                           0.261    31.651
n10501.in[0] (.names)                                            1.014    32.665
n10501.out[0] (.names)                                           0.261    32.926
n9803.in[0] (.names)                                             1.014    33.940
n9803.out[0] (.names)                                            0.261    34.201
n9804.in[1] (.names)                                             1.014    35.215
n9804.out[0] (.names)                                            0.261    35.476
n9806.in[0] (.names)                                             1.014    36.490
n9806.out[0] (.names)                                            0.261    36.751
n9808.in[1] (.names)                                             1.014    37.765
n9808.out[0] (.names)                                            0.261    38.026
n8759.in[0] (.names)                                             1.014    39.039
n8759.out[0] (.names)                                            0.261    39.300
n9810.in[0] (.names)                                             1.014    40.314
n9810.out[0] (.names)                                            0.261    40.575
n9718.in[0] (.names)                                             1.014    41.589
n9718.out[0] (.names)                                            0.261    41.850
n9793.in[0] (.names)                                             1.014    42.864
n9793.out[0] (.names)                                            0.261    43.125
n9794.in[1] (.names)                                             1.014    44.139
n9794.out[0] (.names)                                            0.261    44.400
n3088.in[1] (.names)                                             1.014    45.413
n3088.out[0] (.names)                                            0.261    45.674
n9863.in[0] (.names)                                             1.014    46.688
n9863.out[0] (.names)                                            0.261    46.949
n8725.in[2] (.names)                                             1.014    47.963
n8725.out[0] (.names)                                            0.261    48.224
n10847.in[1] (.names)                                            1.014    49.238
n10847.out[0] (.names)                                           0.261    49.499
n10860.in[2] (.names)                                            1.014    50.513
n10860.out[0] (.names)                                           0.261    50.774
n8851.in[0] (.names)                                             1.014    51.787
n8851.out[0] (.names)                                            0.261    52.048
n8852.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8852.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n6901.Q[0] (.latch clocked by pclk)
Endpoint  : n9888.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6901.clk[0] (.latch)                                            1.014     1.014
n6901.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6831.in[0] (.names)                                             1.014     2.070
n6831.out[0] (.names)                                            0.261     2.331
n7332.in[0] (.names)                                             1.014     3.344
n7332.out[0] (.names)                                            0.261     3.605
n7335.in[0] (.names)                                             1.014     4.619
n7335.out[0] (.names)                                            0.261     4.880
n7326.in[1] (.names)                                             1.014     5.894
n7326.out[0] (.names)                                            0.261     6.155
n7340.in[0] (.names)                                             1.014     7.169
n7340.out[0] (.names)                                            0.261     7.430
n6972.in[1] (.names)                                             1.014     8.444
n6972.out[0] (.names)                                            0.261     8.705
n9937.in[0] (.names)                                             1.014     9.719
n9937.out[0] (.names)                                            0.261     9.980
n9938.in[0] (.names)                                             1.014    10.993
n9938.out[0] (.names)                                            0.261    11.254
n9940.in[3] (.names)                                             1.014    12.268
n9940.out[0] (.names)                                            0.261    12.529
n9941.in[1] (.names)                                             1.014    13.543
n9941.out[0] (.names)                                            0.261    13.804
n9942.in[0] (.names)                                             1.014    14.818
n9942.out[0] (.names)                                            0.261    15.079
n9935.in[0] (.names)                                             1.014    16.093
n9935.out[0] (.names)                                            0.261    16.354
n9936.in[0] (.names)                                             1.014    17.367
n9936.out[0] (.names)                                            0.261    17.628
n9957.in[3] (.names)                                             1.014    18.642
n9957.out[0] (.names)                                            0.261    18.903
n9959.in[0] (.names)                                             1.014    19.917
n9959.out[0] (.names)                                            0.261    20.178
n9960.in[0] (.names)                                             1.014    21.192
n9960.out[0] (.names)                                            0.261    21.453
n9962.in[1] (.names)                                             1.014    22.467
n9962.out[0] (.names)                                            0.261    22.728
n9963.in[0] (.names)                                             1.014    23.742
n9963.out[0] (.names)                                            0.261    24.003
n9964.in[0] (.names)                                             1.014    25.016
n9964.out[0] (.names)                                            0.261    25.277
n9717.in[2] (.names)                                             1.014    26.291
n9717.out[0] (.names)                                            0.261    26.552
n9965.in[0] (.names)                                             1.014    27.566
n9965.out[0] (.names)                                            0.261    27.827
n9968.in[2] (.names)                                             1.014    28.841
n9968.out[0] (.names)                                            0.261    29.102
n9970.in[1] (.names)                                             1.014    30.116
n9970.out[0] (.names)                                            0.261    30.377
n9705.in[0] (.names)                                             1.014    31.390
n9705.out[0] (.names)                                            0.261    31.651
n10413.in[1] (.names)                                            1.014    32.665
n10413.out[0] (.names)                                           0.261    32.926
n10437.in[1] (.names)                                            1.014    33.940
n10437.out[0] (.names)                                           0.261    34.201
n10439.in[0] (.names)                                            1.014    35.215
n10439.out[0] (.names)                                           0.261    35.476
n8834.in[0] (.names)                                             1.014    36.490
n8834.out[0] (.names)                                            0.261    36.751
n10420.in[0] (.names)                                            1.014    37.765
n10420.out[0] (.names)                                           0.261    38.026
n10286.in[0] (.names)                                            1.014    39.039
n10286.out[0] (.names)                                           0.261    39.300
n10287.in[0] (.names)                                            1.014    40.314
n10287.out[0] (.names)                                           0.261    40.575
n10290.in[0] (.names)                                            1.014    41.589
n10290.out[0] (.names)                                           0.261    41.850
n10291.in[0] (.names)                                            1.014    42.864
n10291.out[0] (.names)                                           0.261    43.125
n10298.in[0] (.names)                                            1.014    44.139
n10298.out[0] (.names)                                           0.261    44.400
n9897.in[1] (.names)                                             1.014    45.413
n9897.out[0] (.names)                                            0.261    45.674
n8772.in[0] (.names)                                             1.014    46.688
n8772.out[0] (.names)                                            0.261    46.949
n10304.in[0] (.names)                                            1.014    47.963
n10304.out[0] (.names)                                           0.261    48.224
n10305.in[0] (.names)                                            1.014    49.238
n10305.out[0] (.names)                                           0.261    49.499
n3468.in[0] (.names)                                             1.014    50.513
n3468.out[0] (.names)                                            0.261    50.774
n9887.in[0] (.names)                                             1.014    51.787
n9887.out[0] (.names)                                            0.261    52.048
n9888.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9888.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n2408.Q[0] (.latch clocked by pclk)
Endpoint  : n2959.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2408.clk[0] (.latch)                                            1.014     1.014
n2408.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10525.in[0] (.names)                                            1.014     2.070
n10525.out[0] (.names)                                           0.261     2.331
n10527.in[2] (.names)                                            1.014     3.344
n10527.out[0] (.names)                                           0.261     3.605
n10531.in[0] (.names)                                            1.014     4.619
n10531.out[0] (.names)                                           0.261     4.880
n10532.in[0] (.names)                                            1.014     5.894
n10532.out[0] (.names)                                           0.261     6.155
n10537.in[1] (.names)                                            1.014     7.169
n10537.out[0] (.names)                                           0.261     7.430
n10540.in[1] (.names)                                            1.014     8.444
n10540.out[0] (.names)                                           0.261     8.705
n10541.in[2] (.names)                                            1.014     9.719
n10541.out[0] (.names)                                           0.261     9.980
n10542.in[0] (.names)                                            1.014    10.993
n10542.out[0] (.names)                                           0.261    11.254
n8846.in[0] (.names)                                             1.014    12.268
n8846.out[0] (.names)                                            0.261    12.529
n10562.in[0] (.names)                                            1.014    13.543
n10562.out[0] (.names)                                           0.261    13.804
n10569.in[0] (.names)                                            1.014    14.818
n10569.out[0] (.names)                                           0.261    15.079
n2979.in[0] (.names)                                             1.014    16.093
n2979.out[0] (.names)                                            0.261    16.354
n10543.in[2] (.names)                                            1.014    17.367
n10543.out[0] (.names)                                           0.261    17.628
n10544.in[1] (.names)                                            1.014    18.642
n10544.out[0] (.names)                                           0.261    18.903
n10545.in[0] (.names)                                            1.014    19.917
n10545.out[0] (.names)                                           0.261    20.178
n10549.in[2] (.names)                                            1.014    21.192
n10549.out[0] (.names)                                           0.261    21.453
n10550.in[0] (.names)                                            1.014    22.467
n10550.out[0] (.names)                                           0.261    22.728
n10112.in[0] (.names)                                            1.014    23.742
n10112.out[0] (.names)                                           0.261    24.003
n10551.in[1] (.names)                                            1.014    25.016
n10551.out[0] (.names)                                           0.261    25.277
n10552.in[1] (.names)                                            1.014    26.291
n10552.out[0] (.names)                                           0.261    26.552
n10553.in[0] (.names)                                            1.014    27.566
n10553.out[0] (.names)                                           0.261    27.827
n10555.in[2] (.names)                                            1.014    28.841
n10555.out[0] (.names)                                           0.261    29.102
n10556.in[1] (.names)                                            1.014    30.116
n10556.out[0] (.names)                                           0.261    30.377
n10560.in[1] (.names)                                            1.014    31.390
n10560.out[0] (.names)                                           0.261    31.651
n9908.in[0] (.names)                                             1.014    32.665
n9908.out[0] (.names)                                            0.261    32.926
n10561.in[1] (.names)                                            1.014    33.940
n10561.out[0] (.names)                                           0.261    34.201
n10011.in[1] (.names)                                            1.014    35.215
n10011.out[0] (.names)                                           0.261    35.476
n10002.in[0] (.names)                                            1.014    36.490
n10002.out[0] (.names)                                           0.261    36.751
n10005.in[0] (.names)                                            1.014    37.765
n10005.out[0] (.names)                                           0.261    38.026
n9950.in[1] (.names)                                             1.014    39.039
n9950.out[0] (.names)                                            0.261    39.300
n10012.in[0] (.names)                                            1.014    40.314
n10012.out[0] (.names)                                           0.261    40.575
n10116.in[1] (.names)                                            1.014    41.589
n10116.out[0] (.names)                                           0.261    41.850
n10124.in[0] (.names)                                            1.014    42.864
n10124.out[0] (.names)                                           0.261    43.125
n10125.in[0] (.names)                                            1.014    44.139
n10125.out[0] (.names)                                           0.261    44.400
n10707.in[1] (.names)                                            1.014    45.413
n10707.out[0] (.names)                                           0.261    45.674
n10708.in[0] (.names)                                            1.014    46.688
n10708.out[0] (.names)                                           0.261    46.949
n10602.in[1] (.names)                                            1.014    47.963
n10602.out[0] (.names)                                           0.261    48.224
n8720.in[0] (.names)                                             1.014    49.238
n8720.out[0] (.names)                                            0.261    49.499
n10709.in[0] (.names)                                            1.014    50.513
n10709.out[0] (.names)                                           0.261    50.774
n9895.in[1] (.names)                                             1.014    51.787
n9895.out[0] (.names)                                            0.261    52.048
n2959.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2959.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n2996.Q[0] (.latch clocked by pclk)
Endpoint  : n10575.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2996.clk[0] (.latch)                                            1.014     1.014
n2996.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10445.in[0] (.names)                                            1.014     2.070
n10445.out[0] (.names)                                           0.261     2.331
n10453.in[0] (.names)                                            1.014     3.344
n10453.out[0] (.names)                                           0.261     3.605
n10454.in[1] (.names)                                            1.014     4.619
n10454.out[0] (.names)                                           0.261     4.880
n10461.in[0] (.names)                                            1.014     5.894
n10461.out[0] (.names)                                           0.261     6.155
n10452.in[1] (.names)                                            1.014     7.169
n10452.out[0] (.names)                                           0.261     7.430
n10447.in[2] (.names)                                            1.014     8.444
n10447.out[0] (.names)                                           0.261     8.705
n10448.in[1] (.names)                                            1.014     9.719
n10448.out[0] (.names)                                           0.261     9.980
n10467.in[0] (.names)                                            1.014    10.993
n10467.out[0] (.names)                                           0.261    11.254
n10380.in[0] (.names)                                            1.014    12.268
n10380.out[0] (.names)                                           0.261    12.529
n10385.in[1] (.names)                                            1.014    13.543
n10385.out[0] (.names)                                           0.261    13.804
n10470.in[0] (.names)                                            1.014    14.818
n10470.out[0] (.names)                                           0.261    15.079
n10471.in[0] (.names)                                            1.014    16.093
n10471.out[0] (.names)                                           0.261    16.354
n10486.in[1] (.names)                                            1.014    17.367
n10486.out[0] (.names)                                           0.261    17.628
n10488.in[1] (.names)                                            1.014    18.642
n10488.out[0] (.names)                                           0.261    18.903
n10480.in[0] (.names)                                            1.014    19.917
n10480.out[0] (.names)                                           0.261    20.178
n10481.in[1] (.names)                                            1.014    21.192
n10481.out[0] (.names)                                           0.261    21.453
n10477.in[0] (.names)                                            1.014    22.467
n10477.out[0] (.names)                                           0.261    22.728
n10482.in[1] (.names)                                            1.014    23.742
n10482.out[0] (.names)                                           0.261    24.003
n10496.in[0] (.names)                                            1.014    25.016
n10496.out[0] (.names)                                           0.261    25.277
n10491.in[0] (.names)                                            1.014    26.291
n10491.out[0] (.names)                                           0.261    26.552
n10492.in[3] (.names)                                            1.014    27.566
n10492.out[0] (.names)                                           0.261    27.827
n10493.in[1] (.names)                                            1.014    28.841
n10493.out[0] (.names)                                           0.261    29.102
n10494.in[0] (.names)                                            1.014    30.116
n10494.out[0] (.names)                                           0.261    30.377
n10498.in[1] (.names)                                            1.014    31.390
n10498.out[0] (.names)                                           0.261    31.651
n10501.in[0] (.names)                                            1.014    32.665
n10501.out[0] (.names)                                           0.261    32.926
n9803.in[0] (.names)                                             1.014    33.940
n9803.out[0] (.names)                                            0.261    34.201
n9804.in[1] (.names)                                             1.014    35.215
n9804.out[0] (.names)                                            0.261    35.476
n9806.in[0] (.names)                                             1.014    36.490
n9806.out[0] (.names)                                            0.261    36.751
n9808.in[1] (.names)                                             1.014    37.765
n9808.out[0] (.names)                                            0.261    38.026
n8759.in[0] (.names)                                             1.014    39.039
n8759.out[0] (.names)                                            0.261    39.300
n9810.in[0] (.names)                                             1.014    40.314
n9810.out[0] (.names)                                            0.261    40.575
n9718.in[0] (.names)                                             1.014    41.589
n9718.out[0] (.names)                                            0.261    41.850
n9793.in[0] (.names)                                             1.014    42.864
n9793.out[0] (.names)                                            0.261    43.125
n9794.in[1] (.names)                                             1.014    44.139
n9794.out[0] (.names)                                            0.261    44.400
n3088.in[1] (.names)                                             1.014    45.413
n3088.out[0] (.names)                                            0.261    45.674
n9863.in[0] (.names)                                             1.014    46.688
n9863.out[0] (.names)                                            0.261    46.949
n8725.in[2] (.names)                                             1.014    47.963
n8725.out[0] (.names)                                            0.261    48.224
n10847.in[1] (.names)                                            1.014    49.238
n10847.out[0] (.names)                                           0.261    49.499
n10860.in[2] (.names)                                            1.014    50.513
n10860.out[0] (.names)                                           0.261    50.774
n8851.in[0] (.names)                                             1.014    51.787
n8851.out[0] (.names)                                            0.261    52.048
n10575.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10575.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : n9751.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9733.in[0] (.names)                                             1.014     2.070
n9733.out[0] (.names)                                            0.261     2.331
n9735.in[0] (.names)                                             1.014     3.344
n9735.out[0] (.names)                                            0.261     3.605
n9743.in[0] (.names)                                             1.014     4.619
n9743.out[0] (.names)                                            0.261     4.880
n9745.in[1] (.names)                                             1.014     5.894
n9745.out[0] (.names)                                            0.261     6.155
n9736.in[1] (.names)                                             1.014     7.169
n9736.out[0] (.names)                                            0.261     7.430
n9737.in[0] (.names)                                             1.014     8.444
n9737.out[0] (.names)                                            0.261     8.705
n9738.in[1] (.names)                                             1.014     9.719
n9738.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9772.in[2] (.names)                                             1.014    12.268
n9772.out[0] (.names)                                            0.261    12.529
n9775.in[0] (.names)                                             1.014    13.543
n9775.out[0] (.names)                                            0.261    13.804
n9776.in[0] (.names)                                             1.014    14.818
n9776.out[0] (.names)                                            0.261    15.079
n9800.in[0] (.names)                                             1.014    16.093
n9800.out[0] (.names)                                            0.261    16.354
n9783.in[1] (.names)                                             1.014    17.367
n9783.out[0] (.names)                                            0.261    17.628
n8970.in[1] (.names)                                             1.014    18.642
n8970.out[0] (.names)                                            0.261    18.903
n9784.in[0] (.names)                                             1.014    19.917
n9784.out[0] (.names)                                            0.261    20.178
n9785.in[0] (.names)                                             1.014    21.192
n9785.out[0] (.names)                                            0.261    21.453
n9786.in[0] (.names)                                             1.014    22.467
n9786.out[0] (.names)                                            0.261    22.728
n9791.in[2] (.names)                                             1.014    23.742
n9791.out[0] (.names)                                            0.261    24.003
n9860.in[0] (.names)                                             1.014    25.016
n9860.out[0] (.names)                                            0.261    25.277
n9861.in[0] (.names)                                             1.014    26.291
n9861.out[0] (.names)                                            0.261    26.552
n9862.in[2] (.names)                                             1.014    27.566
n9862.out[0] (.names)                                            0.261    27.827
n9859.in[0] (.names)                                             1.014    28.841
n9859.out[0] (.names)                                            0.261    29.102
n8769.in[2] (.names)                                             1.014    30.116
n8769.out[0] (.names)                                            0.261    30.377
n8751.in[0] (.names)                                             1.014    31.390
n8751.out[0] (.names)                                            0.261    31.651
n8840.in[0] (.names)                                             1.014    32.665
n8840.out[0] (.names)                                            0.261    32.926
n8716.in[0] (.names)                                             1.014    33.940
n8716.out[0] (.names)                                            0.261    34.201
n10668.in[1] (.names)                                            1.014    35.215
n10668.out[0] (.names)                                           0.261    35.476
n10670.in[1] (.names)                                            1.014    36.490
n10670.out[0] (.names)                                           0.261    36.751
n10677.in[1] (.names)                                            1.014    37.765
n10677.out[0] (.names)                                           0.261    38.026
n8292.in[1] (.names)                                             1.014    39.039
n8292.out[0] (.names)                                            0.261    39.300
n10588.in[2] (.names)                                            1.014    40.314
n10588.out[0] (.names)                                           0.261    40.575
n10592.in[0] (.names)                                            1.014    41.589
n10592.out[0] (.names)                                           0.261    41.850
n10599.in[1] (.names)                                            1.014    42.864
n10599.out[0] (.names)                                           0.261    43.125
n10600.in[2] (.names)                                            1.014    44.139
n10600.out[0] (.names)                                           0.261    44.400
n9911.in[0] (.names)                                             1.014    45.413
n9911.out[0] (.names)                                            0.261    45.674
n8838.in[0] (.names)                                             1.014    46.688
n8838.out[0] (.names)                                            0.261    46.949
n8826.in[0] (.names)                                             1.014    47.963
n8826.out[0] (.names)                                            0.261    48.224
n9927.in[1] (.names)                                             1.014    49.238
n9927.out[0] (.names)                                            0.261    49.499
n10027.in[0] (.names)                                            1.014    50.513
n10027.out[0] (.names)                                           0.261    50.774
n10038.in[0] (.names)                                            1.014    51.787
n10038.out[0] (.names)                                           0.261    52.048
n9751.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9751.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : n2612.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9733.in[0] (.names)                                             1.014     2.070
n9733.out[0] (.names)                                            0.261     2.331
n9735.in[0] (.names)                                             1.014     3.344
n9735.out[0] (.names)                                            0.261     3.605
n9743.in[0] (.names)                                             1.014     4.619
n9743.out[0] (.names)                                            0.261     4.880
n9745.in[1] (.names)                                             1.014     5.894
n9745.out[0] (.names)                                            0.261     6.155
n9736.in[1] (.names)                                             1.014     7.169
n9736.out[0] (.names)                                            0.261     7.430
n9737.in[0] (.names)                                             1.014     8.444
n9737.out[0] (.names)                                            0.261     8.705
n9738.in[1] (.names)                                             1.014     9.719
n9738.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9772.in[2] (.names)                                             1.014    12.268
n9772.out[0] (.names)                                            0.261    12.529
n9775.in[0] (.names)                                             1.014    13.543
n9775.out[0] (.names)                                            0.261    13.804
n9776.in[0] (.names)                                             1.014    14.818
n9776.out[0] (.names)                                            0.261    15.079
n9800.in[0] (.names)                                             1.014    16.093
n9800.out[0] (.names)                                            0.261    16.354
n9783.in[1] (.names)                                             1.014    17.367
n9783.out[0] (.names)                                            0.261    17.628
n8970.in[1] (.names)                                             1.014    18.642
n8970.out[0] (.names)                                            0.261    18.903
n9784.in[0] (.names)                                             1.014    19.917
n9784.out[0] (.names)                                            0.261    20.178
n9785.in[0] (.names)                                             1.014    21.192
n9785.out[0] (.names)                                            0.261    21.453
n9786.in[0] (.names)                                             1.014    22.467
n9786.out[0] (.names)                                            0.261    22.728
n9791.in[2] (.names)                                             1.014    23.742
n9791.out[0] (.names)                                            0.261    24.003
n9860.in[0] (.names)                                             1.014    25.016
n9860.out[0] (.names)                                            0.261    25.277
n9861.in[0] (.names)                                             1.014    26.291
n9861.out[0] (.names)                                            0.261    26.552
n9862.in[2] (.names)                                             1.014    27.566
n9862.out[0] (.names)                                            0.261    27.827
n9859.in[0] (.names)                                             1.014    28.841
n9859.out[0] (.names)                                            0.261    29.102
n8769.in[2] (.names)                                             1.014    30.116
n8769.out[0] (.names)                                            0.261    30.377
n8751.in[0] (.names)                                             1.014    31.390
n8751.out[0] (.names)                                            0.261    31.651
n8840.in[0] (.names)                                             1.014    32.665
n8840.out[0] (.names)                                            0.261    32.926
n8716.in[0] (.names)                                             1.014    33.940
n8716.out[0] (.names)                                            0.261    34.201
n10668.in[1] (.names)                                            1.014    35.215
n10668.out[0] (.names)                                           0.261    35.476
n10670.in[1] (.names)                                            1.014    36.490
n10670.out[0] (.names)                                           0.261    36.751
n10677.in[1] (.names)                                            1.014    37.765
n10677.out[0] (.names)                                           0.261    38.026
n8292.in[1] (.names)                                             1.014    39.039
n8292.out[0] (.names)                                            0.261    39.300
n10588.in[2] (.names)                                            1.014    40.314
n10588.out[0] (.names)                                           0.261    40.575
n10592.in[0] (.names)                                            1.014    41.589
n10592.out[0] (.names)                                           0.261    41.850
n10599.in[1] (.names)                                            1.014    42.864
n10599.out[0] (.names)                                           0.261    43.125
n10600.in[2] (.names)                                            1.014    44.139
n10600.out[0] (.names)                                           0.261    44.400
n9911.in[0] (.names)                                             1.014    45.413
n9911.out[0] (.names)                                            0.261    45.674
n8838.in[0] (.names)                                             1.014    46.688
n8838.out[0] (.names)                                            0.261    46.949
n8826.in[0] (.names)                                             1.014    47.963
n8826.out[0] (.names)                                            0.261    48.224
n9927.in[1] (.names)                                             1.014    49.238
n9927.out[0] (.names)                                            0.261    49.499
n10027.in[0] (.names)                                            1.014    50.513
n10027.out[0] (.names)                                           0.261    50.774
n10038.in[0] (.names)                                            1.014    51.787
n10038.out[0] (.names)                                           0.261    52.048
n2612.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2612.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n8241.Q[0] (.latch clocked by pclk)
Endpoint  : n7984.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8241.clk[0] (.latch)                                            1.014     1.014
n8241.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8243.in[0] (.names)                                             1.014     2.070
n8243.out[0] (.names)                                            0.261     2.331
n7636.in[0] (.names)                                             1.014     3.344
n7636.out[0] (.names)                                            0.261     3.605
n8254.in[1] (.names)                                             1.014     4.619
n8254.out[0] (.names)                                            0.261     4.880
n8275.in[2] (.names)                                             1.014     5.894
n8275.out[0] (.names)                                            0.261     6.155
n8281.in[1] (.names)                                             1.014     7.169
n8281.out[0] (.names)                                            0.261     7.430
n8283.in[1] (.names)                                             1.014     8.444
n8283.out[0] (.names)                                            0.261     8.705
n8269.in[0] (.names)                                             1.014     9.719
n8269.out[0] (.names)                                            0.261     9.980
n8270.in[1] (.names)                                             1.014    10.993
n8270.out[0] (.names)                                            0.261    11.254
n8271.in[0] (.names)                                             1.014    12.268
n8271.out[0] (.names)                                            0.261    12.529
n8272.in[2] (.names)                                             1.014    13.543
n8272.out[0] (.names)                                            0.261    13.804
n8273.in[1] (.names)                                             1.014    14.818
n8273.out[0] (.names)                                            0.261    15.079
n8689.in[2] (.names)                                             1.014    16.093
n8689.out[0] (.names)                                            0.261    16.354
n7896.in[3] (.names)                                             1.014    17.367
n7896.out[0] (.names)                                            0.261    17.628
n4362.in[2] (.names)                                             1.014    18.642
n4362.out[0] (.names)                                            0.261    18.903
n8276.in[1] (.names)                                             1.014    19.917
n8276.out[0] (.names)                                            0.261    20.178
n8277.in[0] (.names)                                             1.014    21.192
n8277.out[0] (.names)                                            0.261    21.453
n8278.in[0] (.names)                                             1.014    22.467
n8278.out[0] (.names)                                            0.261    22.728
n5097.in[0] (.names)                                             1.014    23.742
n5097.out[0] (.names)                                            0.261    24.003
n8286.in[2] (.names)                                             1.014    25.016
n8286.out[0] (.names)                                            0.261    25.277
n8287.in[2] (.names)                                             1.014    26.291
n8287.out[0] (.names)                                            0.261    26.552
n8288.in[0] (.names)                                             1.014    27.566
n8288.out[0] (.names)                                            0.261    27.827
n8321.in[1] (.names)                                             1.014    28.841
n8321.out[0] (.names)                                            0.261    29.102
n8307.in[0] (.names)                                             1.014    30.116
n8307.out[0] (.names)                                            0.261    30.377
n8308.in[1] (.names)                                             1.014    31.390
n8308.out[0] (.names)                                            0.261    31.651
n8318.in[0] (.names)                                             1.014    32.665
n8318.out[0] (.names)                                            0.261    32.926
n8322.in[0] (.names)                                             1.014    33.940
n8322.out[0] (.names)                                            0.261    34.201
n8312.in[1] (.names)                                             1.014    35.215
n8312.out[0] (.names)                                            0.261    35.476
n8313.in[0] (.names)                                             1.014    36.490
n8313.out[0] (.names)                                            0.261    36.751
n8326.in[2] (.names)                                             1.014    37.765
n8326.out[0] (.names)                                            0.261    38.026
n5048.in[1] (.names)                                             1.014    39.039
n5048.out[0] (.names)                                            0.261    39.300
n7898.in[2] (.names)                                             1.014    40.314
n7898.out[0] (.names)                                            0.261    40.575
n3692.in[1] (.names)                                             1.014    41.589
n3692.out[0] (.names)                                            0.261    41.850
n3764.in[0] (.names)                                             1.014    42.864
n3764.out[0] (.names)                                            0.261    43.125
n7820.in[0] (.names)                                             1.014    44.139
n7820.out[0] (.names)                                            0.261    44.400
n7899.in[0] (.names)                                             1.014    45.413
n7899.out[0] (.names)                                            0.261    45.674
n7900.in[0] (.names)                                             1.014    46.688
n7900.out[0] (.names)                                            0.261    46.949
n7938.in[2] (.names)                                             1.014    47.963
n7938.out[0] (.names)                                            0.261    48.224
n3061.in[0] (.names)                                             1.014    49.238
n3061.out[0] (.names)                                            0.261    49.499
n3727.in[0] (.names)                                             1.014    50.513
n3727.out[0] (.names)                                            0.261    50.774
n8040.in[0] (.names)                                             1.014    51.787
n8040.out[0] (.names)                                            0.261    52.048
n7984.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7984.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : n7162.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9733.in[0] (.names)                                             1.014     2.070
n9733.out[0] (.names)                                            0.261     2.331
n9735.in[0] (.names)                                             1.014     3.344
n9735.out[0] (.names)                                            0.261     3.605
n9743.in[0] (.names)                                             1.014     4.619
n9743.out[0] (.names)                                            0.261     4.880
n9745.in[1] (.names)                                             1.014     5.894
n9745.out[0] (.names)                                            0.261     6.155
n9736.in[1] (.names)                                             1.014     7.169
n9736.out[0] (.names)                                            0.261     7.430
n9737.in[0] (.names)                                             1.014     8.444
n9737.out[0] (.names)                                            0.261     8.705
n9738.in[1] (.names)                                             1.014     9.719
n9738.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9772.in[2] (.names)                                             1.014    12.268
n9772.out[0] (.names)                                            0.261    12.529
n9775.in[0] (.names)                                             1.014    13.543
n9775.out[0] (.names)                                            0.261    13.804
n9776.in[0] (.names)                                             1.014    14.818
n9776.out[0] (.names)                                            0.261    15.079
n9800.in[0] (.names)                                             1.014    16.093
n9800.out[0] (.names)                                            0.261    16.354
n9783.in[1] (.names)                                             1.014    17.367
n9783.out[0] (.names)                                            0.261    17.628
n8970.in[1] (.names)                                             1.014    18.642
n8970.out[0] (.names)                                            0.261    18.903
n9784.in[0] (.names)                                             1.014    19.917
n9784.out[0] (.names)                                            0.261    20.178
n9785.in[0] (.names)                                             1.014    21.192
n9785.out[0] (.names)                                            0.261    21.453
n9786.in[0] (.names)                                             1.014    22.467
n9786.out[0] (.names)                                            0.261    22.728
n9791.in[2] (.names)                                             1.014    23.742
n9791.out[0] (.names)                                            0.261    24.003
n9860.in[0] (.names)                                             1.014    25.016
n9860.out[0] (.names)                                            0.261    25.277
n9861.in[0] (.names)                                             1.014    26.291
n9861.out[0] (.names)                                            0.261    26.552
n9862.in[2] (.names)                                             1.014    27.566
n9862.out[0] (.names)                                            0.261    27.827
n9859.in[0] (.names)                                             1.014    28.841
n9859.out[0] (.names)                                            0.261    29.102
n8769.in[2] (.names)                                             1.014    30.116
n8769.out[0] (.names)                                            0.261    30.377
n8751.in[0] (.names)                                             1.014    31.390
n8751.out[0] (.names)                                            0.261    31.651
n8840.in[0] (.names)                                             1.014    32.665
n8840.out[0] (.names)                                            0.261    32.926
n8716.in[0] (.names)                                             1.014    33.940
n8716.out[0] (.names)                                            0.261    34.201
n10668.in[1] (.names)                                            1.014    35.215
n10668.out[0] (.names)                                           0.261    35.476
n10670.in[1] (.names)                                            1.014    36.490
n10670.out[0] (.names)                                           0.261    36.751
n10677.in[1] (.names)                                            1.014    37.765
n10677.out[0] (.names)                                           0.261    38.026
n8292.in[1] (.names)                                             1.014    39.039
n8292.out[0] (.names)                                            0.261    39.300
n8293.in[2] (.names)                                             1.014    40.314
n8293.out[0] (.names)                                            0.261    40.575
n8296.in[0] (.names)                                             1.014    41.589
n8296.out[0] (.names)                                            0.261    41.850
n8299.in[1] (.names)                                             1.014    42.864
n8299.out[0] (.names)                                            0.261    43.125
n8590.in[0] (.names)                                             1.014    44.139
n8590.out[0] (.names)                                            0.261    44.400
n8597.in[0] (.names)                                             1.014    45.413
n8597.out[0] (.names)                                            0.261    45.674
n8600.in[1] (.names)                                             1.014    46.688
n8600.out[0] (.names)                                            0.261    46.949
n8627.in[2] (.names)                                             1.014    47.963
n8627.out[0] (.names)                                            0.261    48.224
n7393.in[2] (.names)                                             1.014    49.238
n7393.out[0] (.names)                                            0.261    49.499
n2689.in[1] (.names)                                             1.014    50.513
n2689.out[0] (.names)                                            0.261    50.774
n7608.in[0] (.names)                                             1.014    51.787
n7608.out[0] (.names)                                            0.261    52.048
n7162.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7162.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n2748.Q[0] (.latch clocked by pclk)
Endpoint  : n8898.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2748.clk[0] (.latch)                                            1.014     1.014
n2748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9554.in[0] (.names)                                             1.014     2.070
n9554.out[0] (.names)                                            0.261     2.331
n9666.in[0] (.names)                                             1.014     3.344
n9666.out[0] (.names)                                            0.261     3.605
n9678.in[1] (.names)                                             1.014     4.619
n9678.out[0] (.names)                                            0.261     4.880
n9679.in[0] (.names)                                             1.014     5.894
n9679.out[0] (.names)                                            0.261     6.155
n9414.in[1] (.names)                                             1.014     7.169
n9414.out[0] (.names)                                            0.261     7.430
n9670.in[0] (.names)                                             1.014     8.444
n9670.out[0] (.names)                                            0.261     8.705
n9380.in[0] (.names)                                             1.014     9.719
n9380.out[0] (.names)                                            0.261     9.980
n9382.in[1] (.names)                                             1.014    10.993
n9382.out[0] (.names)                                            0.261    11.254
n9385.in[0] (.names)                                             1.014    12.268
n9385.out[0] (.names)                                            0.261    12.529
n9386.in[0] (.names)                                             1.014    13.543
n9386.out[0] (.names)                                            0.261    13.804
n9387.in[2] (.names)                                             1.014    14.818
n9387.out[0] (.names)                                            0.261    15.079
n9315.in[0] (.names)                                             1.014    16.093
n9315.out[0] (.names)                                            0.261    16.354
n9520.in[2] (.names)                                             1.014    17.367
n9520.out[0] (.names)                                            0.261    17.628
n9521.in[0] (.names)                                             1.014    18.642
n9521.out[0] (.names)                                            0.261    18.903
n9526.in[0] (.names)                                             1.014    19.917
n9526.out[0] (.names)                                            0.261    20.178
n9529.in[0] (.names)                                             1.014    21.192
n9529.out[0] (.names)                                            0.261    21.453
n9573.in[3] (.names)                                             1.014    22.467
n9573.out[0] (.names)                                            0.261    22.728
n9582.in[1] (.names)                                             1.014    23.742
n9582.out[0] (.names)                                            0.261    24.003
n9576.in[2] (.names)                                             1.014    25.016
n9576.out[0] (.names)                                            0.261    25.277
n9577.in[0] (.names)                                             1.014    26.291
n9577.out[0] (.names)                                            0.261    26.552
n9580.in[1] (.names)                                             1.014    27.566
n9580.out[0] (.names)                                            0.261    27.827
n9587.in[2] (.names)                                             1.014    28.841
n9587.out[0] (.names)                                            0.261    29.102
n9588.in[0] (.names)                                             1.014    30.116
n9588.out[0] (.names)                                            0.261    30.377
n9589.in[1] (.names)                                             1.014    31.390
n9589.out[0] (.names)                                            0.261    31.651
n9590.in[1] (.names)                                             1.014    32.665
n9590.out[0] (.names)                                            0.261    32.926
n8920.in[2] (.names)                                             1.014    33.940
n8920.out[0] (.names)                                            0.261    34.201
n9599.in[0] (.names)                                             1.014    35.215
n9599.out[0] (.names)                                            0.261    35.476
n8785.in[0] (.names)                                             1.014    36.490
n8785.out[0] (.names)                                            0.261    36.751
n9601.in[0] (.names)                                             1.014    37.765
n9601.out[0] (.names)                                            0.261    38.026
n9591.in[0] (.names)                                             1.014    39.039
n9591.out[0] (.names)                                            0.261    39.300
n8890.in[1] (.names)                                             1.014    40.314
n8890.out[0] (.names)                                            0.261    40.575
n9593.in[1] (.names)                                             1.014    41.589
n9593.out[0] (.names)                                            0.261    41.850
n9595.in[2] (.names)                                             1.014    42.864
n9595.out[0] (.names)                                            0.261    43.125
n9594.in[0] (.names)                                             1.014    44.139
n9594.out[0] (.names)                                            0.261    44.400
n9597.in[0] (.names)                                             1.014    45.413
n9597.out[0] (.names)                                            0.261    45.674
n9600.in[0] (.names)                                             1.014    46.688
n9600.out[0] (.names)                                            0.261    46.949
n9598.in[0] (.names)                                             1.014    47.963
n9598.out[0] (.names)                                            0.261    48.224
n8894.in[2] (.names)                                             1.014    49.238
n8894.out[0] (.names)                                            0.261    49.499
n8880.in[0] (.names)                                             1.014    50.513
n8880.out[0] (.names)                                            0.261    50.774
n8897.in[1] (.names)                                             1.014    51.787
n8897.out[0] (.names)                                            0.261    52.048
n8898.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8898.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n2748.Q[0] (.latch clocked by pclk)
Endpoint  : n8828.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2748.clk[0] (.latch)                                            1.014     1.014
n2748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9554.in[0] (.names)                                             1.014     2.070
n9554.out[0] (.names)                                            0.261     2.331
n9666.in[0] (.names)                                             1.014     3.344
n9666.out[0] (.names)                                            0.261     3.605
n9678.in[1] (.names)                                             1.014     4.619
n9678.out[0] (.names)                                            0.261     4.880
n9679.in[0] (.names)                                             1.014     5.894
n9679.out[0] (.names)                                            0.261     6.155
n9414.in[1] (.names)                                             1.014     7.169
n9414.out[0] (.names)                                            0.261     7.430
n9670.in[0] (.names)                                             1.014     8.444
n9670.out[0] (.names)                                            0.261     8.705
n9380.in[0] (.names)                                             1.014     9.719
n9380.out[0] (.names)                                            0.261     9.980
n9382.in[1] (.names)                                             1.014    10.993
n9382.out[0] (.names)                                            0.261    11.254
n9385.in[0] (.names)                                             1.014    12.268
n9385.out[0] (.names)                                            0.261    12.529
n9386.in[0] (.names)                                             1.014    13.543
n9386.out[0] (.names)                                            0.261    13.804
n9387.in[2] (.names)                                             1.014    14.818
n9387.out[0] (.names)                                            0.261    15.079
n9315.in[0] (.names)                                             1.014    16.093
n9315.out[0] (.names)                                            0.261    16.354
n9384.in[0] (.names)                                             1.014    17.367
n9384.out[0] (.names)                                            0.261    17.628
n9390.in[0] (.names)                                             1.014    18.642
n9390.out[0] (.names)                                            0.261    18.903
n9391.in[0] (.names)                                             1.014    19.917
n9391.out[0] (.names)                                            0.261    20.178
n9392.in[1] (.names)                                             1.014    21.192
n9392.out[0] (.names)                                            0.261    21.453
n2806.in[3] (.names)                                             1.014    22.467
n2806.out[0] (.names)                                            0.261    22.728
n9395.in[1] (.names)                                             1.014    23.742
n9395.out[0] (.names)                                            0.261    24.003
n9396.in[0] (.names)                                             1.014    25.016
n9396.out[0] (.names)                                            0.261    25.277
n9393.in[0] (.names)                                             1.014    26.291
n9393.out[0] (.names)                                            0.261    26.552
n9452.in[1] (.names)                                             1.014    27.566
n9452.out[0] (.names)                                            0.261    27.827
n9457.in[2] (.names)                                             1.014    28.841
n9457.out[0] (.names)                                            0.261    29.102
n9419.in[0] (.names)                                             1.014    30.116
n9419.out[0] (.names)                                            0.261    30.377
n9429.in[0] (.names)                                             1.014    31.390
n9429.out[0] (.names)                                            0.261    31.651
n9430.in[1] (.names)                                             1.014    32.665
n9430.out[0] (.names)                                            0.261    32.926
n9433.in[0] (.names)                                             1.014    33.940
n9433.out[0] (.names)                                            0.261    34.201
n9435.in[1] (.names)                                             1.014    35.215
n9435.out[0] (.names)                                            0.261    35.476
n9443.in[0] (.names)                                             1.014    36.490
n9443.out[0] (.names)                                            0.261    36.751
n9444.in[0] (.names)                                             1.014    37.765
n9444.out[0] (.names)                                            0.261    38.026
n9204.in[0] (.names)                                             1.014    39.039
n9204.out[0] (.names)                                            0.261    39.300
n8893.in[1] (.names)                                             1.014    40.314
n8893.out[0] (.names)                                            0.261    40.575
n9413.in[1] (.names)                                             1.014    41.589
n9413.out[0] (.names)                                            0.261    41.850
n9418.in[2] (.names)                                             1.014    42.864
n9418.out[0] (.names)                                            0.261    43.125
n9230.in[0] (.names)                                             1.014    44.139
n9230.out[0] (.names)                                            0.261    44.400
n9099.in[0] (.names)                                             1.014    45.413
n9099.out[0] (.names)                                            0.261    45.674
n8907.in[2] (.names)                                             1.014    46.688
n8907.out[0] (.names)                                            0.261    46.949
n9220.in[1] (.names)                                             1.014    47.963
n9220.out[0] (.names)                                            0.261    48.224
n9420.in[0] (.names)                                             1.014    49.238
n9420.out[0] (.names)                                            0.261    49.499
n9442.in[0] (.names)                                             1.014    50.513
n9442.out[0] (.names)                                            0.261    50.774
n8827.in[1] (.names)                                             1.014    51.787
n8827.out[0] (.names)                                            0.261    52.048
n8828.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8828.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n2748.Q[0] (.latch clocked by pclk)
Endpoint  : n8823.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2748.clk[0] (.latch)                                            1.014     1.014
n2748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9554.in[0] (.names)                                             1.014     2.070
n9554.out[0] (.names)                                            0.261     2.331
n9666.in[0] (.names)                                             1.014     3.344
n9666.out[0] (.names)                                            0.261     3.605
n9678.in[1] (.names)                                             1.014     4.619
n9678.out[0] (.names)                                            0.261     4.880
n9679.in[0] (.names)                                             1.014     5.894
n9679.out[0] (.names)                                            0.261     6.155
n9414.in[1] (.names)                                             1.014     7.169
n9414.out[0] (.names)                                            0.261     7.430
n9670.in[0] (.names)                                             1.014     8.444
n9670.out[0] (.names)                                            0.261     8.705
n9380.in[0] (.names)                                             1.014     9.719
n9380.out[0] (.names)                                            0.261     9.980
n9382.in[1] (.names)                                             1.014    10.993
n9382.out[0] (.names)                                            0.261    11.254
n9385.in[0] (.names)                                             1.014    12.268
n9385.out[0] (.names)                                            0.261    12.529
n9386.in[0] (.names)                                             1.014    13.543
n9386.out[0] (.names)                                            0.261    13.804
n9387.in[2] (.names)                                             1.014    14.818
n9387.out[0] (.names)                                            0.261    15.079
n9315.in[0] (.names)                                             1.014    16.093
n9315.out[0] (.names)                                            0.261    16.354
n9384.in[0] (.names)                                             1.014    17.367
n9384.out[0] (.names)                                            0.261    17.628
n9390.in[0] (.names)                                             1.014    18.642
n9390.out[0] (.names)                                            0.261    18.903
n9391.in[0] (.names)                                             1.014    19.917
n9391.out[0] (.names)                                            0.261    20.178
n9392.in[1] (.names)                                             1.014    21.192
n9392.out[0] (.names)                                            0.261    21.453
n2806.in[3] (.names)                                             1.014    22.467
n2806.out[0] (.names)                                            0.261    22.728
n9395.in[1] (.names)                                             1.014    23.742
n9395.out[0] (.names)                                            0.261    24.003
n9396.in[0] (.names)                                             1.014    25.016
n9396.out[0] (.names)                                            0.261    25.277
n9393.in[0] (.names)                                             1.014    26.291
n9393.out[0] (.names)                                            0.261    26.552
n9452.in[1] (.names)                                             1.014    27.566
n9452.out[0] (.names)                                            0.261    27.827
n9457.in[2] (.names)                                             1.014    28.841
n9457.out[0] (.names)                                            0.261    29.102
n9419.in[0] (.names)                                             1.014    30.116
n9419.out[0] (.names)                                            0.261    30.377
n9429.in[0] (.names)                                             1.014    31.390
n9429.out[0] (.names)                                            0.261    31.651
n9430.in[1] (.names)                                             1.014    32.665
n9430.out[0] (.names)                                            0.261    32.926
n9433.in[0] (.names)                                             1.014    33.940
n9433.out[0] (.names)                                            0.261    34.201
n9435.in[1] (.names)                                             1.014    35.215
n9435.out[0] (.names)                                            0.261    35.476
n9436.in[0] (.names)                                             1.014    36.490
n9436.out[0] (.names)                                            0.261    36.751
n9445.in[2] (.names)                                             1.014    37.765
n9445.out[0] (.names)                                            0.261    38.026
n8910.in[1] (.names)                                             1.014    39.039
n8910.out[0] (.names)                                            0.261    39.300
n3690.in[0] (.names)                                             1.014    40.314
n3690.out[0] (.names)                                            0.261    40.575
n2459.in[1] (.names)                                             1.014    41.589
n2459.out[0] (.names)                                            0.261    41.850
n9085.in[0] (.names)                                             1.014    42.864
n9085.out[0] (.names)                                            0.261    43.125
n9121.in[0] (.names)                                             1.014    44.139
n9121.out[0] (.names)                                            0.261    44.400
n8904.in[0] (.names)                                             1.014    45.413
n8904.out[0] (.names)                                            0.261    45.674
n9122.in[0] (.names)                                             1.014    46.688
n9122.out[0] (.names)                                            0.261    46.949
n9123.in[0] (.names)                                             1.014    47.963
n9123.out[0] (.names)                                            0.261    48.224
n9219.in[0] (.names)                                             1.014    49.238
n9219.out[0] (.names)                                            0.261    49.499
n8855.in[0] (.names)                                             1.014    50.513
n8855.out[0] (.names)                                            0.261    50.774
n8822.in[0] (.names)                                             1.014    51.787
n8822.out[0] (.names)                                            0.261    52.048
n8823.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8823.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n2748.Q[0] (.latch clocked by pclk)
Endpoint  : n9575.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2748.clk[0] (.latch)                                            1.014     1.014
n2748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9554.in[0] (.names)                                             1.014     2.070
n9554.out[0] (.names)                                            0.261     2.331
n9666.in[0] (.names)                                             1.014     3.344
n9666.out[0] (.names)                                            0.261     3.605
n9678.in[1] (.names)                                             1.014     4.619
n9678.out[0] (.names)                                            0.261     4.880
n9679.in[0] (.names)                                             1.014     5.894
n9679.out[0] (.names)                                            0.261     6.155
n9414.in[1] (.names)                                             1.014     7.169
n9414.out[0] (.names)                                            0.261     7.430
n9670.in[0] (.names)                                             1.014     8.444
n9670.out[0] (.names)                                            0.261     8.705
n9672.in[0] (.names)                                             1.014     9.719
n9672.out[0] (.names)                                            0.261     9.980
n9674.in[0] (.names)                                             1.014    10.993
n9674.out[0] (.names)                                            0.261    11.254
n9699.in[1] (.names)                                             1.014    12.268
n9699.out[0] (.names)                                            0.261    12.529
n9688.in[0] (.names)                                             1.014    13.543
n9688.out[0] (.names)                                            0.261    13.804
n9695.in[1] (.names)                                             1.014    14.818
n9695.out[0] (.names)                                            0.261    15.079
n8929.in[0] (.names)                                             1.014    16.093
n8929.out[0] (.names)                                            0.261    16.354
n9701.in[0] (.names)                                             1.014    17.367
n9701.out[0] (.names)                                            0.261    17.628
n8978.in[1] (.names)                                             1.014    18.642
n8978.out[0] (.names)                                            0.261    18.903
n8886.in[0] (.names)                                             1.014    19.917
n8886.out[0] (.names)                                            0.261    20.178
n3613.in[1] (.names)                                             1.014    21.192
n3613.out[0] (.names)                                            0.261    21.453
n3019.in[0] (.names)                                             1.014    22.467
n3019.out[0] (.names)                                            0.261    22.728
n9685.in[1] (.names)                                             1.014    23.742
n9685.out[0] (.names)                                            0.261    24.003
n9607.in[1] (.names)                                             1.014    25.016
n9607.out[0] (.names)                                            0.261    25.277
n8888.in[0] (.names)                                             1.014    26.291
n8888.out[0] (.names)                                            0.261    26.552
n9608.in[0] (.names)                                             1.014    27.566
n9608.out[0] (.names)                                            0.261    27.827
n9355.in[0] (.names)                                             1.014    28.841
n9355.out[0] (.names)                                            0.261    29.102
n9356.in[2] (.names)                                             1.014    30.116
n9356.out[0] (.names)                                            0.261    30.377
n9374.in[0] (.names)                                             1.014    31.390
n9374.out[0] (.names)                                            0.261    31.651
n9375.in[0] (.names)                                             1.014    32.665
n9375.out[0] (.names)                                            0.261    32.926
n9376.in[0] (.names)                                             1.014    33.940
n9376.out[0] (.names)                                            0.261    34.201
n9379.in[1] (.names)                                             1.014    35.215
n9379.out[0] (.names)                                            0.261    35.476
n9050.in[0] (.names)                                             1.014    36.490
n9050.out[0] (.names)                                            0.261    36.751
n2678.in[1] (.names)                                             1.014    37.765
n2678.out[0] (.names)                                            0.261    38.026
n9060.in[1] (.names)                                             1.014    39.039
n9060.out[0] (.names)                                            0.261    39.300
n9063.in[1] (.names)                                             1.014    40.314
n9063.out[0] (.names)                                            0.261    40.575
n9023.in[1] (.names)                                             1.014    41.589
n9023.out[0] (.names)                                            0.261    41.850
n9024.in[1] (.names)                                             1.014    42.864
n9024.out[0] (.names)                                            0.261    43.125
n8723.in[1] (.names)                                             1.014    44.139
n8723.out[0] (.names)                                            0.261    44.400
n9229.in[1] (.names)                                             1.014    45.413
n9229.out[0] (.names)                                            0.261    45.674
n9231.in[0] (.names)                                             1.014    46.688
n9231.out[0] (.names)                                            0.261    46.949
n9240.in[1] (.names)                                             1.014    47.963
n9240.out[0] (.names)                                            0.261    48.224
n9689.in[0] (.names)                                             1.014    49.238
n9689.out[0] (.names)                                            0.261    49.499
n9690.in[2] (.names)                                             1.014    50.513
n9690.out[0] (.names)                                            0.261    50.774
n9574.in[1] (.names)                                             1.014    51.787
n9574.out[0] (.names)                                            0.261    52.048
n9575.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9575.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n3596.Q[0] (.latch clocked by pclk)
Endpoint  : n4277.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3596.clk[0] (.latch)                                            1.014     1.014
n3596.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4446.in[0] (.names)                                             1.014     2.070
n4446.out[0] (.names)                                            0.261     2.331
n4454.in[1] (.names)                                             1.014     3.344
n4454.out[0] (.names)                                            0.261     3.605
n4455.in[0] (.names)                                             1.014     4.619
n4455.out[0] (.names)                                            0.261     4.880
n4457.in[0] (.names)                                             1.014     5.894
n4457.out[0] (.names)                                            0.261     6.155
n4325.in[0] (.names)                                             1.014     7.169
n4325.out[0] (.names)                                            0.261     7.430
n4830.in[2] (.names)                                             1.014     8.444
n4830.out[0] (.names)                                            0.261     8.705
n4795.in[1] (.names)                                             1.014     9.719
n4795.out[0] (.names)                                            0.261     9.980
n4833.in[1] (.names)                                             1.014    10.993
n4833.out[0] (.names)                                            0.261    11.254
n4741.in[1] (.names)                                             1.014    12.268
n4741.out[0] (.names)                                            0.261    12.529
n4826.in[0] (.names)                                             1.014    13.543
n4826.out[0] (.names)                                            0.261    13.804
n4835.in[0] (.names)                                             1.014    14.818
n4835.out[0] (.names)                                            0.261    15.079
n4735.in[0] (.names)                                             1.014    16.093
n4735.out[0] (.names)                                            0.261    16.354
n4736.in[1] (.names)                                             1.014    17.367
n4736.out[0] (.names)                                            0.261    17.628
n4744.in[0] (.names)                                             1.014    18.642
n4744.out[0] (.names)                                            0.261    18.903
n4745.in[0] (.names)                                             1.014    19.917
n4745.out[0] (.names)                                            0.261    20.178
n4746.in[0] (.names)                                             1.014    21.192
n4746.out[0] (.names)                                            0.261    21.453
n4755.in[2] (.names)                                             1.014    22.467
n4755.out[0] (.names)                                            0.261    22.728
n4762.in[0] (.names)                                             1.014    23.742
n4762.out[0] (.names)                                            0.261    24.003
n4771.in[1] (.names)                                             1.014    25.016
n4771.out[0] (.names)                                            0.261    25.277
n2851.in[2] (.names)                                             1.014    26.291
n2851.out[0] (.names)                                            0.261    26.552
n4178.in[1] (.names)                                             1.014    27.566
n4178.out[0] (.names)                                            0.261    27.827
n3830.in[0] (.names)                                             1.014    28.841
n3830.out[0] (.names)                                            0.261    29.102
n3863.in[1] (.names)                                             1.014    30.116
n3863.out[0] (.names)                                            0.261    30.377
n4132.in[0] (.names)                                             1.014    31.390
n4132.out[0] (.names)                                            0.261    31.651
n4133.in[1] (.names)                                             1.014    32.665
n4133.out[0] (.names)                                            0.261    32.926
n4136.in[1] (.names)                                             1.014    33.940
n4136.out[0] (.names)                                            0.261    34.201
n4141.in[3] (.names)                                             1.014    35.215
n4141.out[0] (.names)                                            0.261    35.476
n4105.in[0] (.names)                                             1.014    36.490
n4105.out[0] (.names)                                            0.261    36.751
n4109.in[0] (.names)                                             1.014    37.765
n4109.out[0] (.names)                                            0.261    38.026
n4110.in[2] (.names)                                             1.014    39.039
n4110.out[0] (.names)                                            0.261    39.300
n4113.in[1] (.names)                                             1.014    40.314
n4113.out[0] (.names)                                            0.261    40.575
n2900.in[0] (.names)                                             1.014    41.589
n2900.out[0] (.names)                                            0.261    41.850
n4142.in[0] (.names)                                             1.014    42.864
n4142.out[0] (.names)                                            0.261    43.125
n4144.in[0] (.names)                                             1.014    44.139
n4144.out[0] (.names)                                            0.261    44.400
n4150.in[1] (.names)                                             1.014    45.413
n4150.out[0] (.names)                                            0.261    45.674
n3805.in[0] (.names)                                             1.014    46.688
n3805.out[0] (.names)                                            0.261    46.949
n4146.in[0] (.names)                                             1.014    47.963
n4146.out[0] (.names)                                            0.261    48.224
n2997.in[1] (.names)                                             1.014    49.238
n2997.out[0] (.names)                                            0.261    49.499
n4272.in[2] (.names)                                             1.014    50.513
n4272.out[0] (.names)                                            0.261    50.774
n4276.in[1] (.names)                                             1.014    51.787
n4276.out[0] (.names)                                            0.261    52.048
n4277.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4277.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : n14191.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9733.in[0] (.names)                                             1.014     2.070
n9733.out[0] (.names)                                            0.261     2.331
n9735.in[0] (.names)                                             1.014     3.344
n9735.out[0] (.names)                                            0.261     3.605
n9743.in[0] (.names)                                             1.014     4.619
n9743.out[0] (.names)                                            0.261     4.880
n9745.in[1] (.names)                                             1.014     5.894
n9745.out[0] (.names)                                            0.261     6.155
n9736.in[1] (.names)                                             1.014     7.169
n9736.out[0] (.names)                                            0.261     7.430
n9737.in[0] (.names)                                             1.014     8.444
n9737.out[0] (.names)                                            0.261     8.705
n9738.in[1] (.names)                                             1.014     9.719
n9738.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9741.in[0] (.names)                                             1.014    12.268
n9741.out[0] (.names)                                            0.261    12.529
n9747.in[1] (.names)                                             1.014    13.543
n9747.out[0] (.names)                                            0.261    13.804
n9752.in[0] (.names)                                             1.014    14.818
n9752.out[0] (.names)                                            0.261    15.079
n9748.in[0] (.names)                                             1.014    16.093
n9748.out[0] (.names)                                            0.261    16.354
n9450.in[1] (.names)                                             1.014    17.367
n9450.out[0] (.names)                                            0.261    17.628
n14020.in[1] (.names)                                            1.014    18.642
n14020.out[0] (.names)                                           0.261    18.903
n13962.in[0] (.names)                                            1.014    19.917
n13962.out[0] (.names)                                           0.261    20.178
n14021.in[2] (.names)                                            1.014    21.192
n14021.out[0] (.names)                                           0.261    21.453
n14022.in[0] (.names)                                            1.014    22.467
n14022.out[0] (.names)                                           0.261    22.728
n14016.in[0] (.names)                                            1.014    23.742
n14016.out[0] (.names)                                           0.261    24.003
n14035.in[1] (.names)                                            1.014    25.016
n14035.out[0] (.names)                                           0.261    25.277
n14063.in[0] (.names)                                            1.014    26.291
n14063.out[0] (.names)                                           0.261    26.552
n14064.in[0] (.names)                                            1.014    27.566
n14064.out[0] (.names)                                           0.261    27.827
n13971.in[2] (.names)                                            1.014    28.841
n13971.out[0] (.names)                                           0.261    29.102
n13965.in[0] (.names)                                            1.014    30.116
n13965.out[0] (.names)                                           0.261    30.377
n13151.in[0] (.names)                                            1.014    31.390
n13151.out[0] (.names)                                           0.261    31.651
n13972.in[0] (.names)                                            1.014    32.665
n13972.out[0] (.names)                                           0.261    32.926
n2764.in[0] (.names)                                             1.014    33.940
n2764.out[0] (.names)                                            0.261    34.201
n13533.in[0] (.names)                                            1.014    35.215
n13533.out[0] (.names)                                           0.261    35.476
n13534.in[0] (.names)                                            1.014    36.490
n13534.out[0] (.names)                                           0.261    36.751
n8718.in[1] (.names)                                             1.014    37.765
n8718.out[0] (.names)                                            0.261    38.026
n13538.in[1] (.names)                                            1.014    39.039
n13538.out[0] (.names)                                           0.261    39.300
n8791.in[2] (.names)                                             1.014    40.314
n8791.out[0] (.names)                                            0.261    40.575
n13543.in[0] (.names)                                            1.014    41.589
n13543.out[0] (.names)                                           0.261    41.850
n13544.in[3] (.names)                                            1.014    42.864
n13544.out[0] (.names)                                           0.261    43.125
n13546.in[1] (.names)                                            1.014    44.139
n13546.out[0] (.names)                                           0.261    44.400
n3717.in[0] (.names)                                             1.014    45.413
n3717.out[0] (.names)                                            0.261    45.674
n14188.in[0] (.names)                                            1.014    46.688
n14188.out[0] (.names)                                           0.261    46.949
n14190.in[1] (.names)                                            1.014    47.963
n14190.out[0] (.names)                                           0.261    48.224
n2576.in[2] (.names)                                             1.014    49.238
n2576.out[0] (.names)                                            0.261    49.499
n2880.in[1] (.names)                                             1.014    50.513
n2880.out[0] (.names)                                            0.261    50.774
n2643.in[0] (.names)                                             1.014    51.787
n2643.out[0] (.names)                                            0.261    52.048
n14191.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14191.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : n10314.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9733.in[0] (.names)                                             1.014     2.070
n9733.out[0] (.names)                                            0.261     2.331
n9735.in[0] (.names)                                             1.014     3.344
n9735.out[0] (.names)                                            0.261     3.605
n9743.in[0] (.names)                                             1.014     4.619
n9743.out[0] (.names)                                            0.261     4.880
n9745.in[1] (.names)                                             1.014     5.894
n9745.out[0] (.names)                                            0.261     6.155
n9736.in[1] (.names)                                             1.014     7.169
n9736.out[0] (.names)                                            0.261     7.430
n9737.in[0] (.names)                                             1.014     8.444
n9737.out[0] (.names)                                            0.261     8.705
n9738.in[1] (.names)                                             1.014     9.719
n9738.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9741.in[0] (.names)                                             1.014    12.268
n9741.out[0] (.names)                                            0.261    12.529
n9747.in[1] (.names)                                             1.014    13.543
n9747.out[0] (.names)                                            0.261    13.804
n9752.in[0] (.names)                                             1.014    14.818
n9752.out[0] (.names)                                            0.261    15.079
n9748.in[0] (.names)                                             1.014    16.093
n9748.out[0] (.names)                                            0.261    16.354
n9450.in[1] (.names)                                             1.014    17.367
n9450.out[0] (.names)                                            0.261    17.628
n14020.in[1] (.names)                                            1.014    18.642
n14020.out[0] (.names)                                           0.261    18.903
n13962.in[0] (.names)                                            1.014    19.917
n13962.out[0] (.names)                                           0.261    20.178
n14021.in[2] (.names)                                            1.014    21.192
n14021.out[0] (.names)                                           0.261    21.453
n14022.in[0] (.names)                                            1.014    22.467
n14022.out[0] (.names)                                           0.261    22.728
n14016.in[0] (.names)                                            1.014    23.742
n14016.out[0] (.names)                                           0.261    24.003
n14035.in[1] (.names)                                            1.014    25.016
n14035.out[0] (.names)                                           0.261    25.277
n14063.in[0] (.names)                                            1.014    26.291
n14063.out[0] (.names)                                           0.261    26.552
n14064.in[0] (.names)                                            1.014    27.566
n14064.out[0] (.names)                                           0.261    27.827
n13971.in[2] (.names)                                            1.014    28.841
n13971.out[0] (.names)                                           0.261    29.102
n13965.in[0] (.names)                                            1.014    30.116
n13965.out[0] (.names)                                           0.261    30.377
n13151.in[0] (.names)                                            1.014    31.390
n13151.out[0] (.names)                                           0.261    31.651
n13972.in[0] (.names)                                            1.014    32.665
n13972.out[0] (.names)                                           0.261    32.926
n2764.in[0] (.names)                                             1.014    33.940
n2764.out[0] (.names)                                            0.261    34.201
n13533.in[0] (.names)                                            1.014    35.215
n13533.out[0] (.names)                                           0.261    35.476
n13534.in[0] (.names)                                            1.014    36.490
n13534.out[0] (.names)                                           0.261    36.751
n8718.in[1] (.names)                                             1.014    37.765
n8718.out[0] (.names)                                            0.261    38.026
n13538.in[1] (.names)                                            1.014    39.039
n13538.out[0] (.names)                                           0.261    39.300
n8791.in[2] (.names)                                             1.014    40.314
n8791.out[0] (.names)                                            0.261    40.575
n13543.in[0] (.names)                                            1.014    41.589
n13543.out[0] (.names)                                           0.261    41.850
n3564.in[0] (.names)                                             1.014    42.864
n3564.out[0] (.names)                                            0.261    43.125
n2434.in[0] (.names)                                             1.014    44.139
n2434.out[0] (.names)                                            0.261    44.400
n10725.in[2] (.names)                                            1.014    45.413
n10725.out[0] (.names)                                           0.261    45.674
n10729.in[0] (.names)                                            1.014    46.688
n10729.out[0] (.names)                                           0.261    46.949
n8742.in[2] (.names)                                             1.014    47.963
n8742.out[0] (.names)                                            0.261    48.224
n10329.in[0] (.names)                                            1.014    49.238
n10329.out[0] (.names)                                           0.261    49.499
n10332.in[0] (.names)                                            1.014    50.513
n10332.out[0] (.names)                                           0.261    50.774
n10333.in[1] (.names)                                            1.014    51.787
n10333.out[0] (.names)                                           0.261    52.048
n10314.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10314.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : n3409.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9733.in[0] (.names)                                             1.014     2.070
n9733.out[0] (.names)                                            0.261     2.331
n9735.in[0] (.names)                                             1.014     3.344
n9735.out[0] (.names)                                            0.261     3.605
n9743.in[0] (.names)                                             1.014     4.619
n9743.out[0] (.names)                                            0.261     4.880
n9745.in[1] (.names)                                             1.014     5.894
n9745.out[0] (.names)                                            0.261     6.155
n9736.in[1] (.names)                                             1.014     7.169
n9736.out[0] (.names)                                            0.261     7.430
n9737.in[0] (.names)                                             1.014     8.444
n9737.out[0] (.names)                                            0.261     8.705
n9738.in[1] (.names)                                             1.014     9.719
n9738.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9741.in[0] (.names)                                             1.014    12.268
n9741.out[0] (.names)                                            0.261    12.529
n9747.in[1] (.names)                                             1.014    13.543
n9747.out[0] (.names)                                            0.261    13.804
n9752.in[0] (.names)                                             1.014    14.818
n9752.out[0] (.names)                                            0.261    15.079
n9748.in[0] (.names)                                             1.014    16.093
n9748.out[0] (.names)                                            0.261    16.354
n9450.in[1] (.names)                                             1.014    17.367
n9450.out[0] (.names)                                            0.261    17.628
n14020.in[1] (.names)                                            1.014    18.642
n14020.out[0] (.names)                                           0.261    18.903
n13962.in[0] (.names)                                            1.014    19.917
n13962.out[0] (.names)                                           0.261    20.178
n14021.in[2] (.names)                                            1.014    21.192
n14021.out[0] (.names)                                           0.261    21.453
n14022.in[0] (.names)                                            1.014    22.467
n14022.out[0] (.names)                                           0.261    22.728
n14016.in[0] (.names)                                            1.014    23.742
n14016.out[0] (.names)                                           0.261    24.003
n14035.in[1] (.names)                                            1.014    25.016
n14035.out[0] (.names)                                           0.261    25.277
n14063.in[0] (.names)                                            1.014    26.291
n14063.out[0] (.names)                                           0.261    26.552
n14064.in[0] (.names)                                            1.014    27.566
n14064.out[0] (.names)                                           0.261    27.827
n13971.in[2] (.names)                                            1.014    28.841
n13971.out[0] (.names)                                           0.261    29.102
n13965.in[0] (.names)                                            1.014    30.116
n13965.out[0] (.names)                                           0.261    30.377
n13151.in[0] (.names)                                            1.014    31.390
n13151.out[0] (.names)                                           0.261    31.651
n13972.in[0] (.names)                                            1.014    32.665
n13972.out[0] (.names)                                           0.261    32.926
n2764.in[0] (.names)                                             1.014    33.940
n2764.out[0] (.names)                                            0.261    34.201
n13533.in[0] (.names)                                            1.014    35.215
n13533.out[0] (.names)                                           0.261    35.476
n13534.in[0] (.names)                                            1.014    36.490
n13534.out[0] (.names)                                           0.261    36.751
n8718.in[1] (.names)                                             1.014    37.765
n8718.out[0] (.names)                                            0.261    38.026
n13538.in[1] (.names)                                            1.014    39.039
n13538.out[0] (.names)                                           0.261    39.300
n8791.in[2] (.names)                                             1.014    40.314
n8791.out[0] (.names)                                            0.261    40.575
n13543.in[0] (.names)                                            1.014    41.589
n13543.out[0] (.names)                                           0.261    41.850
n3564.in[0] (.names)                                             1.014    42.864
n3564.out[0] (.names)                                            0.261    43.125
n2434.in[0] (.names)                                             1.014    44.139
n2434.out[0] (.names)                                            0.261    44.400
n10725.in[2] (.names)                                            1.014    45.413
n10725.out[0] (.names)                                           0.261    45.674
n10397.in[0] (.names)                                            1.014    46.688
n10397.out[0] (.names)                                           0.261    46.949
n3050.in[1] (.names)                                             1.014    47.963
n3050.out[0] (.names)                                            0.261    48.224
n12993.in[1] (.names)                                            1.014    49.238
n12993.out[0] (.names)                                           0.261    49.499
n12960.in[0] (.names)                                            1.014    50.513
n12960.out[0] (.names)                                           0.261    50.774
n3408.in[0] (.names)                                             1.014    51.787
n3408.out[0] (.names)                                            0.261    52.048
n3409.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3409.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : n10720.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9733.in[0] (.names)                                             1.014     2.070
n9733.out[0] (.names)                                            0.261     2.331
n9735.in[0] (.names)                                             1.014     3.344
n9735.out[0] (.names)                                            0.261     3.605
n9743.in[0] (.names)                                             1.014     4.619
n9743.out[0] (.names)                                            0.261     4.880
n9745.in[1] (.names)                                             1.014     5.894
n9745.out[0] (.names)                                            0.261     6.155
n9736.in[1] (.names)                                             1.014     7.169
n9736.out[0] (.names)                                            0.261     7.430
n9737.in[0] (.names)                                             1.014     8.444
n9737.out[0] (.names)                                            0.261     8.705
n9738.in[1] (.names)                                             1.014     9.719
n9738.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9741.in[0] (.names)                                             1.014    12.268
n9741.out[0] (.names)                                            0.261    12.529
n9747.in[1] (.names)                                             1.014    13.543
n9747.out[0] (.names)                                            0.261    13.804
n9752.in[0] (.names)                                             1.014    14.818
n9752.out[0] (.names)                                            0.261    15.079
n9748.in[0] (.names)                                             1.014    16.093
n9748.out[0] (.names)                                            0.261    16.354
n9450.in[1] (.names)                                             1.014    17.367
n9450.out[0] (.names)                                            0.261    17.628
n14020.in[1] (.names)                                            1.014    18.642
n14020.out[0] (.names)                                           0.261    18.903
n13962.in[0] (.names)                                            1.014    19.917
n13962.out[0] (.names)                                           0.261    20.178
n14021.in[2] (.names)                                            1.014    21.192
n14021.out[0] (.names)                                           0.261    21.453
n14022.in[0] (.names)                                            1.014    22.467
n14022.out[0] (.names)                                           0.261    22.728
n14016.in[0] (.names)                                            1.014    23.742
n14016.out[0] (.names)                                           0.261    24.003
n14035.in[1] (.names)                                            1.014    25.016
n14035.out[0] (.names)                                           0.261    25.277
n14063.in[0] (.names)                                            1.014    26.291
n14063.out[0] (.names)                                           0.261    26.552
n14064.in[0] (.names)                                            1.014    27.566
n14064.out[0] (.names)                                           0.261    27.827
n13971.in[2] (.names)                                            1.014    28.841
n13971.out[0] (.names)                                           0.261    29.102
n13965.in[0] (.names)                                            1.014    30.116
n13965.out[0] (.names)                                           0.261    30.377
n13151.in[0] (.names)                                            1.014    31.390
n13151.out[0] (.names)                                           0.261    31.651
n13972.in[0] (.names)                                            1.014    32.665
n13972.out[0] (.names)                                           0.261    32.926
n2764.in[0] (.names)                                             1.014    33.940
n2764.out[0] (.names)                                            0.261    34.201
n13533.in[0] (.names)                                            1.014    35.215
n13533.out[0] (.names)                                           0.261    35.476
n13534.in[0] (.names)                                            1.014    36.490
n13534.out[0] (.names)                                           0.261    36.751
n8718.in[1] (.names)                                             1.014    37.765
n8718.out[0] (.names)                                            0.261    38.026
n13538.in[1] (.names)                                            1.014    39.039
n13538.out[0] (.names)                                           0.261    39.300
n8791.in[2] (.names)                                             1.014    40.314
n8791.out[0] (.names)                                            0.261    40.575
n13543.in[0] (.names)                                            1.014    41.589
n13543.out[0] (.names)                                           0.261    41.850
n3564.in[0] (.names)                                             1.014    42.864
n3564.out[0] (.names)                                            0.261    43.125
n2434.in[0] (.names)                                             1.014    44.139
n2434.out[0] (.names)                                            0.261    44.400
n10725.in[2] (.names)                                            1.014    45.413
n10725.out[0] (.names)                                           0.261    45.674
n10397.in[0] (.names)                                            1.014    46.688
n10397.out[0] (.names)                                           0.261    46.949
n10719.in[0] (.names)                                            1.014    47.963
n10719.out[0] (.names)                                           0.261    48.224
n3634.in[1] (.names)                                             1.014    49.238
n3634.out[0] (.names)                                            0.261    49.499
n3534.in[0] (.names)                                             1.014    50.513
n3534.out[0] (.names)                                            0.261    50.774
n10726.in[0] (.names)                                            1.014    51.787
n10726.out[0] (.names)                                           0.261    52.048
n10720.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10720.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n2996.Q[0] (.latch clocked by pclk)
Endpoint  : n10853.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2996.clk[0] (.latch)                                            1.014     1.014
n2996.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10445.in[0] (.names)                                            1.014     2.070
n10445.out[0] (.names)                                           0.261     2.331
n10446.in[0] (.names)                                            1.014     3.344
n10446.out[0] (.names)                                           0.261     3.605
n9824.in[0] (.names)                                             1.014     4.619
n9824.out[0] (.names)                                            0.261     4.880
n9825.in[0] (.names)                                             1.014     5.894
n9825.out[0] (.names)                                            0.261     6.155
n9826.in[1] (.names)                                             1.014     7.169
n9826.out[0] (.names)                                            0.261     7.430
n2415.in[0] (.names)                                             1.014     8.444
n2415.out[0] (.names)                                            0.261     8.705
n9827.in[0] (.names)                                             1.014     9.719
n9827.out[0] (.names)                                            0.261     9.980
n9835.in[0] (.names)                                             1.014    10.993
n9835.out[0] (.names)                                            0.261    11.254
n9841.in[2] (.names)                                             1.014    12.268
n9841.out[0] (.names)                                            0.261    12.529
n9844.in[1] (.names)                                             1.014    13.543
n9844.out[0] (.names)                                            0.261    13.804
n9845.in[0] (.names)                                             1.014    14.818
n9845.out[0] (.names)                                            0.261    15.079
n9849.in[0] (.names)                                             1.014    16.093
n9849.out[0] (.names)                                            0.261    16.354
n10818.in[1] (.names)                                            1.014    17.367
n10818.out[0] (.names)                                           0.261    17.628
n10819.in[1] (.names)                                            1.014    18.642
n10819.out[0] (.names)                                           0.261    18.903
n10820.in[0] (.names)                                            1.014    19.917
n10820.out[0] (.names)                                           0.261    20.178
n10822.in[0] (.names)                                            1.014    21.192
n10822.out[0] (.names)                                           0.261    21.453
n10794.in[0] (.names)                                            1.014    22.467
n10794.out[0] (.names)                                           0.261    22.728
n10795.in[0] (.names)                                            1.014    23.742
n10795.out[0] (.names)                                           0.261    24.003
n10796.in[2] (.names)                                            1.014    25.016
n10796.out[0] (.names)                                           0.261    25.277
n10797.in[0] (.names)                                            1.014    26.291
n10797.out[0] (.names)                                           0.261    26.552
n10798.in[0] (.names)                                            1.014    27.566
n10798.out[0] (.names)                                           0.261    27.827
n10804.in[1] (.names)                                            1.014    28.841
n10804.out[0] (.names)                                           0.261    29.102
n10813.in[1] (.names)                                            1.014    30.116
n10813.out[0] (.names)                                           0.261    30.377
n10833.in[0] (.names)                                            1.014    31.390
n10833.out[0] (.names)                                           0.261    31.651
n10834.in[2] (.names)                                            1.014    32.665
n10834.out[0] (.names)                                           0.261    32.926
n9709.in[0] (.names)                                             1.014    33.940
n9709.out[0] (.names)                                            0.261    34.201
n8758.in[0] (.names)                                             1.014    35.215
n8758.out[0] (.names)                                            0.261    35.476
n10857.in[1] (.names)                                            1.014    36.490
n10857.out[0] (.names)                                           0.261    36.751
n10809.in[0] (.names)                                            1.014    37.765
n10809.out[0] (.names)                                           0.261    38.026
n10810.in[0] (.names)                                            1.014    39.039
n10810.out[0] (.names)                                           0.261    39.300
n10811.in[0] (.names)                                            1.014    40.314
n10811.out[0] (.names)                                           0.261    40.575
n10839.in[1] (.names)                                            1.014    41.589
n10839.out[0] (.names)                                           0.261    41.850
n10840.in[0] (.names)                                            1.014    42.864
n10840.out[0] (.names)                                           0.261    43.125
n10848.in[3] (.names)                                            1.014    44.139
n10848.out[0] (.names)                                           0.261    44.400
n10849.in[1] (.names)                                            1.014    45.413
n10849.out[0] (.names)                                           0.261    45.674
n9704.in[1] (.names)                                             1.014    46.688
n9704.out[0] (.names)                                            0.261    46.949
n10571.in[0] (.names)                                            1.014    47.963
n10571.out[0] (.names)                                           0.261    48.224
n10851.in[0] (.names)                                            1.014    49.238
n10851.out[0] (.names)                                           0.261    49.499
n9917.in[1] (.names)                                             1.014    50.513
n9917.out[0] (.names)                                            0.261    50.774
n9724.in[1] (.names)                                             1.014    51.787
n9724.out[0] (.names)                                            0.261    52.048
n10853.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10853.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n2996.Q[0] (.latch clocked by pclk)
Endpoint  : n9725.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2996.clk[0] (.latch)                                            1.014     1.014
n2996.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10445.in[0] (.names)                                            1.014     2.070
n10445.out[0] (.names)                                           0.261     2.331
n10446.in[0] (.names)                                            1.014     3.344
n10446.out[0] (.names)                                           0.261     3.605
n9824.in[0] (.names)                                             1.014     4.619
n9824.out[0] (.names)                                            0.261     4.880
n9825.in[0] (.names)                                             1.014     5.894
n9825.out[0] (.names)                                            0.261     6.155
n9826.in[1] (.names)                                             1.014     7.169
n9826.out[0] (.names)                                            0.261     7.430
n2415.in[0] (.names)                                             1.014     8.444
n2415.out[0] (.names)                                            0.261     8.705
n9827.in[0] (.names)                                             1.014     9.719
n9827.out[0] (.names)                                            0.261     9.980
n9835.in[0] (.names)                                             1.014    10.993
n9835.out[0] (.names)                                            0.261    11.254
n9841.in[2] (.names)                                             1.014    12.268
n9841.out[0] (.names)                                            0.261    12.529
n9844.in[1] (.names)                                             1.014    13.543
n9844.out[0] (.names)                                            0.261    13.804
n9845.in[0] (.names)                                             1.014    14.818
n9845.out[0] (.names)                                            0.261    15.079
n9849.in[0] (.names)                                             1.014    16.093
n9849.out[0] (.names)                                            0.261    16.354
n10818.in[1] (.names)                                            1.014    17.367
n10818.out[0] (.names)                                           0.261    17.628
n10819.in[1] (.names)                                            1.014    18.642
n10819.out[0] (.names)                                           0.261    18.903
n10820.in[0] (.names)                                            1.014    19.917
n10820.out[0] (.names)                                           0.261    20.178
n10822.in[0] (.names)                                            1.014    21.192
n10822.out[0] (.names)                                           0.261    21.453
n10794.in[0] (.names)                                            1.014    22.467
n10794.out[0] (.names)                                           0.261    22.728
n10795.in[0] (.names)                                            1.014    23.742
n10795.out[0] (.names)                                           0.261    24.003
n10796.in[2] (.names)                                            1.014    25.016
n10796.out[0] (.names)                                           0.261    25.277
n10797.in[0] (.names)                                            1.014    26.291
n10797.out[0] (.names)                                           0.261    26.552
n10798.in[0] (.names)                                            1.014    27.566
n10798.out[0] (.names)                                           0.261    27.827
n10804.in[1] (.names)                                            1.014    28.841
n10804.out[0] (.names)                                           0.261    29.102
n10813.in[1] (.names)                                            1.014    30.116
n10813.out[0] (.names)                                           0.261    30.377
n10833.in[0] (.names)                                            1.014    31.390
n10833.out[0] (.names)                                           0.261    31.651
n10834.in[2] (.names)                                            1.014    32.665
n10834.out[0] (.names)                                           0.261    32.926
n9709.in[0] (.names)                                             1.014    33.940
n9709.out[0] (.names)                                            0.261    34.201
n8758.in[0] (.names)                                             1.014    35.215
n8758.out[0] (.names)                                            0.261    35.476
n10857.in[1] (.names)                                            1.014    36.490
n10857.out[0] (.names)                                           0.261    36.751
n10809.in[0] (.names)                                            1.014    37.765
n10809.out[0] (.names)                                           0.261    38.026
n10810.in[0] (.names)                                            1.014    39.039
n10810.out[0] (.names)                                           0.261    39.300
n10811.in[0] (.names)                                            1.014    40.314
n10811.out[0] (.names)                                           0.261    40.575
n10839.in[1] (.names)                                            1.014    41.589
n10839.out[0] (.names)                                           0.261    41.850
n10840.in[0] (.names)                                            1.014    42.864
n10840.out[0] (.names)                                           0.261    43.125
n10848.in[3] (.names)                                            1.014    44.139
n10848.out[0] (.names)                                           0.261    44.400
n10849.in[1] (.names)                                            1.014    45.413
n10849.out[0] (.names)                                           0.261    45.674
n9704.in[1] (.names)                                             1.014    46.688
n9704.out[0] (.names)                                            0.261    46.949
n10571.in[0] (.names)                                            1.014    47.963
n10571.out[0] (.names)                                           0.261    48.224
n10851.in[0] (.names)                                            1.014    49.238
n10851.out[0] (.names)                                           0.261    49.499
n9917.in[1] (.names)                                             1.014    50.513
n9917.out[0] (.names)                                            0.261    50.774
n9724.in[1] (.names)                                             1.014    51.787
n9724.out[0] (.names)                                            0.261    52.048
n9725.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9725.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n3596.Q[0] (.latch clocked by pclk)
Endpoint  : n4165.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3596.clk[0] (.latch)                                            1.014     1.014
n3596.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4446.in[0] (.names)                                             1.014     2.070
n4446.out[0] (.names)                                            0.261     2.331
n4454.in[1] (.names)                                             1.014     3.344
n4454.out[0] (.names)                                            0.261     3.605
n4455.in[0] (.names)                                             1.014     4.619
n4455.out[0] (.names)                                            0.261     4.880
n4457.in[0] (.names)                                             1.014     5.894
n4457.out[0] (.names)                                            0.261     6.155
n4325.in[0] (.names)                                             1.014     7.169
n4325.out[0] (.names)                                            0.261     7.430
n4830.in[2] (.names)                                             1.014     8.444
n4830.out[0] (.names)                                            0.261     8.705
n4795.in[1] (.names)                                             1.014     9.719
n4795.out[0] (.names)                                            0.261     9.980
n4833.in[1] (.names)                                             1.014    10.993
n4833.out[0] (.names)                                            0.261    11.254
n4741.in[1] (.names)                                             1.014    12.268
n4741.out[0] (.names)                                            0.261    12.529
n4826.in[0] (.names)                                             1.014    13.543
n4826.out[0] (.names)                                            0.261    13.804
n4835.in[0] (.names)                                             1.014    14.818
n4835.out[0] (.names)                                            0.261    15.079
n4735.in[0] (.names)                                             1.014    16.093
n4735.out[0] (.names)                                            0.261    16.354
n4736.in[1] (.names)                                             1.014    17.367
n4736.out[0] (.names)                                            0.261    17.628
n4744.in[0] (.names)                                             1.014    18.642
n4744.out[0] (.names)                                            0.261    18.903
n4745.in[0] (.names)                                             1.014    19.917
n4745.out[0] (.names)                                            0.261    20.178
n4746.in[0] (.names)                                             1.014    21.192
n4746.out[0] (.names)                                            0.261    21.453
n4755.in[2] (.names)                                             1.014    22.467
n4755.out[0] (.names)                                            0.261    22.728
n4762.in[0] (.names)                                             1.014    23.742
n4762.out[0] (.names)                                            0.261    24.003
n4771.in[1] (.names)                                             1.014    25.016
n4771.out[0] (.names)                                            0.261    25.277
n2851.in[2] (.names)                                             1.014    26.291
n2851.out[0] (.names)                                            0.261    26.552
n4178.in[1] (.names)                                             1.014    27.566
n4178.out[0] (.names)                                            0.261    27.827
n3830.in[0] (.names)                                             1.014    28.841
n3830.out[0] (.names)                                            0.261    29.102
n3863.in[1] (.names)                                             1.014    30.116
n3863.out[0] (.names)                                            0.261    30.377
n4132.in[0] (.names)                                             1.014    31.390
n4132.out[0] (.names)                                            0.261    31.651
n4133.in[1] (.names)                                             1.014    32.665
n4133.out[0] (.names)                                            0.261    32.926
n4136.in[1] (.names)                                             1.014    33.940
n4136.out[0] (.names)                                            0.261    34.201
n4141.in[3] (.names)                                             1.014    35.215
n4141.out[0] (.names)                                            0.261    35.476
n4105.in[0] (.names)                                             1.014    36.490
n4105.out[0] (.names)                                            0.261    36.751
n4109.in[0] (.names)                                             1.014    37.765
n4109.out[0] (.names)                                            0.261    38.026
n4110.in[2] (.names)                                             1.014    39.039
n4110.out[0] (.names)                                            0.261    39.300
n4113.in[1] (.names)                                             1.014    40.314
n4113.out[0] (.names)                                            0.261    40.575
n2900.in[0] (.names)                                             1.014    41.589
n2900.out[0] (.names)                                            0.261    41.850
n4142.in[0] (.names)                                             1.014    42.864
n4142.out[0] (.names)                                            0.261    43.125
n4144.in[0] (.names)                                             1.014    44.139
n4144.out[0] (.names)                                            0.261    44.400
n4150.in[1] (.names)                                             1.014    45.413
n4150.out[0] (.names)                                            0.261    45.674
n3805.in[0] (.names)                                             1.014    46.688
n3805.out[0] (.names)                                            0.261    46.949
n4146.in[0] (.names)                                             1.014    47.963
n4146.out[0] (.names)                                            0.261    48.224
n4152.in[0] (.names)                                             1.014    49.238
n4152.out[0] (.names)                                            0.261    49.499
n4162.in[1] (.names)                                             1.014    50.513
n4162.out[0] (.names)                                            0.261    50.774
n3770.in[0] (.names)                                             1.014    51.787
n3770.out[0] (.names)                                            0.261    52.048
n4165.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4165.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n3596.Q[0] (.latch clocked by pclk)
Endpoint  : n3771.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3596.clk[0] (.latch)                                            1.014     1.014
n3596.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4446.in[0] (.names)                                             1.014     2.070
n4446.out[0] (.names)                                            0.261     2.331
n4454.in[1] (.names)                                             1.014     3.344
n4454.out[0] (.names)                                            0.261     3.605
n4455.in[0] (.names)                                             1.014     4.619
n4455.out[0] (.names)                                            0.261     4.880
n4457.in[0] (.names)                                             1.014     5.894
n4457.out[0] (.names)                                            0.261     6.155
n4325.in[0] (.names)                                             1.014     7.169
n4325.out[0] (.names)                                            0.261     7.430
n4830.in[2] (.names)                                             1.014     8.444
n4830.out[0] (.names)                                            0.261     8.705
n4795.in[1] (.names)                                             1.014     9.719
n4795.out[0] (.names)                                            0.261     9.980
n4833.in[1] (.names)                                             1.014    10.993
n4833.out[0] (.names)                                            0.261    11.254
n4741.in[1] (.names)                                             1.014    12.268
n4741.out[0] (.names)                                            0.261    12.529
n4826.in[0] (.names)                                             1.014    13.543
n4826.out[0] (.names)                                            0.261    13.804
n4835.in[0] (.names)                                             1.014    14.818
n4835.out[0] (.names)                                            0.261    15.079
n4735.in[0] (.names)                                             1.014    16.093
n4735.out[0] (.names)                                            0.261    16.354
n4736.in[1] (.names)                                             1.014    17.367
n4736.out[0] (.names)                                            0.261    17.628
n4744.in[0] (.names)                                             1.014    18.642
n4744.out[0] (.names)                                            0.261    18.903
n4745.in[0] (.names)                                             1.014    19.917
n4745.out[0] (.names)                                            0.261    20.178
n4746.in[0] (.names)                                             1.014    21.192
n4746.out[0] (.names)                                            0.261    21.453
n4755.in[2] (.names)                                             1.014    22.467
n4755.out[0] (.names)                                            0.261    22.728
n4762.in[0] (.names)                                             1.014    23.742
n4762.out[0] (.names)                                            0.261    24.003
n4771.in[1] (.names)                                             1.014    25.016
n4771.out[0] (.names)                                            0.261    25.277
n2851.in[2] (.names)                                             1.014    26.291
n2851.out[0] (.names)                                            0.261    26.552
n4178.in[1] (.names)                                             1.014    27.566
n4178.out[0] (.names)                                            0.261    27.827
n3830.in[0] (.names)                                             1.014    28.841
n3830.out[0] (.names)                                            0.261    29.102
n3863.in[1] (.names)                                             1.014    30.116
n3863.out[0] (.names)                                            0.261    30.377
n4132.in[0] (.names)                                             1.014    31.390
n4132.out[0] (.names)                                            0.261    31.651
n4133.in[1] (.names)                                             1.014    32.665
n4133.out[0] (.names)                                            0.261    32.926
n4136.in[1] (.names)                                             1.014    33.940
n4136.out[0] (.names)                                            0.261    34.201
n4141.in[3] (.names)                                             1.014    35.215
n4141.out[0] (.names)                                            0.261    35.476
n4105.in[0] (.names)                                             1.014    36.490
n4105.out[0] (.names)                                            0.261    36.751
n4109.in[0] (.names)                                             1.014    37.765
n4109.out[0] (.names)                                            0.261    38.026
n4110.in[2] (.names)                                             1.014    39.039
n4110.out[0] (.names)                                            0.261    39.300
n4113.in[1] (.names)                                             1.014    40.314
n4113.out[0] (.names)                                            0.261    40.575
n2900.in[0] (.names)                                             1.014    41.589
n2900.out[0] (.names)                                            0.261    41.850
n4142.in[0] (.names)                                             1.014    42.864
n4142.out[0] (.names)                                            0.261    43.125
n4144.in[0] (.names)                                             1.014    44.139
n4144.out[0] (.names)                                            0.261    44.400
n4150.in[1] (.names)                                             1.014    45.413
n4150.out[0] (.names)                                            0.261    45.674
n3805.in[0] (.names)                                             1.014    46.688
n3805.out[0] (.names)                                            0.261    46.949
n4146.in[0] (.names)                                             1.014    47.963
n4146.out[0] (.names)                                            0.261    48.224
n4152.in[0] (.names)                                             1.014    49.238
n4152.out[0] (.names)                                            0.261    49.499
n4162.in[1] (.names)                                             1.014    50.513
n4162.out[0] (.names)                                            0.261    50.774
n3770.in[0] (.names)                                             1.014    51.787
n3770.out[0] (.names)                                            0.261    52.048
n3771.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3771.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n2996.Q[0] (.latch clocked by pclk)
Endpoint  : n10094.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2996.clk[0] (.latch)                                            1.014     1.014
n2996.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10445.in[0] (.names)                                            1.014     2.070
n10445.out[0] (.names)                                           0.261     2.331
n10453.in[0] (.names)                                            1.014     3.344
n10453.out[0] (.names)                                           0.261     3.605
n10454.in[1] (.names)                                            1.014     4.619
n10454.out[0] (.names)                                           0.261     4.880
n10461.in[0] (.names)                                            1.014     5.894
n10461.out[0] (.names)                                           0.261     6.155
n10452.in[1] (.names)                                            1.014     7.169
n10452.out[0] (.names)                                           0.261     7.430
n10447.in[2] (.names)                                            1.014     8.444
n10447.out[0] (.names)                                           0.261     8.705
n10448.in[1] (.names)                                            1.014     9.719
n10448.out[0] (.names)                                           0.261     9.980
n10467.in[0] (.names)                                            1.014    10.993
n10467.out[0] (.names)                                           0.261    11.254
n10380.in[0] (.names)                                            1.014    12.268
n10380.out[0] (.names)                                           0.261    12.529
n10385.in[1] (.names)                                            1.014    13.543
n10385.out[0] (.names)                                           0.261    13.804
n10470.in[0] (.names)                                            1.014    14.818
n10470.out[0] (.names)                                           0.261    15.079
n10471.in[0] (.names)                                            1.014    16.093
n10471.out[0] (.names)                                           0.261    16.354
n10486.in[1] (.names)                                            1.014    17.367
n10486.out[0] (.names)                                           0.261    17.628
n10488.in[1] (.names)                                            1.014    18.642
n10488.out[0] (.names)                                           0.261    18.903
n10480.in[0] (.names)                                            1.014    19.917
n10480.out[0] (.names)                                           0.261    20.178
n10481.in[1] (.names)                                            1.014    21.192
n10481.out[0] (.names)                                           0.261    21.453
n10477.in[0] (.names)                                            1.014    22.467
n10477.out[0] (.names)                                           0.261    22.728
n10482.in[1] (.names)                                            1.014    23.742
n10482.out[0] (.names)                                           0.261    24.003
n10496.in[0] (.names)                                            1.014    25.016
n10496.out[0] (.names)                                           0.261    25.277
n10491.in[0] (.names)                                            1.014    26.291
n10491.out[0] (.names)                                           0.261    26.552
n10492.in[3] (.names)                                            1.014    27.566
n10492.out[0] (.names)                                           0.261    27.827
n10493.in[1] (.names)                                            1.014    28.841
n10493.out[0] (.names)                                           0.261    29.102
n10494.in[0] (.names)                                            1.014    30.116
n10494.out[0] (.names)                                           0.261    30.377
n10498.in[1] (.names)                                            1.014    31.390
n10498.out[0] (.names)                                           0.261    31.651
n10501.in[0] (.names)                                            1.014    32.665
n10501.out[0] (.names)                                           0.261    32.926
n9803.in[0] (.names)                                             1.014    33.940
n9803.out[0] (.names)                                            0.261    34.201
n9804.in[1] (.names)                                             1.014    35.215
n9804.out[0] (.names)                                            0.261    35.476
n9806.in[0] (.names)                                             1.014    36.490
n9806.out[0] (.names)                                            0.261    36.751
n9808.in[1] (.names)                                             1.014    37.765
n9808.out[0] (.names)                                            0.261    38.026
n8759.in[0] (.names)                                             1.014    39.039
n8759.out[0] (.names)                                            0.261    39.300
n9810.in[0] (.names)                                             1.014    40.314
n9810.out[0] (.names)                                            0.261    40.575
n9718.in[0] (.names)                                             1.014    41.589
n9718.out[0] (.names)                                            0.261    41.850
n9793.in[0] (.names)                                             1.014    42.864
n9793.out[0] (.names)                                            0.261    43.125
n9794.in[1] (.names)                                             1.014    44.139
n9794.out[0] (.names)                                            0.261    44.400
n3088.in[1] (.names)                                             1.014    45.413
n3088.out[0] (.names)                                            0.261    45.674
n9863.in[0] (.names)                                             1.014    46.688
n9863.out[0] (.names)                                            0.261    46.949
n8725.in[2] (.names)                                             1.014    47.963
n8725.out[0] (.names)                                            0.261    48.224
n10847.in[1] (.names)                                            1.014    49.238
n10847.out[0] (.names)                                           0.261    49.499
n10860.in[2] (.names)                                            1.014    50.513
n10860.out[0] (.names)                                           0.261    50.774
n8851.in[0] (.names)                                             1.014    51.787
n8851.out[0] (.names)                                            0.261    52.048
n10094.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10094.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n3596.Q[0] (.latch clocked by pclk)
Endpoint  : n3747.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3596.clk[0] (.latch)                                            1.014     1.014
n3596.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4446.in[0] (.names)                                             1.014     2.070
n4446.out[0] (.names)                                            0.261     2.331
n4454.in[1] (.names)                                             1.014     3.344
n4454.out[0] (.names)                                            0.261     3.605
n4455.in[0] (.names)                                             1.014     4.619
n4455.out[0] (.names)                                            0.261     4.880
n4457.in[0] (.names)                                             1.014     5.894
n4457.out[0] (.names)                                            0.261     6.155
n4325.in[0] (.names)                                             1.014     7.169
n4325.out[0] (.names)                                            0.261     7.430
n4830.in[2] (.names)                                             1.014     8.444
n4830.out[0] (.names)                                            0.261     8.705
n4795.in[1] (.names)                                             1.014     9.719
n4795.out[0] (.names)                                            0.261     9.980
n4833.in[1] (.names)                                             1.014    10.993
n4833.out[0] (.names)                                            0.261    11.254
n4741.in[1] (.names)                                             1.014    12.268
n4741.out[0] (.names)                                            0.261    12.529
n4826.in[0] (.names)                                             1.014    13.543
n4826.out[0] (.names)                                            0.261    13.804
n4835.in[0] (.names)                                             1.014    14.818
n4835.out[0] (.names)                                            0.261    15.079
n4735.in[0] (.names)                                             1.014    16.093
n4735.out[0] (.names)                                            0.261    16.354
n4736.in[1] (.names)                                             1.014    17.367
n4736.out[0] (.names)                                            0.261    17.628
n4744.in[0] (.names)                                             1.014    18.642
n4744.out[0] (.names)                                            0.261    18.903
n4745.in[0] (.names)                                             1.014    19.917
n4745.out[0] (.names)                                            0.261    20.178
n4746.in[0] (.names)                                             1.014    21.192
n4746.out[0] (.names)                                            0.261    21.453
n4755.in[2] (.names)                                             1.014    22.467
n4755.out[0] (.names)                                            0.261    22.728
n4762.in[0] (.names)                                             1.014    23.742
n4762.out[0] (.names)                                            0.261    24.003
n4771.in[1] (.names)                                             1.014    25.016
n4771.out[0] (.names)                                            0.261    25.277
n2851.in[2] (.names)                                             1.014    26.291
n2851.out[0] (.names)                                            0.261    26.552
n4178.in[1] (.names)                                             1.014    27.566
n4178.out[0] (.names)                                            0.261    27.827
n3830.in[0] (.names)                                             1.014    28.841
n3830.out[0] (.names)                                            0.261    29.102
n3863.in[1] (.names)                                             1.014    30.116
n3863.out[0] (.names)                                            0.261    30.377
n4132.in[0] (.names)                                             1.014    31.390
n4132.out[0] (.names)                                            0.261    31.651
n4133.in[1] (.names)                                             1.014    32.665
n4133.out[0] (.names)                                            0.261    32.926
n4136.in[1] (.names)                                             1.014    33.940
n4136.out[0] (.names)                                            0.261    34.201
n4141.in[3] (.names)                                             1.014    35.215
n4141.out[0] (.names)                                            0.261    35.476
n4105.in[0] (.names)                                             1.014    36.490
n4105.out[0] (.names)                                            0.261    36.751
n4109.in[0] (.names)                                             1.014    37.765
n4109.out[0] (.names)                                            0.261    38.026
n4110.in[2] (.names)                                             1.014    39.039
n4110.out[0] (.names)                                            0.261    39.300
n4113.in[1] (.names)                                             1.014    40.314
n4113.out[0] (.names)                                            0.261    40.575
n2900.in[0] (.names)                                             1.014    41.589
n2900.out[0] (.names)                                            0.261    41.850
n4142.in[0] (.names)                                             1.014    42.864
n4142.out[0] (.names)                                            0.261    43.125
n4144.in[0] (.names)                                             1.014    44.139
n4144.out[0] (.names)                                            0.261    44.400
n4145.in[1] (.names)                                             1.014    45.413
n4145.out[0] (.names)                                            0.261    45.674
n4155.in[1] (.names)                                             1.014    46.688
n4155.out[0] (.names)                                            0.261    46.949
n3466.in[1] (.names)                                             1.014    47.963
n3466.out[0] (.names)                                            0.261    48.224
n3875.in[2] (.names)                                             1.014    49.238
n3875.out[0] (.names)                                            0.261    49.499
n3663.in[0] (.names)                                             1.014    50.513
n3663.out[0] (.names)                                            0.261    50.774
n3746.in[0] (.names)                                             1.014    51.787
n3746.out[0] (.names)                                            0.261    52.048
n3747.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3747.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n3596.Q[0] (.latch clocked by pclk)
Endpoint  : n7559.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3596.clk[0] (.latch)                                            1.014     1.014
n3596.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4446.in[0] (.names)                                             1.014     2.070
n4446.out[0] (.names)                                            0.261     2.331
n4454.in[1] (.names)                                             1.014     3.344
n4454.out[0] (.names)                                            0.261     3.605
n4455.in[0] (.names)                                             1.014     4.619
n4455.out[0] (.names)                                            0.261     4.880
n4457.in[0] (.names)                                             1.014     5.894
n4457.out[0] (.names)                                            0.261     6.155
n4325.in[0] (.names)                                             1.014     7.169
n4325.out[0] (.names)                                            0.261     7.430
n4830.in[2] (.names)                                             1.014     8.444
n4830.out[0] (.names)                                            0.261     8.705
n4795.in[1] (.names)                                             1.014     9.719
n4795.out[0] (.names)                                            0.261     9.980
n4833.in[1] (.names)                                             1.014    10.993
n4833.out[0] (.names)                                            0.261    11.254
n4741.in[1] (.names)                                             1.014    12.268
n4741.out[0] (.names)                                            0.261    12.529
n4826.in[0] (.names)                                             1.014    13.543
n4826.out[0] (.names)                                            0.261    13.804
n4835.in[0] (.names)                                             1.014    14.818
n4835.out[0] (.names)                                            0.261    15.079
n4735.in[0] (.names)                                             1.014    16.093
n4735.out[0] (.names)                                            0.261    16.354
n4736.in[1] (.names)                                             1.014    17.367
n4736.out[0] (.names)                                            0.261    17.628
n4744.in[0] (.names)                                             1.014    18.642
n4744.out[0] (.names)                                            0.261    18.903
n4745.in[0] (.names)                                             1.014    19.917
n4745.out[0] (.names)                                            0.261    20.178
n4746.in[0] (.names)                                             1.014    21.192
n4746.out[0] (.names)                                            0.261    21.453
n4755.in[2] (.names)                                             1.014    22.467
n4755.out[0] (.names)                                            0.261    22.728
n4762.in[0] (.names)                                             1.014    23.742
n4762.out[0] (.names)                                            0.261    24.003
n4771.in[1] (.names)                                             1.014    25.016
n4771.out[0] (.names)                                            0.261    25.277
n2851.in[2] (.names)                                             1.014    26.291
n2851.out[0] (.names)                                            0.261    26.552
n4178.in[1] (.names)                                             1.014    27.566
n4178.out[0] (.names)                                            0.261    27.827
n3830.in[0] (.names)                                             1.014    28.841
n3830.out[0] (.names)                                            0.261    29.102
n3863.in[1] (.names)                                             1.014    30.116
n3863.out[0] (.names)                                            0.261    30.377
n4132.in[0] (.names)                                             1.014    31.390
n4132.out[0] (.names)                                            0.261    31.651
n4133.in[1] (.names)                                             1.014    32.665
n4133.out[0] (.names)                                            0.261    32.926
n4134.in[0] (.names)                                             1.014    33.940
n4134.out[0] (.names)                                            0.261    34.201
n4639.in[0] (.names)                                             1.014    35.215
n4639.out[0] (.names)                                            0.261    35.476
n4652.in[2] (.names)                                             1.014    36.490
n4652.out[0] (.names)                                            0.261    36.751
n3629.in[0] (.names)                                             1.014    37.765
n3629.out[0] (.names)                                            0.261    38.026
n4643.in[0] (.names)                                             1.014    39.039
n4643.out[0] (.names)                                            0.261    39.300
n4655.in[0] (.names)                                             1.014    40.314
n4655.out[0] (.names)                                            0.261    40.575
n2526.in[1] (.names)                                             1.014    41.589
n2526.out[0] (.names)                                            0.261    41.850
n5041.in[1] (.names)                                             1.014    42.864
n5041.out[0] (.names)                                            0.261    43.125
n4867.in[1] (.names)                                             1.014    44.139
n4867.out[0] (.names)                                            0.261    44.400
n5042.in[0] (.names)                                             1.014    45.413
n5042.out[0] (.names)                                            0.261    45.674
n5043.in[0] (.names)                                             1.014    46.688
n5043.out[0] (.names)                                            0.261    46.949
n5044.in[0] (.names)                                             1.014    47.963
n5044.out[0] (.names)                                            0.261    48.224
n7548.in[0] (.names)                                             1.014    49.238
n7548.out[0] (.names)                                            0.261    49.499
n7554.in[0] (.names)                                             1.014    50.513
n7554.out[0] (.names)                                            0.261    50.774
n7402.in[1] (.names)                                             1.014    51.787
n7402.out[0] (.names)                                            0.261    52.048
n7559.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7559.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n3596.Q[0] (.latch clocked by pclk)
Endpoint  : n7403.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3596.clk[0] (.latch)                                            1.014     1.014
n3596.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4446.in[0] (.names)                                             1.014     2.070
n4446.out[0] (.names)                                            0.261     2.331
n4454.in[1] (.names)                                             1.014     3.344
n4454.out[0] (.names)                                            0.261     3.605
n4455.in[0] (.names)                                             1.014     4.619
n4455.out[0] (.names)                                            0.261     4.880
n4457.in[0] (.names)                                             1.014     5.894
n4457.out[0] (.names)                                            0.261     6.155
n4325.in[0] (.names)                                             1.014     7.169
n4325.out[0] (.names)                                            0.261     7.430
n4830.in[2] (.names)                                             1.014     8.444
n4830.out[0] (.names)                                            0.261     8.705
n4795.in[1] (.names)                                             1.014     9.719
n4795.out[0] (.names)                                            0.261     9.980
n4833.in[1] (.names)                                             1.014    10.993
n4833.out[0] (.names)                                            0.261    11.254
n4741.in[1] (.names)                                             1.014    12.268
n4741.out[0] (.names)                                            0.261    12.529
n4826.in[0] (.names)                                             1.014    13.543
n4826.out[0] (.names)                                            0.261    13.804
n4835.in[0] (.names)                                             1.014    14.818
n4835.out[0] (.names)                                            0.261    15.079
n4735.in[0] (.names)                                             1.014    16.093
n4735.out[0] (.names)                                            0.261    16.354
n4736.in[1] (.names)                                             1.014    17.367
n4736.out[0] (.names)                                            0.261    17.628
n4744.in[0] (.names)                                             1.014    18.642
n4744.out[0] (.names)                                            0.261    18.903
n4745.in[0] (.names)                                             1.014    19.917
n4745.out[0] (.names)                                            0.261    20.178
n4746.in[0] (.names)                                             1.014    21.192
n4746.out[0] (.names)                                            0.261    21.453
n4755.in[2] (.names)                                             1.014    22.467
n4755.out[0] (.names)                                            0.261    22.728
n4762.in[0] (.names)                                             1.014    23.742
n4762.out[0] (.names)                                            0.261    24.003
n4771.in[1] (.names)                                             1.014    25.016
n4771.out[0] (.names)                                            0.261    25.277
n2851.in[2] (.names)                                             1.014    26.291
n2851.out[0] (.names)                                            0.261    26.552
n4178.in[1] (.names)                                             1.014    27.566
n4178.out[0] (.names)                                            0.261    27.827
n3830.in[0] (.names)                                             1.014    28.841
n3830.out[0] (.names)                                            0.261    29.102
n3863.in[1] (.names)                                             1.014    30.116
n3863.out[0] (.names)                                            0.261    30.377
n4132.in[0] (.names)                                             1.014    31.390
n4132.out[0] (.names)                                            0.261    31.651
n4133.in[1] (.names)                                             1.014    32.665
n4133.out[0] (.names)                                            0.261    32.926
n4134.in[0] (.names)                                             1.014    33.940
n4134.out[0] (.names)                                            0.261    34.201
n4639.in[0] (.names)                                             1.014    35.215
n4639.out[0] (.names)                                            0.261    35.476
n4652.in[2] (.names)                                             1.014    36.490
n4652.out[0] (.names)                                            0.261    36.751
n3629.in[0] (.names)                                             1.014    37.765
n3629.out[0] (.names)                                            0.261    38.026
n4643.in[0] (.names)                                             1.014    39.039
n4643.out[0] (.names)                                            0.261    39.300
n4655.in[0] (.names)                                             1.014    40.314
n4655.out[0] (.names)                                            0.261    40.575
n2526.in[1] (.names)                                             1.014    41.589
n2526.out[0] (.names)                                            0.261    41.850
n5041.in[1] (.names)                                             1.014    42.864
n5041.out[0] (.names)                                            0.261    43.125
n4867.in[1] (.names)                                             1.014    44.139
n4867.out[0] (.names)                                            0.261    44.400
n5042.in[0] (.names)                                             1.014    45.413
n5042.out[0] (.names)                                            0.261    45.674
n5043.in[0] (.names)                                             1.014    46.688
n5043.out[0] (.names)                                            0.261    46.949
n5044.in[0] (.names)                                             1.014    47.963
n5044.out[0] (.names)                                            0.261    48.224
n7548.in[0] (.names)                                             1.014    49.238
n7548.out[0] (.names)                                            0.261    49.499
n7554.in[0] (.names)                                             1.014    50.513
n7554.out[0] (.names)                                            0.261    50.774
n7402.in[1] (.names)                                             1.014    51.787
n7402.out[0] (.names)                                            0.261    52.048
n7403.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7403.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n8241.Q[0] (.latch clocked by pclk)
Endpoint  : n8043.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8241.clk[0] (.latch)                                            1.014     1.014
n8241.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8243.in[0] (.names)                                             1.014     2.070
n8243.out[0] (.names)                                            0.261     2.331
n7636.in[0] (.names)                                             1.014     3.344
n7636.out[0] (.names)                                            0.261     3.605
n8254.in[1] (.names)                                             1.014     4.619
n8254.out[0] (.names)                                            0.261     4.880
n8275.in[2] (.names)                                             1.014     5.894
n8275.out[0] (.names)                                            0.261     6.155
n8281.in[1] (.names)                                             1.014     7.169
n8281.out[0] (.names)                                            0.261     7.430
n8283.in[1] (.names)                                             1.014     8.444
n8283.out[0] (.names)                                            0.261     8.705
n8269.in[0] (.names)                                             1.014     9.719
n8269.out[0] (.names)                                            0.261     9.980
n8270.in[1] (.names)                                             1.014    10.993
n8270.out[0] (.names)                                            0.261    11.254
n8271.in[0] (.names)                                             1.014    12.268
n8271.out[0] (.names)                                            0.261    12.529
n8272.in[2] (.names)                                             1.014    13.543
n8272.out[0] (.names)                                            0.261    13.804
n8273.in[1] (.names)                                             1.014    14.818
n8273.out[0] (.names)                                            0.261    15.079
n8689.in[2] (.names)                                             1.014    16.093
n8689.out[0] (.names)                                            0.261    16.354
n7896.in[3] (.names)                                             1.014    17.367
n7896.out[0] (.names)                                            0.261    17.628
n4362.in[2] (.names)                                             1.014    18.642
n4362.out[0] (.names)                                            0.261    18.903
n8276.in[1] (.names)                                             1.014    19.917
n8276.out[0] (.names)                                            0.261    20.178
n8277.in[0] (.names)                                             1.014    21.192
n8277.out[0] (.names)                                            0.261    21.453
n8278.in[0] (.names)                                             1.014    22.467
n8278.out[0] (.names)                                            0.261    22.728
n5097.in[0] (.names)                                             1.014    23.742
n5097.out[0] (.names)                                            0.261    24.003
n8286.in[2] (.names)                                             1.014    25.016
n8286.out[0] (.names)                                            0.261    25.277
n8287.in[2] (.names)                                             1.014    26.291
n8287.out[0] (.names)                                            0.261    26.552
n8288.in[0] (.names)                                             1.014    27.566
n8288.out[0] (.names)                                            0.261    27.827
n8321.in[1] (.names)                                             1.014    28.841
n8321.out[0] (.names)                                            0.261    29.102
n8307.in[0] (.names)                                             1.014    30.116
n8307.out[0] (.names)                                            0.261    30.377
n8308.in[1] (.names)                                             1.014    31.390
n8308.out[0] (.names)                                            0.261    31.651
n8318.in[0] (.names)                                             1.014    32.665
n8318.out[0] (.names)                                            0.261    32.926
n8322.in[0] (.names)                                             1.014    33.940
n8322.out[0] (.names)                                            0.261    34.201
n8312.in[1] (.names)                                             1.014    35.215
n8312.out[0] (.names)                                            0.261    35.476
n8313.in[0] (.names)                                             1.014    36.490
n8313.out[0] (.names)                                            0.261    36.751
n8326.in[2] (.names)                                             1.014    37.765
n8326.out[0] (.names)                                            0.261    38.026
n5048.in[1] (.names)                                             1.014    39.039
n5048.out[0] (.names)                                            0.261    39.300
n7898.in[2] (.names)                                             1.014    40.314
n7898.out[0] (.names)                                            0.261    40.575
n3692.in[1] (.names)                                             1.014    41.589
n3692.out[0] (.names)                                            0.261    41.850
n3764.in[0] (.names)                                             1.014    42.864
n3764.out[0] (.names)                                            0.261    43.125
n7820.in[0] (.names)                                             1.014    44.139
n7820.out[0] (.names)                                            0.261    44.400
n7899.in[0] (.names)                                             1.014    45.413
n7899.out[0] (.names)                                            0.261    45.674
n7900.in[0] (.names)                                             1.014    46.688
n7900.out[0] (.names)                                            0.261    46.949
n7938.in[2] (.names)                                             1.014    47.963
n7938.out[0] (.names)                                            0.261    48.224
n3061.in[0] (.names)                                             1.014    49.238
n3061.out[0] (.names)                                            0.261    49.499
n3727.in[0] (.names)                                             1.014    50.513
n3727.out[0] (.names)                                            0.261    50.774
n8040.in[0] (.names)                                             1.014    51.787
n8040.out[0] (.names)                                            0.261    52.048
n8043.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8043.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : n6734.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5574.in[0] (.names)                                             1.014     2.070
n5574.out[0] (.names)                                            0.261     2.331
n5657.in[0] (.names)                                             1.014     3.344
n5657.out[0] (.names)                                            0.261     3.605
n5661.in[2] (.names)                                             1.014     4.619
n5661.out[0] (.names)                                            0.261     4.880
n5903.in[0] (.names)                                             1.014     5.894
n5903.out[0] (.names)                                            0.261     6.155
n5904.in[0] (.names)                                             1.014     7.169
n5904.out[0] (.names)                                            0.261     7.430
n5907.in[1] (.names)                                             1.014     8.444
n5907.out[0] (.names)                                            0.261     8.705
n5905.in[0] (.names)                                             1.014     9.719
n5905.out[0] (.names)                                            0.261     9.980
n3152.in[0] (.names)                                             1.014    10.993
n3152.out[0] (.names)                                            0.261    11.254
n5685.in[1] (.names)                                             1.014    12.268
n5685.out[0] (.names)                                            0.261    12.529
n5693.in[0] (.names)                                             1.014    13.543
n5693.out[0] (.names)                                            0.261    13.804
n5681.in[0] (.names)                                             1.014    14.818
n5681.out[0] (.names)                                            0.261    15.079
n5694.in[0] (.names)                                             1.014    16.093
n5694.out[0] (.names)                                            0.261    16.354
n5695.in[0] (.names)                                             1.014    17.367
n5695.out[0] (.names)                                            0.261    17.628
n5696.in[1] (.names)                                             1.014    18.642
n5696.out[0] (.names)                                            0.261    18.903
n5697.in[0] (.names)                                             1.014    19.917
n5697.out[0] (.names)                                            0.261    20.178
n5698.in[0] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5722.in[1] (.names)                                             1.014    22.467
n5722.out[0] (.names)                                            0.261    22.728
n2850.in[0] (.names)                                             1.014    23.742
n2850.out[0] (.names)                                            0.261    24.003
n7972.in[2] (.names)                                             1.014    25.016
n7972.out[0] (.names)                                            0.261    25.277
n5385.in[0] (.names)                                             1.014    26.291
n5385.out[0] (.names)                                            0.261    26.552
n8238.in[0] (.names)                                             1.014    27.566
n8238.out[0] (.names)                                            0.261    27.827
n7659.in[1] (.names)                                             1.014    28.841
n7659.out[0] (.names)                                            0.261    29.102
n8205.in[0] (.names)                                             1.014    30.116
n8205.out[0] (.names)                                            0.261    30.377
n8239.in[0] (.names)                                             1.014    31.390
n8239.out[0] (.names)                                            0.261    31.651
n7377.in[0] (.names)                                             1.014    32.665
n7377.out[0] (.names)                                            0.261    32.926
n8003.in[0] (.names)                                             1.014    33.940
n8003.out[0] (.names)                                            0.261    34.201
n8004.in[0] (.names)                                             1.014    35.215
n8004.out[0] (.names)                                            0.261    35.476
n8008.in[0] (.names)                                             1.014    36.490
n8008.out[0] (.names)                                            0.261    36.751
n8013.in[0] (.names)                                             1.014    37.765
n8013.out[0] (.names)                                            0.261    38.026
n7822.in[0] (.names)                                             1.014    39.039
n7822.out[0] (.names)                                            0.261    39.300
n3219.in[0] (.names)                                             1.014    40.314
n3219.out[0] (.names)                                            0.261    40.575
n8014.in[0] (.names)                                             1.014    41.589
n8014.out[0] (.names)                                            0.261    41.850
n8015.in[1] (.names)                                             1.014    42.864
n8015.out[0] (.names)                                            0.261    43.125
n7744.in[0] (.names)                                             1.014    44.139
n7744.out[0] (.names)                                            0.261    44.400
n5063.in[1] (.names)                                             1.014    45.413
n5063.out[0] (.names)                                            0.261    45.674
n3768.in[1] (.names)                                             1.014    46.688
n3768.out[0] (.names)                                            0.261    46.949
n5948.in[0] (.names)                                             1.014    47.963
n5948.out[0] (.names)                                            0.261    48.224
n6712.in[0] (.names)                                             1.014    49.238
n6712.out[0] (.names)                                            0.261    49.499
n5940.in[1] (.names)                                             1.014    50.513
n5940.out[0] (.names)                                            0.261    50.774
n5974.in[0] (.names)                                             1.014    51.787
n5974.out[0] (.names)                                            0.261    52.048
n6734.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6734.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n8241.Q[0] (.latch clocked by pclk)
Endpoint  : n5046.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8241.clk[0] (.latch)                                            1.014     1.014
n8241.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8243.in[0] (.names)                                             1.014     2.070
n8243.out[0] (.names)                                            0.261     2.331
n7636.in[0] (.names)                                             1.014     3.344
n7636.out[0] (.names)                                            0.261     3.605
n8254.in[1] (.names)                                             1.014     4.619
n8254.out[0] (.names)                                            0.261     4.880
n8275.in[2] (.names)                                             1.014     5.894
n8275.out[0] (.names)                                            0.261     6.155
n8281.in[1] (.names)                                             1.014     7.169
n8281.out[0] (.names)                                            0.261     7.430
n8283.in[1] (.names)                                             1.014     8.444
n8283.out[0] (.names)                                            0.261     8.705
n8269.in[0] (.names)                                             1.014     9.719
n8269.out[0] (.names)                                            0.261     9.980
n8270.in[1] (.names)                                             1.014    10.993
n8270.out[0] (.names)                                            0.261    11.254
n8271.in[0] (.names)                                             1.014    12.268
n8271.out[0] (.names)                                            0.261    12.529
n8272.in[2] (.names)                                             1.014    13.543
n8272.out[0] (.names)                                            0.261    13.804
n8273.in[1] (.names)                                             1.014    14.818
n8273.out[0] (.names)                                            0.261    15.079
n8689.in[2] (.names)                                             1.014    16.093
n8689.out[0] (.names)                                            0.261    16.354
n7896.in[3] (.names)                                             1.014    17.367
n7896.out[0] (.names)                                            0.261    17.628
n4362.in[2] (.names)                                             1.014    18.642
n4362.out[0] (.names)                                            0.261    18.903
n8276.in[1] (.names)                                             1.014    19.917
n8276.out[0] (.names)                                            0.261    20.178
n8277.in[0] (.names)                                             1.014    21.192
n8277.out[0] (.names)                                            0.261    21.453
n8278.in[0] (.names)                                             1.014    22.467
n8278.out[0] (.names)                                            0.261    22.728
n5097.in[0] (.names)                                             1.014    23.742
n5097.out[0] (.names)                                            0.261    24.003
n8286.in[2] (.names)                                             1.014    25.016
n8286.out[0] (.names)                                            0.261    25.277
n8287.in[2] (.names)                                             1.014    26.291
n8287.out[0] (.names)                                            0.261    26.552
n8288.in[0] (.names)                                             1.014    27.566
n8288.out[0] (.names)                                            0.261    27.827
n8321.in[1] (.names)                                             1.014    28.841
n8321.out[0] (.names)                                            0.261    29.102
n8307.in[0] (.names)                                             1.014    30.116
n8307.out[0] (.names)                                            0.261    30.377
n8308.in[1] (.names)                                             1.014    31.390
n8308.out[0] (.names)                                            0.261    31.651
n8318.in[0] (.names)                                             1.014    32.665
n8318.out[0] (.names)                                            0.261    32.926
n8322.in[0] (.names)                                             1.014    33.940
n8322.out[0] (.names)                                            0.261    34.201
n8312.in[1] (.names)                                             1.014    35.215
n8312.out[0] (.names)                                            0.261    35.476
n8313.in[0] (.names)                                             1.014    36.490
n8313.out[0] (.names)                                            0.261    36.751
n8326.in[2] (.names)                                             1.014    37.765
n8326.out[0] (.names)                                            0.261    38.026
n5048.in[1] (.names)                                             1.014    39.039
n5048.out[0] (.names)                                            0.261    39.300
n7898.in[2] (.names)                                             1.014    40.314
n7898.out[0] (.names)                                            0.261    40.575
n3692.in[1] (.names)                                             1.014    41.589
n3692.out[0] (.names)                                            0.261    41.850
n3764.in[0] (.names)                                             1.014    42.864
n3764.out[0] (.names)                                            0.261    43.125
n7820.in[0] (.names)                                             1.014    44.139
n7820.out[0] (.names)                                            0.261    44.400
n7899.in[0] (.names)                                             1.014    45.413
n7899.out[0] (.names)                                            0.261    45.674
n7900.in[0] (.names)                                             1.014    46.688
n7900.out[0] (.names)                                            0.261    46.949
n7938.in[2] (.names)                                             1.014    47.963
n7938.out[0] (.names)                                            0.261    48.224
n3061.in[0] (.names)                                             1.014    49.238
n3061.out[0] (.names)                                            0.261    49.499
n3727.in[0] (.names)                                             1.014    50.513
n3727.out[0] (.names)                                            0.261    50.774
n5045.in[0] (.names)                                             1.014    51.787
n5045.out[0] (.names)                                            0.261    52.048
n5046.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5046.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : n9167.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9733.in[0] (.names)                                             1.014     2.070
n9733.out[0] (.names)                                            0.261     2.331
n9735.in[0] (.names)                                             1.014     3.344
n9735.out[0] (.names)                                            0.261     3.605
n9743.in[0] (.names)                                             1.014     4.619
n9743.out[0] (.names)                                            0.261     4.880
n9745.in[1] (.names)                                             1.014     5.894
n9745.out[0] (.names)                                            0.261     6.155
n9736.in[1] (.names)                                             1.014     7.169
n9736.out[0] (.names)                                            0.261     7.430
n9737.in[0] (.names)                                             1.014     8.444
n9737.out[0] (.names)                                            0.261     8.705
n9738.in[1] (.names)                                             1.014     9.719
n9738.out[0] (.names)                                            0.261     9.980
n9740.in[0] (.names)                                             1.014    10.993
n9740.out[0] (.names)                                            0.261    11.254
n9772.in[2] (.names)                                             1.014    12.268
n9772.out[0] (.names)                                            0.261    12.529
n9775.in[0] (.names)                                             1.014    13.543
n9775.out[0] (.names)                                            0.261    13.804
n9776.in[0] (.names)                                             1.014    14.818
n9776.out[0] (.names)                                            0.261    15.079
n9800.in[0] (.names)                                             1.014    16.093
n9800.out[0] (.names)                                            0.261    16.354
n9783.in[1] (.names)                                             1.014    17.367
n9783.out[0] (.names)                                            0.261    17.628
n8970.in[1] (.names)                                             1.014    18.642
n8970.out[0] (.names)                                            0.261    18.903
n9784.in[0] (.names)                                             1.014    19.917
n9784.out[0] (.names)                                            0.261    20.178
n9785.in[0] (.names)                                             1.014    21.192
n9785.out[0] (.names)                                            0.261    21.453
n9787.in[0] (.names)                                             1.014    22.467
n9787.out[0] (.names)                                            0.261    22.728
n9728.in[1] (.names)                                             1.014    23.742
n9728.out[0] (.names)                                            0.261    24.003
n9729.in[1] (.names)                                             1.014    25.016
n9729.out[0] (.names)                                            0.261    25.277
n9820.in[1] (.names)                                             1.014    26.291
n9820.out[0] (.names)                                            0.261    26.552
n9829.in[2] (.names)                                             1.014    27.566
n9829.out[0] (.names)                                            0.261    27.827
n9828.in[1] (.names)                                             1.014    28.841
n9828.out[0] (.names)                                            0.261    29.102
n3406.in[0] (.names)                                             1.014    30.116
n3406.out[0] (.names)                                            0.261    30.377
n9831.in[1] (.names)                                             1.014    31.390
n9831.out[0] (.names)                                            0.261    31.651
n9832.in[1] (.names)                                             1.014    32.665
n9832.out[0] (.names)                                            0.261    32.926
n9818.in[0] (.names)                                             1.014    33.940
n9818.out[0] (.names)                                            0.261    34.201
n9850.in[0] (.names)                                             1.014    35.215
n9850.out[0] (.names)                                            0.261    35.476
n9843.in[0] (.names)                                             1.014    36.490
n9843.out[0] (.names)                                            0.261    36.751
n9851.in[0] (.names)                                             1.014    37.765
n9851.out[0] (.names)                                            0.261    38.026
n10738.in[1] (.names)                                            1.014    39.039
n10738.out[0] (.names)                                           0.261    39.300
n10769.in[0] (.names)                                            1.014    40.314
n10769.out[0] (.names)                                           0.261    40.575
n10770.in[0] (.names)                                            1.014    41.589
n10770.out[0] (.names)                                           0.261    41.850
n10771.in[0] (.names)                                            1.014    42.864
n10771.out[0] (.names)                                           0.261    43.125
n8792.in[1] (.names)                                             1.014    44.139
n8792.out[0] (.names)                                            0.261    44.400
n10894.in[0] (.names)                                            1.014    45.413
n10894.out[0] (.names)                                           0.261    45.674
n10895.in[1] (.names)                                            1.014    46.688
n10895.out[0] (.names)                                           0.261    46.949
n10576.in[3] (.names)                                            1.014    47.963
n10576.out[0] (.names)                                           0.261    48.224
n8760.in[0] (.names)                                             1.014    49.238
n8760.out[0] (.names)                                            0.261    49.499
n10734.in[0] (.names)                                            1.014    50.513
n10734.out[0] (.names)                                           0.261    50.774
n9866.in[0] (.names)                                             1.014    51.787
n9866.out[0] (.names)                                            0.261    52.048
n9167.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9167.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n7528.Q[0] (.latch clocked by pclk)
Endpoint  : n8284.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7528.clk[0] (.latch)                                            1.014     1.014
n7528.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7529.in[0] (.names)                                             1.014     2.070
n7529.out[0] (.names)                                            0.261     2.331
n7530.in[1] (.names)                                             1.014     3.344
n7530.out[0] (.names)                                            0.261     3.605
n7535.in[1] (.names)                                             1.014     4.619
n7535.out[0] (.names)                                            0.261     4.880
n7537.in[2] (.names)                                             1.014     5.894
n7537.out[0] (.names)                                            0.261     6.155
n7538.in[0] (.names)                                             1.014     7.169
n7538.out[0] (.names)                                            0.261     7.430
n7539.in[0] (.names)                                             1.014     8.444
n7539.out[0] (.names)                                            0.261     8.705
n7556.in[0] (.names)                                             1.014     9.719
n7556.out[0] (.names)                                            0.261     9.980
n7577.in[0] (.names)                                             1.014    10.993
n7577.out[0] (.names)                                            0.261    11.254
n7444.in[0] (.names)                                             1.014    12.268
n7444.out[0] (.names)                                            0.261    12.529
n7445.in[0] (.names)                                             1.014    13.543
n7445.out[0] (.names)                                            0.261    13.804
n7400.in[1] (.names)                                             1.014    14.818
n7400.out[0] (.names)                                            0.261    15.079
n7451.in[0] (.names)                                             1.014    16.093
n7451.out[0] (.names)                                            0.261    16.354
n7452.in[0] (.names)                                             1.014    17.367
n7452.out[0] (.names)                                            0.261    17.628
n7475.in[0] (.names)                                             1.014    18.642
n7475.out[0] (.names)                                            0.261    18.903
n7477.in[1] (.names)                                             1.014    19.917
n7477.out[0] (.names)                                            0.261    20.178
n7479.in[3] (.names)                                             1.014    21.192
n7479.out[0] (.names)                                            0.261    21.453
n7480.in[1] (.names)                                             1.014    22.467
n7480.out[0] (.names)                                            0.261    22.728
n7508.in[1] (.names)                                             1.014    23.742
n7508.out[0] (.names)                                            0.261    24.003
n7509.in[0] (.names)                                             1.014    25.016
n7509.out[0] (.names)                                            0.261    25.277
n3956.in[0] (.names)                                             1.014    26.291
n3956.out[0] (.names)                                            0.261    26.552
n7512.in[0] (.names)                                             1.014    27.566
n7512.out[0] (.names)                                            0.261    27.827
n7493.in[1] (.names)                                             1.014    28.841
n7493.out[0] (.names)                                            0.261    29.102
n7513.in[0] (.names)                                             1.014    30.116
n7513.out[0] (.names)                                            0.261    30.377
n7515.in[2] (.names)                                             1.014    31.390
n7515.out[0] (.names)                                            0.261    31.651
n5070.in[0] (.names)                                             1.014    32.665
n5070.out[0] (.names)                                            0.261    32.926
n7417.in[0] (.names)                                             1.014    33.940
n7417.out[0] (.names)                                            0.261    34.201
n7521.in[2] (.names)                                             1.014    35.215
n7521.out[0] (.names)                                            0.261    35.476
n7483.in[0] (.names)                                             1.014    36.490
n7483.out[0] (.names)                                            0.261    36.751
n7484.in[0] (.names)                                             1.014    37.765
n7484.out[0] (.names)                                            0.261    38.026
n7489.in[1] (.names)                                             1.014    39.039
n7489.out[0] (.names)                                            0.261    39.300
n7527.in[1] (.names)                                             1.014    40.314
n7527.out[0] (.names)                                            0.261    40.575
n2682.in[0] (.names)                                             1.014    41.589
n2682.out[0] (.names)                                            0.261    41.850
n7411.in[0] (.names)                                             1.014    42.864
n7411.out[0] (.names)                                            0.261    43.125
n5112.in[0] (.names)                                             1.014    44.139
n5112.out[0] (.names)                                            0.261    44.400
n8368.in[1] (.names)                                             1.014    45.413
n8368.out[0] (.names)                                            0.261    45.674
n8369.in[0] (.names)                                             1.014    46.688
n8369.out[0] (.names)                                            0.261    46.949
n8370.in[1] (.names)                                             1.014    47.963
n8370.out[0] (.names)                                            0.261    48.224
n8505.in[1] (.names)                                             1.014    49.238
n8505.out[0] (.names)                                            0.261    49.499
n8511.in[2] (.names)                                             1.014    50.513
n8511.out[0] (.names)                                            0.261    50.774
n8512.in[0] (.names)                                             1.014    51.787
n8512.out[0] (.names)                                            0.261    52.048
n8284.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8284.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n5064.Q[0] (.latch clocked by pclk)
Endpoint  : n7268.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5064.clk[0] (.latch)                                            1.014     1.014
n5064.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5407.in[1] (.names)                                             1.014     2.070
n5407.out[0] (.names)                                            0.261     2.331
n5408.in[1] (.names)                                             1.014     3.344
n5408.out[0] (.names)                                            0.261     3.605
n5409.in[0] (.names)                                             1.014     4.619
n5409.out[0] (.names)                                            0.261     4.880
n5410.in[0] (.names)                                             1.014     5.894
n5410.out[0] (.names)                                            0.261     6.155
n5368.in[1] (.names)                                             1.014     7.169
n5368.out[0] (.names)                                            0.261     7.430
n5358.in[0] (.names)                                             1.014     8.444
n5358.out[0] (.names)                                            0.261     8.705
n5289.in[0] (.names)                                             1.014     9.719
n5289.out[0] (.names)                                            0.261     9.980
n5362.in[0] (.names)                                             1.014    10.993
n5362.out[0] (.names)                                            0.261    11.254
n5246.in[0] (.names)                                             1.014    12.268
n5246.out[0] (.names)                                            0.261    12.529
n5243.in[0] (.names)                                             1.014    13.543
n5243.out[0] (.names)                                            0.261    13.804
n5256.in[0] (.names)                                             1.014    14.818
n5256.out[0] (.names)                                            0.261    15.079
n7151.in[0] (.names)                                             1.014    16.093
n7151.out[0] (.names)                                            0.261    16.354
n7153.in[2] (.names)                                             1.014    17.367
n7153.out[0] (.names)                                            0.261    17.628
n7149.in[1] (.names)                                             1.014    18.642
n7149.out[0] (.names)                                            0.261    18.903
n6980.in[1] (.names)                                             1.014    19.917
n6980.out[0] (.names)                                            0.261    20.178
n7155.in[1] (.names)                                             1.014    21.192
n7155.out[0] (.names)                                            0.261    21.453
n7183.in[3] (.names)                                             1.014    22.467
n7183.out[0] (.names)                                            0.261    22.728
n7174.in[0] (.names)                                             1.014    23.742
n7174.out[0] (.names)                                            0.261    24.003
n7175.in[0] (.names)                                             1.014    25.016
n7175.out[0] (.names)                                            0.261    25.277
n7176.in[1] (.names)                                             1.014    26.291
n7176.out[0] (.names)                                            0.261    26.552
n7124.in[0] (.names)                                             1.014    27.566
n7124.out[0] (.names)                                            0.261    27.827
n2670.in[0] (.names)                                             1.014    28.841
n2670.out[0] (.names)                                            0.261    29.102
n6986.in[1] (.names)                                             1.014    30.116
n6986.out[0] (.names)                                            0.261    30.377
n6970.in[0] (.names)                                             1.014    31.390
n6970.out[0] (.names)                                            0.261    31.651
n6990.in[1] (.names)                                             1.014    32.665
n6990.out[0] (.names)                                            0.261    32.926
n4321.in[0] (.names)                                             1.014    33.940
n4321.out[0] (.names)                                            0.261    34.201
n7307.in[2] (.names)                                             1.014    35.215
n7307.out[0] (.names)                                            0.261    35.476
n7309.in[0] (.names)                                             1.014    36.490
n7309.out[0] (.names)                                            0.261    36.751
n7310.in[0] (.names)                                             1.014    37.765
n7310.out[0] (.names)                                            0.261    38.026
n7311.in[0] (.names)                                             1.014    39.039
n7311.out[0] (.names)                                            0.261    39.300
n7202.in[2] (.names)                                             1.014    40.314
n7202.out[0] (.names)                                            0.261    40.575
n7312.in[2] (.names)                                             1.014    41.589
n7312.out[0] (.names)                                            0.261    41.850
n7012.in[0] (.names)                                             1.014    42.864
n7012.out[0] (.names)                                            0.261    43.125
n7014.in[1] (.names)                                             1.014    44.139
n7014.out[0] (.names)                                            0.261    44.400
n7018.in[1] (.names)                                             1.014    45.413
n7018.out[0] (.names)                                            0.261    45.674
n7019.in[3] (.names)                                             1.014    46.688
n7019.out[0] (.names)                                            0.261    46.949
n7020.in[1] (.names)                                             1.014    47.963
n7020.out[0] (.names)                                            0.261    48.224
n7021.in[0] (.names)                                             1.014    49.238
n7021.out[0] (.names)                                            0.261    49.499
n7022.in[1] (.names)                                             1.014    50.513
n7022.out[0] (.names)                                            0.261    50.774
n5144.in[0] (.names)                                             1.014    51.787
n5144.out[0] (.names)                                            0.261    52.048
n7268.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7268.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n3889.Q[0] (.latch clocked by pclk)
Endpoint  : n5663.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3889.clk[0] (.latch)                                            1.014     1.014
n3889.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3890.in[0] (.names)                                             1.014     2.070
n3890.out[0] (.names)                                            0.261     2.331
n3892.in[0] (.names)                                             1.014     3.344
n3892.out[0] (.names)                                            0.261     3.605
n3941.in[0] (.names)                                             1.014     4.619
n3941.out[0] (.names)                                            0.261     4.880
n3942.in[1] (.names)                                             1.014     5.894
n3942.out[0] (.names)                                            0.261     6.155
n2615.in[0] (.names)                                             1.014     7.169
n2615.out[0] (.names)                                            0.261     7.430
n6948.in[0] (.names)                                             1.014     8.444
n6948.out[0] (.names)                                            0.261     8.705
n6958.in[0] (.names)                                             1.014     9.719
n6958.out[0] (.names)                                            0.261     9.980
n6962.in[1] (.names)                                             1.014    10.993
n6962.out[0] (.names)                                            0.261    11.254
n3085.in[1] (.names)                                             1.014    12.268
n3085.out[0] (.names)                                            0.261    12.529
n6946.in[0] (.names)                                             1.014    13.543
n6946.out[0] (.names)                                            0.261    13.804
n6943.in[0] (.names)                                             1.014    14.818
n6943.out[0] (.names)                                            0.261    15.079
n6944.in[0] (.names)                                             1.014    16.093
n6944.out[0] (.names)                                            0.261    16.354
n2381.in[1] (.names)                                             1.014    17.367
n2381.out[0] (.names)                                            0.261    17.628
n5909.in[0] (.names)                                             1.014    18.642
n5909.out[0] (.names)                                            0.261    18.903
n5813.in[0] (.names)                                             1.014    19.917
n5813.out[0] (.names)                                            0.261    20.178
n5910.in[1] (.names)                                             1.014    21.192
n5910.out[0] (.names)                                            0.261    21.453
n5911.in[0] (.names)                                             1.014    22.467
n5911.out[0] (.names)                                            0.261    22.728
n5865.in[1] (.names)                                             1.014    23.742
n5865.out[0] (.names)                                            0.261    24.003
n5843.in[1] (.names)                                             1.014    25.016
n5843.out[0] (.names)                                            0.261    25.277
n5869.in[2] (.names)                                             1.014    26.291
n5869.out[0] (.names)                                            0.261    26.552
n2445.in[1] (.names)                                             1.014    27.566
n2445.out[0] (.names)                                            0.261    27.827
n5705.in[1] (.names)                                             1.014    28.841
n5705.out[0] (.names)                                            0.261    29.102
n5723.in[0] (.names)                                             1.014    30.116
n5723.out[0] (.names)                                            0.261    30.377
n5725.in[0] (.names)                                             1.014    31.390
n5725.out[0] (.names)                                            0.261    31.651
n5726.in[0] (.names)                                             1.014    32.665
n5726.out[0] (.names)                                            0.261    32.926
n5727.in[0] (.names)                                             1.014    33.940
n5727.out[0] (.names)                                            0.261    34.201
n5728.in[0] (.names)                                             1.014    35.215
n5728.out[0] (.names)                                            0.261    35.476
n5773.in[2] (.names)                                             1.014    36.490
n5773.out[0] (.names)                                            0.261    36.751
n5776.in[1] (.names)                                             1.014    37.765
n5776.out[0] (.names)                                            0.261    38.026
n5778.in[1] (.names)                                             1.014    39.039
n5778.out[0] (.names)                                            0.261    39.300
n5779.in[1] (.names)                                             1.014    40.314
n5779.out[0] (.names)                                            0.261    40.575
n5770.in[0] (.names)                                             1.014    41.589
n5770.out[0] (.names)                                            0.261    41.850
n5771.in[1] (.names)                                             1.014    42.864
n5771.out[0] (.names)                                            0.261    43.125
n5676.in[1] (.names)                                             1.014    44.139
n5676.out[0] (.names)                                            0.261    44.400
n5462.in[0] (.names)                                             1.014    45.413
n5462.out[0] (.names)                                            0.261    45.674
n5463.in[0] (.names)                                             1.014    46.688
n5463.out[0] (.names)                                            0.261    46.949
n5464.in[1] (.names)                                             1.014    47.963
n5464.out[0] (.names)                                            0.261    48.224
n5467.in[1] (.names)                                             1.014    49.238
n5467.out[0] (.names)                                            0.261    49.499
n5555.in[0] (.names)                                             1.014    50.513
n5555.out[0] (.names)                                            0.261    50.774
n5665.in[2] (.names)                                             1.014    51.787
n5665.out[0] (.names)                                            0.261    52.048
n5663.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5663.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n3889.Q[0] (.latch clocked by pclk)
Endpoint  : n5556.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3889.clk[0] (.latch)                                            1.014     1.014
n3889.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3890.in[0] (.names)                                             1.014     2.070
n3890.out[0] (.names)                                            0.261     2.331
n3892.in[0] (.names)                                             1.014     3.344
n3892.out[0] (.names)                                            0.261     3.605
n3941.in[0] (.names)                                             1.014     4.619
n3941.out[0] (.names)                                            0.261     4.880
n3942.in[1] (.names)                                             1.014     5.894
n3942.out[0] (.names)                                            0.261     6.155
n2615.in[0] (.names)                                             1.014     7.169
n2615.out[0] (.names)                                            0.261     7.430
n6948.in[0] (.names)                                             1.014     8.444
n6948.out[0] (.names)                                            0.261     8.705
n6958.in[0] (.names)                                             1.014     9.719
n6958.out[0] (.names)                                            0.261     9.980
n6962.in[1] (.names)                                             1.014    10.993
n6962.out[0] (.names)                                            0.261    11.254
n3085.in[1] (.names)                                             1.014    12.268
n3085.out[0] (.names)                                            0.261    12.529
n6946.in[0] (.names)                                             1.014    13.543
n6946.out[0] (.names)                                            0.261    13.804
n6943.in[0] (.names)                                             1.014    14.818
n6943.out[0] (.names)                                            0.261    15.079
n6944.in[0] (.names)                                             1.014    16.093
n6944.out[0] (.names)                                            0.261    16.354
n2381.in[1] (.names)                                             1.014    17.367
n2381.out[0] (.names)                                            0.261    17.628
n5909.in[0] (.names)                                             1.014    18.642
n5909.out[0] (.names)                                            0.261    18.903
n5813.in[0] (.names)                                             1.014    19.917
n5813.out[0] (.names)                                            0.261    20.178
n5910.in[1] (.names)                                             1.014    21.192
n5910.out[0] (.names)                                            0.261    21.453
n5911.in[0] (.names)                                             1.014    22.467
n5911.out[0] (.names)                                            0.261    22.728
n5865.in[1] (.names)                                             1.014    23.742
n5865.out[0] (.names)                                            0.261    24.003
n5843.in[1] (.names)                                             1.014    25.016
n5843.out[0] (.names)                                            0.261    25.277
n5869.in[2] (.names)                                             1.014    26.291
n5869.out[0] (.names)                                            0.261    26.552
n2445.in[1] (.names)                                             1.014    27.566
n2445.out[0] (.names)                                            0.261    27.827
n5705.in[1] (.names)                                             1.014    28.841
n5705.out[0] (.names)                                            0.261    29.102
n5723.in[0] (.names)                                             1.014    30.116
n5723.out[0] (.names)                                            0.261    30.377
n5725.in[0] (.names)                                             1.014    31.390
n5725.out[0] (.names)                                            0.261    31.651
n5726.in[0] (.names)                                             1.014    32.665
n5726.out[0] (.names)                                            0.261    32.926
n5727.in[0] (.names)                                             1.014    33.940
n5727.out[0] (.names)                                            0.261    34.201
n5728.in[0] (.names)                                             1.014    35.215
n5728.out[0] (.names)                                            0.261    35.476
n5773.in[2] (.names)                                             1.014    36.490
n5773.out[0] (.names)                                            0.261    36.751
n5776.in[1] (.names)                                             1.014    37.765
n5776.out[0] (.names)                                            0.261    38.026
n5778.in[1] (.names)                                             1.014    39.039
n5778.out[0] (.names)                                            0.261    39.300
n5779.in[1] (.names)                                             1.014    40.314
n5779.out[0] (.names)                                            0.261    40.575
n5770.in[0] (.names)                                             1.014    41.589
n5770.out[0] (.names)                                            0.261    41.850
n5771.in[1] (.names)                                             1.014    42.864
n5771.out[0] (.names)                                            0.261    43.125
n5676.in[1] (.names)                                             1.014    44.139
n5676.out[0] (.names)                                            0.261    44.400
n5462.in[0] (.names)                                             1.014    45.413
n5462.out[0] (.names)                                            0.261    45.674
n5463.in[0] (.names)                                             1.014    46.688
n5463.out[0] (.names)                                            0.261    46.949
n5464.in[1] (.names)                                             1.014    47.963
n5464.out[0] (.names)                                            0.261    48.224
n5467.in[1] (.names)                                             1.014    49.238
n5467.out[0] (.names)                                            0.261    49.499
n5555.in[0] (.names)                                             1.014    50.513
n5555.out[0] (.names)                                            0.261    50.774
n5199.in[1] (.names)                                             1.014    51.787
n5199.out[0] (.names)                                            0.261    52.048
n5556.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5556.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n3889.Q[0] (.latch clocked by pclk)
Endpoint  : n5200.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3889.clk[0] (.latch)                                            1.014     1.014
n3889.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3890.in[0] (.names)                                             1.014     2.070
n3890.out[0] (.names)                                            0.261     2.331
n3892.in[0] (.names)                                             1.014     3.344
n3892.out[0] (.names)                                            0.261     3.605
n3941.in[0] (.names)                                             1.014     4.619
n3941.out[0] (.names)                                            0.261     4.880
n3942.in[1] (.names)                                             1.014     5.894
n3942.out[0] (.names)                                            0.261     6.155
n2615.in[0] (.names)                                             1.014     7.169
n2615.out[0] (.names)                                            0.261     7.430
n6948.in[0] (.names)                                             1.014     8.444
n6948.out[0] (.names)                                            0.261     8.705
n6958.in[0] (.names)                                             1.014     9.719
n6958.out[0] (.names)                                            0.261     9.980
n6962.in[1] (.names)                                             1.014    10.993
n6962.out[0] (.names)                                            0.261    11.254
n3085.in[1] (.names)                                             1.014    12.268
n3085.out[0] (.names)                                            0.261    12.529
n6946.in[0] (.names)                                             1.014    13.543
n6946.out[0] (.names)                                            0.261    13.804
n6943.in[0] (.names)                                             1.014    14.818
n6943.out[0] (.names)                                            0.261    15.079
n6944.in[0] (.names)                                             1.014    16.093
n6944.out[0] (.names)                                            0.261    16.354
n2381.in[1] (.names)                                             1.014    17.367
n2381.out[0] (.names)                                            0.261    17.628
n5909.in[0] (.names)                                             1.014    18.642
n5909.out[0] (.names)                                            0.261    18.903
n5813.in[0] (.names)                                             1.014    19.917
n5813.out[0] (.names)                                            0.261    20.178
n5910.in[1] (.names)                                             1.014    21.192
n5910.out[0] (.names)                                            0.261    21.453
n5911.in[0] (.names)                                             1.014    22.467
n5911.out[0] (.names)                                            0.261    22.728
n5865.in[1] (.names)                                             1.014    23.742
n5865.out[0] (.names)                                            0.261    24.003
n5843.in[1] (.names)                                             1.014    25.016
n5843.out[0] (.names)                                            0.261    25.277
n5869.in[2] (.names)                                             1.014    26.291
n5869.out[0] (.names)                                            0.261    26.552
n2445.in[1] (.names)                                             1.014    27.566
n2445.out[0] (.names)                                            0.261    27.827
n5705.in[1] (.names)                                             1.014    28.841
n5705.out[0] (.names)                                            0.261    29.102
n5723.in[0] (.names)                                             1.014    30.116
n5723.out[0] (.names)                                            0.261    30.377
n5725.in[0] (.names)                                             1.014    31.390
n5725.out[0] (.names)                                            0.261    31.651
n5726.in[0] (.names)                                             1.014    32.665
n5726.out[0] (.names)                                            0.261    32.926
n5727.in[0] (.names)                                             1.014    33.940
n5727.out[0] (.names)                                            0.261    34.201
n5728.in[0] (.names)                                             1.014    35.215
n5728.out[0] (.names)                                            0.261    35.476
n5773.in[2] (.names)                                             1.014    36.490
n5773.out[0] (.names)                                            0.261    36.751
n5776.in[1] (.names)                                             1.014    37.765
n5776.out[0] (.names)                                            0.261    38.026
n5778.in[1] (.names)                                             1.014    39.039
n5778.out[0] (.names)                                            0.261    39.300
n5779.in[1] (.names)                                             1.014    40.314
n5779.out[0] (.names)                                            0.261    40.575
n5770.in[0] (.names)                                             1.014    41.589
n5770.out[0] (.names)                                            0.261    41.850
n5771.in[1] (.names)                                             1.014    42.864
n5771.out[0] (.names)                                            0.261    43.125
n5676.in[1] (.names)                                             1.014    44.139
n5676.out[0] (.names)                                            0.261    44.400
n5462.in[0] (.names)                                             1.014    45.413
n5462.out[0] (.names)                                            0.261    45.674
n5463.in[0] (.names)                                             1.014    46.688
n5463.out[0] (.names)                                            0.261    46.949
n5464.in[1] (.names)                                             1.014    47.963
n5464.out[0] (.names)                                            0.261    48.224
n5467.in[1] (.names)                                             1.014    49.238
n5467.out[0] (.names)                                            0.261    49.499
n5555.in[0] (.names)                                             1.014    50.513
n5555.out[0] (.names)                                            0.261    50.774
n5199.in[1] (.names)                                             1.014    51.787
n5199.out[0] (.names)                                            0.261    52.048
n5200.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5200.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n5164.Q[0] (.latch clocked by pclk)
Endpoint  : n5854.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5164.clk[0] (.latch)                                            1.014     1.014
n5164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2823.in[0] (.names)                                             1.014     2.070
n2823.out[0] (.names)                                            0.261     2.331
n13201.in[0] (.names)                                            1.014     3.344
n13201.out[0] (.names)                                           0.261     3.605
n5567.in[0] (.names)                                             1.014     4.619
n5567.out[0] (.names)                                            0.261     4.880
n5568.in[2] (.names)                                             1.014     5.894
n5568.out[0] (.names)                                            0.261     6.155
n5570.in[0] (.names)                                             1.014     7.169
n5570.out[0] (.names)                                            0.261     7.430
n5571.in[0] (.names)                                             1.014     8.444
n5571.out[0] (.names)                                            0.261     8.705
n5576.in[1] (.names)                                             1.014     9.719
n5576.out[0] (.names)                                            0.261     9.980
n5577.in[0] (.names)                                             1.014    10.993
n5577.out[0] (.names)                                            0.261    11.254
n5582.in[0] (.names)                                             1.014    12.268
n5582.out[0] (.names)                                            0.261    12.529
n5583.in[0] (.names)                                             1.014    13.543
n5583.out[0] (.names)                                            0.261    13.804
n5584.in[0] (.names)                                             1.014    14.818
n5584.out[0] (.names)                                            0.261    15.079
n5748.in[0] (.names)                                             1.014    16.093
n5748.out[0] (.names)                                            0.261    16.354
n3183.in[0] (.names)                                             1.014    17.367
n3183.out[0] (.names)                                            0.261    17.628
n5749.in[0] (.names)                                             1.014    18.642
n5749.out[0] (.names)                                            0.261    18.903
n5751.in[0] (.names)                                             1.014    19.917
n5751.out[0] (.names)                                            0.261    20.178
n5388.in[1] (.names)                                             1.014    21.192
n5388.out[0] (.names)                                            0.261    21.453
n5389.in[0] (.names)                                             1.014    22.467
n5389.out[0] (.names)                                            0.261    22.728
n5395.in[1] (.names)                                             1.014    23.742
n5395.out[0] (.names)                                            0.261    24.003
n3590.in[1] (.names)                                             1.014    25.016
n3590.out[0] (.names)                                            0.261    25.277
n5398.in[2] (.names)                                             1.014    26.291
n5398.out[0] (.names)                                            0.261    26.552
n5390.in[0] (.names)                                             1.014    27.566
n5390.out[0] (.names)                                            0.261    27.827
n5391.in[2] (.names)                                             1.014    28.841
n5391.out[0] (.names)                                            0.261    29.102
n5405.in[1] (.names)                                             1.014    30.116
n5405.out[0] (.names)                                            0.261    30.377
n5406.in[0] (.names)                                             1.014    31.390
n5406.out[0] (.names)                                            0.261    31.651
n3630.in[0] (.names)                                             1.014    32.665
n3630.out[0] (.names)                                            0.261    32.926
n5383.in[0] (.names)                                             1.014    33.940
n5383.out[0] (.names)                                            0.261    34.201
n5377.in[0] (.names)                                             1.014    35.215
n5377.out[0] (.names)                                            0.261    35.476
n5379.in[0] (.names)                                             1.014    36.490
n5379.out[0] (.names)                                            0.261    36.751
n5381.in[1] (.names)                                             1.014    37.765
n5381.out[0] (.names)                                            0.261    38.026
n5382.in[1] (.names)                                             1.014    39.039
n5382.out[0] (.names)                                            0.261    39.300
n5322.in[0] (.names)                                             1.014    40.314
n5322.out[0] (.names)                                            0.261    40.575
n5384.in[3] (.names)                                             1.014    41.589
n5384.out[0] (.names)                                            0.261    41.850
n5396.in[2] (.names)                                             1.014    42.864
n5396.out[0] (.names)                                            0.261    43.125
n5334.in[1] (.names)                                             1.014    44.139
n5334.out[0] (.names)                                            0.261    44.400
n5335.in[1] (.names)                                             1.014    45.413
n5335.out[0] (.names)                                            0.261    45.674
n5337.in[3] (.names)                                             1.014    46.688
n5337.out[0] (.names)                                            0.261    46.949
n5338.in[0] (.names)                                             1.014    47.963
n5338.out[0] (.names)                                            0.261    48.224
n5339.in[1] (.names)                                             1.014    49.238
n5339.out[0] (.names)                                            0.261    49.499
n5126.in[0] (.names)                                             1.014    50.513
n5126.out[0] (.names)                                            0.261    50.774
n5341.in[1] (.names)                                             1.014    51.787
n5341.out[0] (.names)                                            0.261    52.048
n5854.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5854.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n3333.Q[0] (.latch clocked by pclk)
Endpoint  : n6395.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3333.clk[0] (.latch)                                            1.014     1.014
n3333.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6667.in[0] (.names)                                             1.014     3.344
n6667.out[0] (.names)                                            0.261     3.605
n6671.in[2] (.names)                                             1.014     4.619
n6671.out[0] (.names)                                            0.261     4.880
n6759.in[3] (.names)                                             1.014     5.894
n6759.out[0] (.names)                                            0.261     6.155
n6664.in[0] (.names)                                             1.014     7.169
n6664.out[0] (.names)                                            0.261     7.430
n6776.in[1] (.names)                                             1.014     8.444
n6776.out[0] (.names)                                            0.261     8.705
n6779.in[0] (.names)                                             1.014     9.719
n6779.out[0] (.names)                                            0.261     9.980
n6780.in[0] (.names)                                             1.014    10.993
n6780.out[0] (.names)                                            0.261    11.254
n6782.in[0] (.names)                                             1.014    12.268
n6782.out[0] (.names)                                            0.261    12.529
n6783.in[0] (.names)                                             1.014    13.543
n6783.out[0] (.names)                                            0.261    13.804
n6784.in[1] (.names)                                             1.014    14.818
n6784.out[0] (.names)                                            0.261    15.079
n6769.in[1] (.names)                                             1.014    16.093
n6769.out[0] (.names)                                            0.261    16.354
n6680.in[0] (.names)                                             1.014    17.367
n6680.out[0] (.names)                                            0.261    17.628
n6681.in[2] (.names)                                             1.014    18.642
n6681.out[0] (.names)                                            0.261    18.903
n6698.in[1] (.names)                                             1.014    19.917
n6698.out[0] (.names)                                            0.261    20.178
n6724.in[1] (.names)                                             1.014    21.192
n6724.out[0] (.names)                                            0.261    21.453
n6725.in[0] (.names)                                             1.014    22.467
n6725.out[0] (.names)                                            0.261    22.728
n6726.in[0] (.names)                                             1.014    23.742
n6726.out[0] (.names)                                            0.261    24.003
n6728.in[0] (.names)                                             1.014    25.016
n6728.out[0] (.names)                                            0.261    25.277
n6729.in[2] (.names)                                             1.014    26.291
n6729.out[0] (.names)                                            0.261    26.552
n6730.in[0] (.names)                                             1.014    27.566
n6730.out[0] (.names)                                            0.261    27.827
n6733.in[1] (.names)                                             1.014    28.841
n6733.out[0] (.names)                                            0.261    29.102
n6735.in[1] (.names)                                             1.014    30.116
n6735.out[0] (.names)                                            0.261    30.377
n6736.in[1] (.names)                                             1.014    31.390
n6736.out[0] (.names)                                            0.261    31.651
n6744.in[0] (.names)                                             1.014    32.665
n6744.out[0] (.names)                                            0.261    32.926
n6737.in[0] (.names)                                             1.014    33.940
n6737.out[0] (.names)                                            0.261    34.201
n5987.in[0] (.names)                                             1.014    35.215
n5987.out[0] (.names)                                            0.261    35.476
n6786.in[0] (.names)                                             1.014    36.490
n6786.out[0] (.names)                                            0.261    36.751
n5944.in[0] (.names)                                             1.014    37.765
n5944.out[0] (.names)                                            0.261    38.026
n5968.in[1] (.names)                                             1.014    39.039
n5968.out[0] (.names)                                            0.261    39.300
n5128.in[0] (.names)                                             1.014    40.314
n5128.out[0] (.names)                                            0.261    40.575
n3035.in[2] (.names)                                             1.014    41.589
n3035.out[0] (.names)                                            0.261    41.850
n6591.in[1] (.names)                                             1.014    42.864
n6591.out[0] (.names)                                            0.261    43.125
n6456.in[0] (.names)                                             1.014    44.139
n6456.out[0] (.names)                                            0.261    44.400
n6551.in[0] (.names)                                             1.014    45.413
n6551.out[0] (.names)                                            0.261    45.674
n6393.in[0] (.names)                                             1.014    46.688
n6393.out[0] (.names)                                            0.261    46.949
n6378.in[2] (.names)                                             1.014    47.963
n6378.out[0] (.names)                                            0.261    48.224
n6380.in[0] (.names)                                             1.014    49.238
n6380.out[0] (.names)                                            0.261    49.499
n6383.in[2] (.names)                                             1.014    50.513
n6383.out[0] (.names)                                            0.261    50.774
n6388.in[1] (.names)                                             1.014    51.787
n6388.out[0] (.names)                                            0.261    52.048
n6395.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6395.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n3333.Q[0] (.latch clocked by pclk)
Endpoint  : n6112.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3333.clk[0] (.latch)                                            1.014     1.014
n3333.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6667.in[0] (.names)                                             1.014     3.344
n6667.out[0] (.names)                                            0.261     3.605
n6671.in[2] (.names)                                             1.014     4.619
n6671.out[0] (.names)                                            0.261     4.880
n6759.in[3] (.names)                                             1.014     5.894
n6759.out[0] (.names)                                            0.261     6.155
n6664.in[0] (.names)                                             1.014     7.169
n6664.out[0] (.names)                                            0.261     7.430
n6776.in[1] (.names)                                             1.014     8.444
n6776.out[0] (.names)                                            0.261     8.705
n6779.in[0] (.names)                                             1.014     9.719
n6779.out[0] (.names)                                            0.261     9.980
n6780.in[0] (.names)                                             1.014    10.993
n6780.out[0] (.names)                                            0.261    11.254
n6782.in[0] (.names)                                             1.014    12.268
n6782.out[0] (.names)                                            0.261    12.529
n6783.in[0] (.names)                                             1.014    13.543
n6783.out[0] (.names)                                            0.261    13.804
n6784.in[1] (.names)                                             1.014    14.818
n6784.out[0] (.names)                                            0.261    15.079
n6769.in[1] (.names)                                             1.014    16.093
n6769.out[0] (.names)                                            0.261    16.354
n6680.in[0] (.names)                                             1.014    17.367
n6680.out[0] (.names)                                            0.261    17.628
n6681.in[2] (.names)                                             1.014    18.642
n6681.out[0] (.names)                                            0.261    18.903
n6698.in[1] (.names)                                             1.014    19.917
n6698.out[0] (.names)                                            0.261    20.178
n6724.in[1] (.names)                                             1.014    21.192
n6724.out[0] (.names)                                            0.261    21.453
n6725.in[0] (.names)                                             1.014    22.467
n6725.out[0] (.names)                                            0.261    22.728
n6726.in[0] (.names)                                             1.014    23.742
n6726.out[0] (.names)                                            0.261    24.003
n6728.in[0] (.names)                                             1.014    25.016
n6728.out[0] (.names)                                            0.261    25.277
n6729.in[2] (.names)                                             1.014    26.291
n6729.out[0] (.names)                                            0.261    26.552
n6730.in[0] (.names)                                             1.014    27.566
n6730.out[0] (.names)                                            0.261    27.827
n6733.in[1] (.names)                                             1.014    28.841
n6733.out[0] (.names)                                            0.261    29.102
n6735.in[1] (.names)                                             1.014    30.116
n6735.out[0] (.names)                                            0.261    30.377
n6736.in[1] (.names)                                             1.014    31.390
n6736.out[0] (.names)                                            0.261    31.651
n6744.in[0] (.names)                                             1.014    32.665
n6744.out[0] (.names)                                            0.261    32.926
n6737.in[0] (.names)                                             1.014    33.940
n6737.out[0] (.names)                                            0.261    34.201
n5987.in[0] (.names)                                             1.014    35.215
n5987.out[0] (.names)                                            0.261    35.476
n6786.in[0] (.names)                                             1.014    36.490
n6786.out[0] (.names)                                            0.261    36.751
n5944.in[0] (.names)                                             1.014    37.765
n5944.out[0] (.names)                                            0.261    38.026
n5968.in[1] (.names)                                             1.014    39.039
n5968.out[0] (.names)                                            0.261    39.300
n5128.in[0] (.names)                                             1.014    40.314
n5128.out[0] (.names)                                            0.261    40.575
n3035.in[2] (.names)                                             1.014    41.589
n3035.out[0] (.names)                                            0.261    41.850
n6267.in[0] (.names)                                             1.014    42.864
n6267.out[0] (.names)                                            0.261    43.125
n6269.in[0] (.names)                                             1.014    44.139
n6269.out[0] (.names)                                            0.261    44.400
n6274.in[0] (.names)                                             1.014    45.413
n6274.out[0] (.names)                                            0.261    45.674
n6275.in[1] (.names)                                             1.014    46.688
n6275.out[0] (.names)                                            0.261    46.949
n6276.in[1] (.names)                                             1.014    47.963
n6276.out[0] (.names)                                            0.261    48.224
n3579.in[1] (.names)                                             1.014    49.238
n3579.out[0] (.names)                                            0.261    49.499
n6108.in[1] (.names)                                             1.014    50.513
n6108.out[0] (.names)                                            0.261    50.774
n5190.in[1] (.names)                                             1.014    51.787
n5190.out[0] (.names)                                            0.261    52.048
n6112.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6112.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n3333.Q[0] (.latch clocked by pclk)
Endpoint  : n5191.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3333.clk[0] (.latch)                                            1.014     1.014
n3333.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6667.in[0] (.names)                                             1.014     3.344
n6667.out[0] (.names)                                            0.261     3.605
n6671.in[2] (.names)                                             1.014     4.619
n6671.out[0] (.names)                                            0.261     4.880
n6759.in[3] (.names)                                             1.014     5.894
n6759.out[0] (.names)                                            0.261     6.155
n6664.in[0] (.names)                                             1.014     7.169
n6664.out[0] (.names)                                            0.261     7.430
n6776.in[1] (.names)                                             1.014     8.444
n6776.out[0] (.names)                                            0.261     8.705
n6779.in[0] (.names)                                             1.014     9.719
n6779.out[0] (.names)                                            0.261     9.980
n6780.in[0] (.names)                                             1.014    10.993
n6780.out[0] (.names)                                            0.261    11.254
n6782.in[0] (.names)                                             1.014    12.268
n6782.out[0] (.names)                                            0.261    12.529
n6783.in[0] (.names)                                             1.014    13.543
n6783.out[0] (.names)                                            0.261    13.804
n6784.in[1] (.names)                                             1.014    14.818
n6784.out[0] (.names)                                            0.261    15.079
n6769.in[1] (.names)                                             1.014    16.093
n6769.out[0] (.names)                                            0.261    16.354
n6680.in[0] (.names)                                             1.014    17.367
n6680.out[0] (.names)                                            0.261    17.628
n6681.in[2] (.names)                                             1.014    18.642
n6681.out[0] (.names)                                            0.261    18.903
n6698.in[1] (.names)                                             1.014    19.917
n6698.out[0] (.names)                                            0.261    20.178
n6724.in[1] (.names)                                             1.014    21.192
n6724.out[0] (.names)                                            0.261    21.453
n6725.in[0] (.names)                                             1.014    22.467
n6725.out[0] (.names)                                            0.261    22.728
n6726.in[0] (.names)                                             1.014    23.742
n6726.out[0] (.names)                                            0.261    24.003
n6728.in[0] (.names)                                             1.014    25.016
n6728.out[0] (.names)                                            0.261    25.277
n6729.in[2] (.names)                                             1.014    26.291
n6729.out[0] (.names)                                            0.261    26.552
n6730.in[0] (.names)                                             1.014    27.566
n6730.out[0] (.names)                                            0.261    27.827
n6733.in[1] (.names)                                             1.014    28.841
n6733.out[0] (.names)                                            0.261    29.102
n6735.in[1] (.names)                                             1.014    30.116
n6735.out[0] (.names)                                            0.261    30.377
n6736.in[1] (.names)                                             1.014    31.390
n6736.out[0] (.names)                                            0.261    31.651
n6744.in[0] (.names)                                             1.014    32.665
n6744.out[0] (.names)                                            0.261    32.926
n6737.in[0] (.names)                                             1.014    33.940
n6737.out[0] (.names)                                            0.261    34.201
n5987.in[0] (.names)                                             1.014    35.215
n5987.out[0] (.names)                                            0.261    35.476
n6786.in[0] (.names)                                             1.014    36.490
n6786.out[0] (.names)                                            0.261    36.751
n5944.in[0] (.names)                                             1.014    37.765
n5944.out[0] (.names)                                            0.261    38.026
n5968.in[1] (.names)                                             1.014    39.039
n5968.out[0] (.names)                                            0.261    39.300
n5128.in[0] (.names)                                             1.014    40.314
n5128.out[0] (.names)                                            0.261    40.575
n3035.in[2] (.names)                                             1.014    41.589
n3035.out[0] (.names)                                            0.261    41.850
n6267.in[0] (.names)                                             1.014    42.864
n6267.out[0] (.names)                                            0.261    43.125
n6269.in[0] (.names)                                             1.014    44.139
n6269.out[0] (.names)                                            0.261    44.400
n6274.in[0] (.names)                                             1.014    45.413
n6274.out[0] (.names)                                            0.261    45.674
n6275.in[1] (.names)                                             1.014    46.688
n6275.out[0] (.names)                                            0.261    46.949
n6276.in[1] (.names)                                             1.014    47.963
n6276.out[0] (.names)                                            0.261    48.224
n3579.in[1] (.names)                                             1.014    49.238
n3579.out[0] (.names)                                            0.261    49.499
n6108.in[1] (.names)                                             1.014    50.513
n6108.out[0] (.names)                                            0.261    50.774
n5190.in[1] (.names)                                             1.014    51.787
n5190.out[0] (.names)                                            0.261    52.048
n5191.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5191.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n3596.Q[0] (.latch clocked by pclk)
Endpoint  : n4837.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3596.clk[0] (.latch)                                            1.014     1.014
n3596.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4446.in[0] (.names)                                             1.014     2.070
n4446.out[0] (.names)                                            0.261     2.331
n4454.in[1] (.names)                                             1.014     3.344
n4454.out[0] (.names)                                            0.261     3.605
n4455.in[0] (.names)                                             1.014     4.619
n4455.out[0] (.names)                                            0.261     4.880
n4457.in[0] (.names)                                             1.014     5.894
n4457.out[0] (.names)                                            0.261     6.155
n2787.in[0] (.names)                                             1.014     7.169
n2787.out[0] (.names)                                            0.261     7.430
n4458.in[0] (.names)                                             1.014     8.444
n4458.out[0] (.names)                                            0.261     8.705
n4526.in[2] (.names)                                             1.014     9.719
n4526.out[0] (.names)                                            0.261     9.980
n4531.in[0] (.names)                                             1.014    10.993
n4531.out[0] (.names)                                            0.261    11.254
n4533.in[1] (.names)                                             1.014    12.268
n4533.out[0] (.names)                                            0.261    12.529
n4060.in[1] (.names)                                             1.014    13.543
n4060.out[0] (.names)                                            0.261    13.804
n4536.in[0] (.names)                                             1.014    14.818
n4536.out[0] (.names)                                            0.261    15.079
n4537.in[0] (.names)                                             1.014    16.093
n4537.out[0] (.names)                                            0.261    16.354
n2910.in[0] (.names)                                             1.014    17.367
n2910.out[0] (.names)                                            0.261    17.628
n4468.in[0] (.names)                                             1.014    18.642
n4468.out[0] (.names)                                            0.261    18.903
n4443.in[0] (.names)                                             1.014    19.917
n4443.out[0] (.names)                                            0.261    20.178
n4445.in[2] (.names)                                             1.014    21.192
n4445.out[0] (.names)                                            0.261    21.453
n3826.in[0] (.names)                                             1.014    22.467
n3826.out[0] (.names)                                            0.261    22.728
n4292.in[1] (.names)                                             1.014    23.742
n4292.out[0] (.names)                                            0.261    24.003
n3207.in[1] (.names)                                             1.014    25.016
n3207.out[0] (.names)                                            0.261    25.277
n4051.in[2] (.names)                                             1.014    26.291
n4051.out[0] (.names)                                            0.261    26.552
n4052.in[0] (.names)                                             1.014    27.566
n4052.out[0] (.names)                                            0.261    27.827
n5018.in[2] (.names)                                             1.014    28.841
n5018.out[0] (.names)                                            0.261    29.102
n5019.in[2] (.names)                                             1.014    30.116
n5019.out[0] (.names)                                            0.261    30.377
n4940.in[1] (.names)                                             1.014    31.390
n4940.out[0] (.names)                                            0.261    31.651
n5020.in[0] (.names)                                             1.014    32.665
n5020.out[0] (.names)                                            0.261    32.926
n2871.in[0] (.names)                                             1.014    33.940
n2871.out[0] (.names)                                            0.261    34.201
n5021.in[0] (.names)                                             1.014    35.215
n5021.out[0] (.names)                                            0.261    35.476
n5027.in[2] (.names)                                             1.014    36.490
n5027.out[0] (.names)                                            0.261    36.751
n4966.in[0] (.names)                                             1.014    37.765
n4966.out[0] (.names)                                            0.261    38.026
n4968.in[2] (.names)                                             1.014    39.039
n4968.out[0] (.names)                                            0.261    39.300
n4973.in[0] (.names)                                             1.014    40.314
n4973.out[0] (.names)                                            0.261    40.575
n4974.in[1] (.names)                                             1.014    41.589
n4974.out[0] (.names)                                            0.261    41.850
n3837.in[0] (.names)                                             1.014    42.864
n3837.out[0] (.names)                                            0.261    43.125
n4976.in[1] (.names)                                             1.014    44.139
n4976.out[0] (.names)                                            0.261    44.400
n4960.in[0] (.names)                                             1.014    45.413
n4960.out[0] (.names)                                            0.261    45.674
n4977.in[0] (.names)                                             1.014    46.688
n4977.out[0] (.names)                                            0.261    46.949
n3853.in[0] (.names)                                             1.014    47.963
n3853.out[0] (.names)                                            0.261    48.224
n3816.in[0] (.names)                                             1.014    49.238
n3816.out[0] (.names)                                            0.261    49.499
n4985.in[0] (.names)                                             1.014    50.513
n4985.out[0] (.names)                                            0.261    50.774
n3688.in[0] (.names)                                             1.014    51.787
n3688.out[0] (.names)                                            0.261    52.048
n4837.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4837.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n3596.Q[0] (.latch clocked by pclk)
Endpoint  : n3689.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3596.clk[0] (.latch)                                            1.014     1.014
n3596.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4446.in[0] (.names)                                             1.014     2.070
n4446.out[0] (.names)                                            0.261     2.331
n4454.in[1] (.names)                                             1.014     3.344
n4454.out[0] (.names)                                            0.261     3.605
n4455.in[0] (.names)                                             1.014     4.619
n4455.out[0] (.names)                                            0.261     4.880
n4457.in[0] (.names)                                             1.014     5.894
n4457.out[0] (.names)                                            0.261     6.155
n2787.in[0] (.names)                                             1.014     7.169
n2787.out[0] (.names)                                            0.261     7.430
n4458.in[0] (.names)                                             1.014     8.444
n4458.out[0] (.names)                                            0.261     8.705
n4526.in[2] (.names)                                             1.014     9.719
n4526.out[0] (.names)                                            0.261     9.980
n4531.in[0] (.names)                                             1.014    10.993
n4531.out[0] (.names)                                            0.261    11.254
n4533.in[1] (.names)                                             1.014    12.268
n4533.out[0] (.names)                                            0.261    12.529
n4060.in[1] (.names)                                             1.014    13.543
n4060.out[0] (.names)                                            0.261    13.804
n4536.in[0] (.names)                                             1.014    14.818
n4536.out[0] (.names)                                            0.261    15.079
n4537.in[0] (.names)                                             1.014    16.093
n4537.out[0] (.names)                                            0.261    16.354
n2910.in[0] (.names)                                             1.014    17.367
n2910.out[0] (.names)                                            0.261    17.628
n4468.in[0] (.names)                                             1.014    18.642
n4468.out[0] (.names)                                            0.261    18.903
n4443.in[0] (.names)                                             1.014    19.917
n4443.out[0] (.names)                                            0.261    20.178
n4445.in[2] (.names)                                             1.014    21.192
n4445.out[0] (.names)                                            0.261    21.453
n3826.in[0] (.names)                                             1.014    22.467
n3826.out[0] (.names)                                            0.261    22.728
n4292.in[1] (.names)                                             1.014    23.742
n4292.out[0] (.names)                                            0.261    24.003
n3207.in[1] (.names)                                             1.014    25.016
n3207.out[0] (.names)                                            0.261    25.277
n4051.in[2] (.names)                                             1.014    26.291
n4051.out[0] (.names)                                            0.261    26.552
n4052.in[0] (.names)                                             1.014    27.566
n4052.out[0] (.names)                                            0.261    27.827
n5018.in[2] (.names)                                             1.014    28.841
n5018.out[0] (.names)                                            0.261    29.102
n5019.in[2] (.names)                                             1.014    30.116
n5019.out[0] (.names)                                            0.261    30.377
n4940.in[1] (.names)                                             1.014    31.390
n4940.out[0] (.names)                                            0.261    31.651
n5020.in[0] (.names)                                             1.014    32.665
n5020.out[0] (.names)                                            0.261    32.926
n2871.in[0] (.names)                                             1.014    33.940
n2871.out[0] (.names)                                            0.261    34.201
n5021.in[0] (.names)                                             1.014    35.215
n5021.out[0] (.names)                                            0.261    35.476
n5027.in[2] (.names)                                             1.014    36.490
n5027.out[0] (.names)                                            0.261    36.751
n4966.in[0] (.names)                                             1.014    37.765
n4966.out[0] (.names)                                            0.261    38.026
n4968.in[2] (.names)                                             1.014    39.039
n4968.out[0] (.names)                                            0.261    39.300
n4973.in[0] (.names)                                             1.014    40.314
n4973.out[0] (.names)                                            0.261    40.575
n4974.in[1] (.names)                                             1.014    41.589
n4974.out[0] (.names)                                            0.261    41.850
n3837.in[0] (.names)                                             1.014    42.864
n3837.out[0] (.names)                                            0.261    43.125
n4976.in[1] (.names)                                             1.014    44.139
n4976.out[0] (.names)                                            0.261    44.400
n4960.in[0] (.names)                                             1.014    45.413
n4960.out[0] (.names)                                            0.261    45.674
n4977.in[0] (.names)                                             1.014    46.688
n4977.out[0] (.names)                                            0.261    46.949
n3853.in[0] (.names)                                             1.014    47.963
n3853.out[0] (.names)                                            0.261    48.224
n3816.in[0] (.names)                                             1.014    49.238
n3816.out[0] (.names)                                            0.261    49.499
n4985.in[0] (.names)                                             1.014    50.513
n4985.out[0] (.names)                                            0.261    50.774
n3688.in[0] (.names)                                             1.014    51.787
n3688.out[0] (.names)                                            0.261    52.048
n3689.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3689.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n3889.Q[0] (.latch clocked by pclk)
Endpoint  : n3196.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3889.clk[0] (.latch)                                            1.014     1.014
n3889.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3890.in[0] (.names)                                             1.014     2.070
n3890.out[0] (.names)                                            0.261     2.331
n3892.in[0] (.names)                                             1.014     3.344
n3892.out[0] (.names)                                            0.261     3.605
n3941.in[0] (.names)                                             1.014     4.619
n3941.out[0] (.names)                                            0.261     4.880
n3942.in[1] (.names)                                             1.014     5.894
n3942.out[0] (.names)                                            0.261     6.155
n2615.in[0] (.names)                                             1.014     7.169
n2615.out[0] (.names)                                            0.261     7.430
n6948.in[0] (.names)                                             1.014     8.444
n6948.out[0] (.names)                                            0.261     8.705
n6958.in[0] (.names)                                             1.014     9.719
n6958.out[0] (.names)                                            0.261     9.980
n6962.in[1] (.names)                                             1.014    10.993
n6962.out[0] (.names)                                            0.261    11.254
n3085.in[1] (.names)                                             1.014    12.268
n3085.out[0] (.names)                                            0.261    12.529
n6946.in[0] (.names)                                             1.014    13.543
n6946.out[0] (.names)                                            0.261    13.804
n6943.in[0] (.names)                                             1.014    14.818
n6943.out[0] (.names)                                            0.261    15.079
n6944.in[0] (.names)                                             1.014    16.093
n6944.out[0] (.names)                                            0.261    16.354
n2381.in[1] (.names)                                             1.014    17.367
n2381.out[0] (.names)                                            0.261    17.628
n5909.in[0] (.names)                                             1.014    18.642
n5909.out[0] (.names)                                            0.261    18.903
n5813.in[0] (.names)                                             1.014    19.917
n5813.out[0] (.names)                                            0.261    20.178
n5910.in[1] (.names)                                             1.014    21.192
n5910.out[0] (.names)                                            0.261    21.453
n5911.in[0] (.names)                                             1.014    22.467
n5911.out[0] (.names)                                            0.261    22.728
n5865.in[1] (.names)                                             1.014    23.742
n5865.out[0] (.names)                                            0.261    24.003
n5843.in[1] (.names)                                             1.014    25.016
n5843.out[0] (.names)                                            0.261    25.277
n5869.in[2] (.names)                                             1.014    26.291
n5869.out[0] (.names)                                            0.261    26.552
n2445.in[1] (.names)                                             1.014    27.566
n2445.out[0] (.names)                                            0.261    27.827
n5705.in[1] (.names)                                             1.014    28.841
n5705.out[0] (.names)                                            0.261    29.102
n5723.in[0] (.names)                                             1.014    30.116
n5723.out[0] (.names)                                            0.261    30.377
n5725.in[0] (.names)                                             1.014    31.390
n5725.out[0] (.names)                                            0.261    31.651
n5731.in[3] (.names)                                             1.014    32.665
n5731.out[0] (.names)                                            0.261    32.926
n3723.in[0] (.names)                                             1.014    33.940
n3723.out[0] (.names)                                            0.261    34.201
n5732.in[0] (.names)                                             1.014    35.215
n5732.out[0] (.names)                                            0.261    35.476
n5733.in[0] (.names)                                             1.014    36.490
n5733.out[0] (.names)                                            0.261    36.751
n5207.in[3] (.names)                                             1.014    37.765
n5207.out[0] (.names)                                            0.261    38.026
n5739.in[0] (.names)                                             1.014    39.039
n5739.out[0] (.names)                                            0.261    39.300
n5224.in[0] (.names)                                             1.014    40.314
n5224.out[0] (.names)                                            0.261    40.575
n5710.in[0] (.names)                                             1.014    41.589
n5710.out[0] (.names)                                            0.261    41.850
n5711.in[1] (.names)                                             1.014    42.864
n5711.out[0] (.names)                                            0.261    43.125
n5719.in[0] (.names)                                             1.014    44.139
n5719.out[0] (.names)                                            0.261    44.400
n5146.in[0] (.names)                                             1.014    45.413
n5146.out[0] (.names)                                            0.261    45.674
n5772.in[1] (.names)                                             1.014    46.688
n5772.out[0] (.names)                                            0.261    46.949
n5800.in[1] (.names)                                             1.014    47.963
n5800.out[0] (.names)                                            0.261    48.224
n5067.in[0] (.names)                                             1.014    49.238
n5067.out[0] (.names)                                            0.261    49.499
n5184.in[0] (.names)                                             1.014    50.513
n5184.out[0] (.names)                                            0.261    50.774
n3729.in[1] (.names)                                             1.014    51.787
n3729.out[0] (.names)                                            0.261    52.048
n3196.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3196.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n5064.Q[0] (.latch clocked by pclk)
Endpoint  : n5145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5064.clk[0] (.latch)                                            1.014     1.014
n5064.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5407.in[1] (.names)                                             1.014     2.070
n5407.out[0] (.names)                                            0.261     2.331
n5408.in[1] (.names)                                             1.014     3.344
n5408.out[0] (.names)                                            0.261     3.605
n5409.in[0] (.names)                                             1.014     4.619
n5409.out[0] (.names)                                            0.261     4.880
n5410.in[0] (.names)                                             1.014     5.894
n5410.out[0] (.names)                                            0.261     6.155
n5368.in[1] (.names)                                             1.014     7.169
n5368.out[0] (.names)                                            0.261     7.430
n5358.in[0] (.names)                                             1.014     8.444
n5358.out[0] (.names)                                            0.261     8.705
n5289.in[0] (.names)                                             1.014     9.719
n5289.out[0] (.names)                                            0.261     9.980
n5362.in[0] (.names)                                             1.014    10.993
n5362.out[0] (.names)                                            0.261    11.254
n5246.in[0] (.names)                                             1.014    12.268
n5246.out[0] (.names)                                            0.261    12.529
n5243.in[0] (.names)                                             1.014    13.543
n5243.out[0] (.names)                                            0.261    13.804
n5256.in[0] (.names)                                             1.014    14.818
n5256.out[0] (.names)                                            0.261    15.079
n7151.in[0] (.names)                                             1.014    16.093
n7151.out[0] (.names)                                            0.261    16.354
n7153.in[2] (.names)                                             1.014    17.367
n7153.out[0] (.names)                                            0.261    17.628
n7149.in[1] (.names)                                             1.014    18.642
n7149.out[0] (.names)                                            0.261    18.903
n6980.in[1] (.names)                                             1.014    19.917
n6980.out[0] (.names)                                            0.261    20.178
n7155.in[1] (.names)                                             1.014    21.192
n7155.out[0] (.names)                                            0.261    21.453
n7183.in[3] (.names)                                             1.014    22.467
n7183.out[0] (.names)                                            0.261    22.728
n7174.in[0] (.names)                                             1.014    23.742
n7174.out[0] (.names)                                            0.261    24.003
n7175.in[0] (.names)                                             1.014    25.016
n7175.out[0] (.names)                                            0.261    25.277
n7176.in[1] (.names)                                             1.014    26.291
n7176.out[0] (.names)                                            0.261    26.552
n7124.in[0] (.names)                                             1.014    27.566
n7124.out[0] (.names)                                            0.261    27.827
n2670.in[0] (.names)                                             1.014    28.841
n2670.out[0] (.names)                                            0.261    29.102
n6986.in[1] (.names)                                             1.014    30.116
n6986.out[0] (.names)                                            0.261    30.377
n6970.in[0] (.names)                                             1.014    31.390
n6970.out[0] (.names)                                            0.261    31.651
n6990.in[1] (.names)                                             1.014    32.665
n6990.out[0] (.names)                                            0.261    32.926
n4321.in[0] (.names)                                             1.014    33.940
n4321.out[0] (.names)                                            0.261    34.201
n7307.in[2] (.names)                                             1.014    35.215
n7307.out[0] (.names)                                            0.261    35.476
n7309.in[0] (.names)                                             1.014    36.490
n7309.out[0] (.names)                                            0.261    36.751
n7310.in[0] (.names)                                             1.014    37.765
n7310.out[0] (.names)                                            0.261    38.026
n7311.in[0] (.names)                                             1.014    39.039
n7311.out[0] (.names)                                            0.261    39.300
n7202.in[2] (.names)                                             1.014    40.314
n7202.out[0] (.names)                                            0.261    40.575
n7312.in[2] (.names)                                             1.014    41.589
n7312.out[0] (.names)                                            0.261    41.850
n7012.in[0] (.names)                                             1.014    42.864
n7012.out[0] (.names)                                            0.261    43.125
n7014.in[1] (.names)                                             1.014    44.139
n7014.out[0] (.names)                                            0.261    44.400
n7018.in[1] (.names)                                             1.014    45.413
n7018.out[0] (.names)                                            0.261    45.674
n7019.in[3] (.names)                                             1.014    46.688
n7019.out[0] (.names)                                            0.261    46.949
n7020.in[1] (.names)                                             1.014    47.963
n7020.out[0] (.names)                                            0.261    48.224
n7021.in[0] (.names)                                             1.014    49.238
n7021.out[0] (.names)                                            0.261    49.499
n7022.in[1] (.names)                                             1.014    50.513
n7022.out[0] (.names)                                            0.261    50.774
n5144.in[0] (.names)                                             1.014    51.787
n5144.out[0] (.names)                                            0.261    52.048
n5145.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5145.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n5064.Q[0] (.latch clocked by pclk)
Endpoint  : n7115.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5064.clk[0] (.latch)                                            1.014     1.014
n5064.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5407.in[1] (.names)                                             1.014     2.070
n5407.out[0] (.names)                                            0.261     2.331
n5408.in[1] (.names)                                             1.014     3.344
n5408.out[0] (.names)                                            0.261     3.605
n5409.in[0] (.names)                                             1.014     4.619
n5409.out[0] (.names)                                            0.261     4.880
n5410.in[0] (.names)                                             1.014     5.894
n5410.out[0] (.names)                                            0.261     6.155
n5368.in[1] (.names)                                             1.014     7.169
n5368.out[0] (.names)                                            0.261     7.430
n5358.in[0] (.names)                                             1.014     8.444
n5358.out[0] (.names)                                            0.261     8.705
n5289.in[0] (.names)                                             1.014     9.719
n5289.out[0] (.names)                                            0.261     9.980
n5362.in[0] (.names)                                             1.014    10.993
n5362.out[0] (.names)                                            0.261    11.254
n5246.in[0] (.names)                                             1.014    12.268
n5246.out[0] (.names)                                            0.261    12.529
n5243.in[0] (.names)                                             1.014    13.543
n5243.out[0] (.names)                                            0.261    13.804
n5256.in[0] (.names)                                             1.014    14.818
n5256.out[0] (.names)                                            0.261    15.079
n7151.in[0] (.names)                                             1.014    16.093
n7151.out[0] (.names)                                            0.261    16.354
n7153.in[2] (.names)                                             1.014    17.367
n7153.out[0] (.names)                                            0.261    17.628
n7149.in[1] (.names)                                             1.014    18.642
n7149.out[0] (.names)                                            0.261    18.903
n6980.in[1] (.names)                                             1.014    19.917
n6980.out[0] (.names)                                            0.261    20.178
n7155.in[1] (.names)                                             1.014    21.192
n7155.out[0] (.names)                                            0.261    21.453
n7183.in[3] (.names)                                             1.014    22.467
n7183.out[0] (.names)                                            0.261    22.728
n7174.in[0] (.names)                                             1.014    23.742
n7174.out[0] (.names)                                            0.261    24.003
n7175.in[0] (.names)                                             1.014    25.016
n7175.out[0] (.names)                                            0.261    25.277
n7176.in[1] (.names)                                             1.014    26.291
n7176.out[0] (.names)                                            0.261    26.552
n7124.in[0] (.names)                                             1.014    27.566
n7124.out[0] (.names)                                            0.261    27.827
n2670.in[0] (.names)                                             1.014    28.841
n2670.out[0] (.names)                                            0.261    29.102
n6986.in[1] (.names)                                             1.014    30.116
n6986.out[0] (.names)                                            0.261    30.377
n6970.in[0] (.names)                                             1.014    31.390
n6970.out[0] (.names)                                            0.261    31.651
n6990.in[1] (.names)                                             1.014    32.665
n6990.out[0] (.names)                                            0.261    32.926
n4321.in[0] (.names)                                             1.014    33.940
n4321.out[0] (.names)                                            0.261    34.201
n7307.in[2] (.names)                                             1.014    35.215
n7307.out[0] (.names)                                            0.261    35.476
n7309.in[0] (.names)                                             1.014    36.490
n7309.out[0] (.names)                                            0.261    36.751
n7310.in[0] (.names)                                             1.014    37.765
n7310.out[0] (.names)                                            0.261    38.026
n7311.in[0] (.names)                                             1.014    39.039
n7311.out[0] (.names)                                            0.261    39.300
n7202.in[2] (.names)                                             1.014    40.314
n7202.out[0] (.names)                                            0.261    40.575
n7312.in[2] (.names)                                             1.014    41.589
n7312.out[0] (.names)                                            0.261    41.850
n7012.in[0] (.names)                                             1.014    42.864
n7012.out[0] (.names)                                            0.261    43.125
n7014.in[1] (.names)                                             1.014    44.139
n7014.out[0] (.names)                                            0.261    44.400
n7018.in[1] (.names)                                             1.014    45.413
n7018.out[0] (.names)                                            0.261    45.674
n7019.in[3] (.names)                                             1.014    46.688
n7019.out[0] (.names)                                            0.261    46.949
n7020.in[1] (.names)                                             1.014    47.963
n7020.out[0] (.names)                                            0.261    48.224
n7021.in[0] (.names)                                             1.014    49.238
n7021.out[0] (.names)                                            0.261    49.499
n7022.in[1] (.names)                                             1.014    50.513
n7022.out[0] (.names)                                            0.261    50.774
n7114.in[1] (.names)                                             1.014    51.787
n7114.out[0] (.names)                                            0.261    52.048
n7115.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7115.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n5064.Q[0] (.latch clocked by pclk)
Endpoint  : n6881.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5064.clk[0] (.latch)                                            1.014     1.014
n5064.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5407.in[1] (.names)                                             1.014     2.070
n5407.out[0] (.names)                                            0.261     2.331
n5408.in[1] (.names)                                             1.014     3.344
n5408.out[0] (.names)                                            0.261     3.605
n5409.in[0] (.names)                                             1.014     4.619
n5409.out[0] (.names)                                            0.261     4.880
n5410.in[0] (.names)                                             1.014     5.894
n5410.out[0] (.names)                                            0.261     6.155
n5368.in[1] (.names)                                             1.014     7.169
n5368.out[0] (.names)                                            0.261     7.430
n5358.in[0] (.names)                                             1.014     8.444
n5358.out[0] (.names)                                            0.261     8.705
n5289.in[0] (.names)                                             1.014     9.719
n5289.out[0] (.names)                                            0.261     9.980
n5362.in[0] (.names)                                             1.014    10.993
n5362.out[0] (.names)                                            0.261    11.254
n5246.in[0] (.names)                                             1.014    12.268
n5246.out[0] (.names)                                            0.261    12.529
n5243.in[0] (.names)                                             1.014    13.543
n5243.out[0] (.names)                                            0.261    13.804
n5256.in[0] (.names)                                             1.014    14.818
n5256.out[0] (.names)                                            0.261    15.079
n7151.in[0] (.names)                                             1.014    16.093
n7151.out[0] (.names)                                            0.261    16.354
n7153.in[2] (.names)                                             1.014    17.367
n7153.out[0] (.names)                                            0.261    17.628
n7149.in[1] (.names)                                             1.014    18.642
n7149.out[0] (.names)                                            0.261    18.903
n6980.in[1] (.names)                                             1.014    19.917
n6980.out[0] (.names)                                            0.261    20.178
n7155.in[1] (.names)                                             1.014    21.192
n7155.out[0] (.names)                                            0.261    21.453
n7183.in[3] (.names)                                             1.014    22.467
n7183.out[0] (.names)                                            0.261    22.728
n7174.in[0] (.names)                                             1.014    23.742
n7174.out[0] (.names)                                            0.261    24.003
n7175.in[0] (.names)                                             1.014    25.016
n7175.out[0] (.names)                                            0.261    25.277
n7176.in[1] (.names)                                             1.014    26.291
n7176.out[0] (.names)                                            0.261    26.552
n7124.in[0] (.names)                                             1.014    27.566
n7124.out[0] (.names)                                            0.261    27.827
n2670.in[0] (.names)                                             1.014    28.841
n2670.out[0] (.names)                                            0.261    29.102
n6986.in[1] (.names)                                             1.014    30.116
n6986.out[0] (.names)                                            0.261    30.377
n6970.in[0] (.names)                                             1.014    31.390
n6970.out[0] (.names)                                            0.261    31.651
n6990.in[1] (.names)                                             1.014    32.665
n6990.out[0] (.names)                                            0.261    32.926
n4321.in[0] (.names)                                             1.014    33.940
n4321.out[0] (.names)                                            0.261    34.201
n7307.in[2] (.names)                                             1.014    35.215
n7307.out[0] (.names)                                            0.261    35.476
n7309.in[0] (.names)                                             1.014    36.490
n7309.out[0] (.names)                                            0.261    36.751
n7310.in[0] (.names)                                             1.014    37.765
n7310.out[0] (.names)                                            0.261    38.026
n7311.in[0] (.names)                                             1.014    39.039
n7311.out[0] (.names)                                            0.261    39.300
n7202.in[2] (.names)                                             1.014    40.314
n7202.out[0] (.names)                                            0.261    40.575
n7312.in[2] (.names)                                             1.014    41.589
n7312.out[0] (.names)                                            0.261    41.850
n7012.in[0] (.names)                                             1.014    42.864
n7012.out[0] (.names)                                            0.261    43.125
n7014.in[1] (.names)                                             1.014    44.139
n7014.out[0] (.names)                                            0.261    44.400
n7018.in[1] (.names)                                             1.014    45.413
n7018.out[0] (.names)                                            0.261    45.674
n7019.in[3] (.names)                                             1.014    46.688
n7019.out[0] (.names)                                            0.261    46.949
n7020.in[1] (.names)                                             1.014    47.963
n7020.out[0] (.names)                                            0.261    48.224
n7021.in[0] (.names)                                             1.014    49.238
n7021.out[0] (.names)                                            0.261    49.499
n7022.in[1] (.names)                                             1.014    50.513
n7022.out[0] (.names)                                            0.261    50.774
n3523.in[0] (.names)                                             1.014    51.787
n3523.out[0] (.names)                                            0.261    52.048
n6881.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6881.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n5064.Q[0] (.latch clocked by pclk)
Endpoint  : n2600.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5064.clk[0] (.latch)                                            1.014     1.014
n5064.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5407.in[1] (.names)                                             1.014     2.070
n5407.out[0] (.names)                                            0.261     2.331
n5408.in[1] (.names)                                             1.014     3.344
n5408.out[0] (.names)                                            0.261     3.605
n5409.in[0] (.names)                                             1.014     4.619
n5409.out[0] (.names)                                            0.261     4.880
n5410.in[0] (.names)                                             1.014     5.894
n5410.out[0] (.names)                                            0.261     6.155
n5368.in[1] (.names)                                             1.014     7.169
n5368.out[0] (.names)                                            0.261     7.430
n5358.in[0] (.names)                                             1.014     8.444
n5358.out[0] (.names)                                            0.261     8.705
n5289.in[0] (.names)                                             1.014     9.719
n5289.out[0] (.names)                                            0.261     9.980
n5362.in[0] (.names)                                             1.014    10.993
n5362.out[0] (.names)                                            0.261    11.254
n5246.in[0] (.names)                                             1.014    12.268
n5246.out[0] (.names)                                            0.261    12.529
n5243.in[0] (.names)                                             1.014    13.543
n5243.out[0] (.names)                                            0.261    13.804
n5256.in[0] (.names)                                             1.014    14.818
n5256.out[0] (.names)                                            0.261    15.079
n7151.in[0] (.names)                                             1.014    16.093
n7151.out[0] (.names)                                            0.261    16.354
n7153.in[2] (.names)                                             1.014    17.367
n7153.out[0] (.names)                                            0.261    17.628
n7149.in[1] (.names)                                             1.014    18.642
n7149.out[0] (.names)                                            0.261    18.903
n6980.in[1] (.names)                                             1.014    19.917
n6980.out[0] (.names)                                            0.261    20.178
n7155.in[1] (.names)                                             1.014    21.192
n7155.out[0] (.names)                                            0.261    21.453
n7183.in[3] (.names)                                             1.014    22.467
n7183.out[0] (.names)                                            0.261    22.728
n7174.in[0] (.names)                                             1.014    23.742
n7174.out[0] (.names)                                            0.261    24.003
n7175.in[0] (.names)                                             1.014    25.016
n7175.out[0] (.names)                                            0.261    25.277
n7176.in[1] (.names)                                             1.014    26.291
n7176.out[0] (.names)                                            0.261    26.552
n7124.in[0] (.names)                                             1.014    27.566
n7124.out[0] (.names)                                            0.261    27.827
n2670.in[0] (.names)                                             1.014    28.841
n2670.out[0] (.names)                                            0.261    29.102
n6986.in[1] (.names)                                             1.014    30.116
n6986.out[0] (.names)                                            0.261    30.377
n6970.in[0] (.names)                                             1.014    31.390
n6970.out[0] (.names)                                            0.261    31.651
n6990.in[1] (.names)                                             1.014    32.665
n6990.out[0] (.names)                                            0.261    32.926
n4321.in[0] (.names)                                             1.014    33.940
n4321.out[0] (.names)                                            0.261    34.201
n7307.in[2] (.names)                                             1.014    35.215
n7307.out[0] (.names)                                            0.261    35.476
n7309.in[0] (.names)                                             1.014    36.490
n7309.out[0] (.names)                                            0.261    36.751
n7310.in[0] (.names)                                             1.014    37.765
n7310.out[0] (.names)                                            0.261    38.026
n7311.in[0] (.names)                                             1.014    39.039
n7311.out[0] (.names)                                            0.261    39.300
n7202.in[2] (.names)                                             1.014    40.314
n7202.out[0] (.names)                                            0.261    40.575
n7312.in[2] (.names)                                             1.014    41.589
n7312.out[0] (.names)                                            0.261    41.850
n7012.in[0] (.names)                                             1.014    42.864
n7012.out[0] (.names)                                            0.261    43.125
n7014.in[1] (.names)                                             1.014    44.139
n7014.out[0] (.names)                                            0.261    44.400
n7018.in[1] (.names)                                             1.014    45.413
n7018.out[0] (.names)                                            0.261    45.674
n7019.in[3] (.names)                                             1.014    46.688
n7019.out[0] (.names)                                            0.261    46.949
n7020.in[1] (.names)                                             1.014    47.963
n7020.out[0] (.names)                                            0.261    48.224
n7021.in[0] (.names)                                             1.014    49.238
n7021.out[0] (.names)                                            0.261    49.499
n7022.in[1] (.names)                                             1.014    50.513
n7022.out[0] (.names)                                            0.261    50.774
n3523.in[0] (.names)                                             1.014    51.787
n3523.out[0] (.names)                                            0.261    52.048
n2600.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2600.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : n15686.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5574.in[0] (.names)                                             1.014     2.070
n5574.out[0] (.names)                                            0.261     2.331
n5657.in[0] (.names)                                             1.014     3.344
n5657.out[0] (.names)                                            0.261     3.605
n5661.in[2] (.names)                                             1.014     4.619
n5661.out[0] (.names)                                            0.261     4.880
n5655.in[0] (.names)                                             1.014     5.894
n5655.out[0] (.names)                                            0.261     6.155
n2649.in[2] (.names)                                             1.014     7.169
n2649.out[0] (.names)                                            0.261     7.430
n5649.in[0] (.names)                                             1.014     8.444
n5649.out[0] (.names)                                            0.261     8.705
n5620.in[1] (.names)                                             1.014     9.719
n5620.out[0] (.names)                                            0.261     9.980
n5650.in[1] (.names)                                             1.014    10.993
n5650.out[0] (.names)                                            0.261    11.254
n5667.in[0] (.names)                                             1.014    12.268
n5667.out[0] (.names)                                            0.261    12.529
n5668.in[0] (.names)                                             1.014    13.543
n5668.out[0] (.names)                                            0.261    13.804
n7752.in[2] (.names)                                             1.014    14.818
n7752.out[0] (.names)                                            0.261    15.079
n3295.in[0] (.names)                                             1.014    16.093
n3295.out[0] (.names)                                            0.261    16.354
n7760.in[1] (.names)                                             1.014    17.367
n7760.out[0] (.names)                                            0.261    17.628
n7763.in[1] (.names)                                             1.014    18.642
n7763.out[0] (.names)                                            0.261    18.903
n7773.in[0] (.names)                                             1.014    19.917
n7773.out[0] (.names)                                            0.261    20.178
n7766.in[0] (.names)                                             1.014    21.192
n7766.out[0] (.names)                                            0.261    21.453
n7778.in[0] (.names)                                             1.014    22.467
n7778.out[0] (.names)                                            0.261    22.728
n7606.in[1] (.names)                                             1.014    23.742
n7606.out[0] (.names)                                            0.261    24.003
n7779.in[0] (.names)                                             1.014    25.016
n7779.out[0] (.names)                                            0.261    25.277
n7599.in[0] (.names)                                             1.014    26.291
n7599.out[0] (.names)                                            0.261    26.552
n7797.in[0] (.names)                                             1.014    27.566
n7797.out[0] (.names)                                            0.261    27.827
n7792.in[0] (.names)                                             1.014    28.841
n7792.out[0] (.names)                                            0.261    29.102
n5025.in[0] (.names)                                             1.014    30.116
n5025.out[0] (.names)                                            0.261    30.377
n3242.in[0] (.names)                                             1.014    31.390
n3242.out[0] (.names)                                            0.261    31.651
n8019.in[1] (.names)                                             1.014    32.665
n8019.out[0] (.names)                                            0.261    32.926
n15732.in[0] (.names)                                            1.014    33.940
n15732.out[0] (.names)                                           0.261    34.201
n15729.in[0] (.names)                                            1.014    35.215
n15729.out[0] (.names)                                           0.261    35.476
n2875.in[0] (.names)                                             1.014    36.490
n2875.out[0] (.names)                                            0.261    36.751
n15751.in[1] (.names)                                            1.014    37.765
n15751.out[0] (.names)                                           0.261    38.026
n14897.in[0] (.names)                                            1.014    39.039
n14897.out[0] (.names)                                           0.261    39.300
n15760.in[2] (.names)                                            1.014    40.314
n15760.out[0] (.names)                                           0.261    40.575
n15757.in[0] (.names)                                            1.014    41.589
n15757.out[0] (.names)                                           0.261    41.850
n14939.in[0] (.names)                                            1.014    42.864
n14939.out[0] (.names)                                           0.261    43.125
n3673.in[0] (.names)                                             1.014    44.139
n3673.out[0] (.names)                                            0.261    44.400
n14910.in[0] (.names)                                            1.014    45.413
n14910.out[0] (.names)                                           0.261    45.674
n8787.in[0] (.names)                                             1.014    46.688
n8787.out[0] (.names)                                            0.261    46.949
n14946.in[0] (.names)                                            1.014    47.963
n14946.out[0] (.names)                                           0.261    48.224
n8703.in[1] (.names)                                             1.014    49.238
n8703.out[0] (.names)                                            0.261    49.499
n15684.in[0] (.names)                                            1.014    50.513
n15684.out[0] (.names)                                           0.261    50.774
n2666.in[0] (.names)                                             1.014    51.787
n2666.out[0] (.names)                                            0.261    52.048
n15686.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15686.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n5164.Q[0] (.latch clocked by pclk)
Endpoint  : n3340.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5164.clk[0] (.latch)                                            1.014     1.014
n5164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2823.in[0] (.names)                                             1.014     2.070
n2823.out[0] (.names)                                            0.261     2.331
n11957.in[0] (.names)                                            1.014     3.344
n11957.out[0] (.names)                                           0.261     3.605
n4887.in[1] (.names)                                             1.014     4.619
n4887.out[0] (.names)                                            0.261     4.880
n4883.in[0] (.names)                                             1.014     5.894
n4883.out[0] (.names)                                            0.261     6.155
n4788.in[1] (.names)                                             1.014     7.169
n4788.out[0] (.names)                                            0.261     7.430
n4767.in[2] (.names)                                             1.014     8.444
n4767.out[0] (.names)                                            0.261     8.705
n4214.in[2] (.names)                                             1.014     9.719
n4214.out[0] (.names)                                            0.261     9.980
n4215.in[1] (.names)                                             1.014    10.993
n4215.out[0] (.names)                                            0.261    11.254
n4216.in[0] (.names)                                             1.014    12.268
n4216.out[0] (.names)                                            0.261    12.529
n4223.in[1] (.names)                                             1.014    13.543
n4223.out[0] (.names)                                            0.261    13.804
n2463.in[0] (.names)                                             1.014    14.818
n2463.out[0] (.names)                                            0.261    15.079
n4204.in[2] (.names)                                             1.014    16.093
n4204.out[0] (.names)                                            0.261    16.354
n4211.in[0] (.names)                                             1.014    17.367
n4211.out[0] (.names)                                            0.261    17.628
n4237.in[0] (.names)                                             1.014    18.642
n4237.out[0] (.names)                                            0.261    18.903
n4230.in[2] (.names)                                             1.014    19.917
n4230.out[0] (.names)                                            0.261    20.178
n4196.in[1] (.names)                                             1.014    21.192
n4196.out[0] (.names)                                            0.261    21.453
n4198.in[1] (.names)                                             1.014    22.467
n4198.out[0] (.names)                                            0.261    22.728
n4206.in[0] (.names)                                             1.014    23.742
n4206.out[0] (.names)                                            0.261    24.003
n4207.in[0] (.names)                                             1.014    25.016
n4207.out[0] (.names)                                            0.261    25.277
n3953.in[0] (.names)                                             1.014    26.291
n3953.out[0] (.names)                                            0.261    26.552
n3954.in[0] (.names)                                             1.014    27.566
n3954.out[0] (.names)                                            0.261    27.827
n3887.in[1] (.names)                                             1.014    28.841
n3887.out[0] (.names)                                            0.261    29.102
n3959.in[0] (.names)                                             1.014    30.116
n3959.out[0] (.names)                                            0.261    30.377
n3869.in[0] (.names)                                             1.014    31.390
n3869.out[0] (.names)                                            0.261    31.651
n3929.in[0] (.names)                                             1.014    32.665
n3929.out[0] (.names)                                            0.261    32.926
n3931.in[0] (.names)                                             1.014    33.940
n3931.out[0] (.names)                                            0.261    34.201
n3933.in[1] (.names)                                             1.014    35.215
n3933.out[0] (.names)                                            0.261    35.476
n3934.in[0] (.names)                                             1.014    36.490
n3934.out[0] (.names)                                            0.261    36.751
n2468.in[0] (.names)                                             1.014    37.765
n2468.out[0] (.names)                                            0.261    38.026
n4261.in[1] (.names)                                             1.014    39.039
n4261.out[0] (.names)                                            0.261    39.300
n4262.in[1] (.names)                                             1.014    40.314
n4262.out[0] (.names)                                            0.261    40.575
n4263.in[0] (.names)                                             1.014    41.589
n4263.out[0] (.names)                                            0.261    41.850
n4252.in[0] (.names)                                             1.014    42.864
n4252.out[0] (.names)                                            0.261    43.125
n4254.in[1] (.names)                                             1.014    44.139
n4254.out[0] (.names)                                            0.261    44.400
n4255.in[0] (.names)                                             1.014    45.413
n4255.out[0] (.names)                                            0.261    45.674
n3879.in[3] (.names)                                             1.014    46.688
n3879.out[0] (.names)                                            0.261    46.949
n2595.in[0] (.names)                                             1.014    47.963
n2595.out[0] (.names)                                            0.261    48.224
n2426.in[0] (.names)                                             1.014    49.238
n2426.out[0] (.names)                                            0.261    49.499
n4259.in[0] (.names)                                             1.014    50.513
n4259.out[0] (.names)                                            0.261    50.774
n3852.in[1] (.names)                                             1.014    51.787
n3852.out[0] (.names)                                            0.261    52.048
n3340.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3340.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n5164.Q[0] (.latch clocked by pclk)
Endpoint  : n4218.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5164.clk[0] (.latch)                                            1.014     1.014
n5164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2823.in[0] (.names)                                             1.014     2.070
n2823.out[0] (.names)                                            0.261     2.331
n11957.in[0] (.names)                                            1.014     3.344
n11957.out[0] (.names)                                           0.261     3.605
n4887.in[1] (.names)                                             1.014     4.619
n4887.out[0] (.names)                                            0.261     4.880
n4883.in[0] (.names)                                             1.014     5.894
n4883.out[0] (.names)                                            0.261     6.155
n4788.in[1] (.names)                                             1.014     7.169
n4788.out[0] (.names)                                            0.261     7.430
n4767.in[2] (.names)                                             1.014     8.444
n4767.out[0] (.names)                                            0.261     8.705
n4214.in[2] (.names)                                             1.014     9.719
n4214.out[0] (.names)                                            0.261     9.980
n4215.in[1] (.names)                                             1.014    10.993
n4215.out[0] (.names)                                            0.261    11.254
n4216.in[0] (.names)                                             1.014    12.268
n4216.out[0] (.names)                                            0.261    12.529
n4223.in[1] (.names)                                             1.014    13.543
n4223.out[0] (.names)                                            0.261    13.804
n2463.in[0] (.names)                                             1.014    14.818
n2463.out[0] (.names)                                            0.261    15.079
n4204.in[2] (.names)                                             1.014    16.093
n4204.out[0] (.names)                                            0.261    16.354
n4211.in[0] (.names)                                             1.014    17.367
n4211.out[0] (.names)                                            0.261    17.628
n4237.in[0] (.names)                                             1.014    18.642
n4237.out[0] (.names)                                            0.261    18.903
n4230.in[2] (.names)                                             1.014    19.917
n4230.out[0] (.names)                                            0.261    20.178
n4196.in[1] (.names)                                             1.014    21.192
n4196.out[0] (.names)                                            0.261    21.453
n4198.in[1] (.names)                                             1.014    22.467
n4198.out[0] (.names)                                            0.261    22.728
n4206.in[0] (.names)                                             1.014    23.742
n4206.out[0] (.names)                                            0.261    24.003
n4207.in[0] (.names)                                             1.014    25.016
n4207.out[0] (.names)                                            0.261    25.277
n3953.in[0] (.names)                                             1.014    26.291
n3953.out[0] (.names)                                            0.261    26.552
n3954.in[0] (.names)                                             1.014    27.566
n3954.out[0] (.names)                                            0.261    27.827
n3887.in[1] (.names)                                             1.014    28.841
n3887.out[0] (.names)                                            0.261    29.102
n3959.in[0] (.names)                                             1.014    30.116
n3959.out[0] (.names)                                            0.261    30.377
n3869.in[0] (.names)                                             1.014    31.390
n3869.out[0] (.names)                                            0.261    31.651
n3929.in[0] (.names)                                             1.014    32.665
n3929.out[0] (.names)                                            0.261    32.926
n3931.in[0] (.names)                                             1.014    33.940
n3931.out[0] (.names)                                            0.261    34.201
n3933.in[1] (.names)                                             1.014    35.215
n3933.out[0] (.names)                                            0.261    35.476
n3934.in[0] (.names)                                             1.014    36.490
n3934.out[0] (.names)                                            0.261    36.751
n2468.in[0] (.names)                                             1.014    37.765
n2468.out[0] (.names)                                            0.261    38.026
n4261.in[1] (.names)                                             1.014    39.039
n4261.out[0] (.names)                                            0.261    39.300
n4262.in[1] (.names)                                             1.014    40.314
n4262.out[0] (.names)                                            0.261    40.575
n4263.in[0] (.names)                                             1.014    41.589
n4263.out[0] (.names)                                            0.261    41.850
n4252.in[0] (.names)                                             1.014    42.864
n4252.out[0] (.names)                                            0.261    43.125
n4254.in[1] (.names)                                             1.014    44.139
n4254.out[0] (.names)                                            0.261    44.400
n4255.in[0] (.names)                                             1.014    45.413
n4255.out[0] (.names)                                            0.261    45.674
n3879.in[3] (.names)                                             1.014    46.688
n3879.out[0] (.names)                                            0.261    46.949
n2595.in[0] (.names)                                             1.014    47.963
n2595.out[0] (.names)                                            0.261    48.224
n2426.in[0] (.names)                                             1.014    49.238
n2426.out[0] (.names)                                            0.261    49.499
n3795.in[1] (.names)                                             1.014    50.513
n3795.out[0] (.names)                                            0.261    50.774
n3779.in[0] (.names)                                             1.014    51.787
n3779.out[0] (.names)                                            0.261    52.048
n4218.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4218.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n5164.Q[0] (.latch clocked by pclk)
Endpoint  : n3780.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5164.clk[0] (.latch)                                            1.014     1.014
n5164.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2823.in[0] (.names)                                             1.014     2.070
n2823.out[0] (.names)                                            0.261     2.331
n11957.in[0] (.names)                                            1.014     3.344
n11957.out[0] (.names)                                           0.261     3.605
n4887.in[1] (.names)                                             1.014     4.619
n4887.out[0] (.names)                                            0.261     4.880
n4883.in[0] (.names)                                             1.014     5.894
n4883.out[0] (.names)                                            0.261     6.155
n4788.in[1] (.names)                                             1.014     7.169
n4788.out[0] (.names)                                            0.261     7.430
n4767.in[2] (.names)                                             1.014     8.444
n4767.out[0] (.names)                                            0.261     8.705
n4214.in[2] (.names)                                             1.014     9.719
n4214.out[0] (.names)                                            0.261     9.980
n4215.in[1] (.names)                                             1.014    10.993
n4215.out[0] (.names)                                            0.261    11.254
n4216.in[0] (.names)                                             1.014    12.268
n4216.out[0] (.names)                                            0.261    12.529
n4223.in[1] (.names)                                             1.014    13.543
n4223.out[0] (.names)                                            0.261    13.804
n2463.in[0] (.names)                                             1.014    14.818
n2463.out[0] (.names)                                            0.261    15.079
n4204.in[2] (.names)                                             1.014    16.093
n4204.out[0] (.names)                                            0.261    16.354
n4211.in[0] (.names)                                             1.014    17.367
n4211.out[0] (.names)                                            0.261    17.628
n4237.in[0] (.names)                                             1.014    18.642
n4237.out[0] (.names)                                            0.261    18.903
n4230.in[2] (.names)                                             1.014    19.917
n4230.out[0] (.names)                                            0.261    20.178
n4196.in[1] (.names)                                             1.014    21.192
n4196.out[0] (.names)                                            0.261    21.453
n4198.in[1] (.names)                                             1.014    22.467
n4198.out[0] (.names)                                            0.261    22.728
n4206.in[0] (.names)                                             1.014    23.742
n4206.out[0] (.names)                                            0.261    24.003
n4207.in[0] (.names)                                             1.014    25.016
n4207.out[0] (.names)                                            0.261    25.277
n3953.in[0] (.names)                                             1.014    26.291
n3953.out[0] (.names)                                            0.261    26.552
n3954.in[0] (.names)                                             1.014    27.566
n3954.out[0] (.names)                                            0.261    27.827
n3887.in[1] (.names)                                             1.014    28.841
n3887.out[0] (.names)                                            0.261    29.102
n3959.in[0] (.names)                                             1.014    30.116
n3959.out[0] (.names)                                            0.261    30.377
n3869.in[0] (.names)                                             1.014    31.390
n3869.out[0] (.names)                                            0.261    31.651
n3929.in[0] (.names)                                             1.014    32.665
n3929.out[0] (.names)                                            0.261    32.926
n3931.in[0] (.names)                                             1.014    33.940
n3931.out[0] (.names)                                            0.261    34.201
n3933.in[1] (.names)                                             1.014    35.215
n3933.out[0] (.names)                                            0.261    35.476
n3934.in[0] (.names)                                             1.014    36.490
n3934.out[0] (.names)                                            0.261    36.751
n2468.in[0] (.names)                                             1.014    37.765
n2468.out[0] (.names)                                            0.261    38.026
n4261.in[1] (.names)                                             1.014    39.039
n4261.out[0] (.names)                                            0.261    39.300
n4262.in[1] (.names)                                             1.014    40.314
n4262.out[0] (.names)                                            0.261    40.575
n4263.in[0] (.names)                                             1.014    41.589
n4263.out[0] (.names)                                            0.261    41.850
n4252.in[0] (.names)                                             1.014    42.864
n4252.out[0] (.names)                                            0.261    43.125
n4254.in[1] (.names)                                             1.014    44.139
n4254.out[0] (.names)                                            0.261    44.400
n4255.in[0] (.names)                                             1.014    45.413
n4255.out[0] (.names)                                            0.261    45.674
n3879.in[3] (.names)                                             1.014    46.688
n3879.out[0] (.names)                                            0.261    46.949
n2595.in[0] (.names)                                             1.014    47.963
n2595.out[0] (.names)                                            0.261    48.224
n2426.in[0] (.names)                                             1.014    49.238
n2426.out[0] (.names)                                            0.261    49.499
n3795.in[1] (.names)                                             1.014    50.513
n3795.out[0] (.names)                                            0.261    50.774
n3779.in[0] (.names)                                             1.014    51.787
n3779.out[0] (.names)                                            0.261    52.048
n3780.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3780.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n7531.Q[0] (.latch clocked by pclk)
Endpoint  : n5100.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7531.clk[0] (.latch)                                            1.014     1.014
n7531.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7532.in[0] (.names)                                             1.014     2.070
n7532.out[0] (.names)                                            0.261     2.331
n7943.in[2] (.names)                                             1.014     3.344
n7943.out[0] (.names)                                            0.261     3.605
n7950.in[0] (.names)                                             1.014     4.619
n7950.out[0] (.names)                                            0.261     4.880
n7939.in[0] (.names)                                             1.014     5.894
n7939.out[0] (.names)                                            0.261     6.155
n7940.in[0] (.names)                                             1.014     7.169
n7940.out[0] (.names)                                            0.261     7.430
n7942.in[1] (.names)                                             1.014     8.444
n7942.out[0] (.names)                                            0.261     8.705
n7947.in[0] (.names)                                             1.014     9.719
n7947.out[0] (.names)                                            0.261     9.980
n7973.in[2] (.names)                                             1.014    10.993
n7973.out[0] (.names)                                            0.261    11.254
n7971.in[1] (.names)                                             1.014    12.268
n7971.out[0] (.names)                                            0.261    12.529
n7979.in[1] (.names)                                             1.014    13.543
n7979.out[0] (.names)                                            0.261    13.804
n7674.in[1] (.names)                                             1.014    14.818
n7674.out[0] (.names)                                            0.261    15.079
n7981.in[1] (.names)                                             1.014    16.093
n7981.out[0] (.names)                                            0.261    16.354
n7921.in[0] (.names)                                             1.014    17.367
n7921.out[0] (.names)                                            0.261    17.628
n7982.in[0] (.names)                                             1.014    18.642
n7982.out[0] (.names)                                            0.261    18.903
n7395.in[0] (.names)                                             1.014    19.917
n7395.out[0] (.names)                                            0.261    20.178
n7738.in[2] (.names)                                             1.014    21.192
n7738.out[0] (.names)                                            0.261    21.453
n7739.in[0] (.names)                                             1.014    22.467
n7739.out[0] (.names)                                            0.261    22.728
n7734.in[0] (.names)                                             1.014    23.742
n7734.out[0] (.names)                                            0.261    24.003
n7736.in[0] (.names)                                             1.014    25.016
n7736.out[0] (.names)                                            0.261    25.277
n7702.in[1] (.names)                                             1.014    26.291
n7702.out[0] (.names)                                            0.261    26.552
n7741.in[0] (.names)                                             1.014    27.566
n7741.out[0] (.names)                                            0.261    27.827
n7785.in[1] (.names)                                             1.014    28.841
n7785.out[0] (.names)                                            0.261    29.102
n7787.in[3] (.names)                                             1.014    30.116
n7787.out[0] (.names)                                            0.261    30.377
n7780.in[0] (.names)                                             1.014    31.390
n7780.out[0] (.names)                                            0.261    31.651
n7790.in[2] (.names)                                             1.014    32.665
n7790.out[0] (.names)                                            0.261    32.926
n7755.in[1] (.names)                                             1.014    33.940
n7755.out[0] (.names)                                            0.261    34.201
n7698.in[1] (.names)                                             1.014    35.215
n7698.out[0] (.names)                                            0.261    35.476
n7699.in[2] (.names)                                             1.014    36.490
n7699.out[0] (.names)                                            0.261    36.751
n7438.in[1] (.names)                                             1.014    37.765
n7438.out[0] (.names)                                            0.261    38.026
n7429.in[1] (.names)                                             1.014    39.039
n7429.out[0] (.names)                                            0.261    39.300
n7703.in[1] (.names)                                             1.014    40.314
n7703.out[0] (.names)                                            0.261    40.575
n7706.in[0] (.names)                                             1.014    41.589
n7706.out[0] (.names)                                            0.261    41.850
n7707.in[1] (.names)                                             1.014    42.864
n7707.out[0] (.names)                                            0.261    43.125
n7715.in[1] (.names)                                             1.014    44.139
n7715.out[0] (.names)                                            0.261    44.400
n7774.in[1] (.names)                                             1.014    45.413
n7774.out[0] (.names)                                            0.261    45.674
n7781.in[0] (.names)                                             1.014    46.688
n7781.out[0] (.names)                                            0.261    46.949
n7784.in[0] (.names)                                             1.014    47.963
n7784.out[0] (.names)                                            0.261    48.224
n8171.in[1] (.names)                                             1.014    49.238
n8171.out[0] (.names)                                            0.261    49.499
n8257.in[0] (.names)                                             1.014    50.513
n8257.out[0] (.names)                                            0.261    50.774
n5099.in[1] (.names)                                             1.014    51.787
n5099.out[0] (.names)                                            0.261    52.048
n5100.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5100.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : n8642.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5574.in[0] (.names)                                             1.014     2.070
n5574.out[0] (.names)                                            0.261     2.331
n5657.in[0] (.names)                                             1.014     3.344
n5657.out[0] (.names)                                            0.261     3.605
n5661.in[2] (.names)                                             1.014     4.619
n5661.out[0] (.names)                                            0.261     4.880
n5903.in[0] (.names)                                             1.014     5.894
n5903.out[0] (.names)                                            0.261     6.155
n5904.in[0] (.names)                                             1.014     7.169
n5904.out[0] (.names)                                            0.261     7.430
n5907.in[1] (.names)                                             1.014     8.444
n5907.out[0] (.names)                                            0.261     8.705
n5905.in[0] (.names)                                             1.014     9.719
n5905.out[0] (.names)                                            0.261     9.980
n3152.in[0] (.names)                                             1.014    10.993
n3152.out[0] (.names)                                            0.261    11.254
n5685.in[1] (.names)                                             1.014    12.268
n5685.out[0] (.names)                                            0.261    12.529
n5693.in[0] (.names)                                             1.014    13.543
n5693.out[0] (.names)                                            0.261    13.804
n5681.in[0] (.names)                                             1.014    14.818
n5681.out[0] (.names)                                            0.261    15.079
n5694.in[0] (.names)                                             1.014    16.093
n5694.out[0] (.names)                                            0.261    16.354
n5695.in[0] (.names)                                             1.014    17.367
n5695.out[0] (.names)                                            0.261    17.628
n5696.in[1] (.names)                                             1.014    18.642
n5696.out[0] (.names)                                            0.261    18.903
n5697.in[0] (.names)                                             1.014    19.917
n5697.out[0] (.names)                                            0.261    20.178
n5698.in[0] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5722.in[1] (.names)                                             1.014    22.467
n5722.out[0] (.names)                                            0.261    22.728
n2850.in[0] (.names)                                             1.014    23.742
n2850.out[0] (.names)                                            0.261    24.003
n7972.in[2] (.names)                                             1.014    25.016
n7972.out[0] (.names)                                            0.261    25.277
n5385.in[0] (.names)                                             1.014    26.291
n5385.out[0] (.names)                                            0.261    26.552
n8238.in[0] (.names)                                             1.014    27.566
n8238.out[0] (.names)                                            0.261    27.827
n7659.in[1] (.names)                                             1.014    28.841
n7659.out[0] (.names)                                            0.261    29.102
n8205.in[0] (.names)                                             1.014    30.116
n8205.out[0] (.names)                                            0.261    30.377
n8239.in[0] (.names)                                             1.014    31.390
n8239.out[0] (.names)                                            0.261    31.651
n7377.in[0] (.names)                                             1.014    32.665
n7377.out[0] (.names)                                            0.261    32.926
n8003.in[0] (.names)                                             1.014    33.940
n8003.out[0] (.names)                                            0.261    34.201
n8004.in[0] (.names)                                             1.014    35.215
n8004.out[0] (.names)                                            0.261    35.476
n8008.in[0] (.names)                                             1.014    36.490
n8008.out[0] (.names)                                            0.261    36.751
n8013.in[0] (.names)                                             1.014    37.765
n8013.out[0] (.names)                                            0.261    38.026
n7822.in[0] (.names)                                             1.014    39.039
n7822.out[0] (.names)                                            0.261    39.300
n3219.in[0] (.names)                                             1.014    40.314
n3219.out[0] (.names)                                            0.261    40.575
n8648.in[0] (.names)                                             1.014    41.589
n8648.out[0] (.names)                                            0.261    41.850
n8638.in[0] (.names)                                             1.014    42.864
n8638.out[0] (.names)                                            0.261    43.125
n8639.in[0] (.names)                                             1.014    44.139
n8639.out[0] (.names)                                            0.261    44.400
n8641.in[0] (.names)                                             1.014    45.413
n8641.out[0] (.names)                                            0.261    45.674
n5110.in[1] (.names)                                             1.014    46.688
n5110.out[0] (.names)                                            0.261    46.949
n8632.in[1] (.names)                                             1.014    47.963
n8632.out[0] (.names)                                            0.261    48.224
n8643.in[1] (.names)                                             1.014    49.238
n8643.out[0] (.names)                                            0.261    49.499
n7391.in[2] (.names)                                             1.014    50.513
n7391.out[0] (.names)                                            0.261    50.774
n3606.in[1] (.names)                                             1.014    51.787
n3606.out[0] (.names)                                            0.261    52.048
n8642.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8642.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : n3607.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5574.in[0] (.names)                                             1.014     2.070
n5574.out[0] (.names)                                            0.261     2.331
n5657.in[0] (.names)                                             1.014     3.344
n5657.out[0] (.names)                                            0.261     3.605
n5661.in[2] (.names)                                             1.014     4.619
n5661.out[0] (.names)                                            0.261     4.880
n5903.in[0] (.names)                                             1.014     5.894
n5903.out[0] (.names)                                            0.261     6.155
n5904.in[0] (.names)                                             1.014     7.169
n5904.out[0] (.names)                                            0.261     7.430
n5907.in[1] (.names)                                             1.014     8.444
n5907.out[0] (.names)                                            0.261     8.705
n5905.in[0] (.names)                                             1.014     9.719
n5905.out[0] (.names)                                            0.261     9.980
n3152.in[0] (.names)                                             1.014    10.993
n3152.out[0] (.names)                                            0.261    11.254
n5685.in[1] (.names)                                             1.014    12.268
n5685.out[0] (.names)                                            0.261    12.529
n5693.in[0] (.names)                                             1.014    13.543
n5693.out[0] (.names)                                            0.261    13.804
n5681.in[0] (.names)                                             1.014    14.818
n5681.out[0] (.names)                                            0.261    15.079
n5694.in[0] (.names)                                             1.014    16.093
n5694.out[0] (.names)                                            0.261    16.354
n5695.in[0] (.names)                                             1.014    17.367
n5695.out[0] (.names)                                            0.261    17.628
n5696.in[1] (.names)                                             1.014    18.642
n5696.out[0] (.names)                                            0.261    18.903
n5697.in[0] (.names)                                             1.014    19.917
n5697.out[0] (.names)                                            0.261    20.178
n5698.in[0] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5722.in[1] (.names)                                             1.014    22.467
n5722.out[0] (.names)                                            0.261    22.728
n2850.in[0] (.names)                                             1.014    23.742
n2850.out[0] (.names)                                            0.261    24.003
n7972.in[2] (.names)                                             1.014    25.016
n7972.out[0] (.names)                                            0.261    25.277
n5385.in[0] (.names)                                             1.014    26.291
n5385.out[0] (.names)                                            0.261    26.552
n8238.in[0] (.names)                                             1.014    27.566
n8238.out[0] (.names)                                            0.261    27.827
n7659.in[1] (.names)                                             1.014    28.841
n7659.out[0] (.names)                                            0.261    29.102
n8205.in[0] (.names)                                             1.014    30.116
n8205.out[0] (.names)                                            0.261    30.377
n8239.in[0] (.names)                                             1.014    31.390
n8239.out[0] (.names)                                            0.261    31.651
n7377.in[0] (.names)                                             1.014    32.665
n7377.out[0] (.names)                                            0.261    32.926
n8003.in[0] (.names)                                             1.014    33.940
n8003.out[0] (.names)                                            0.261    34.201
n8004.in[0] (.names)                                             1.014    35.215
n8004.out[0] (.names)                                            0.261    35.476
n8008.in[0] (.names)                                             1.014    36.490
n8008.out[0] (.names)                                            0.261    36.751
n8013.in[0] (.names)                                             1.014    37.765
n8013.out[0] (.names)                                            0.261    38.026
n7822.in[0] (.names)                                             1.014    39.039
n7822.out[0] (.names)                                            0.261    39.300
n3219.in[0] (.names)                                             1.014    40.314
n3219.out[0] (.names)                                            0.261    40.575
n8648.in[0] (.names)                                             1.014    41.589
n8648.out[0] (.names)                                            0.261    41.850
n8638.in[0] (.names)                                             1.014    42.864
n8638.out[0] (.names)                                            0.261    43.125
n8639.in[0] (.names)                                             1.014    44.139
n8639.out[0] (.names)                                            0.261    44.400
n8641.in[0] (.names)                                             1.014    45.413
n8641.out[0] (.names)                                            0.261    45.674
n5110.in[1] (.names)                                             1.014    46.688
n5110.out[0] (.names)                                            0.261    46.949
n8632.in[1] (.names)                                             1.014    47.963
n8632.out[0] (.names)                                            0.261    48.224
n8643.in[1] (.names)                                             1.014    49.238
n8643.out[0] (.names)                                            0.261    49.499
n7391.in[2] (.names)                                             1.014    50.513
n7391.out[0] (.names)                                            0.261    50.774
n3606.in[1] (.names)                                             1.014    51.787
n3606.out[0] (.names)                                            0.261    52.048
n3607.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3607.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : n6760.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5574.in[0] (.names)                                             1.014     2.070
n5574.out[0] (.names)                                            0.261     2.331
n5657.in[0] (.names)                                             1.014     3.344
n5657.out[0] (.names)                                            0.261     3.605
n5661.in[2] (.names)                                             1.014     4.619
n5661.out[0] (.names)                                            0.261     4.880
n5903.in[0] (.names)                                             1.014     5.894
n5903.out[0] (.names)                                            0.261     6.155
n5904.in[0] (.names)                                             1.014     7.169
n5904.out[0] (.names)                                            0.261     7.430
n5907.in[1] (.names)                                             1.014     8.444
n5907.out[0] (.names)                                            0.261     8.705
n5905.in[0] (.names)                                             1.014     9.719
n5905.out[0] (.names)                                            0.261     9.980
n3152.in[0] (.names)                                             1.014    10.993
n3152.out[0] (.names)                                            0.261    11.254
n5685.in[1] (.names)                                             1.014    12.268
n5685.out[0] (.names)                                            0.261    12.529
n5693.in[0] (.names)                                             1.014    13.543
n5693.out[0] (.names)                                            0.261    13.804
n5681.in[0] (.names)                                             1.014    14.818
n5681.out[0] (.names)                                            0.261    15.079
n5694.in[0] (.names)                                             1.014    16.093
n5694.out[0] (.names)                                            0.261    16.354
n5695.in[0] (.names)                                             1.014    17.367
n5695.out[0] (.names)                                            0.261    17.628
n5696.in[1] (.names)                                             1.014    18.642
n5696.out[0] (.names)                                            0.261    18.903
n5697.in[0] (.names)                                             1.014    19.917
n5697.out[0] (.names)                                            0.261    20.178
n5698.in[0] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5722.in[1] (.names)                                             1.014    22.467
n5722.out[0] (.names)                                            0.261    22.728
n2850.in[0] (.names)                                             1.014    23.742
n2850.out[0] (.names)                                            0.261    24.003
n7972.in[2] (.names)                                             1.014    25.016
n7972.out[0] (.names)                                            0.261    25.277
n5385.in[0] (.names)                                             1.014    26.291
n5385.out[0] (.names)                                            0.261    26.552
n8238.in[0] (.names)                                             1.014    27.566
n8238.out[0] (.names)                                            0.261    27.827
n7659.in[1] (.names)                                             1.014    28.841
n7659.out[0] (.names)                                            0.261    29.102
n8205.in[0] (.names)                                             1.014    30.116
n8205.out[0] (.names)                                            0.261    30.377
n8239.in[0] (.names)                                             1.014    31.390
n8239.out[0] (.names)                                            0.261    31.651
n7377.in[0] (.names)                                             1.014    32.665
n7377.out[0] (.names)                                            0.261    32.926
n8003.in[0] (.names)                                             1.014    33.940
n8003.out[0] (.names)                                            0.261    34.201
n8004.in[0] (.names)                                             1.014    35.215
n8004.out[0] (.names)                                            0.261    35.476
n8008.in[0] (.names)                                             1.014    36.490
n8008.out[0] (.names)                                            0.261    36.751
n8013.in[0] (.names)                                             1.014    37.765
n8013.out[0] (.names)                                            0.261    38.026
n7822.in[0] (.names)                                             1.014    39.039
n7822.out[0] (.names)                                            0.261    39.300
n3219.in[0] (.names)                                             1.014    40.314
n3219.out[0] (.names)                                            0.261    40.575
n8014.in[0] (.names)                                             1.014    41.589
n8014.out[0] (.names)                                            0.261    41.850
n8015.in[1] (.names)                                             1.014    42.864
n8015.out[0] (.names)                                            0.261    43.125
n7744.in[0] (.names)                                             1.014    44.139
n7744.out[0] (.names)                                            0.261    44.400
n5063.in[1] (.names)                                             1.014    45.413
n5063.out[0] (.names)                                            0.261    45.674
n3768.in[1] (.names)                                             1.014    46.688
n3768.out[0] (.names)                                            0.261    46.949
n5948.in[0] (.names)                                             1.014    47.963
n5948.out[0] (.names)                                            0.261    48.224
n6712.in[0] (.names)                                             1.014    49.238
n6712.out[0] (.names)                                            0.261    49.499
n5940.in[1] (.names)                                             1.014    50.513
n5940.out[0] (.names)                                            0.261    50.774
n5974.in[0] (.names)                                             1.014    51.787
n5974.out[0] (.names)                                            0.261    52.048
n6760.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6760.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n15518.Q[0] (.latch clocked by pclk)
Endpoint  : n12629.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15518.clk[0] (.latch)                                           1.014     1.014
n15518.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n15180.in[0] (.names)                                            1.014     2.070
n15180.out[0] (.names)                                           0.261     2.331
n15369.in[0] (.names)                                            1.014     3.344
n15369.out[0] (.names)                                           0.261     3.605
n15370.in[0] (.names)                                            1.014     4.619
n15370.out[0] (.names)                                           0.261     4.880
n2818.in[0] (.names)                                             1.014     5.894
n2818.out[0] (.names)                                            0.261     6.155
n11749.in[1] (.names)                                            1.014     7.169
n11749.out[0] (.names)                                           0.261     7.430
n11751.in[0] (.names)                                            1.014     8.444
n11751.out[0] (.names)                                           0.261     8.705
n11752.in[1] (.names)                                            1.014     9.719
n11752.out[0] (.names)                                           0.261     9.980
n11753.in[0] (.names)                                            1.014    10.993
n11753.out[0] (.names)                                           0.261    11.254
n11754.in[0] (.names)                                            1.014    12.268
n11754.out[0] (.names)                                           0.261    12.529
n11803.in[2] (.names)                                            1.014    13.543
n11803.out[0] (.names)                                           0.261    13.804
n11804.in[2] (.names)                                            1.014    14.818
n11804.out[0] (.names)                                           0.261    15.079
n11793.in[0] (.names)                                            1.014    16.093
n11793.out[0] (.names)                                           0.261    16.354
n11805.in[0] (.names)                                            1.014    17.367
n11805.out[0] (.names)                                           0.261    17.628
n11807.in[2] (.names)                                            1.014    18.642
n11807.out[0] (.names)                                           0.261    18.903
n11808.in[0] (.names)                                            1.014    19.917
n11808.out[0] (.names)                                           0.261    20.178
n11840.in[2] (.names)                                            1.014    21.192
n11840.out[0] (.names)                                           0.261    21.453
n10991.in[0] (.names)                                            1.014    22.467
n10991.out[0] (.names)                                           0.261    22.728
n12544.in[1] (.names)                                            1.014    23.742
n12544.out[0] (.names)                                           0.261    24.003
n12548.in[0] (.names)                                            1.014    25.016
n12548.out[0] (.names)                                           0.261    25.277
n12545.in[0] (.names)                                            1.014    26.291
n12545.out[0] (.names)                                           0.261    26.552
n12516.in[2] (.names)                                            1.014    27.566
n12516.out[0] (.names)                                           0.261    27.827
n12490.in[2] (.names)                                            1.014    28.841
n12490.out[0] (.names)                                           0.261    29.102
n12538.in[0] (.names)                                            1.014    30.116
n12538.out[0] (.names)                                           0.261    30.377
n12291.in[0] (.names)                                            1.014    31.390
n12291.out[0] (.names)                                           0.261    31.651
n12507.in[0] (.names)                                            1.014    32.665
n12507.out[0] (.names)                                           0.261    32.926
n12505.in[2] (.names)                                            1.014    33.940
n12505.out[0] (.names)                                           0.261    34.201
n12510.in[0] (.names)                                            1.014    35.215
n12510.out[0] (.names)                                           0.261    35.476
n12237.in[0] (.names)                                            1.014    36.490
n12237.out[0] (.names)                                           0.261    36.751
n12495.in[0] (.names)                                            1.014    37.765
n12495.out[0] (.names)                                           0.261    38.026
n12487.in[0] (.names)                                            1.014    39.039
n12487.out[0] (.names)                                           0.261    39.300
n11891.in[2] (.names)                                            1.014    40.314
n11891.out[0] (.names)                                           0.261    40.575
n12205.in[0] (.names)                                            1.014    41.589
n12205.out[0] (.names)                                           0.261    41.850
n12207.in[0] (.names)                                            1.014    42.864
n12207.out[0] (.names)                                           0.261    43.125
n10946.in[0] (.names)                                            1.014    44.139
n10946.out[0] (.names)                                           0.261    44.400
n11955.in[0] (.names)                                            1.014    45.413
n11955.out[0] (.names)                                           0.261    45.674
n12239.in[0] (.names)                                            1.014    46.688
n12239.out[0] (.names)                                           0.261    46.949
n12240.in[0] (.names)                                            1.014    47.963
n12240.out[0] (.names)                                           0.261    48.224
n10926.in[1] (.names)                                            1.014    49.238
n10926.out[0] (.names)                                           0.261    49.499
n11048.in[0] (.names)                                            1.014    50.513
n11048.out[0] (.names)                                           0.261    50.774
n12632.in[1] (.names)                                            1.014    51.787
n12632.out[0] (.names)                                           0.261    52.048
n12629.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12629.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : n2544.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5574.in[0] (.names)                                             1.014     2.070
n5574.out[0] (.names)                                            0.261     2.331
n5657.in[0] (.names)                                             1.014     3.344
n5657.out[0] (.names)                                            0.261     3.605
n5661.in[2] (.names)                                             1.014     4.619
n5661.out[0] (.names)                                            0.261     4.880
n5903.in[0] (.names)                                             1.014     5.894
n5903.out[0] (.names)                                            0.261     6.155
n5904.in[0] (.names)                                             1.014     7.169
n5904.out[0] (.names)                                            0.261     7.430
n5907.in[1] (.names)                                             1.014     8.444
n5907.out[0] (.names)                                            0.261     8.705
n5905.in[0] (.names)                                             1.014     9.719
n5905.out[0] (.names)                                            0.261     9.980
n3152.in[0] (.names)                                             1.014    10.993
n3152.out[0] (.names)                                            0.261    11.254
n5685.in[1] (.names)                                             1.014    12.268
n5685.out[0] (.names)                                            0.261    12.529
n5693.in[0] (.names)                                             1.014    13.543
n5693.out[0] (.names)                                            0.261    13.804
n5681.in[0] (.names)                                             1.014    14.818
n5681.out[0] (.names)                                            0.261    15.079
n5694.in[0] (.names)                                             1.014    16.093
n5694.out[0] (.names)                                            0.261    16.354
n5695.in[0] (.names)                                             1.014    17.367
n5695.out[0] (.names)                                            0.261    17.628
n5696.in[1] (.names)                                             1.014    18.642
n5696.out[0] (.names)                                            0.261    18.903
n5697.in[0] (.names)                                             1.014    19.917
n5697.out[0] (.names)                                            0.261    20.178
n5698.in[0] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5722.in[1] (.names)                                             1.014    22.467
n5722.out[0] (.names)                                            0.261    22.728
n2850.in[0] (.names)                                             1.014    23.742
n2850.out[0] (.names)                                            0.261    24.003
n7972.in[2] (.names)                                             1.014    25.016
n7972.out[0] (.names)                                            0.261    25.277
n5385.in[0] (.names)                                             1.014    26.291
n5385.out[0] (.names)                                            0.261    26.552
n8238.in[0] (.names)                                             1.014    27.566
n8238.out[0] (.names)                                            0.261    27.827
n7659.in[1] (.names)                                             1.014    28.841
n7659.out[0] (.names)                                            0.261    29.102
n8205.in[0] (.names)                                             1.014    30.116
n8205.out[0] (.names)                                            0.261    30.377
n8239.in[0] (.names)                                             1.014    31.390
n8239.out[0] (.names)                                            0.261    31.651
n7377.in[0] (.names)                                             1.014    32.665
n7377.out[0] (.names)                                            0.261    32.926
n8003.in[0] (.names)                                             1.014    33.940
n8003.out[0] (.names)                                            0.261    34.201
n8004.in[0] (.names)                                             1.014    35.215
n8004.out[0] (.names)                                            0.261    35.476
n8008.in[0] (.names)                                             1.014    36.490
n8008.out[0] (.names)                                            0.261    36.751
n8013.in[0] (.names)                                             1.014    37.765
n8013.out[0] (.names)                                            0.261    38.026
n7822.in[0] (.names)                                             1.014    39.039
n7822.out[0] (.names)                                            0.261    39.300
n3219.in[0] (.names)                                             1.014    40.314
n3219.out[0] (.names)                                            0.261    40.575
n8014.in[0] (.names)                                             1.014    41.589
n8014.out[0] (.names)                                            0.261    41.850
n8015.in[1] (.names)                                             1.014    42.864
n8015.out[0] (.names)                                            0.261    43.125
n7744.in[0] (.names)                                             1.014    44.139
n7744.out[0] (.names)                                            0.261    44.400
n5063.in[1] (.names)                                             1.014    45.413
n5063.out[0] (.names)                                            0.261    45.674
n3768.in[1] (.names)                                             1.014    46.688
n3768.out[0] (.names)                                            0.261    46.949
n5948.in[0] (.names)                                             1.014    47.963
n5948.out[0] (.names)                                            0.261    48.224
n6712.in[0] (.names)                                             1.014    49.238
n6712.out[0] (.names)                                            0.261    49.499
n5940.in[1] (.names)                                             1.014    50.513
n5940.out[0] (.names)                                            0.261    50.774
n5974.in[0] (.names)                                             1.014    51.787
n5974.out[0] (.names)                                            0.261    52.048
n2544.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2544.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : n4729.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5574.in[0] (.names)                                             1.014     2.070
n5574.out[0] (.names)                                            0.261     2.331
n5657.in[0] (.names)                                             1.014     3.344
n5657.out[0] (.names)                                            0.261     3.605
n5661.in[2] (.names)                                             1.014     4.619
n5661.out[0] (.names)                                            0.261     4.880
n5903.in[0] (.names)                                             1.014     5.894
n5903.out[0] (.names)                                            0.261     6.155
n5904.in[0] (.names)                                             1.014     7.169
n5904.out[0] (.names)                                            0.261     7.430
n5907.in[1] (.names)                                             1.014     8.444
n5907.out[0] (.names)                                            0.261     8.705
n5905.in[0] (.names)                                             1.014     9.719
n5905.out[0] (.names)                                            0.261     9.980
n3152.in[0] (.names)                                             1.014    10.993
n3152.out[0] (.names)                                            0.261    11.254
n5685.in[1] (.names)                                             1.014    12.268
n5685.out[0] (.names)                                            0.261    12.529
n5693.in[0] (.names)                                             1.014    13.543
n5693.out[0] (.names)                                            0.261    13.804
n5681.in[0] (.names)                                             1.014    14.818
n5681.out[0] (.names)                                            0.261    15.079
n5694.in[0] (.names)                                             1.014    16.093
n5694.out[0] (.names)                                            0.261    16.354
n5695.in[0] (.names)                                             1.014    17.367
n5695.out[0] (.names)                                            0.261    17.628
n5696.in[1] (.names)                                             1.014    18.642
n5696.out[0] (.names)                                            0.261    18.903
n5697.in[0] (.names)                                             1.014    19.917
n5697.out[0] (.names)                                            0.261    20.178
n5698.in[0] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5722.in[1] (.names)                                             1.014    22.467
n5722.out[0] (.names)                                            0.261    22.728
n2850.in[0] (.names)                                             1.014    23.742
n2850.out[0] (.names)                                            0.261    24.003
n7972.in[2] (.names)                                             1.014    25.016
n7972.out[0] (.names)                                            0.261    25.277
n5385.in[0] (.names)                                             1.014    26.291
n5385.out[0] (.names)                                            0.261    26.552
n8238.in[0] (.names)                                             1.014    27.566
n8238.out[0] (.names)                                            0.261    27.827
n7659.in[1] (.names)                                             1.014    28.841
n7659.out[0] (.names)                                            0.261    29.102
n8205.in[0] (.names)                                             1.014    30.116
n8205.out[0] (.names)                                            0.261    30.377
n8239.in[0] (.names)                                             1.014    31.390
n8239.out[0] (.names)                                            0.261    31.651
n7377.in[0] (.names)                                             1.014    32.665
n7377.out[0] (.names)                                            0.261    32.926
n8003.in[0] (.names)                                             1.014    33.940
n8003.out[0] (.names)                                            0.261    34.201
n8004.in[0] (.names)                                             1.014    35.215
n8004.out[0] (.names)                                            0.261    35.476
n8008.in[0] (.names)                                             1.014    36.490
n8008.out[0] (.names)                                            0.261    36.751
n8013.in[0] (.names)                                             1.014    37.765
n8013.out[0] (.names)                                            0.261    38.026
n7822.in[0] (.names)                                             1.014    39.039
n7822.out[0] (.names)                                            0.261    39.300
n3219.in[0] (.names)                                             1.014    40.314
n3219.out[0] (.names)                                            0.261    40.575
n8014.in[0] (.names)                                             1.014    41.589
n8014.out[0] (.names)                                            0.261    41.850
n8015.in[1] (.names)                                             1.014    42.864
n8015.out[0] (.names)                                            0.261    43.125
n7744.in[0] (.names)                                             1.014    44.139
n7744.out[0] (.names)                                            0.261    44.400
n5063.in[1] (.names)                                             1.014    45.413
n5063.out[0] (.names)                                            0.261    45.674
n7494.in[0] (.names)                                             1.014    46.688
n7494.out[0] (.names)                                            0.261    46.949
n7407.in[0] (.names)                                             1.014    47.963
n7407.out[0] (.names)                                            0.261    48.224
n7498.in[0] (.names)                                             1.014    49.238
n7498.out[0] (.names)                                            0.261    49.499
n7579.in[1] (.names)                                             1.014    50.513
n7579.out[0] (.names)                                            0.261    50.774
n7398.in[0] (.names)                                             1.014    51.787
n7398.out[0] (.names)                                            0.261    52.048
n4729.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4729.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : n7399.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5574.in[0] (.names)                                             1.014     2.070
n5574.out[0] (.names)                                            0.261     2.331
n5657.in[0] (.names)                                             1.014     3.344
n5657.out[0] (.names)                                            0.261     3.605
n5661.in[2] (.names)                                             1.014     4.619
n5661.out[0] (.names)                                            0.261     4.880
n5903.in[0] (.names)                                             1.014     5.894
n5903.out[0] (.names)                                            0.261     6.155
n5904.in[0] (.names)                                             1.014     7.169
n5904.out[0] (.names)                                            0.261     7.430
n5907.in[1] (.names)                                             1.014     8.444
n5907.out[0] (.names)                                            0.261     8.705
n5905.in[0] (.names)                                             1.014     9.719
n5905.out[0] (.names)                                            0.261     9.980
n3152.in[0] (.names)                                             1.014    10.993
n3152.out[0] (.names)                                            0.261    11.254
n5685.in[1] (.names)                                             1.014    12.268
n5685.out[0] (.names)                                            0.261    12.529
n5693.in[0] (.names)                                             1.014    13.543
n5693.out[0] (.names)                                            0.261    13.804
n5681.in[0] (.names)                                             1.014    14.818
n5681.out[0] (.names)                                            0.261    15.079
n5694.in[0] (.names)                                             1.014    16.093
n5694.out[0] (.names)                                            0.261    16.354
n5695.in[0] (.names)                                             1.014    17.367
n5695.out[0] (.names)                                            0.261    17.628
n5696.in[1] (.names)                                             1.014    18.642
n5696.out[0] (.names)                                            0.261    18.903
n5697.in[0] (.names)                                             1.014    19.917
n5697.out[0] (.names)                                            0.261    20.178
n5698.in[0] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5722.in[1] (.names)                                             1.014    22.467
n5722.out[0] (.names)                                            0.261    22.728
n2850.in[0] (.names)                                             1.014    23.742
n2850.out[0] (.names)                                            0.261    24.003
n7972.in[2] (.names)                                             1.014    25.016
n7972.out[0] (.names)                                            0.261    25.277
n5385.in[0] (.names)                                             1.014    26.291
n5385.out[0] (.names)                                            0.261    26.552
n8238.in[0] (.names)                                             1.014    27.566
n8238.out[0] (.names)                                            0.261    27.827
n7659.in[1] (.names)                                             1.014    28.841
n7659.out[0] (.names)                                            0.261    29.102
n8205.in[0] (.names)                                             1.014    30.116
n8205.out[0] (.names)                                            0.261    30.377
n8239.in[0] (.names)                                             1.014    31.390
n8239.out[0] (.names)                                            0.261    31.651
n7377.in[0] (.names)                                             1.014    32.665
n7377.out[0] (.names)                                            0.261    32.926
n8003.in[0] (.names)                                             1.014    33.940
n8003.out[0] (.names)                                            0.261    34.201
n8004.in[0] (.names)                                             1.014    35.215
n8004.out[0] (.names)                                            0.261    35.476
n8008.in[0] (.names)                                             1.014    36.490
n8008.out[0] (.names)                                            0.261    36.751
n8013.in[0] (.names)                                             1.014    37.765
n8013.out[0] (.names)                                            0.261    38.026
n7822.in[0] (.names)                                             1.014    39.039
n7822.out[0] (.names)                                            0.261    39.300
n3219.in[0] (.names)                                             1.014    40.314
n3219.out[0] (.names)                                            0.261    40.575
n8014.in[0] (.names)                                             1.014    41.589
n8014.out[0] (.names)                                            0.261    41.850
n8015.in[1] (.names)                                             1.014    42.864
n8015.out[0] (.names)                                            0.261    43.125
n7744.in[0] (.names)                                             1.014    44.139
n7744.out[0] (.names)                                            0.261    44.400
n5063.in[1] (.names)                                             1.014    45.413
n5063.out[0] (.names)                                            0.261    45.674
n7494.in[0] (.names)                                             1.014    46.688
n7494.out[0] (.names)                                            0.261    46.949
n7407.in[0] (.names)                                             1.014    47.963
n7407.out[0] (.names)                                            0.261    48.224
n7498.in[0] (.names)                                             1.014    49.238
n7498.out[0] (.names)                                            0.261    49.499
n7579.in[1] (.names)                                             1.014    50.513
n7579.out[0] (.names)                                            0.261    50.774
n7398.in[0] (.names)                                             1.014    51.787
n7398.out[0] (.names)                                            0.261    52.048
n7399.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7399.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : n7376.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5574.in[0] (.names)                                             1.014     2.070
n5574.out[0] (.names)                                            0.261     2.331
n5657.in[0] (.names)                                             1.014     3.344
n5657.out[0] (.names)                                            0.261     3.605
n5661.in[2] (.names)                                             1.014     4.619
n5661.out[0] (.names)                                            0.261     4.880
n5903.in[0] (.names)                                             1.014     5.894
n5903.out[0] (.names)                                            0.261     6.155
n5904.in[0] (.names)                                             1.014     7.169
n5904.out[0] (.names)                                            0.261     7.430
n5907.in[1] (.names)                                             1.014     8.444
n5907.out[0] (.names)                                            0.261     8.705
n5905.in[0] (.names)                                             1.014     9.719
n5905.out[0] (.names)                                            0.261     9.980
n3152.in[0] (.names)                                             1.014    10.993
n3152.out[0] (.names)                                            0.261    11.254
n5685.in[1] (.names)                                             1.014    12.268
n5685.out[0] (.names)                                            0.261    12.529
n5693.in[0] (.names)                                             1.014    13.543
n5693.out[0] (.names)                                            0.261    13.804
n5681.in[0] (.names)                                             1.014    14.818
n5681.out[0] (.names)                                            0.261    15.079
n5694.in[0] (.names)                                             1.014    16.093
n5694.out[0] (.names)                                            0.261    16.354
n5695.in[0] (.names)                                             1.014    17.367
n5695.out[0] (.names)                                            0.261    17.628
n5696.in[1] (.names)                                             1.014    18.642
n5696.out[0] (.names)                                            0.261    18.903
n5697.in[0] (.names)                                             1.014    19.917
n5697.out[0] (.names)                                            0.261    20.178
n5698.in[0] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5722.in[1] (.names)                                             1.014    22.467
n5722.out[0] (.names)                                            0.261    22.728
n2850.in[0] (.names)                                             1.014    23.742
n2850.out[0] (.names)                                            0.261    24.003
n7972.in[2] (.names)                                             1.014    25.016
n7972.out[0] (.names)                                            0.261    25.277
n5385.in[0] (.names)                                             1.014    26.291
n5385.out[0] (.names)                                            0.261    26.552
n8238.in[0] (.names)                                             1.014    27.566
n8238.out[0] (.names)                                            0.261    27.827
n7659.in[1] (.names)                                             1.014    28.841
n7659.out[0] (.names)                                            0.261    29.102
n8205.in[0] (.names)                                             1.014    30.116
n8205.out[0] (.names)                                            0.261    30.377
n8239.in[0] (.names)                                             1.014    31.390
n8239.out[0] (.names)                                            0.261    31.651
n7377.in[0] (.names)                                             1.014    32.665
n7377.out[0] (.names)                                            0.261    32.926
n8003.in[0] (.names)                                             1.014    33.940
n8003.out[0] (.names)                                            0.261    34.201
n8004.in[0] (.names)                                             1.014    35.215
n8004.out[0] (.names)                                            0.261    35.476
n8008.in[0] (.names)                                             1.014    36.490
n8008.out[0] (.names)                                            0.261    36.751
n8013.in[0] (.names)                                             1.014    37.765
n8013.out[0] (.names)                                            0.261    38.026
n7822.in[0] (.names)                                             1.014    39.039
n7822.out[0] (.names)                                            0.261    39.300
n3219.in[0] (.names)                                             1.014    40.314
n3219.out[0] (.names)                                            0.261    40.575
n8014.in[0] (.names)                                             1.014    41.589
n8014.out[0] (.names)                                            0.261    41.850
n8015.in[1] (.names)                                             1.014    42.864
n8015.out[0] (.names)                                            0.261    43.125
n7744.in[0] (.names)                                             1.014    44.139
n7744.out[0] (.names)                                            0.261    44.400
n5063.in[1] (.names)                                             1.014    45.413
n5063.out[0] (.names)                                            0.261    45.674
n7494.in[0] (.names)                                             1.014    46.688
n7494.out[0] (.names)                                            0.261    46.949
n7407.in[0] (.names)                                             1.014    47.963
n7407.out[0] (.names)                                            0.261    48.224
n7498.in[0] (.names)                                             1.014    49.238
n7498.out[0] (.names)                                            0.261    49.499
n7485.in[0] (.names)                                             1.014    50.513
n7485.out[0] (.names)                                            0.261    50.774
n7375.in[0] (.names)                                             1.014    51.787
n7375.out[0] (.names)                                            0.261    52.048
n7376.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7376.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n5573.Q[0] (.latch clocked by pclk)
Endpoint  : n7390.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5573.clk[0] (.latch)                                            1.014     1.014
n5573.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5574.in[0] (.names)                                             1.014     2.070
n5574.out[0] (.names)                                            0.261     2.331
n5657.in[0] (.names)                                             1.014     3.344
n5657.out[0] (.names)                                            0.261     3.605
n5661.in[2] (.names)                                             1.014     4.619
n5661.out[0] (.names)                                            0.261     4.880
n5903.in[0] (.names)                                             1.014     5.894
n5903.out[0] (.names)                                            0.261     6.155
n5904.in[0] (.names)                                             1.014     7.169
n5904.out[0] (.names)                                            0.261     7.430
n5907.in[1] (.names)                                             1.014     8.444
n5907.out[0] (.names)                                            0.261     8.705
n5905.in[0] (.names)                                             1.014     9.719
n5905.out[0] (.names)                                            0.261     9.980
n3152.in[0] (.names)                                             1.014    10.993
n3152.out[0] (.names)                                            0.261    11.254
n5685.in[1] (.names)                                             1.014    12.268
n5685.out[0] (.names)                                            0.261    12.529
n5693.in[0] (.names)                                             1.014    13.543
n5693.out[0] (.names)                                            0.261    13.804
n5681.in[0] (.names)                                             1.014    14.818
n5681.out[0] (.names)                                            0.261    15.079
n5694.in[0] (.names)                                             1.014    16.093
n5694.out[0] (.names)                                            0.261    16.354
n5695.in[0] (.names)                                             1.014    17.367
n5695.out[0] (.names)                                            0.261    17.628
n5696.in[1] (.names)                                             1.014    18.642
n5696.out[0] (.names)                                            0.261    18.903
n5697.in[0] (.names)                                             1.014    19.917
n5697.out[0] (.names)                                            0.261    20.178
n5698.in[0] (.names)                                             1.014    21.192
n5698.out[0] (.names)                                            0.261    21.453
n5722.in[1] (.names)                                             1.014    22.467
n5722.out[0] (.names)                                            0.261    22.728
n2850.in[0] (.names)                                             1.014    23.742
n2850.out[0] (.names)                                            0.261    24.003
n7972.in[2] (.names)                                             1.014    25.016
n7972.out[0] (.names)                                            0.261    25.277
n5385.in[0] (.names)                                             1.014    26.291
n5385.out[0] (.names)                                            0.261    26.552
n8238.in[0] (.names)                                             1.014    27.566
n8238.out[0] (.names)                                            0.261    27.827
n7659.in[1] (.names)                                             1.014    28.841
n7659.out[0] (.names)                                            0.261    29.102
n8205.in[0] (.names)                                             1.014    30.116
n8205.out[0] (.names)                                            0.261    30.377
n8239.in[0] (.names)                                             1.014    31.390
n8239.out[0] (.names)                                            0.261    31.651
n7377.in[0] (.names)                                             1.014    32.665
n7377.out[0] (.names)                                            0.261    32.926
n8003.in[0] (.names)                                             1.014    33.940
n8003.out[0] (.names)                                            0.261    34.201
n8004.in[0] (.names)                                             1.014    35.215
n8004.out[0] (.names)                                            0.261    35.476
n8008.in[0] (.names)                                             1.014    36.490
n8008.out[0] (.names)                                            0.261    36.751
n8013.in[0] (.names)                                             1.014    37.765
n8013.out[0] (.names)                                            0.261    38.026
n7822.in[0] (.names)                                             1.014    39.039
n7822.out[0] (.names)                                            0.261    39.300
n3219.in[0] (.names)                                             1.014    40.314
n3219.out[0] (.names)                                            0.261    40.575
n8014.in[0] (.names)                                             1.014    41.589
n8014.out[0] (.names)                                            0.261    41.850
n8015.in[1] (.names)                                             1.014    42.864
n8015.out[0] (.names)                                            0.261    43.125
n7744.in[0] (.names)                                             1.014    44.139
n7744.out[0] (.names)                                            0.261    44.400
n5063.in[1] (.names)                                             1.014    45.413
n5063.out[0] (.names)                                            0.261    45.674
n7494.in[0] (.names)                                             1.014    46.688
n7494.out[0] (.names)                                            0.261    46.949
n7407.in[0] (.names)                                             1.014    47.963
n7407.out[0] (.names)                                            0.261    48.224
n7498.in[0] (.names)                                             1.014    49.238
n7498.out[0] (.names)                                            0.261    49.499
n7485.in[0] (.names)                                             1.014    50.513
n7485.out[0] (.names)                                            0.261    50.774
n7389.in[1] (.names)                                             1.014    51.787
n7389.out[0] (.names)                                            0.261    52.048
n7390.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7390.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n2748.Q[0] (.latch clocked by pclk)
Endpoint  : n12868.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2748.clk[0] (.latch)                                            1.014     1.014
n2748.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9554.in[0] (.names)                                             1.014     2.070
n9554.out[0] (.names)                                            0.261     2.331
n9666.in[0] (.names)                                             1.014     3.344
n9666.out[0] (.names)                                            0.261     3.605
n9678.in[1] (.names)                                             1.014     4.619
n9678.out[0] (.names)                                            0.261     4.880
n9679.in[0] (.names)                                             1.014     5.894
n9679.out[0] (.names)                                            0.261     6.155
n9414.in[1] (.names)                                             1.014     7.169
n9414.out[0] (.names)                                            0.261     7.430
n9670.in[0] (.names)                                             1.014     8.444
n9670.out[0] (.names)                                            0.261     8.705
n9672.in[0] (.names)                                             1.014     9.719
n9672.out[0] (.names)                                            0.261     9.980
n9674.in[0] (.names)                                             1.014    10.993
n9674.out[0] (.names)                                            0.261    11.254
n9699.in[1] (.names)                                             1.014    12.268
n9699.out[0] (.names)                                            0.261    12.529
n9688.in[0] (.names)                                             1.014    13.543
n9688.out[0] (.names)                                            0.261    13.804
n9695.in[1] (.names)                                             1.014    14.818
n9695.out[0] (.names)                                            0.261    15.079
n8929.in[0] (.names)                                             1.014    16.093
n8929.out[0] (.names)                                            0.261    16.354
n9701.in[0] (.names)                                             1.014    17.367
n9701.out[0] (.names)                                            0.261    17.628
n8978.in[1] (.names)                                             1.014    18.642
n8978.out[0] (.names)                                            0.261    18.903
n8886.in[0] (.names)                                             1.014    19.917
n8886.out[0] (.names)                                            0.261    20.178
n3613.in[1] (.names)                                             1.014    21.192
n3613.out[0] (.names)                                            0.261    21.453
n3019.in[0] (.names)                                             1.014    22.467
n3019.out[0] (.names)                                            0.261    22.728
n9685.in[1] (.names)                                             1.014    23.742
n9685.out[0] (.names)                                            0.261    24.003
n9607.in[1] (.names)                                             1.014    25.016
n9607.out[0] (.names)                                            0.261    25.277
n8888.in[0] (.names)                                             1.014    26.291
n8888.out[0] (.names)                                            0.261    26.552
n9608.in[0] (.names)                                             1.014    27.566
n9608.out[0] (.names)                                            0.261    27.827
n9355.in[0] (.names)                                             1.014    28.841
n9355.out[0] (.names)                                            0.261    29.102
n9356.in[2] (.names)                                             1.014    30.116
n9356.out[0] (.names)                                            0.261    30.377
n9374.in[0] (.names)                                             1.014    31.390
n9374.out[0] (.names)                                            0.261    31.651
n9375.in[0] (.names)                                             1.014    32.665
n9375.out[0] (.names)                                            0.261    32.926
n9376.in[0] (.names)                                             1.014    33.940
n9376.out[0] (.names)                                            0.261    34.201
n9379.in[1] (.names)                                             1.014    35.215
n9379.out[0] (.names)                                            0.261    35.476
n9050.in[0] (.names)                                             1.014    36.490
n9050.out[0] (.names)                                            0.261    36.751
n2678.in[1] (.names)                                             1.014    37.765
n2678.out[0] (.names)                                            0.261    38.026
n9060.in[1] (.names)                                             1.014    39.039
n9060.out[0] (.names)                                            0.261    39.300
n9063.in[1] (.names)                                             1.014    40.314
n9063.out[0] (.names)                                            0.261    40.575
n9023.in[1] (.names)                                             1.014    41.589
n9023.out[0] (.names)                                            0.261    41.850
n9024.in[1] (.names)                                             1.014    42.864
n9024.out[0] (.names)                                            0.261    43.125
n8723.in[1] (.names)                                             1.014    44.139
n8723.out[0] (.names)                                            0.261    44.400
n9218.in[0] (.names)                                             1.014    45.413
n9218.out[0] (.names)                                            0.261    45.674
n9153.in[1] (.names)                                             1.014    46.688
n9153.out[0] (.names)                                            0.261    46.949
n9154.in[1] (.names)                                             1.014    47.963
n9154.out[0] (.names)                                            0.261    48.224
n3427.in[0] (.names)                                             1.014    49.238
n3427.out[0] (.names)                                            0.261    49.499
n12861.in[1] (.names)                                            1.014    50.513
n12861.out[0] (.names)                                           0.261    50.774
n12865.in[0] (.names)                                            1.014    51.787
n12865.out[0] (.names)                                           0.261    52.048
n12868.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12868.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n7531.Q[0] (.latch clocked by pclk)
Endpoint  : n8049.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7531.clk[0] (.latch)                                            1.014     1.014
n7531.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7532.in[0] (.names)                                             1.014     2.070
n7532.out[0] (.names)                                            0.261     2.331
n7943.in[2] (.names)                                             1.014     3.344
n7943.out[0] (.names)                                            0.261     3.605
n7950.in[0] (.names)                                             1.014     4.619
n7950.out[0] (.names)                                            0.261     4.880
n7939.in[0] (.names)                                             1.014     5.894
n7939.out[0] (.names)                                            0.261     6.155
n7940.in[0] (.names)                                             1.014     7.169
n7940.out[0] (.names)                                            0.261     7.430
n7942.in[1] (.names)                                             1.014     8.444
n7942.out[0] (.names)                                            0.261     8.705
n7947.in[0] (.names)                                             1.014     9.719
n7947.out[0] (.names)                                            0.261     9.980
n7973.in[2] (.names)                                             1.014    10.993
n7973.out[0] (.names)                                            0.261    11.254
n7971.in[1] (.names)                                             1.014    12.268
n7971.out[0] (.names)                                            0.261    12.529
n7979.in[1] (.names)                                             1.014    13.543
n7979.out[0] (.names)                                            0.261    13.804
n7674.in[1] (.names)                                             1.014    14.818
n7674.out[0] (.names)                                            0.261    15.079
n7981.in[1] (.names)                                             1.014    16.093
n7981.out[0] (.names)                                            0.261    16.354
n7921.in[0] (.names)                                             1.014    17.367
n7921.out[0] (.names)                                            0.261    17.628
n7982.in[0] (.names)                                             1.014    18.642
n7982.out[0] (.names)                                            0.261    18.903
n7395.in[0] (.names)                                             1.014    19.917
n7395.out[0] (.names)                                            0.261    20.178
n7738.in[2] (.names)                                             1.014    21.192
n7738.out[0] (.names)                                            0.261    21.453
n7739.in[0] (.names)                                             1.014    22.467
n7739.out[0] (.names)                                            0.261    22.728
n7734.in[0] (.names)                                             1.014    23.742
n7734.out[0] (.names)                                            0.261    24.003
n7736.in[0] (.names)                                             1.014    25.016
n7736.out[0] (.names)                                            0.261    25.277
n7702.in[1] (.names)                                             1.014    26.291
n7702.out[0] (.names)                                            0.261    26.552
n7741.in[0] (.names)                                             1.014    27.566
n7741.out[0] (.names)                                            0.261    27.827
n7785.in[1] (.names)                                             1.014    28.841
n7785.out[0] (.names)                                            0.261    29.102
n7787.in[3] (.names)                                             1.014    30.116
n7787.out[0] (.names)                                            0.261    30.377
n7780.in[0] (.names)                                             1.014    31.390
n7780.out[0] (.names)                                            0.261    31.651
n7790.in[2] (.names)                                             1.014    32.665
n7790.out[0] (.names)                                            0.261    32.926
n7755.in[1] (.names)                                             1.014    33.940
n7755.out[0] (.names)                                            0.261    34.201
n7698.in[1] (.names)                                             1.014    35.215
n7698.out[0] (.names)                                            0.261    35.476
n7699.in[2] (.names)                                             1.014    36.490
n7699.out[0] (.names)                                            0.261    36.751
n7438.in[1] (.names)                                             1.014    37.765
n7438.out[0] (.names)                                            0.261    38.026
n7429.in[1] (.names)                                             1.014    39.039
n7429.out[0] (.names)                                            0.261    39.300
n7701.in[0] (.names)                                             1.014    40.314
n7701.out[0] (.names)                                            0.261    40.575
n3814.in[0] (.names)                                             1.014    41.589
n3814.out[0] (.names)                                            0.261    41.850
n8211.in[0] (.names)                                             1.014    42.864
n8211.out[0] (.names)                                            0.261    43.125
n8212.in[1] (.names)                                             1.014    44.139
n8212.out[0] (.names)                                            0.261    44.400
n8204.in[1] (.names)                                             1.014    45.413
n8204.out[0] (.names)                                            0.261    45.674
n8203.in[0] (.names)                                             1.014    46.688
n8203.out[0] (.names)                                            0.261    46.949
n8206.in[0] (.names)                                             1.014    47.963
n8206.out[0] (.names)                                            0.261    48.224
n5117.in[1] (.names)                                             1.014    49.238
n5117.out[0] (.names)                                            0.261    49.499
n7434.in[1] (.names)                                             1.014    50.513
n7434.out[0] (.names)                                            0.261    50.774
n3608.in[1] (.names)                                             1.014    51.787
n3608.out[0] (.names)                                            0.261    52.048
n8049.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8049.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n7531.Q[0] (.latch clocked by pclk)
Endpoint  : n3609.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7531.clk[0] (.latch)                                            1.014     1.014
n7531.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7532.in[0] (.names)                                             1.014     2.070
n7532.out[0] (.names)                                            0.261     2.331
n7943.in[2] (.names)                                             1.014     3.344
n7943.out[0] (.names)                                            0.261     3.605
n7950.in[0] (.names)                                             1.014     4.619
n7950.out[0] (.names)                                            0.261     4.880
n7939.in[0] (.names)                                             1.014     5.894
n7939.out[0] (.names)                                            0.261     6.155
n7940.in[0] (.names)                                             1.014     7.169
n7940.out[0] (.names)                                            0.261     7.430
n7942.in[1] (.names)                                             1.014     8.444
n7942.out[0] (.names)                                            0.261     8.705
n7947.in[0] (.names)                                             1.014     9.719
n7947.out[0] (.names)                                            0.261     9.980
n7973.in[2] (.names)                                             1.014    10.993
n7973.out[0] (.names)                                            0.261    11.254
n7971.in[1] (.names)                                             1.014    12.268
n7971.out[0] (.names)                                            0.261    12.529
n7979.in[1] (.names)                                             1.014    13.543
n7979.out[0] (.names)                                            0.261    13.804
n7674.in[1] (.names)                                             1.014    14.818
n7674.out[0] (.names)                                            0.261    15.079
n7981.in[1] (.names)                                             1.014    16.093
n7981.out[0] (.names)                                            0.261    16.354
n7921.in[0] (.names)                                             1.014    17.367
n7921.out[0] (.names)                                            0.261    17.628
n7982.in[0] (.names)                                             1.014    18.642
n7982.out[0] (.names)                                            0.261    18.903
n7395.in[0] (.names)                                             1.014    19.917
n7395.out[0] (.names)                                            0.261    20.178
n7738.in[2] (.names)                                             1.014    21.192
n7738.out[0] (.names)                                            0.261    21.453
n7739.in[0] (.names)                                             1.014    22.467
n7739.out[0] (.names)                                            0.261    22.728
n7734.in[0] (.names)                                             1.014    23.742
n7734.out[0] (.names)                                            0.261    24.003
n7736.in[0] (.names)                                             1.014    25.016
n7736.out[0] (.names)                                            0.261    25.277
n7702.in[1] (.names)                                             1.014    26.291
n7702.out[0] (.names)                                            0.261    26.552
n7741.in[0] (.names)                                             1.014    27.566
n7741.out[0] (.names)                                            0.261    27.827
n7785.in[1] (.names)                                             1.014    28.841
n7785.out[0] (.names)                                            0.261    29.102
n7787.in[3] (.names)                                             1.014    30.116
n7787.out[0] (.names)                                            0.261    30.377
n7780.in[0] (.names)                                             1.014    31.390
n7780.out[0] (.names)                                            0.261    31.651
n7790.in[2] (.names)                                             1.014    32.665
n7790.out[0] (.names)                                            0.261    32.926
n7755.in[1] (.names)                                             1.014    33.940
n7755.out[0] (.names)                                            0.261    34.201
n7698.in[1] (.names)                                             1.014    35.215
n7698.out[0] (.names)                                            0.261    35.476
n7699.in[2] (.names)                                             1.014    36.490
n7699.out[0] (.names)                                            0.261    36.751
n7438.in[1] (.names)                                             1.014    37.765
n7438.out[0] (.names)                                            0.261    38.026
n7429.in[1] (.names)                                             1.014    39.039
n7429.out[0] (.names)                                            0.261    39.300
n7701.in[0] (.names)                                             1.014    40.314
n7701.out[0] (.names)                                            0.261    40.575
n3814.in[0] (.names)                                             1.014    41.589
n3814.out[0] (.names)                                            0.261    41.850
n8211.in[0] (.names)                                             1.014    42.864
n8211.out[0] (.names)                                            0.261    43.125
n8212.in[1] (.names)                                             1.014    44.139
n8212.out[0] (.names)                                            0.261    44.400
n8204.in[1] (.names)                                             1.014    45.413
n8204.out[0] (.names)                                            0.261    45.674
n8203.in[0] (.names)                                             1.014    46.688
n8203.out[0] (.names)                                            0.261    46.949
n8206.in[0] (.names)                                             1.014    47.963
n8206.out[0] (.names)                                            0.261    48.224
n5117.in[1] (.names)                                             1.014    49.238
n5117.out[0] (.names)                                            0.261    49.499
n7434.in[1] (.names)                                             1.014    50.513
n7434.out[0] (.names)                                            0.261    50.774
n3608.in[1] (.names)                                             1.014    51.787
n3608.out[0] (.names)                                            0.261    52.048
n3609.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3609.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n3189.Q[0] (.latch clocked by pclk)
Endpoint  : n2724.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3189.clk[0] (.latch)                                            1.014     1.014
n3189.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4713.in[1] (.names)                                             1.014     2.070
n4713.out[0] (.names)                                            0.261     2.331
n4726.in[1] (.names)                                             1.014     3.344
n4726.out[0] (.names)                                            0.261     3.605
n4642.in[3] (.names)                                             1.014     4.619
n4642.out[0] (.names)                                            0.261     4.880
n4694.in[0] (.names)                                             1.014     5.894
n4694.out[0] (.names)                                            0.261     6.155
n4721.in[1] (.names)                                             1.014     7.169
n4721.out[0] (.names)                                            0.261     7.430
n4723.in[0] (.names)                                             1.014     8.444
n4723.out[0] (.names)                                            0.261     8.705
n4724.in[0] (.names)                                             1.014     9.719
n4724.out[0] (.names)                                            0.261     9.980
n4671.in[1] (.names)                                             1.014    10.993
n4671.out[0] (.names)                                            0.261    11.254
n2604.in[1] (.names)                                             1.014    12.268
n2604.out[0] (.names)                                            0.261    12.529
n3776.in[2] (.names)                                             1.014    13.543
n3776.out[0] (.names)                                            0.261    13.804
n4700.in[0] (.names)                                             1.014    14.818
n4700.out[0] (.names)                                            0.261    15.079
n4662.in[0] (.names)                                             1.014    16.093
n4662.out[0] (.names)                                            0.261    16.354
n4663.in[0] (.names)                                             1.014    17.367
n4663.out[0] (.names)                                            0.261    17.628
n4670.in[0] (.names)                                             1.014    18.642
n4670.out[0] (.names)                                            0.261    18.903
n4672.in[1] (.names)                                             1.014    19.917
n4672.out[0] (.names)                                            0.261    20.178
n4647.in[2] (.names)                                             1.014    21.192
n4647.out[0] (.names)                                            0.261    21.453
n3828.in[0] (.names)                                             1.014    22.467
n3828.out[0] (.names)                                            0.261    22.728
n4656.in[0] (.names)                                             1.014    23.742
n4656.out[0] (.names)                                            0.261    24.003
n4657.in[0] (.names)                                             1.014    25.016
n4657.out[0] (.names)                                            0.261    25.277
n4658.in[0] (.names)                                             1.014    26.291
n4658.out[0] (.names)                                            0.261    26.552
n4664.in[0] (.names)                                             1.014    27.566
n4664.out[0] (.names)                                            0.261    27.827
n4665.in[0] (.names)                                             1.014    28.841
n4665.out[0] (.names)                                            0.261    29.102
n4583.in[0] (.names)                                             1.014    30.116
n4583.out[0] (.names)                                            0.261    30.377
n4584.in[1] (.names)                                             1.014    31.390
n4584.out[0] (.names)                                            0.261    31.651
n4591.in[1] (.names)                                             1.014    32.665
n4591.out[0] (.names)                                            0.261    32.926
n4593.in[2] (.names)                                             1.014    33.940
n4593.out[0] (.names)                                            0.261    34.201
n4476.in[0] (.names)                                             1.014    35.215
n4476.out[0] (.names)                                            0.261    35.476
n4600.in[2] (.names)                                             1.014    36.490
n4600.out[0] (.names)                                            0.261    36.751
n4601.in[0] (.names)                                             1.014    37.765
n4601.out[0] (.names)                                            0.261    38.026
n4253.in[0] (.names)                                             1.014    39.039
n4253.out[0] (.names)                                            0.261    39.300
n4599.in[0] (.names)                                             1.014    40.314
n4599.out[0] (.names)                                            0.261    40.575
n4514.in[0] (.names)                                             1.014    41.589
n4514.out[0] (.names)                                            0.261    41.850
n4603.in[0] (.names)                                             1.014    42.864
n4603.out[0] (.names)                                            0.261    43.125
n4571.in[1] (.names)                                             1.014    44.139
n4571.out[0] (.names)                                            0.261    44.400
n4294.in[0] (.names)                                             1.014    45.413
n4294.out[0] (.names)                                            0.261    45.674
n4604.in[0] (.names)                                             1.014    46.688
n4604.out[0] (.names)                                            0.261    46.949
n4392.in[0] (.names)                                             1.014    47.963
n4392.out[0] (.names)                                            0.261    48.224
n3756.in[0] (.names)                                             1.014    49.238
n3756.out[0] (.names)                                            0.261    49.499
n5030.in[1] (.names)                                             1.014    50.513
n5030.out[0] (.names)                                            0.261    50.774
n3659.in[1] (.names)                                             1.014    51.787
n3659.out[0] (.names)                                            0.261    52.048
n2724.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2724.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n6924.Q[0] (.latch clocked by pclk)
Endpoint  : n16100.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6924.clk[0] (.latch)                                            1.014     1.014
n6924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7056.in[0] (.names)                                             1.014     2.070
n7056.out[0] (.names)                                            0.261     2.331
n6826.in[1] (.names)                                             1.014     3.344
n6826.out[0] (.names)                                            0.261     3.605
n6827.in[0] (.names)                                             1.014     4.619
n6827.out[0] (.names)                                            0.261     4.880
n6832.in[1] (.names)                                             1.014     5.894
n6832.out[0] (.names)                                            0.261     6.155
n6833.in[0] (.names)                                             1.014     7.169
n6833.out[0] (.names)                                            0.261     7.430
n6838.in[0] (.names)                                             1.014     8.444
n6838.out[0] (.names)                                            0.261     8.705
n6839.in[0] (.names)                                             1.014     9.719
n6839.out[0] (.names)                                            0.261     9.980
n6865.in[0] (.names)                                             1.014    10.993
n6865.out[0] (.names)                                            0.261    11.254
n8456.in[1] (.names)                                             1.014    12.268
n8456.out[0] (.names)                                            0.261    12.529
n8453.in[0] (.names)                                             1.014    13.543
n8453.out[0] (.names)                                            0.261    13.804
n8459.in[1] (.names)                                             1.014    14.818
n8459.out[0] (.names)                                            0.261    15.079
n8474.in[0] (.names)                                             1.014    16.093
n8474.out[0] (.names)                                            0.261    16.354
n8469.in[3] (.names)                                             1.014    17.367
n8469.out[0] (.names)                                            0.261    17.628
n8464.in[0] (.names)                                             1.014    18.642
n8464.out[0] (.names)                                            0.261    18.903
n8460.in[0] (.names)                                             1.014    19.917
n8460.out[0] (.names)                                            0.261    20.178
n8478.in[0] (.names)                                             1.014    21.192
n8478.out[0] (.names)                                            0.261    21.453
n8528.in[2] (.names)                                             1.014    22.467
n8528.out[0] (.names)                                            0.261    22.728
n8529.in[0] (.names)                                             1.014    23.742
n8529.out[0] (.names)                                            0.261    24.003
n8531.in[2] (.names)                                             1.014    25.016
n8531.out[0] (.names)                                            0.261    25.277
n8553.in[0] (.names)                                             1.014    26.291
n8553.out[0] (.names)                                            0.261    26.552
n8555.in[0] (.names)                                             1.014    27.566
n8555.out[0] (.names)                                            0.261    27.827
n8556.in[0] (.names)                                             1.014    28.841
n8556.out[0] (.names)                                            0.261    29.102
n8543.in[1] (.names)                                             1.014    30.116
n8543.out[0] (.names)                                            0.261    30.377
n8560.in[1] (.names)                                             1.014    31.390
n8560.out[0] (.names)                                            0.261    31.651
n8542.in[0] (.names)                                             1.014    32.665
n8542.out[0] (.names)                                            0.261    32.926
n8388.in[0] (.names)                                             1.014    33.940
n8388.out[0] (.names)                                            0.261    34.201
n8548.in[0] (.names)                                             1.014    35.215
n8548.out[0] (.names)                                            0.261    35.476
n8549.in[0] (.names)                                             1.014    36.490
n8549.out[0] (.names)                                            0.261    36.751
n17162.in[0] (.names)                                            1.014    37.765
n17162.out[0] (.names)                                           0.261    38.026
n17163.in[2] (.names)                                            1.014    39.039
n17163.out[0] (.names)                                           0.261    39.300
n17179.in[0] (.names)                                            1.014    40.314
n17179.out[0] (.names)                                           0.261    40.575
n16464.in[1] (.names)                                            1.014    41.589
n16464.out[0] (.names)                                           0.261    41.850
n17171.in[0] (.names)                                            1.014    42.864
n17171.out[0] (.names)                                           0.261    43.125
n17172.in[1] (.names)                                            1.014    44.139
n17172.out[0] (.names)                                           0.261    44.400
n16048.in[2] (.names)                                            1.014    45.413
n16048.out[0] (.names)                                           0.261    45.674
n17174.in[0] (.names)                                            1.014    46.688
n17174.out[0] (.names)                                           0.261    46.949
n17175.in[0] (.names)                                            1.014    47.963
n17175.out[0] (.names)                                           0.261    48.224
n3478.in[1] (.names)                                             1.014    49.238
n3478.out[0] (.names)                                            0.261    49.499
n16060.in[1] (.names)                                            1.014    50.513
n16060.out[0] (.names)                                           0.261    50.774
n16099.in[0] (.names)                                            1.014    51.787
n16099.out[0] (.names)                                           0.261    52.048
n16100.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16100.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n6924.Q[0] (.latch clocked by pclk)
Endpoint  : n16208.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6924.clk[0] (.latch)                                            1.014     1.014
n6924.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7056.in[0] (.names)                                             1.014     2.070
n7056.out[0] (.names)                                            0.261     2.331
n6826.in[1] (.names)                                             1.014     3.344
n6826.out[0] (.names)                                            0.261     3.605
n6827.in[0] (.names)                                             1.014     4.619
n6827.out[0] (.names)                                            0.261     4.880
n6832.in[1] (.names)                                             1.014     5.894
n6832.out[0] (.names)                                            0.261     6.155
n6833.in[0] (.names)                                             1.014     7.169
n6833.out[0] (.names)                                            0.261     7.430
n6838.in[0] (.names)                                             1.014     8.444
n6838.out[0] (.names)                                            0.261     8.705
n6839.in[0] (.names)                                             1.014     9.719
n6839.out[0] (.names)                                            0.261     9.980
n6865.in[0] (.names)                                             1.014    10.993
n6865.out[0] (.names)                                            0.261    11.254
n8456.in[1] (.names)                                             1.014    12.268
n8456.out[0] (.names)                                            0.261    12.529
n8453.in[0] (.names)                                             1.014    13.543
n8453.out[0] (.names)                                            0.261    13.804
n8459.in[1] (.names)                                             1.014    14.818
n8459.out[0] (.names)                                            0.261    15.079
n8474.in[0] (.names)                                             1.014    16.093
n8474.out[0] (.names)                                            0.261    16.354
n8469.in[3] (.names)                                             1.014    17.367
n8469.out[0] (.names)                                            0.261    17.628
n8464.in[0] (.names)                                             1.014    18.642
n8464.out[0] (.names)                                            0.261    18.903
n8460.in[0] (.names)                                             1.014    19.917
n8460.out[0] (.names)                                            0.261    20.178
n8478.in[0] (.names)                                             1.014    21.192
n8478.out[0] (.names)                                            0.261    21.453
n8528.in[2] (.names)                                             1.014    22.467
n8528.out[0] (.names)                                            0.261    22.728
n8529.in[0] (.names)                                             1.014    23.742
n8529.out[0] (.names)                                            0.261    24.003
n8531.in[2] (.names)                                             1.014    25.016
n8531.out[0] (.names)                                            0.261    25.277
n8553.in[0] (.names)                                             1.014    26.291
n8553.out[0] (.names)                                            0.261    26.552
n8555.in[0] (.names)                                             1.014    27.566
n8555.out[0] (.names)                                            0.261    27.827
n8556.in[0] (.names)                                             1.014    28.841
n8556.out[0] (.names)                                            0.261    29.102
n8543.in[1] (.names)                                             1.014    30.116
n8543.out[0] (.names)                                            0.261    30.377
n8560.in[1] (.names)                                             1.014    31.390
n8560.out[0] (.names)                                            0.261    31.651
n8542.in[0] (.names)                                             1.014    32.665
n8542.out[0] (.names)                                            0.261    32.926
n8388.in[0] (.names)                                             1.014    33.940
n8388.out[0] (.names)                                            0.261    34.201
n8548.in[0] (.names)                                             1.014    35.215
n8548.out[0] (.names)                                            0.261    35.476
n8549.in[0] (.names)                                             1.014    36.490
n8549.out[0] (.names)                                            0.261    36.751
n17162.in[0] (.names)                                            1.014    37.765
n17162.out[0] (.names)                                           0.261    38.026
n17163.in[2] (.names)                                            1.014    39.039
n17163.out[0] (.names)                                           0.261    39.300
n17179.in[0] (.names)                                            1.014    40.314
n17179.out[0] (.names)                                           0.261    40.575
n16464.in[1] (.names)                                            1.014    41.589
n16464.out[0] (.names)                                           0.261    41.850
n17171.in[0] (.names)                                            1.014    42.864
n17171.out[0] (.names)                                           0.261    43.125
n17172.in[1] (.names)                                            1.014    44.139
n17172.out[0] (.names)                                           0.261    44.400
n16048.in[2] (.names)                                            1.014    45.413
n16048.out[0] (.names)                                           0.261    45.674
n17174.in[0] (.names)                                            1.014    46.688
n17174.out[0] (.names)                                           0.261    46.949
n17175.in[0] (.names)                                            1.014    47.963
n17175.out[0] (.names)                                           0.261    48.224
n3478.in[1] (.names)                                             1.014    49.238
n3478.out[0] (.names)                                            0.261    49.499
n16060.in[1] (.names)                                            1.014    50.513
n16060.out[0] (.names)                                           0.261    50.774
n16207.in[1] (.names)                                            1.014    51.787
n16207.out[0] (.names)                                           0.261    52.048
n16208.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16208.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n7528.Q[0] (.latch clocked by pclk)
Endpoint  : n11502.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7528.clk[0] (.latch)                                            1.014     1.014
n7528.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7529.in[0] (.names)                                             1.014     2.070
n7529.out[0] (.names)                                            0.261     2.331
n7530.in[1] (.names)                                             1.014     3.344
n7530.out[0] (.names)                                            0.261     3.605
n7535.in[1] (.names)                                             1.014     4.619
n7535.out[0] (.names)                                            0.261     4.880
n7537.in[2] (.names)                                             1.014     5.894
n7537.out[0] (.names)                                            0.261     6.155
n7538.in[0] (.names)                                             1.014     7.169
n7538.out[0] (.names)                                            0.261     7.430
n7539.in[0] (.names)                                             1.014     8.444
n7539.out[0] (.names)                                            0.261     8.705
n7556.in[0] (.names)                                             1.014     9.719
n7556.out[0] (.names)                                            0.261     9.980
n7577.in[0] (.names)                                             1.014    10.993
n7577.out[0] (.names)                                            0.261    11.254
n7444.in[0] (.names)                                             1.014    12.268
n7444.out[0] (.names)                                            0.261    12.529
n7445.in[0] (.names)                                             1.014    13.543
n7445.out[0] (.names)                                            0.261    13.804
n7400.in[1] (.names)                                             1.014    14.818
n7400.out[0] (.names)                                            0.261    15.079
n7451.in[0] (.names)                                             1.014    16.093
n7451.out[0] (.names)                                            0.261    16.354
n7452.in[0] (.names)                                             1.014    17.367
n7452.out[0] (.names)                                            0.261    17.628
n7453.in[0] (.names)                                             1.014    18.642
n7453.out[0] (.names)                                            0.261    18.903
n7383.in[0] (.names)                                             1.014    19.917
n7383.out[0] (.names)                                            0.261    20.178
n7449.in[0] (.names)                                             1.014    21.192
n7449.out[0] (.names)                                            0.261    21.453
n7450.in[1] (.names)                                             1.014    22.467
n7450.out[0] (.names)                                            0.261    22.728
n13246.in[0] (.names)                                            1.014    23.742
n13246.out[0] (.names)                                           0.261    24.003
n13213.in[0] (.names)                                            1.014    25.016
n13213.out[0] (.names)                                           0.261    25.277
n10898.in[2] (.names)                                            1.014    26.291
n10898.out[0] (.names)                                           0.261    26.552
n13218.in[1] (.names)                                            1.014    27.566
n13218.out[0] (.names)                                           0.261    27.827
n13466.in[0] (.names)                                            1.014    28.841
n13466.out[0] (.names)                                           0.261    29.102
n10973.in[1] (.names)                                            1.014    30.116
n10973.out[0] (.names)                                           0.261    30.377
n13467.in[0] (.names)                                            1.014    31.390
n13467.out[0] (.names)                                           0.261    31.651
n13468.in[0] (.names)                                            1.014    32.665
n13468.out[0] (.names)                                           0.261    32.926
n13247.in[0] (.names)                                            1.014    33.940
n13247.out[0] (.names)                                           0.261    34.201
n13107.in[0] (.names)                                            1.014    35.215
n13107.out[0] (.names)                                           0.261    35.476
n13108.in[2] (.names)                                            1.014    36.490
n13108.out[0] (.names)                                           0.261    36.751
n13122.in[3] (.names)                                            1.014    37.765
n13122.out[0] (.names)                                           0.261    38.026
n3498.in[0] (.names)                                             1.014    39.039
n3498.out[0] (.names)                                            0.261    39.300
n3497.in[0] (.names)                                             1.014    40.314
n3497.out[0] (.names)                                            0.261    40.575
n13074.in[0] (.names)                                            1.014    41.589
n13074.out[0] (.names)                                           0.261    41.850
n13076.in[0] (.names)                                            1.014    42.864
n13076.out[0] (.names)                                           0.261    43.125
n13077.in[0] (.names)                                            1.014    44.139
n13077.out[0] (.names)                                           0.261    44.400
n11590.in[3] (.names)                                            1.014    45.413
n11590.out[0] (.names)                                           0.261    45.674
n11580.in[0] (.names)                                            1.014    46.688
n11580.out[0] (.names)                                           0.261    46.949
n11583.in[0] (.names)                                            1.014    47.963
n11583.out[0] (.names)                                           0.261    48.224
n11585.in[3] (.names)                                            1.014    49.238
n11585.out[0] (.names)                                           0.261    49.499
n11586.in[1] (.names)                                            1.014    50.513
n11586.out[0] (.names)                                           0.261    50.774
n11501.in[1] (.names)                                            1.014    51.787
n11501.out[0] (.names)                                           0.261    52.048
n11502.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11502.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 85
Startpoint: n5064.Q[0] (.latch clocked by pclk)
Endpoint  : n5579.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5064.clk[0] (.latch)                                            1.014     1.014
n5064.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5407.in[1] (.names)                                             1.014     2.070
n5407.out[0] (.names)                                            0.261     2.331
n5408.in[1] (.names)                                             1.014     3.344
n5408.out[0] (.names)                                            0.261     3.605
n5409.in[0] (.names)                                             1.014     4.619
n5409.out[0] (.names)                                            0.261     4.880
n5410.in[0] (.names)                                             1.014     5.894
n5410.out[0] (.names)                                            0.261     6.155
n5368.in[1] (.names)                                             1.014     7.169
n5368.out[0] (.names)                                            0.261     7.430
n5358.in[0] (.names)                                             1.014     8.444
n5358.out[0] (.names)                                            0.261     8.705
n5289.in[0] (.names)                                             1.014     9.719
n5289.out[0] (.names)                                            0.261     9.980
n5362.in[0] (.names)                                             1.014    10.993
n5362.out[0] (.names)                                            0.261    11.254
n5246.in[0] (.names)                                             1.014    12.268
n5246.out[0] (.names)                                            0.261    12.529
n5243.in[0] (.names)                                             1.014    13.543
n5243.out[0] (.names)                                            0.261    13.804
n5256.in[0] (.names)                                             1.014    14.818
n5256.out[0] (.names)                                            0.261    15.079
n7151.in[0] (.names)                                             1.014    16.093
n7151.out[0] (.names)                                            0.261    16.354
n7153.in[2] (.names)                                             1.014    17.367
n7153.out[0] (.names)                                            0.261    17.628
n7149.in[1] (.names)                                             1.014    18.642
n7149.out[0] (.names)                                            0.261    18.903
n6980.in[1] (.names)                                             1.014    19.917
n6980.out[0] (.names)                                            0.261    20.178
n7155.in[1] (.names)                                             1.014    21.192
n7155.out[0] (.names)                                            0.261    21.453
n7156.in[0] (.names)                                             1.014    22.467
n7156.out[0] (.names)                                            0.261    22.728
n7107.in[0] (.names)                                             1.014    23.742
n7107.out[0] (.names)                                            0.261    24.003
n6530.in[0] (.names)                                             1.014    25.016
n6530.out[0] (.names)                                            0.261    25.277
n6531.in[0] (.names)                                             1.014    26.291
n6531.out[0] (.names)                                            0.261    26.552
n6440.in[0] (.names)                                             1.014    27.566
n6440.out[0] (.names)                                            0.261    27.827
n6442.in[0] (.names)                                             1.014    28.841
n6442.out[0] (.names)                                            0.261    29.102
n6427.in[1] (.names)                                             1.014    30.116
n6427.out[0] (.names)                                            0.261    30.377
n6428.in[3] (.names)                                             1.014    31.390
n6428.out[0] (.names)                                            0.261    31.651
n6431.in[1] (.names)                                             1.014    32.665
n6431.out[0] (.names)                                            0.261    32.926
n6406.in[2] (.names)                                             1.014    33.940
n6406.out[0] (.names)                                            0.261    34.201
n6433.in[0] (.names)                                             1.014    35.215
n6433.out[0] (.names)                                            0.261    35.476
n6454.in[1] (.names)                                             1.014    36.490
n6454.out[0] (.names)                                            0.261    36.751
n6400.in[1] (.names)                                             1.014    37.765
n6400.out[0] (.names)                                            0.261    38.026
n6459.in[0] (.names)                                             1.014    39.039
n6459.out[0] (.names)                                            0.261    39.300
n6562.in[1] (.names)                                             1.014    40.314
n6562.out[0] (.names)                                            0.261    40.575
n6563.in[0] (.names)                                             1.014    41.589
n6563.out[0] (.names)                                            0.261    41.850
n6569.in[1] (.names)                                             1.014    42.864
n6569.out[0] (.names)                                            0.261    43.125
n5155.in[0] (.names)                                             1.014    44.139
n5155.out[0] (.names)                                            0.261    44.400
n6076.in[0] (.names)                                             1.014    45.413
n6076.out[0] (.names)                                            0.261    45.674
n3668.in[0] (.names)                                             1.014    46.688
n3668.out[0] (.names)                                            0.261    46.949
n3348.in[0] (.names)                                             1.014    47.963
n3348.out[0] (.names)                                            0.261    48.224
n5958.in[0] (.names)                                             1.014    49.238
n5958.out[0] (.names)                                            0.261    49.499
n3757.in[1] (.names)                                             1.014    50.513
n3757.out[0] (.names)                                            0.261    50.774
n5953.in[0] (.names)                                             1.014    51.787
n5953.out[0] (.names)                                            0.261    52.048
n5579.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5579.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 86
Startpoint: n3889.Q[0] (.latch clocked by pclk)
Endpoint  : n4493.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3889.clk[0] (.latch)                                            1.014     1.014
n3889.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3890.in[0] (.names)                                             1.014     2.070
n3890.out[0] (.names)                                            0.261     2.331
n3892.in[0] (.names)                                             1.014     3.344
n3892.out[0] (.names)                                            0.261     3.605
n3941.in[0] (.names)                                             1.014     4.619
n3941.out[0] (.names)                                            0.261     4.880
n3942.in[1] (.names)                                             1.014     5.894
n3942.out[0] (.names)                                            0.261     6.155
n2615.in[0] (.names)                                             1.014     7.169
n2615.out[0] (.names)                                            0.261     7.430
n6948.in[0] (.names)                                             1.014     8.444
n6948.out[0] (.names)                                            0.261     8.705
n6958.in[0] (.names)                                             1.014     9.719
n6958.out[0] (.names)                                            0.261     9.980
n6962.in[1] (.names)                                             1.014    10.993
n6962.out[0] (.names)                                            0.261    11.254
n3085.in[1] (.names)                                             1.014    12.268
n3085.out[0] (.names)                                            0.261    12.529
n6946.in[0] (.names)                                             1.014    13.543
n6946.out[0] (.names)                                            0.261    13.804
n6943.in[0] (.names)                                             1.014    14.818
n6943.out[0] (.names)                                            0.261    15.079
n6944.in[0] (.names)                                             1.014    16.093
n6944.out[0] (.names)                                            0.261    16.354
n2381.in[1] (.names)                                             1.014    17.367
n2381.out[0] (.names)                                            0.261    17.628
n5909.in[0] (.names)                                             1.014    18.642
n5909.out[0] (.names)                                            0.261    18.903
n5813.in[0] (.names)                                             1.014    19.917
n5813.out[0] (.names)                                            0.261    20.178
n5910.in[1] (.names)                                             1.014    21.192
n5910.out[0] (.names)                                            0.261    21.453
n5911.in[0] (.names)                                             1.014    22.467
n5911.out[0] (.names)                                            0.261    22.728
n5865.in[1] (.names)                                             1.014    23.742
n5865.out[0] (.names)                                            0.261    24.003
n5843.in[1] (.names)                                             1.014    25.016
n5843.out[0] (.names)                                            0.261    25.277
n5869.in[2] (.names)                                             1.014    26.291
n5869.out[0] (.names)                                            0.261    26.552
n2445.in[1] (.names)                                             1.014    27.566
n2445.out[0] (.names)                                            0.261    27.827
n5705.in[1] (.names)                                             1.014    28.841
n5705.out[0] (.names)                                            0.261    29.102
n5723.in[0] (.names)                                             1.014    30.116
n5723.out[0] (.names)                                            0.261    30.377
n5725.in[0] (.names)                                             1.014    31.390
n5725.out[0] (.names)                                            0.261    31.651
n5731.in[3] (.names)                                             1.014    32.665
n5731.out[0] (.names)                                            0.261    32.926
n3723.in[0] (.names)                                             1.014    33.940
n3723.out[0] (.names)                                            0.261    34.201
n5732.in[0] (.names)                                             1.014    35.215
n5732.out[0] (.names)                                            0.261    35.476
n5733.in[0] (.names)                                             1.014    36.490
n5733.out[0] (.names)                                            0.261    36.751
n5207.in[3] (.names)                                             1.014    37.765
n5207.out[0] (.names)                                            0.261    38.026
n5739.in[0] (.names)                                             1.014    39.039
n5739.out[0] (.names)                                            0.261    39.300
n5224.in[0] (.names)                                             1.014    40.314
n5224.out[0] (.names)                                            0.261    40.575
n5710.in[0] (.names)                                             1.014    41.589
n5710.out[0] (.names)                                            0.261    41.850
n5711.in[1] (.names)                                             1.014    42.864
n5711.out[0] (.names)                                            0.261    43.125
n5719.in[0] (.names)                                             1.014    44.139
n5719.out[0] (.names)                                            0.261    44.400
n5146.in[0] (.names)                                             1.014    45.413
n5146.out[0] (.names)                                            0.261    45.674
n5772.in[1] (.names)                                             1.014    46.688
n5772.out[0] (.names)                                            0.261    46.949
n5800.in[1] (.names)                                             1.014    47.963
n5800.out[0] (.names)                                            0.261    48.224
n5067.in[0] (.names)                                             1.014    49.238
n5067.out[0] (.names)                                            0.261    49.499
n5184.in[0] (.names)                                             1.014    50.513
n5184.out[0] (.names)                                            0.261    50.774
n3729.in[1] (.names)                                             1.014    51.787
n3729.out[0] (.names)                                            0.261    52.048
n4493.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4493.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 87
Startpoint: n12664.Q[0] (.latch clocked by pclk)
Endpoint  : n11923.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12664.clk[0] (.latch)                                           1.014     1.014
n12664.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12665.in[0] (.names)                                            1.014     2.070
n12665.out[0] (.names)                                           0.261     2.331
n12677.in[0] (.names)                                            1.014     3.344
n12677.out[0] (.names)                                           0.261     3.605
n12675.in[0] (.names)                                            1.014     4.619
n12675.out[0] (.names)                                           0.261     4.880
n12676.in[1] (.names)                                            1.014     5.894
n12676.out[0] (.names)                                           0.261     6.155
n11784.in[0] (.names)                                            1.014     7.169
n11784.out[0] (.names)                                           0.261     7.430
n11278.in[2] (.names)                                            1.014     8.444
n11278.out[0] (.names)                                           0.261     8.705
n12678.in[0] (.names)                                            1.014     9.719
n12678.out[0] (.names)                                           0.261     9.980
n12680.in[1] (.names)                                            1.014    10.993
n12680.out[0] (.names)                                           0.261    11.254
n12666.in[1] (.names)                                            1.014    12.268
n12666.out[0] (.names)                                           0.261    12.529
n12681.in[0] (.names)                                            1.014    13.543
n12681.out[0] (.names)                                           0.261    13.804
n12591.in[0] (.names)                                            1.014    14.818
n12591.out[0] (.names)                                           0.261    15.079
n12592.in[0] (.names)                                            1.014    16.093
n12592.out[0] (.names)                                           0.261    16.354
n12600.in[0] (.names)                                            1.014    17.367
n12600.out[0] (.names)                                           0.261    17.628
n12614.in[2] (.names)                                            1.014    18.642
n12614.out[0] (.names)                                           0.261    18.903
n12624.in[0] (.names)                                            1.014    19.917
n12624.out[0] (.names)                                           0.261    20.178
n12583.in[0] (.names)                                            1.014    21.192
n12583.out[0] (.names)                                           0.261    21.453
n12580.in[1] (.names)                                            1.014    22.467
n12580.out[0] (.names)                                           0.261    22.728
n12581.in[0] (.names)                                            1.014    23.742
n12581.out[0] (.names)                                           0.261    24.003
n12584.in[2] (.names)                                            1.014    25.016
n12584.out[0] (.names)                                           0.261    25.277
n12585.in[0] (.names)                                            1.014    26.291
n12585.out[0] (.names)                                           0.261    26.552
n12390.in[2] (.names)                                            1.014    27.566
n12390.out[0] (.names)                                           0.261    27.827
n12620.in[1] (.names)                                            1.014    28.841
n12620.out[0] (.names)                                           0.261    29.102
n10137.in[0] (.names)                                            1.014    30.116
n10137.out[0] (.names)                                           0.261    30.377
n12593.in[2] (.names)                                            1.014    31.390
n12593.out[0] (.names)                                           0.261    31.651
n12594.in[1] (.names)                                            1.014    32.665
n12594.out[0] (.names)                                           0.261    32.926
n12595.in[0] (.names)                                            1.014    33.940
n12595.out[0] (.names)                                           0.261    34.201
n12342.in[1] (.names)                                            1.014    35.215
n12342.out[0] (.names)                                           0.261    35.476
n12343.in[1] (.names)                                            1.014    36.490
n12343.out[0] (.names)                                           0.261    36.751
n12344.in[0] (.names)                                            1.014    37.765
n12344.out[0] (.names)                                           0.261    38.026
n12345.in[0] (.names)                                            1.014    39.039
n12345.out[0] (.names)                                           0.261    39.300
n12350.in[0] (.names)                                            1.014    40.314
n12350.out[0] (.names)                                           0.261    40.575
n12118.in[3] (.names)                                            1.014    41.589
n12118.out[0] (.names)                                           0.261    41.850
n12354.in[0] (.names)                                            1.014    42.864
n12354.out[0] (.names)                                           0.261    43.125
n11487.in[0] (.names)                                            1.014    44.139
n11487.out[0] (.names)                                           0.261    44.400
n12357.in[0] (.names)                                            1.014    45.413
n12357.out[0] (.names)                                           0.261    45.674
n11930.in[2] (.names)                                            1.014    46.688
n11930.out[0] (.names)                                           0.261    46.949
n3610.in[0] (.names)                                             1.014    47.963
n3610.out[0] (.names)                                            0.261    48.224
n12349.in[0] (.names)                                            1.014    49.238
n12349.out[0] (.names)                                           0.261    49.499
n10933.in[2] (.names)                                            1.014    50.513
n10933.out[0] (.names)                                           0.261    50.774
n11922.in[1] (.names)                                            1.014    51.787
n11922.out[0] (.names)                                           0.261    52.048
n11923.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11923.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 88
Startpoint: n3189.Q[0] (.latch clocked by pclk)
Endpoint  : n17345.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3189.clk[0] (.latch)                                            1.014     1.014
n3189.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4713.in[1] (.names)                                             1.014     2.070
n4713.out[0] (.names)                                            0.261     2.331
n4726.in[1] (.names)                                             1.014     3.344
n4726.out[0] (.names)                                            0.261     3.605
n4642.in[3] (.names)                                             1.014     4.619
n4642.out[0] (.names)                                            0.261     4.880
n4694.in[0] (.names)                                             1.014     5.894
n4694.out[0] (.names)                                            0.261     6.155
n4721.in[1] (.names)                                             1.014     7.169
n4721.out[0] (.names)                                            0.261     7.430
n4723.in[0] (.names)                                             1.014     8.444
n4723.out[0] (.names)                                            0.261     8.705
n4644.in[2] (.names)                                             1.014     9.719
n4644.out[0] (.names)                                            0.261     9.980
n4715.in[0] (.names)                                             1.014    10.993
n4715.out[0] (.names)                                            0.261    11.254
n4730.in[2] (.names)                                             1.014    12.268
n4730.out[0] (.names)                                            0.261    12.529
n4733.in[0] (.names)                                             1.014    13.543
n4733.out[0] (.names)                                            0.261    13.804
n4720.in[1] (.names)                                             1.014    14.818
n4720.out[0] (.names)                                            0.261    15.079
n4714.in[0] (.names)                                             1.014    16.093
n4714.out[0] (.names)                                            0.261    16.354
n2632.in[0] (.names)                                             1.014    17.367
n2632.out[0] (.names)                                            0.261    17.628
n18083.in[0] (.names)                                            1.014    18.642
n18083.out[0] (.names)                                           0.261    18.903
n18084.in[3] (.names)                                            1.014    19.917
n18084.out[0] (.names)                                           0.261    20.178
n18085.in[0] (.names)                                            1.014    21.192
n18085.out[0] (.names)                                           0.261    21.453
n17810.in[1] (.names)                                            1.014    22.467
n17810.out[0] (.names)                                           0.261    22.728
n18440.in[0] (.names)                                            1.014    23.742
n18440.out[0] (.names)                                           0.261    24.003
n17540.in[0] (.names)                                            1.014    25.016
n17540.out[0] (.names)                                           0.261    25.277
n17480.in[2] (.names)                                            1.014    26.291
n17480.out[0] (.names)                                           0.261    26.552
n17482.in[1] (.names)                                            1.014    27.566
n17482.out[0] (.names)                                           0.261    27.827
n17510.in[0] (.names)                                            1.014    28.841
n17510.out[0] (.names)                                           0.261    29.102
n17515.in[1] (.names)                                            1.014    30.116
n17515.out[0] (.names)                                           0.261    30.377
n17523.in[2] (.names)                                            1.014    31.390
n17523.out[0] (.names)                                           0.261    31.651
n17525.in[1] (.names)                                            1.014    32.665
n17525.out[0] (.names)                                           0.261    32.926
n2418.in[0] (.names)                                             1.014    33.940
n2418.out[0] (.names)                                            0.261    34.201
n17526.in[0] (.names)                                            1.014    35.215
n17526.out[0] (.names)                                           0.261    35.476
n17536.in[2] (.names)                                            1.014    36.490
n17536.out[0] (.names)                                           0.261    36.751
n17541.in[0] (.names)                                            1.014    37.765
n17541.out[0] (.names)                                           0.261    38.026
n17485.in[0] (.names)                                            1.014    39.039
n17485.out[0] (.names)                                           0.261    39.300
n17543.in[1] (.names)                                            1.014    40.314
n17543.out[0] (.names)                                           0.261    40.575
n17544.in[1] (.names)                                            1.014    41.589
n17544.out[0] (.names)                                           0.261    41.850
n17546.in[0] (.names)                                            1.014    42.864
n17546.out[0] (.names)                                           0.261    43.125
n17635.in[0] (.names)                                            1.014    44.139
n17635.out[0] (.names)                                           0.261    44.400
n16067.in[1] (.names)                                            1.014    45.413
n16067.out[0] (.names)                                           0.261    45.674
n17497.in[0] (.names)                                            1.014    46.688
n17497.out[0] (.names)                                           0.261    46.949
n17486.in[0] (.names)                                            1.014    47.963
n17486.out[0] (.names)                                           0.261    48.224
n17496.in[0] (.names)                                            1.014    49.238
n17496.out[0] (.names)                                           0.261    49.499
n3378.in[0] (.names)                                             1.014    50.513
n3378.out[0] (.names)                                            0.261    50.774
n17344.in[0] (.names)                                            1.014    51.787
n17344.out[0] (.names)                                           0.261    52.048
n17345.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17345.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 89
Startpoint: n16100.Q[0] (.latch clocked by pclk)
Endpoint  : n16031.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16100.clk[0] (.latch)                                           1.014     1.014
n16100.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16882.in[0] (.names)                                            1.014     2.070
n16882.out[0] (.names)                                           0.261     2.331
n16883.in[0] (.names)                                            1.014     3.344
n16883.out[0] (.names)                                           0.261     3.605
n16884.in[1] (.names)                                            1.014     4.619
n16884.out[0] (.names)                                           0.261     4.880
n16891.in[2] (.names)                                            1.014     5.894
n16891.out[0] (.names)                                           0.261     6.155
n17123.in[2] (.names)                                            1.014     7.169
n17123.out[0] (.names)                                           0.261     7.430
n17125.in[0] (.names)                                            1.014     8.444
n17125.out[0] (.names)                                           0.261     8.705
n17127.in[0] (.names)                                            1.014     9.719
n17127.out[0] (.names)                                           0.261     9.980
n17130.in[0] (.names)                                            1.014    10.993
n17130.out[0] (.names)                                           0.261    11.254
n17111.in[0] (.names)                                            1.014    12.268
n17111.out[0] (.names)                                           0.261    12.529
n12809.in[0] (.names)                                            1.014    13.543
n12809.out[0] (.names)                                           0.261    13.804
n16538.in[0] (.names)                                            1.014    14.818
n16538.out[0] (.names)                                           0.261    15.079
n16541.in[1] (.names)                                            1.014    16.093
n16541.out[0] (.names)                                           0.261    16.354
n16631.in[2] (.names)                                            1.014    17.367
n16631.out[0] (.names)                                           0.261    17.628
n16649.in[0] (.names)                                            1.014    18.642
n16649.out[0] (.names)                                           0.261    18.903
n16644.in[0] (.names)                                            1.014    19.917
n16644.out[0] (.names)                                           0.261    20.178
n16645.in[0] (.names)                                            1.014    21.192
n16645.out[0] (.names)                                           0.261    21.453
n16490.in[0] (.names)                                            1.014    22.467
n16490.out[0] (.names)                                           0.261    22.728
n16650.in[1] (.names)                                            1.014    23.742
n16650.out[0] (.names)                                           0.261    24.003
n16594.in[1] (.names)                                            1.014    25.016
n16594.out[0] (.names)                                           0.261    25.277
n16662.in[0] (.names)                                            1.014    26.291
n16662.out[0] (.names)                                           0.261    26.552
n16663.in[0] (.names)                                            1.014    27.566
n16663.out[0] (.names)                                           0.261    27.827
n16627.in[0] (.names)                                            1.014    28.841
n16627.out[0] (.names)                                           0.261    29.102
n16628.in[1] (.names)                                            1.014    30.116
n16628.out[0] (.names)                                           0.261    30.377
n16638.in[0] (.names)                                            1.014    31.390
n16638.out[0] (.names)                                           0.261    31.651
n16998.in[2] (.names)                                            1.014    32.665
n16998.out[0] (.names)                                           0.261    32.926
n17000.in[1] (.names)                                            1.014    33.940
n17000.out[0] (.names)                                           0.261    34.201
n17001.in[0] (.names)                                            1.014    35.215
n17001.out[0] (.names)                                           0.261    35.476
n17002.in[1] (.names)                                            1.014    36.490
n17002.out[0] (.names)                                           0.261    36.751
n17034.in[1] (.names)                                            1.014    37.765
n17034.out[0] (.names)                                           0.261    38.026
n16742.in[0] (.names)                                            1.014    39.039
n16742.out[0] (.names)                                           0.261    39.300
n17038.in[0] (.names)                                            1.014    40.314
n17038.out[0] (.names)                                           0.261    40.575
n17039.in[0] (.names)                                            1.014    41.589
n17039.out[0] (.names)                                           0.261    41.850
n3500.in[0] (.names)                                             1.014    42.864
n3500.out[0] (.names)                                            0.261    43.125
n3510.in[0] (.names)                                             1.014    44.139
n3510.out[0] (.names)                                            0.261    44.400
n16185.in[1] (.names)                                            1.014    45.413
n16185.out[0] (.names)                                           0.261    45.674
n16190.in[2] (.names)                                            1.014    46.688
n16190.out[0] (.names)                                           0.261    46.949
n17088.in[2] (.names)                                            1.014    47.963
n17088.out[0] (.names)                                           0.261    48.224
n16198.in[1] (.names)                                            1.014    49.238
n16198.out[0] (.names)                                           0.261    49.499
n16119.in[0] (.names)                                            1.014    50.513
n16119.out[0] (.names)                                           0.261    50.774
n16030.in[0] (.names)                                            1.014    51.787
n16030.out[0] (.names)                                           0.261    52.048
n16031.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16031.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 90
Startpoint: n14595.Q[0] (.latch clocked by pclk)
Endpoint  : n15470.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n14595.clk[0] (.latch)                                           1.014     1.014
n14595.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n14596.in[1] (.names)                                            1.014     2.070
n14596.out[0] (.names)                                           0.261     2.331
n14597.in[0] (.names)                                            1.014     3.344
n14597.out[0] (.names)                                           0.261     3.605
n2688.in[0] (.names)                                             1.014     4.619
n2688.out[0] (.names)                                            0.261     4.880
n14601.in[0] (.names)                                            1.014     5.894
n14601.out[0] (.names)                                           0.261     6.155
n14603.in[2] (.names)                                            1.014     7.169
n14603.out[0] (.names)                                           0.261     7.430
n14860.in[2] (.names)                                            1.014     8.444
n14860.out[0] (.names)                                           0.261     8.705
n2926.in[0] (.names)                                             1.014     9.719
n2926.out[0] (.names)                                            0.261     9.980
n14862.in[0] (.names)                                            1.014    10.993
n14862.out[0] (.names)                                           0.261    11.254
n14866.in[1] (.names)                                            1.014    12.268
n14866.out[0] (.names)                                           0.261    12.529
n14763.in[0] (.names)                                            1.014    13.543
n14763.out[0] (.names)                                           0.261    13.804
n14759.in[3] (.names)                                            1.014    14.818
n14759.out[0] (.names)                                           0.261    15.079
n14760.in[0] (.names)                                            1.014    16.093
n14760.out[0] (.names)                                           0.261    16.354
n14728.in[0] (.names)                                            1.014    17.367
n14728.out[0] (.names)                                           0.261    17.628
n14730.in[1] (.names)                                            1.014    18.642
n14730.out[0] (.names)                                           0.261    18.903
n14721.in[0] (.names)                                            1.014    19.917
n14721.out[0] (.names)                                           0.261    20.178
n14722.in[0] (.names)                                            1.014    21.192
n14722.out[0] (.names)                                           0.261    21.453
n14695.in[0] (.names)                                            1.014    22.467
n14695.out[0] (.names)                                           0.261    22.728
n14724.in[0] (.names)                                            1.014    23.742
n14724.out[0] (.names)                                           0.261    24.003
n14726.in[1] (.names)                                            1.014    25.016
n14726.out[0] (.names)                                           0.261    25.277
n14640.in[0] (.names)                                            1.014    26.291
n14640.out[0] (.names)                                           0.261    26.552
n14658.in[0] (.names)                                            1.014    27.566
n14658.out[0] (.names)                                           0.261    27.827
n14655.in[2] (.names)                                            1.014    28.841
n14655.out[0] (.names)                                           0.261    29.102
n14656.in[0] (.names)                                            1.014    30.116
n14656.out[0] (.names)                                           0.261    30.377
n14625.in[1] (.names)                                            1.014    31.390
n14625.out[0] (.names)                                           0.261    31.651
n14661.in[0] (.names)                                            1.014    32.665
n14661.out[0] (.names)                                           0.261    32.926
n14662.in[1] (.names)                                            1.014    33.940
n14662.out[0] (.names)                                           0.261    34.201
n14707.in[2] (.names)                                            1.014    35.215
n14707.out[0] (.names)                                           0.261    35.476
n14708.in[0] (.names)                                            1.014    36.490
n14708.out[0] (.names)                                           0.261    36.751
n14673.in[0] (.names)                                            1.014    37.765
n14673.out[0] (.names)                                           0.261    38.026
n14605.in[0] (.names)                                            1.014    39.039
n14605.out[0] (.names)                                           0.261    39.300
n14598.in[3] (.names)                                            1.014    40.314
n14598.out[0] (.names)                                           0.261    40.575
n14599.in[1] (.names)                                            1.014    41.589
n14599.out[0] (.names)                                           0.261    41.850
n14780.in[1] (.names)                                            1.014    42.864
n14780.out[0] (.names)                                           0.261    43.125
n10954.in[2] (.names)                                            1.014    44.139
n10954.out[0] (.names)                                           0.261    44.400
n14781.in[0] (.names)                                            1.014    45.413
n14781.out[0] (.names)                                           0.261    45.674
n15353.in[1] (.names)                                            1.014    46.688
n15353.out[0] (.names)                                           0.261    46.949
n15354.in[0] (.names)                                            1.014    47.963
n15354.out[0] (.names)                                           0.261    48.224
n14197.in[1] (.names)                                            1.014    49.238
n14197.out[0] (.names)                                           0.261    49.499
n15384.in[0] (.names)                                            1.014    50.513
n15384.out[0] (.names)                                           0.261    50.774
n15469.in[2] (.names)                                            1.014    51.787
n15469.out[0] (.names)                                           0.261    52.048
n15470.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n15470.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 91
Startpoint: n3333.Q[0] (.latch clocked by pclk)
Endpoint  : n3671.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3333.clk[0] (.latch)                                            1.014     1.014
n3333.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6666.in[0] (.names)                                             1.014     2.070
n6666.out[0] (.names)                                            0.261     2.331
n6667.in[0] (.names)                                             1.014     3.344
n6667.out[0] (.names)                                            0.261     3.605
n6671.in[2] (.names)                                             1.014     4.619
n6671.out[0] (.names)                                            0.261     4.880
n6759.in[3] (.names)                                             1.014     5.894
n6759.out[0] (.names)                                            0.261     6.155
n6664.in[0] (.names)                                             1.014     7.169
n6664.out[0] (.names)                                            0.261     7.430
n6776.in[1] (.names)                                             1.014     8.444
n6776.out[0] (.names)                                            0.261     8.705
n6779.in[0] (.names)                                             1.014     9.719
n6779.out[0] (.names)                                            0.261     9.980
n6780.in[0] (.names)                                             1.014    10.993
n6780.out[0] (.names)                                            0.261    11.254
n6782.in[0] (.names)                                             1.014    12.268
n6782.out[0] (.names)                                            0.261    12.529
n6785.in[2] (.names)                                             1.014    13.543
n6785.out[0] (.names)                                            0.261    13.804
n6556.in[0] (.names)                                             1.014    14.818
n6556.out[0] (.names)                                            0.261    15.079
n6414.in[0] (.names)                                             1.014    16.093
n6414.out[0] (.names)                                            0.261    16.354
n6416.in[0] (.names)                                             1.014    17.367
n6416.out[0] (.names)                                            0.261    17.628
n6417.in[2] (.names)                                             1.014    18.642
n6417.out[0] (.names)                                            0.261    18.903
n6419.in[1] (.names)                                             1.014    19.917
n6419.out[0] (.names)                                            0.261    20.178
n6420.in[0] (.names)                                             1.014    21.192
n6420.out[0] (.names)                                            0.261    21.453
n6423.in[0] (.names)                                             1.014    22.467
n6423.out[0] (.names)                                            0.261    22.728
n6446.in[0] (.names)                                             1.014    23.742
n6446.out[0] (.names)                                            0.261    24.003
n6448.in[0] (.names)                                             1.014    25.016
n6448.out[0] (.names)                                            0.261    25.277
n6450.in[0] (.names)                                             1.014    26.291
n6450.out[0] (.names)                                            0.261    26.552
n6056.in[0] (.names)                                             1.014    27.566
n6056.out[0] (.names)                                            0.261    27.827
n6294.in[1] (.names)                                             1.014    28.841
n6294.out[0] (.names)                                            0.261    29.102
n3015.in[1] (.names)                                             1.014    30.116
n3015.out[0] (.names)                                            0.261    30.377
n7205.in[1] (.names)                                             1.014    31.390
n7205.out[0] (.names)                                            0.261    31.651
n7212.in[1] (.names)                                             1.014    32.665
n7212.out[0] (.names)                                            0.261    32.926
n7215.in[1] (.names)                                             1.014    33.940
n7215.out[0] (.names)                                            0.261    34.201
n7221.in[0] (.names)                                             1.014    35.215
n7221.out[0] (.names)                                            0.261    35.476
n7222.in[0] (.names)                                             1.014    36.490
n7222.out[0] (.names)                                            0.261    36.751
n7223.in[0] (.names)                                             1.014    37.765
n7223.out[0] (.names)                                            0.261    38.026
n7224.in[0] (.names)                                             1.014    39.039
n7224.out[0] (.names)                                            0.261    39.300
n7197.in[0] (.names)                                             1.014    40.314
n7197.out[0] (.names)                                            0.261    40.575
n7113.in[1] (.names)                                             1.014    41.589
n7113.out[0] (.names)                                            0.261    41.850
n7201.in[1] (.names)                                             1.014    42.864
n7201.out[0] (.names)                                            0.261    43.125
n3627.in[0] (.names)                                             1.014    44.139
n3627.out[0] (.names)                                            0.261    44.400
n7225.in[0] (.names)                                             1.014    45.413
n7225.out[0] (.names)                                            0.261    45.674
n7227.in[1] (.names)                                             1.014    46.688
n7227.out[0] (.names)                                            0.261    46.949
n5090.in[1] (.names)                                             1.014    47.963
n5090.out[0] (.names)                                            0.261    48.224
n5140.in[2] (.names)                                             1.014    49.238
n5140.out[0] (.names)                                            0.261    49.499
n3648.in[0] (.names)                                             1.014    50.513
n3648.out[0] (.names)                                            0.261    50.774
n3670.in[0] (.names)                                             1.014    51.787
n3670.out[0] (.names)                                            0.261    52.048
n3671.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3671.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 92
Startpoint: n17018.Q[0] (.latch clocked by pclk)
Endpoint  : n16085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17018.clk[0] (.latch)                                           1.014     1.014
n17018.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17025.in[0] (.names)                                            1.014     2.070
n17025.out[0] (.names)                                           0.261     2.331
n17062.in[3] (.names)                                            1.014     3.344
n17062.out[0] (.names)                                           0.261     3.605
n17063.in[2] (.names)                                            1.014     4.619
n17063.out[0] (.names)                                           0.261     4.880
n17065.in[1] (.names)                                            1.014     5.894
n17065.out[0] (.names)                                           0.261     6.155
n17066.in[0] (.names)                                            1.014     7.169
n17066.out[0] (.names)                                           0.261     7.430
n17067.in[0] (.names)                                            1.014     8.444
n17067.out[0] (.names)                                           0.261     8.705
n17068.in[0] (.names)                                            1.014     9.719
n17068.out[0] (.names)                                           0.261     9.980
n17071.in[1] (.names)                                            1.014    10.993
n17071.out[0] (.names)                                           0.261    11.254
n16568.in[0] (.names)                                            1.014    12.268
n16568.out[0] (.names)                                           0.261    12.529
n17054.in[1] (.names)                                            1.014    13.543
n17054.out[0] (.names)                                           0.261    13.804
n17074.in[1] (.names)                                            1.014    14.818
n17074.out[0] (.names)                                           0.261    15.079
n17076.in[0] (.names)                                            1.014    16.093
n17076.out[0] (.names)                                           0.261    16.354
n17079.in[0] (.names)                                            1.014    17.367
n17079.out[0] (.names)                                           0.261    17.628
n16239.in[0] (.names)                                            1.014    18.642
n16239.out[0] (.names)                                           0.261    18.903
n16240.in[2] (.names)                                            1.014    19.917
n16240.out[0] (.names)                                           0.261    20.178
n16241.in[0] (.names)                                            1.014    21.192
n16241.out[0] (.names)                                           0.261    21.453
n16243.in[0] (.names)                                            1.014    22.467
n16243.out[0] (.names)                                           0.261    22.728
n16244.in[0] (.names)                                            1.014    23.742
n16244.out[0] (.names)                                           0.261    24.003
n16245.in[0] (.names)                                            1.014    25.016
n16245.out[0] (.names)                                           0.261    25.277
n16269.in[0] (.names)                                            1.014    26.291
n16269.out[0] (.names)                                           0.261    26.552
n16023.in[1] (.names)                                            1.014    27.566
n16023.out[0] (.names)                                           0.261    27.827
n16304.in[0] (.names)                                            1.014    28.841
n16304.out[0] (.names)                                           0.261    29.102
n16273.in[0] (.names)                                            1.014    30.116
n16273.out[0] (.names)                                           0.261    30.377
n16274.in[1] (.names)                                            1.014    31.390
n16274.out[0] (.names)                                           0.261    31.651
n16281.in[2] (.names)                                            1.014    32.665
n16281.out[0] (.names)                                           0.261    32.926
n16276.in[0] (.names)                                            1.014    33.940
n16276.out[0] (.names)                                           0.261    34.201
n16283.in[0] (.names)                                            1.014    35.215
n16283.out[0] (.names)                                           0.261    35.476
n16291.in[3] (.names)                                            1.014    36.490
n16291.out[0] (.names)                                           0.261    36.751
n16286.in[0] (.names)                                            1.014    37.765
n16286.out[0] (.names)                                           0.261    38.026
n2854.in[2] (.names)                                             1.014    39.039
n2854.out[0] (.names)                                            0.261    39.300
n16059.in[1] (.names)                                            1.014    40.314
n16059.out[0] (.names)                                           0.261    40.575
n17299.in[2] (.names)                                            1.014    41.589
n17299.out[0] (.names)                                           0.261    41.850
n16083.in[1] (.names)                                            1.014    42.864
n16083.out[0] (.names)                                           0.261    43.125
n17204.in[0] (.names)                                            1.014    44.139
n17204.out[0] (.names)                                           0.261    44.400
n17234.in[0] (.names)                                            1.014    45.413
n17234.out[0] (.names)                                           0.261    45.674
n17235.in[2] (.names)                                            1.014    46.688
n17235.out[0] (.names)                                           0.261    46.949
n17242.in[0] (.names)                                            1.014    47.963
n17242.out[0] (.names)                                           0.261    48.224
n17243.in[0] (.names)                                            1.014    49.238
n17243.out[0] (.names)                                           0.261    49.499
n3159.in[1] (.names)                                             1.014    50.513
n3159.out[0] (.names)                                            0.261    50.774
n16084.in[0] (.names)                                            1.014    51.787
n16084.out[0] (.names)                                           0.261    52.048
n16085.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16085.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 93
Startpoint: n13019.Q[0] (.latch clocked by pclk)
Endpoint  : n17027.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n13019.clk[0] (.latch)                                           1.014     1.014
n13019.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n13053.in[0] (.names)                                            1.014     2.070
n13053.out[0] (.names)                                           0.261     2.331
n13194.in[2] (.names)                                            1.014     3.344
n13194.out[0] (.names)                                           0.261     3.605
n13195.in[0] (.names)                                            1.014     4.619
n13195.out[0] (.names)                                           0.261     4.880
n13209.in[1] (.names)                                            1.014     5.894
n13209.out[0] (.names)                                           0.261     6.155
n13197.in[1] (.names)                                            1.014     7.169
n13197.out[0] (.names)                                           0.261     7.430
n2478.in[1] (.names)                                             1.014     8.444
n2478.out[0] (.names)                                            0.261     8.705
n13191.in[0] (.names)                                            1.014     9.719
n13191.out[0] (.names)                                           0.261     9.980
n13181.in[1] (.names)                                            1.014    10.993
n13181.out[0] (.names)                                           0.261    11.254
n13182.in[0] (.names)                                            1.014    12.268
n13182.out[0] (.names)                                           0.261    12.529
n13168.in[0] (.names)                                            1.014    13.543
n13168.out[0] (.names)                                           0.261    13.804
n13145.in[0] (.names)                                            1.014    14.818
n13145.out[0] (.names)                                           0.261    15.079
n13174.in[0] (.names)                                            1.014    16.093
n13174.out[0] (.names)                                           0.261    16.354
n13126.in[0] (.names)                                            1.014    17.367
n13126.out[0] (.names)                                           0.261    17.628
n16978.in[0] (.names)                                            1.014    18.642
n16978.out[0] (.names)                                           0.261    18.903
n16980.in[1] (.names)                                            1.014    19.917
n16980.out[0] (.names)                                           0.261    20.178
n16981.in[0] (.names)                                            1.014    21.192
n16981.out[0] (.names)                                           0.261    21.453
n17019.in[1] (.names)                                            1.014    22.467
n17019.out[0] (.names)                                           0.261    22.728
n17020.in[1] (.names)                                            1.014    23.742
n17020.out[0] (.names)                                           0.261    24.003
n17022.in[1] (.names)                                            1.014    25.016
n17022.out[0] (.names)                                           0.261    25.277
n17024.in[2] (.names)                                            1.014    26.291
n17024.out[0] (.names)                                           0.261    26.552
n17015.in[0] (.names)                                            1.014    27.566
n17015.out[0] (.names)                                           0.261    27.827
n2894.in[1] (.names)                                             1.014    28.841
n2894.out[0] (.names)                                            0.261    29.102
n17101.in[1] (.names)                                            1.014    30.116
n17101.out[0] (.names)                                           0.261    30.377
n17104.in[1] (.names)                                            1.014    31.390
n17104.out[0] (.names)                                           0.261    31.651
n17097.in[1] (.names)                                            1.014    32.665
n17097.out[0] (.names)                                           0.261    32.926
n16206.in[0] (.names)                                            1.014    33.940
n16206.out[0] (.names)                                           0.261    34.201
n17089.in[0] (.names)                                            1.014    35.215
n17089.out[0] (.names)                                           0.261    35.476
n17094.in[0] (.names)                                            1.014    36.490
n17094.out[0] (.names)                                           0.261    36.751
n17059.in[0] (.names)                                            1.014    37.765
n17059.out[0] (.names)                                           0.261    38.026
n12605.in[1] (.names)                                            1.014    39.039
n12605.out[0] (.names)                                           0.261    39.300
n16364.in[1] (.names)                                            1.014    40.314
n16364.out[0] (.names)                                           0.261    40.575
n16212.in[1] (.names)                                            1.014    41.589
n16212.out[0] (.names)                                           0.261    41.850
n16214.in[1] (.names)                                            1.014    42.864
n16214.out[0] (.names)                                           0.261    43.125
n16151.in[1] (.names)                                            1.014    44.139
n16151.out[0] (.names)                                           0.261    44.400
n16103.in[2] (.names)                                            1.014    45.413
n16103.out[0] (.names)                                           0.261    45.674
n16095.in[0] (.names)                                            1.014    46.688
n16095.out[0] (.names)                                           0.261    46.949
n16811.in[1] (.names)                                            1.014    47.963
n16811.out[0] (.names)                                           0.261    48.224
n16817.in[3] (.names)                                            1.014    49.238
n16817.out[0] (.names)                                           0.261    49.499
n3528.in[0] (.names)                                             1.014    50.513
n3528.out[0] (.names)                                            0.261    50.774
n17005.in[1] (.names)                                            1.014    51.787
n17005.out[0] (.names)                                           0.261    52.048
n17027.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17027.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 94
Startpoint: n17018.Q[0] (.latch clocked by pclk)
Endpoint  : n3102.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17018.clk[0] (.latch)                                           1.014     1.014
n17018.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17025.in[0] (.names)                                            1.014     2.070
n17025.out[0] (.names)                                           0.261     2.331
n17062.in[3] (.names)                                            1.014     3.344
n17062.out[0] (.names)                                           0.261     3.605
n17063.in[2] (.names)                                            1.014     4.619
n17063.out[0] (.names)                                           0.261     4.880
n17065.in[1] (.names)                                            1.014     5.894
n17065.out[0] (.names)                                           0.261     6.155
n17066.in[0] (.names)                                            1.014     7.169
n17066.out[0] (.names)                                           0.261     7.430
n17067.in[0] (.names)                                            1.014     8.444
n17067.out[0] (.names)                                           0.261     8.705
n17068.in[0] (.names)                                            1.014     9.719
n17068.out[0] (.names)                                           0.261     9.980
n17071.in[1] (.names)                                            1.014    10.993
n17071.out[0] (.names)                                           0.261    11.254
n16568.in[0] (.names)                                            1.014    12.268
n16568.out[0] (.names)                                           0.261    12.529
n16133.in[1] (.names)                                            1.014    13.543
n16133.out[0] (.names)                                           0.261    13.804
n16135.in[0] (.names)                                            1.014    14.818
n16135.out[0] (.names)                                           0.261    15.079
n16137.in[1] (.names)                                            1.014    16.093
n16137.out[0] (.names)                                           0.261    16.354
n16104.in[1] (.names)                                            1.014    17.367
n16104.out[0] (.names)                                           0.261    17.628
n16138.in[0] (.names)                                            1.014    18.642
n16138.out[0] (.names)                                           0.261    18.903
n16139.in[1] (.names)                                            1.014    19.917
n16139.out[0] (.names)                                           0.261    20.178
n16140.in[0] (.names)                                            1.014    21.192
n16140.out[0] (.names)                                           0.261    21.453
n16142.in[0] (.names)                                            1.014    22.467
n16142.out[0] (.names)                                           0.261    22.728
n16144.in[0] (.names)                                            1.014    23.742
n16144.out[0] (.names)                                           0.261    24.003
n16150.in[3] (.names)                                            1.014    25.016
n16150.out[0] (.names)                                           0.261    25.277
n16450.in[0] (.names)                                            1.014    26.291
n16450.out[0] (.names)                                           0.261    26.552
n16452.in[1] (.names)                                            1.014    27.566
n16452.out[0] (.names)                                           0.261    27.827
n16433.in[1] (.names)                                            1.014    28.841
n16433.out[0] (.names)                                           0.261    29.102
n16423.in[1] (.names)                                            1.014    30.116
n16423.out[0] (.names)                                           0.261    30.377
n16414.in[0] (.names)                                            1.014    31.390
n16414.out[0] (.names)                                           0.261    31.651
n16416.in[1] (.names)                                            1.014    32.665
n16416.out[0] (.names)                                           0.261    32.926
n16420.in[2] (.names)                                            1.014    33.940
n16420.out[0] (.names)                                           0.261    34.201
n16398.in[0] (.names)                                            1.014    35.215
n16398.out[0] (.names)                                           0.261    35.476
n16429.in[1] (.names)                                            1.014    36.490
n16429.out[0] (.names)                                           0.261    36.751
n16430.in[0] (.names)                                            1.014    37.765
n16430.out[0] (.names)                                           0.261    38.026
n16432.in[0] (.names)                                            1.014    39.039
n16432.out[0] (.names)                                           0.261    39.300
n16434.in[1] (.names)                                            1.014    40.314
n16434.out[0] (.names)                                           0.261    40.575
n16408.in[1] (.names)                                            1.014    41.589
n16408.out[0] (.names)                                           0.261    41.850
n16412.in[0] (.names)                                            1.014    42.864
n16412.out[0] (.names)                                           0.261    43.125
n16435.in[1] (.names)                                            1.014    44.139
n16435.out[0] (.names)                                           0.261    44.400
n16442.in[1] (.names)                                            1.014    45.413
n16442.out[0] (.names)                                           0.261    45.674
n16443.in[1] (.names)                                            1.014    46.688
n16443.out[0] (.names)                                           0.261    46.949
n16924.in[2] (.names)                                            1.014    47.963
n16924.out[0] (.names)                                           0.261    48.224
n16934.in[0] (.names)                                            1.014    49.238
n16934.out[0] (.names)                                           0.261    49.499
n16942.in[0] (.names)                                            1.014    50.513
n16942.out[0] (.names)                                           0.261    50.774
n2392.in[0] (.names)                                             1.014    51.787
n2392.out[0] (.names)                                            0.261    52.048
n3102.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3102.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 95
Startpoint: n17018.Q[0] (.latch clocked by pclk)
Endpoint  : n2981.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17018.clk[0] (.latch)                                           1.014     1.014
n17018.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17025.in[0] (.names)                                            1.014     2.070
n17025.out[0] (.names)                                           0.261     2.331
n17062.in[3] (.names)                                            1.014     3.344
n17062.out[0] (.names)                                           0.261     3.605
n17063.in[2] (.names)                                            1.014     4.619
n17063.out[0] (.names)                                           0.261     4.880
n17065.in[1] (.names)                                            1.014     5.894
n17065.out[0] (.names)                                           0.261     6.155
n17066.in[0] (.names)                                            1.014     7.169
n17066.out[0] (.names)                                           0.261     7.430
n17067.in[0] (.names)                                            1.014     8.444
n17067.out[0] (.names)                                           0.261     8.705
n17068.in[0] (.names)                                            1.014     9.719
n17068.out[0] (.names)                                           0.261     9.980
n17071.in[1] (.names)                                            1.014    10.993
n17071.out[0] (.names)                                           0.261    11.254
n16568.in[0] (.names)                                            1.014    12.268
n16568.out[0] (.names)                                           0.261    12.529
n16133.in[1] (.names)                                            1.014    13.543
n16133.out[0] (.names)                                           0.261    13.804
n16135.in[0] (.names)                                            1.014    14.818
n16135.out[0] (.names)                                           0.261    15.079
n16137.in[1] (.names)                                            1.014    16.093
n16137.out[0] (.names)                                           0.261    16.354
n16104.in[1] (.names)                                            1.014    17.367
n16104.out[0] (.names)                                           0.261    17.628
n16138.in[0] (.names)                                            1.014    18.642
n16138.out[0] (.names)                                           0.261    18.903
n16139.in[1] (.names)                                            1.014    19.917
n16139.out[0] (.names)                                           0.261    20.178
n16140.in[0] (.names)                                            1.014    21.192
n16140.out[0] (.names)                                           0.261    21.453
n16142.in[0] (.names)                                            1.014    22.467
n16142.out[0] (.names)                                           0.261    22.728
n16144.in[0] (.names)                                            1.014    23.742
n16144.out[0] (.names)                                           0.261    24.003
n16150.in[3] (.names)                                            1.014    25.016
n16150.out[0] (.names)                                           0.261    25.277
n16450.in[0] (.names)                                            1.014    26.291
n16450.out[0] (.names)                                           0.261    26.552
n16452.in[1] (.names)                                            1.014    27.566
n16452.out[0] (.names)                                           0.261    27.827
n16433.in[1] (.names)                                            1.014    28.841
n16433.out[0] (.names)                                           0.261    29.102
n16423.in[1] (.names)                                            1.014    30.116
n16423.out[0] (.names)                                           0.261    30.377
n16414.in[0] (.names)                                            1.014    31.390
n16414.out[0] (.names)                                           0.261    31.651
n16416.in[1] (.names)                                            1.014    32.665
n16416.out[0] (.names)                                           0.261    32.926
n16420.in[2] (.names)                                            1.014    33.940
n16420.out[0] (.names)                                           0.261    34.201
n16398.in[0] (.names)                                            1.014    35.215
n16398.out[0] (.names)                                           0.261    35.476
n16429.in[1] (.names)                                            1.014    36.490
n16429.out[0] (.names)                                           0.261    36.751
n16430.in[0] (.names)                                            1.014    37.765
n16430.out[0] (.names)                                           0.261    38.026
n16432.in[0] (.names)                                            1.014    39.039
n16432.out[0] (.names)                                           0.261    39.300
n16434.in[1] (.names)                                            1.014    40.314
n16434.out[0] (.names)                                           0.261    40.575
n16408.in[1] (.names)                                            1.014    41.589
n16408.out[0] (.names)                                           0.261    41.850
n16412.in[0] (.names)                                            1.014    42.864
n16412.out[0] (.names)                                           0.261    43.125
n16435.in[1] (.names)                                            1.014    44.139
n16435.out[0] (.names)                                           0.261    44.400
n16442.in[1] (.names)                                            1.014    45.413
n16442.out[0] (.names)                                           0.261    45.674
n16443.in[1] (.names)                                            1.014    46.688
n16443.out[0] (.names)                                           0.261    46.949
n16444.in[0] (.names)                                            1.014    47.963
n16444.out[0] (.names)                                           0.261    48.224
n16445.in[0] (.names)                                            1.014    49.238
n16445.out[0] (.names)                                           0.261    49.499
n16936.in[1] (.names)                                            1.014    50.513
n16936.out[0] (.names)                                           0.261    50.774
n3511.in[1] (.names)                                             1.014    51.787
n3511.out[0] (.names)                                            0.261    52.048
n2981.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2981.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 96
Startpoint: n17018.Q[0] (.latch clocked by pclk)
Endpoint  : n16938.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17018.clk[0] (.latch)                                           1.014     1.014
n17018.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n17025.in[0] (.names)                                            1.014     2.070
n17025.out[0] (.names)                                           0.261     2.331
n17062.in[3] (.names)                                            1.014     3.344
n17062.out[0] (.names)                                           0.261     3.605
n17063.in[2] (.names)                                            1.014     4.619
n17063.out[0] (.names)                                           0.261     4.880
n17065.in[1] (.names)                                            1.014     5.894
n17065.out[0] (.names)                                           0.261     6.155
n17066.in[0] (.names)                                            1.014     7.169
n17066.out[0] (.names)                                           0.261     7.430
n17067.in[0] (.names)                                            1.014     8.444
n17067.out[0] (.names)                                           0.261     8.705
n17068.in[0] (.names)                                            1.014     9.719
n17068.out[0] (.names)                                           0.261     9.980
n17071.in[1] (.names)                                            1.014    10.993
n17071.out[0] (.names)                                           0.261    11.254
n16568.in[0] (.names)                                            1.014    12.268
n16568.out[0] (.names)                                           0.261    12.529
n16133.in[1] (.names)                                            1.014    13.543
n16133.out[0] (.names)                                           0.261    13.804
n16135.in[0] (.names)                                            1.014    14.818
n16135.out[0] (.names)                                           0.261    15.079
n16137.in[1] (.names)                                            1.014    16.093
n16137.out[0] (.names)                                           0.261    16.354
n16104.in[1] (.names)                                            1.014    17.367
n16104.out[0] (.names)                                           0.261    17.628
n16138.in[0] (.names)                                            1.014    18.642
n16138.out[0] (.names)                                           0.261    18.903
n16139.in[1] (.names)                                            1.014    19.917
n16139.out[0] (.names)                                           0.261    20.178
n16140.in[0] (.names)                                            1.014    21.192
n16140.out[0] (.names)                                           0.261    21.453
n16142.in[0] (.names)                                            1.014    22.467
n16142.out[0] (.names)                                           0.261    22.728
n16144.in[0] (.names)                                            1.014    23.742
n16144.out[0] (.names)                                           0.261    24.003
n16150.in[3] (.names)                                            1.014    25.016
n16150.out[0] (.names)                                           0.261    25.277
n16450.in[0] (.names)                                            1.014    26.291
n16450.out[0] (.names)                                           0.261    26.552
n16452.in[1] (.names)                                            1.014    27.566
n16452.out[0] (.names)                                           0.261    27.827
n16433.in[1] (.names)                                            1.014    28.841
n16433.out[0] (.names)                                           0.261    29.102
n16423.in[1] (.names)                                            1.014    30.116
n16423.out[0] (.names)                                           0.261    30.377
n16414.in[0] (.names)                                            1.014    31.390
n16414.out[0] (.names)                                           0.261    31.651
n16416.in[1] (.names)                                            1.014    32.665
n16416.out[0] (.names)                                           0.261    32.926
n16420.in[2] (.names)                                            1.014    33.940
n16420.out[0] (.names)                                           0.261    34.201
n16398.in[0] (.names)                                            1.014    35.215
n16398.out[0] (.names)                                           0.261    35.476
n16429.in[1] (.names)                                            1.014    36.490
n16429.out[0] (.names)                                           0.261    36.751
n16430.in[0] (.names)                                            1.014    37.765
n16430.out[0] (.names)                                           0.261    38.026
n16432.in[0] (.names)                                            1.014    39.039
n16432.out[0] (.names)                                           0.261    39.300
n16434.in[1] (.names)                                            1.014    40.314
n16434.out[0] (.names)                                           0.261    40.575
n16408.in[1] (.names)                                            1.014    41.589
n16408.out[0] (.names)                                           0.261    41.850
n16412.in[0] (.names)                                            1.014    42.864
n16412.out[0] (.names)                                           0.261    43.125
n16435.in[1] (.names)                                            1.014    44.139
n16435.out[0] (.names)                                           0.261    44.400
n16442.in[1] (.names)                                            1.014    45.413
n16442.out[0] (.names)                                           0.261    45.674
n16443.in[1] (.names)                                            1.014    46.688
n16443.out[0] (.names)                                           0.261    46.949
n16444.in[0] (.names)                                            1.014    47.963
n16444.out[0] (.names)                                           0.261    48.224
n16445.in[0] (.names)                                            1.014    49.238
n16445.out[0] (.names)                                           0.261    49.499
n16936.in[1] (.names)                                            1.014    50.513
n16936.out[0] (.names)                                           0.261    50.774
n3177.in[1] (.names)                                             1.014    51.787
n3177.out[0] (.names)                                            0.261    52.048
n16938.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16938.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 97
Startpoint: n3366.Q[0] (.latch clocked by pclk)
Endpoint  : n9541.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3366.clk[0] (.latch)                                            1.014     1.014
n3366.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n18151.in[0] (.names)                                            1.014     2.070
n18151.out[0] (.names)                                           0.261     2.331
n18152.in[1] (.names)                                            1.014     3.344
n18152.out[0] (.names)                                           0.261     3.605
n18155.in[1] (.names)                                            1.014     4.619
n18155.out[0] (.names)                                           0.261     4.880
n18158.in[2] (.names)                                            1.014     5.894
n18158.out[0] (.names)                                           0.261     6.155
n18160.in[2] (.names)                                            1.014     7.169
n18160.out[0] (.names)                                           0.261     7.430
n18161.in[1] (.names)                                            1.014     8.444
n18161.out[0] (.names)                                           0.261     8.705
n10172.in[3] (.names)                                            1.014     9.719
n10172.out[0] (.names)                                           0.261     9.980
n18420.in[2] (.names)                                            1.014    10.993
n18420.out[0] (.names)                                           0.261    11.254
n18422.in[2] (.names)                                            1.014    12.268
n18422.out[0] (.names)                                           0.261    12.529
n18396.in[1] (.names)                                            1.014    13.543
n18396.out[0] (.names)                                           0.261    13.804
n18397.in[1] (.names)                                            1.014    14.818
n18397.out[0] (.names)                                           0.261    15.079
n18398.in[3] (.names)                                            1.014    16.093
n18398.out[0] (.names)                                           0.261    16.354
n18399.in[1] (.names)                                            1.014    17.367
n18399.out[0] (.names)                                           0.261    17.628
n18301.in[0] (.names)                                            1.014    18.642
n18301.out[0] (.names)                                           0.261    18.903
n18302.in[0] (.names)                                            1.014    19.917
n18302.out[0] (.names)                                           0.261    20.178
n18305.in[1] (.names)                                            1.014    21.192
n18305.out[0] (.names)                                           0.261    21.453
n2940.in[0] (.names)                                             1.014    22.467
n2940.out[0] (.names)                                            0.261    22.728
n18316.in[0] (.names)                                            1.014    23.742
n18316.out[0] (.names)                                           0.261    24.003
n17818.in[2] (.names)                                            1.014    25.016
n17818.out[0] (.names)                                           0.261    25.277
n18317.in[0] (.names)                                            1.014    26.291
n18317.out[0] (.names)                                           0.261    26.552
n18318.in[0] (.names)                                            1.014    27.566
n18318.out[0] (.names)                                           0.261    27.827
n18449.in[2] (.names)                                            1.014    28.841
n18449.out[0] (.names)                                           0.261    29.102
n18455.in[1] (.names)                                            1.014    30.116
n18455.out[0] (.names)                                           0.261    30.377
n2568.in[2] (.names)                                             1.014    31.390
n2568.out[0] (.names)                                            0.261    31.651
n9552.in[2] (.names)                                             1.014    32.665
n9552.out[0] (.names)                                            0.261    32.926
n9556.in[1] (.names)                                             1.014    33.940
n9556.out[0] (.names)                                            0.261    34.201
n9560.in[1] (.names)                                             1.014    35.215
n9560.out[0] (.names)                                            0.261    35.476
n9561.in[0] (.names)                                             1.014    36.490
n9561.out[0] (.names)                                            0.261    36.751
n9568.in[0] (.names)                                             1.014    37.765
n9568.out[0] (.names)                                            0.261    38.026
n9566.in[0] (.names)                                             1.014    39.039
n9566.out[0] (.names)                                            0.261    39.300
n9567.in[0] (.names)                                             1.014    40.314
n9567.out[0] (.names)                                            0.261    40.575
n9570.in[0] (.names)                                             1.014    41.589
n9570.out[0] (.names)                                            0.261    41.850
n9606.in[2] (.names)                                             1.014    42.864
n9606.out[0] (.names)                                            0.261    43.125
n8765.in[0] (.names)                                             1.014    44.139
n8765.out[0] (.names)                                            0.261    44.400
n8905.in[0] (.names)                                             1.014    45.413
n8905.out[0] (.names)                                            0.261    45.674
n9612.in[1] (.names)                                             1.014    46.688
n9612.out[0] (.names)                                            0.261    46.949
n9687.in[2] (.names)                                             1.014    47.963
n9687.out[0] (.names)                                            0.261    48.224
n8882.in[0] (.names)                                             1.014    49.238
n8882.out[0] (.names)                                            0.261    49.499
n9539.in[0] (.names)                                             1.014    50.513
n9539.out[0] (.names)                                            0.261    50.774
n9540.in[1] (.names)                                             1.014    51.787
n9540.out[0] (.names)                                            0.261    52.048
n9541.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9541.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 98
Startpoint: n12664.Q[0] (.latch clocked by pclk)
Endpoint  : n12413.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12664.clk[0] (.latch)                                           1.014     1.014
n12664.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n12665.in[0] (.names)                                            1.014     2.070
n12665.out[0] (.names)                                           0.261     2.331
n12677.in[0] (.names)                                            1.014     3.344
n12677.out[0] (.names)                                           0.261     3.605
n12675.in[0] (.names)                                            1.014     4.619
n12675.out[0] (.names)                                           0.261     4.880
n12676.in[1] (.names)                                            1.014     5.894
n12676.out[0] (.names)                                           0.261     6.155
n11784.in[0] (.names)                                            1.014     7.169
n11784.out[0] (.names)                                           0.261     7.430
n11278.in[2] (.names)                                            1.014     8.444
n11278.out[0] (.names)                                           0.261     8.705
n12678.in[0] (.names)                                            1.014     9.719
n12678.out[0] (.names)                                           0.261     9.980
n12680.in[1] (.names)                                            1.014    10.993
n12680.out[0] (.names)                                           0.261    11.254
n12666.in[1] (.names)                                            1.014    12.268
n12666.out[0] (.names)                                           0.261    12.529
n12681.in[0] (.names)                                            1.014    13.543
n12681.out[0] (.names)                                           0.261    13.804
n12591.in[0] (.names)                                            1.014    14.818
n12591.out[0] (.names)                                           0.261    15.079
n12592.in[0] (.names)                                            1.014    16.093
n12592.out[0] (.names)                                           0.261    16.354
n12600.in[0] (.names)                                            1.014    17.367
n12600.out[0] (.names)                                           0.261    17.628
n12614.in[2] (.names)                                            1.014    18.642
n12614.out[0] (.names)                                           0.261    18.903
n12624.in[0] (.names)                                            1.014    19.917
n12624.out[0] (.names)                                           0.261    20.178
n12583.in[0] (.names)                                            1.014    21.192
n12583.out[0] (.names)                                           0.261    21.453
n12580.in[1] (.names)                                            1.014    22.467
n12580.out[0] (.names)                                           0.261    22.728
n12581.in[0] (.names)                                            1.014    23.742
n12581.out[0] (.names)                                           0.261    24.003
n12584.in[2] (.names)                                            1.014    25.016
n12584.out[0] (.names)                                           0.261    25.277
n12585.in[0] (.names)                                            1.014    26.291
n12585.out[0] (.names)                                           0.261    26.552
n12390.in[2] (.names)                                            1.014    27.566
n12390.out[0] (.names)                                           0.261    27.827
n12620.in[1] (.names)                                            1.014    28.841
n12620.out[0] (.names)                                           0.261    29.102
n10137.in[0] (.names)                                            1.014    30.116
n10137.out[0] (.names)                                           0.261    30.377
n12593.in[2] (.names)                                            1.014    31.390
n12593.out[0] (.names)                                           0.261    31.651
n12594.in[1] (.names)                                            1.014    32.665
n12594.out[0] (.names)                                           0.261    32.926
n12595.in[0] (.names)                                            1.014    33.940
n12595.out[0] (.names)                                           0.261    34.201
n12342.in[1] (.names)                                            1.014    35.215
n12342.out[0] (.names)                                           0.261    35.476
n12343.in[1] (.names)                                            1.014    36.490
n12343.out[0] (.names)                                           0.261    36.751
n12344.in[0] (.names)                                            1.014    37.765
n12344.out[0] (.names)                                           0.261    38.026
n12345.in[0] (.names)                                            1.014    39.039
n12345.out[0] (.names)                                           0.261    39.300
n12350.in[0] (.names)                                            1.014    40.314
n12350.out[0] (.names)                                           0.261    40.575
n12118.in[3] (.names)                                            1.014    41.589
n12118.out[0] (.names)                                           0.261    41.850
n12354.in[0] (.names)                                            1.014    42.864
n12354.out[0] (.names)                                           0.261    43.125
n12337.in[1] (.names)                                            1.014    44.139
n12337.out[0] (.names)                                           0.261    44.400
n3426.in[1] (.names)                                             1.014    45.413
n3426.out[0] (.names)                                            0.261    45.674
n12424.in[2] (.names)                                            1.014    46.688
n12424.out[0] (.names)                                           0.261    46.949
n12547.in[1] (.names)                                            1.014    47.963
n12547.out[0] (.names)                                           0.261    48.224
n10900.in[3] (.names)                                            1.014    49.238
n10900.out[0] (.names)                                           0.261    49.499
n12416.in[0] (.names)                                            1.014    50.513
n12416.out[0] (.names)                                           0.261    50.774
n12417.in[3] (.names)                                            1.014    51.787
n12417.out[0] (.names)                                           0.261    52.048
n12413.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12413.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 99
Startpoint: n16100.Q[0] (.latch clocked by pclk)
Endpoint  : n18523.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16100.clk[0] (.latch)                                           1.014     1.014
n16100.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16882.in[0] (.names)                                            1.014     2.070
n16882.out[0] (.names)                                           0.261     2.331
n16883.in[0] (.names)                                            1.014     3.344
n16883.out[0] (.names)                                           0.261     3.605
n16884.in[1] (.names)                                            1.014     4.619
n16884.out[0] (.names)                                           0.261     4.880
n16891.in[2] (.names)                                            1.014     5.894
n16891.out[0] (.names)                                           0.261     6.155
n17123.in[2] (.names)                                            1.014     7.169
n17123.out[0] (.names)                                           0.261     7.430
n17125.in[0] (.names)                                            1.014     8.444
n17125.out[0] (.names)                                           0.261     8.705
n17127.in[0] (.names)                                            1.014     9.719
n17127.out[0] (.names)                                           0.261     9.980
n17130.in[0] (.names)                                            1.014    10.993
n17130.out[0] (.names)                                           0.261    11.254
n17111.in[0] (.names)                                            1.014    12.268
n17111.out[0] (.names)                                           0.261    12.529
n12809.in[0] (.names)                                            1.014    13.543
n12809.out[0] (.names)                                           0.261    13.804
n16538.in[0] (.names)                                            1.014    14.818
n16538.out[0] (.names)                                           0.261    15.079
n2742.in[0] (.names)                                             1.014    16.093
n2742.out[0] (.names)                                            0.261    16.354
n12456.in[0] (.names)                                            1.014    17.367
n12456.out[0] (.names)                                           0.261    17.628
n16832.in[1] (.names)                                            1.014    18.642
n16832.out[0] (.names)                                           0.261    18.903
n16690.in[1] (.names)                                            1.014    19.917
n16690.out[0] (.names)                                           0.261    20.178
n16686.in[1] (.names)                                            1.014    21.192
n16686.out[0] (.names)                                           0.261    21.453
n16687.in[0] (.names)                                            1.014    22.467
n16687.out[0] (.names)                                           0.261    22.728
n16688.in[0] (.names)                                            1.014    23.742
n16688.out[0] (.names)                                           0.261    24.003
n16730.in[1] (.names)                                            1.014    25.016
n16730.out[0] (.names)                                           0.261    25.277
n16732.in[0] (.names)                                            1.014    26.291
n16732.out[0] (.names)                                           0.261    26.552
n16735.in[1] (.names)                                            1.014    27.566
n16735.out[0] (.names)                                           0.261    27.827
n16927.in[1] (.names)                                            1.014    28.841
n16927.out[0] (.names)                                           0.261    29.102
n16932.in[1] (.names)                                            1.014    30.116
n16932.out[0] (.names)                                           0.261    30.377
n16933.in[0] (.names)                                            1.014    31.390
n16933.out[0] (.names)                                           0.261    31.651
n16050.in[0] (.names)                                            1.014    32.665
n16050.out[0] (.names)                                           0.261    32.926
n18468.in[0] (.names)                                            1.014    33.940
n18468.out[0] (.names)                                           0.261    34.201
n18469.in[0] (.names)                                            1.014    35.215
n18469.out[0] (.names)                                           0.261    35.476
n18479.in[1] (.names)                                            1.014    36.490
n18479.out[0] (.names)                                           0.261    36.751
n18480.in[0] (.names)                                            1.014    37.765
n18480.out[0] (.names)                                           0.261    38.026
n18391.in[0] (.names)                                            1.014    39.039
n18391.out[0] (.names)                                           0.261    39.300
n18482.in[1] (.names)                                            1.014    40.314
n18482.out[0] (.names)                                           0.261    40.575
n18485.in[1] (.names)                                            1.014    41.589
n18485.out[0] (.names)                                           0.261    41.850
n18364.in[1] (.names)                                            1.014    42.864
n18364.out[0] (.names)                                           0.261    43.125
n2401.in[0] (.names)                                             1.014    44.139
n2401.out[0] (.names)                                            0.261    44.400
n18117.in[0] (.names)                                            1.014    45.413
n18117.out[0] (.names)                                           0.261    45.674
n18529.in[0] (.names)                                            1.014    46.688
n18529.out[0] (.names)                                           0.261    46.949
n18521.in[0] (.names)                                            1.014    47.963
n18521.out[0] (.names)                                           0.261    48.224
n17826.in[0] (.names)                                            1.014    49.238
n17826.out[0] (.names)                                           0.261    49.499
n18522.in[0] (.names)                                            1.014    50.513
n18522.out[0] (.names)                                           0.261    50.774
n2705.in[0] (.names)                                             1.014    51.787
n2705.out[0] (.names)                                            0.261    52.048
n18523.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n18523.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 100
Startpoint: n16100.Q[0] (.latch clocked by pclk)
Endpoint  : n17339.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n16100.clk[0] (.latch)                                           1.014     1.014
n16100.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n16882.in[0] (.names)                                            1.014     2.070
n16882.out[0] (.names)                                           0.261     2.331
n16883.in[0] (.names)                                            1.014     3.344
n16883.out[0] (.names)                                           0.261     3.605
n16884.in[1] (.names)                                            1.014     4.619
n16884.out[0] (.names)                                           0.261     4.880
n16891.in[2] (.names)                                            1.014     5.894
n16891.out[0] (.names)                                           0.261     6.155
n17123.in[2] (.names)                                            1.014     7.169
n17123.out[0] (.names)                                           0.261     7.430
n17125.in[0] (.names)                                            1.014     8.444
n17125.out[0] (.names)                                           0.261     8.705
n17127.in[0] (.names)                                            1.014     9.719
n17127.out[0] (.names)                                           0.261     9.980
n17130.in[0] (.names)                                            1.014    10.993
n17130.out[0] (.names)                                           0.261    11.254
n17111.in[0] (.names)                                            1.014    12.268
n17111.out[0] (.names)                                           0.261    12.529
n12809.in[0] (.names)                                            1.014    13.543
n12809.out[0] (.names)                                           0.261    13.804
n16538.in[0] (.names)                                            1.014    14.818
n16538.out[0] (.names)                                           0.261    15.079
n2742.in[0] (.names)                                             1.014    16.093
n2742.out[0] (.names)                                            0.261    16.354
n12456.in[0] (.names)                                            1.014    17.367
n12456.out[0] (.names)                                           0.261    17.628
n16832.in[1] (.names)                                            1.014    18.642
n16832.out[0] (.names)                                           0.261    18.903
n16690.in[1] (.names)                                            1.014    19.917
n16690.out[0] (.names)                                           0.261    20.178
n16686.in[1] (.names)                                            1.014    21.192
n16686.out[0] (.names)                                           0.261    21.453
n16687.in[0] (.names)                                            1.014    22.467
n16687.out[0] (.names)                                           0.261    22.728
n16688.in[0] (.names)                                            1.014    23.742
n16688.out[0] (.names)                                           0.261    24.003
n16730.in[1] (.names)                                            1.014    25.016
n16730.out[0] (.names)                                           0.261    25.277
n16732.in[0] (.names)                                            1.014    26.291
n16732.out[0] (.names)                                           0.261    26.552
n16735.in[1] (.names)                                            1.014    27.566
n16735.out[0] (.names)                                           0.261    27.827
n16927.in[1] (.names)                                            1.014    28.841
n16927.out[0] (.names)                                           0.261    29.102
n16932.in[1] (.names)                                            1.014    30.116
n16932.out[0] (.names)                                           0.261    30.377
n16933.in[0] (.names)                                            1.014    31.390
n16933.out[0] (.names)                                           0.261    31.651
n16050.in[0] (.names)                                            1.014    32.665
n16050.out[0] (.names)                                           0.261    32.926
n18468.in[0] (.names)                                            1.014    33.940
n18468.out[0] (.names)                                           0.261    34.201
n18469.in[0] (.names)                                            1.014    35.215
n18469.out[0] (.names)                                           0.261    35.476
n18479.in[1] (.names)                                            1.014    36.490
n18479.out[0] (.names)                                           0.261    36.751
n18480.in[0] (.names)                                            1.014    37.765
n18480.out[0] (.names)                                           0.261    38.026
n18391.in[0] (.names)                                            1.014    39.039
n18391.out[0] (.names)                                           0.261    39.300
n18482.in[1] (.names)                                            1.014    40.314
n18482.out[0] (.names)                                           0.261    40.575
n18485.in[1] (.names)                                            1.014    41.589
n18485.out[0] (.names)                                           0.261    41.850
n18364.in[1] (.names)                                            1.014    42.864
n18364.out[0] (.names)                                           0.261    43.125
n2401.in[0] (.names)                                             1.014    44.139
n2401.out[0] (.names)                                            0.261    44.400
n18117.in[0] (.names)                                            1.014    45.413
n18117.out[0] (.names)                                           0.261    45.674
n18529.in[0] (.names)                                            1.014    46.688
n18529.out[0] (.names)                                           0.261    46.949
n18521.in[0] (.names)                                            1.014    47.963
n18521.out[0] (.names)                                           0.261    48.224
n17826.in[0] (.names)                                            1.014    49.238
n17826.out[0] (.names)                                           0.261    49.499
n18522.in[0] (.names)                                            1.014    50.513
n18522.out[0] (.names)                                           0.261    50.774
n17338.in[0] (.names)                                            1.014    51.787
n17338.out[0] (.names)                                           0.261    52.048
n17339.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n17339.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#End of timing report
