Analysis & Synthesis report for FYP_V3-0
Mon Nov 11 23:10:17 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated
 18. Source assignments for BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated
 19. Source assignments for BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated
 20. Source assignments for BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated
 21. Source assignments for BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated
 22. Source assignments for HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|altsyncram:Mux0_rtl_0|altsyncram_rk61:auto_generated
 23. Parameter Settings for User Entity Instance: captureCamData:Inst_captureCamData
 24. Parameter Settings for User Entity Instance: resendDelay:Inst_resendDelay
 25. Parameter Settings for User Entity Instance: pll:Inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 26. Parameter Settings for User Entity Instance: CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl
 27. Parameter Settings for User Entity Instance: CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|cmos_decode_v1:cmos_decode_v1_u0
 28. Parameter Settings for User Entity Instance: CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|count_reset_v1:comb_28
 29. Parameter Settings for User Entity Instance: RGBToGrayScaler:Inst_RGBToGrayScaler|RGBTOGrayDelay:Inst1_Delay
 30. Parameter Settings for User Entity Instance: Binarize:Inst_Binarize
 31. Parameter Settings for User Entity Instance: BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: HdmiWrapper:Inst_HdmiWrapper|vga:Inst_VGA
 37. Parameter Settings for User Entity Instance: HdmiWrapper:Inst_HdmiWrapper|AddressGenerator:Inst_AddressGenerator
 38. Parameter Settings for Inferred Entity Instance: HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|altsyncram:Mux0_rtl_0
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender"
 41. Port Connectivity Checks: "HdmiWrapper:Inst_HdmiWrapper"
 42. Port Connectivity Checks: "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8"
 43. Port Connectivity Checks: "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8"
 44. Port Connectivity Checks: "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8"
 45. Port Connectivity Checks: "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8"
 46. Port Connectivity Checks: "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8"
 47. Port Connectivity Checks: "RGBToGrayScaler:Inst_RGBToGrayScaler"
 48. Port Connectivity Checks: "CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl"
 49. Port Connectivity Checks: "pll:Inst_pll"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 11 23:10:17 2019      ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                   ; FYP_V3-0                                   ;
; Top-level Entity Name           ; topLevelfypV_3_0                           ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 371                                        ;
; Total pins                      ; 56                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 331,776                                    ;
; Total DSP Blocks                ; 1                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; topLevelfypV_3_0   ; FYP_V3-0           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+-------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+-------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; src/ov5640/captureCamData.vhd             ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/ov5640/captureCamData.vhd               ;         ;
; src/Binarize/Binarize.vhd                 ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/Binarize/Binarize.vhd                   ;         ;
; src/hdmiConfig/resendDelay.vhd            ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/hdmiConfig/resendDelay.vhd              ;         ;
; src/ov7670/TopLevelCamera.vhd             ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/ov7670/TopLevelCamera.vhd               ;         ;
; src/ov7670/i2c_sender_ov7670.vhd          ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/ov7670/i2c_sender_ov7670.vhd            ;         ;
; src/ov7670/CameraRegisters.vhd            ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/ov7670/CameraRegisters.vhd              ;         ;
; src/ov7670/CameraController.vhd           ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/ov7670/CameraController.vhd             ;         ;
; src/ov7670/CameraCapture.vhd              ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/ov7670/CameraCapture.vhd                ;         ;
; src/Kernal/sobel_kernel.vhd               ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/Kernal/sobel_kernel.vhd                 ;         ;
; src/Kernal/KernalWrapper.vhd              ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/Kernal/KernalWrapper.vhd                ;         ;
; src/Kernal/sync_signals_delayer.vhd       ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/Kernal/sync_signals_delayer.vhd         ;         ;
; src/Kernal/fifo_linebuffer.vhd            ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/Kernal/fifo_linebuffer.vhd              ;         ;
; src/Kernal/double_fifo_linebuffer.vhd     ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/Kernal/double_fifo_linebuffer.vhd       ;         ;
; src/Kernal/counter.vhd                    ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/Kernal/counter.vhd                      ;         ;
; src/Kernal/cache_system.vhd               ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/Kernal/cache_system.vhd                 ;         ;
; Fixed Point/std_logic_1164_additions.vhdl ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/Fixed Point/std_logic_1164_additions.vhdl   ;         ;
; Fixed Point/standard_additions.vhdl       ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/Fixed Point/standard_additions.vhdl         ;         ;
; Fixed Point/numeric_std_unsigned.vhdl     ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/Fixed Point/numeric_std_unsigned.vhdl       ;         ;
; Fixed Point/numeric_std_additions.vhdl    ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/Fixed Point/numeric_std_additions.vhdl      ;         ;
; Fixed Point/math_utility_pkg.vhdl         ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/Fixed Point/math_utility_pkg.vhdl           ;         ;
; Fixed Point/float_pkg.vhdl                ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/Fixed Point/float_pkg.vhdl                  ;         ;
; Fixed Point/fixed_pkg.vhdl                ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/Fixed Point/fixed_pkg.vhdl                  ;         ;
; Fixed Point/fixed_float_types.vhdl        ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/Fixed Point/fixed_float_types.vhdl          ;         ;
; Fixed Point/env.vhdl                      ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/Fixed Point/env.vhdl                        ;         ;
; src/RGBtoGray/RGBToGrayScaler.vhd         ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/RGBtoGray/RGBToGrayScaler.vhd           ;         ;
; src/RGBtoGray/RGBTOGrayDelay.vhd          ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/RGBtoGray/RGBTOGrayDelay.vhd            ;         ;
; src/ov5640/OV5640_ML_IP.v                 ; yes             ; User Verilog HDL File        ; E:/[FYP]/Blocks/FYP_V3.0/src/ov5640/OV5640_ML_IP.v                   ;         ;
; src/ov5640/i2c_timing_ctrl.v              ; yes             ; User Verilog HDL File        ; E:/[FYP]/Blocks/FYP_V3.0/src/ov5640/i2c_timing_ctrl.v                ;         ;
; src/ov5640/I2C_OV5640_RGB565_Config.v     ; yes             ; User Verilog HDL File        ; E:/[FYP]/Blocks/FYP_V3.0/src/ov5640/I2C_OV5640_RGB565_Config.v       ;         ;
; src/ov5640/count_reset_v1.v               ; yes             ; User Verilog HDL File        ; E:/[FYP]/Blocks/FYP_V3.0/src/ov5640/count_reset_v1.v                 ;         ;
; src/ov5640/cmos_decode_v1.v               ; yes             ; User Verilog HDL File        ; E:/[FYP]/Blocks/FYP_V3.0/src/ov5640/cmos_decode_v1.v                 ;         ;
; src/ov5640/CMOS_Capture_RGB565.v          ; yes             ; User Verilog HDL File        ; E:/[FYP]/Blocks/FYP_V3.0/src/ov5640/CMOS_Capture_RGB565.v            ;         ;
; src/ov5640/CameraWrapper.vhd              ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/ov5640/CameraWrapper.vhd                ;         ;
; src/FrameBuffer/ram_16_1.vhd              ; yes             ; User Wizard-Generated File   ; E:/[FYP]/Blocks/FYP_V3.0/src/FrameBuffer/ram_16_1.vhd                ;         ;
; src/FrameBuffer/BinaryFrameBuffer.vhd     ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/FrameBuffer/BinaryFrameBuffer.vhd       ;         ;
; src/FrameBuffer/FrameBuffer.vhd           ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/FrameBuffer/FrameBuffer.vhd             ;         ;
; src/FrameBuffer/ram_16_8.vhd              ; yes             ; User Wizard-Generated File   ; E:/[FYP]/Blocks/FYP_V3.0/src/FrameBuffer/ram_16_8.vhd                ;         ;
; src/topLevelfypV_3_0.vhd                  ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/topLevelfypV_3_0.vhd                    ;         ;
; src/pll/pll.vhd                           ; yes             ; User Wizard-Generated File   ; E:/[FYP]/Blocks/FYP_V3.0/src/pll/pll.vhd                             ; pll     ;
; src/pll/pll/pll_0002.v                    ; yes             ; User Verilog HDL File        ; E:/[FYP]/Blocks/FYP_V3.0/src/pll/pll/pll_0002.v                      ; pll     ;
; src/MyPackage.vhd                         ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/MyPackage.vhd                           ;         ;
; src/hdmiConfig/vga.vhd                    ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/hdmiConfig/vga.vhd                      ;         ;
; src/hdmiConfig/i2c_sender.vhd             ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/hdmiConfig/i2c_sender.vhd               ;         ;
; src/hdmiConfig/HdmiWrapper.vhd            ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/hdmiConfig/HdmiWrapper.vhd              ;         ;
; src/hdmiConfig/HdmiRegisters.vhd          ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/hdmiConfig/HdmiRegisters.vhd            ;         ;
; src/hdmiConfig/AddressGenerator.vhd       ; yes             ; User VHDL File               ; E:/[FYP]/Blocks/FYP_V3.0/src/hdmiConfig/AddressGenerator.vhd         ;         ;
; altera_pll.v                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                            ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_avu3.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/[FYP]/Blocks/FYP_V3.0/db/altsyncram_avu3.tdf                      ;         ;
; db/decode_dla.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/[FYP]/Blocks/FYP_V3.0/db/decode_dla.tdf                           ;         ;
; db/decode_61a.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/[FYP]/Blocks/FYP_V3.0/db/decode_61a.tdf                           ;         ;
; db/mux_mfb.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/[FYP]/Blocks/FYP_V3.0/db/mux_mfb.tdf                              ;         ;
; db/altsyncram_rk61.tdf                    ; yes             ; Auto-Generated Megafunction  ; E:/[FYP]/Blocks/FYP_V3.0/db/altsyncram_rk61.tdf                      ;         ;
+-------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 420                                                                   ;
;                                             ;                                                                       ;
; Combinational ALUT usage for logic          ; 649                                                                   ;
;     -- 7 input functions                    ; 19                                                                    ;
;     -- 6 input functions                    ; 164                                                                   ;
;     -- 5 input functions                    ; 83                                                                    ;
;     -- 4 input functions                    ; 43                                                                    ;
;     -- <=3 input functions                  ; 340                                                                   ;
;                                             ;                                                                       ;
; Dedicated logic registers                   ; 371                                                                   ;
;                                             ;                                                                       ;
; I/O pins                                    ; 56                                                                    ;
; Total MLAB memory bits                      ; 0                                                                     ;
; Total block memory bits                     ; 331776                                                                ;
;                                             ;                                                                       ;
; Total DSP Blocks                            ; 1                                                                     ;
;                                             ;                                                                       ;
; Total PLLs                                  ; 2                                                                     ;
;     -- PLLs                                 ; 2                                                                     ;
;                                             ;                                                                       ;
; Maximum fan-out node                        ; pll:Inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 229                                                                   ;
; Total fan-out                               ; 5106                                                                  ;
; Average fan-out                             ; 4.28                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                     ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                           ; Library Name ;
+----------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |topLevelfypV_3_0                                              ; 649 (2)           ; 371 (0)      ; 331776            ; 1          ; 56   ; 0            ; |topLevelfypV_3_0                                                                                                                                                             ; work         ;
;    |Binarize:Inst_Binarize|                                    ; 2 (2)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|Binarize:Inst_Binarize                                                                                                                                      ; work         ;
;    |BinaryFrameBuffer:Inst_BinaryFrameBufferOne|               ; 75 (9)            ; 6 (0)        ; 327680            ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne                                                                                                                 ; work         ;
;       |ram_16_1:inst0_ram_16_8|                                ; 18 (0)            ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                     ; 18 (0)            ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_avu3:auto_generated|                   ; 18 (0)            ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated                          ; work         ;
;                |decode_61a:rden_decode_b|                      ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|decode_61a:rden_decode_b ; work         ;
;                |decode_dla:decode2|                            ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|decode_dla:decode2       ; work         ;
;                |mux_mfb:mux3|                                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|mux_mfb:mux3             ; work         ;
;       |ram_16_1:inst1_ram_16_8|                                ; 10 (0)            ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                     ; 10 (0)            ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_avu3:auto_generated|                   ; 10 (0)            ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated                          ; work         ;
;                |decode_dla:decode2|                            ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|decode_dla:decode2       ; work         ;
;                |mux_mfb:mux3|                                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|mux_mfb:mux3             ; work         ;
;       |ram_16_1:inst2_ram_16_8|                                ; 10 (0)            ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                     ; 10 (0)            ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_avu3:auto_generated|                   ; 10 (0)            ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated                          ; work         ;
;                |decode_dla:decode2|                            ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|decode_dla:decode2       ; work         ;
;                |mux_mfb:mux3|                                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|mux_mfb:mux3             ; work         ;
;       |ram_16_1:inst3_ram_16_8|                                ; 10 (0)            ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                     ; 10 (0)            ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_avu3:auto_generated|                   ; 10 (0)            ; 0 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated                          ; work         ;
;                |decode_dla:decode2|                            ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|decode_dla:decode2       ; work         ;
;                |mux_mfb:mux3|                                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|mux_mfb:mux3             ; work         ;
;       |ram_16_1:inst4_ram_16_8|                                ; 18 (0)            ; 6 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8                                                                                         ; work         ;
;          |altsyncram:altsyncram_component|                     ; 18 (0)            ; 6 (0)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component                                                         ; work         ;
;             |altsyncram_avu3:auto_generated|                   ; 18 (0)            ; 6 (6)        ; 65536             ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated                          ; work         ;
;                |decode_dla:decode2|                            ; 16 (16)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|decode_dla:decode2       ; work         ;
;                |mux_mfb:mux3|                                  ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|mux_mfb:mux3             ; work         ;
;    |CameraWrapper:Inst_CameraWrapper|                          ; 317 (0)           ; 139 (0)      ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper                                                                                                                            ; work         ;
;       |OV5640_ML_IP:Inst_OV5640_ML_IP|                         ; 317 (0)           ; 139 (0)      ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP                                                                                             ; work         ;
;          |I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config| ; 105 (105)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config                                         ; work         ;
;          |cmos_decode_v1:cmos_decode_v1_u0|                    ; 25 (25)           ; 45 (45)      ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|cmos_decode_v1:cmos_decode_v1_u0                                                            ; work         ;
;          |count_reset_v1:comb_28|                              ; 25 (25)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|count_reset_v1:comb_28                                                                      ; work         ;
;          |i2c_timing_ctrl:u_i2c_timing_ctrl|                   ; 162 (162)         ; 73 (73)      ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl                                                           ; work         ;
;    |HdmiWrapper:Inst_HdmiWrapper|                              ; 165 (0)           ; 124 (0)      ; 4096              ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|HdmiWrapper:Inst_HdmiWrapper                                                                                                                                ; work         ;
;       |AddressGenerator:Inst_AddressGenerator|                 ; 28 (28)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|HdmiWrapper:Inst_HdmiWrapper|AddressGenerator:Inst_AddressGenerator                                                                                         ; work         ;
;       |HdmiRegisters:Inst_HdmiRegisters|                       ; 12 (12)           ; 8 (8)        ; 4096              ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters                                                                                               ; work         ;
;          |altsyncram:Mux0_rtl_0|                               ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|altsyncram:Mux0_rtl_0                                                                         ; work         ;
;             |altsyncram_rk61:auto_generated|                   ; 0 (0)             ; 0 (0)        ; 4096              ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|altsyncram:Mux0_rtl_0|altsyncram_rk61:auto_generated                                          ; work         ;
;       |i2c_sender:Inst_i2c_sender|                             ; 87 (87)           ; 73 (73)      ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender                                                                                                     ; work         ;
;       |vga:Inst_VGA|                                           ; 38 (38)           ; 23 (23)      ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|HdmiWrapper:Inst_HdmiWrapper|vga:Inst_VGA                                                                                                                   ; work         ;
;    |RGBToGrayScaler:Inst_RGBToGrayScaler|                      ; 21 (21)           ; 39 (30)      ; 0                 ; 1          ; 0    ; 0            ; |topLevelfypV_3_0|RGBToGrayScaler:Inst_RGBToGrayScaler                                                                                                                        ; work         ;
;       |RGBTOGrayDelay:Inst1_Delay|                             ; 0 (0)             ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|RGBToGrayScaler:Inst_RGBToGrayScaler|RGBTOGrayDelay:Inst1_Delay                                                                                             ; work         ;
;    |captureCamData:Inst_captureCamData|                        ; 23 (23)           ; 21 (21)      ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|captureCamData:Inst_captureCamData                                                                                                                          ; work         ;
;    |pll:Inst_pll|                                              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|pll:Inst_pll                                                                                                                                                ; pll          ;
;       |pll_0002:pll_inst|                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|pll:Inst_pll|pll_0002:pll_inst                                                                                                                              ; pll          ;
;          |altera_pll:altera_pll_i|                             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|pll:Inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                                                      ; work         ;
;    |resendDelay:Inst_resendDelay|                              ; 44 (44)           ; 34 (34)      ; 0                 ; 0          ; 0    ; 0            ; |topLevelfypV_3_0|resendDelay:Inst_resendDelay                                                                                                                                ; work         ;
+----------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; Name                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 1            ; 65536        ; 1            ; 65536 ; None                               ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 1            ; 65536        ; 1            ; 65536 ; None                               ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 1            ; 65536        ; 1            ; 65536 ; None                               ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 1            ; 65536        ; 1            ; 65536 ; None                               ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 1            ; 65536        ; 1            ; 65536 ; None                               ;
; HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|altsyncram:Mux0_rtl_0|altsyncram_rk61:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096  ; FYP_V3-0.topLevelfypV_3_00.rtl.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Sum of two 18x18                ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 2           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                       ; IP Include File              ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+------------------------------+
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8 ; src/FrameBuffer/ram_16_1.vhd ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8 ; src/FrameBuffer/ram_16_1.vhd ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8 ; src/FrameBuffer/ram_16_1.vhd ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8 ; src/FrameBuffer/ram_16_1.vhd ;
; Altera ; RAM: 2-PORT  ; 15.0    ; N/A          ; N/A          ; |topLevelfypV_3_0|BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8 ; src/FrameBuffer/ram_16_1.vhd ;
; Altera ; altera_pll   ; 15.0    ; N/A          ; N/A          ; |topLevelfypV_3_0|pll:Inst_pll                                                        ; src/pll/pll.vhd              ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Binarize:Inst_Binarize|pixel[8..31]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[2]     ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[2]     ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[2]     ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[2]     ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[2]     ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[2]     ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[2]     ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[2]     ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[1]     ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[1]     ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[1]     ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[1]     ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[1]     ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[1]     ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[1]     ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[1]     ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[0]     ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[0]     ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[0]     ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[0]     ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[0]     ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[0]     ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[0]     ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|address_reg_b[0]     ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[2] ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[2] ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[2] ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[2] ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[2] ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[2] ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[2] ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[2] ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[1] ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[1] ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[1] ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[1] ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[1] ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[1] ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[1] ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[1] ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[0] ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[0] ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[0] ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[0] ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[0] ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[0] ;
; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[0] ; Merged with BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|out_address_reg_b[0] ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[-2]                                                                                                          ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[-1]                                                                                                          ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[-3]                                                                                                          ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[-1]                                                                                                          ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[-4]                                                                                                          ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[-1]                                                                                                          ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[-5]                                                                                                          ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[-1]                                                                                                          ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[-6]                                                                                                          ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[-1]                                                                                                          ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[0..2,8,9]                                                                                                    ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[-1]                                                                                                          ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[-2]                                                                                                         ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[-1]                                                                                                         ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[-3]                                                                                                         ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[-1]                                                                                                         ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[-4]                                                                                                         ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[-1]                                                                                                         ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[-5]                                                                                                         ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[-1]                                                                                                         ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[-6]                                                                                                         ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[-1]                                                                                                         ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[0,1,8,9]                                                                                                    ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[-1]                                                                                                         ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[-2]                                                                                                           ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[-1]                                                                                                           ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[-3]                                                                                                           ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[-1]                                                                                                           ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[-4]                                                                                                           ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[-1]                                                                                                           ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[-5]                                                                                                           ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[-1]                                                                                                           ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[-6]                                                                                                           ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[-1]                                                                                                           ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[0..2,8,9]                                                                                                     ; Merged with RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[-1]                                                                                                           ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nRed[-1]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nGreen[-1]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|nBlue[-1]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[4]                                      ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; Binarize:Inst_Binarize|pixel[0]                                                                                                                         ; Lost fanout                                                                                                                                                         ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|dataO[0]                                                                                                           ; Lost fanout                                                                                                                                                         ;
; RGBToGrayScaler:Inst_RGBToGrayScaler|sum[0]                                                                                                             ; Lost fanout                                                                                                                                                         ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[0]                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; Total Number of Removed Registers = 85                                                                                                                  ;                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                           ;
+---------------------------------+--------------------+------------------------------------------------+
; Register name                   ; Reason for Removal ; Registers Removed due to This Register         ;
+---------------------------------+--------------------+------------------------------------------------+
; Binarize:Inst_Binarize|pixel[0] ; Lost Fanouts       ; RGBToGrayScaler:Inst_RGBToGrayScaler|dataO[0], ;
;                                 ;                    ; RGBToGrayScaler:Inst_RGBToGrayScaler|sum[0]    ;
+---------------------------------+--------------------+------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 371   ;
; Number of registers using Synchronous Clear  ; 181   ;
; Number of registers using Synchronous Load   ; 33    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 203   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------+---------+
; HdmiWrapper:Inst_HdmiWrapper|vga:Inst_VGA|Vcnt[9]                                                           ; 5       ;
; HdmiWrapper:Inst_HdmiWrapper|vga:Inst_VGA|Vcnt[3]                                                           ; 4       ;
; CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|RESETn[4] ; 50      ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|divider[0]                                          ; 4       ;
; CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|RESETn[3] ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[31]                                         ; 1       ;
; CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|RESETn[2] ; 1       ;
; resendDelay:Inst_resendDelay|rst_d0                                                                         ; 2       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[30]                                         ; 2       ;
; CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|RESETn[1] ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[29]                                         ; 2       ;
; CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|RESETn[0] ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[28]                                         ; 2       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[27]                                         ; 2       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[26]                                         ; 2       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[25]                                         ; 2       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[24]                                         ; 2       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[23]                                         ; 2       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[22]                                         ; 2       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[21]                                         ; 2       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[20]                                         ; 2       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[19]                                         ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[18]                                         ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[17]                                         ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[16]                                         ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[15]                                         ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[14]                                         ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[13]                                         ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[12]                                         ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[11]                                         ; 2       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[10]                                         ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[9]                                          ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[8]                                          ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[7]                                          ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[6]                                          ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[5]                                          ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[4]                                          ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[3]                                          ; 1       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[2]                                          ; 2       ;
; HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[1]                                          ; 1       ;
; Total number of inverted registers = 40                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                ;
+---------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; Register Name                                                             ; Megafunction                                                             ; Type ;
+---------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
; HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|sreg[0..15] ; HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|Mux0_rtl_0 ; ROM  ;
+---------------------------------------------------------------------------+--------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_transfer_en     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|current_state[1]    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|delay_cnt[8]        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|cmos_decode_v1:cmos_decode_v1_u0|cmos_data_d0[2]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |topLevelfypV_3_0|resendDelay:Inst_resendDelay|cnt[12]                                                                                  ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |topLevelfypV_3_0|captureCamData:Inst_captureCamData|val[4]                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|clk_cnt[0]          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|cmos_decode_v1:cmos_decode_v1_u0|cmos_rgb565_d0[14]   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|cmos_decode_v1:cmos_decode_v1_u0|cmos_fps[4]          ;
; 5:1                ; 31 bits   ; 93 LEs        ; 31 LEs               ; 62 LEs                 ; Yes        ; |topLevelfypV_3_0|HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|busy_sr[24]                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |topLevelfypV_3_0|HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|divider[4]                                                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_config_index[1] ;
; 6:1                ; 20 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |topLevelfypV_3_0|HdmiWrapper:Inst_HdmiWrapper|AddressGenerator:Inst_AddressGenerator|val[17]                                           ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_stream_cnt[0]   ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |topLevelfypV_3_0|CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl|i2c_wdata[5]        ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |topLevelfypV_3_0|HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[27]                                                   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |topLevelfypV_3_0|HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender|data_sr[14]                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|altsyncram:Mux0_rtl_0|altsyncram_rk61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: captureCamData:Inst_captureCamData ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; swidth         ; 640   ; Signed Integer                                         ;
; shigh          ; 480   ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: resendDelay:Inst_resendDelay ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; num            ; 10000 ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:Inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------+
; Parameter Name                       ; Value                  ; Type                                ;
+--------------------------------------+------------------------+-------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                              ;
; fractional_vco_multiplier            ; false                  ; String                              ;
; pll_type                             ; General                ; String                              ;
; pll_subtype                          ; General                ; String                              ;
; number_of_clocks                     ; 3                      ; Signed Integer                      ;
; operation_mode                       ; direct                 ; String                              ;
; deserialization_factor               ; 4                      ; Signed Integer                      ;
; data_rate                            ; 0                      ; Signed Integer                      ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                      ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                              ;
; phase_shift0                         ; 0 ps                   ; String                              ;
; duty_cycle0                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency1              ; 50.000000 MHz          ; String                              ;
; phase_shift1                         ; 0 ps                   ; String                              ;
; duty_cycle1                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency2              ; 100.000000 MHz         ; String                              ;
; phase_shift2                         ; 0 ps                   ; String                              ;
; duty_cycle2                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency3              ; 0 MHz                  ; String                              ;
; phase_shift3                         ; 0 ps                   ; String                              ;
; duty_cycle3                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency4              ; 0 MHz                  ; String                              ;
; phase_shift4                         ; 0 ps                   ; String                              ;
; duty_cycle4                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency5              ; 0 MHz                  ; String                              ;
; phase_shift5                         ; 0 ps                   ; String                              ;
; duty_cycle5                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency6              ; 0 MHz                  ; String                              ;
; phase_shift6                         ; 0 ps                   ; String                              ;
; duty_cycle6                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency7              ; 0 MHz                  ; String                              ;
; phase_shift7                         ; 0 ps                   ; String                              ;
; duty_cycle7                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency8              ; 0 MHz                  ; String                              ;
; phase_shift8                         ; 0 ps                   ; String                              ;
; duty_cycle8                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency9              ; 0 MHz                  ; String                              ;
; phase_shift9                         ; 0 ps                   ; String                              ;
; duty_cycle9                          ; 50                     ; Signed Integer                      ;
; output_clock_frequency10             ; 0 MHz                  ; String                              ;
; phase_shift10                        ; 0 ps                   ; String                              ;
; duty_cycle10                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency11             ; 0 MHz                  ; String                              ;
; phase_shift11                        ; 0 ps                   ; String                              ;
; duty_cycle11                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency12             ; 0 MHz                  ; String                              ;
; phase_shift12                        ; 0 ps                   ; String                              ;
; duty_cycle12                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency13             ; 0 MHz                  ; String                              ;
; phase_shift13                        ; 0 ps                   ; String                              ;
; duty_cycle13                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency14             ; 0 MHz                  ; String                              ;
; phase_shift14                        ; 0 ps                   ; String                              ;
; duty_cycle14                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency15             ; 0 MHz                  ; String                              ;
; phase_shift15                        ; 0 ps                   ; String                              ;
; duty_cycle15                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency16             ; 0 MHz                  ; String                              ;
; phase_shift16                        ; 0 ps                   ; String                              ;
; duty_cycle16                         ; 50                     ; Signed Integer                      ;
; output_clock_frequency17             ; 0 MHz                  ; String                              ;
; phase_shift17                        ; 0 ps                   ; String                              ;
; duty_cycle17                         ; 50                     ; Signed Integer                      ;
; clock_name_0                         ;                        ; String                              ;
; clock_name_1                         ;                        ; String                              ;
; clock_name_2                         ;                        ; String                              ;
; clock_name_3                         ;                        ; String                              ;
; clock_name_4                         ;                        ; String                              ;
; clock_name_5                         ;                        ; String                              ;
; clock_name_6                         ;                        ; String                              ;
; clock_name_7                         ;                        ; String                              ;
; clock_name_8                         ;                        ; String                              ;
; clock_name_global_0                  ; false                  ; String                              ;
; clock_name_global_1                  ; false                  ; String                              ;
; clock_name_global_2                  ; false                  ; String                              ;
; clock_name_global_3                  ; false                  ; String                              ;
; clock_name_global_4                  ; false                  ; String                              ;
; clock_name_global_5                  ; false                  ; String                              ;
; clock_name_global_6                  ; false                  ; String                              ;
; clock_name_global_7                  ; false                  ; String                              ;
; clock_name_global_8                  ; false                  ; String                              ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; m_cnt_bypass_en                      ; false                  ; String                              ;
; m_cnt_odd_div_duty_en                ; false                  ; String                              ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                      ;
; n_cnt_bypass_en                      ; false                  ; String                              ;
; n_cnt_odd_div_duty_en                ; false                  ; String                              ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en0                     ; false                  ; String                              ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                              ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en1                     ; false                  ; String                              ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                              ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en2                     ; false                  ; String                              ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                              ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en3                     ; false                  ; String                              ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                              ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en4                     ; false                  ; String                              ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                              ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en5                     ; false                  ; String                              ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                              ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en6                     ; false                  ; String                              ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                              ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en7                     ; false                  ; String                              ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                              ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en8                     ; false                  ; String                              ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                              ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en9                     ; false                  ; String                              ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                              ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en10                    ; false                  ; String                              ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                              ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en11                    ; false                  ; String                              ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                              ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en12                    ; false                  ; String                              ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                              ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en13                    ; false                  ; String                              ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                              ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en14                    ; false                  ; String                              ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                              ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en15                    ; false                  ; String                              ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                              ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en16                    ; false                  ; String                              ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                              ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                      ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                      ;
; c_cnt_bypass_en17                    ; false                  ; String                              ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                              ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                              ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                      ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                      ;
; pll_vco_div                          ; 1                      ; Signed Integer                      ;
; pll_slf_rst                          ; false                  ; String                              ;
; pll_bw_sel                           ; low                    ; String                              ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                              ;
; pll_cp_current                       ; 0                      ; Signed Integer                      ;
; pll_bwctrl                           ; 0                      ; Signed Integer                      ;
; pll_fractional_division              ; 1                      ; Signed Integer                      ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                      ;
; pll_dsm_out_sel                      ; 1st_order              ; String                              ;
; mimic_fbclk_type                     ; gclk                   ; String                              ;
; pll_fbclk_mux_1                      ; glb                    ; String                              ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                              ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                              ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                      ;
; refclk1_frequency                    ; 0 MHz                  ; String                              ;
; pll_clkin_0_src                      ; clk_0                  ; String                              ;
; pll_clkin_1_src                      ; clk_0                  ; String                              ;
; pll_clk_loss_sw_en                   ; false                  ; String                              ;
; pll_auto_clk_sw_en                   ; false                  ; String                              ;
; pll_manu_clk_sw_en                   ; false                  ; String                              ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                      ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                              ;
+--------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                                                               ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------+
; CLK_FREQ       ; 25000000 ; Signed Integer                                                                                                     ;
; I2C_FREQ       ; 10000    ; Signed Integer                                                                                                     ;
+----------------+----------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|cmos_decode_v1:cmos_decode_v1_u0 ;
+--------------------+--------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value  ; Type                                                                                                            ;
+--------------------+--------+-----------------------------------------------------------------------------------------------------------------+
; CMOS_FRAME_WAITCNT ; 001111 ; Unsigned Binary                                                                                                 ;
+--------------------+--------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|count_reset_v1:comb_28 ;
+----------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                                                        ;
+----------------+----------------------+---------------------------------------------------------------------------------------------+
; num            ; 11111111111111110000 ; Unsigned Binary                                                                             ;
+----------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RGBToGrayScaler:Inst_RGBToGrayScaler|RGBTOGrayDelay:Inst1_Delay ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; data_width     ; 3     ; Signed Integer                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Binarize:Inst_Binarize ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; min            ; 125   ; Signed Integer                             ;
; max            ; 256   ; Signed Integer                             ;
; data_width     ; 8     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_avu3      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_avu3      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_avu3      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_avu3      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                       ;
; WIDTHAD_B                          ; 16                   ; Signed Integer                                                                       ;
; NUMWORDS_B                         ; 65536                ; Signed Integer                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                              ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_avu3      ; Untyped                                                                              ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HdmiWrapper:Inst_HdmiWrapper|vga:Inst_VGA ;
+----------------+-------+---------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                          ;
+----------------+-------+---------------------------------------------------------------+
; swidth         ; 640   ; Signed Integer                                                ;
; shigh          ; 480   ; Signed Integer                                                ;
+----------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HdmiWrapper:Inst_HdmiWrapper|AddressGenerator:Inst_AddressGenerator ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; swidth         ; 640   ; Signed Integer                                                                          ;
; shigh          ; 480   ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|altsyncram:Mux0_rtl_0 ;
+------------------------------------+------------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                                       ;
+------------------------------------+------------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                                    ;
; WIDTH_A                            ; 16                                 ; Untyped                                                    ;
; WIDTHAD_A                          ; 8                                  ; Untyped                                                    ;
; NUMWORDS_A                         ; 256                                ; Untyped                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                       ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                                    ;
; WIDTH_B                            ; 1                                  ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Untyped                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                               ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                                    ;
; INIT_FILE                          ; FYP_V3-0.topLevelfypV_3_00.rtl.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                             ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                             ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V                          ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_rk61                    ; Untyped                                                    ;
+------------------------------------+------------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                   ;
; Entity Instance                           ; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                                   ;
;     -- NUMWORDS_A                         ; 65536                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 65536                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
; Entity Instance                           ; HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|altsyncram:Mux0_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                        ;
;     -- WIDTH_B                            ; 1                                                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                           ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender" ;
+----------+-------+----------+-------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                               ;
+----------+-------+----------+-------------------------------------------------------+
; id[6..4] ; Input ; Info     ; Stuck at VCC                                          ;
; id[3..2] ; Input ; Info     ; Stuck at GND                                          ;
; id[7]    ; Input ; Info     ; Stuck at GND                                          ;
; id[1]    ; Input ; Info     ; Stuck at VCC                                          ;
; id[0]    ; Input ; Info     ; Stuck at GND                                          ;
+----------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HdmiWrapper:Inst_HdmiWrapper"                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; sync_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst4_ram_16_8" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; data ; Input  ; Info     ; Connecting a non-array bit to a single-element array                 ;
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array                 ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst3_ram_16_8" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; data ; Input  ; Info     ; Connecting a non-array bit to a single-element array                 ;
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array                 ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst2_ram_16_8" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; data ; Input  ; Info     ; Connecting a non-array bit to a single-element array                 ;
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array                 ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst1_ram_16_8" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; data ; Input  ; Info     ; Connecting a non-array bit to a single-element array                 ;
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array                 ;
+------+--------+----------+----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8" ;
+------+--------+----------+----------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                              ;
+------+--------+----------+----------------------------------------------------------------------+
; data ; Input  ; Info     ; Connecting a non-array bit to a single-element array                 ;
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array                 ;
+------+--------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "RGBToGrayScaler:Inst_RGBToGrayScaler" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; irst ; Input ; Info     ; Stuck at VCC                           ;
+------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl"     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; i2c_config_data[30..27] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i2c_config_data[26..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_config_data[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_config_done         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:Inst_pll"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 371                         ;
;     ENA               ; 67                          ;
;     ENA SCLR          ; 129                         ;
;     ENA SCLR SLD      ; 7                           ;
;     SCLR              ; 45                          ;
;     SLD               ; 26                          ;
;     plain             ; 97                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 650                         ;
;     arith             ; 189                         ;
;         1 data inputs ; 183                         ;
;         2 data inputs ; 6                           ;
;     extend            ; 19                          ;
;         7 data inputs ; 19                          ;
;     normal            ; 442                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 73                          ;
;         4 data inputs ; 43                          ;
;         5 data inputs ; 83                          ;
;         6 data inputs ; 164                         ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 56                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 56                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.37                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Mon Nov 11 23:09:58 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FYP_V3-0 -c FYP_V3-0
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file src/ov5640/capturecamdata.vhd
    Info (12022): Found design unit 1: captureCamData-Behavioral
    Info (12023): Found entity 1: captureCamData
Info (12021): Found 2 design units, including 1 entities, in source file src/binarize/binarize.vhd
    Info (12022): Found design unit 1: Binarize-arch
    Info (12023): Found entity 1: Binarize
Info (12021): Found 2 design units, including 1 entities, in source file src/hdmiconfig/resenddelay.vhd
    Info (12022): Found design unit 1: resendDelay-arch
    Info (12023): Found entity 1: resendDelay
Info (12021): Found 2 design units, including 1 entities, in source file src/ov7670/toplevelcamera.vhd
    Info (12022): Found design unit 1: TopLevelCamera-rtl
    Info (12023): Found entity 1: TopLevelCamera
Info (12021): Found 2 design units, including 1 entities, in source file src/ov7670/i2c_sender_ov7670.vhd
    Info (12022): Found design unit 1: i2c_sender_ov7670-Behavioral
    Info (12023): Found entity 1: i2c_sender_ov7670
Info (12021): Found 2 design units, including 1 entities, in source file src/ov7670/cameraregisters.vhd
    Info (12022): Found design unit 1: CameraRegisters-Behavioral
    Info (12023): Found entity 1: CameraRegisters
Info (12021): Found 2 design units, including 1 entities, in source file src/ov7670/cameracontroller.vhd
    Info (12022): Found design unit 1: CameraController-Behavioral
    Info (12023): Found entity 1: CameraController
Info (12021): Found 2 design units, including 1 entities, in source file src/ov7670/cameracapture.vhd
    Info (12022): Found design unit 1: CameraCapture-Behavioral
    Info (12023): Found entity 1: CameraCapture
Info (12021): Found 2 design units, including 1 entities, in source file src/kernal/sobel_kernel.vhd
    Info (12022): Found design unit 1: sobelKernal-Behavioral
    Info (12023): Found entity 1: sobelKernal
Info (12021): Found 2 design units, including 1 entities, in source file src/kernal/kernalwrapper.vhd
    Info (12022): Found design unit 1: KernalWrapper-Structural
    Info (12023): Found entity 1: KernalWrapper
Info (12021): Found 2 design units, including 1 entities, in source file src/kernal/sync_signals_delayer.vhd
    Info (12022): Found design unit 1: SyncSignalsDelayer-Behavioral
    Info (12023): Found entity 1: SyncSignalsDelayer
Info (12021): Found 3 design units, including 1 entities, in source file src/kernal/fifo_linebuffer.vhd
    Info (12022): Found design unit 1: TYPES
    Info (12022): Found design unit 2: FIFOLineBuffer-Behavioral
    Info (12023): Found entity 1: FIFOLineBuffer
Info (12021): Found 2 design units, including 1 entities, in source file src/kernal/double_fifo_linebuffer.vhd
    Info (12022): Found design unit 1: DoubleFiFOLineBuffer-Behavioral
    Info (12023): Found entity 1: DoubleFiFOLineBuffer
Info (12021): Found 2 design units, including 1 entities, in source file src/kernal/counter.vhd
    Info (12022): Found design unit 1: Counter-Behavioral
    Info (12023): Found entity 1: Counter
Info (12021): Found 2 design units, including 1 entities, in source file src/kernal/cache_system.vhd
    Info (12022): Found design unit 1: CacheSystem-CacheSystem
    Info (12023): Found entity 1: CacheSystem
Info (12021): Found 2 design units, including 0 entities, in source file fixed point/std_logic_1164_additions.vhdl
    Info (12022): Found design unit 1: std_logic_1164_additions
    Info (12022): Found design unit 2: std_logic_1164_additions-body
Info (12021): Found 2 design units, including 0 entities, in source file fixed point/standard_additions.vhdl
    Info (12022): Found design unit 1: standard_additions
    Info (12022): Found design unit 2: standard_additions-body
Info (12021): Found 2 design units, including 0 entities, in source file fixed point/numeric_std_unsigned.vhdl
    Info (12022): Found design unit 1: NUMERIC_STD_UNSIGNED
    Info (12022): Found design unit 2: NUMERIC_STD_UNSIGNED-body
Info (12021): Found 2 design units, including 0 entities, in source file fixed point/numeric_std_additions.vhdl
    Info (12022): Found design unit 1: numeric_std_additions
    Info (12022): Found design unit 2: numeric_std_additions-body
Info (12021): Found 1 design units, including 0 entities, in source file fixed point/math_utility_pkg.vhdl
    Info (12022): Found design unit 1: math_utility_pkg
Info (12021): Found 2 design units, including 0 entities, in source file fixed point/float_pkg.vhdl
    Info (12022): Found design unit 1: float_pkg
    Info (12022): Found design unit 2: float_pkg-body
Info (12021): Found 2 design units, including 0 entities, in source file fixed point/fixed_pkg.vhdl
    Info (12022): Found design unit 1: fixed_pkg
    Info (12022): Found design unit 2: fixed_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file fixed point/fixed_float_types.vhdl
    Info (12022): Found design unit 1: fixed_float_types
Info (12021): Found 2 design units, including 0 entities, in source file fixed point/env.vhdl
    Info (12022): Found design unit 1: ENV
    Info (12022): Found design unit 2: ENV-body
Info (12021): Found 2 design units, including 1 entities, in source file src/rgbtogray/rgbtograyscaler.vhd
    Info (12022): Found design unit 1: RGBToGrayScaler-arch
    Info (12023): Found entity 1: RGBToGrayScaler
Info (12021): Found 2 design units, including 1 entities, in source file src/rgbtogray/rgbtograydelay.vhd
    Info (12022): Found design unit 1: RGBTOGrayDelay-arch
    Info (12023): Found entity 1: RGBTOGrayDelay
Info (12021): Found 1 design units, including 1 entities, in source file src/ov5640/ov5640_ml_ip.v
    Info (12023): Found entity 1: OV5640_ML_IP
Info (12021): Found 1 design units, including 1 entities, in source file src/ov5640/i2c_timing_ctrl.v
    Info (12023): Found entity 1: i2c_timing_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/ov5640/i2c_ov5640_rgb565_config.v
    Info (12023): Found entity 1: I2C_OV5640_RGB565_Config
Info (12021): Found 1 design units, including 1 entities, in source file src/ov5640/count_reset_v1.v
    Info (12023): Found entity 1: count_reset_v1
Info (12021): Found 1 design units, including 1 entities, in source file src/ov5640/cmos_decode_v1.v
    Info (12023): Found entity 1: cmos_decode_v1
Info (12021): Found 1 design units, including 1 entities, in source file src/ov5640/cmos_capture_rgb565.v
    Info (12023): Found entity 1: CMOS_Capture_RGB565
Info (12021): Found 2 design units, including 1 entities, in source file src/ov5640/camerawrapper.vhd
    Info (12022): Found design unit 1: CameraWrapper-arc
    Info (12023): Found entity 1: CameraWrapper
Info (12021): Found 2 design units, including 1 entities, in source file src/framebuffer/ram_16_1.vhd
    Info (12022): Found design unit 1: ram_16_1-SYN
    Info (12023): Found entity 1: ram_16_1
Info (12021): Found 2 design units, including 1 entities, in source file src/framebuffer/binaryframebuffer.vhd
    Info (12022): Found design unit 1: BinaryFrameBuffer-arc
    Info (12023): Found entity 1: BinaryFrameBuffer
Info (12021): Found 2 design units, including 1 entities, in source file src/framebuffer/framebuffer.vhd
    Info (12022): Found design unit 1: FrameBuffer-arc
    Info (12023): Found entity 1: FrameBuffer
Info (12021): Found 2 design units, including 1 entities, in source file src/framebuffer/ram_16_8.vhd
    Info (12022): Found design unit 1: ram_16_8-SYN
    Info (12023): Found entity 1: ram_16_8
Info (12021): Found 2 design units, including 1 entities, in source file src/toplevelfypv_3_0.vhd
    Info (12022): Found design unit 1: topLevelfypV_3_0-arc
    Info (12023): Found entity 1: topLevelfypV_3_0
Info (12021): Found 2 design units, including 1 entities, in source file src/pll/pll.vhd
    Info (12022): Found design unit 1: pll-rtl
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file src/pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002
Info (12021): Found 1 design units, including 0 entities, in source file src/mypackage.vhd
    Info (12022): Found design unit 1: MyPackage
Info (12021): Found 2 design units, including 1 entities, in source file src/hdmiconfig/vga.vhd
    Info (12022): Found design unit 1: vga-Behavioral
    Info (12023): Found entity 1: vga
Info (12021): Found 2 design units, including 1 entities, in source file src/hdmiconfig/i2c_sender.vhd
    Info (12022): Found design unit 1: i2c_sender-Behavioral
    Info (12023): Found entity 1: i2c_sender
Info (12021): Found 2 design units, including 1 entities, in source file src/hdmiconfig/hdmiwrapper.vhd
    Info (12022): Found design unit 1: HdmiWrapper-Behavioral
    Info (12023): Found entity 1: HdmiWrapper
Info (12021): Found 2 design units, including 1 entities, in source file src/hdmiconfig/hdmiregisters.vhd
    Info (12022): Found design unit 1: HdmiRegisters-Behavioral
    Info (12023): Found entity 1: HdmiRegisters
Info (12021): Found 2 design units, including 1 entities, in source file src/hdmiconfig/addressgenerator.vhd
    Info (12022): Found design unit 1: AddressGenerator-Behavioral
    Info (12023): Found entity 1: AddressGenerator
Critical Warning (10846): Verilog HDL Instantiation warning at OV5640_ML_IP.v(114): instance has no name
Info (12127): Elaborating entity "topLevelfypV_3_0" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at topLevelfypV_3_0.vhd(53): object "clk100" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at topLevelfypV_3_0.vhd(73): object "sync_N" assigned a value but never read
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg.vhdl(1475): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg.vhdl(1476): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg.vhdl(1477): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at numeric_std_additions.vhdl(480): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at numeric_std_additions.vhdl(481): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at numeric_std_additions.vhdl(2055): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at float_pkg.vhdl(1014): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at float_pkg.vhdl(1015): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at std_logic_1164_additions.vhdl(1012): subtype or type has null range
Info (12128): Elaborating entity "captureCamData" for hierarchy "captureCamData:Inst_captureCamData"
Info (12128): Elaborating entity "resendDelay" for hierarchy "resendDelay:Inst_resendDelay"
Info (12128): Elaborating entity "pll" for hierarchy "pll:Inst_pll"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:Inst_pll|pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:Inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:Inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll:Inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "CameraWrapper" for hierarchy "CameraWrapper:Inst_CameraWrapper"
Info (12128): Elaborating entity "OV5640_ML_IP" for hierarchy "CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP"
Warning (10036): Verilog HDL or VHDL warning at OV5640_ML_IP.v(41): object "cmos_init_done" assigned a value but never read
Info (12128): Elaborating entity "i2c_timing_ctrl" for hierarchy "CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|i2c_timing_ctrl:u_i2c_timing_ctrl"
Info (10264): Verilog HDL Case Statement information at i2c_timing_ctrl.v(339): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "I2C_OV5640_RGB565_Config" for hierarchy "CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|I2C_OV5640_RGB565_Config:u_I2C_OV5640_RGB565_Config"
Info (12128): Elaborating entity "cmos_decode_v1" for hierarchy "CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|cmos_decode_v1:cmos_decode_v1_u0"
Warning (10036): Verilog HDL or VHDL warning at cmos_decode_v1.v(30): object "vsync_end" assigned a value but never read
Info (12128): Elaborating entity "count_reset_v1" for hierarchy "CameraWrapper:Inst_CameraWrapper|OV5640_ML_IP:Inst_OV5640_ML_IP|count_reset_v1:comb_28"
Info (12128): Elaborating entity "RGBToGrayScaler" for hierarchy "RGBToGrayScaler:Inst_RGBToGrayScaler"
Info (12128): Elaborating entity "RGBTOGrayDelay" for hierarchy "RGBToGrayScaler:Inst_RGBToGrayScaler|RGBTOGrayDelay:Inst1_Delay"
Info (12128): Elaborating entity "Binarize" for hierarchy "Binarize:Inst_Binarize"
Info (12128): Elaborating entity "BinaryFrameBuffer" for hierarchy "BinaryFrameBuffer:Inst_BinaryFrameBufferOne"
Warning (10492): VHDL Process Statement warning at BinaryFrameBuffer.vhd(128): signal "q_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ram_16_1" for hierarchy "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_avu3.tdf
    Info (12023): Found entity 1: altsyncram_avu3
Info (12128): Elaborating entity "altsyncram_avu3" for hierarchy "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla
Info (12128): Elaborating entity "decode_dla" for hierarchy "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|decode_dla:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a
Info (12128): Elaborating entity "decode_61a" for hierarchy "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|decode_61a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mfb.tdf
    Info (12023): Found entity 1: mux_mfb
Info (12128): Elaborating entity "mux_mfb" for hierarchy "BinaryFrameBuffer:Inst_BinaryFrameBufferOne|ram_16_1:inst0_ram_16_8|altsyncram:altsyncram_component|altsyncram_avu3:auto_generated|mux_mfb:mux3"
Info (12128): Elaborating entity "HdmiWrapper" for hierarchy "HdmiWrapper:Inst_HdmiWrapper"
Info (12128): Elaborating entity "i2c_sender" for hierarchy "HdmiWrapper:Inst_HdmiWrapper|i2c_sender:Inst_i2c_sender"
Info (12128): Elaborating entity "HdmiRegisters" for hierarchy "HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters"
Info (12128): Elaborating entity "vga" for hierarchy "HdmiWrapper:Inst_HdmiWrapper|vga:Inst_VGA"
Info (12128): Elaborating entity "AddressGenerator" for hierarchy "HdmiWrapper:Inst_HdmiWrapper|AddressGenerator:Inst_AddressGenerator"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "pll:Inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[2]"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|Mux0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to FYP_V3-0.topLevelfypV_3_00.rtl.mif
Info (12130): Elaborated megafunction instantiation "HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|altsyncram:Mux0_rtl_0"
Info (12133): Instantiated megafunction "HdmiWrapper:Inst_HdmiWrapper|HdmiRegisters:Inst_HdmiRegisters|altsyncram:Mux0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "FYP_V3-0.topLevelfypV_3_00.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rk61.tdf
    Info (12023): Found entity 1: altsyncram_rk61
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "GPIO_cam_pwdn" is stuck at VCC
    Warning (13410): Pin "GPIO_cam_reset" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 12 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "swResend"
    Warning (15610): No output dependent on input pin "swProcess"
    Warning (15610): No output dependent on input pin "swBinarize"
    Warning (15610): No output dependent on input pin "HDMI_TX_INT"
Info (21057): Implemented 832 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 35 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 717 logic cells
    Info (21064): Implemented 56 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 808 megabytes
    Info: Processing ended: Mon Nov 11 23:10:17 2019
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:38


