
PWM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000039f0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08003b80  08003b80  00013b80  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08003bd8  08003bd8  00013bd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08003be0  08003be0  00013be0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08003be4  08003be4  00013be4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08003be8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  8 .bss          0000010c  20000070  20000070  00020070  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000017c  2000017c  00020070  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 11 .debug_info   00019094  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002e6e  00000000  00000000  00039134  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00008c31  00000000  00000000  0003bfa2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000aa8  00000000  00000000  00044bd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ea0  00000000  00000000  00045680  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00006ceb  00000000  00000000  00046520  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00004485  00000000  00000000  0004d20b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  00051690  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002488  00000000  00000000  0005170c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003b68 	.word	0x08003b68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08003b68 	.word	0x08003b68

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f092 0f00 	teq	r2, #0
 800055a:	bf14      	ite	ne
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	4770      	bxeq	lr
 8000562:	b530      	push	{r4, r5, lr}
 8000564:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800056c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000570:	e720      	b.n	80003b4 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_ul2d>:
 8000574:	ea50 0201 	orrs.w	r2, r0, r1
 8000578:	bf08      	it	eq
 800057a:	4770      	bxeq	lr
 800057c:	b530      	push	{r4, r5, lr}
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	e00a      	b.n	800059a <__aeabi_l2d+0x16>

08000584 <__aeabi_l2d>:
 8000584:	ea50 0201 	orrs.w	r2, r0, r1
 8000588:	bf08      	it	eq
 800058a:	4770      	bxeq	lr
 800058c:	b530      	push	{r4, r5, lr}
 800058e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000592:	d502      	bpl.n	800059a <__aeabi_l2d+0x16>
 8000594:	4240      	negs	r0, r0
 8000596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800059a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800059e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005a6:	f43f aedc 	beq.w	8000362 <__adddf3+0xe6>
 80005aa:	f04f 0203 	mov.w	r2, #3
 80005ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005b2:	bf18      	it	ne
 80005b4:	3203      	addne	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005c2:	f1c2 0320 	rsb	r3, r2, #32
 80005c6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ca:	fa20 f002 	lsr.w	r0, r0, r2
 80005ce:	fa01 fe03 	lsl.w	lr, r1, r3
 80005d2:	ea40 000e 	orr.w	r0, r0, lr
 80005d6:	fa21 f102 	lsr.w	r1, r1, r2
 80005da:	4414      	add	r4, r2
 80005dc:	e6c1      	b.n	8000362 <__adddf3+0xe6>
 80005de:	bf00      	nop

080005e0 <__aeabi_dmul>:
 80005e0:	b570      	push	{r4, r5, r6, lr}
 80005e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005ee:	bf1d      	ittte	ne
 80005f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005f4:	ea94 0f0c 	teqne	r4, ip
 80005f8:	ea95 0f0c 	teqne	r5, ip
 80005fc:	f000 f8de 	bleq	80007bc <__aeabi_dmul+0x1dc>
 8000600:	442c      	add	r4, r5
 8000602:	ea81 0603 	eor.w	r6, r1, r3
 8000606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800060a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800060e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000612:	bf18      	it	ne
 8000614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800061c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000620:	d038      	beq.n	8000694 <__aeabi_dmul+0xb4>
 8000622:	fba0 ce02 	umull	ip, lr, r0, r2
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800062e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000632:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000636:	f04f 0600 	mov.w	r6, #0
 800063a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800063e:	f09c 0f00 	teq	ip, #0
 8000642:	bf18      	it	ne
 8000644:	f04e 0e01 	orrne.w	lr, lr, #1
 8000648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800064c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000654:	d204      	bcs.n	8000660 <__aeabi_dmul+0x80>
 8000656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800065a:	416d      	adcs	r5, r5
 800065c:	eb46 0606 	adc.w	r6, r6, r6
 8000660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800066c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000678:	bf88      	it	hi
 800067a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800067e:	d81e      	bhi.n	80006be <__aeabi_dmul+0xde>
 8000680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000684:	bf08      	it	eq
 8000686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800068a:	f150 0000 	adcs.w	r0, r0, #0
 800068e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000692:	bd70      	pop	{r4, r5, r6, pc}
 8000694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000698:	ea46 0101 	orr.w	r1, r6, r1
 800069c:	ea40 0002 	orr.w	r0, r0, r2
 80006a0:	ea81 0103 	eor.w	r1, r1, r3
 80006a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006a8:	bfc2      	ittt	gt
 80006aa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	popgt	{r4, r5, r6, pc}
 80006b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006b8:	f04f 0e00 	mov.w	lr, #0
 80006bc:	3c01      	subs	r4, #1
 80006be:	f300 80ab 	bgt.w	8000818 <__aeabi_dmul+0x238>
 80006c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006c6:	bfde      	ittt	le
 80006c8:	2000      	movle	r0, #0
 80006ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ce:	bd70      	pople	{r4, r5, r6, pc}
 80006d0:	f1c4 0400 	rsb	r4, r4, #0
 80006d4:	3c20      	subs	r4, #32
 80006d6:	da35      	bge.n	8000744 <__aeabi_dmul+0x164>
 80006d8:	340c      	adds	r4, #12
 80006da:	dc1b      	bgt.n	8000714 <__aeabi_dmul+0x134>
 80006dc:	f104 0414 	add.w	r4, r4, #20
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f305 	lsl.w	r3, r0, r5
 80006e8:	fa20 f004 	lsr.w	r0, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000700:	fa21 f604 	lsr.w	r6, r1, r4
 8000704:	eb42 0106 	adc.w	r1, r2, r6
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 040c 	rsb	r4, r4, #12
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f304 	lsl.w	r3, r0, r4
 8000720:	fa20 f005 	lsr.w	r0, r0, r5
 8000724:	fa01 f204 	lsl.w	r2, r1, r4
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000734:	f141 0100 	adc.w	r1, r1, #0
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f205 	lsl.w	r2, r0, r5
 800074c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000750:	fa20 f304 	lsr.w	r3, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea43 0302 	orr.w	r3, r3, r2
 800075c:	fa21 f004 	lsr.w	r0, r1, r4
 8000760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000764:	fa21 f204 	lsr.w	r2, r1, r4
 8000768:	ea20 0002 	bic.w	r0, r0, r2
 800076c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f094 0f00 	teq	r4, #0
 8000780:	d10f      	bne.n	80007a2 <__aeabi_dmul+0x1c2>
 8000782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000786:	0040      	lsls	r0, r0, #1
 8000788:	eb41 0101 	adc.w	r1, r1, r1
 800078c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000790:	bf08      	it	eq
 8000792:	3c01      	subeq	r4, #1
 8000794:	d0f7      	beq.n	8000786 <__aeabi_dmul+0x1a6>
 8000796:	ea41 0106 	orr.w	r1, r1, r6
 800079a:	f095 0f00 	teq	r5, #0
 800079e:	bf18      	it	ne
 80007a0:	4770      	bxne	lr
 80007a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007a6:	0052      	lsls	r2, r2, #1
 80007a8:	eb43 0303 	adc.w	r3, r3, r3
 80007ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3d01      	subeq	r5, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1c6>
 80007b6:	ea43 0306 	orr.w	r3, r3, r6
 80007ba:	4770      	bx	lr
 80007bc:	ea94 0f0c 	teq	r4, ip
 80007c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007c4:	bf18      	it	ne
 80007c6:	ea95 0f0c 	teqne	r5, ip
 80007ca:	d00c      	beq.n	80007e6 <__aeabi_dmul+0x206>
 80007cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d0:	bf18      	it	ne
 80007d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d6:	d1d1      	bne.n	800077c <__aeabi_dmul+0x19c>
 80007d8:	ea81 0103 	eor.w	r1, r1, r3
 80007dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e0:	f04f 0000 	mov.w	r0, #0
 80007e4:	bd70      	pop	{r4, r5, r6, pc}
 80007e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ea:	bf06      	itte	eq
 80007ec:	4610      	moveq	r0, r2
 80007ee:	4619      	moveq	r1, r3
 80007f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f4:	d019      	beq.n	800082a <__aeabi_dmul+0x24a>
 80007f6:	ea94 0f0c 	teq	r4, ip
 80007fa:	d102      	bne.n	8000802 <__aeabi_dmul+0x222>
 80007fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000800:	d113      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000802:	ea95 0f0c 	teq	r5, ip
 8000806:	d105      	bne.n	8000814 <__aeabi_dmul+0x234>
 8000808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800080c:	bf1c      	itt	ne
 800080e:	4610      	movne	r0, r2
 8000810:	4619      	movne	r1, r3
 8000812:	d10a      	bne.n	800082a <__aeabi_dmul+0x24a>
 8000814:	ea81 0103 	eor.w	r1, r1, r3
 8000818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800081c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000824:	f04f 0000 	mov.w	r0, #0
 8000828:	bd70      	pop	{r4, r5, r6, pc}
 800082a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800082e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000832:	bd70      	pop	{r4, r5, r6, pc}

08000834 <__aeabi_ddiv>:
 8000834:	b570      	push	{r4, r5, r6, lr}
 8000836:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800083a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800083e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000842:	bf1d      	ittte	ne
 8000844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000848:	ea94 0f0c 	teqne	r4, ip
 800084c:	ea95 0f0c 	teqne	r5, ip
 8000850:	f000 f8a7 	bleq	80009a2 <__aeabi_ddiv+0x16e>
 8000854:	eba4 0405 	sub.w	r4, r4, r5
 8000858:	ea81 0e03 	eor.w	lr, r1, r3
 800085c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000860:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000864:	f000 8088 	beq.w	8000978 <__aeabi_ddiv+0x144>
 8000868:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800086c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000878:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800087c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000884:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800088c:	429d      	cmp	r5, r3
 800088e:	bf08      	it	eq
 8000890:	4296      	cmpeq	r6, r2
 8000892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000896:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800089a:	d202      	bcs.n	80008a2 <__aeabi_ddiv+0x6e>
 800089c:	085b      	lsrs	r3, r3, #1
 800089e:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a2:	1ab6      	subs	r6, r6, r2
 80008a4:	eb65 0503 	sbc.w	r5, r5, r3
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000910:	ea55 0e06 	orrs.w	lr, r5, r6
 8000914:	d018      	beq.n	8000948 <__aeabi_ddiv+0x114>
 8000916:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800091a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800091e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800092a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800092e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000932:	d1c0      	bne.n	80008b6 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	d10b      	bne.n	8000952 <__aeabi_ddiv+0x11e>
 800093a:	ea41 0100 	orr.w	r1, r1, r0
 800093e:	f04f 0000 	mov.w	r0, #0
 8000942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000946:	e7b6      	b.n	80008b6 <__aeabi_ddiv+0x82>
 8000948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800094c:	bf04      	itt	eq
 800094e:	4301      	orreq	r1, r0
 8000950:	2000      	moveq	r0, #0
 8000952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000956:	bf88      	it	hi
 8000958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800095c:	f63f aeaf 	bhi.w	80006be <__aeabi_dmul+0xde>
 8000960:	ebb5 0c03 	subs.w	ip, r5, r3
 8000964:	bf04      	itt	eq
 8000966:	ebb6 0c02 	subseq.w	ip, r6, r2
 800096a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800096e:	f150 0000 	adcs.w	r0, r0, #0
 8000972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000976:	bd70      	pop	{r4, r5, r6, pc}
 8000978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800097c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000984:	bfc2      	ittt	gt
 8000986:	ebd4 050c 	rsbsgt	r5, r4, ip
 800098a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800098e:	bd70      	popgt	{r4, r5, r6, pc}
 8000990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000994:	f04f 0e00 	mov.w	lr, #0
 8000998:	3c01      	subs	r4, #1
 800099a:	e690      	b.n	80006be <__aeabi_dmul+0xde>
 800099c:	ea45 0e06 	orr.w	lr, r5, r6
 80009a0:	e68d      	b.n	80006be <__aeabi_dmul+0xde>
 80009a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009a6:	ea94 0f0c 	teq	r4, ip
 80009aa:	bf08      	it	eq
 80009ac:	ea95 0f0c 	teqeq	r5, ip
 80009b0:	f43f af3b 	beq.w	800082a <__aeabi_dmul+0x24a>
 80009b4:	ea94 0f0c 	teq	r4, ip
 80009b8:	d10a      	bne.n	80009d0 <__aeabi_ddiv+0x19c>
 80009ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009be:	f47f af34 	bne.w	800082a <__aeabi_dmul+0x24a>
 80009c2:	ea95 0f0c 	teq	r5, ip
 80009c6:	f47f af25 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e72c      	b.n	800082a <__aeabi_dmul+0x24a>
 80009d0:	ea95 0f0c 	teq	r5, ip
 80009d4:	d106      	bne.n	80009e4 <__aeabi_ddiv+0x1b0>
 80009d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009da:	f43f aefd 	beq.w	80007d8 <__aeabi_dmul+0x1f8>
 80009de:	4610      	mov	r0, r2
 80009e0:	4619      	mov	r1, r3
 80009e2:	e722      	b.n	800082a <__aeabi_dmul+0x24a>
 80009e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009e8:	bf18      	it	ne
 80009ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009ee:	f47f aec5 	bne.w	800077c <__aeabi_dmul+0x19c>
 80009f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009f6:	f47f af0d 	bne.w	8000814 <__aeabi_dmul+0x234>
 80009fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009fe:	f47f aeeb 	bne.w	80007d8 <__aeabi_dmul+0x1f8>
 8000a02:	e712      	b.n	800082a <__aeabi_dmul+0x24a>

08000a04 <__aeabi_d2iz>:
 8000a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a0c:	d215      	bcs.n	8000a3a <__aeabi_d2iz+0x36>
 8000a0e:	d511      	bpl.n	8000a34 <__aeabi_d2iz+0x30>
 8000a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a18:	d912      	bls.n	8000a40 <__aeabi_d2iz+0x3c>
 8000a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a2e:	bf18      	it	ne
 8000a30:	4240      	negne	r0, r0
 8000a32:	4770      	bx	lr
 8000a34:	f04f 0000 	mov.w	r0, #0
 8000a38:	4770      	bx	lr
 8000a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a3e:	d105      	bne.n	8000a4c <__aeabi_d2iz+0x48>
 8000a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a44:	bf08      	it	eq
 8000a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a4a:	4770      	bx	lr
 8000a4c:	f04f 0000 	mov.w	r0, #0
 8000a50:	4770      	bx	lr
 8000a52:	bf00      	nop

08000a54 <__aeabi_uldivmod>:
 8000a54:	b953      	cbnz	r3, 8000a6c <__aeabi_uldivmod+0x18>
 8000a56:	b94a      	cbnz	r2, 8000a6c <__aeabi_uldivmod+0x18>
 8000a58:	2900      	cmp	r1, #0
 8000a5a:	bf08      	it	eq
 8000a5c:	2800      	cmpeq	r0, #0
 8000a5e:	bf1c      	itt	ne
 8000a60:	f04f 31ff 	movne.w	r1, #4294967295
 8000a64:	f04f 30ff 	movne.w	r0, #4294967295
 8000a68:	f000 b97a 	b.w	8000d60 <__aeabi_idiv0>
 8000a6c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a70:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a74:	f000 f806 	bl	8000a84 <__udivmoddi4>
 8000a78:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a80:	b004      	add	sp, #16
 8000a82:	4770      	bx	lr

08000a84 <__udivmoddi4>:
 8000a84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a88:	468c      	mov	ip, r1
 8000a8a:	460d      	mov	r5, r1
 8000a8c:	4604      	mov	r4, r0
 8000a8e:	9e08      	ldr	r6, [sp, #32]
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d151      	bne.n	8000b38 <__udivmoddi4+0xb4>
 8000a94:	428a      	cmp	r2, r1
 8000a96:	4617      	mov	r7, r2
 8000a98:	d96d      	bls.n	8000b76 <__udivmoddi4+0xf2>
 8000a9a:	fab2 fe82 	clz	lr, r2
 8000a9e:	f1be 0f00 	cmp.w	lr, #0
 8000aa2:	d00b      	beq.n	8000abc <__udivmoddi4+0x38>
 8000aa4:	f1ce 0c20 	rsb	ip, lr, #32
 8000aa8:	fa01 f50e 	lsl.w	r5, r1, lr
 8000aac:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000ab0:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ab4:	ea4c 0c05 	orr.w	ip, ip, r5
 8000ab8:	fa00 f40e 	lsl.w	r4, r0, lr
 8000abc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000ac0:	0c25      	lsrs	r5, r4, #16
 8000ac2:	fbbc f8fa 	udiv	r8, ip, sl
 8000ac6:	fa1f f987 	uxth.w	r9, r7
 8000aca:	fb0a cc18 	mls	ip, sl, r8, ip
 8000ace:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000ad2:	fb08 f309 	mul.w	r3, r8, r9
 8000ad6:	42ab      	cmp	r3, r5
 8000ad8:	d90a      	bls.n	8000af0 <__udivmoddi4+0x6c>
 8000ada:	19ed      	adds	r5, r5, r7
 8000adc:	f108 32ff 	add.w	r2, r8, #4294967295
 8000ae0:	f080 8123 	bcs.w	8000d2a <__udivmoddi4+0x2a6>
 8000ae4:	42ab      	cmp	r3, r5
 8000ae6:	f240 8120 	bls.w	8000d2a <__udivmoddi4+0x2a6>
 8000aea:	f1a8 0802 	sub.w	r8, r8, #2
 8000aee:	443d      	add	r5, r7
 8000af0:	1aed      	subs	r5, r5, r3
 8000af2:	b2a4      	uxth	r4, r4
 8000af4:	fbb5 f0fa 	udiv	r0, r5, sl
 8000af8:	fb0a 5510 	mls	r5, sl, r0, r5
 8000afc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b00:	fb00 f909 	mul.w	r9, r0, r9
 8000b04:	45a1      	cmp	r9, r4
 8000b06:	d909      	bls.n	8000b1c <__udivmoddi4+0x98>
 8000b08:	19e4      	adds	r4, r4, r7
 8000b0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b0e:	f080 810a 	bcs.w	8000d26 <__udivmoddi4+0x2a2>
 8000b12:	45a1      	cmp	r9, r4
 8000b14:	f240 8107 	bls.w	8000d26 <__udivmoddi4+0x2a2>
 8000b18:	3802      	subs	r0, #2
 8000b1a:	443c      	add	r4, r7
 8000b1c:	eba4 0409 	sub.w	r4, r4, r9
 8000b20:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b24:	2100      	movs	r1, #0
 8000b26:	2e00      	cmp	r6, #0
 8000b28:	d061      	beq.n	8000bee <__udivmoddi4+0x16a>
 8000b2a:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b2e:	2300      	movs	r3, #0
 8000b30:	6034      	str	r4, [r6, #0]
 8000b32:	6073      	str	r3, [r6, #4]
 8000b34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b38:	428b      	cmp	r3, r1
 8000b3a:	d907      	bls.n	8000b4c <__udivmoddi4+0xc8>
 8000b3c:	2e00      	cmp	r6, #0
 8000b3e:	d054      	beq.n	8000bea <__udivmoddi4+0x166>
 8000b40:	2100      	movs	r1, #0
 8000b42:	e886 0021 	stmia.w	r6, {r0, r5}
 8000b46:	4608      	mov	r0, r1
 8000b48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4c:	fab3 f183 	clz	r1, r3
 8000b50:	2900      	cmp	r1, #0
 8000b52:	f040 808e 	bne.w	8000c72 <__udivmoddi4+0x1ee>
 8000b56:	42ab      	cmp	r3, r5
 8000b58:	d302      	bcc.n	8000b60 <__udivmoddi4+0xdc>
 8000b5a:	4282      	cmp	r2, r0
 8000b5c:	f200 80fa 	bhi.w	8000d54 <__udivmoddi4+0x2d0>
 8000b60:	1a84      	subs	r4, r0, r2
 8000b62:	eb65 0503 	sbc.w	r5, r5, r3
 8000b66:	2001      	movs	r0, #1
 8000b68:	46ac      	mov	ip, r5
 8000b6a:	2e00      	cmp	r6, #0
 8000b6c:	d03f      	beq.n	8000bee <__udivmoddi4+0x16a>
 8000b6e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	b912      	cbnz	r2, 8000b7e <__udivmoddi4+0xfa>
 8000b78:	2701      	movs	r7, #1
 8000b7a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000b7e:	fab7 fe87 	clz	lr, r7
 8000b82:	f1be 0f00 	cmp.w	lr, #0
 8000b86:	d134      	bne.n	8000bf2 <__udivmoddi4+0x16e>
 8000b88:	1beb      	subs	r3, r5, r7
 8000b8a:	0c3a      	lsrs	r2, r7, #16
 8000b8c:	fa1f fc87 	uxth.w	ip, r7
 8000b90:	2101      	movs	r1, #1
 8000b92:	fbb3 f8f2 	udiv	r8, r3, r2
 8000b96:	0c25      	lsrs	r5, r4, #16
 8000b98:	fb02 3318 	mls	r3, r2, r8, r3
 8000b9c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000ba0:	fb0c f308 	mul.w	r3, ip, r8
 8000ba4:	42ab      	cmp	r3, r5
 8000ba6:	d907      	bls.n	8000bb8 <__udivmoddi4+0x134>
 8000ba8:	19ed      	adds	r5, r5, r7
 8000baa:	f108 30ff 	add.w	r0, r8, #4294967295
 8000bae:	d202      	bcs.n	8000bb6 <__udivmoddi4+0x132>
 8000bb0:	42ab      	cmp	r3, r5
 8000bb2:	f200 80d1 	bhi.w	8000d58 <__udivmoddi4+0x2d4>
 8000bb6:	4680      	mov	r8, r0
 8000bb8:	1aed      	subs	r5, r5, r3
 8000bba:	b2a3      	uxth	r3, r4
 8000bbc:	fbb5 f0f2 	udiv	r0, r5, r2
 8000bc0:	fb02 5510 	mls	r5, r2, r0, r5
 8000bc4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000bc8:	fb0c fc00 	mul.w	ip, ip, r0
 8000bcc:	45a4      	cmp	ip, r4
 8000bce:	d907      	bls.n	8000be0 <__udivmoddi4+0x15c>
 8000bd0:	19e4      	adds	r4, r4, r7
 8000bd2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bd6:	d202      	bcs.n	8000bde <__udivmoddi4+0x15a>
 8000bd8:	45a4      	cmp	ip, r4
 8000bda:	f200 80b8 	bhi.w	8000d4e <__udivmoddi4+0x2ca>
 8000bde:	4618      	mov	r0, r3
 8000be0:	eba4 040c 	sub.w	r4, r4, ip
 8000be4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000be8:	e79d      	b.n	8000b26 <__udivmoddi4+0xa2>
 8000bea:	4631      	mov	r1, r6
 8000bec:	4630      	mov	r0, r6
 8000bee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bf2:	f1ce 0420 	rsb	r4, lr, #32
 8000bf6:	fa05 f30e 	lsl.w	r3, r5, lr
 8000bfa:	fa07 f70e 	lsl.w	r7, r7, lr
 8000bfe:	fa20 f804 	lsr.w	r8, r0, r4
 8000c02:	0c3a      	lsrs	r2, r7, #16
 8000c04:	fa25 f404 	lsr.w	r4, r5, r4
 8000c08:	ea48 0803 	orr.w	r8, r8, r3
 8000c0c:	fbb4 f1f2 	udiv	r1, r4, r2
 8000c10:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000c14:	fb02 4411 	mls	r4, r2, r1, r4
 8000c18:	fa1f fc87 	uxth.w	ip, r7
 8000c1c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000c20:	fb01 f30c 	mul.w	r3, r1, ip
 8000c24:	42ab      	cmp	r3, r5
 8000c26:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c2a:	d909      	bls.n	8000c40 <__udivmoddi4+0x1bc>
 8000c2c:	19ed      	adds	r5, r5, r7
 8000c2e:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c32:	f080 808a 	bcs.w	8000d4a <__udivmoddi4+0x2c6>
 8000c36:	42ab      	cmp	r3, r5
 8000c38:	f240 8087 	bls.w	8000d4a <__udivmoddi4+0x2c6>
 8000c3c:	3902      	subs	r1, #2
 8000c3e:	443d      	add	r5, r7
 8000c40:	1aeb      	subs	r3, r5, r3
 8000c42:	fa1f f588 	uxth.w	r5, r8
 8000c46:	fbb3 f0f2 	udiv	r0, r3, r2
 8000c4a:	fb02 3310 	mls	r3, r2, r0, r3
 8000c4e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c52:	fb00 f30c 	mul.w	r3, r0, ip
 8000c56:	42ab      	cmp	r3, r5
 8000c58:	d907      	bls.n	8000c6a <__udivmoddi4+0x1e6>
 8000c5a:	19ed      	adds	r5, r5, r7
 8000c5c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000c60:	d26f      	bcs.n	8000d42 <__udivmoddi4+0x2be>
 8000c62:	42ab      	cmp	r3, r5
 8000c64:	d96d      	bls.n	8000d42 <__udivmoddi4+0x2be>
 8000c66:	3802      	subs	r0, #2
 8000c68:	443d      	add	r5, r7
 8000c6a:	1aeb      	subs	r3, r5, r3
 8000c6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c70:	e78f      	b.n	8000b92 <__udivmoddi4+0x10e>
 8000c72:	f1c1 0720 	rsb	r7, r1, #32
 8000c76:	fa22 f807 	lsr.w	r8, r2, r7
 8000c7a:	408b      	lsls	r3, r1
 8000c7c:	fa05 f401 	lsl.w	r4, r5, r1
 8000c80:	ea48 0303 	orr.w	r3, r8, r3
 8000c84:	fa20 fe07 	lsr.w	lr, r0, r7
 8000c88:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000c8c:	40fd      	lsrs	r5, r7
 8000c8e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000c92:	fbb5 f9fc 	udiv	r9, r5, ip
 8000c96:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000c9a:	fb0c 5519 	mls	r5, ip, r9, r5
 8000c9e:	fa1f f883 	uxth.w	r8, r3
 8000ca2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ca6:	fb09 f408 	mul.w	r4, r9, r8
 8000caa:	42ac      	cmp	r4, r5
 8000cac:	fa02 f201 	lsl.w	r2, r2, r1
 8000cb0:	fa00 fa01 	lsl.w	sl, r0, r1
 8000cb4:	d908      	bls.n	8000cc8 <__udivmoddi4+0x244>
 8000cb6:	18ed      	adds	r5, r5, r3
 8000cb8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cbc:	d243      	bcs.n	8000d46 <__udivmoddi4+0x2c2>
 8000cbe:	42ac      	cmp	r4, r5
 8000cc0:	d941      	bls.n	8000d46 <__udivmoddi4+0x2c2>
 8000cc2:	f1a9 0902 	sub.w	r9, r9, #2
 8000cc6:	441d      	add	r5, r3
 8000cc8:	1b2d      	subs	r5, r5, r4
 8000cca:	fa1f fe8e 	uxth.w	lr, lr
 8000cce:	fbb5 f0fc 	udiv	r0, r5, ip
 8000cd2:	fb0c 5510 	mls	r5, ip, r0, r5
 8000cd6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000cda:	fb00 f808 	mul.w	r8, r0, r8
 8000cde:	45a0      	cmp	r8, r4
 8000ce0:	d907      	bls.n	8000cf2 <__udivmoddi4+0x26e>
 8000ce2:	18e4      	adds	r4, r4, r3
 8000ce4:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ce8:	d229      	bcs.n	8000d3e <__udivmoddi4+0x2ba>
 8000cea:	45a0      	cmp	r8, r4
 8000cec:	d927      	bls.n	8000d3e <__udivmoddi4+0x2ba>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	441c      	add	r4, r3
 8000cf2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cf6:	eba4 0408 	sub.w	r4, r4, r8
 8000cfa:	fba0 8902 	umull	r8, r9, r0, r2
 8000cfe:	454c      	cmp	r4, r9
 8000d00:	46c6      	mov	lr, r8
 8000d02:	464d      	mov	r5, r9
 8000d04:	d315      	bcc.n	8000d32 <__udivmoddi4+0x2ae>
 8000d06:	d012      	beq.n	8000d2e <__udivmoddi4+0x2aa>
 8000d08:	b156      	cbz	r6, 8000d20 <__udivmoddi4+0x29c>
 8000d0a:	ebba 030e 	subs.w	r3, sl, lr
 8000d0e:	eb64 0405 	sbc.w	r4, r4, r5
 8000d12:	fa04 f707 	lsl.w	r7, r4, r7
 8000d16:	40cb      	lsrs	r3, r1
 8000d18:	431f      	orrs	r7, r3
 8000d1a:	40cc      	lsrs	r4, r1
 8000d1c:	6037      	str	r7, [r6, #0]
 8000d1e:	6074      	str	r4, [r6, #4]
 8000d20:	2100      	movs	r1, #0
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	4618      	mov	r0, r3
 8000d28:	e6f8      	b.n	8000b1c <__udivmoddi4+0x98>
 8000d2a:	4690      	mov	r8, r2
 8000d2c:	e6e0      	b.n	8000af0 <__udivmoddi4+0x6c>
 8000d2e:	45c2      	cmp	sl, r8
 8000d30:	d2ea      	bcs.n	8000d08 <__udivmoddi4+0x284>
 8000d32:	ebb8 0e02 	subs.w	lr, r8, r2
 8000d36:	eb69 0503 	sbc.w	r5, r9, r3
 8000d3a:	3801      	subs	r0, #1
 8000d3c:	e7e4      	b.n	8000d08 <__udivmoddi4+0x284>
 8000d3e:	4628      	mov	r0, r5
 8000d40:	e7d7      	b.n	8000cf2 <__udivmoddi4+0x26e>
 8000d42:	4640      	mov	r0, r8
 8000d44:	e791      	b.n	8000c6a <__udivmoddi4+0x1e6>
 8000d46:	4681      	mov	r9, r0
 8000d48:	e7be      	b.n	8000cc8 <__udivmoddi4+0x244>
 8000d4a:	4601      	mov	r1, r0
 8000d4c:	e778      	b.n	8000c40 <__udivmoddi4+0x1bc>
 8000d4e:	3802      	subs	r0, #2
 8000d50:	443c      	add	r4, r7
 8000d52:	e745      	b.n	8000be0 <__udivmoddi4+0x15c>
 8000d54:	4608      	mov	r0, r1
 8000d56:	e708      	b.n	8000b6a <__udivmoddi4+0xe6>
 8000d58:	f1a8 0802 	sub.w	r8, r8, #2
 8000d5c:	443d      	add	r5, r7
 8000d5e:	e72b      	b.n	8000bb8 <__udivmoddi4+0x134>

08000d60 <__aeabi_idiv0>:
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop

08000d64 <Adc1Conv>:


uint16_t a;

uint16_t Adc1Conv(void)
{
 8000d64:	b538      	push	{r3, r4, r5, lr}
	HAL_ADC_Start(&hadc1);
 8000d66:	4c09      	ldr	r4, [pc, #36]	; (8000d8c <Adc1Conv+0x28>)
	HAL_ADC_PollForConversion(&hadc1, 100);
	a = HAL_ADC_GetValue(&hadc1);
 8000d68:	4d09      	ldr	r5, [pc, #36]	; (8000d90 <Adc1Conv+0x2c>)
	HAL_ADC_Start(&hadc1);
 8000d6a:	4620      	mov	r0, r4
 8000d6c:	f000 fbc2 	bl	80014f4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 100);
 8000d70:	2164      	movs	r1, #100	; 0x64
 8000d72:	4620      	mov	r0, r4
 8000d74:	f000 fc3c 	bl	80015f0 <HAL_ADC_PollForConversion>
	a = HAL_ADC_GetValue(&hadc1);
 8000d78:	4620      	mov	r0, r4
 8000d7a:	f000 fc89 	bl	8001690 <HAL_ADC_GetValue>
 8000d7e:	8028      	strh	r0, [r5, #0]
	HAL_ADC_Stop(&hadc1);
 8000d80:	4620      	mov	r0, r4
 8000d82:	f000 fc17 	bl	80015b4 <HAL_ADC_Stop>
	return a;
}
 8000d86:	8828      	ldrh	r0, [r5, #0]
 8000d88:	bd38      	pop	{r3, r4, r5, pc}
 8000d8a:	bf00      	nop
 8000d8c:	200000f0 	.word	0x200000f0
 8000d90:	20000098 	.word	0x20000098
 8000d94:	00000000 	.word	0x00000000

08000d98 <Adc1LCD>:

void Adc1LCD(void)
{
 8000d98:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	char str[7];
	char str2[7];
	int Adc1Value;

	Adc1Value = Adc1Conv();
 8000d9a:	f7ff ffe3 	bl	8000d64 <Adc1Conv>
	int b = (int)Adc1Value * 0.7;
	sprintf(str,"%04d", a);
 8000d9e:	4b1a      	ldr	r3, [pc, #104]	; (8000e08 <Adc1LCD+0x70>)
 8000da0:	491a      	ldr	r1, [pc, #104]	; (8000e0c <Adc1LCD+0x74>)
 8000da2:	881a      	ldrh	r2, [r3, #0]
	Adc1Value = Adc1Conv();
 8000da4:	4604      	mov	r4, r0
	sprintf(str,"%04d", a);
 8000da6:	4668      	mov	r0, sp
 8000da8:	f002 fab2 	bl	8003310 <siprintf>
	int b = (int)Adc1Value * 0.7;
 8000dac:	4620      	mov	r0, r4
 8000dae:	f7ff fbb1 	bl	8000514 <__aeabi_i2d>
 8000db2:	a313      	add	r3, pc, #76	; (adr r3, 8000e00 <Adc1LCD+0x68>)
 8000db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000db8:	f7ff fc12 	bl	80005e0 <__aeabi_dmul>
 8000dbc:	f7ff fe22 	bl	8000a04 <__aeabi_d2iz>
	sprintf(str2,"|%04dmV", b);
 8000dc0:	4913      	ldr	r1, [pc, #76]	; (8000e10 <Adc1LCD+0x78>)
 8000dc2:	4602      	mov	r2, r0
 8000dc4:	a802      	add	r0, sp, #8
 8000dc6:	f002 faa3 	bl	8003310 <siprintf>

	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000dca:	21c0      	movs	r1, #192	; 0xc0
 8000dcc:	207e      	movs	r0, #126	; 0x7e
 8000dce:	f000 f857 	bl	8000e80 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, str); // значение в попугаях
 8000dd2:	4669      	mov	r1, sp
 8000dd4:	207e      	movs	r0, #126	; 0x7e
 8000dd6:	f000 f86c 	bl	8000eb2 <LCD_SendString>

	LCD_SendCommand(LCD_ADDR, 0b10001110);
 8000dda:	218e      	movs	r1, #142	; 0x8e
 8000ddc:	207e      	movs	r0, #126	; 0x7e
 8000dde:	f000 f84f 	bl	8000e80 <LCD_SendCommand>
    LCD_SendData(LCD_ADDR, 23);
 8000de2:	2117      	movs	r1, #23
 8000de4:	207e      	movs	r0, #126	; 0x7e
 8000de6:	f000 f84e 	bl	8000e86 <LCD_SendData>

	LCD_SendCommand(LCD_ADDR, 0b11000100);
 8000dea:	21c4      	movs	r1, #196	; 0xc4
 8000dec:	207e      	movs	r0, #126	; 0x7e
 8000dee:	f000 f847 	bl	8000e80 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, str2);
 8000df2:	a902      	add	r1, sp, #8
 8000df4:	207e      	movs	r0, #126	; 0x7e
 8000df6:	f000 f85c 	bl	8000eb2 <LCD_SendString>

}
 8000dfa:	b004      	add	sp, #16
 8000dfc:	bd10      	pop	{r4, pc}
 8000dfe:	bf00      	nop
 8000e00:	66666666 	.word	0x66666666
 8000e04:	3fe66666 	.word	0x3fe66666
 8000e08:	20000098 	.word	0x20000098
 8000e0c:	08003b80 	.word	0x08003b80
 8000e10:	08003b85 	.word	0x08003b85

08000e14 <LCD_SendInternal>:
extern I2C_HandleTypeDef hi2c1;

//HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags);

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data, uint8_t flags)
{
 8000e14:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8000e16:	460e      	mov	r6, r1
 8000e18:	4614      	mov	r4, r2
    HAL_StatusTypeDef res;
    for(;;) {
        res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 8000e1a:	4605      	mov	r5, r0
 8000e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e20:	2201      	movs	r2, #1
 8000e22:	4629      	mov	r1, r5
 8000e24:	4815      	ldr	r0, [pc, #84]	; (8000e7c <LCD_SendInternal+0x68>)
 8000e26:	f001 f8ed 	bl	8002004 <HAL_I2C_IsDeviceReady>
        if(res == HAL_OK)
 8000e2a:	2800      	cmp	r0, #0
 8000e2c:	d1f6      	bne.n	8000e1c <LCD_SendInternal+0x8>
            break;
    }

    uint8_t up = data & 0xF0;
 8000e2e:	f026 030f 	bic.w	r3, r6, #15
    uint8_t lo = (data << 4) & 0xF0;

    uint8_t data_arr[4];
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 8000e32:	4323      	orrs	r3, r4
    data_arr[1] = up|flags|BACKLIGHT;
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 8000e34:	ea44 1406 	orr.w	r4, r4, r6, lsl #4
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 8000e38:	f043 020c 	orr.w	r2, r3, #12
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 8000e3c:	b2e4      	uxtb	r4, r4
    data_arr[1] = up|flags|BACKLIGHT;
 8000e3e:	f043 0308 	orr.w	r3, r3, #8
 8000e42:	f88d 300d 	strb.w	r3, [sp, #13]
    data_arr[2] = lo|flags|BACKLIGHT|PIN_EN;
 8000e46:	f044 030c 	orr.w	r3, r4, #12
 8000e4a:	f88d 300e 	strb.w	r3, [sp, #14]
    data_arr[3] = lo|flags|BACKLIGHT;

    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000e4e:	f04f 33ff 	mov.w	r3, #4294967295
    data_arr[0] = up|flags|BACKLIGHT|PIN_EN;
 8000e52:	f88d 200c 	strb.w	r2, [sp, #12]
    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000e56:	9300      	str	r3, [sp, #0]
 8000e58:	aa03      	add	r2, sp, #12
 8000e5a:	2304      	movs	r3, #4
 8000e5c:	4629      	mov	r1, r5
    data_arr[3] = lo|flags|BACKLIGHT;
 8000e5e:	f044 0408 	orr.w	r4, r4, #8
    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000e62:	4806      	ldr	r0, [pc, #24]	; (8000e7c <LCD_SendInternal+0x68>)
    data_arr[3] = lo|flags|BACKLIGHT;
 8000e64:	f88d 400f 	strb.w	r4, [sp, #15]
    res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr), HAL_MAX_DELAY);
 8000e68:	f000 fff6 	bl	8001e58 <HAL_I2C_Master_Transmit>
 8000e6c:	4604      	mov	r4, r0
    HAL_Delay(LCD_DELAY_MS);
 8000e6e:	2005      	movs	r0, #5
 8000e70:	f000 fa88 	bl	8001384 <HAL_Delay>
    return res;
}
 8000e74:	4620      	mov	r0, r4
 8000e76:	b004      	add	sp, #16
 8000e78:	bd70      	pop	{r4, r5, r6, pc}
 8000e7a:	bf00      	nop
 8000e7c:	2000009c 	.word	0x2000009c

08000e80 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd)
{
    LCD_SendInternal(lcd_addr, cmd, 0);
 8000e80:	2200      	movs	r2, #0
 8000e82:	f7ff bfc7 	b.w	8000e14 <LCD_SendInternal>

08000e86 <LCD_SendData>:
}

void LCD_SendData(uint8_t lcd_addr, uint8_t data)
{
    LCD_SendInternal(lcd_addr, data, PIN_RS);
 8000e86:	2201      	movs	r2, #1
 8000e88:	f7ff bfc4 	b.w	8000e14 <LCD_SendInternal>

08000e8c <LCD_Init>:
}

void LCD_Init(uint8_t lcd_addr)
{
 8000e8c:	b510      	push	{r4, lr}
    // 4-bit mode, 2 lines, 5x7 format
    LCD_SendCommand(lcd_addr, 0b00110000);
 8000e8e:	2130      	movs	r1, #48	; 0x30
{
 8000e90:	4604      	mov	r4, r0
    LCD_SendCommand(lcd_addr, 0b00110000);
 8000e92:	f7ff fff5 	bl	8000e80 <LCD_SendCommand>
    // display & cursor home (keep this!)
    LCD_SendCommand(lcd_addr, 0b00000010);
 8000e96:	4620      	mov	r0, r4
 8000e98:	2102      	movs	r1, #2
 8000e9a:	f7ff fff1 	bl	8000e80 <LCD_SendCommand>
    // display on, right shift, underline off, blink off
    LCD_SendCommand(lcd_addr, 0b00001100);
 8000e9e:	4620      	mov	r0, r4
 8000ea0:	210c      	movs	r1, #12
 8000ea2:	f7ff ffed 	bl	8000e80 <LCD_SendCommand>
    // clear display (optional here)
    LCD_SendCommand(lcd_addr, 0b00000001);
 8000ea6:	4620      	mov	r0, r4
 8000ea8:	2101      	movs	r1, #1
}
 8000eaa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    LCD_SendCommand(lcd_addr, 0b00000001);
 8000eae:	f7ff bfe7 	b.w	8000e80 <LCD_SendCommand>

08000eb2 <LCD_SendString>:

void LCD_SendString(uint8_t lcd_addr, char *str)
{
 8000eb2:	b538      	push	{r3, r4, r5, lr}
 8000eb4:	4605      	mov	r5, r0
 8000eb6:	1e4c      	subs	r4, r1, #1
    while(*str) {
 8000eb8:	f814 1f01 	ldrb.w	r1, [r4, #1]!
 8000ebc:	b901      	cbnz	r1, 8000ec0 <LCD_SendString+0xe>
        LCD_SendData(lcd_addr, (uint8_t)(*str));
        str++;
    }
}
 8000ebe:	bd38      	pop	{r3, r4, r5, pc}
        LCD_SendData(lcd_addr, (uint8_t)(*str));
 8000ec0:	4628      	mov	r0, r5
 8000ec2:	f7ff ffe0 	bl	8000e86 <LCD_SendData>
 8000ec6:	e7f7      	b.n	8000eb8 <LCD_SendString+0x6>

08000ec8 <init>:

void init()
{
    LCD_Init(LCD_ADDR);
 8000ec8:	207e      	movs	r0, #126	; 0x7e
 8000eca:	f7ff bfdf 	b.w	8000e8c <LCD_Init>
	...

08000ed0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ed0:	b530      	push	{r4, r5, lr}
 8000ed2:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	4b26      	ldr	r3, [pc, #152]	; (8000f70 <SystemClock_Config+0xa0>)
 8000ed8:	9101      	str	r1, [sp, #4]
 8000eda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000edc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000ee0:	641a      	str	r2, [r3, #64]	; 0x40
 8000ee2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ee8:	9301      	str	r3, [sp, #4]
 8000eea:	9b01      	ldr	r3, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eec:	4b21      	ldr	r3, [pc, #132]	; (8000f74 <SystemClock_Config+0xa4>)
 8000eee:	9102      	str	r1, [sp, #8]
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000ef6:	601a      	str	r2, [r3, #0]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000efe:	9302      	str	r3, [sp, #8]
 8000f00:	9b02      	ldr	r3, [sp, #8]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f02:	2301      	movs	r3, #1
 8000f04:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000f06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f0a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f0c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f10:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000f12:	2308      	movs	r3, #8
 8000f14:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 128;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f16:	2404      	movs	r4, #4
  RCC_OscInitStruct.PLL.PLLN = 128;
 8000f18:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f1a:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f1c:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f1e:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 128;
 8000f20:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000f22:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000f24:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f26:	f001 fde3 	bl	8002af0 <HAL_RCC_OscConfig>
 8000f2a:	4601      	mov	r1, r0
 8000f2c:	b100      	cbz	r0, 8000f30 <SystemClock_Config+0x60>
 8000f2e:	e7fe      	b.n	8000f2e <SystemClock_Config+0x5e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f30:	230f      	movs	r3, #15
 8000f32:	9303      	str	r3, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f34:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000f36:	2390      	movs	r3, #144	; 0x90
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f38:	9007      	str	r0, [sp, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f3a:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f3c:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000f3e:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f40:	f001 ff86 	bl	8002e50 <HAL_RCC_ClockConfig>
 8000f44:	4605      	mov	r5, r0
 8000f46:	b100      	cbz	r0, 8000f4a <SystemClock_Config+0x7a>
 8000f48:	e7fe      	b.n	8000f48 <SystemClock_Config+0x78>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000f4a:	f002 f81b 	bl	8002f84 <HAL_RCC_GetHCLKFreq>
 8000f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f52:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f56:	f000 fd1f 	bl	8001998 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000f5a:	4620      	mov	r0, r4
 8000f5c:	f000 fd32 	bl	80019c4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000f60:	462a      	mov	r2, r5
 8000f62:	4629      	mov	r1, r5
 8000f64:	f04f 30ff 	mov.w	r0, #4294967295
 8000f68:	f000 fcd6 	bl	8001918 <HAL_NVIC_SetPriority>
}
 8000f6c:	b015      	add	sp, #84	; 0x54
 8000f6e:	bd30      	pop	{r4, r5, pc}
 8000f70:	40023800 	.word	0x40023800
 8000f74:	40007000 	.word	0x40007000

08000f78 <main>:
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b08a      	sub	sp, #40	; 0x28
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f7c:	2400      	movs	r4, #0
  HAL_Init();
 8000f7e:	f000 f9d5 	bl	800132c <HAL_Init>
  SystemClock_Config();
 8000f82:	f7ff ffa5 	bl	8000ed0 <SystemClock_Config>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f86:	4b48      	ldr	r3, [pc, #288]	; (80010a8 <main+0x130>)
 8000f88:	9401      	str	r4, [sp, #4]
 8000f8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000f8c:	4847      	ldr	r0, [pc, #284]	; (80010ac <main+0x134>)
  htim7.Instance = TIM7;
 8000f8e:	4d48      	ldr	r5, [pc, #288]	; (80010b0 <main+0x138>)
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000f90:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000f94:	631a      	str	r2, [r3, #48]	; 0x30
 8000f96:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f98:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8000f9c:	9201      	str	r2, [sp, #4]
 8000f9e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa0:	9402      	str	r4, [sp, #8]
 8000fa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fa4:	f042 0201 	orr.w	r2, r2, #1
 8000fa8:	631a      	str	r2, [r3, #48]	; 0x30
 8000faa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fac:	f002 0201 	and.w	r2, r2, #1
 8000fb0:	9202      	str	r2, [sp, #8]
 8000fb2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fb4:	9403      	str	r4, [sp, #12]
 8000fb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fb8:	f042 0208 	orr.w	r2, r2, #8
 8000fbc:	631a      	str	r2, [r3, #48]	; 0x30
 8000fbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fc0:	f002 0208 	and.w	r2, r2, #8
 8000fc4:	9203      	str	r2, [sp, #12]
 8000fc6:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc8:	9404      	str	r4, [sp, #16]
 8000fca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000fcc:	f042 0202 	orr.w	r2, r2, #2
 8000fd0:	631a      	str	r2, [r3, #48]	; 0x30
 8000fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd4:	f003 0302 	and.w	r3, r3, #2
 8000fd8:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000fda:	4622      	mov	r2, r4
 8000fdc:	f44f 4170 	mov.w	r1, #61440	; 0xf000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fe0:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fe2:	2601      	movs	r6, #1
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000fe4:	f000 fdf2 	bl	8001bcc <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000fe8:	f44f 4370 	mov.w	r3, #61440	; 0xf000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fec:	482f      	ldr	r0, [pc, #188]	; (80010ac <main+0x134>)
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000fee:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ff0:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff2:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ff6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ff8:	f000 fd08 	bl	8001a0c <HAL_GPIO_Init>
  htim7.Init.Prescaler = 8000;
 8000ffc:	482d      	ldr	r0, [pc, #180]	; (80010b4 <main+0x13c>)
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ffe:	60ac      	str	r4, [r5, #8]
  htim7.Init.Prescaler = 8000;
 8001000:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8001004:	e885 0009 	stmia.w	r5, {r0, r3}
  htim7.Init.Period = 500;
 8001008:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800100c:	4628      	mov	r0, r5
  htim7.Init.Period = 500;
 800100e:	60eb      	str	r3, [r5, #12]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001010:	f002 f8f2 	bl	80031f8 <HAL_TIM_Base_Init>
 8001014:	b100      	cbz	r0, 8001018 <main+0xa0>
 8001016:	e7fe      	b.n	8001016 <main+0x9e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001018:	2320      	movs	r3, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800101a:	9006      	str	r0, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800101c:	a905      	add	r1, sp, #20
 800101e:	4628      	mov	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001020:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001022:	f002 f903 	bl	800322c <HAL_TIMEx_MasterConfigSynchronization>
 8001026:	b100      	cbz	r0, 800102a <main+0xb2>
 8001028:	e7fe      	b.n	8001028 <main+0xb0>
  hi2c1.Instance = I2C1;
 800102a:	4b23      	ldr	r3, [pc, #140]	; (80010b8 <main+0x140>)
  hi2c1.Init.ClockSpeed = 100000;
 800102c:	4923      	ldr	r1, [pc, #140]	; (80010bc <main+0x144>)
 800102e:	4a24      	ldr	r2, [pc, #144]	; (80010c0 <main+0x148>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001030:	6098      	str	r0, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001032:	60d8      	str	r0, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001034:	f44f 4780 	mov.w	r7, #16384	; 0x4000
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001038:	6158      	str	r0, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800103a:	6198      	str	r0, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800103c:	61d8      	str	r0, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800103e:	6218      	str	r0, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001040:	4618      	mov	r0, r3
  hi2c1.Init.ClockSpeed = 100000;
 8001042:	e883 0006 	stmia.w	r3, {r1, r2}
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001046:	611f      	str	r7, [r3, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001048:	f000 fe98 	bl	8001d7c <HAL_I2C_Init>
 800104c:	b100      	cbz	r0, 8001050 <main+0xd8>
 800104e:	e7fe      	b.n	800104e <main+0xd6>
  hadc1.Instance = ADC1;
 8001050:	4c1c      	ldr	r4, [pc, #112]	; (80010c4 <main+0x14c>)
 8001052:	4b1d      	ldr	r3, [pc, #116]	; (80010c8 <main+0x150>)
 8001054:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001056:	6060      	str	r0, [r4, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001058:	60a0      	str	r0, [r4, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800105a:	6120      	str	r0, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800105c:	61a0      	str	r0, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800105e:	6220      	str	r0, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001060:	62e0      	str	r0, [r4, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001062:	4b1a      	ldr	r3, [pc, #104]	; (80010cc <main+0x154>)
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001064:	60e0      	str	r0, [r4, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001066:	6320      	str	r0, [r4, #48]	; 0x30
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001068:	4620      	mov	r0, r4
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800106a:	62a3      	str	r3, [r4, #40]	; 0x28
  hadc1.Init.NbrOfConversion = 1;
 800106c:	61e6      	str	r6, [r4, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800106e:	6166      	str	r6, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001070:	f000 f99c 	bl	80013ac <HAL_ADC_Init>
 8001074:	b100      	cbz	r0, 8001078 <main+0x100>
 8001076:	e7fe      	b.n	8001076 <main+0xfe>
  sConfig.Channel = ADC_CHANNEL_0;
 8001078:	9005      	str	r0, [sp, #20]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800107a:	9007      	str	r0, [sp, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800107c:	a905      	add	r1, sp, #20
 800107e:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 8001080:	9606      	str	r6, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001082:	f000 fb9f 	bl	80017c4 <HAL_ADC_ConfigChannel>
 8001086:	b100      	cbz	r0, 800108a <main+0x112>
 8001088:	e7fe      	b.n	8001088 <main+0x110>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 800108a:	4632      	mov	r2, r6
 800108c:	4639      	mov	r1, r7
 800108e:	4807      	ldr	r0, [pc, #28]	; (80010ac <main+0x134>)
 8001090:	f000 fd9c 	bl	8001bcc <HAL_GPIO_WritePin>
  	init();
 8001094:	f7ff ff18 	bl	8000ec8 <init>
  	HAL_TIM_Base_Start(&htim7);
 8001098:	4628      	mov	r0, r5
 800109a:	f001 ff89 	bl	8002fb0 <HAL_TIM_Base_Start>
  	HAL_TIM_Base_Start_IT(&htim7);
 800109e:	4628      	mov	r0, r5
 80010a0:	f001 ff93 	bl	8002fca <HAL_TIM_Base_Start_IT>
 80010a4:	e7fe      	b.n	80010a4 <main+0x12c>
 80010a6:	bf00      	nop
 80010a8:	40023800 	.word	0x40023800
 80010ac:	40020c00 	.word	0x40020c00
 80010b0:	20000138 	.word	0x20000138
 80010b4:	40001400 	.word	0x40001400
 80010b8:	2000009c 	.word	0x2000009c
 80010bc:	40005400 	.word	0x40005400
 80010c0:	000186a0 	.word	0x000186a0
 80010c4:	200000f0 	.word	0x200000f0
 80010c8:	40012000 	.word	0x40012000
 80010cc:	0f000001 	.word	0x0f000001

080010d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010d0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010d2:	2003      	movs	r0, #3
 80010d4:	f000 fc0e 	bl	80018f4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80010d8:	2200      	movs	r2, #0
 80010da:	4611      	mov	r1, r2
 80010dc:	f06f 000b 	mvn.w	r0, #11
 80010e0:	f000 fc1a 	bl	8001918 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80010e4:	2200      	movs	r2, #0
 80010e6:	4611      	mov	r1, r2
 80010e8:	f06f 000a 	mvn.w	r0, #10
 80010ec:	f000 fc14 	bl	8001918 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80010f0:	2200      	movs	r2, #0
 80010f2:	4611      	mov	r1, r2
 80010f4:	f06f 0009 	mvn.w	r0, #9
 80010f8:	f000 fc0e 	bl	8001918 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 80010fc:	2200      	movs	r2, #0
 80010fe:	4611      	mov	r1, r2
 8001100:	f06f 0004 	mvn.w	r0, #4
 8001104:	f000 fc08 	bl	8001918 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001108:	2200      	movs	r2, #0
 800110a:	4611      	mov	r1, r2
 800110c:	f06f 0003 	mvn.w	r0, #3
 8001110:	f000 fc02 	bl	8001918 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001114:	2200      	movs	r2, #0
 8001116:	4611      	mov	r1, r2
 8001118:	f06f 0001 	mvn.w	r0, #1
 800111c:	f000 fbfc 	bl	8001918 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001120:	2200      	movs	r2, #0
 8001122:	4611      	mov	r1, r2
 8001124:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001128:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800112c:	f000 bbf4 	b.w	8001918 <HAL_NVIC_SetPriority>

08001130 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001130:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8001132:	6802      	ldr	r2, [r0, #0]
 8001134:	4b11      	ldr	r3, [pc, #68]	; (800117c <HAL_ADC_MspInit+0x4c>)
 8001136:	429a      	cmp	r2, r3
{
 8001138:	b086      	sub	sp, #24
  if(hadc->Instance==ADC1)
 800113a:	d11d      	bne.n	8001178 <HAL_ADC_MspInit+0x48>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800113c:	2400      	movs	r4, #0
 800113e:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8001142:	9400      	str	r4, [sp, #0]
 8001144:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001146:	480e      	ldr	r0, [pc, #56]	; (8001180 <HAL_ADC_MspInit+0x50>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001148:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800114c:	645a      	str	r2, [r3, #68]	; 0x44
 800114e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	9403      	str	r4, [sp, #12]
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001152:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001156:	9300      	str	r3, [sp, #0]
 8001158:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800115a:	2301      	movs	r3, #1
 800115c:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001160:	2303      	movs	r3, #3
 8001162:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001164:	f000 fc52 	bl	8001a0c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001168:	2012      	movs	r0, #18
 800116a:	4622      	mov	r2, r4
 800116c:	4621      	mov	r1, r4
 800116e:	f000 fbd3 	bl	8001918 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001172:	2012      	movs	r0, #18
 8001174:	f000 fc04 	bl	8001980 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001178:	b006      	add	sp, #24
 800117a:	bd10      	pop	{r4, pc}
 800117c:	40012000 	.word	0x40012000
 8001180:	40020000 	.word	0x40020000

08001184 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001184:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8001186:	6802      	ldr	r2, [r0, #0]
 8001188:	4b17      	ldr	r3, [pc, #92]	; (80011e8 <HAL_I2C_MspInit+0x64>)
 800118a:	429a      	cmp	r2, r3
{
 800118c:	b086      	sub	sp, #24
  if(hi2c->Instance==I2C1)
 800118e:	d129      	bne.n	80011e4 <HAL_I2C_MspInit+0x60>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001190:	23c0      	movs	r3, #192	; 0xc0
 8001192:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001194:	2312      	movs	r3, #18
 8001196:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001198:	2303      	movs	r3, #3
 800119a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800119c:	2304      	movs	r3, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800119e:	2400      	movs	r4, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011a0:	eb0d 0103 	add.w	r1, sp, r3
 80011a4:	4811      	ldr	r0, [pc, #68]	; (80011ec <HAL_I2C_MspInit+0x68>)
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80011a6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a8:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011aa:	f000 fc2f 	bl	8001a0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011ae:	4b10      	ldr	r3, [pc, #64]	; (80011f0 <HAL_I2C_MspInit+0x6c>)
 80011b0:	9400      	str	r4, [sp, #0]
 80011b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011b4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80011b8:	641a      	str	r2, [r3, #64]	; 0x40
 80011ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80011c0:	4622      	mov	r2, r4
 80011c2:	4621      	mov	r1, r4
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011c4:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80011c6:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 80011c8:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80011ca:	f000 fba5 	bl	8001918 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80011ce:	201f      	movs	r0, #31
 80011d0:	f000 fbd6 	bl	8001980 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80011d4:	2020      	movs	r0, #32
 80011d6:	4622      	mov	r2, r4
 80011d8:	4621      	mov	r1, r4
 80011da:	f000 fb9d 	bl	8001918 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80011de:	2020      	movs	r0, #32
 80011e0:	f000 fbce 	bl	8001980 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80011e4:	b006      	add	sp, #24
 80011e6:	bd10      	pop	{r4, pc}
 80011e8:	40005400 	.word	0x40005400
 80011ec:	40020400 	.word	0x40020400
 80011f0:	40023800 	.word	0x40023800

080011f4 <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011f4:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM7)
 80011f6:	4b0d      	ldr	r3, [pc, #52]	; (800122c <HAL_TIM_Base_MspInit+0x38>)
 80011f8:	6802      	ldr	r2, [r0, #0]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	d113      	bne.n	8001226 <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80011fe:	2200      	movs	r2, #0
 8001200:	f503 3309 	add.w	r3, r3, #140288	; 0x22400
 8001204:	9201      	str	r2, [sp, #4]
 8001206:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001208:	f041 0120 	orr.w	r1, r1, #32
 800120c:	6419      	str	r1, [r3, #64]	; 0x40
 800120e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001210:	f003 0320 	and.w	r3, r3, #32
 8001214:	9301      	str	r3, [sp, #4]
    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001216:	2037      	movs	r0, #55	; 0x37
 8001218:	4611      	mov	r1, r2
    __HAL_RCC_TIM7_CLK_ENABLE();
 800121a:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800121c:	f000 fb7c 	bl	8001918 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001220:	2037      	movs	r0, #55	; 0x37
 8001222:	f000 fbad 	bl	8001980 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8001226:	b003      	add	sp, #12
 8001228:	f85d fb04 	ldr.w	pc, [sp], #4
 800122c:	40001400 	.word	0x40001400

08001230 <NMI_Handler>:
 8001230:	4770      	bx	lr

08001232 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001232:	e7fe      	b.n	8001232 <HardFault_Handler>

08001234 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001234:	e7fe      	b.n	8001234 <MemManage_Handler>

08001236 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001236:	e7fe      	b.n	8001236 <BusFault_Handler>

08001238 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001238:	e7fe      	b.n	8001238 <UsageFault_Handler>

0800123a <SVC_Handler>:
 800123a:	4770      	bx	lr

0800123c <DebugMon_Handler>:
 800123c:	4770      	bx	lr

0800123e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800123e:	4770      	bx	lr

08001240 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001240:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001242:	f000 f88d 	bl	8001360 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001246:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800124a:	f000 bbc8 	b.w	80019de <HAL_SYSTICK_IRQHandler>
	...

08001250 <ADC_IRQHandler>:
void ADC_IRQHandler(void)
{
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001250:	4801      	ldr	r0, [pc, #4]	; (8001258 <ADC_IRQHandler+0x8>)
 8001252:	f000 ba23 	b.w	800169c <HAL_ADC_IRQHandler>
 8001256:	bf00      	nop
 8001258:	200000f0 	.word	0x200000f0

0800125c <I2C1_EV_IRQHandler>:
void I2C1_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800125c:	4801      	ldr	r0, [pc, #4]	; (8001264 <I2C1_EV_IRQHandler+0x8>)
 800125e:	f001 b81d 	b.w	800229c <HAL_I2C_EV_IRQHandler>
 8001262:	bf00      	nop
 8001264:	2000009c 	.word	0x2000009c

08001268 <I2C1_ER_IRQHandler>:
void I2C1_ER_IRQHandler(void)
{
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8001268:	4801      	ldr	r0, [pc, #4]	; (8001270 <I2C1_ER_IRQHandler+0x8>)
 800126a:	f001 bb81 	b.w	8002970 <HAL_I2C_ER_IRQHandler>
 800126e:	bf00      	nop
 8001270:	2000009c 	.word	0x2000009c

08001274 <TIM7_IRQHandler>:

/**
* @brief This function handles TIM7 global interrupt.
*/
void TIM7_IRQHandler(void)
{
 8001274:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001276:	4806      	ldr	r0, [pc, #24]	; (8001290 <TIM7_IRQHandler+0x1c>)
 8001278:	f001 feb7 	bl	8002fea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 800127c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001280:	4804      	ldr	r0, [pc, #16]	; (8001294 <TIM7_IRQHandler+0x20>)
 8001282:	f000 fca8 	bl	8001bd6 <HAL_GPIO_TogglePin>
  Adc1LCD();

  /* USER CODE END TIM7_IRQn 1 */
}
 8001286:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  Adc1LCD();
 800128a:	f7ff bd85 	b.w	8000d98 <Adc1LCD>
 800128e:	bf00      	nop
 8001290:	20000138 	.word	0x20000138
 8001294:	40020c00 	.word	0x40020c00

08001298 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001298:	490f      	ldr	r1, [pc, #60]	; (80012d8 <SystemInit+0x40>)
 800129a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 800129e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80012a6:	4b0d      	ldr	r3, [pc, #52]	; (80012dc <SystemInit+0x44>)
 80012a8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80012aa:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80012ac:	f042 0201 	orr.w	r2, r2, #1
 80012b0:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80012b2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80012b4:	681a      	ldr	r2, [r3, #0]
 80012b6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80012ba:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80012be:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80012c0:	4a07      	ldr	r2, [pc, #28]	; (80012e0 <SystemInit+0x48>)
 80012c2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80012ca:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80012cc:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012ce:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80012d2:	608b      	str	r3, [r1, #8]
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	e000ed00 	.word	0xe000ed00
 80012dc:	40023800 	.word	0x40023800
 80012e0:	24003010 	.word	0x24003010

080012e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012e4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012e6:	4a0e      	ldr	r2, [pc, #56]	; (8001320 <HAL_InitTick+0x3c>)
 80012e8:	4b0e      	ldr	r3, [pc, #56]	; (8001324 <HAL_InitTick+0x40>)
{
 80012ea:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012ec:	7818      	ldrb	r0, [r3, #0]
 80012ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012f2:	fbb3 f3f0 	udiv	r3, r3, r0
 80012f6:	6810      	ldr	r0, [r2, #0]
 80012f8:	fbb0 f0f3 	udiv	r0, r0, r3
 80012fc:	f000 fb4c 	bl	8001998 <HAL_SYSTICK_Config>
 8001300:	4604      	mov	r4, r0
 8001302:	b958      	cbnz	r0, 800131c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001304:	2d0f      	cmp	r5, #15
 8001306:	d809      	bhi.n	800131c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001308:	4602      	mov	r2, r0
 800130a:	4629      	mov	r1, r5
 800130c:	f04f 30ff 	mov.w	r0, #4294967295
 8001310:	f000 fb02 	bl	8001918 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001314:	4b04      	ldr	r3, [pc, #16]	; (8001328 <HAL_InitTick+0x44>)
 8001316:	4620      	mov	r0, r4
 8001318:	601d      	str	r5, [r3, #0]
 800131a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800131c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800131e:	bd38      	pop	{r3, r4, r5, pc}
 8001320:	20000000 	.word	0x20000000
 8001324:	20000004 	.word	0x20000004
 8001328:	20000008 	.word	0x20000008

0800132c <HAL_Init>:
{
 800132c:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800132e:	4b0b      	ldr	r3, [pc, #44]	; (800135c <HAL_Init+0x30>)
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001336:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001338:	681a      	ldr	r2, [r3, #0]
 800133a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800133e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001346:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001348:	2003      	movs	r0, #3
 800134a:	f000 fad3 	bl	80018f4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800134e:	2000      	movs	r0, #0
 8001350:	f7ff ffc8 	bl	80012e4 <HAL_InitTick>
  HAL_MspInit();
 8001354:	f7ff febc 	bl	80010d0 <HAL_MspInit>
}
 8001358:	2000      	movs	r0, #0
 800135a:	bd08      	pop	{r3, pc}
 800135c:	40023c00 	.word	0x40023c00

08001360 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001360:	4a03      	ldr	r2, [pc, #12]	; (8001370 <HAL_IncTick+0x10>)
 8001362:	4b04      	ldr	r3, [pc, #16]	; (8001374 <HAL_IncTick+0x14>)
 8001364:	6811      	ldr	r1, [r2, #0]
 8001366:	781b      	ldrb	r3, [r3, #0]
 8001368:	440b      	add	r3, r1
 800136a:	6013      	str	r3, [r2, #0]
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	20000174 	.word	0x20000174
 8001374:	20000004 	.word	0x20000004

08001378 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001378:	4b01      	ldr	r3, [pc, #4]	; (8001380 <HAL_GetTick+0x8>)
 800137a:	6818      	ldr	r0, [r3, #0]
}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	20000174 	.word	0x20000174

08001384 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001384:	b538      	push	{r3, r4, r5, lr}
 8001386:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001388:	f7ff fff6 	bl	8001378 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800138c:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800138e:	bf1c      	itt	ne
 8001390:	4b05      	ldrne	r3, [pc, #20]	; (80013a8 <HAL_Delay+0x24>)
 8001392:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001394:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001396:	bf18      	it	ne
 8001398:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800139a:	f7ff ffed 	bl	8001378 <HAL_GetTick>
 800139e:	1b40      	subs	r0, r0, r5
 80013a0:	4284      	cmp	r4, r0
 80013a2:	d8fa      	bhi.n	800139a <HAL_Delay+0x16>
  {
  }
}
 80013a4:	bd38      	pop	{r3, r4, r5, pc}
 80013a6:	bf00      	nop
 80013a8:	20000004 	.word	0x20000004

080013ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80013ac:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80013ae:	4604      	mov	r4, r0
 80013b0:	2800      	cmp	r0, #0
 80013b2:	f000 8099 	beq.w	80014e8 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80013b6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80013b8:	b923      	cbnz	r3, 80013c4 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80013ba:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80013bc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80013c0:	f7ff feb6 	bl	8001130 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013c6:	06db      	lsls	r3, r3, #27
 80013c8:	f100 808c 	bmi.w	80014e4 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80013cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80013ce:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80013d2:	f023 0302 	bic.w	r3, r3, #2
 80013d6:	f043 0302 	orr.w	r3, r3, #2
 80013da:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80013dc:	4b43      	ldr	r3, [pc, #268]	; (80014ec <HAL_ADC_Init+0x140>)
 80013de:	685a      	ldr	r2, [r3, #4]
 80013e0:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80013e4:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80013e6:	685a      	ldr	r2, [r3, #4]
 80013e8:	6861      	ldr	r1, [r4, #4]
 80013ea:	430a      	orrs	r2, r1
 80013ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80013ee:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80013f0:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80013f2:	685a      	ldr	r2, [r3, #4]
 80013f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80013f8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80013fa:	685a      	ldr	r2, [r3, #4]
 80013fc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001400:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001402:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001404:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001406:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800140a:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800140c:	685a      	ldr	r2, [r3, #4]
 800140e:	430a      	orrs	r2, r1
 8001410:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001412:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001414:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001416:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800141a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800141c:	689a      	ldr	r2, [r3, #8]
 800141e:	430a      	orrs	r2, r1
 8001420:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001422:	4933      	ldr	r1, [pc, #204]	; (80014f0 <HAL_ADC_Init+0x144>)
 8001424:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001426:	428a      	cmp	r2, r1
 8001428:	d050      	beq.n	80014cc <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800142a:	6899      	ldr	r1, [r3, #8]
 800142c:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8001430:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001432:	6899      	ldr	r1, [r3, #8]
 8001434:	430a      	orrs	r2, r1
 8001436:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001438:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800143a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800143c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001440:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001442:	689a      	ldr	r2, [r3, #8]
 8001444:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001446:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001448:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 800144a:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800144c:	f022 0202 	bic.w	r2, r2, #2
 8001450:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 8001452:	689a      	ldr	r2, [r3, #8]
 8001454:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8001458:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800145a:	6a22      	ldr	r2, [r4, #32]
 800145c:	2a00      	cmp	r2, #0
 800145e:	d03d      	beq.n	80014dc <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001460:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001462:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001464:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001468:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800146a:	685a      	ldr	r2, [r3, #4]
 800146c:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001470:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001472:	685a      	ldr	r2, [r3, #4]
 8001474:	3901      	subs	r1, #1
 8001476:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800147a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800147c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800147e:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001480:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001484:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001488:	3901      	subs	r1, #1
 800148a:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800148e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001490:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001492:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001494:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001498:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800149a:	689a      	ldr	r2, [r3, #8]
 800149c:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 80014a0:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80014a2:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014a4:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80014a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80014aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014ac:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80014ae:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80014b0:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 80014b4:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 80014b6:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80014b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014ba:	f023 0303 	bic.w	r3, r3, #3
 80014be:	f043 0301 	orr.w	r3, r3, #1
 80014c2:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80014c4:	2300      	movs	r3, #0
 80014c6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 80014ca:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80014cc:	689a      	ldr	r2, [r3, #8]
 80014ce:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80014d2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80014d4:	689a      	ldr	r2, [r3, #8]
 80014d6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80014da:	e7b4      	b.n	8001446 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80014dc:	685a      	ldr	r2, [r3, #4]
 80014de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80014e2:	e7ca      	b.n	800147a <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 80014e4:	2001      	movs	r0, #1
 80014e6:	e7ed      	b.n	80014c4 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 80014e8:	2001      	movs	r0, #1
}
 80014ea:	bd10      	pop	{r4, pc}
 80014ec:	40012300 	.word	0x40012300
 80014f0:	0f000001 	.word	0x0f000001

080014f4 <HAL_ADC_Start>:
{
 80014f4:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 80014f6:	2300      	movs	r3, #0
 80014f8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80014fa:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d04e      	beq.n	80015a0 <HAL_ADC_Start+0xac>
 8001502:	2301      	movs	r3, #1
 8001504:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001508:	6803      	ldr	r3, [r0, #0]
 800150a:	689a      	ldr	r2, [r3, #8]
 800150c:	07d1      	lsls	r1, r2, #31
 800150e:	d505      	bpl.n	800151c <HAL_ADC_Start+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001510:	689a      	ldr	r2, [r3, #8]
 8001512:	07d2      	lsls	r2, r2, #31
 8001514:	d414      	bmi.n	8001540 <HAL_ADC_Start+0x4c>
  return HAL_OK;
 8001516:	2000      	movs	r0, #0
}
 8001518:	b002      	add	sp, #8
 800151a:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 800151c:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800151e:	4921      	ldr	r1, [pc, #132]	; (80015a4 <HAL_ADC_Start+0xb0>)
    __HAL_ADC_ENABLE(hadc);
 8001520:	f042 0201 	orr.w	r2, r2, #1
 8001524:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001526:	4a20      	ldr	r2, [pc, #128]	; (80015a8 <HAL_ADC_Start+0xb4>)
 8001528:	6812      	ldr	r2, [r2, #0]
 800152a:	fbb2 f2f1 	udiv	r2, r2, r1
 800152e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 8001532:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 8001534:	9a01      	ldr	r2, [sp, #4]
 8001536:	2a00      	cmp	r2, #0
 8001538:	d0ea      	beq.n	8001510 <HAL_ADC_Start+0x1c>
      counter--;
 800153a:	9a01      	ldr	r2, [sp, #4]
 800153c:	3a01      	subs	r2, #1
 800153e:	e7f8      	b.n	8001532 <HAL_ADC_Start+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 8001540:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001542:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8001546:	f022 0201 	bic.w	r2, r2, #1
 800154a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800154e:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001550:	685a      	ldr	r2, [r3, #4]
 8001552:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001554:	bf41      	itttt	mi
 8001556:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 8001558:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 800155c:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8001560:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001562:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8001564:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001568:	bf1c      	itt	ne
 800156a:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 800156c:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 8001570:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 8001572:	2200      	movs	r2, #0
 8001574:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001578:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800157c:	601a      	str	r2, [r3, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800157e:	4a0b      	ldr	r2, [pc, #44]	; (80015ac <HAL_ADC_Start+0xb8>)
 8001580:	6852      	ldr	r2, [r2, #4]
 8001582:	06d2      	lsls	r2, r2, #27
 8001584:	d108      	bne.n	8001598 <HAL_ADC_Start+0xa4>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001586:	6898      	ldr	r0, [r3, #8]
 8001588:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 800158c:	d1c3      	bne.n	8001516 <HAL_ADC_Start+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800158e:	689a      	ldr	r2, [r3, #8]
 8001590:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001594:	609a      	str	r2, [r3, #8]
 8001596:	e7bf      	b.n	8001518 <HAL_ADC_Start+0x24>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001598:	4a05      	ldr	r2, [pc, #20]	; (80015b0 <HAL_ADC_Start+0xbc>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d1bb      	bne.n	8001516 <HAL_ADC_Start+0x22>
 800159e:	e7f2      	b.n	8001586 <HAL_ADC_Start+0x92>
  __HAL_LOCK(hadc);
 80015a0:	2002      	movs	r0, #2
 80015a2:	e7b9      	b.n	8001518 <HAL_ADC_Start+0x24>
 80015a4:	000f4240 	.word	0x000f4240
 80015a8:	20000000 	.word	0x20000000
 80015ac:	40012300 	.word	0x40012300
 80015b0:	40012000 	.word	0x40012000

080015b4 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 80015b4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d017      	beq.n	80015ec <HAL_ADC_Stop+0x38>
 80015bc:	2301      	movs	r3, #1
 80015be:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 80015c2:	6803      	ldr	r3, [r0, #0]
 80015c4:	689a      	ldr	r2, [r3, #8]
 80015c6:	f022 0201 	bic.w	r2, r2, #1
 80015ca:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	07db      	lsls	r3, r3, #31
 80015d0:	d407      	bmi.n	80015e2 <HAL_ADC_Stop+0x2e>
    ADC_STATE_CLR_SET(hadc->State,
 80015d2:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80015d4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80015d8:	f023 0301 	bic.w	r3, r3, #1
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 80015e2:	2300      	movs	r3, #0
 80015e4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80015e8:	4618      	mov	r0, r3
 80015ea:	4770      	bx	lr
  __HAL_LOCK(hadc);
 80015ec:	2002      	movs	r0, #2
}
 80015ee:	4770      	bx	lr

080015f0 <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80015f0:	6803      	ldr	r3, [r0, #0]
 80015f2:	689a      	ldr	r2, [r3, #8]
{
 80015f4:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80015f6:	0556      	lsls	r6, r2, #21
{
 80015f8:	4604      	mov	r4, r0
 80015fa:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80015fc:	d50b      	bpl.n	8001616 <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80015fe:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001600:	05d8      	lsls	r0, r3, #23
 8001602:	d508      	bpl.n	8001616 <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001604:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001606:	f043 0320 	orr.w	r3, r3, #32
 800160a:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 800160c:	2300      	movs	r3, #0
 800160e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 8001612:	2001      	movs	r0, #1
 8001614:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 8001616:	f7ff feaf 	bl	8001378 <HAL_GetTick>
 800161a:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800161c:	6823      	ldr	r3, [r4, #0]
 800161e:	681a      	ldr	r2, [r3, #0]
 8001620:	0792      	lsls	r2, r2, #30
 8001622:	d50c      	bpl.n	800163e <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001624:	f06f 0212 	mvn.w	r2, #18
 8001628:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800162a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800162c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001630:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001632:	689a      	ldr	r2, [r3, #8]
 8001634:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001638:	d013      	beq.n	8001662 <HAL_ADC_PollForConversion+0x72>
  return HAL_OK;
 800163a:	2000      	movs	r0, #0
 800163c:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 800163e:	1c69      	adds	r1, r5, #1
 8001640:	d0ed      	beq.n	800161e <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001642:	b945      	cbnz	r5, 8001656 <HAL_ADC_PollForConversion+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001644:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001646:	f043 0304 	orr.w	r3, r3, #4
 800164a:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 800164c:	2300      	movs	r3, #0
 800164e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 8001652:	2003      	movs	r0, #3
 8001654:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001656:	f7ff fe8f 	bl	8001378 <HAL_GetTick>
 800165a:	1b80      	subs	r0, r0, r6
 800165c:	4285      	cmp	r5, r0
 800165e:	d2dd      	bcs.n	800161c <HAL_ADC_PollForConversion+0x2c>
 8001660:	e7f0      	b.n	8001644 <HAL_ADC_PollForConversion+0x54>
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001662:	69a2      	ldr	r2, [r4, #24]
 8001664:	2a00      	cmp	r2, #0
 8001666:	d1e8      	bne.n	800163a <HAL_ADC_PollForConversion+0x4a>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001668:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800166a:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 800166e:	d002      	beq.n	8001676 <HAL_ADC_PollForConversion+0x86>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8001670:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001672:	055b      	lsls	r3, r3, #21
 8001674:	d4e1      	bmi.n	800163a <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001676:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001678:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800167c:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800167e:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8001680:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8001684:	d1d9      	bne.n	800163a <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001686:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001688:	f043 0301 	orr.w	r3, r3, #1
 800168c:	6423      	str	r3, [r4, #64]	; 0x40
}
 800168e:	bd70      	pop	{r4, r5, r6, pc}

08001690 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 8001690:	6803      	ldr	r3, [r0, #0]
 8001692:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001694:	4770      	bx	lr

08001696 <HAL_ADC_ConvCpltCallback>:
 8001696:	4770      	bx	lr

08001698 <HAL_ADC_LevelOutOfWindowCallback>:
 8001698:	4770      	bx	lr

0800169a <HAL_ADC_ErrorCallback>:
{
 800169a:	4770      	bx	lr

0800169c <HAL_ADC_IRQHandler>:
{
 800169c:	b538      	push	{r3, r4, r5, lr}
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800169e:	6803      	ldr	r3, [r0, #0]
 80016a0:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80016a2:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80016a4:	078d      	lsls	r5, r1, #30
{
 80016a6:	4604      	mov	r4, r0
  if(tmp1 && tmp2)
 80016a8:	d52b      	bpl.n	8001702 <HAL_ADC_IRQHandler+0x66>
 80016aa:	0690      	lsls	r0, r2, #26
 80016ac:	d529      	bpl.n	8001702 <HAL_ADC_IRQHandler+0x66>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80016ae:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80016b0:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80016b2:	bf5e      	ittt	pl
 80016b4:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 80016b6:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 80016ba:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80016bc:	689a      	ldr	r2, [r3, #8]
 80016be:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80016c2:	d117      	bne.n	80016f4 <HAL_ADC_IRQHandler+0x58>
 80016c4:	69a2      	ldr	r2, [r4, #24]
 80016c6:	b9aa      	cbnz	r2, 80016f4 <HAL_ADC_IRQHandler+0x58>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80016c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80016ca:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80016ce:	d002      	beq.n	80016d6 <HAL_ADC_IRQHandler+0x3a>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80016d0:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80016d2:	0552      	lsls	r2, r2, #21
 80016d4:	d40e      	bmi.n	80016f4 <HAL_ADC_IRQHandler+0x58>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80016d6:	685a      	ldr	r2, [r3, #4]
 80016d8:	f022 0220 	bic.w	r2, r2, #32
 80016dc:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80016de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80016e4:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80016e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016e8:	04db      	lsls	r3, r3, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80016ea:	bf5e      	ittt	pl
 80016ec:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 80016ee:	f043 0301 	orrpl.w	r3, r3, #1
 80016f2:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80016f4:	4620      	mov	r0, r4
 80016f6:	f7ff ffce 	bl	8001696 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80016fa:	6823      	ldr	r3, [r4, #0]
 80016fc:	f06f 0212 	mvn.w	r2, #18
 8001700:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001702:	6823      	ldr	r3, [r4, #0]
 8001704:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8001706:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001708:	074d      	lsls	r5, r1, #29
 800170a:	d532      	bpl.n	8001772 <HAL_ADC_IRQHandler+0xd6>
 800170c:	0610      	lsls	r0, r2, #24
 800170e:	d530      	bpl.n	8001772 <HAL_ADC_IRQHandler+0xd6>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001710:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001712:	06d1      	lsls	r1, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001714:	bf5e      	ittt	pl
 8001716:	6c22      	ldrpl	r2, [r4, #64]	; 0x40
 8001718:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 800171c:	6422      	strpl	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800171e:	689a      	ldr	r2, [r3, #8]
 8001720:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001724:	d11e      	bne.n	8001764 <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001726:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001728:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 800172c:	d002      	beq.n	8001734 <HAL_ADC_IRQHandler+0x98>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800172e:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001730:	0552      	lsls	r2, r2, #21
 8001732:	d417      	bmi.n	8001764 <HAL_ADC_IRQHandler+0xc8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001734:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001736:	0555      	lsls	r5, r2, #21
 8001738:	d414      	bmi.n	8001764 <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800173a:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800173c:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001740:	d110      	bne.n	8001764 <HAL_ADC_IRQHandler+0xc8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001742:	69a2      	ldr	r2, [r4, #24]
 8001744:	b972      	cbnz	r2, 8001764 <HAL_ADC_IRQHandler+0xc8>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001746:	685a      	ldr	r2, [r3, #4]
 8001748:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800174c:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800174e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001750:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001754:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001756:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001758:	05d8      	lsls	r0, r3, #23
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800175a:	bf5e      	ittt	pl
 800175c:	6c23      	ldrpl	r3, [r4, #64]	; 0x40
 800175e:	f043 0301 	orrpl.w	r3, r3, #1
 8001762:	6423      	strpl	r3, [r4, #64]	; 0x40
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001764:	4620      	mov	r0, r4
 8001766:	f000 f8c3 	bl	80018f0 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800176a:	6823      	ldr	r3, [r4, #0]
 800176c:	f06f 020c 	mvn.w	r2, #12
 8001770:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001772:	6823      	ldr	r3, [r4, #0]
 8001774:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8001776:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 8001778:	07c9      	lsls	r1, r1, #31
 800177a:	d50f      	bpl.n	800179c <HAL_ADC_IRQHandler+0x100>
 800177c:	0655      	lsls	r5, r2, #25
 800177e:	d50d      	bpl.n	800179c <HAL_ADC_IRQHandler+0x100>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	07d8      	lsls	r0, r3, #31
 8001784:	d50a      	bpl.n	800179c <HAL_ADC_IRQHandler+0x100>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001786:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001788:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800178c:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800178e:	4620      	mov	r0, r4
 8001790:	f7ff ff82 	bl	8001698 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001794:	6823      	ldr	r3, [r4, #0]
 8001796:	f06f 0201 	mvn.w	r2, #1
 800179a:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 800179c:	6823      	ldr	r3, [r4, #0]
 800179e:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80017a0:	685a      	ldr	r2, [r3, #4]
  if(tmp1 && tmp2)
 80017a2:	0689      	lsls	r1, r1, #26
 80017a4:	d50d      	bpl.n	80017c2 <HAL_ADC_IRQHandler+0x126>
 80017a6:	0152      	lsls	r2, r2, #5
 80017a8:	d50b      	bpl.n	80017c2 <HAL_ADC_IRQHandler+0x126>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80017aa:	6c62      	ldr	r2, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80017ac:	f06f 0520 	mvn.w	r5, #32
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80017b0:	f042 0202 	orr.w	r2, r2, #2
 80017b4:	6462      	str	r2, [r4, #68]	; 0x44
    HAL_ADC_ErrorCallback(hadc);
 80017b6:	4620      	mov	r0, r4
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80017b8:	601d      	str	r5, [r3, #0]
    HAL_ADC_ErrorCallback(hadc);
 80017ba:	f7ff ff6e 	bl	800169a <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80017be:	6823      	ldr	r3, [r4, #0]
 80017c0:	601d      	str	r5, [r3, #0]
 80017c2:	bd38      	pop	{r3, r4, r5, pc}

080017c4 <HAL_ADC_ConfigChannel>:
{
 80017c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 80017c6:	2300      	movs	r3, #0
 80017c8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80017ca:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80017ce:	2b01      	cmp	r3, #1
 80017d0:	f000 8083 	beq.w	80018da <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 80017d4:	680d      	ldr	r5, [r1, #0]
 80017d6:	6804      	ldr	r4, [r0, #0]
 80017d8:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 80017da:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 80017dc:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 80017de:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 80017e2:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 80017e4:	d92a      	bls.n	800183c <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80017e6:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 80017ea:	68e7      	ldr	r7, [r4, #12]
 80017ec:	3b1e      	subs	r3, #30
 80017ee:	f04f 0e07 	mov.w	lr, #7
 80017f2:	fa0e fe03 	lsl.w	lr, lr, r3
 80017f6:	ea27 070e 	bic.w	r7, r7, lr
 80017fa:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80017fc:	68e7      	ldr	r7, [r4, #12]
 80017fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001802:	433b      	orrs	r3, r7
 8001804:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 8001806:	684a      	ldr	r2, [r1, #4]
 8001808:	2a06      	cmp	r2, #6
 800180a:	ea4f 0382 	mov.w	r3, r2, lsl #2
 800180e:	d825      	bhi.n	800185c <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001810:	4413      	add	r3, r2
 8001812:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8001814:	1f59      	subs	r1, r3, #5
 8001816:	231f      	movs	r3, #31
 8001818:	408b      	lsls	r3, r1
 800181a:	ea27 0303 	bic.w	r3, r7, r3
 800181e:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001820:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001822:	fa06 f101 	lsl.w	r1, r6, r1
 8001826:	4311      	orrs	r1, r2
 8001828:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800182a:	4b2d      	ldr	r3, [pc, #180]	; (80018e0 <HAL_ADC_ConfigChannel+0x11c>)
 800182c:	429c      	cmp	r4, r3
 800182e:	d034      	beq.n	800189a <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 8001830:	2300      	movs	r3, #0
 8001832:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001836:	4618      	mov	r0, r3
}
 8001838:	b003      	add	sp, #12
 800183a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800183c:	6927      	ldr	r7, [r4, #16]
 800183e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001842:	f04f 0e07 	mov.w	lr, #7
 8001846:	fa0e fe03 	lsl.w	lr, lr, r3
 800184a:	ea27 070e 	bic.w	r7, r7, lr
 800184e:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001850:	6927      	ldr	r7, [r4, #16]
 8001852:	fa02 f303 	lsl.w	r3, r2, r3
 8001856:	433b      	orrs	r3, r7
 8001858:	6123      	str	r3, [r4, #16]
 800185a:	e7d4      	b.n	8001806 <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 800185c:	2a0c      	cmp	r2, #12
 800185e:	d80e      	bhi.n	800187e <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001860:	4413      	add	r3, r2
 8001862:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001864:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8001868:	231f      	movs	r3, #31
 800186a:	4093      	lsls	r3, r2
 800186c:	ea21 0303 	bic.w	r3, r1, r3
 8001870:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001872:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001874:	fa06 f202 	lsl.w	r2, r6, r2
 8001878:	431a      	orrs	r2, r3
 800187a:	6322      	str	r2, [r4, #48]	; 0x30
 800187c:	e7d5      	b.n	800182a <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800187e:	4413      	add	r3, r2
 8001880:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001882:	3b41      	subs	r3, #65	; 0x41
 8001884:	221f      	movs	r2, #31
 8001886:	409a      	lsls	r2, r3
 8001888:	ea21 0202 	bic.w	r2, r1, r2
 800188c:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800188e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001890:	fa06 f103 	lsl.w	r1, r6, r3
 8001894:	4311      	orrs	r1, r2
 8001896:	62e1      	str	r1, [r4, #44]	; 0x2c
 8001898:	e7c7      	b.n	800182a <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800189a:	2d12      	cmp	r5, #18
 800189c:	d104      	bne.n	80018a8 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800189e:	4a11      	ldr	r2, [pc, #68]	; (80018e4 <HAL_ADC_ConfigChannel+0x120>)
 80018a0:	6853      	ldr	r3, [r2, #4]
 80018a2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018a6:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80018a8:	f1a5 0310 	sub.w	r3, r5, #16
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d8bf      	bhi.n	8001830 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80018b0:	4a0c      	ldr	r2, [pc, #48]	; (80018e4 <HAL_ADC_ConfigChannel+0x120>)
 80018b2:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80018b4:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80018b6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80018ba:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80018bc:	d1b8      	bne.n	8001830 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80018be:	4b0a      	ldr	r3, [pc, #40]	; (80018e8 <HAL_ADC_ConfigChannel+0x124>)
 80018c0:	4a0a      	ldr	r2, [pc, #40]	; (80018ec <HAL_ADC_ConfigChannel+0x128>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	fbb3 f2f2 	udiv	r2, r3, r2
 80018c8:	230a      	movs	r3, #10
 80018ca:	4353      	muls	r3, r2
        counter--;
 80018cc:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 80018ce:	9b01      	ldr	r3, [sp, #4]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d0ad      	beq.n	8001830 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 80018d4:	9b01      	ldr	r3, [sp, #4]
 80018d6:	3b01      	subs	r3, #1
 80018d8:	e7f8      	b.n	80018cc <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 80018da:	2002      	movs	r0, #2
 80018dc:	e7ac      	b.n	8001838 <HAL_ADC_ConfigChannel+0x74>
 80018de:	bf00      	nop
 80018e0:	40012000 	.word	0x40012000
 80018e4:	40012300 	.word	0x40012300
 80018e8:	20000000 	.word	0x20000000
 80018ec:	000f4240 	.word	0x000f4240

080018f0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80018f0:	4770      	bx	lr
	...

080018f4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80018f4:	4a07      	ldr	r2, [pc, #28]	; (8001914 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80018f6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80018f8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80018fc:	041b      	lsls	r3, r3, #16
 80018fe:	0c1b      	lsrs	r3, r3, #16
 8001900:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001904:	0200      	lsls	r0, r0, #8
 8001906:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800190a:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800190e:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001910:	60d3      	str	r3, [r2, #12]
 8001912:	4770      	bx	lr
 8001914:	e000ed00 	.word	0xe000ed00

08001918 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001918:	4b17      	ldr	r3, [pc, #92]	; (8001978 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800191a:	b530      	push	{r4, r5, lr}
 800191c:	68dc      	ldr	r4, [r3, #12]
 800191e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001922:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001926:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001928:	2b04      	cmp	r3, #4
 800192a:	bf28      	it	cs
 800192c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800192e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001930:	f04f 0501 	mov.w	r5, #1
 8001934:	fa05 f303 	lsl.w	r3, r5, r3
 8001938:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800193c:	bf8c      	ite	hi
 800193e:	3c03      	subhi	r4, #3
 8001940:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001942:	4019      	ands	r1, r3
 8001944:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001946:	fa05 f404 	lsl.w	r4, r5, r4
 800194a:	3c01      	subs	r4, #1
 800194c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800194e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001950:	ea42 0201 	orr.w	r2, r2, r1
 8001954:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001958:	bfaf      	iteee	ge
 800195a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800195e:	f000 000f 	andlt.w	r0, r0, #15
 8001962:	4b06      	ldrlt	r3, [pc, #24]	; (800197c <HAL_NVIC_SetPriority+0x64>)
 8001964:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001966:	bfa5      	ittet	ge
 8001968:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 800196c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800196e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001970:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001974:	bd30      	pop	{r4, r5, pc}
 8001976:	bf00      	nop
 8001978:	e000ed00 	.word	0xe000ed00
 800197c:	e000ed14 	.word	0xe000ed14

08001980 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001980:	0942      	lsrs	r2, r0, #5
 8001982:	2301      	movs	r3, #1
 8001984:	f000 001f 	and.w	r0, r0, #31
 8001988:	fa03 f000 	lsl.w	r0, r3, r0
 800198c:	4b01      	ldr	r3, [pc, #4]	; (8001994 <HAL_NVIC_EnableIRQ+0x14>)
 800198e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001992:	4770      	bx	lr
 8001994:	e000e100 	.word	0xe000e100

08001998 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001998:	3801      	subs	r0, #1
 800199a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800199e:	d20a      	bcs.n	80019b6 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019a0:	4b06      	ldr	r3, [pc, #24]	; (80019bc <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a2:	4a07      	ldr	r2, [pc, #28]	; (80019c0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80019a4:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019a6:	21f0      	movs	r1, #240	; 0xf0
 80019a8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019ac:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019ae:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019b0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80019b6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	e000e010 	.word	0xe000e010
 80019c0:	e000ed00 	.word	0xe000ed00

080019c4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80019c4:	4b04      	ldr	r3, [pc, #16]	; (80019d8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80019c6:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80019c8:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80019ca:	bf0c      	ite	eq
 80019cc:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80019d0:	f022 0204 	bicne.w	r2, r2, #4
 80019d4:	601a      	str	r2, [r3, #0]
 80019d6:	4770      	bx	lr
 80019d8:	e000e010 	.word	0xe000e010

080019dc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80019dc:	4770      	bx	lr

080019de <HAL_SYSTICK_IRQHandler>:
{
 80019de:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80019e0:	f7ff fffc 	bl	80019dc <HAL_SYSTICK_Callback>
 80019e4:	bd08      	pop	{r3, pc}

080019e6 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019e6:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d003      	beq.n	80019f6 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019ee:	2380      	movs	r3, #128	; 0x80
 80019f0:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80019f2:	2001      	movs	r0, #1
 80019f4:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019f6:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80019f8:	2305      	movs	r3, #5
 80019fa:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80019fe:	6813      	ldr	r3, [r2, #0]
 8001a00:	f023 0301 	bic.w	r3, r3, #1
 8001a04:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8001a06:	2000      	movs	r0, #0
}
 8001a08:	4770      	bx	lr
	...

08001a0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a10:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a12:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a14:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001bc4 <HAL_GPIO_Init+0x1b8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a18:	4a68      	ldr	r2, [pc, #416]	; (8001bbc <HAL_GPIO_Init+0x1b0>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a1a:	f8df 91ac 	ldr.w	r9, [pc, #428]	; 8001bc8 <HAL_GPIO_Init+0x1bc>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a1e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a20:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8001a22:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a26:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001a28:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001a2c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 8001a30:	45b6      	cmp	lr, r6
 8001a32:	f040 80ae 	bne.w	8001b92 <HAL_GPIO_Init+0x186>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a36:	684c      	ldr	r4, [r1, #4]
 8001a38:	f024 0710 	bic.w	r7, r4, #16
 8001a3c:	2f02      	cmp	r7, #2
 8001a3e:	d116      	bne.n	8001a6e <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 8001a40:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 8001a44:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a48:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 8001a4c:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001a50:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001a54:	f04f 0c0f 	mov.w	ip, #15
 8001a58:	fa0c fc0b 	lsl.w	ip, ip, fp
 8001a5c:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001a60:	690d      	ldr	r5, [r1, #16]
 8001a62:	fa05 f50b 	lsl.w	r5, r5, fp
 8001a66:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 8001a6a:	f8ca 5020 	str.w	r5, [sl, #32]
 8001a6e:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a72:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001a74:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a78:	fa05 f50a 	lsl.w	r5, r5, sl
 8001a7c:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a7e:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001a82:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a86:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a8a:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001a8c:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a90:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001a92:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001a96:	d811      	bhi.n	8001abc <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8001a98:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a9a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a9e:	68cf      	ldr	r7, [r1, #12]
 8001aa0:	fa07 fc0a 	lsl.w	ip, r7, sl
 8001aa4:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8001aa8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001aaa:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001aac:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001ab0:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8001ab4:	409f      	lsls	r7, r3
 8001ab6:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 8001aba:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 8001abc:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001abe:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ac0:	688f      	ldr	r7, [r1, #8]
 8001ac2:	fa07 f70a 	lsl.w	r7, r7, sl
 8001ac6:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8001ac8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001aca:	00e5      	lsls	r5, r4, #3
 8001acc:	d561      	bpl.n	8001b92 <HAL_GPIO_Init+0x186>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ace:	f04f 0b00 	mov.w	fp, #0
 8001ad2:	f8cd b00c 	str.w	fp, [sp, #12]
 8001ad6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ada:	4d39      	ldr	r5, [pc, #228]	; (8001bc0 <HAL_GPIO_Init+0x1b4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001adc:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8001ae0:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001ae4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001ae8:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 8001aec:	9703      	str	r7, [sp, #12]
 8001aee:	9f03      	ldr	r7, [sp, #12]
 8001af0:	f023 0703 	bic.w	r7, r3, #3
 8001af4:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001af8:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001afc:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8001b00:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b04:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001b08:	f04f 0e0f 	mov.w	lr, #15
 8001b0c:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b10:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b12:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b16:	d043      	beq.n	8001ba0 <HAL_GPIO_Init+0x194>
 8001b18:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b1c:	42a8      	cmp	r0, r5
 8001b1e:	d041      	beq.n	8001ba4 <HAL_GPIO_Init+0x198>
 8001b20:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b24:	42a8      	cmp	r0, r5
 8001b26:	d03f      	beq.n	8001ba8 <HAL_GPIO_Init+0x19c>
 8001b28:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b2c:	42a8      	cmp	r0, r5
 8001b2e:	d03d      	beq.n	8001bac <HAL_GPIO_Init+0x1a0>
 8001b30:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b34:	42a8      	cmp	r0, r5
 8001b36:	d03b      	beq.n	8001bb0 <HAL_GPIO_Init+0x1a4>
 8001b38:	4548      	cmp	r0, r9
 8001b3a:	d03b      	beq.n	8001bb4 <HAL_GPIO_Init+0x1a8>
 8001b3c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001b40:	42a8      	cmp	r0, r5
 8001b42:	d039      	beq.n	8001bb8 <HAL_GPIO_Init+0x1ac>
 8001b44:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001b48:	42a8      	cmp	r0, r5
 8001b4a:	bf14      	ite	ne
 8001b4c:	2508      	movne	r5, #8
 8001b4e:	2507      	moveq	r5, #7
 8001b50:	fa05 f50c 	lsl.w	r5, r5, ip
 8001b54:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001b58:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001b5a:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001b5c:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001b5e:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8001b62:	bf0c      	ite	eq
 8001b64:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001b66:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001b68:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001b6a:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001b6c:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 8001b70:	bf0c      	ite	eq
 8001b72:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001b74:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001b76:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b78:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b7a:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001b7e:	bf0c      	ite	eq
 8001b80:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001b82:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8001b84:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001b86:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b88:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001b8a:	bf54      	ite	pl
 8001b8c:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001b8e:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8001b90:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b92:	3301      	adds	r3, #1
 8001b94:	2b10      	cmp	r3, #16
 8001b96:	f47f af44 	bne.w	8001a22 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8001b9a:	b005      	add	sp, #20
 8001b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ba0:	465d      	mov	r5, fp
 8001ba2:	e7d5      	b.n	8001b50 <HAL_GPIO_Init+0x144>
 8001ba4:	2501      	movs	r5, #1
 8001ba6:	e7d3      	b.n	8001b50 <HAL_GPIO_Init+0x144>
 8001ba8:	2502      	movs	r5, #2
 8001baa:	e7d1      	b.n	8001b50 <HAL_GPIO_Init+0x144>
 8001bac:	2503      	movs	r5, #3
 8001bae:	e7cf      	b.n	8001b50 <HAL_GPIO_Init+0x144>
 8001bb0:	2504      	movs	r5, #4
 8001bb2:	e7cd      	b.n	8001b50 <HAL_GPIO_Init+0x144>
 8001bb4:	2505      	movs	r5, #5
 8001bb6:	e7cb      	b.n	8001b50 <HAL_GPIO_Init+0x144>
 8001bb8:	2506      	movs	r5, #6
 8001bba:	e7c9      	b.n	8001b50 <HAL_GPIO_Init+0x144>
 8001bbc:	40013c00 	.word	0x40013c00
 8001bc0:	40020000 	.word	0x40020000
 8001bc4:	40023800 	.word	0x40023800
 8001bc8:	40021400 	.word	0x40021400

08001bcc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001bcc:	b10a      	cbz	r2, 8001bd2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001bce:	6181      	str	r1, [r0, #24]
 8001bd0:	4770      	bx	lr
 8001bd2:	0409      	lsls	r1, r1, #16
 8001bd4:	e7fb      	b.n	8001bce <HAL_GPIO_WritePin+0x2>

08001bd6 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001bd6:	6943      	ldr	r3, [r0, #20]
 8001bd8:	4059      	eors	r1, r3
 8001bda:	6141      	str	r1, [r0, #20]
 8001bdc:	4770      	bx	lr

08001bde <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001bde:	6802      	ldr	r2, [r0, #0]
 8001be0:	6953      	ldr	r3, [r2, #20]
 8001be2:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8001be6:	d00d      	beq.n	8001c04 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001be8:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001bec:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001bee:	2304      	movs	r3, #4
 8001bf0:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 8001bf2:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001bf8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 8001bfc:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 8001c00:	2001      	movs	r0, #1
 8001c02:	4770      	bx	lr
  }
  return HAL_OK;
 8001c04:	4618      	mov	r0, r3
}
 8001c06:	4770      	bx	lr

08001c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8001c08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c0c:	4604      	mov	r4, r0
 8001c0e:	4617      	mov	r7, r2
 8001c10:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001c12:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8001c16:	b28e      	uxth	r6, r1
 8001c18:	6825      	ldr	r5, [r4, #0]
 8001c1a:	f1b8 0f01 	cmp.w	r8, #1
 8001c1e:	bf0c      	ite	eq
 8001c20:	696b      	ldreq	r3, [r5, #20]
 8001c22:	69ab      	ldrne	r3, [r5, #24]
 8001c24:	ea36 0303 	bics.w	r3, r6, r3
 8001c28:	bf14      	ite	ne
 8001c2a:	2001      	movne	r0, #1
 8001c2c:	2000      	moveq	r0, #0
 8001c2e:	b908      	cbnz	r0, 8001c34 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 8001c30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c34:	696b      	ldr	r3, [r5, #20]
 8001c36:	055a      	lsls	r2, r3, #21
 8001c38:	d512      	bpl.n	8001c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001c3a:	682b      	ldr	r3, [r5, #0]
 8001c3c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001c40:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c42:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001c46:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001c48:	2304      	movs	r3, #4
 8001c4a:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8001c4c:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 8001c52:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8001c56:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001c5a:	2001      	movs	r0, #1
 8001c5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001c60:	1c7b      	adds	r3, r7, #1
 8001c62:	d0d9      	beq.n	8001c18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001c64:	b94f      	cbnz	r7, 8001c7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001c66:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001c68:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001c6a:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001c6c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001c70:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001c74:	2003      	movs	r0, #3
 8001c76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001c7a:	f7ff fb7d 	bl	8001378 <HAL_GetTick>
 8001c7e:	eba0 0009 	sub.w	r0, r0, r9
 8001c82:	4287      	cmp	r7, r0
 8001c84:	d2c8      	bcs.n	8001c18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001c86:	e7ee      	b.n	8001c66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08001c88 <I2C_WaitOnFlagUntilTimeout>:
{
 8001c88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c8c:	9e08      	ldr	r6, [sp, #32]
 8001c8e:	4604      	mov	r4, r0
 8001c90:	4690      	mov	r8, r2
 8001c92:	461f      	mov	r7, r3
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001c94:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8001c98:	b28d      	uxth	r5, r1
 8001c9a:	6823      	ldr	r3, [r4, #0]
 8001c9c:	f1b9 0f01 	cmp.w	r9, #1
 8001ca0:	bf0c      	ite	eq
 8001ca2:	695b      	ldreq	r3, [r3, #20]
 8001ca4:	699b      	ldrne	r3, [r3, #24]
 8001ca6:	ea35 0303 	bics.w	r3, r5, r3
 8001caa:	bf0c      	ite	eq
 8001cac:	2301      	moveq	r3, #1
 8001cae:	2300      	movne	r3, #0
 8001cb0:	4543      	cmp	r3, r8
 8001cb2:	d002      	beq.n	8001cba <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 8001cb4:	2000      	movs	r0, #0
}
 8001cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001cba:	1c7b      	adds	r3, r7, #1
 8001cbc:	d0ed      	beq.n	8001c9a <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001cbe:	b95f      	cbnz	r7, 8001cd8 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001cc0:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001cc2:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001cc4:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001cc6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001cca:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001cce:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001cd0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8001cd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001cd8:	f7ff fb4e 	bl	8001378 <HAL_GetTick>
 8001cdc:	1b80      	subs	r0, r0, r6
 8001cde:	4287      	cmp	r7, r0
 8001ce0:	d2db      	bcs.n	8001c9a <I2C_WaitOnFlagUntilTimeout+0x12>
 8001ce2:	e7ed      	b.n	8001cc0 <I2C_WaitOnFlagUntilTimeout+0x38>

08001ce4 <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 8001ce4:	b570      	push	{r4, r5, r6, lr}
 8001ce6:	4604      	mov	r4, r0
 8001ce8:	460d      	mov	r5, r1
 8001cea:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001cec:	6823      	ldr	r3, [r4, #0]
 8001cee:	695b      	ldr	r3, [r3, #20]
 8001cf0:	061b      	lsls	r3, r3, #24
 8001cf2:	d501      	bpl.n	8001cf8 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 8001cf4:	2000      	movs	r0, #0
 8001cf6:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001cf8:	4620      	mov	r0, r4
 8001cfa:	f7ff ff70 	bl	8001bde <I2C_IsAcknowledgeFailed>
 8001cfe:	b9a8      	cbnz	r0, 8001d2c <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001d00:	1c6a      	adds	r2, r5, #1
 8001d02:	d0f3      	beq.n	8001cec <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001d04:	b965      	cbnz	r5, 8001d20 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d06:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d08:	f043 0320 	orr.w	r3, r3, #32
 8001d0c:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001d0e:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001d14:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001d18:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001d1c:	2003      	movs	r0, #3
 8001d1e:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001d20:	f7ff fb2a 	bl	8001378 <HAL_GetTick>
 8001d24:	1b80      	subs	r0, r0, r6
 8001d26:	4285      	cmp	r5, r0
 8001d28:	d2e0      	bcs.n	8001cec <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8001d2a:	e7ec      	b.n	8001d06 <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001d2c:	2001      	movs	r0, #1
}
 8001d2e:	bd70      	pop	{r4, r5, r6, pc}

08001d30 <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 8001d30:	b570      	push	{r4, r5, r6, lr}
 8001d32:	4604      	mov	r4, r0
 8001d34:	460d      	mov	r5, r1
 8001d36:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001d38:	6823      	ldr	r3, [r4, #0]
 8001d3a:	695b      	ldr	r3, [r3, #20]
 8001d3c:	075b      	lsls	r3, r3, #29
 8001d3e:	d501      	bpl.n	8001d44 <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8001d40:	2000      	movs	r0, #0
 8001d42:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001d44:	4620      	mov	r0, r4
 8001d46:	f7ff ff4a 	bl	8001bde <I2C_IsAcknowledgeFailed>
 8001d4a:	b9a8      	cbnz	r0, 8001d78 <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001d4c:	1c6a      	adds	r2, r5, #1
 8001d4e:	d0f3      	beq.n	8001d38 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001d50:	b965      	cbnz	r5, 8001d6c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d54:	f043 0320 	orr.w	r3, r3, #32
 8001d58:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 8001d5a:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001d60:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001d64:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 8001d68:	2003      	movs	r0, #3
 8001d6a:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001d6c:	f7ff fb04 	bl	8001378 <HAL_GetTick>
 8001d70:	1b80      	subs	r0, r0, r6
 8001d72:	4285      	cmp	r5, r0
 8001d74:	d2e0      	bcs.n	8001d38 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 8001d76:	e7ec      	b.n	8001d52 <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001d78:	2001      	movs	r0, #1
}
 8001d7a:	bd70      	pop	{r4, r5, r6, pc}

08001d7c <HAL_I2C_Init>:
{
 8001d7c:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 8001d7e:	4604      	mov	r4, r0
 8001d80:	2800      	cmp	r0, #0
 8001d82:	d062      	beq.n	8001e4a <HAL_I2C_Init+0xce>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001d84:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001d88:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d8c:	b91b      	cbnz	r3, 8001d96 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8001d8e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8001d92:	f7ff f9f7 	bl	8001184 <HAL_I2C_MspInit>
  __HAL_I2C_DISABLE(hi2c);
 8001d96:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001d98:	4e2d      	ldr	r6, [pc, #180]	; (8001e50 <HAL_I2C_Init+0xd4>)
  freqrange = I2C_FREQRANGE(pclk1);
 8001d9a:	4d2e      	ldr	r5, [pc, #184]	; (8001e54 <HAL_I2C_Init+0xd8>)
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d9c:	2324      	movs	r3, #36	; 0x24
 8001d9e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8001da2:	6813      	ldr	r3, [r2, #0]
 8001da4:	f023 0301 	bic.w	r3, r3, #1
 8001da8:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001daa:	f001 f8f1 	bl	8002f90 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001dae:	6863      	ldr	r3, [r4, #4]
  hi2c->Instance->CR2 = freqrange;
 8001db0:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8001db2:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001db6:	42b3      	cmp	r3, r6
 8001db8:	bf84      	itt	hi
 8001dba:	f44f 7196 	movhi.w	r1, #300	; 0x12c
 8001dbe:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8001dc0:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001dc2:	bf91      	iteee	ls
 8001dc4:	1c69      	addls	r1, r5, #1
 8001dc6:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8001dca:	fbb1 f1f5 	udivhi	r1, r1, r5
 8001dce:	3101      	addhi	r1, #1
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001dd0:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001dd2:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001dd4:	d821      	bhi.n	8001e1a <HAL_I2C_Init+0x9e>
 8001dd6:	005b      	lsls	r3, r3, #1
 8001dd8:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ddc:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001de0:	2b03      	cmp	r3, #3
 8001de2:	bf98      	it	ls
 8001de4:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001de6:	6a21      	ldr	r1, [r4, #32]
 8001de8:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001dea:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001dec:	430b      	orrs	r3, r1
 8001dee:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001df0:	68e1      	ldr	r1, [r4, #12]
 8001df2:	6923      	ldr	r3, [r4, #16]
 8001df4:	430b      	orrs	r3, r1
 8001df6:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001df8:	69a1      	ldr	r1, [r4, #24]
 8001dfa:	6963      	ldr	r3, [r4, #20]
 8001dfc:	430b      	orrs	r3, r1
 8001dfe:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001e00:	6813      	ldr	r3, [r2, #0]
 8001e02:	f043 0301 	orr.w	r3, r3, #1
 8001e06:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e08:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001e0a:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e0c:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e0e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e12:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e14:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8001e18:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001e1a:	68a1      	ldr	r1, [r4, #8]
 8001e1c:	b949      	cbnz	r1, 8001e32 <HAL_I2C_Init+0xb6>
 8001e1e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001e22:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e26:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001e2a:	b163      	cbz	r3, 8001e46 <HAL_I2C_Init+0xca>
 8001e2c:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8001e30:	e7d9      	b.n	8001de6 <HAL_I2C_Init+0x6a>
 8001e32:	2119      	movs	r1, #25
 8001e34:	434b      	muls	r3, r1
 8001e36:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e3a:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001e3e:	b113      	cbz	r3, 8001e46 <HAL_I2C_Init+0xca>
 8001e40:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001e44:	e7cf      	b.n	8001de6 <HAL_I2C_Init+0x6a>
 8001e46:	2001      	movs	r0, #1
 8001e48:	e7cd      	b.n	8001de6 <HAL_I2C_Init+0x6a>
    return HAL_ERROR;
 8001e4a:	2001      	movs	r0, #1
}
 8001e4c:	bd70      	pop	{r4, r5, r6, pc}
 8001e4e:	bf00      	nop
 8001e50:	000186a0 	.word	0x000186a0
 8001e54:	000f4240 	.word	0x000f4240

08001e58 <HAL_I2C_Master_Transmit>:
{
 8001e58:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001e5c:	4604      	mov	r4, r0
 8001e5e:	461f      	mov	r7, r3
 8001e60:	460d      	mov	r5, r1
 8001e62:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8001e64:	f7ff fa88 	bl	8001378 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001e68:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8001e6c:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 8001e6e:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001e70:	d004      	beq.n	8001e7c <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8001e72:	2502      	movs	r5, #2
}
 8001e74:	4628      	mov	r0, r5
 8001e76:	b004      	add	sp, #16
 8001e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e7c:	9000      	str	r0, [sp, #0]
 8001e7e:	2319      	movs	r3, #25
 8001e80:	2201      	movs	r2, #1
 8001e82:	495d      	ldr	r1, [pc, #372]	; (8001ff8 <HAL_I2C_Master_Transmit+0x1a0>)
 8001e84:	4620      	mov	r0, r4
 8001e86:	f7ff feff 	bl	8001c88 <I2C_WaitOnFlagUntilTimeout>
 8001e8a:	2800      	cmp	r0, #0
 8001e8c:	d1f1      	bne.n	8001e72 <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8001e8e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d0ed      	beq.n	8001e72 <HAL_I2C_Master_Transmit+0x1a>
 8001e96:	2301      	movs	r3, #1
 8001e98:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001e9c:	6823      	ldr	r3, [r4, #0]
 8001e9e:	681a      	ldr	r2, [r3, #0]
 8001ea0:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001ea2:	bf5e      	ittt	pl
 8001ea4:	681a      	ldrpl	r2, [r3, #0]
 8001ea6:	f042 0201 	orrpl.w	r2, r2, #1
 8001eaa:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001eb2:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001eb4:	2221      	movs	r2, #33	; 0x21
 8001eb6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001eba:	2210      	movs	r2, #16
 8001ebc:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001ec4:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8001ec8:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001eca:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001ecc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8001ece:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001ed0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8001ed2:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001ed6:	2a04      	cmp	r2, #4
 8001ed8:	d004      	beq.n	8001ee4 <HAL_I2C_Master_Transmit+0x8c>
 8001eda:	2a01      	cmp	r2, #1
 8001edc:	d002      	beq.n	8001ee4 <HAL_I2C_Master_Transmit+0x8c>
 8001ede:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001ee2:	d104      	bne.n	8001eee <HAL_I2C_Master_Transmit+0x96>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	e002      	b.n	8001ef4 <HAL_I2C_Master_Transmit+0x9c>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001eee:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001ef0:	2a12      	cmp	r2, #18
 8001ef2:	d0f7      	beq.n	8001ee4 <HAL_I2C_Master_Transmit+0x8c>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ef4:	9600      	str	r6, [sp, #0]
 8001ef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001ef8:	2200      	movs	r2, #0
 8001efa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001efe:	4620      	mov	r0, r4
 8001f00:	f7ff fec2 	bl	8001c88 <I2C_WaitOnFlagUntilTimeout>
 8001f04:	bb28      	cbnz	r0, 8001f52 <HAL_I2C_Master_Transmit+0xfa>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f06:	6923      	ldr	r3, [r4, #16]
 8001f08:	6822      	ldr	r2, [r4, #0]
 8001f0a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001f0e:	d112      	bne.n	8001f36 <HAL_I2C_Master_Transmit+0xde>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f10:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8001f14:	6115      	str	r5, [r2, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001f16:	4633      	mov	r3, r6
 8001f18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001f1a:	4938      	ldr	r1, [pc, #224]	; (8001ffc <HAL_I2C_Master_Transmit+0x1a4>)
 8001f1c:	4620      	mov	r0, r4
 8001f1e:	f7ff fe73 	bl	8001c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f22:	4605      	mov	r5, r0
 8001f24:	b9a0      	cbnz	r0, 8001f50 <HAL_I2C_Master_Transmit+0xf8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f26:	6823      	ldr	r3, [r4, #0]
 8001f28:	9003      	str	r0, [sp, #12]
 8001f2a:	695a      	ldr	r2, [r3, #20]
 8001f2c:	9203      	str	r2, [sp, #12]
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	9303      	str	r3, [sp, #12]
 8001f32:	9b03      	ldr	r3, [sp, #12]
    while(hi2c->XferSize > 0U)
 8001f34:	e050      	b.n	8001fd8 <HAL_I2C_Master_Transmit+0x180>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001f36:	11eb      	asrs	r3, r5, #7
 8001f38:	f003 0306 	and.w	r3, r3, #6
 8001f3c:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001f40:	6113      	str	r3, [r2, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001f42:	492f      	ldr	r1, [pc, #188]	; (8002000 <HAL_I2C_Master_Transmit+0x1a8>)
 8001f44:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001f46:	4633      	mov	r3, r6
 8001f48:	4620      	mov	r0, r4
 8001f4a:	f7ff fe5d 	bl	8001c08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f4e:	b148      	cbz	r0, 8001f64 <HAL_I2C_Master_Transmit+0x10c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f50:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f52:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f54:	2b04      	cmp	r3, #4
 8001f56:	f04f 0300 	mov.w	r3, #0
 8001f5a:	d107      	bne.n	8001f6c <HAL_I2C_Master_Transmit+0x114>
        __HAL_UNLOCK(hi2c);
 8001f5c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8001f60:	2501      	movs	r5, #1
 8001f62:	e787      	b.n	8001e74 <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001f64:	6823      	ldr	r3, [r4, #0]
 8001f66:	b2ed      	uxtb	r5, r5
 8001f68:	611d      	str	r5, [r3, #16]
 8001f6a:	e7d4      	b.n	8001f16 <HAL_I2C_Master_Transmit+0xbe>
        __HAL_UNLOCK(hi2c);
 8001f6c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
 8001f70:	2503      	movs	r5, #3
 8001f72:	e77f      	b.n	8001e74 <HAL_I2C_Master_Transmit+0x1c>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f74:	4632      	mov	r2, r6
 8001f76:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001f78:	4620      	mov	r0, r4
 8001f7a:	f7ff feb3 	bl	8001ce4 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f7e:	b140      	cbz	r0, 8001f92 <HAL_I2C_Master_Transmit+0x13a>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001f82:	2b04      	cmp	r3, #4
 8001f84:	d1f4      	bne.n	8001f70 <HAL_I2C_Master_Transmit+0x118>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001f86:	6822      	ldr	r2, [r4, #0]
 8001f88:	6813      	ldr	r3, [r2, #0]
 8001f8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f8e:	6013      	str	r3, [r2, #0]
 8001f90:	e7e6      	b.n	8001f60 <HAL_I2C_Master_Transmit+0x108>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001f92:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001f94:	6820      	ldr	r0, [r4, #0]
      hi2c->XferSize--;
 8001f96:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001f98:	1c4b      	adds	r3, r1, #1
 8001f9a:	6263      	str	r3, [r4, #36]	; 0x24
 8001f9c:	780b      	ldrb	r3, [r1, #0]
 8001f9e:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 8001fa0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001fa2:	3b01      	subs	r3, #1
 8001fa4:	b29b      	uxth	r3, r3
 8001fa6:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001fa8:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8001faa:	1e53      	subs	r3, r2, #1
 8001fac:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001fae:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8001fb0:	8523      	strh	r3, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001fb2:	d50a      	bpl.n	8001fca <HAL_I2C_Master_Transmit+0x172>
 8001fb4:	b14b      	cbz	r3, 8001fca <HAL_I2C_Master_Transmit+0x172>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001fb6:	1c8b      	adds	r3, r1, #2
 8001fb8:	6263      	str	r3, [r4, #36]	; 0x24
 8001fba:	784b      	ldrb	r3, [r1, #1]
 8001fbc:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 8001fbe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001fc0:	3b01      	subs	r3, #1
 8001fc2:	b29b      	uxth	r3, r3
        hi2c->XferSize--;
 8001fc4:	3a02      	subs	r2, #2
        hi2c->XferCount--;
 8001fc6:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001fc8:	8522      	strh	r2, [r4, #40]	; 0x28
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fca:	4632      	mov	r2, r6
 8001fcc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001fce:	4620      	mov	r0, r4
 8001fd0:	f7ff feae 	bl	8001d30 <I2C_WaitOnBTFFlagUntilTimeout>
 8001fd4:	2800      	cmp	r0, #0
 8001fd6:	d1d3      	bne.n	8001f80 <HAL_I2C_Master_Transmit+0x128>
    while(hi2c->XferSize > 0U)
 8001fd8:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d1ca      	bne.n	8001f74 <HAL_I2C_Master_Transmit+0x11c>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001fde:	6821      	ldr	r1, [r4, #0]
 8001fe0:	680a      	ldr	r2, [r1, #0]
 8001fe2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001fe6:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001fe8:	2220      	movs	r2, #32
 8001fea:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8001fee:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ff2:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8001ff6:	e73d      	b.n	8001e74 <HAL_I2C_Master_Transmit+0x1c>
 8001ff8:	00100002 	.word	0x00100002
 8001ffc:	00010002 	.word	0x00010002
 8002000:	00010008 	.word	0x00010008

08002004 <HAL_I2C_IsDeviceReady>:
{
 8002004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002008:	4604      	mov	r4, r0
 800200a:	b085      	sub	sp, #20
 800200c:	4698      	mov	r8, r3
 800200e:	4689      	mov	r9, r1
 8002010:	4692      	mov	sl, r2
  tickstart = HAL_GetTick();
 8002012:	f7ff f9b1 	bl	8001378 <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002016:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800201a:	2b20      	cmp	r3, #32
  tickstart = HAL_GetTick();
 800201c:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 800201e:	d003      	beq.n	8002028 <HAL_I2C_IsDeviceReady+0x24>
    return HAL_BUSY;
 8002020:	2002      	movs	r0, #2
}
 8002022:	b005      	add	sp, #20
 8002024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002028:	9000      	str	r0, [sp, #0]
 800202a:	2319      	movs	r3, #25
 800202c:	2201      	movs	r2, #1
 800202e:	494a      	ldr	r1, [pc, #296]	; (8002158 <HAL_I2C_IsDeviceReady+0x154>)
 8002030:	4620      	mov	r0, r4
 8002032:	f7ff fe29 	bl	8001c88 <I2C_WaitOnFlagUntilTimeout>
 8002036:	2800      	cmp	r0, #0
 8002038:	d1f2      	bne.n	8002020 <HAL_I2C_IsDeviceReady+0x1c>
    __HAL_LOCK(hi2c);
 800203a:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800203e:	2b01      	cmp	r3, #1
 8002040:	d0ee      	beq.n	8002020 <HAL_I2C_IsDeviceReady+0x1c>
 8002042:	2301      	movs	r3, #1
 8002044:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002048:	6823      	ldr	r3, [r4, #0]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800204a:	f8df b10c 	ldr.w	fp, [pc, #268]	; 8002158 <HAL_I2C_IsDeviceReady+0x154>
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8002052:	bf5e      	ittt	pl
 8002054:	681a      	ldrpl	r2, [r3, #0]
 8002056:	f042 0201 	orrpl.w	r2, r2, #1
 800205a:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800205c:	681a      	ldr	r2, [r3, #0]
 800205e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002062:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002064:	2324      	movs	r3, #36	; 0x24
 8002066:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800206a:	2500      	movs	r5, #0
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800206c:	4b3b      	ldr	r3, [pc, #236]	; (800215c <HAL_I2C_IsDeviceReady+0x158>)
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800206e:	6425      	str	r5, [r4, #64]	; 0x40
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002070:	f009 09fe 	and.w	r9, r9, #254	; 0xfe
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002074:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002076:	6822      	ldr	r2, [r4, #0]
 8002078:	6813      	ldr	r3, [r2, #0]
 800207a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800207e:	6013      	str	r3, [r2, #0]
      if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002080:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002084:	9600      	str	r6, [sp, #0]
 8002086:	4643      	mov	r3, r8
 8002088:	2200      	movs	r2, #0
 800208a:	4620      	mov	r0, r4
 800208c:	f7ff fdfc 	bl	8001c88 <I2C_WaitOnFlagUntilTimeout>
 8002090:	b108      	cbz	r0, 8002096 <HAL_I2C_IsDeviceReady+0x92>
        return HAL_TIMEOUT;
 8002092:	2003      	movs	r0, #3
 8002094:	e7c5      	b.n	8002022 <HAL_I2C_IsDeviceReady+0x1e>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002096:	6823      	ldr	r3, [r4, #0]
 8002098:	f8c3 9010 	str.w	r9, [r3, #16]
      tickstart = HAL_GetTick();
 800209c:	f7ff f96c 	bl	8001378 <HAL_GetTick>
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80020a0:	6823      	ldr	r3, [r4, #0]
 80020a2:	6959      	ldr	r1, [r3, #20]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80020a4:	695a      	ldr	r2, [r3, #20]
      tmp3 = hi2c->State;
 80020a6:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
      tickstart = HAL_GetTick();
 80020aa:	4606      	mov	r6, r0
      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80020ac:	f3c1 0140 	ubfx	r1, r1, #1, #1
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80020b0:	f3c2 2280 	ubfx	r2, r2, #10, #1
      tmp3 = hi2c->State;
 80020b4:	b2db      	uxtb	r3, r3
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80020b6:	27a0      	movs	r7, #160	; 0xa0
      while((tmp1 == RESET) && (tmp2 == RESET) && (tmp3 != HAL_I2C_STATE_TIMEOUT))
 80020b8:	b911      	cbnz	r1, 80020c0 <HAL_I2C_IsDeviceReady+0xbc>
 80020ba:	b90a      	cbnz	r2, 80020c0 <HAL_I2C_IsDeviceReady+0xbc>
 80020bc:	2ba0      	cmp	r3, #160	; 0xa0
 80020be:	d120      	bne.n	8002102 <HAL_I2C_IsDeviceReady+0xfe>
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80020c0:	6823      	ldr	r3, [r4, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 80020c2:	2720      	movs	r7, #32
 80020c4:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80020c8:	695a      	ldr	r2, [r3, #20]
 80020ca:	f012 0f02 	tst.w	r2, #2
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80020d4:	601a      	str	r2, [r3, #0]
      if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80020d6:	d02a      	beq.n	800212e <HAL_I2C_IsDeviceReady+0x12a>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80020d8:	2200      	movs	r2, #0
 80020da:	9203      	str	r2, [sp, #12]
 80020dc:	695a      	ldr	r2, [r3, #20]
 80020de:	9203      	str	r2, [sp, #12]
 80020e0:	699b      	ldr	r3, [r3, #24]
 80020e2:	9303      	str	r3, [sp, #12]
 80020e4:	9b03      	ldr	r3, [sp, #12]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80020e6:	9600      	str	r6, [sp, #0]
 80020e8:	2319      	movs	r3, #25
 80020ea:	2201      	movs	r2, #1
 80020ec:	491a      	ldr	r1, [pc, #104]	; (8002158 <HAL_I2C_IsDeviceReady+0x154>)
 80020ee:	4620      	mov	r0, r4
 80020f0:	f7ff fdca 	bl	8001c88 <I2C_WaitOnFlagUntilTimeout>
 80020f4:	2800      	cmp	r0, #0
 80020f6:	d1cc      	bne.n	8002092 <HAL_I2C_IsDeviceReady+0x8e>
        hi2c->State = HAL_I2C_STATE_READY;
 80020f8:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 80020fc:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
        return HAL_OK;
 8002100:	e78f      	b.n	8002022 <HAL_I2C_IsDeviceReady+0x1e>
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002102:	f1b8 0f00 	cmp.w	r8, #0
 8002106:	d10c      	bne.n	8002122 <HAL_I2C_IsDeviceReady+0x11e>
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002108:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800210c:	6823      	ldr	r3, [r4, #0]
 800210e:	6959      	ldr	r1, [r3, #20]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002110:	695a      	ldr	r2, [r3, #20]
        tmp3 = hi2c->State;
 8002112:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002116:	f3c1 0140 	ubfx	r1, r1, #1, #1
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800211a:	f3c2 2280 	ubfx	r2, r2, #10, #1
        tmp3 = hi2c->State;
 800211e:	b2db      	uxtb	r3, r3
 8002120:	e7ca      	b.n	80020b8 <HAL_I2C_IsDeviceReady+0xb4>
        if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002122:	f7ff f929 	bl	8001378 <HAL_GetTick>
 8002126:	1b80      	subs	r0, r0, r6
 8002128:	4580      	cmp	r8, r0
 800212a:	d3ed      	bcc.n	8002108 <HAL_I2C_IsDeviceReady+0x104>
 800212c:	e7ee      	b.n	800210c <HAL_I2C_IsDeviceReady+0x108>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800212e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002132:	615a      	str	r2, [r3, #20]
        if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002134:	4659      	mov	r1, fp
 8002136:	9600      	str	r6, [sp, #0]
 8002138:	2319      	movs	r3, #25
 800213a:	2201      	movs	r2, #1
 800213c:	4620      	mov	r0, r4
 800213e:	f7ff fda3 	bl	8001c88 <I2C_WaitOnFlagUntilTimeout>
 8002142:	2800      	cmp	r0, #0
 8002144:	d1a5      	bne.n	8002092 <HAL_I2C_IsDeviceReady+0x8e>
 8002146:	3501      	adds	r5, #1
    }while(I2C_Trials++ < Trials);
 8002148:	45aa      	cmp	sl, r5
 800214a:	d894      	bhi.n	8002076 <HAL_I2C_IsDeviceReady+0x72>
    __HAL_UNLOCK(hi2c);
 800214c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8002150:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
    return HAL_ERROR;
 8002154:	2001      	movs	r0, #1
 8002156:	e764      	b.n	8002022 <HAL_I2C_IsDeviceReady+0x1e>
 8002158:	00100002 	.word	0x00100002
 800215c:	ffff0000 	.word	0xffff0000

08002160 <HAL_I2C_MasterTxCpltCallback>:
 8002160:	4770      	bx	lr

08002162 <HAL_I2C_MasterRxCpltCallback>:
 8002162:	4770      	bx	lr

08002164 <HAL_I2C_SlaveTxCpltCallback>:
 8002164:	4770      	bx	lr

08002166 <HAL_I2C_SlaveRxCpltCallback>:
 8002166:	4770      	bx	lr

08002168 <HAL_I2C_AddrCallback>:
{
 8002168:	4770      	bx	lr

0800216a <HAL_I2C_ListenCpltCallback>:
 800216a:	4770      	bx	lr

0800216c <HAL_I2C_MemTxCpltCallback>:
 800216c:	4770      	bx	lr

0800216e <HAL_I2C_MemRxCpltCallback>:
 800216e:	4770      	bx	lr

08002170 <HAL_I2C_ErrorCallback>:
 8002170:	4770      	bx	lr

08002172 <HAL_I2C_AbortCpltCallback>:
{
 8002172:	4770      	bx	lr

08002174 <I2C_ITError>:
  uint32_t CurrentState = hi2c->State;
 8002174:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002178:	3b29      	subs	r3, #41	; 0x29
 800217a:	2b01      	cmp	r3, #1
{
 800217c:	b510      	push	{r4, lr}
 800217e:	6803      	ldr	r3, [r0, #0]
 8002180:	4604      	mov	r4, r0
  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002182:	d839      	bhi.n	80021f8 <I2C_ITError+0x84>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002184:	2200      	movs	r2, #0
 8002186:	6302      	str	r2, [r0, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8002188:	2228      	movs	r2, #40	; 0x28
 800218a:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002194:	601a      	str	r2, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 800219c:	d054      	beq.n	8002248 <I2C_ITError+0xd4>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800219e:	685a      	ldr	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80021a0:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80021a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021a6:	605a      	str	r2, [r3, #4]
    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80021a8:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	4b39      	ldr	r3, [pc, #228]	; (8002294 <I2C_ITError+0x120>)
 80021b0:	d031      	beq.n	8002216 <I2C_ITError+0xa2>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80021b2:	6503      	str	r3, [r0, #80]	; 0x50
      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80021b4:	f7ff fc17 	bl	80019e6 <HAL_DMA_Abort_IT>
 80021b8:	b150      	cbz	r0, 80021d0 <I2C_ITError+0x5c>
        __HAL_I2C_DISABLE(hi2c);
 80021ba:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80021bc:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 80021be:	6813      	ldr	r3, [r2, #0]
 80021c0:	f023 0301 	bic.w	r3, r3, #1
 80021c4:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 80021c6:	2320      	movs	r3, #32
 80021c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80021cc:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80021ce:	4798      	blx	r3
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 80021d0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80021d4:	2b28      	cmp	r3, #40	; 0x28
 80021d6:	d10e      	bne.n	80021f6 <I2C_ITError+0x82>
 80021d8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80021da:	075b      	lsls	r3, r3, #29
 80021dc:	d50b      	bpl.n	80021f6 <I2C_ITError+0x82>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021de:	4b2e      	ldr	r3, [pc, #184]	; (8002298 <I2C_ITError+0x124>)
 80021e0:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80021e2:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 80021e4:	2300      	movs	r3, #0
 80021e6:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 80021e8:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 80021ea:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80021ee:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80021f2:	f7ff ffba 	bl	800216a <HAL_I2C_ListenCpltCallback>
 80021f6:	bd10      	pop	{r4, pc}
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 80021f8:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80021fc:	2a60      	cmp	r2, #96	; 0x60
 80021fe:	d005      	beq.n	800220c <I2C_ITError+0x98>
 8002200:	685a      	ldr	r2, [r3, #4]
 8002202:	0512      	lsls	r2, r2, #20
      hi2c->State = HAL_I2C_STATE_READY;
 8002204:	bf5c      	itt	pl
 8002206:	2220      	movpl	r2, #32
 8002208:	f880 203d 	strbpl.w	r2, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 800220c:	2200      	movs	r2, #0
 800220e:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002210:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
 8002214:	e7bb      	b.n	800218e <I2C_ITError+0x1a>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002216:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002218:	6503      	str	r3, [r0, #80]	; 0x50
      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800221a:	f7ff fbe4 	bl	80019e6 <HAL_DMA_Abort_IT>
 800221e:	2800      	cmp	r0, #0
 8002220:	d0d6      	beq.n	80021d0 <I2C_ITError+0x5c>
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002222:	6822      	ldr	r2, [r4, #0]
 8002224:	6953      	ldr	r3, [r2, #20]
 8002226:	0658      	lsls	r0, r3, #25
 8002228:	d504      	bpl.n	8002234 <I2C_ITError+0xc0>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800222a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800222c:	6912      	ldr	r2, [r2, #16]
 800222e:	1c59      	adds	r1, r3, #1
 8002230:	6261      	str	r1, [r4, #36]	; 0x24
 8002232:	701a      	strb	r2, [r3, #0]
        __HAL_I2C_DISABLE(hi2c);
 8002234:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002236:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8002238:	6813      	ldr	r3, [r2, #0]
 800223a:	f023 0301 	bic.w	r3, r3, #1
 800223e:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8002240:	2320      	movs	r3, #32
 8002242:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8002246:	e7c1      	b.n	80021cc <I2C_ITError+0x58>
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8002248:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 800224c:	2960      	cmp	r1, #96	; 0x60
 800224e:	d114      	bne.n	800227a <I2C_ITError+0x106>
    hi2c->State = HAL_I2C_STATE_READY;
 8002250:	2120      	movs	r1, #32
 8002252:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002256:	6422      	str	r2, [r4, #64]	; 0x40
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8002258:	695a      	ldr	r2, [r3, #20]
 800225a:	0651      	lsls	r1, r2, #25
 800225c:	d504      	bpl.n	8002268 <I2C_ITError+0xf4>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800225e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002260:	691b      	ldr	r3, [r3, #16]
 8002262:	1c51      	adds	r1, r2, #1
 8002264:	6261      	str	r1, [r4, #36]	; 0x24
 8002266:	7013      	strb	r3, [r2, #0]
    __HAL_I2C_DISABLE(hi2c);
 8002268:	6822      	ldr	r2, [r4, #0]
 800226a:	6813      	ldr	r3, [r2, #0]
 800226c:	f023 0301 	bic.w	r3, r3, #1
 8002270:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8002272:	4620      	mov	r0, r4
 8002274:	f7ff ff7d 	bl	8002172 <HAL_I2C_AbortCpltCallback>
 8002278:	e7aa      	b.n	80021d0 <I2C_ITError+0x5c>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800227a:	695a      	ldr	r2, [r3, #20]
 800227c:	0652      	lsls	r2, r2, #25
 800227e:	d504      	bpl.n	800228a <I2C_ITError+0x116>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002280:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002282:	691b      	ldr	r3, [r3, #16]
 8002284:	1c51      	adds	r1, r2, #1
 8002286:	6261      	str	r1, [r4, #36]	; 0x24
 8002288:	7013      	strb	r3, [r2, #0]
    HAL_I2C_ErrorCallback(hi2c);
 800228a:	4620      	mov	r0, r4
 800228c:	f7ff ff70 	bl	8002170 <HAL_I2C_ErrorCallback>
 8002290:	e79e      	b.n	80021d0 <I2C_ITError+0x5c>
 8002292:	bf00      	nop
 8002294:	08002aa5 	.word	0x08002aa5
 8002298:	ffff0000 	.word	0xffff0000

0800229c <HAL_I2C_EV_IRQHandler>:
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800229c:	6803      	ldr	r3, [r0, #0]
{
 800229e:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80022a0:	699d      	ldr	r5, [r3, #24]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80022a2:	6959      	ldr	r1, [r3, #20]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 80022a4:	685a      	ldr	r2, [r3, #4]
  uint32_t CurrentMode  = hi2c->Mode;
 80022a6:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 80022aa:	b2e4      	uxtb	r4, r4
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80022ac:	2c10      	cmp	r4, #16
{
 80022ae:	b08d      	sub	sp, #52	; 0x34
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80022b0:	d002      	beq.n	80022b8 <HAL_I2C_EV_IRQHandler+0x1c>
 80022b2:	2c40      	cmp	r4, #64	; 0x40
 80022b4:	f040 8255 	bne.w	8002762 <HAL_I2C_EV_IRQHandler+0x4c6>
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80022b8:	f011 1f01 	tst.w	r1, #65537	; 0x10001
 80022bc:	d066      	beq.n	800238c <HAL_I2C_EV_IRQHandler+0xf0>
 80022be:	0597      	lsls	r7, r2, #22
 80022c0:	d564      	bpl.n	800238c <HAL_I2C_EV_IRQHandler+0xf0>
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80022c2:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
 80022c6:	2c40      	cmp	r4, #64	; 0x40
 80022c8:	d143      	bne.n	8002352 <HAL_I2C_EV_IRQHandler+0xb6>
    if(hi2c->EventCount == 0U)
 80022ca:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80022cc:	2c00      	cmp	r4, #0
 80022ce:	d13b      	bne.n	8002348 <HAL_I2C_EV_IRQHandler+0xac>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80022d0:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80022d2:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80022d6:	611c      	str	r4, [r3, #16]
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 80022d8:	4e98      	ldr	r6, [pc, #608]	; (800253c <HAL_I2C_EV_IRQHandler+0x2a0>)
 80022da:	4c99      	ldr	r4, [pc, #612]	; (8002540 <HAL_I2C_EV_IRQHandler+0x2a4>)
 80022dc:	402e      	ands	r6, r5
 80022de:	400c      	ands	r4, r1
 80022e0:	2e00      	cmp	r6, #0
 80022e2:	f000 819f 	beq.w	8002624 <HAL_I2C_EV_IRQHandler+0x388>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80022e6:	4d97      	ldr	r5, [pc, #604]	; (8002544 <HAL_I2C_EV_IRQHandler+0x2a8>)
 80022e8:	400d      	ands	r5, r1
 80022ea:	2d00      	cmp	r5, #0
 80022ec:	f000 8166 	beq.w	80025bc <HAL_I2C_EV_IRQHandler+0x320>
 80022f0:	0555      	lsls	r5, r2, #21
 80022f2:	f140 8163 	bpl.w	80025bc <HAL_I2C_EV_IRQHandler+0x320>
 80022f6:	2c00      	cmp	r4, #0
 80022f8:	f040 8160 	bne.w	80025bc <HAL_I2C_EV_IRQHandler+0x320>
  uint32_t CurrentState       = hi2c->State;
 80022fc:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002300:	8d05      	ldrh	r5, [r0, #40]	; 0x28
  uint32_t CurrentMode        = hi2c->Mode;
 8002302:	f890 103e 	ldrb.w	r1, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002306:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  uint32_t CurrentState       = hi2c->State;
 8002308:	b2d2      	uxtb	r2, r2
  uint32_t CurrentMode        = hi2c->Mode;
 800230a:	b2c9      	uxtb	r1, r1
  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800230c:	2d00      	cmp	r5, #0
 800230e:	f040 8105 	bne.w	800251c <HAL_I2C_EV_IRQHandler+0x280>
 8002312:	2a21      	cmp	r2, #33	; 0x21
 8002314:	f040 8104 	bne.w	8002520 <HAL_I2C_EV_IRQHandler+0x284>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002318:	2c04      	cmp	r4, #4
 800231a:	f000 816c 	beq.w	80025f6 <HAL_I2C_EV_IRQHandler+0x35a>
 800231e:	2c08      	cmp	r4, #8
 8002320:	f000 8169 	beq.w	80025f6 <HAL_I2C_EV_IRQHandler+0x35a>
 8002324:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 8002328:	f000 8165 	beq.w	80025f6 <HAL_I2C_EV_IRQHandler+0x35a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800232c:	685a      	ldr	r2, [r3, #4]
 800232e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002332:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002334:	2311      	movs	r3, #17
 8002336:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002338:	f880 503e 	strb.w	r5, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800233c:	2320      	movs	r3, #32
 800233e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002342:	f7ff ff0d 	bl	8002160 <HAL_I2C_MasterTxCpltCallback>
 8002346:	e0f6      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002348:	6c44      	ldr	r4, [r0, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800234a:	f044 0401 	orr.w	r4, r4, #1
 800234e:	b2e4      	uxtb	r4, r4
 8002350:	e7c1      	b.n	80022d6 <HAL_I2C_EV_IRQHandler+0x3a>
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002352:	6904      	ldr	r4, [r0, #16]
 8002354:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
 8002358:	d105      	bne.n	8002366 <HAL_I2C_EV_IRQHandler+0xca>
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 800235a:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 800235e:	2c21      	cmp	r4, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002360:	6c44      	ldr	r4, [r0, #68]	; 0x44
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8002362:	d1f2      	bne.n	800234a <HAL_I2C_EV_IRQHandler+0xae>
 8002364:	e7b5      	b.n	80022d2 <HAL_I2C_EV_IRQHandler+0x36>
      if(hi2c->EventCount == 0U)
 8002366:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8002368:	b934      	cbnz	r4, 8002378 <HAL_I2C_EV_IRQHandler+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800236a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800236c:	11e4      	asrs	r4, r4, #7
 800236e:	f004 0406 	and.w	r4, r4, #6
 8002372:	f044 04f0 	orr.w	r4, r4, #240	; 0xf0
 8002376:	e7ae      	b.n	80022d6 <HAL_I2C_EV_IRQHandler+0x3a>
      else if(hi2c->EventCount == 1U)
 8002378:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800237a:	2c01      	cmp	r4, #1
 800237c:	d1ac      	bne.n	80022d8 <HAL_I2C_EV_IRQHandler+0x3c>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800237e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002380:	11e4      	asrs	r4, r4, #7
 8002382:	f004 0406 	and.w	r4, r4, #6
 8002386:	f044 04f1 	orr.w	r4, r4, #241	; 0xf1
 800238a:	e7a4      	b.n	80022d6 <HAL_I2C_EV_IRQHandler+0x3a>
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800238c:	4c6e      	ldr	r4, [pc, #440]	; (8002548 <HAL_I2C_EV_IRQHandler+0x2ac>)
 800238e:	400c      	ands	r4, r1
 8002390:	b11c      	cbz	r4, 800239a <HAL_I2C_EV_IRQHandler+0xfe>
 8002392:	0596      	lsls	r6, r2, #22
 8002394:	d501      	bpl.n	800239a <HAL_I2C_EV_IRQHandler+0xfe>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002396:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002398:	e7d9      	b.n	800234e <HAL_I2C_EV_IRQHandler+0xb2>
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 800239a:	4c6c      	ldr	r4, [pc, #432]	; (800254c <HAL_I2C_EV_IRQHandler+0x2b0>)
 800239c:	400c      	ands	r4, r1
 800239e:	2c00      	cmp	r4, #0
 80023a0:	d09a      	beq.n	80022d8 <HAL_I2C_EV_IRQHandler+0x3c>
 80023a2:	0594      	lsls	r4, r2, #22
 80023a4:	d598      	bpl.n	80022d8 <HAL_I2C_EV_IRQHandler+0x3c>
  uint32_t CurrentMode        = hi2c->Mode;
 80023a6:	f890 403e 	ldrb.w	r4, [r0, #62]	; 0x3e
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80023aa:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  uint32_t Prev_State         = hi2c->PreviousState;
 80023ac:	f8d0 e030 	ldr.w	lr, [r0, #48]	; 0x30
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80023b0:	f890 703d 	ldrb.w	r7, [r0, #61]	; 0x3d
 80023b4:	2f22      	cmp	r7, #34	; 0x22
  uint32_t CurrentMode        = hi2c->Mode;
 80023b6:	b2e4      	uxtb	r4, r4
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80023b8:	f040 80a8 	bne.w	800250c <HAL_I2C_EV_IRQHandler+0x270>
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 80023bc:	6d07      	ldr	r7, [r0, #80]	; 0x50
 80023be:	b947      	cbnz	r7, 80023d2 <HAL_I2C_EV_IRQHandler+0x136>
 80023c0:	2c40      	cmp	r4, #64	; 0x40
 80023c2:	d106      	bne.n	80023d2 <HAL_I2C_EV_IRQHandler+0x136>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023c4:	9701      	str	r7, [sp, #4]
 80023c6:	695c      	ldr	r4, [r3, #20]
 80023c8:	9401      	str	r4, [sp, #4]
 80023ca:	699c      	ldr	r4, [r3, #24]
 80023cc:	9401      	str	r4, [sp, #4]
 80023ce:	9c01      	ldr	r4, [sp, #4]
 80023d0:	e782      	b.n	80022d8 <HAL_I2C_EV_IRQHandler+0x3c>
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80023d2:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80023d4:	b98c      	cbnz	r4, 80023fa <HAL_I2C_EV_IRQHandler+0x15e>
 80023d6:	6907      	ldr	r7, [r0, #16]
 80023d8:	f5b7 4f40 	cmp.w	r7, #49152	; 0xc000
 80023dc:	d10d      	bne.n	80023fa <HAL_I2C_EV_IRQHandler+0x15e>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023de:	9402      	str	r4, [sp, #8]
 80023e0:	695c      	ldr	r4, [r3, #20]
 80023e2:	9402      	str	r4, [sp, #8]
 80023e4:	699c      	ldr	r4, [r3, #24]
 80023e6:	9402      	str	r4, [sp, #8]
 80023e8:	9c02      	ldr	r4, [sp, #8]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80023ea:	681c      	ldr	r4, [r3, #0]
 80023ec:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 80023f0:	601c      	str	r4, [r3, #0]
      hi2c->EventCount++;
 80023f2:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80023f4:	3401      	adds	r4, #1
      hi2c->EventCount = 0U;
 80023f6:	6504      	str	r4, [r0, #80]	; 0x50
 80023f8:	e76e      	b.n	80022d8 <HAL_I2C_EV_IRQHandler+0x3c>
      if(hi2c->XferCount == 0U)
 80023fa:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 80023fc:	b2a4      	uxth	r4, r4
 80023fe:	b954      	cbnz	r4, 8002416 <HAL_I2C_EV_IRQHandler+0x17a>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002400:	9403      	str	r4, [sp, #12]
 8002402:	695c      	ldr	r4, [r3, #20]
 8002404:	9403      	str	r4, [sp, #12]
 8002406:	699c      	ldr	r4, [r3, #24]
 8002408:	9403      	str	r4, [sp, #12]
 800240a:	9c03      	ldr	r4, [sp, #12]
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800240c:	681c      	ldr	r4, [r3, #0]
 800240e:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8002412:	601c      	str	r4, [r3, #0]
 8002414:	e019      	b.n	800244a <HAL_I2C_EV_IRQHandler+0x1ae>
      else if(hi2c->XferCount == 1U)   
 8002416:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 8002418:	b2a4      	uxth	r4, r4
 800241a:	2c01      	cmp	r4, #1
 800241c:	d142      	bne.n	80024a4 <HAL_I2C_EV_IRQHandler+0x208>
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800241e:	f516 3f80 	cmn.w	r6, #65536	; 0x10000
 8002422:	d11b      	bne.n	800245c <HAL_I2C_EV_IRQHandler+0x1c0>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002424:	681c      	ldr	r4, [r3, #0]
 8002426:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 800242a:	601c      	str	r4, [r3, #0]
          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800242c:	685c      	ldr	r4, [r3, #4]
 800242e:	f414 6400 	ands.w	r4, r4, #2048	; 0x800
 8002432:	d00c      	beq.n	800244e <HAL_I2C_EV_IRQHandler+0x1b2>
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002434:	681c      	ldr	r4, [r3, #0]
 8002436:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 800243a:	601c      	str	r4, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800243c:	2400      	movs	r4, #0
 800243e:	9404      	str	r4, [sp, #16]
 8002440:	695c      	ldr	r4, [r3, #20]
 8002442:	9404      	str	r4, [sp, #16]
 8002444:	699c      	ldr	r4, [r3, #24]
 8002446:	9404      	str	r4, [sp, #16]
 8002448:	9c04      	ldr	r4, [sp, #16]
      hi2c->EventCount = 0U;
 800244a:	2400      	movs	r4, #0
 800244c:	e7d3      	b.n	80023f6 <HAL_I2C_EV_IRQHandler+0x15a>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800244e:	9405      	str	r4, [sp, #20]
 8002450:	695c      	ldr	r4, [r3, #20]
 8002452:	9405      	str	r4, [sp, #20]
 8002454:	699c      	ldr	r4, [r3, #24]
 8002456:	9405      	str	r4, [sp, #20]
 8002458:	9c05      	ldr	r4, [sp, #20]
 800245a:	e7d7      	b.n	800240c <HAL_I2C_EV_IRQHandler+0x170>
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800245c:	2e04      	cmp	r6, #4
 800245e:	d015      	beq.n	800248c <HAL_I2C_EV_IRQHandler+0x1f0>
 8002460:	2e08      	cmp	r6, #8
 8002462:	d013      	beq.n	800248c <HAL_I2C_EV_IRQHandler+0x1f0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 8002464:	f1be 0f12 	cmp.w	lr, #18
 8002468:	d010      	beq.n	800248c <HAL_I2C_EV_IRQHandler+0x1f0>
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 800246a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800246c:	2c02      	cmp	r4, #2
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800246e:	681c      	ldr	r4, [r3, #0]
 8002470:	bf14      	ite	ne
 8002472:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8002476:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
 800247a:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800247c:	2400      	movs	r4, #0
 800247e:	9406      	str	r4, [sp, #24]
 8002480:	695c      	ldr	r4, [r3, #20]
 8002482:	9406      	str	r4, [sp, #24]
 8002484:	699c      	ldr	r4, [r3, #24]
 8002486:	9406      	str	r4, [sp, #24]
 8002488:	9c06      	ldr	r4, [sp, #24]
 800248a:	e7de      	b.n	800244a <HAL_I2C_EV_IRQHandler+0x1ae>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800248c:	681c      	ldr	r4, [r3, #0]
 800248e:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8002492:	601c      	str	r4, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002494:	2400      	movs	r4, #0
 8002496:	9407      	str	r4, [sp, #28]
 8002498:	695c      	ldr	r4, [r3, #20]
 800249a:	9407      	str	r4, [sp, #28]
 800249c:	699c      	ldr	r4, [r3, #24]
 800249e:	9407      	str	r4, [sp, #28]
 80024a0:	9c07      	ldr	r4, [sp, #28]
 80024a2:	e7b3      	b.n	800240c <HAL_I2C_EV_IRQHandler+0x170>
      else if(hi2c->XferCount == 2U)
 80024a4:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 80024a6:	b2a4      	uxth	r4, r4
 80024a8:	2c02      	cmp	r4, #2
 80024aa:	d11c      	bne.n	80024e6 <HAL_I2C_EV_IRQHandler+0x24a>
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80024ac:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80024ae:	2c02      	cmp	r4, #2
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80024b0:	681c      	ldr	r4, [r3, #0]
 80024b2:	bf1d      	ittte	ne
 80024b4:	f424 6480 	bicne.w	r4, r4, #1024	; 0x400
 80024b8:	601c      	strne	r4, [r3, #0]
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 80024ba:	681c      	ldrne	r4, [r3, #0]
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80024bc:	f444 6480 	orreq.w	r4, r4, #1024	; 0x400
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 80024c0:	bf18      	it	ne
 80024c2:	f444 6400 	orrne.w	r4, r4, #2048	; 0x800
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80024c6:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80024c8:	685c      	ldr	r4, [r3, #4]
 80024ca:	0527      	lsls	r7, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 80024cc:	bf42      	ittt	mi
 80024ce:	685c      	ldrmi	r4, [r3, #4]
 80024d0:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 80024d4:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024d6:	2400      	movs	r4, #0
 80024d8:	9408      	str	r4, [sp, #32]
 80024da:	695c      	ldr	r4, [r3, #20]
 80024dc:	9408      	str	r4, [sp, #32]
 80024de:	699c      	ldr	r4, [r3, #24]
 80024e0:	9408      	str	r4, [sp, #32]
 80024e2:	9c08      	ldr	r4, [sp, #32]
 80024e4:	e7b1      	b.n	800244a <HAL_I2C_EV_IRQHandler+0x1ae>
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80024e6:	681c      	ldr	r4, [r3, #0]
 80024e8:	f444 6480 	orr.w	r4, r4, #1024	; 0x400
 80024ec:	601c      	str	r4, [r3, #0]
        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80024ee:	685c      	ldr	r4, [r3, #4]
 80024f0:	0526      	lsls	r6, r4, #20
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 80024f2:	bf42      	ittt	mi
 80024f4:	685c      	ldrmi	r4, [r3, #4]
 80024f6:	f444 5480 	orrmi.w	r4, r4, #4096	; 0x1000
 80024fa:	605c      	strmi	r4, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024fc:	2400      	movs	r4, #0
 80024fe:	9409      	str	r4, [sp, #36]	; 0x24
 8002500:	695c      	ldr	r4, [r3, #20]
 8002502:	9409      	str	r4, [sp, #36]	; 0x24
 8002504:	699c      	ldr	r4, [r3, #24]
 8002506:	9409      	str	r4, [sp, #36]	; 0x24
 8002508:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800250a:	e79e      	b.n	800244a <HAL_I2C_EV_IRQHandler+0x1ae>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800250c:	2400      	movs	r4, #0
 800250e:	940a      	str	r4, [sp, #40]	; 0x28
 8002510:	695c      	ldr	r4, [r3, #20]
 8002512:	940a      	str	r4, [sp, #40]	; 0x28
 8002514:	699c      	ldr	r4, [r3, #24]
 8002516:	940a      	str	r4, [sp, #40]	; 0x28
 8002518:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800251a:	e6dd      	b.n	80022d8 <HAL_I2C_EV_IRQHandler+0x3c>
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800251c:	2a21      	cmp	r2, #33	; 0x21
 800251e:	d003      	beq.n	8002528 <HAL_I2C_EV_IRQHandler+0x28c>
 8002520:	2940      	cmp	r1, #64	; 0x40
 8002522:	d108      	bne.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002524:	2a22      	cmp	r2, #34	; 0x22
 8002526:	d106      	bne.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
    if(hi2c->XferCount == 0U)
 8002528:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800252a:	b292      	uxth	r2, r2
 800252c:	b982      	cbnz	r2, 8002550 <HAL_I2C_EV_IRQHandler+0x2b4>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800252e:	685a      	ldr	r2, [r3, #4]
 8002530:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002534:	605a      	str	r2, [r3, #4]
}
 8002536:	b00d      	add	sp, #52	; 0x34
 8002538:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800253a:	bf00      	nop
 800253c:	00100004 	.word	0x00100004
 8002540:	00010004 	.word	0x00010004
 8002544:	00010080 	.word	0x00010080
 8002548:	00010008 	.word	0x00010008
 800254c:	00010002 	.word	0x00010002
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002550:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8002554:	2a40      	cmp	r2, #64	; 0x40
 8002556:	d127      	bne.n	80025a8 <HAL_I2C_EV_IRQHandler+0x30c>
        if(hi2c->EventCount == 0)
 8002558:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800255a:	b97a      	cbnz	r2, 800257c <HAL_I2C_EV_IRQHandler+0x2e0>
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800255c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 800255e:	2a01      	cmp	r2, #1
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002560:	6c82      	ldr	r2, [r0, #72]	; 0x48
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002562:	d105      	bne.n	8002570 <HAL_I2C_EV_IRQHandler+0x2d4>
 8002564:	b2d2      	uxtb	r2, r2
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002566:	611a      	str	r2, [r3, #16]
            hi2c->EventCount += 2;
 8002568:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800256a:	3302      	adds	r3, #2
            hi2c->EventCount++;
 800256c:	6503      	str	r3, [r0, #80]	; 0x50
 800256e:	e7e2      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002570:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8002574:	611a      	str	r2, [r3, #16]
            hi2c->EventCount++;
 8002576:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002578:	3301      	adds	r3, #1
 800257a:	e7f7      	b.n	800256c <HAL_I2C_EV_IRQHandler+0x2d0>
        else if(hi2c->EventCount == 1)
 800257c:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800257e:	2a01      	cmp	r2, #1
 8002580:	d102      	bne.n	8002588 <HAL_I2C_EV_IRQHandler+0x2ec>
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002582:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8002584:	b2d2      	uxtb	r2, r2
 8002586:	e7f5      	b.n	8002574 <HAL_I2C_EV_IRQHandler+0x2d8>
        else if(hi2c->EventCount == 2)
 8002588:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800258a:	2a02      	cmp	r2, #2
 800258c:	d1d3      	bne.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800258e:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8002592:	2a22      	cmp	r2, #34	; 0x22
 8002594:	d104      	bne.n	80025a0 <HAL_I2C_EV_IRQHandler+0x304>
            hi2c->Instance->CR1 |= I2C_CR1_START;
 8002596:	681a      	ldr	r2, [r3, #0]
 8002598:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800259c:	601a      	str	r2, [r3, #0]
 800259e:	e7ca      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80025a0:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80025a4:	2a21      	cmp	r2, #33	; 0x21
 80025a6:	d1c6      	bne.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80025a8:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80025aa:	1c51      	adds	r1, r2, #1
 80025ac:	6241      	str	r1, [r0, #36]	; 0x24
 80025ae:	7812      	ldrb	r2, [r2, #0]
 80025b0:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 80025b2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80025b4:	3b01      	subs	r3, #1
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 80025ba:	e7bc      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80025bc:	2c00      	cmp	r4, #0
 80025be:	d0ba      	beq.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
 80025c0:	0594      	lsls	r4, r2, #22
 80025c2:	d5b8      	bpl.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80025c4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80025c6:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80025ca:	2a21      	cmp	r2, #33	; 0x21
 80025cc:	d1b3      	bne.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
    if(hi2c->XferCount != 0U)
 80025ce:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80025d0:	b292      	uxth	r2, r2
 80025d2:	2a00      	cmp	r2, #0
 80025d4:	d1e8      	bne.n	80025a8 <HAL_I2C_EV_IRQHandler+0x30c>
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80025d6:	2904      	cmp	r1, #4
 80025d8:	d00d      	beq.n	80025f6 <HAL_I2C_EV_IRQHandler+0x35a>
 80025da:	2908      	cmp	r1, #8
 80025dc:	d00b      	beq.n	80025f6 <HAL_I2C_EV_IRQHandler+0x35a>
 80025de:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80025e2:	d008      	beq.n	80025f6 <HAL_I2C_EV_IRQHandler+0x35a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80025e4:	6859      	ldr	r1, [r3, #4]
 80025e6:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80025ea:	6059      	str	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80025ec:	2311      	movs	r3, #17
 80025ee:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80025f0:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
 80025f4:	e6a2      	b.n	800233c <HAL_I2C_EV_IRQHandler+0xa0>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80025f6:	685a      	ldr	r2, [r3, #4]
 80025f8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80025fc:	605a      	str	r2, [r3, #4]
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80025fe:	681a      	ldr	r2, [r3, #0]
 8002600:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002604:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002606:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8002608:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800260a:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800260c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002610:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002614:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002618:	2a40      	cmp	r2, #64	; 0x40
 800261a:	f47f ae92 	bne.w	8002342 <HAL_I2C_EV_IRQHandler+0xa6>
          HAL_I2C_MemTxCpltCallback(hi2c);
 800261e:	f7ff fda5 	bl	800216c <HAL_I2C_MemTxCpltCallback>
 8002622:	e788      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002624:	4d90      	ldr	r5, [pc, #576]	; (8002868 <HAL_I2C_EV_IRQHandler+0x5cc>)
 8002626:	400d      	ands	r5, r1
 8002628:	2d00      	cmp	r5, #0
 800262a:	d041      	beq.n	80026b0 <HAL_I2C_EV_IRQHandler+0x414>
 800262c:	0551      	lsls	r1, r2, #21
 800262e:	d53f      	bpl.n	80026b0 <HAL_I2C_EV_IRQHandler+0x414>
 8002630:	2c00      	cmp	r4, #0
 8002632:	d13d      	bne.n	80026b0 <HAL_I2C_EV_IRQHandler+0x414>
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002634:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 8002638:	2a22      	cmp	r2, #34	; 0x22
 800263a:	f47f af7c 	bne.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
    tmp = hi2c->XferCount;
 800263e:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002640:	b292      	uxth	r2, r2
    if(tmp > 3U)
 8002642:	2a03      	cmp	r2, #3
 8002644:	d913      	bls.n	800266e <HAL_I2C_EV_IRQHandler+0x3d2>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002646:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	1c51      	adds	r1, r2, #1
 800264c:	6241      	str	r1, [r0, #36]	; 0x24
 800264e:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8002650:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002652:	3b01      	subs	r3, #1
 8002654:	b29b      	uxth	r3, r3
 8002656:	8543      	strh	r3, [r0, #42]	; 0x2a
      if(hi2c->XferCount == 3)
 8002658:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800265a:	b29b      	uxth	r3, r3
 800265c:	2b03      	cmp	r3, #3
 800265e:	f47f af6a 	bne.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002662:	6802      	ldr	r2, [r0, #0]
 8002664:	6853      	ldr	r3, [r2, #4]
 8002666:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800266a:	6053      	str	r3, [r2, #4]
 800266c:	e763      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
    else if((tmp == 1U) || (tmp == 0U))
 800266e:	2a01      	cmp	r2, #1
 8002670:	f63f af61 	bhi.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800267a:	601a      	str	r2, [r3, #0]
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800267c:	685a      	ldr	r2, [r3, #4]
 800267e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002682:	605a      	str	r2, [r3, #4]
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002684:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002686:	691b      	ldr	r3, [r3, #16]
 8002688:	1c51      	adds	r1, r2, #1
 800268a:	6241      	str	r1, [r0, #36]	; 0x24
 800268c:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 800268e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002690:	3b01      	subs	r3, #1
 8002692:	b29b      	uxth	r3, r3
 8002694:	8543      	strh	r3, [r0, #42]	; 0x2a
      hi2c->State = HAL_I2C_STATE_READY;
 8002696:	2320      	movs	r3, #32
 8002698:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 800269c:	6304      	str	r4, [r0, #48]	; 0x30
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800269e:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80026a2:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80026a6:	2b40      	cmp	r3, #64	; 0x40
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80026a8:	d158      	bne.n	800275c <HAL_I2C_EV_IRQHandler+0x4c0>
      HAL_I2C_MemRxCpltCallback(hi2c);
 80026aa:	f7ff fd60 	bl	800216e <HAL_I2C_MemRxCpltCallback>
 80026ae:	e742      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80026b0:	2c00      	cmp	r4, #0
 80026b2:	f43f af40 	beq.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
 80026b6:	0597      	lsls	r7, r2, #22
 80026b8:	f57f af3d 	bpl.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80026bc:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  if(hi2c->XferCount == 4U)
 80026be:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80026c0:	b292      	uxth	r2, r2
 80026c2:	2a04      	cmp	r2, #4
 80026c4:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80026c6:	d108      	bne.n	80026da <HAL_I2C_EV_IRQHandler+0x43e>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80026c8:	6859      	ldr	r1, [r3, #4]
 80026ca:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80026ce:	6059      	str	r1, [r3, #4]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80026d0:	1c51      	adds	r1, r2, #1
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	6241      	str	r1, [r0, #36]	; 0x24
 80026d6:	7013      	strb	r3, [r2, #0]
 80026d8:	e76b      	b.n	80025b2 <HAL_I2C_EV_IRQHandler+0x316>
  else if(hi2c->XferCount == 3U)
 80026da:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 80026dc:	b2a4      	uxth	r4, r4
 80026de:	2c03      	cmp	r4, #3
 80026e0:	d108      	bne.n	80026f4 <HAL_I2C_EV_IRQHandler+0x458>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80026e2:	6859      	ldr	r1, [r3, #4]
 80026e4:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80026e8:	6059      	str	r1, [r3, #4]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80026ea:	6819      	ldr	r1, [r3, #0]
 80026ec:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80026f0:	6019      	str	r1, [r3, #0]
 80026f2:	e7ed      	b.n	80026d0 <HAL_I2C_EV_IRQHandler+0x434>
  else if(hi2c->XferCount == 2U)
 80026f4:	8d44      	ldrh	r4, [r0, #42]	; 0x2a
 80026f6:	b2a4      	uxth	r4, r4
 80026f8:	2c02      	cmp	r4, #2
 80026fa:	d1e9      	bne.n	80026d0 <HAL_I2C_EV_IRQHandler+0x434>
    if((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME))
 80026fc:	3901      	subs	r1, #1
 80026fe:	2901      	cmp	r1, #1
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002700:	6819      	ldr	r1, [r3, #0]
 8002702:	bf9d      	ittte	ls
 8002704:	f421 6180 	bicls.w	r1, r1, #1024	; 0x400
 8002708:	6019      	strls	r1, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800270a:	6819      	ldrls	r1, [r3, #0]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800270c:	f441 7100 	orrhi.w	r1, r1, #512	; 0x200
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002710:	bf98      	it	ls
 8002712:	f441 7180 	orrls.w	r1, r1, #256	; 0x100
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002716:	6019      	str	r1, [r3, #0]
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002718:	691b      	ldr	r3, [r3, #16]
 800271a:	1c51      	adds	r1, r2, #1
 800271c:	6241      	str	r1, [r0, #36]	; 0x24
 800271e:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8002720:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002722:	3b01      	subs	r3, #1
 8002724:	b29b      	uxth	r3, r3
 8002726:	8543      	strh	r3, [r0, #42]	; 0x2a
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002728:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800272a:	1c5a      	adds	r2, r3, #1
 800272c:	6242      	str	r2, [r0, #36]	; 0x24
 800272e:	6802      	ldr	r2, [r0, #0]
 8002730:	6912      	ldr	r2, [r2, #16]
 8002732:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8002734:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002736:	6802      	ldr	r2, [r0, #0]
    hi2c->XferCount--;
 8002738:	3b01      	subs	r3, #1
 800273a:	b29b      	uxth	r3, r3
 800273c:	8543      	strh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800273e:	6853      	ldr	r3, [r2, #4]
 8002740:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002744:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002746:	2320      	movs	r3, #32
 8002748:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 800274c:	2300      	movs	r3, #0
 800274e:	6303      	str	r3, [r0, #48]	; 0x30
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002750:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002754:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8002758:	2a40      	cmp	r2, #64	; 0x40
 800275a:	e7a5      	b.n	80026a8 <HAL_I2C_EV_IRQHandler+0x40c>
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800275c:	f7ff fd01 	bl	8002162 <HAL_I2C_MasterRxCpltCallback>
 8002760:	e6e9      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002762:	4c42      	ldr	r4, [pc, #264]	; (800286c <HAL_I2C_EV_IRQHandler+0x5d0>)
 8002764:	400c      	ands	r4, r1
 8002766:	b174      	cbz	r4, 8002786 <HAL_I2C_EV_IRQHandler+0x4ea>
 8002768:	0596      	lsls	r6, r2, #22
 800276a:	d50c      	bpl.n	8002786 <HAL_I2C_EV_IRQHandler+0x4ea>
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 800276c:	6999      	ldr	r1, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 800276e:	699b      	ldr	r3, [r3, #24]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8002770:	f081 0104 	eor.w	r1, r1, #4
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8002774:	061d      	lsls	r5, r3, #24
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8002776:	f3c1 0180 	ubfx	r1, r1, #2, #1
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 800277a:	bf54      	ite	pl
 800277c:	8982      	ldrhpl	r2, [r0, #12]
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 800277e:	8b02      	ldrhmi	r2, [r0, #24]
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002780:	f7ff fcf2 	bl	8002168 <HAL_I2C_AddrCallback>
 8002784:	e6d7      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002786:	4c3a      	ldr	r4, [pc, #232]	; (8002870 <HAL_I2C_EV_IRQHandler+0x5d4>)
 8002788:	400c      	ands	r4, r1
 800278a:	2c00      	cmp	r4, #0
 800278c:	d074      	beq.n	8002878 <HAL_I2C_EV_IRQHandler+0x5dc>
 800278e:	0594      	lsls	r4, r2, #22
 8002790:	d572      	bpl.n	8002878 <HAL_I2C_EV_IRQHandler+0x5dc>
  uint32_t CurrentState = hi2c->State;
 8002792:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002796:	6859      	ldr	r1, [r3, #4]
 8002798:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 800279c:	6059      	str	r1, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800279e:	2100      	movs	r1, #0
 80027a0:	910b      	str	r1, [sp, #44]	; 0x2c
 80027a2:	6959      	ldr	r1, [r3, #20]
 80027a4:	910b      	str	r1, [sp, #44]	; 0x2c
 80027a6:	6819      	ldr	r1, [r3, #0]
 80027a8:	f041 0101 	orr.w	r1, r1, #1
 80027ac:	6019      	str	r1, [r3, #0]
 80027ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80027b0:	6819      	ldr	r1, [r3, #0]
 80027b2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80027b6:	6019      	str	r1, [r3, #0]
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80027b8:	6859      	ldr	r1, [r3, #4]
 80027ba:	0509      	lsls	r1, r1, #20
  uint32_t CurrentState = hi2c->State;
 80027bc:	b2d2      	uxtb	r2, r2
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80027be:	d50c      	bpl.n	80027da <HAL_I2C_EV_IRQHandler+0x53e>
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80027c0:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 80027c4:	2922      	cmp	r1, #34	; 0x22
 80027c6:	d003      	beq.n	80027d0 <HAL_I2C_EV_IRQHandler+0x534>
 80027c8:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 80027cc:	292a      	cmp	r1, #42	; 0x2a
 80027ce:	d129      	bne.n	8002824 <HAL_I2C_EV_IRQHandler+0x588>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80027d0:	6b81      	ldr	r1, [r0, #56]	; 0x38
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80027d2:	6809      	ldr	r1, [r1, #0]
 80027d4:	6849      	ldr	r1, [r1, #4]
 80027d6:	b289      	uxth	r1, r1
 80027d8:	8541      	strh	r1, [r0, #42]	; 0x2a
  if(hi2c->XferCount != 0U)
 80027da:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 80027dc:	b289      	uxth	r1, r1
 80027de:	b1e1      	cbz	r1, 800281a <HAL_I2C_EV_IRQHandler+0x57e>
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80027e0:	6959      	ldr	r1, [r3, #20]
 80027e2:	074f      	lsls	r7, r1, #29
 80027e4:	d508      	bpl.n	80027f8 <HAL_I2C_EV_IRQHandler+0x55c>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80027e6:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80027e8:	691b      	ldr	r3, [r3, #16]
 80027ea:	1c4c      	adds	r4, r1, #1
 80027ec:	6244      	str	r4, [r0, #36]	; 0x24
 80027ee:	700b      	strb	r3, [r1, #0]
      hi2c->XferCount--;
 80027f0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80027f2:	3b01      	subs	r3, #1
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	8543      	strh	r3, [r0, #42]	; 0x2a
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80027f8:	6801      	ldr	r1, [r0, #0]
 80027fa:	694b      	ldr	r3, [r1, #20]
 80027fc:	065e      	lsls	r6, r3, #25
 80027fe:	d508      	bpl.n	8002812 <HAL_I2C_EV_IRQHandler+0x576>
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002800:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002802:	6909      	ldr	r1, [r1, #16]
 8002804:	1c5c      	adds	r4, r3, #1
 8002806:	6244      	str	r4, [r0, #36]	; 0x24
 8002808:	7019      	strb	r1, [r3, #0]
      hi2c->XferCount--;
 800280a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800280c:	3b01      	subs	r3, #1
 800280e:	b29b      	uxth	r3, r3
 8002810:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002812:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002814:	f043 0304 	orr.w	r3, r3, #4
 8002818:	6403      	str	r3, [r0, #64]	; 0x40
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800281a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800281c:	b123      	cbz	r3, 8002828 <HAL_I2C_EV_IRQHandler+0x58c>
    I2C_ITError(hi2c);
 800281e:	f7ff fca9 	bl	8002174 <I2C_ITError>
 8002822:	e688      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8002824:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8002826:	e7d4      	b.n	80027d2 <HAL_I2C_EV_IRQHandler+0x536>
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8002828:	f1a2 0128 	sub.w	r1, r2, #40	; 0x28
 800282c:	2902      	cmp	r1, #2
 800282e:	d80a      	bhi.n	8002846 <HAL_I2C_EV_IRQHandler+0x5aa>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002830:	4a10      	ldr	r2, [pc, #64]	; (8002874 <HAL_I2C_EV_IRQHandler+0x5d8>)
 8002832:	62c2      	str	r2, [r0, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 8002834:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 8002836:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002838:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800283c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8002840:	f7ff fc93 	bl	800216a <HAL_I2C_ListenCpltCallback>
 8002844:	e677      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8002846:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002848:	2b22      	cmp	r3, #34	; 0x22
 800284a:	d002      	beq.n	8002852 <HAL_I2C_EV_IRQHandler+0x5b6>
 800284c:	2a22      	cmp	r2, #34	; 0x22
 800284e:	f47f ae72 	bne.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
        hi2c->PreviousState = I2C_STATE_NONE;
 8002852:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8002854:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8002856:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002858:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800285c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002860:	f7ff fc81 	bl	8002166 <HAL_I2C_SlaveRxCpltCallback>
 8002864:	e667      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
 8002866:	bf00      	nop
 8002868:	00010040 	.word	0x00010040
 800286c:	00010002 	.word	0x00010002
 8002870:	00010010 	.word	0x00010010
 8002874:	ffff0000 	.word	0xffff0000
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002878:	4e39      	ldr	r6, [pc, #228]	; (8002960 <HAL_I2C_EV_IRQHandler+0x6c4>)
 800287a:	4c3a      	ldr	r4, [pc, #232]	; (8002964 <HAL_I2C_EV_IRQHandler+0x6c8>)
 800287c:	402e      	ands	r6, r5
 800287e:	400c      	ands	r4, r1
 8002880:	2e00      	cmp	r6, #0
 8002882:	d036      	beq.n	80028f2 <HAL_I2C_EV_IRQHandler+0x656>
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002884:	4d38      	ldr	r5, [pc, #224]	; (8002968 <HAL_I2C_EV_IRQHandler+0x6cc>)
 8002886:	400d      	ands	r5, r1
 8002888:	b33d      	cbz	r5, 80028da <HAL_I2C_EV_IRQHandler+0x63e>
 800288a:	0555      	lsls	r5, r2, #21
 800288c:	d525      	bpl.n	80028da <HAL_I2C_EV_IRQHandler+0x63e>
 800288e:	bb24      	cbnz	r4, 80028da <HAL_I2C_EV_IRQHandler+0x63e>
  uint32_t CurrentState = hi2c->State;
 8002890:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8002894:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002896:	b292      	uxth	r2, r2
  uint32_t CurrentState = hi2c->State;
 8002898:	b2c9      	uxtb	r1, r1
  if(hi2c->XferCount != 0U)
 800289a:	2a00      	cmp	r2, #0
 800289c:	f43f ae4b 	beq.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80028a0:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80028a2:	1c54      	adds	r4, r2, #1
 80028a4:	6244      	str	r4, [r0, #36]	; 0x24
 80028a6:	7812      	ldrb	r2, [r2, #0]
 80028a8:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 80028aa:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80028ac:	3a01      	subs	r2, #1
 80028ae:	b292      	uxth	r2, r2
 80028b0:	8542      	strh	r2, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80028b2:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80028b4:	b292      	uxth	r2, r2
 80028b6:	2a00      	cmp	r2, #0
 80028b8:	f47f ae3d 	bne.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
 80028bc:	2929      	cmp	r1, #41	; 0x29
 80028be:	f47f ae3a 	bne.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80028c2:	685a      	ldr	r2, [r3, #4]
 80028c4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80028c8:	605a      	str	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80028ca:	2321      	movs	r3, #33	; 0x21
 80028cc:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80028ce:	2328      	movs	r3, #40	; 0x28
 80028d0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80028d4:	f7ff fc46 	bl	8002164 <HAL_I2C_SlaveTxCpltCallback>
 80028d8:	e62d      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 80028da:	2c00      	cmp	r4, #0
 80028dc:	f43f ae2b 	beq.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
 80028e0:	0594      	lsls	r4, r2, #22
 80028e2:	f57f ae28 	bpl.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
  if(hi2c->XferCount != 0U)
 80028e6:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 80028e8:	b292      	uxth	r2, r2
 80028ea:	2a00      	cmp	r2, #0
 80028ec:	f47f ae5c 	bne.w	80025a8 <HAL_I2C_EV_IRQHandler+0x30c>
 80028f0:	e621      	b.n	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 80028f2:	4d1e      	ldr	r5, [pc, #120]	; (800296c <HAL_I2C_EV_IRQHandler+0x6d0>)
 80028f4:	400d      	ands	r5, r1
 80028f6:	b335      	cbz	r5, 8002946 <HAL_I2C_EV_IRQHandler+0x6aa>
 80028f8:	0551      	lsls	r1, r2, #21
 80028fa:	d524      	bpl.n	8002946 <HAL_I2C_EV_IRQHandler+0x6aa>
 80028fc:	bb1c      	cbnz	r4, 8002946 <HAL_I2C_EV_IRQHandler+0x6aa>
  uint32_t CurrentState = hi2c->State;
 80028fe:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if(hi2c->XferCount != 0U)
 8002902:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8002904:	b289      	uxth	r1, r1
  uint32_t CurrentState = hi2c->State;
 8002906:	b2d2      	uxtb	r2, r2
  if(hi2c->XferCount != 0U)
 8002908:	2900      	cmp	r1, #0
 800290a:	f43f ae14 	beq.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800290e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	1c4c      	adds	r4, r1, #1
 8002914:	6244      	str	r4, [r0, #36]	; 0x24
 8002916:	700b      	strb	r3, [r1, #0]
    hi2c->XferCount--;
 8002918:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800291a:	3b01      	subs	r3, #1
 800291c:	b29b      	uxth	r3, r3
 800291e:	8543      	strh	r3, [r0, #42]	; 0x2a
    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002920:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002922:	b29b      	uxth	r3, r3
 8002924:	2b00      	cmp	r3, #0
 8002926:	f47f ae06 	bne.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
 800292a:	2a2a      	cmp	r2, #42	; 0x2a
 800292c:	f47f ae03 	bne.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002930:	6802      	ldr	r2, [r0, #0]
 8002932:	6853      	ldr	r3, [r2, #4]
 8002934:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002938:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800293a:	2322      	movs	r3, #34	; 0x22
 800293c:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800293e:	2328      	movs	r3, #40	; 0x28
 8002940:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8002944:	e78c      	b.n	8002860 <HAL_I2C_EV_IRQHandler+0x5c4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002946:	2c00      	cmp	r4, #0
 8002948:	f43f adf5 	beq.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
 800294c:	0592      	lsls	r2, r2, #22
 800294e:	f57f adf2 	bpl.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
  if(hi2c->XferCount != 0U)
 8002952:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002954:	b292      	uxth	r2, r2
 8002956:	2a00      	cmp	r2, #0
 8002958:	f43f aded 	beq.w	8002536 <HAL_I2C_EV_IRQHandler+0x29a>
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800295c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800295e:	e6b7      	b.n	80026d0 <HAL_I2C_EV_IRQHandler+0x434>
 8002960:	00100004 	.word	0x00100004
 8002964:	00010004 	.word	0x00010004
 8002968:	00010080 	.word	0x00010080
 800296c:	00010040 	.word	0x00010040

08002970 <HAL_I2C_ER_IRQHandler>:
{
 8002970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002972:	6803      	ldr	r3, [r0, #0]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002974:	4a49      	ldr	r2, [pc, #292]	; (8002a9c <HAL_I2C_ER_IRQHandler+0x12c>)
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002976:	695e      	ldr	r6, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002978:	685d      	ldr	r5, [r3, #4]
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800297a:	4216      	tst	r6, r2
{
 800297c:	4604      	mov	r4, r0
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 800297e:	d008      	beq.n	8002992 <HAL_I2C_ER_IRQHandler+0x22>
 8002980:	05e8      	lsls	r0, r5, #23
 8002982:	d506      	bpl.n	8002992 <HAL_I2C_ER_IRQHandler+0x22>
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002984:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002986:	f042 0201 	orr.w	r2, r2, #1
 800298a:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800298c:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002990:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002992:	f416 3f81 	tst.w	r6, #66048	; 0x10200
 8002996:	d008      	beq.n	80029aa <HAL_I2C_ER_IRQHandler+0x3a>
 8002998:	05e9      	lsls	r1, r5, #23
 800299a:	d506      	bpl.n	80029aa <HAL_I2C_ER_IRQHandler+0x3a>
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 800299c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800299e:	f042 0202 	orr.w	r2, r2, #2
 80029a2:	6422      	str	r2, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80029a4:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80029a8:	615a      	str	r2, [r3, #20]
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 80029aa:	f416 3f82 	tst.w	r6, #66560	; 0x10400
 80029ae:	d036      	beq.n	8002a1e <HAL_I2C_ER_IRQHandler+0xae>
 80029b0:	05ea      	lsls	r2, r5, #23
 80029b2:	d534      	bpl.n	8002a1e <HAL_I2C_ER_IRQHandler+0xae>
    tmp1 = hi2c->Mode;
 80029b4:	f894 703e 	ldrb.w	r7, [r4, #62]	; 0x3e
    tmp2 = hi2c->XferCount;
 80029b8:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    tmp3 = hi2c->State;
 80029ba:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
    tmp4 = hi2c->PreviousState;
 80029be:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80029c0:	2f20      	cmp	r7, #32
    tmp2 = hi2c->XferCount;
 80029c2:	b289      	uxth	r1, r1
    tmp3 = hi2c->State;
 80029c4:	b2d2      	uxtb	r2, r2
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80029c6:	d158      	bne.n	8002a7a <HAL_I2C_ER_IRQHandler+0x10a>
 80029c8:	2900      	cmp	r1, #0
 80029ca:	d156      	bne.n	8002a7a <HAL_I2C_ER_IRQHandler+0x10a>
 80029cc:	f002 01f7 	and.w	r1, r2, #247	; 0xf7
 80029d0:	2921      	cmp	r1, #33	; 0x21
 80029d2:	d003      	beq.n	80029dc <HAL_I2C_ER_IRQHandler+0x6c>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80029d4:	2a28      	cmp	r2, #40	; 0x28
 80029d6:	d150      	bne.n	8002a7a <HAL_I2C_ER_IRQHandler+0x10a>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80029d8:	2821      	cmp	r0, #33	; 0x21
 80029da:	d14e      	bne.n	8002a7a <HAL_I2C_ER_IRQHandler+0x10a>
  uint32_t CurrentState       = hi2c->State;
 80029dc:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80029e0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80029e2:	2904      	cmp	r1, #4
  uint32_t CurrentState       = hi2c->State;
 80029e4:	b2d2      	uxtb	r2, r2
  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80029e6:	d001      	beq.n	80029ec <HAL_I2C_ER_IRQHandler+0x7c>
 80029e8:	2908      	cmp	r1, #8
 80029ea:	d12c      	bne.n	8002a46 <HAL_I2C_ER_IRQHandler+0xd6>
 80029ec:	2a28      	cmp	r2, #40	; 0x28
 80029ee:	d12a      	bne.n	8002a46 <HAL_I2C_ER_IRQHandler+0xd6>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80029f0:	4a2b      	ldr	r2, [pc, #172]	; (8002aa0 <HAL_I2C_ER_IRQHandler+0x130>)
 80029f2:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80029f4:	685a      	ldr	r2, [r3, #4]
 80029f6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80029fa:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029fc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a00:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a08:	601a      	str	r2, [r3, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002a0a:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002a0c:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8002a0e:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8002a10:	4620      	mov	r0, r4
    hi2c->State = HAL_I2C_STATE_READY;
 8002a12:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a16:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8002a1a:	f7ff fba6 	bl	800216a <HAL_I2C_ListenCpltCallback>
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002a1e:	f416 3f84 	tst.w	r6, #67584	; 0x10800
 8002a22:	d009      	beq.n	8002a38 <HAL_I2C_ER_IRQHandler+0xc8>
 8002a24:	05eb      	lsls	r3, r5, #23
 8002a26:	d507      	bpl.n	8002a38 <HAL_I2C_ER_IRQHandler+0xc8>
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002a28:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002a2a:	f043 0308 	orr.w	r3, r3, #8
 8002a2e:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002a30:	6823      	ldr	r3, [r4, #0]
 8002a32:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002a36:	615a      	str	r2, [r3, #20]
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002a38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002a3a:	b373      	cbz	r3, 8002a9a <HAL_I2C_ER_IRQHandler+0x12a>
    I2C_ITError(hi2c);
 8002a3c:	4620      	mov	r0, r4
}
 8002a3e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    I2C_ITError(hi2c);
 8002a42:	f7ff bb97 	b.w	8002174 <I2C_ITError>
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002a46:	2a21      	cmp	r2, #33	; 0x21
 8002a48:	d123      	bne.n	8002a92 <HAL_I2C_ER_IRQHandler+0x122>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a4a:	4915      	ldr	r1, [pc, #84]	; (8002aa0 <HAL_I2C_ER_IRQHandler+0x130>)
 8002a4c:	62e1      	str	r1, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002a4e:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8002a50:	2220      	movs	r2, #32
 8002a52:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a56:	2200      	movs	r2, #0
 8002a58:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002a5c:	685a      	ldr	r2, [r3, #4]
 8002a5e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002a62:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a68:	615a      	str	r2, [r3, #20]
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a70:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002a72:	4620      	mov	r0, r4
 8002a74:	f7ff fb76 	bl	8002164 <HAL_I2C_SlaveTxCpltCallback>
 8002a78:	e7d1      	b.n	8002a1e <HAL_I2C_ER_IRQHandler+0xae>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002a7a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002a7c:	f042 0204 	orr.w	r2, r2, #4
 8002a80:	6422      	str	r2, [r4, #64]	; 0x40
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8002a82:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8002a86:	2a10      	cmp	r2, #16
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8002a88:	bf02      	ittt	eq
 8002a8a:	681a      	ldreq	r2, [r3, #0]
 8002a8c:	f442 7200 	orreq.w	r2, r2, #512	; 0x200
 8002a90:	601a      	streq	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a92:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a96:	615a      	str	r2, [r3, #20]
 8002a98:	e7c1      	b.n	8002a1e <HAL_I2C_ER_IRQHandler+0xae>
 8002a9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a9c:	00010100 	.word	0x00010100
 8002aa0:	ffff0000 	.word	0xffff0000

08002aa4 <I2C_DMAAbort>:
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002aa4:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8002aa6:	b508      	push	{r3, lr}
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002aa8:	6803      	ldr	r3, [r0, #0]
  hi2c->hdmatx->XferAbortCallback = NULL;
 8002aaa:	6b41      	ldr	r1, [r0, #52]	; 0x34
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8002aac:	681a      	ldr	r2, [r3, #0]
 8002aae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ab2:	601a      	str	r2, [r3, #0]
  hi2c->XferCount = 0U;
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	8542      	strh	r2, [r0, #42]	; 0x2a
  hi2c->hdmatx->XferAbortCallback = NULL;
 8002ab8:	650a      	str	r2, [r1, #80]	; 0x50
  hi2c->hdmarx->XferAbortCallback = NULL;
 8002aba:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8002abc:	650a      	str	r2, [r1, #80]	; 0x50
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8002abe:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8002ac2:	2960      	cmp	r1, #96	; 0x60
 8002ac4:	f04f 0120 	mov.w	r1, #32
    hi2c->State = HAL_I2C_STATE_READY;
 8002ac8:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002acc:	f880 203e 	strb.w	r2, [r0, #62]	; 0x3e
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 8002ad0:	d107      	bne.n	8002ae2 <I2C_DMAAbort+0x3e>
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ad2:	6402      	str	r2, [r0, #64]	; 0x40
    __HAL_I2C_DISABLE(hi2c);
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	f022 0201 	bic.w	r2, r2, #1
 8002ada:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8002adc:	f7ff fb49 	bl	8002172 <HAL_I2C_AbortCpltCallback>
 8002ae0:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE(hi2c);
 8002ae2:	681a      	ldr	r2, [r3, #0]
 8002ae4:	f022 0201 	bic.w	r2, r2, #1
 8002ae8:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 8002aea:	f7ff fb41 	bl	8002170 <HAL_I2C_ErrorCallback>
 8002aee:	bd08      	pop	{r3, pc}

08002af0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002af0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002af4:	4604      	mov	r4, r0
 8002af6:	b918      	cbnz	r0, 8002b00 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8002af8:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 8002afa:	b002      	add	sp, #8
 8002afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b00:	6803      	ldr	r3, [r0, #0]
 8002b02:	07dd      	lsls	r5, r3, #31
 8002b04:	d410      	bmi.n	8002b28 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b06:	6823      	ldr	r3, [r4, #0]
 8002b08:	0798      	lsls	r0, r3, #30
 8002b0a:	d458      	bmi.n	8002bbe <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b0c:	6823      	ldr	r3, [r4, #0]
 8002b0e:	071a      	lsls	r2, r3, #28
 8002b10:	f100 809a 	bmi.w	8002c48 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b14:	6823      	ldr	r3, [r4, #0]
 8002b16:	075b      	lsls	r3, r3, #29
 8002b18:	f100 80b8 	bmi.w	8002c8c <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b1c:	69a2      	ldr	r2, [r4, #24]
 8002b1e:	2a00      	cmp	r2, #0
 8002b20:	f040 8119 	bne.w	8002d56 <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 8002b24:	2000      	movs	r0, #0
 8002b26:	e7e8      	b.n	8002afa <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b28:	4ba6      	ldr	r3, [pc, #664]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
 8002b2a:	689a      	ldr	r2, [r3, #8]
 8002b2c:	f002 020c 	and.w	r2, r2, #12
 8002b30:	2a04      	cmp	r2, #4
 8002b32:	d007      	beq.n	8002b44 <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b34:	689a      	ldr	r2, [r3, #8]
 8002b36:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002b3a:	2a08      	cmp	r2, #8
 8002b3c:	d10a      	bne.n	8002b54 <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	0259      	lsls	r1, r3, #9
 8002b42:	d507      	bpl.n	8002b54 <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b44:	4b9f      	ldr	r3, [pc, #636]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	039a      	lsls	r2, r3, #14
 8002b4a:	d5dc      	bpl.n	8002b06 <HAL_RCC_OscConfig+0x16>
 8002b4c:	6863      	ldr	r3, [r4, #4]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d1d9      	bne.n	8002b06 <HAL_RCC_OscConfig+0x16>
 8002b52:	e7d1      	b.n	8002af8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b54:	6863      	ldr	r3, [r4, #4]
 8002b56:	4d9b      	ldr	r5, [pc, #620]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
 8002b58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b5c:	d111      	bne.n	8002b82 <HAL_RCC_OscConfig+0x92>
 8002b5e:	682b      	ldr	r3, [r5, #0]
 8002b60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b64:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002b66:	f7fe fc07 	bl	8001378 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b6a:	4d96      	ldr	r5, [pc, #600]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002b6c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b6e:	682b      	ldr	r3, [r5, #0]
 8002b70:	039b      	lsls	r3, r3, #14
 8002b72:	d4c8      	bmi.n	8002b06 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b74:	f7fe fc00 	bl	8001378 <HAL_GetTick>
 8002b78:	1b80      	subs	r0, r0, r6
 8002b7a:	2864      	cmp	r0, #100	; 0x64
 8002b7c:	d9f7      	bls.n	8002b6e <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8002b7e:	2003      	movs	r0, #3
 8002b80:	e7bb      	b.n	8002afa <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b82:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b86:	d104      	bne.n	8002b92 <HAL_RCC_OscConfig+0xa2>
 8002b88:	682b      	ldr	r3, [r5, #0]
 8002b8a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b8e:	602b      	str	r3, [r5, #0]
 8002b90:	e7e5      	b.n	8002b5e <HAL_RCC_OscConfig+0x6e>
 8002b92:	682a      	ldr	r2, [r5, #0]
 8002b94:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002b98:	602a      	str	r2, [r5, #0]
 8002b9a:	682a      	ldr	r2, [r5, #0]
 8002b9c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002ba0:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1df      	bne.n	8002b66 <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 8002ba6:	f7fe fbe7 	bl	8001378 <HAL_GetTick>
 8002baa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bac:	682b      	ldr	r3, [r5, #0]
 8002bae:	039f      	lsls	r7, r3, #14
 8002bb0:	d5a9      	bpl.n	8002b06 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002bb2:	f7fe fbe1 	bl	8001378 <HAL_GetTick>
 8002bb6:	1b80      	subs	r0, r0, r6
 8002bb8:	2864      	cmp	r0, #100	; 0x64
 8002bba:	d9f7      	bls.n	8002bac <HAL_RCC_OscConfig+0xbc>
 8002bbc:	e7df      	b.n	8002b7e <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bbe:	4b81      	ldr	r3, [pc, #516]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
 8002bc0:	689a      	ldr	r2, [r3, #8]
 8002bc2:	f012 0f0c 	tst.w	r2, #12
 8002bc6:	d007      	beq.n	8002bd8 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bc8:	689a      	ldr	r2, [r3, #8]
 8002bca:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bce:	2a08      	cmp	r2, #8
 8002bd0:	d111      	bne.n	8002bf6 <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	025e      	lsls	r6, r3, #9
 8002bd6:	d40e      	bmi.n	8002bf6 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bd8:	4b7a      	ldr	r3, [pc, #488]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
 8002bda:	681a      	ldr	r2, [r3, #0]
 8002bdc:	0795      	lsls	r5, r2, #30
 8002bde:	d502      	bpl.n	8002be6 <HAL_RCC_OscConfig+0xf6>
 8002be0:	68e2      	ldr	r2, [r4, #12]
 8002be2:	2a01      	cmp	r2, #1
 8002be4:	d188      	bne.n	8002af8 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be6:	681a      	ldr	r2, [r3, #0]
 8002be8:	6921      	ldr	r1, [r4, #16]
 8002bea:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8002bee:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 8002bf2:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bf4:	e78a      	b.n	8002b0c <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002bf6:	68e2      	ldr	r2, [r4, #12]
 8002bf8:	4b73      	ldr	r3, [pc, #460]	; (8002dc8 <HAL_RCC_OscConfig+0x2d8>)
 8002bfa:	b1b2      	cbz	r2, 8002c2a <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002c00:	f7fe fbba 	bl	8001378 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c04:	4d6f      	ldr	r5, [pc, #444]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002c06:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c08:	682b      	ldr	r3, [r5, #0]
 8002c0a:	0798      	lsls	r0, r3, #30
 8002c0c:	d507      	bpl.n	8002c1e <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c0e:	682b      	ldr	r3, [r5, #0]
 8002c10:	6922      	ldr	r2, [r4, #16]
 8002c12:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002c16:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002c1a:	602b      	str	r3, [r5, #0]
 8002c1c:	e776      	b.n	8002b0c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c1e:	f7fe fbab 	bl	8001378 <HAL_GetTick>
 8002c22:	1b80      	subs	r0, r0, r6
 8002c24:	2802      	cmp	r0, #2
 8002c26:	d9ef      	bls.n	8002c08 <HAL_RCC_OscConfig+0x118>
 8002c28:	e7a9      	b.n	8002b7e <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8002c2a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002c2c:	f7fe fba4 	bl	8001378 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c30:	4d64      	ldr	r5, [pc, #400]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8002c32:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c34:	682b      	ldr	r3, [r5, #0]
 8002c36:	0799      	lsls	r1, r3, #30
 8002c38:	f57f af68 	bpl.w	8002b0c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c3c:	f7fe fb9c 	bl	8001378 <HAL_GetTick>
 8002c40:	1b80      	subs	r0, r0, r6
 8002c42:	2802      	cmp	r0, #2
 8002c44:	d9f6      	bls.n	8002c34 <HAL_RCC_OscConfig+0x144>
 8002c46:	e79a      	b.n	8002b7e <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c48:	6962      	ldr	r2, [r4, #20]
 8002c4a:	4b60      	ldr	r3, [pc, #384]	; (8002dcc <HAL_RCC_OscConfig+0x2dc>)
 8002c4c:	b17a      	cbz	r2, 8002c6e <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8002c4e:	2201      	movs	r2, #1
 8002c50:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002c52:	f7fe fb91 	bl	8001378 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c56:	4d5b      	ldr	r5, [pc, #364]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002c58:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c5a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002c5c:	079f      	lsls	r7, r3, #30
 8002c5e:	f53f af59 	bmi.w	8002b14 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c62:	f7fe fb89 	bl	8001378 <HAL_GetTick>
 8002c66:	1b80      	subs	r0, r0, r6
 8002c68:	2802      	cmp	r0, #2
 8002c6a:	d9f6      	bls.n	8002c5a <HAL_RCC_OscConfig+0x16a>
 8002c6c:	e787      	b.n	8002b7e <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8002c6e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002c70:	f7fe fb82 	bl	8001378 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c74:	4d53      	ldr	r5, [pc, #332]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002c76:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c78:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002c7a:	0798      	lsls	r0, r3, #30
 8002c7c:	f57f af4a 	bpl.w	8002b14 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c80:	f7fe fb7a 	bl	8001378 <HAL_GetTick>
 8002c84:	1b80      	subs	r0, r0, r6
 8002c86:	2802      	cmp	r0, #2
 8002c88:	d9f6      	bls.n	8002c78 <HAL_RCC_OscConfig+0x188>
 8002c8a:	e778      	b.n	8002b7e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c8c:	4b4d      	ldr	r3, [pc, #308]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
 8002c8e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c90:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8002c94:	d128      	bne.n	8002ce8 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c96:	9201      	str	r2, [sp, #4]
 8002c98:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c9a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002c9e:	641a      	str	r2, [r3, #64]	; 0x40
 8002ca0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	9301      	str	r3, [sp, #4]
 8002ca8:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002caa:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cac:	4d48      	ldr	r5, [pc, #288]	; (8002dd0 <HAL_RCC_OscConfig+0x2e0>)
 8002cae:	682b      	ldr	r3, [r5, #0]
 8002cb0:	05d9      	lsls	r1, r3, #23
 8002cb2:	d51b      	bpl.n	8002cec <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002cb4:	68a3      	ldr	r3, [r4, #8]
 8002cb6:	4d43      	ldr	r5, [pc, #268]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d127      	bne.n	8002d0c <HAL_RCC_OscConfig+0x21c>
 8002cbc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002cbe:	f043 0301 	orr.w	r3, r3, #1
 8002cc2:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8002cc4:	f7fe fb58 	bl	8001378 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc8:	4d3e      	ldr	r5, [pc, #248]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8002cca:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ccc:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cd0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002cd2:	079b      	lsls	r3, r3, #30
 8002cd4:	d539      	bpl.n	8002d4a <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8002cd6:	2e00      	cmp	r6, #0
 8002cd8:	f43f af20 	beq.w	8002b1c <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cdc:	4a39      	ldr	r2, [pc, #228]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
 8002cde:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8002ce0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ce4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ce6:	e719      	b.n	8002b1c <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8002ce8:	2600      	movs	r6, #0
 8002cea:	e7df      	b.n	8002cac <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cec:	682b      	ldr	r3, [r5, #0]
 8002cee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cf2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002cf4:	f7fe fb40 	bl	8001378 <HAL_GetTick>
 8002cf8:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cfa:	682b      	ldr	r3, [r5, #0]
 8002cfc:	05da      	lsls	r2, r3, #23
 8002cfe:	d4d9      	bmi.n	8002cb4 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d00:	f7fe fb3a 	bl	8001378 <HAL_GetTick>
 8002d04:	1bc0      	subs	r0, r0, r7
 8002d06:	2802      	cmp	r0, #2
 8002d08:	d9f7      	bls.n	8002cfa <HAL_RCC_OscConfig+0x20a>
 8002d0a:	e738      	b.n	8002b7e <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d0c:	2b05      	cmp	r3, #5
 8002d0e:	d104      	bne.n	8002d1a <HAL_RCC_OscConfig+0x22a>
 8002d10:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002d12:	f043 0304 	orr.w	r3, r3, #4
 8002d16:	672b      	str	r3, [r5, #112]	; 0x70
 8002d18:	e7d0      	b.n	8002cbc <HAL_RCC_OscConfig+0x1cc>
 8002d1a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002d1c:	f022 0201 	bic.w	r2, r2, #1
 8002d20:	672a      	str	r2, [r5, #112]	; 0x70
 8002d22:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8002d24:	f022 0204 	bic.w	r2, r2, #4
 8002d28:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1ca      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8002d2e:	f7fe fb23 	bl	8001378 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d32:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002d36:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d38:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8002d3a:	0798      	lsls	r0, r3, #30
 8002d3c:	d5cb      	bpl.n	8002cd6 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d3e:	f7fe fb1b 	bl	8001378 <HAL_GetTick>
 8002d42:	1bc0      	subs	r0, r0, r7
 8002d44:	4540      	cmp	r0, r8
 8002d46:	d9f7      	bls.n	8002d38 <HAL_RCC_OscConfig+0x248>
 8002d48:	e719      	b.n	8002b7e <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d4a:	f7fe fb15 	bl	8001378 <HAL_GetTick>
 8002d4e:	1bc0      	subs	r0, r0, r7
 8002d50:	4540      	cmp	r0, r8
 8002d52:	d9bd      	bls.n	8002cd0 <HAL_RCC_OscConfig+0x1e0>
 8002d54:	e713      	b.n	8002b7e <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d56:	4d1b      	ldr	r5, [pc, #108]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
 8002d58:	68ab      	ldr	r3, [r5, #8]
 8002d5a:	f003 030c 	and.w	r3, r3, #12
 8002d5e:	2b08      	cmp	r3, #8
 8002d60:	f43f aeca 	beq.w	8002af8 <HAL_RCC_OscConfig+0x8>
 8002d64:	4e1b      	ldr	r6, [pc, #108]	; (8002dd4 <HAL_RCC_OscConfig+0x2e4>)
 8002d66:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d68:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8002d6a:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d6c:	d134      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8002d6e:	f7fe fb03 	bl	8001378 <HAL_GetTick>
 8002d72:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d74:	682b      	ldr	r3, [r5, #0]
 8002d76:	0199      	lsls	r1, r3, #6
 8002d78:	d41e      	bmi.n	8002db8 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d7a:	6a22      	ldr	r2, [r4, #32]
 8002d7c:	69e3      	ldr	r3, [r4, #28]
 8002d7e:	4313      	orrs	r3, r2
 8002d80:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002d82:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8002d86:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8002d88:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002d8c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d8e:	4c0d      	ldr	r4, [pc, #52]	; (8002dc4 <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d90:	0852      	lsrs	r2, r2, #1
 8002d92:	3a01      	subs	r2, #1
 8002d94:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002d98:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002d9e:	f7fe faeb 	bl	8001378 <HAL_GetTick>
 8002da2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da4:	6823      	ldr	r3, [r4, #0]
 8002da6:	019a      	lsls	r2, r3, #6
 8002da8:	f53f aebc 	bmi.w	8002b24 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dac:	f7fe fae4 	bl	8001378 <HAL_GetTick>
 8002db0:	1b40      	subs	r0, r0, r5
 8002db2:	2802      	cmp	r0, #2
 8002db4:	d9f6      	bls.n	8002da4 <HAL_RCC_OscConfig+0x2b4>
 8002db6:	e6e2      	b.n	8002b7e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002db8:	f7fe fade 	bl	8001378 <HAL_GetTick>
 8002dbc:	1bc0      	subs	r0, r0, r7
 8002dbe:	2802      	cmp	r0, #2
 8002dc0:	d9d8      	bls.n	8002d74 <HAL_RCC_OscConfig+0x284>
 8002dc2:	e6dc      	b.n	8002b7e <HAL_RCC_OscConfig+0x8e>
 8002dc4:	40023800 	.word	0x40023800
 8002dc8:	42470000 	.word	0x42470000
 8002dcc:	42470e80 	.word	0x42470e80
 8002dd0:	40007000 	.word	0x40007000
 8002dd4:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8002dd8:	f7fe face 	bl	8001378 <HAL_GetTick>
 8002ddc:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dde:	682b      	ldr	r3, [r5, #0]
 8002de0:	019b      	lsls	r3, r3, #6
 8002de2:	f57f ae9f 	bpl.w	8002b24 <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002de6:	f7fe fac7 	bl	8001378 <HAL_GetTick>
 8002dea:	1b00      	subs	r0, r0, r4
 8002dec:	2802      	cmp	r0, #2
 8002dee:	d9f6      	bls.n	8002dde <HAL_RCC_OscConfig+0x2ee>
 8002df0:	e6c5      	b.n	8002b7e <HAL_RCC_OscConfig+0x8e>
 8002df2:	bf00      	nop

08002df4 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002df4:	4913      	ldr	r1, [pc, #76]	; (8002e44 <HAL_RCC_GetSysClockFreq+0x50>)
{
 8002df6:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002df8:	688b      	ldr	r3, [r1, #8]
 8002dfa:	f003 030c 	and.w	r3, r3, #12
 8002dfe:	2b04      	cmp	r3, #4
 8002e00:	d003      	beq.n	8002e0a <HAL_RCC_GetSysClockFreq+0x16>
 8002e02:	2b08      	cmp	r3, #8
 8002e04:	d003      	beq.n	8002e0e <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e06:	4810      	ldr	r0, [pc, #64]	; (8002e48 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002e08:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8002e0a:	4810      	ldr	r0, [pc, #64]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x58>)
 8002e0c:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e0e:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e10:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e12:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e14:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e18:	bf14      	ite	ne
 8002e1a:	480c      	ldrne	r0, [pc, #48]	; (8002e4c <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e1c:	480a      	ldreq	r0, [pc, #40]	; (8002e48 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e1e:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002e22:	bf18      	it	ne
 8002e24:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e26:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e2a:	fba1 0100 	umull	r0, r1, r1, r0
 8002e2e:	f7fd fe11 	bl	8000a54 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002e32:	4b04      	ldr	r3, [pc, #16]	; (8002e44 <HAL_RCC_GetSysClockFreq+0x50>)
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002e3a:	3301      	adds	r3, #1
 8002e3c:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8002e3e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002e42:	bd08      	pop	{r3, pc}
 8002e44:	40023800 	.word	0x40023800
 8002e48:	00f42400 	.word	0x00f42400
 8002e4c:	007a1200 	.word	0x007a1200

08002e50 <HAL_RCC_ClockConfig>:
{
 8002e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e54:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8002e56:	4604      	mov	r4, r0
 8002e58:	b910      	cbnz	r0, 8002e60 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002e5a:	2001      	movs	r0, #1
 8002e5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e60:	4b44      	ldr	r3, [pc, #272]	; (8002f74 <HAL_RCC_ClockConfig+0x124>)
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	f002 020f 	and.w	r2, r2, #15
 8002e68:	428a      	cmp	r2, r1
 8002e6a:	d328      	bcc.n	8002ebe <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e6c:	6821      	ldr	r1, [r4, #0]
 8002e6e:	078f      	lsls	r7, r1, #30
 8002e70:	d42d      	bmi.n	8002ece <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e72:	07c8      	lsls	r0, r1, #31
 8002e74:	d440      	bmi.n	8002ef8 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e76:	4b3f      	ldr	r3, [pc, #252]	; (8002f74 <HAL_RCC_ClockConfig+0x124>)
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	f002 020f 	and.w	r2, r2, #15
 8002e7e:	4295      	cmp	r5, r2
 8002e80:	d366      	bcc.n	8002f50 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e82:	6822      	ldr	r2, [r4, #0]
 8002e84:	0751      	lsls	r1, r2, #29
 8002e86:	d46c      	bmi.n	8002f62 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e88:	0713      	lsls	r3, r2, #28
 8002e8a:	d507      	bpl.n	8002e9c <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e8c:	4a3a      	ldr	r2, [pc, #232]	; (8002f78 <HAL_RCC_ClockConfig+0x128>)
 8002e8e:	6921      	ldr	r1, [r4, #16]
 8002e90:	6893      	ldr	r3, [r2, #8]
 8002e92:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002e96:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002e9a:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002e9c:	f7ff ffaa 	bl	8002df4 <HAL_RCC_GetSysClockFreq>
 8002ea0:	4b35      	ldr	r3, [pc, #212]	; (8002f78 <HAL_RCC_ClockConfig+0x128>)
 8002ea2:	4a36      	ldr	r2, [pc, #216]	; (8002f7c <HAL_RCC_ClockConfig+0x12c>)
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002eaa:	5cd3      	ldrb	r3, [r2, r3]
 8002eac:	40d8      	lsrs	r0, r3
 8002eae:	4b34      	ldr	r3, [pc, #208]	; (8002f80 <HAL_RCC_ClockConfig+0x130>)
 8002eb0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002eb2:	2000      	movs	r0, #0
 8002eb4:	f7fe fa16 	bl	80012e4 <HAL_InitTick>
  return HAL_OK;
 8002eb8:	2000      	movs	r0, #0
 8002eba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ebe:	b2ca      	uxtb	r2, r1
 8002ec0:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 030f 	and.w	r3, r3, #15
 8002ec8:	4299      	cmp	r1, r3
 8002eca:	d1c6      	bne.n	8002e5a <HAL_RCC_ClockConfig+0xa>
 8002ecc:	e7ce      	b.n	8002e6c <HAL_RCC_ClockConfig+0x1c>
 8002ece:	4b2a      	ldr	r3, [pc, #168]	; (8002f78 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ed0:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ed4:	bf1e      	ittt	ne
 8002ed6:	689a      	ldrne	r2, [r3, #8]
 8002ed8:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8002edc:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ede:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ee0:	bf42      	ittt	mi
 8002ee2:	689a      	ldrmi	r2, [r3, #8]
 8002ee4:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8002ee8:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eea:	689a      	ldr	r2, [r3, #8]
 8002eec:	68a0      	ldr	r0, [r4, #8]
 8002eee:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002ef2:	4302      	orrs	r2, r0
 8002ef4:	609a      	str	r2, [r3, #8]
 8002ef6:	e7bc      	b.n	8002e72 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ef8:	6862      	ldr	r2, [r4, #4]
 8002efa:	4b1f      	ldr	r3, [pc, #124]	; (8002f78 <HAL_RCC_ClockConfig+0x128>)
 8002efc:	2a01      	cmp	r2, #1
 8002efe:	d11d      	bne.n	8002f3c <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f06:	d0a8      	beq.n	8002e5a <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f08:	4e1b      	ldr	r6, [pc, #108]	; (8002f78 <HAL_RCC_ClockConfig+0x128>)
 8002f0a:	68b3      	ldr	r3, [r6, #8]
 8002f0c:	f023 0303 	bic.w	r3, r3, #3
 8002f10:	4313      	orrs	r3, r2
 8002f12:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002f14:	f7fe fa30 	bl	8001378 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f18:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002f1c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f1e:	68b3      	ldr	r3, [r6, #8]
 8002f20:	6862      	ldr	r2, [r4, #4]
 8002f22:	f003 030c 	and.w	r3, r3, #12
 8002f26:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002f2a:	d0a4      	beq.n	8002e76 <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f2c:	f7fe fa24 	bl	8001378 <HAL_GetTick>
 8002f30:	1bc0      	subs	r0, r0, r7
 8002f32:	4540      	cmp	r0, r8
 8002f34:	d9f3      	bls.n	8002f1e <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8002f36:	2003      	movs	r0, #3
}
 8002f38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f3c:	1e91      	subs	r1, r2, #2
 8002f3e:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f40:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f42:	d802      	bhi.n	8002f4a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f44:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002f48:	e7dd      	b.n	8002f06 <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f4a:	f013 0f02 	tst.w	r3, #2
 8002f4e:	e7da      	b.n	8002f06 <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f50:	b2ea      	uxtb	r2, r5
 8002f52:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 030f 	and.w	r3, r3, #15
 8002f5a:	429d      	cmp	r5, r3
 8002f5c:	f47f af7d 	bne.w	8002e5a <HAL_RCC_ClockConfig+0xa>
 8002f60:	e78f      	b.n	8002e82 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f62:	4905      	ldr	r1, [pc, #20]	; (8002f78 <HAL_RCC_ClockConfig+0x128>)
 8002f64:	68e0      	ldr	r0, [r4, #12]
 8002f66:	688b      	ldr	r3, [r1, #8]
 8002f68:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8002f6c:	4303      	orrs	r3, r0
 8002f6e:	608b      	str	r3, [r1, #8]
 8002f70:	e78a      	b.n	8002e88 <HAL_RCC_ClockConfig+0x38>
 8002f72:	bf00      	nop
 8002f74:	40023c00 	.word	0x40023c00
 8002f78:	40023800 	.word	0x40023800
 8002f7c:	08003b8d 	.word	0x08003b8d
 8002f80:	20000000 	.word	0x20000000

08002f84 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002f84:	4b01      	ldr	r3, [pc, #4]	; (8002f8c <HAL_RCC_GetHCLKFreq+0x8>)
 8002f86:	6818      	ldr	r0, [r3, #0]
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	20000000 	.word	0x20000000

08002f90 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002f90:	4b04      	ldr	r3, [pc, #16]	; (8002fa4 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002f92:	4a05      	ldr	r2, [pc, #20]	; (8002fa8 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002f9a:	5cd3      	ldrb	r3, [r2, r3]
 8002f9c:	4a03      	ldr	r2, [pc, #12]	; (8002fac <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002f9e:	6810      	ldr	r0, [r2, #0]
}
 8002fa0:	40d8      	lsrs	r0, r3
 8002fa2:	4770      	bx	lr
 8002fa4:	40023800 	.word	0x40023800
 8002fa8:	08003b9d 	.word	0x08003b9d
 8002fac:	20000000 	.word	0x20000000

08002fb0 <HAL_TIM_Base_Start>:
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002fb0:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8002fb2:	2302      	movs	r3, #2
 8002fb4:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  __HAL_TIM_ENABLE(htim);
 8002fb8:	6813      	ldr	r3, [r2, #0]
 8002fba:	f043 0301 	orr.w	r3, r3, #1
 8002fbe:	6013      	str	r3, [r2, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  /* Return function status */
  return HAL_OK;
}
 8002fc6:	2000      	movs	r0, #0
 8002fc8:	4770      	bx	lr

08002fca <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002fca:	6803      	ldr	r3, [r0, #0]
 8002fcc:	68da      	ldr	r2, [r3, #12]
 8002fce:	f042 0201 	orr.w	r2, r2, #1
 8002fd2:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002fd4:	681a      	ldr	r2, [r3, #0]
 8002fd6:	f042 0201 	orr.w	r2, r2, #1
 8002fda:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 8002fdc:	2000      	movs	r0, #0
 8002fde:	4770      	bx	lr

08002fe0 <HAL_TIM_PeriodElapsedCallback>:
 8002fe0:	4770      	bx	lr

08002fe2 <HAL_TIM_OC_DelayElapsedCallback>:
 8002fe2:	4770      	bx	lr

08002fe4 <HAL_TIM_IC_CaptureCallback>:
 8002fe4:	4770      	bx	lr

08002fe6 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002fe6:	4770      	bx	lr

08002fe8 <HAL_TIM_TriggerCallback>:
 8002fe8:	4770      	bx	lr

08002fea <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002fea:	6803      	ldr	r3, [r0, #0]
 8002fec:	691a      	ldr	r2, [r3, #16]
 8002fee:	0791      	lsls	r1, r2, #30
{
 8002ff0:	b510      	push	{r4, lr}
 8002ff2:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ff4:	d50e      	bpl.n	8003014 <HAL_TIM_IRQHandler+0x2a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002ff6:	68da      	ldr	r2, [r3, #12]
 8002ff8:	0792      	lsls	r2, r2, #30
 8002ffa:	d50b      	bpl.n	8003014 <HAL_TIM_IRQHandler+0x2a>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ffc:	f06f 0202 	mvn.w	r2, #2
 8003000:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003002:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003004:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003006:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003008:	7602      	strb	r2, [r0, #24]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800300a:	d077      	beq.n	80030fc <HAL_TIM_IRQHandler+0x112>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800300c:	f7ff ffea 	bl	8002fe4 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003010:	2300      	movs	r3, #0
 8003012:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003014:	6823      	ldr	r3, [r4, #0]
 8003016:	691a      	ldr	r2, [r3, #16]
 8003018:	0750      	lsls	r0, r2, #29
 800301a:	d510      	bpl.n	800303e <HAL_TIM_IRQHandler+0x54>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800301c:	68da      	ldr	r2, [r3, #12]
 800301e:	0751      	lsls	r1, r2, #29
 8003020:	d50d      	bpl.n	800303e <HAL_TIM_IRQHandler+0x54>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003022:	f06f 0204 	mvn.w	r2, #4
 8003026:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003028:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800302a:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800302c:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003030:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003032:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003034:	d068      	beq.n	8003108 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8003036:	f7ff ffd5 	bl	8002fe4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800303a:	2300      	movs	r3, #0
 800303c:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800303e:	6823      	ldr	r3, [r4, #0]
 8003040:	691a      	ldr	r2, [r3, #16]
 8003042:	0712      	lsls	r2, r2, #28
 8003044:	d50f      	bpl.n	8003066 <HAL_TIM_IRQHandler+0x7c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8003046:	68da      	ldr	r2, [r3, #12]
 8003048:	0710      	lsls	r0, r2, #28
 800304a:	d50c      	bpl.n	8003066 <HAL_TIM_IRQHandler+0x7c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800304c:	f06f 0208 	mvn.w	r2, #8
 8003050:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003052:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003054:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003056:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003058:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 800305a:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800305c:	d05a      	beq.n	8003114 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800305e:	f7ff ffc1 	bl	8002fe4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003062:	2300      	movs	r3, #0
 8003064:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003066:	6823      	ldr	r3, [r4, #0]
 8003068:	691a      	ldr	r2, [r3, #16]
 800306a:	06d2      	lsls	r2, r2, #27
 800306c:	d510      	bpl.n	8003090 <HAL_TIM_IRQHandler+0xa6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800306e:	68da      	ldr	r2, [r3, #12]
 8003070:	06d0      	lsls	r0, r2, #27
 8003072:	d50d      	bpl.n	8003090 <HAL_TIM_IRQHandler+0xa6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003074:	f06f 0210 	mvn.w	r2, #16
 8003078:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800307a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800307c:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800307e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003082:	7622      	strb	r2, [r4, #24]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8003084:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003086:	d04b      	beq.n	8003120 <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8003088:	f7ff ffac 	bl	8002fe4 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800308c:	2300      	movs	r3, #0
 800308e:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003090:	6823      	ldr	r3, [r4, #0]
 8003092:	691a      	ldr	r2, [r3, #16]
 8003094:	07d1      	lsls	r1, r2, #31
 8003096:	d508      	bpl.n	80030aa <HAL_TIM_IRQHandler+0xc0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8003098:	68da      	ldr	r2, [r3, #12]
 800309a:	07d2      	lsls	r2, r2, #31
 800309c:	d505      	bpl.n	80030aa <HAL_TIM_IRQHandler+0xc0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800309e:	f06f 0201 	mvn.w	r2, #1
 80030a2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80030a4:	4620      	mov	r0, r4
 80030a6:	f7ff ff9b 	bl	8002fe0 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80030aa:	6823      	ldr	r3, [r4, #0]
 80030ac:	691a      	ldr	r2, [r3, #16]
 80030ae:	0610      	lsls	r0, r2, #24
 80030b0:	d508      	bpl.n	80030c4 <HAL_TIM_IRQHandler+0xda>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80030b2:	68da      	ldr	r2, [r3, #12]
 80030b4:	0611      	lsls	r1, r2, #24
 80030b6:	d505      	bpl.n	80030c4 <HAL_TIM_IRQHandler+0xda>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80030b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80030bc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80030be:	4620      	mov	r0, r4
 80030c0:	f000 f8d7 	bl	8003272 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80030c4:	6823      	ldr	r3, [r4, #0]
 80030c6:	691a      	ldr	r2, [r3, #16]
 80030c8:	0652      	lsls	r2, r2, #25
 80030ca:	d508      	bpl.n	80030de <HAL_TIM_IRQHandler+0xf4>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80030cc:	68da      	ldr	r2, [r3, #12]
 80030ce:	0650      	lsls	r0, r2, #25
 80030d0:	d505      	bpl.n	80030de <HAL_TIM_IRQHandler+0xf4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80030d2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80030d6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80030d8:	4620      	mov	r0, r4
 80030da:	f7ff ff85 	bl	8002fe8 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030de:	6823      	ldr	r3, [r4, #0]
 80030e0:	691a      	ldr	r2, [r3, #16]
 80030e2:	0691      	lsls	r1, r2, #26
 80030e4:	d522      	bpl.n	800312c <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80030e6:	68da      	ldr	r2, [r3, #12]
 80030e8:	0692      	lsls	r2, r2, #26
 80030ea:	d51f      	bpl.n	800312c <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030ec:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80030f0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030f2:	611a      	str	r2, [r3, #16]
    }
  }
}
 80030f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 80030f8:	f000 b8ba 	b.w	8003270 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80030fc:	f7ff ff71 	bl	8002fe2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003100:	4620      	mov	r0, r4
 8003102:	f7ff ff70 	bl	8002fe6 <HAL_TIM_PWM_PulseFinishedCallback>
 8003106:	e783      	b.n	8003010 <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003108:	f7ff ff6b 	bl	8002fe2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800310c:	4620      	mov	r0, r4
 800310e:	f7ff ff6a 	bl	8002fe6 <HAL_TIM_PWM_PulseFinishedCallback>
 8003112:	e792      	b.n	800303a <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003114:	f7ff ff65 	bl	8002fe2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8003118:	4620      	mov	r0, r4
 800311a:	f7ff ff64 	bl	8002fe6 <HAL_TIM_PWM_PulseFinishedCallback>
 800311e:	e7a0      	b.n	8003062 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003120:	f7ff ff5f 	bl	8002fe2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003124:	4620      	mov	r0, r4
 8003126:	f7ff ff5e 	bl	8002fe6 <HAL_TIM_PWM_PulseFinishedCallback>
 800312a:	e7af      	b.n	800308c <HAL_TIM_IRQHandler+0xa2>
 800312c:	bd10      	pop	{r4, pc}
	...

08003130 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003130:	4a2e      	ldr	r2, [pc, #184]	; (80031ec <TIM_Base_SetConfig+0xbc>)
  tmpcr1 = TIMx->CR1;
 8003132:	6803      	ldr	r3, [r0, #0]
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8003134:	4290      	cmp	r0, r2
 8003136:	d012      	beq.n	800315e <TIM_Base_SetConfig+0x2e>
 8003138:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800313c:	d00f      	beq.n	800315e <TIM_Base_SetConfig+0x2e>
 800313e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8003142:	4290      	cmp	r0, r2
 8003144:	d00b      	beq.n	800315e <TIM_Base_SetConfig+0x2e>
 8003146:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800314a:	4290      	cmp	r0, r2
 800314c:	d007      	beq.n	800315e <TIM_Base_SetConfig+0x2e>
 800314e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003152:	4290      	cmp	r0, r2
 8003154:	d003      	beq.n	800315e <TIM_Base_SetConfig+0x2e>
 8003156:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800315a:	4290      	cmp	r0, r2
 800315c:	d11d      	bne.n	800319a <TIM_Base_SetConfig+0x6a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800315e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003160:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003164:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003166:	4a21      	ldr	r2, [pc, #132]	; (80031ec <TIM_Base_SetConfig+0xbc>)
 8003168:	4290      	cmp	r0, r2
 800316a:	d104      	bne.n	8003176 <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800316c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800316e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003172:	4313      	orrs	r3, r2
 8003174:	e028      	b.n	80031c8 <TIM_Base_SetConfig+0x98>
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8003176:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800317a:	d0f7      	beq.n	800316c <TIM_Base_SetConfig+0x3c>
 800317c:	4a1c      	ldr	r2, [pc, #112]	; (80031f0 <TIM_Base_SetConfig+0xc0>)
 800317e:	4290      	cmp	r0, r2
 8003180:	d0f4      	beq.n	800316c <TIM_Base_SetConfig+0x3c>
 8003182:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8003186:	4290      	cmp	r0, r2
 8003188:	d0f0      	beq.n	800316c <TIM_Base_SetConfig+0x3c>
 800318a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800318e:	4290      	cmp	r0, r2
 8003190:	d0ec      	beq.n	800316c <TIM_Base_SetConfig+0x3c>
 8003192:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8003196:	4290      	cmp	r0, r2
 8003198:	d0e8      	beq.n	800316c <TIM_Base_SetConfig+0x3c>
 800319a:	4a16      	ldr	r2, [pc, #88]	; (80031f4 <TIM_Base_SetConfig+0xc4>)
 800319c:	4290      	cmp	r0, r2
 800319e:	d0e5      	beq.n	800316c <TIM_Base_SetConfig+0x3c>
 80031a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031a4:	4290      	cmp	r0, r2
 80031a6:	d0e1      	beq.n	800316c <TIM_Base_SetConfig+0x3c>
 80031a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031ac:	4290      	cmp	r0, r2
 80031ae:	d0dd      	beq.n	800316c <TIM_Base_SetConfig+0x3c>
 80031b0:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80031b4:	4290      	cmp	r0, r2
 80031b6:	d0d9      	beq.n	800316c <TIM_Base_SetConfig+0x3c>
 80031b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031bc:	4290      	cmp	r0, r2
 80031be:	d0d5      	beq.n	800316c <TIM_Base_SetConfig+0x3c>
 80031c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80031c4:	4290      	cmp	r0, r2
 80031c6:	d0d1      	beq.n	800316c <TIM_Base_SetConfig+0x3c>
  }

  TIMx->CR1 = tmpcr1;
 80031c8:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031ca:	688b      	ldr	r3, [r1, #8]
 80031cc:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80031ce:	680b      	ldr	r3, [r1, #0]
 80031d0:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80031d2:	4b06      	ldr	r3, [pc, #24]	; (80031ec <TIM_Base_SetConfig+0xbc>)
 80031d4:	4298      	cmp	r0, r3
 80031d6:	d006      	beq.n	80031e6 <TIM_Base_SetConfig+0xb6>
 80031d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80031dc:	4298      	cmp	r0, r3
 80031de:	d002      	beq.n	80031e6 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80031e0:	2301      	movs	r3, #1
 80031e2:	6143      	str	r3, [r0, #20]
}
 80031e4:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 80031e6:	690b      	ldr	r3, [r1, #16]
 80031e8:	6303      	str	r3, [r0, #48]	; 0x30
 80031ea:	e7f9      	b.n	80031e0 <TIM_Base_SetConfig+0xb0>
 80031ec:	40010000 	.word	0x40010000
 80031f0:	40000400 	.word	0x40000400
 80031f4:	40014000 	.word	0x40014000

080031f8 <HAL_TIM_Base_Init>:
{ 
 80031f8:	b510      	push	{r4, lr}
  if(htim == NULL)
 80031fa:	4604      	mov	r4, r0
 80031fc:	b1a0      	cbz	r0, 8003228 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80031fe:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003202:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003206:	b91b      	cbnz	r3, 8003210 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003208:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_TIM_Base_MspInit(htim);
 800320c:	f7fd fff2 	bl	80011f4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8003210:	2302      	movs	r3, #2
 8003212:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8003216:	6820      	ldr	r0, [r4, #0]
 8003218:	1d21      	adds	r1, r4, #4
 800321a:	f7ff ff89 	bl	8003130 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 800321e:	2301      	movs	r3, #1
 8003220:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  return HAL_OK;
 8003224:	2000      	movs	r0, #0
 8003226:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003228:	2001      	movs	r0, #1
}
 800322a:	bd10      	pop	{r4, pc}

0800322c <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 800322c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003230:	2b01      	cmp	r3, #1
{
 8003232:	b510      	push	{r4, lr}
 8003234:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8003238:	d018      	beq.n	800326c <HAL_TIMEx_MasterConfigSynchronization+0x40>
  
  htim->State = HAL_TIM_STATE_BUSY;
 800323a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800323e:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 8003240:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003242:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8003244:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8003246:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800324a:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800324c:	685a      	ldr	r2, [r3, #4]
 800324e:	4322      	orrs	r2, r4
 8003250:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003258:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800325a:	689a      	ldr	r2, [r3, #8]
 800325c:	430a      	orrs	r2, r1
 800325e:	609a      	str	r2, [r3, #8]
  
  htim->State = HAL_TIM_STATE_READY;
 8003260:	2301      	movs	r3, #1
 8003262:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
  
  __HAL_UNLOCK(htim);
 8003266:	2300      	movs	r3, #0
 8003268:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  __HAL_LOCK(htim);
 800326c:	4618      	mov	r0, r3
  
  return HAL_OK;
} 
 800326e:	bd10      	pop	{r4, pc}

08003270 <HAL_TIMEx_CommutationCallback>:
 8003270:	4770      	bx	lr

08003272 <HAL_TIMEx_BreakCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003272:	4770      	bx	lr

08003274 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003274:	f8df d034 	ldr.w	sp, [pc, #52]	; 80032ac <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003278:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800327a:	e003      	b.n	8003284 <LoopCopyDataInit>

0800327c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800327c:	4b0c      	ldr	r3, [pc, #48]	; (80032b0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800327e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003280:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003282:	3104      	adds	r1, #4

08003284 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003284:	480b      	ldr	r0, [pc, #44]	; (80032b4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003286:	4b0c      	ldr	r3, [pc, #48]	; (80032b8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003288:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800328a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800328c:	d3f6      	bcc.n	800327c <CopyDataInit>
  ldr  r2, =_sbss
 800328e:	4a0b      	ldr	r2, [pc, #44]	; (80032bc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003290:	e002      	b.n	8003298 <LoopFillZerobss>

08003292 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003292:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003294:	f842 3b04 	str.w	r3, [r2], #4

08003298 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003298:	4b09      	ldr	r3, [pc, #36]	; (80032c0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800329a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800329c:	d3f9      	bcc.n	8003292 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800329e:	f7fd fffb 	bl	8001298 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032a2:	f000 f811 	bl	80032c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032a6:	f7fd fe67 	bl	8000f78 <main>
  bx  lr    
 80032aa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80032ac:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80032b0:	08003be8 	.word	0x08003be8
  ldr  r0, =_sdata
 80032b4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80032b8:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80032bc:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80032c0:	2000017c 	.word	0x2000017c

080032c4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032c4:	e7fe      	b.n	80032c4 <CAN1_RX0_IRQHandler>
	...

080032c8 <__libc_init_array>:
 80032c8:	b570      	push	{r4, r5, r6, lr}
 80032ca:	4e0d      	ldr	r6, [pc, #52]	; (8003300 <__libc_init_array+0x38>)
 80032cc:	4c0d      	ldr	r4, [pc, #52]	; (8003304 <__libc_init_array+0x3c>)
 80032ce:	1ba4      	subs	r4, r4, r6
 80032d0:	10a4      	asrs	r4, r4, #2
 80032d2:	2500      	movs	r5, #0
 80032d4:	42a5      	cmp	r5, r4
 80032d6:	d109      	bne.n	80032ec <__libc_init_array+0x24>
 80032d8:	4e0b      	ldr	r6, [pc, #44]	; (8003308 <__libc_init_array+0x40>)
 80032da:	4c0c      	ldr	r4, [pc, #48]	; (800330c <__libc_init_array+0x44>)
 80032dc:	f000 fc44 	bl	8003b68 <_init>
 80032e0:	1ba4      	subs	r4, r4, r6
 80032e2:	10a4      	asrs	r4, r4, #2
 80032e4:	2500      	movs	r5, #0
 80032e6:	42a5      	cmp	r5, r4
 80032e8:	d105      	bne.n	80032f6 <__libc_init_array+0x2e>
 80032ea:	bd70      	pop	{r4, r5, r6, pc}
 80032ec:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032f0:	4798      	blx	r3
 80032f2:	3501      	adds	r5, #1
 80032f4:	e7ee      	b.n	80032d4 <__libc_init_array+0xc>
 80032f6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80032fa:	4798      	blx	r3
 80032fc:	3501      	adds	r5, #1
 80032fe:	e7f2      	b.n	80032e6 <__libc_init_array+0x1e>
 8003300:	08003be0 	.word	0x08003be0
 8003304:	08003be0 	.word	0x08003be0
 8003308:	08003be0 	.word	0x08003be0
 800330c:	08003be4 	.word	0x08003be4

08003310 <siprintf>:
 8003310:	b40e      	push	{r1, r2, r3}
 8003312:	b500      	push	{lr}
 8003314:	b09c      	sub	sp, #112	; 0x70
 8003316:	f44f 7102 	mov.w	r1, #520	; 0x208
 800331a:	ab1d      	add	r3, sp, #116	; 0x74
 800331c:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003320:	9002      	str	r0, [sp, #8]
 8003322:	9006      	str	r0, [sp, #24]
 8003324:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003328:	480a      	ldr	r0, [pc, #40]	; (8003354 <siprintf+0x44>)
 800332a:	9104      	str	r1, [sp, #16]
 800332c:	9107      	str	r1, [sp, #28]
 800332e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8003332:	f853 2b04 	ldr.w	r2, [r3], #4
 8003336:	f8ad 1016 	strh.w	r1, [sp, #22]
 800333a:	6800      	ldr	r0, [r0, #0]
 800333c:	9301      	str	r3, [sp, #4]
 800333e:	a902      	add	r1, sp, #8
 8003340:	f000 f866 	bl	8003410 <_svfiprintf_r>
 8003344:	9b02      	ldr	r3, [sp, #8]
 8003346:	2200      	movs	r2, #0
 8003348:	701a      	strb	r2, [r3, #0]
 800334a:	b01c      	add	sp, #112	; 0x70
 800334c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003350:	b003      	add	sp, #12
 8003352:	4770      	bx	lr
 8003354:	2000000c 	.word	0x2000000c

08003358 <__ssputs_r>:
 8003358:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800335c:	688e      	ldr	r6, [r1, #8]
 800335e:	429e      	cmp	r6, r3
 8003360:	4682      	mov	sl, r0
 8003362:	460c      	mov	r4, r1
 8003364:	4691      	mov	r9, r2
 8003366:	4698      	mov	r8, r3
 8003368:	d835      	bhi.n	80033d6 <__ssputs_r+0x7e>
 800336a:	898a      	ldrh	r2, [r1, #12]
 800336c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003370:	d031      	beq.n	80033d6 <__ssputs_r+0x7e>
 8003372:	6825      	ldr	r5, [r4, #0]
 8003374:	6909      	ldr	r1, [r1, #16]
 8003376:	1a6f      	subs	r7, r5, r1
 8003378:	6965      	ldr	r5, [r4, #20]
 800337a:	2302      	movs	r3, #2
 800337c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003380:	fb95 f5f3 	sdiv	r5, r5, r3
 8003384:	f108 0301 	add.w	r3, r8, #1
 8003388:	443b      	add	r3, r7
 800338a:	429d      	cmp	r5, r3
 800338c:	bf38      	it	cc
 800338e:	461d      	movcc	r5, r3
 8003390:	0553      	lsls	r3, r2, #21
 8003392:	d531      	bpl.n	80033f8 <__ssputs_r+0xa0>
 8003394:	4629      	mov	r1, r5
 8003396:	f000 fb39 	bl	8003a0c <_malloc_r>
 800339a:	4606      	mov	r6, r0
 800339c:	b950      	cbnz	r0, 80033b4 <__ssputs_r+0x5c>
 800339e:	230c      	movs	r3, #12
 80033a0:	f8ca 3000 	str.w	r3, [sl]
 80033a4:	89a3      	ldrh	r3, [r4, #12]
 80033a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80033aa:	81a3      	strh	r3, [r4, #12]
 80033ac:	f04f 30ff 	mov.w	r0, #4294967295
 80033b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033b4:	463a      	mov	r2, r7
 80033b6:	6921      	ldr	r1, [r4, #16]
 80033b8:	f000 fab4 	bl	8003924 <memcpy>
 80033bc:	89a3      	ldrh	r3, [r4, #12]
 80033be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80033c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033c6:	81a3      	strh	r3, [r4, #12]
 80033c8:	6126      	str	r6, [r4, #16]
 80033ca:	6165      	str	r5, [r4, #20]
 80033cc:	443e      	add	r6, r7
 80033ce:	1bed      	subs	r5, r5, r7
 80033d0:	6026      	str	r6, [r4, #0]
 80033d2:	60a5      	str	r5, [r4, #8]
 80033d4:	4646      	mov	r6, r8
 80033d6:	4546      	cmp	r6, r8
 80033d8:	bf28      	it	cs
 80033da:	4646      	movcs	r6, r8
 80033dc:	4632      	mov	r2, r6
 80033de:	4649      	mov	r1, r9
 80033e0:	6820      	ldr	r0, [r4, #0]
 80033e2:	f000 faaa 	bl	800393a <memmove>
 80033e6:	68a3      	ldr	r3, [r4, #8]
 80033e8:	1b9b      	subs	r3, r3, r6
 80033ea:	60a3      	str	r3, [r4, #8]
 80033ec:	6823      	ldr	r3, [r4, #0]
 80033ee:	441e      	add	r6, r3
 80033f0:	6026      	str	r6, [r4, #0]
 80033f2:	2000      	movs	r0, #0
 80033f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033f8:	462a      	mov	r2, r5
 80033fa:	f000 fb65 	bl	8003ac8 <_realloc_r>
 80033fe:	4606      	mov	r6, r0
 8003400:	2800      	cmp	r0, #0
 8003402:	d1e1      	bne.n	80033c8 <__ssputs_r+0x70>
 8003404:	6921      	ldr	r1, [r4, #16]
 8003406:	4650      	mov	r0, sl
 8003408:	f000 fab2 	bl	8003970 <_free_r>
 800340c:	e7c7      	b.n	800339e <__ssputs_r+0x46>
	...

08003410 <_svfiprintf_r>:
 8003410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003414:	b09d      	sub	sp, #116	; 0x74
 8003416:	4680      	mov	r8, r0
 8003418:	9303      	str	r3, [sp, #12]
 800341a:	898b      	ldrh	r3, [r1, #12]
 800341c:	061c      	lsls	r4, r3, #24
 800341e:	460d      	mov	r5, r1
 8003420:	4616      	mov	r6, r2
 8003422:	d50f      	bpl.n	8003444 <_svfiprintf_r+0x34>
 8003424:	690b      	ldr	r3, [r1, #16]
 8003426:	b96b      	cbnz	r3, 8003444 <_svfiprintf_r+0x34>
 8003428:	2140      	movs	r1, #64	; 0x40
 800342a:	f000 faef 	bl	8003a0c <_malloc_r>
 800342e:	6028      	str	r0, [r5, #0]
 8003430:	6128      	str	r0, [r5, #16]
 8003432:	b928      	cbnz	r0, 8003440 <_svfiprintf_r+0x30>
 8003434:	230c      	movs	r3, #12
 8003436:	f8c8 3000 	str.w	r3, [r8]
 800343a:	f04f 30ff 	mov.w	r0, #4294967295
 800343e:	e0c5      	b.n	80035cc <_svfiprintf_r+0x1bc>
 8003440:	2340      	movs	r3, #64	; 0x40
 8003442:	616b      	str	r3, [r5, #20]
 8003444:	2300      	movs	r3, #0
 8003446:	9309      	str	r3, [sp, #36]	; 0x24
 8003448:	2320      	movs	r3, #32
 800344a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800344e:	2330      	movs	r3, #48	; 0x30
 8003450:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003454:	f04f 0b01 	mov.w	fp, #1
 8003458:	4637      	mov	r7, r6
 800345a:	463c      	mov	r4, r7
 800345c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8003460:	2b00      	cmp	r3, #0
 8003462:	d13c      	bne.n	80034de <_svfiprintf_r+0xce>
 8003464:	ebb7 0a06 	subs.w	sl, r7, r6
 8003468:	d00b      	beq.n	8003482 <_svfiprintf_r+0x72>
 800346a:	4653      	mov	r3, sl
 800346c:	4632      	mov	r2, r6
 800346e:	4629      	mov	r1, r5
 8003470:	4640      	mov	r0, r8
 8003472:	f7ff ff71 	bl	8003358 <__ssputs_r>
 8003476:	3001      	adds	r0, #1
 8003478:	f000 80a3 	beq.w	80035c2 <_svfiprintf_r+0x1b2>
 800347c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800347e:	4453      	add	r3, sl
 8003480:	9309      	str	r3, [sp, #36]	; 0x24
 8003482:	783b      	ldrb	r3, [r7, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	f000 809c 	beq.w	80035c2 <_svfiprintf_r+0x1b2>
 800348a:	2300      	movs	r3, #0
 800348c:	f04f 32ff 	mov.w	r2, #4294967295
 8003490:	9304      	str	r3, [sp, #16]
 8003492:	9307      	str	r3, [sp, #28]
 8003494:	9205      	str	r2, [sp, #20]
 8003496:	9306      	str	r3, [sp, #24]
 8003498:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800349c:	931a      	str	r3, [sp, #104]	; 0x68
 800349e:	2205      	movs	r2, #5
 80034a0:	7821      	ldrb	r1, [r4, #0]
 80034a2:	4850      	ldr	r0, [pc, #320]	; (80035e4 <_svfiprintf_r+0x1d4>)
 80034a4:	f7fc fe94 	bl	80001d0 <memchr>
 80034a8:	1c67      	adds	r7, r4, #1
 80034aa:	9b04      	ldr	r3, [sp, #16]
 80034ac:	b9d8      	cbnz	r0, 80034e6 <_svfiprintf_r+0xd6>
 80034ae:	06d9      	lsls	r1, r3, #27
 80034b0:	bf44      	itt	mi
 80034b2:	2220      	movmi	r2, #32
 80034b4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80034b8:	071a      	lsls	r2, r3, #28
 80034ba:	bf44      	itt	mi
 80034bc:	222b      	movmi	r2, #43	; 0x2b
 80034be:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80034c2:	7822      	ldrb	r2, [r4, #0]
 80034c4:	2a2a      	cmp	r2, #42	; 0x2a
 80034c6:	d016      	beq.n	80034f6 <_svfiprintf_r+0xe6>
 80034c8:	9a07      	ldr	r2, [sp, #28]
 80034ca:	2100      	movs	r1, #0
 80034cc:	200a      	movs	r0, #10
 80034ce:	4627      	mov	r7, r4
 80034d0:	3401      	adds	r4, #1
 80034d2:	783b      	ldrb	r3, [r7, #0]
 80034d4:	3b30      	subs	r3, #48	; 0x30
 80034d6:	2b09      	cmp	r3, #9
 80034d8:	d951      	bls.n	800357e <_svfiprintf_r+0x16e>
 80034da:	b1c9      	cbz	r1, 8003510 <_svfiprintf_r+0x100>
 80034dc:	e011      	b.n	8003502 <_svfiprintf_r+0xf2>
 80034de:	2b25      	cmp	r3, #37	; 0x25
 80034e0:	d0c0      	beq.n	8003464 <_svfiprintf_r+0x54>
 80034e2:	4627      	mov	r7, r4
 80034e4:	e7b9      	b.n	800345a <_svfiprintf_r+0x4a>
 80034e6:	4a3f      	ldr	r2, [pc, #252]	; (80035e4 <_svfiprintf_r+0x1d4>)
 80034e8:	1a80      	subs	r0, r0, r2
 80034ea:	fa0b f000 	lsl.w	r0, fp, r0
 80034ee:	4318      	orrs	r0, r3
 80034f0:	9004      	str	r0, [sp, #16]
 80034f2:	463c      	mov	r4, r7
 80034f4:	e7d3      	b.n	800349e <_svfiprintf_r+0x8e>
 80034f6:	9a03      	ldr	r2, [sp, #12]
 80034f8:	1d11      	adds	r1, r2, #4
 80034fa:	6812      	ldr	r2, [r2, #0]
 80034fc:	9103      	str	r1, [sp, #12]
 80034fe:	2a00      	cmp	r2, #0
 8003500:	db01      	blt.n	8003506 <_svfiprintf_r+0xf6>
 8003502:	9207      	str	r2, [sp, #28]
 8003504:	e004      	b.n	8003510 <_svfiprintf_r+0x100>
 8003506:	4252      	negs	r2, r2
 8003508:	f043 0302 	orr.w	r3, r3, #2
 800350c:	9207      	str	r2, [sp, #28]
 800350e:	9304      	str	r3, [sp, #16]
 8003510:	783b      	ldrb	r3, [r7, #0]
 8003512:	2b2e      	cmp	r3, #46	; 0x2e
 8003514:	d10e      	bne.n	8003534 <_svfiprintf_r+0x124>
 8003516:	787b      	ldrb	r3, [r7, #1]
 8003518:	2b2a      	cmp	r3, #42	; 0x2a
 800351a:	f107 0101 	add.w	r1, r7, #1
 800351e:	d132      	bne.n	8003586 <_svfiprintf_r+0x176>
 8003520:	9b03      	ldr	r3, [sp, #12]
 8003522:	1d1a      	adds	r2, r3, #4
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	9203      	str	r2, [sp, #12]
 8003528:	2b00      	cmp	r3, #0
 800352a:	bfb8      	it	lt
 800352c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003530:	3702      	adds	r7, #2
 8003532:	9305      	str	r3, [sp, #20]
 8003534:	4c2c      	ldr	r4, [pc, #176]	; (80035e8 <_svfiprintf_r+0x1d8>)
 8003536:	7839      	ldrb	r1, [r7, #0]
 8003538:	2203      	movs	r2, #3
 800353a:	4620      	mov	r0, r4
 800353c:	f7fc fe48 	bl	80001d0 <memchr>
 8003540:	b138      	cbz	r0, 8003552 <_svfiprintf_r+0x142>
 8003542:	2340      	movs	r3, #64	; 0x40
 8003544:	1b00      	subs	r0, r0, r4
 8003546:	fa03 f000 	lsl.w	r0, r3, r0
 800354a:	9b04      	ldr	r3, [sp, #16]
 800354c:	4303      	orrs	r3, r0
 800354e:	9304      	str	r3, [sp, #16]
 8003550:	3701      	adds	r7, #1
 8003552:	7839      	ldrb	r1, [r7, #0]
 8003554:	4825      	ldr	r0, [pc, #148]	; (80035ec <_svfiprintf_r+0x1dc>)
 8003556:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800355a:	2206      	movs	r2, #6
 800355c:	1c7e      	adds	r6, r7, #1
 800355e:	f7fc fe37 	bl	80001d0 <memchr>
 8003562:	2800      	cmp	r0, #0
 8003564:	d035      	beq.n	80035d2 <_svfiprintf_r+0x1c2>
 8003566:	4b22      	ldr	r3, [pc, #136]	; (80035f0 <_svfiprintf_r+0x1e0>)
 8003568:	b9fb      	cbnz	r3, 80035aa <_svfiprintf_r+0x19a>
 800356a:	9b03      	ldr	r3, [sp, #12]
 800356c:	3307      	adds	r3, #7
 800356e:	f023 0307 	bic.w	r3, r3, #7
 8003572:	3308      	adds	r3, #8
 8003574:	9303      	str	r3, [sp, #12]
 8003576:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003578:	444b      	add	r3, r9
 800357a:	9309      	str	r3, [sp, #36]	; 0x24
 800357c:	e76c      	b.n	8003458 <_svfiprintf_r+0x48>
 800357e:	fb00 3202 	mla	r2, r0, r2, r3
 8003582:	2101      	movs	r1, #1
 8003584:	e7a3      	b.n	80034ce <_svfiprintf_r+0xbe>
 8003586:	2300      	movs	r3, #0
 8003588:	9305      	str	r3, [sp, #20]
 800358a:	4618      	mov	r0, r3
 800358c:	240a      	movs	r4, #10
 800358e:	460f      	mov	r7, r1
 8003590:	3101      	adds	r1, #1
 8003592:	783a      	ldrb	r2, [r7, #0]
 8003594:	3a30      	subs	r2, #48	; 0x30
 8003596:	2a09      	cmp	r2, #9
 8003598:	d903      	bls.n	80035a2 <_svfiprintf_r+0x192>
 800359a:	2b00      	cmp	r3, #0
 800359c:	d0ca      	beq.n	8003534 <_svfiprintf_r+0x124>
 800359e:	9005      	str	r0, [sp, #20]
 80035a0:	e7c8      	b.n	8003534 <_svfiprintf_r+0x124>
 80035a2:	fb04 2000 	mla	r0, r4, r0, r2
 80035a6:	2301      	movs	r3, #1
 80035a8:	e7f1      	b.n	800358e <_svfiprintf_r+0x17e>
 80035aa:	ab03      	add	r3, sp, #12
 80035ac:	9300      	str	r3, [sp, #0]
 80035ae:	462a      	mov	r2, r5
 80035b0:	4b10      	ldr	r3, [pc, #64]	; (80035f4 <_svfiprintf_r+0x1e4>)
 80035b2:	a904      	add	r1, sp, #16
 80035b4:	4640      	mov	r0, r8
 80035b6:	f3af 8000 	nop.w
 80035ba:	f1b0 3fff 	cmp.w	r0, #4294967295
 80035be:	4681      	mov	r9, r0
 80035c0:	d1d9      	bne.n	8003576 <_svfiprintf_r+0x166>
 80035c2:	89ab      	ldrh	r3, [r5, #12]
 80035c4:	065b      	lsls	r3, r3, #25
 80035c6:	f53f af38 	bmi.w	800343a <_svfiprintf_r+0x2a>
 80035ca:	9809      	ldr	r0, [sp, #36]	; 0x24
 80035cc:	b01d      	add	sp, #116	; 0x74
 80035ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035d2:	ab03      	add	r3, sp, #12
 80035d4:	9300      	str	r3, [sp, #0]
 80035d6:	462a      	mov	r2, r5
 80035d8:	4b06      	ldr	r3, [pc, #24]	; (80035f4 <_svfiprintf_r+0x1e4>)
 80035da:	a904      	add	r1, sp, #16
 80035dc:	4640      	mov	r0, r8
 80035de:	f000 f881 	bl	80036e4 <_printf_i>
 80035e2:	e7ea      	b.n	80035ba <_svfiprintf_r+0x1aa>
 80035e4:	08003ba5 	.word	0x08003ba5
 80035e8:	08003bab 	.word	0x08003bab
 80035ec:	08003baf 	.word	0x08003baf
 80035f0:	00000000 	.word	0x00000000
 80035f4:	08003359 	.word	0x08003359

080035f8 <_printf_common>:
 80035f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035fc:	4691      	mov	r9, r2
 80035fe:	461f      	mov	r7, r3
 8003600:	688a      	ldr	r2, [r1, #8]
 8003602:	690b      	ldr	r3, [r1, #16]
 8003604:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003608:	4293      	cmp	r3, r2
 800360a:	bfb8      	it	lt
 800360c:	4613      	movlt	r3, r2
 800360e:	f8c9 3000 	str.w	r3, [r9]
 8003612:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003616:	4606      	mov	r6, r0
 8003618:	460c      	mov	r4, r1
 800361a:	b112      	cbz	r2, 8003622 <_printf_common+0x2a>
 800361c:	3301      	adds	r3, #1
 800361e:	f8c9 3000 	str.w	r3, [r9]
 8003622:	6823      	ldr	r3, [r4, #0]
 8003624:	0699      	lsls	r1, r3, #26
 8003626:	bf42      	ittt	mi
 8003628:	f8d9 3000 	ldrmi.w	r3, [r9]
 800362c:	3302      	addmi	r3, #2
 800362e:	f8c9 3000 	strmi.w	r3, [r9]
 8003632:	6825      	ldr	r5, [r4, #0]
 8003634:	f015 0506 	ands.w	r5, r5, #6
 8003638:	d107      	bne.n	800364a <_printf_common+0x52>
 800363a:	f104 0a19 	add.w	sl, r4, #25
 800363e:	68e3      	ldr	r3, [r4, #12]
 8003640:	f8d9 2000 	ldr.w	r2, [r9]
 8003644:	1a9b      	subs	r3, r3, r2
 8003646:	429d      	cmp	r5, r3
 8003648:	db29      	blt.n	800369e <_printf_common+0xa6>
 800364a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800364e:	6822      	ldr	r2, [r4, #0]
 8003650:	3300      	adds	r3, #0
 8003652:	bf18      	it	ne
 8003654:	2301      	movne	r3, #1
 8003656:	0692      	lsls	r2, r2, #26
 8003658:	d42e      	bmi.n	80036b8 <_printf_common+0xc0>
 800365a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800365e:	4639      	mov	r1, r7
 8003660:	4630      	mov	r0, r6
 8003662:	47c0      	blx	r8
 8003664:	3001      	adds	r0, #1
 8003666:	d021      	beq.n	80036ac <_printf_common+0xb4>
 8003668:	6823      	ldr	r3, [r4, #0]
 800366a:	68e5      	ldr	r5, [r4, #12]
 800366c:	f8d9 2000 	ldr.w	r2, [r9]
 8003670:	f003 0306 	and.w	r3, r3, #6
 8003674:	2b04      	cmp	r3, #4
 8003676:	bf08      	it	eq
 8003678:	1aad      	subeq	r5, r5, r2
 800367a:	68a3      	ldr	r3, [r4, #8]
 800367c:	6922      	ldr	r2, [r4, #16]
 800367e:	bf0c      	ite	eq
 8003680:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003684:	2500      	movne	r5, #0
 8003686:	4293      	cmp	r3, r2
 8003688:	bfc4      	itt	gt
 800368a:	1a9b      	subgt	r3, r3, r2
 800368c:	18ed      	addgt	r5, r5, r3
 800368e:	f04f 0900 	mov.w	r9, #0
 8003692:	341a      	adds	r4, #26
 8003694:	454d      	cmp	r5, r9
 8003696:	d11b      	bne.n	80036d0 <_printf_common+0xd8>
 8003698:	2000      	movs	r0, #0
 800369a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800369e:	2301      	movs	r3, #1
 80036a0:	4652      	mov	r2, sl
 80036a2:	4639      	mov	r1, r7
 80036a4:	4630      	mov	r0, r6
 80036a6:	47c0      	blx	r8
 80036a8:	3001      	adds	r0, #1
 80036aa:	d103      	bne.n	80036b4 <_printf_common+0xbc>
 80036ac:	f04f 30ff 	mov.w	r0, #4294967295
 80036b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036b4:	3501      	adds	r5, #1
 80036b6:	e7c2      	b.n	800363e <_printf_common+0x46>
 80036b8:	18e1      	adds	r1, r4, r3
 80036ba:	1c5a      	adds	r2, r3, #1
 80036bc:	2030      	movs	r0, #48	; 0x30
 80036be:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80036c2:	4422      	add	r2, r4
 80036c4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80036c8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80036cc:	3302      	adds	r3, #2
 80036ce:	e7c4      	b.n	800365a <_printf_common+0x62>
 80036d0:	2301      	movs	r3, #1
 80036d2:	4622      	mov	r2, r4
 80036d4:	4639      	mov	r1, r7
 80036d6:	4630      	mov	r0, r6
 80036d8:	47c0      	blx	r8
 80036da:	3001      	adds	r0, #1
 80036dc:	d0e6      	beq.n	80036ac <_printf_common+0xb4>
 80036de:	f109 0901 	add.w	r9, r9, #1
 80036e2:	e7d7      	b.n	8003694 <_printf_common+0x9c>

080036e4 <_printf_i>:
 80036e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80036e8:	4617      	mov	r7, r2
 80036ea:	7e0a      	ldrb	r2, [r1, #24]
 80036ec:	b085      	sub	sp, #20
 80036ee:	2a6e      	cmp	r2, #110	; 0x6e
 80036f0:	4698      	mov	r8, r3
 80036f2:	4606      	mov	r6, r0
 80036f4:	460c      	mov	r4, r1
 80036f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80036f8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80036fc:	f000 80bc 	beq.w	8003878 <_printf_i+0x194>
 8003700:	d81a      	bhi.n	8003738 <_printf_i+0x54>
 8003702:	2a63      	cmp	r2, #99	; 0x63
 8003704:	d02e      	beq.n	8003764 <_printf_i+0x80>
 8003706:	d80a      	bhi.n	800371e <_printf_i+0x3a>
 8003708:	2a00      	cmp	r2, #0
 800370a:	f000 80c8 	beq.w	800389e <_printf_i+0x1ba>
 800370e:	2a58      	cmp	r2, #88	; 0x58
 8003710:	f000 808a 	beq.w	8003828 <_printf_i+0x144>
 8003714:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003718:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800371c:	e02a      	b.n	8003774 <_printf_i+0x90>
 800371e:	2a64      	cmp	r2, #100	; 0x64
 8003720:	d001      	beq.n	8003726 <_printf_i+0x42>
 8003722:	2a69      	cmp	r2, #105	; 0x69
 8003724:	d1f6      	bne.n	8003714 <_printf_i+0x30>
 8003726:	6821      	ldr	r1, [r4, #0]
 8003728:	681a      	ldr	r2, [r3, #0]
 800372a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800372e:	d023      	beq.n	8003778 <_printf_i+0x94>
 8003730:	1d11      	adds	r1, r2, #4
 8003732:	6019      	str	r1, [r3, #0]
 8003734:	6813      	ldr	r3, [r2, #0]
 8003736:	e027      	b.n	8003788 <_printf_i+0xa4>
 8003738:	2a73      	cmp	r2, #115	; 0x73
 800373a:	f000 80b4 	beq.w	80038a6 <_printf_i+0x1c2>
 800373e:	d808      	bhi.n	8003752 <_printf_i+0x6e>
 8003740:	2a6f      	cmp	r2, #111	; 0x6f
 8003742:	d02a      	beq.n	800379a <_printf_i+0xb6>
 8003744:	2a70      	cmp	r2, #112	; 0x70
 8003746:	d1e5      	bne.n	8003714 <_printf_i+0x30>
 8003748:	680a      	ldr	r2, [r1, #0]
 800374a:	f042 0220 	orr.w	r2, r2, #32
 800374e:	600a      	str	r2, [r1, #0]
 8003750:	e003      	b.n	800375a <_printf_i+0x76>
 8003752:	2a75      	cmp	r2, #117	; 0x75
 8003754:	d021      	beq.n	800379a <_printf_i+0xb6>
 8003756:	2a78      	cmp	r2, #120	; 0x78
 8003758:	d1dc      	bne.n	8003714 <_printf_i+0x30>
 800375a:	2278      	movs	r2, #120	; 0x78
 800375c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8003760:	496e      	ldr	r1, [pc, #440]	; (800391c <_printf_i+0x238>)
 8003762:	e064      	b.n	800382e <_printf_i+0x14a>
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800376a:	1d11      	adds	r1, r2, #4
 800376c:	6019      	str	r1, [r3, #0]
 800376e:	6813      	ldr	r3, [r2, #0]
 8003770:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003774:	2301      	movs	r3, #1
 8003776:	e0a3      	b.n	80038c0 <_printf_i+0x1dc>
 8003778:	f011 0f40 	tst.w	r1, #64	; 0x40
 800377c:	f102 0104 	add.w	r1, r2, #4
 8003780:	6019      	str	r1, [r3, #0]
 8003782:	d0d7      	beq.n	8003734 <_printf_i+0x50>
 8003784:	f9b2 3000 	ldrsh.w	r3, [r2]
 8003788:	2b00      	cmp	r3, #0
 800378a:	da03      	bge.n	8003794 <_printf_i+0xb0>
 800378c:	222d      	movs	r2, #45	; 0x2d
 800378e:	425b      	negs	r3, r3
 8003790:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003794:	4962      	ldr	r1, [pc, #392]	; (8003920 <_printf_i+0x23c>)
 8003796:	220a      	movs	r2, #10
 8003798:	e017      	b.n	80037ca <_printf_i+0xe6>
 800379a:	6820      	ldr	r0, [r4, #0]
 800379c:	6819      	ldr	r1, [r3, #0]
 800379e:	f010 0f80 	tst.w	r0, #128	; 0x80
 80037a2:	d003      	beq.n	80037ac <_printf_i+0xc8>
 80037a4:	1d08      	adds	r0, r1, #4
 80037a6:	6018      	str	r0, [r3, #0]
 80037a8:	680b      	ldr	r3, [r1, #0]
 80037aa:	e006      	b.n	80037ba <_printf_i+0xd6>
 80037ac:	f010 0f40 	tst.w	r0, #64	; 0x40
 80037b0:	f101 0004 	add.w	r0, r1, #4
 80037b4:	6018      	str	r0, [r3, #0]
 80037b6:	d0f7      	beq.n	80037a8 <_printf_i+0xc4>
 80037b8:	880b      	ldrh	r3, [r1, #0]
 80037ba:	4959      	ldr	r1, [pc, #356]	; (8003920 <_printf_i+0x23c>)
 80037bc:	2a6f      	cmp	r2, #111	; 0x6f
 80037be:	bf14      	ite	ne
 80037c0:	220a      	movne	r2, #10
 80037c2:	2208      	moveq	r2, #8
 80037c4:	2000      	movs	r0, #0
 80037c6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80037ca:	6865      	ldr	r5, [r4, #4]
 80037cc:	60a5      	str	r5, [r4, #8]
 80037ce:	2d00      	cmp	r5, #0
 80037d0:	f2c0 809c 	blt.w	800390c <_printf_i+0x228>
 80037d4:	6820      	ldr	r0, [r4, #0]
 80037d6:	f020 0004 	bic.w	r0, r0, #4
 80037da:	6020      	str	r0, [r4, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d13f      	bne.n	8003860 <_printf_i+0x17c>
 80037e0:	2d00      	cmp	r5, #0
 80037e2:	f040 8095 	bne.w	8003910 <_printf_i+0x22c>
 80037e6:	4675      	mov	r5, lr
 80037e8:	2a08      	cmp	r2, #8
 80037ea:	d10b      	bne.n	8003804 <_printf_i+0x120>
 80037ec:	6823      	ldr	r3, [r4, #0]
 80037ee:	07da      	lsls	r2, r3, #31
 80037f0:	d508      	bpl.n	8003804 <_printf_i+0x120>
 80037f2:	6923      	ldr	r3, [r4, #16]
 80037f4:	6862      	ldr	r2, [r4, #4]
 80037f6:	429a      	cmp	r2, r3
 80037f8:	bfde      	ittt	le
 80037fa:	2330      	movle	r3, #48	; 0x30
 80037fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003800:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003804:	ebae 0305 	sub.w	r3, lr, r5
 8003808:	6123      	str	r3, [r4, #16]
 800380a:	f8cd 8000 	str.w	r8, [sp]
 800380e:	463b      	mov	r3, r7
 8003810:	aa03      	add	r2, sp, #12
 8003812:	4621      	mov	r1, r4
 8003814:	4630      	mov	r0, r6
 8003816:	f7ff feef 	bl	80035f8 <_printf_common>
 800381a:	3001      	adds	r0, #1
 800381c:	d155      	bne.n	80038ca <_printf_i+0x1e6>
 800381e:	f04f 30ff 	mov.w	r0, #4294967295
 8003822:	b005      	add	sp, #20
 8003824:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003828:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800382c:	493c      	ldr	r1, [pc, #240]	; (8003920 <_printf_i+0x23c>)
 800382e:	6822      	ldr	r2, [r4, #0]
 8003830:	6818      	ldr	r0, [r3, #0]
 8003832:	f012 0f80 	tst.w	r2, #128	; 0x80
 8003836:	f100 0504 	add.w	r5, r0, #4
 800383a:	601d      	str	r5, [r3, #0]
 800383c:	d001      	beq.n	8003842 <_printf_i+0x15e>
 800383e:	6803      	ldr	r3, [r0, #0]
 8003840:	e002      	b.n	8003848 <_printf_i+0x164>
 8003842:	0655      	lsls	r5, r2, #25
 8003844:	d5fb      	bpl.n	800383e <_printf_i+0x15a>
 8003846:	8803      	ldrh	r3, [r0, #0]
 8003848:	07d0      	lsls	r0, r2, #31
 800384a:	bf44      	itt	mi
 800384c:	f042 0220 	orrmi.w	r2, r2, #32
 8003850:	6022      	strmi	r2, [r4, #0]
 8003852:	b91b      	cbnz	r3, 800385c <_printf_i+0x178>
 8003854:	6822      	ldr	r2, [r4, #0]
 8003856:	f022 0220 	bic.w	r2, r2, #32
 800385a:	6022      	str	r2, [r4, #0]
 800385c:	2210      	movs	r2, #16
 800385e:	e7b1      	b.n	80037c4 <_printf_i+0xe0>
 8003860:	4675      	mov	r5, lr
 8003862:	fbb3 f0f2 	udiv	r0, r3, r2
 8003866:	fb02 3310 	mls	r3, r2, r0, r3
 800386a:	5ccb      	ldrb	r3, [r1, r3]
 800386c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003870:	4603      	mov	r3, r0
 8003872:	2800      	cmp	r0, #0
 8003874:	d1f5      	bne.n	8003862 <_printf_i+0x17e>
 8003876:	e7b7      	b.n	80037e8 <_printf_i+0x104>
 8003878:	6808      	ldr	r0, [r1, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	6949      	ldr	r1, [r1, #20]
 800387e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003882:	d004      	beq.n	800388e <_printf_i+0x1aa>
 8003884:	1d10      	adds	r0, r2, #4
 8003886:	6018      	str	r0, [r3, #0]
 8003888:	6813      	ldr	r3, [r2, #0]
 800388a:	6019      	str	r1, [r3, #0]
 800388c:	e007      	b.n	800389e <_printf_i+0x1ba>
 800388e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003892:	f102 0004 	add.w	r0, r2, #4
 8003896:	6018      	str	r0, [r3, #0]
 8003898:	6813      	ldr	r3, [r2, #0]
 800389a:	d0f6      	beq.n	800388a <_printf_i+0x1a6>
 800389c:	8019      	strh	r1, [r3, #0]
 800389e:	2300      	movs	r3, #0
 80038a0:	6123      	str	r3, [r4, #16]
 80038a2:	4675      	mov	r5, lr
 80038a4:	e7b1      	b.n	800380a <_printf_i+0x126>
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	1d11      	adds	r1, r2, #4
 80038aa:	6019      	str	r1, [r3, #0]
 80038ac:	6815      	ldr	r5, [r2, #0]
 80038ae:	6862      	ldr	r2, [r4, #4]
 80038b0:	2100      	movs	r1, #0
 80038b2:	4628      	mov	r0, r5
 80038b4:	f7fc fc8c 	bl	80001d0 <memchr>
 80038b8:	b108      	cbz	r0, 80038be <_printf_i+0x1da>
 80038ba:	1b40      	subs	r0, r0, r5
 80038bc:	6060      	str	r0, [r4, #4]
 80038be:	6863      	ldr	r3, [r4, #4]
 80038c0:	6123      	str	r3, [r4, #16]
 80038c2:	2300      	movs	r3, #0
 80038c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80038c8:	e79f      	b.n	800380a <_printf_i+0x126>
 80038ca:	6923      	ldr	r3, [r4, #16]
 80038cc:	462a      	mov	r2, r5
 80038ce:	4639      	mov	r1, r7
 80038d0:	4630      	mov	r0, r6
 80038d2:	47c0      	blx	r8
 80038d4:	3001      	adds	r0, #1
 80038d6:	d0a2      	beq.n	800381e <_printf_i+0x13a>
 80038d8:	6823      	ldr	r3, [r4, #0]
 80038da:	079b      	lsls	r3, r3, #30
 80038dc:	d507      	bpl.n	80038ee <_printf_i+0x20a>
 80038de:	2500      	movs	r5, #0
 80038e0:	f104 0919 	add.w	r9, r4, #25
 80038e4:	68e3      	ldr	r3, [r4, #12]
 80038e6:	9a03      	ldr	r2, [sp, #12]
 80038e8:	1a9b      	subs	r3, r3, r2
 80038ea:	429d      	cmp	r5, r3
 80038ec:	db05      	blt.n	80038fa <_printf_i+0x216>
 80038ee:	68e0      	ldr	r0, [r4, #12]
 80038f0:	9b03      	ldr	r3, [sp, #12]
 80038f2:	4298      	cmp	r0, r3
 80038f4:	bfb8      	it	lt
 80038f6:	4618      	movlt	r0, r3
 80038f8:	e793      	b.n	8003822 <_printf_i+0x13e>
 80038fa:	2301      	movs	r3, #1
 80038fc:	464a      	mov	r2, r9
 80038fe:	4639      	mov	r1, r7
 8003900:	4630      	mov	r0, r6
 8003902:	47c0      	blx	r8
 8003904:	3001      	adds	r0, #1
 8003906:	d08a      	beq.n	800381e <_printf_i+0x13a>
 8003908:	3501      	adds	r5, #1
 800390a:	e7eb      	b.n	80038e4 <_printf_i+0x200>
 800390c:	2b00      	cmp	r3, #0
 800390e:	d1a7      	bne.n	8003860 <_printf_i+0x17c>
 8003910:	780b      	ldrb	r3, [r1, #0]
 8003912:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003916:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800391a:	e765      	b.n	80037e8 <_printf_i+0x104>
 800391c:	08003bc7 	.word	0x08003bc7
 8003920:	08003bb6 	.word	0x08003bb6

08003924 <memcpy>:
 8003924:	b510      	push	{r4, lr}
 8003926:	1e43      	subs	r3, r0, #1
 8003928:	440a      	add	r2, r1
 800392a:	4291      	cmp	r1, r2
 800392c:	d100      	bne.n	8003930 <memcpy+0xc>
 800392e:	bd10      	pop	{r4, pc}
 8003930:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003934:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003938:	e7f7      	b.n	800392a <memcpy+0x6>

0800393a <memmove>:
 800393a:	4288      	cmp	r0, r1
 800393c:	b510      	push	{r4, lr}
 800393e:	eb01 0302 	add.w	r3, r1, r2
 8003942:	d803      	bhi.n	800394c <memmove+0x12>
 8003944:	1e42      	subs	r2, r0, #1
 8003946:	4299      	cmp	r1, r3
 8003948:	d10c      	bne.n	8003964 <memmove+0x2a>
 800394a:	bd10      	pop	{r4, pc}
 800394c:	4298      	cmp	r0, r3
 800394e:	d2f9      	bcs.n	8003944 <memmove+0xa>
 8003950:	1881      	adds	r1, r0, r2
 8003952:	1ad2      	subs	r2, r2, r3
 8003954:	42d3      	cmn	r3, r2
 8003956:	d100      	bne.n	800395a <memmove+0x20>
 8003958:	bd10      	pop	{r4, pc}
 800395a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800395e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8003962:	e7f7      	b.n	8003954 <memmove+0x1a>
 8003964:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003968:	f802 4f01 	strb.w	r4, [r2, #1]!
 800396c:	e7eb      	b.n	8003946 <memmove+0xc>
	...

08003970 <_free_r>:
 8003970:	b538      	push	{r3, r4, r5, lr}
 8003972:	4605      	mov	r5, r0
 8003974:	2900      	cmp	r1, #0
 8003976:	d045      	beq.n	8003a04 <_free_r+0x94>
 8003978:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800397c:	1f0c      	subs	r4, r1, #4
 800397e:	2b00      	cmp	r3, #0
 8003980:	bfb8      	it	lt
 8003982:	18e4      	addlt	r4, r4, r3
 8003984:	f000 f8d6 	bl	8003b34 <__malloc_lock>
 8003988:	4a1f      	ldr	r2, [pc, #124]	; (8003a08 <_free_r+0x98>)
 800398a:	6813      	ldr	r3, [r2, #0]
 800398c:	4610      	mov	r0, r2
 800398e:	b933      	cbnz	r3, 800399e <_free_r+0x2e>
 8003990:	6063      	str	r3, [r4, #4]
 8003992:	6014      	str	r4, [r2, #0]
 8003994:	4628      	mov	r0, r5
 8003996:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800399a:	f000 b8cc 	b.w	8003b36 <__malloc_unlock>
 800399e:	42a3      	cmp	r3, r4
 80039a0:	d90c      	bls.n	80039bc <_free_r+0x4c>
 80039a2:	6821      	ldr	r1, [r4, #0]
 80039a4:	1862      	adds	r2, r4, r1
 80039a6:	4293      	cmp	r3, r2
 80039a8:	bf04      	itt	eq
 80039aa:	681a      	ldreq	r2, [r3, #0]
 80039ac:	685b      	ldreq	r3, [r3, #4]
 80039ae:	6063      	str	r3, [r4, #4]
 80039b0:	bf04      	itt	eq
 80039b2:	1852      	addeq	r2, r2, r1
 80039b4:	6022      	streq	r2, [r4, #0]
 80039b6:	6004      	str	r4, [r0, #0]
 80039b8:	e7ec      	b.n	8003994 <_free_r+0x24>
 80039ba:	4613      	mov	r3, r2
 80039bc:	685a      	ldr	r2, [r3, #4]
 80039be:	b10a      	cbz	r2, 80039c4 <_free_r+0x54>
 80039c0:	42a2      	cmp	r2, r4
 80039c2:	d9fa      	bls.n	80039ba <_free_r+0x4a>
 80039c4:	6819      	ldr	r1, [r3, #0]
 80039c6:	1858      	adds	r0, r3, r1
 80039c8:	42a0      	cmp	r0, r4
 80039ca:	d10b      	bne.n	80039e4 <_free_r+0x74>
 80039cc:	6820      	ldr	r0, [r4, #0]
 80039ce:	4401      	add	r1, r0
 80039d0:	1858      	adds	r0, r3, r1
 80039d2:	4282      	cmp	r2, r0
 80039d4:	6019      	str	r1, [r3, #0]
 80039d6:	d1dd      	bne.n	8003994 <_free_r+0x24>
 80039d8:	6810      	ldr	r0, [r2, #0]
 80039da:	6852      	ldr	r2, [r2, #4]
 80039dc:	605a      	str	r2, [r3, #4]
 80039de:	4401      	add	r1, r0
 80039e0:	6019      	str	r1, [r3, #0]
 80039e2:	e7d7      	b.n	8003994 <_free_r+0x24>
 80039e4:	d902      	bls.n	80039ec <_free_r+0x7c>
 80039e6:	230c      	movs	r3, #12
 80039e8:	602b      	str	r3, [r5, #0]
 80039ea:	e7d3      	b.n	8003994 <_free_r+0x24>
 80039ec:	6820      	ldr	r0, [r4, #0]
 80039ee:	1821      	adds	r1, r4, r0
 80039f0:	428a      	cmp	r2, r1
 80039f2:	bf04      	itt	eq
 80039f4:	6811      	ldreq	r1, [r2, #0]
 80039f6:	6852      	ldreq	r2, [r2, #4]
 80039f8:	6062      	str	r2, [r4, #4]
 80039fa:	bf04      	itt	eq
 80039fc:	1809      	addeq	r1, r1, r0
 80039fe:	6021      	streq	r1, [r4, #0]
 8003a00:	605c      	str	r4, [r3, #4]
 8003a02:	e7c7      	b.n	8003994 <_free_r+0x24>
 8003a04:	bd38      	pop	{r3, r4, r5, pc}
 8003a06:	bf00      	nop
 8003a08:	2000008c 	.word	0x2000008c

08003a0c <_malloc_r>:
 8003a0c:	b570      	push	{r4, r5, r6, lr}
 8003a0e:	1ccd      	adds	r5, r1, #3
 8003a10:	f025 0503 	bic.w	r5, r5, #3
 8003a14:	3508      	adds	r5, #8
 8003a16:	2d0c      	cmp	r5, #12
 8003a18:	bf38      	it	cc
 8003a1a:	250c      	movcc	r5, #12
 8003a1c:	2d00      	cmp	r5, #0
 8003a1e:	4606      	mov	r6, r0
 8003a20:	db01      	blt.n	8003a26 <_malloc_r+0x1a>
 8003a22:	42a9      	cmp	r1, r5
 8003a24:	d903      	bls.n	8003a2e <_malloc_r+0x22>
 8003a26:	230c      	movs	r3, #12
 8003a28:	6033      	str	r3, [r6, #0]
 8003a2a:	2000      	movs	r0, #0
 8003a2c:	bd70      	pop	{r4, r5, r6, pc}
 8003a2e:	f000 f881 	bl	8003b34 <__malloc_lock>
 8003a32:	4a23      	ldr	r2, [pc, #140]	; (8003ac0 <_malloc_r+0xb4>)
 8003a34:	6814      	ldr	r4, [r2, #0]
 8003a36:	4621      	mov	r1, r4
 8003a38:	b991      	cbnz	r1, 8003a60 <_malloc_r+0x54>
 8003a3a:	4c22      	ldr	r4, [pc, #136]	; (8003ac4 <_malloc_r+0xb8>)
 8003a3c:	6823      	ldr	r3, [r4, #0]
 8003a3e:	b91b      	cbnz	r3, 8003a48 <_malloc_r+0x3c>
 8003a40:	4630      	mov	r0, r6
 8003a42:	f000 f867 	bl	8003b14 <_sbrk_r>
 8003a46:	6020      	str	r0, [r4, #0]
 8003a48:	4629      	mov	r1, r5
 8003a4a:	4630      	mov	r0, r6
 8003a4c:	f000 f862 	bl	8003b14 <_sbrk_r>
 8003a50:	1c43      	adds	r3, r0, #1
 8003a52:	d126      	bne.n	8003aa2 <_malloc_r+0x96>
 8003a54:	230c      	movs	r3, #12
 8003a56:	6033      	str	r3, [r6, #0]
 8003a58:	4630      	mov	r0, r6
 8003a5a:	f000 f86c 	bl	8003b36 <__malloc_unlock>
 8003a5e:	e7e4      	b.n	8003a2a <_malloc_r+0x1e>
 8003a60:	680b      	ldr	r3, [r1, #0]
 8003a62:	1b5b      	subs	r3, r3, r5
 8003a64:	d41a      	bmi.n	8003a9c <_malloc_r+0x90>
 8003a66:	2b0b      	cmp	r3, #11
 8003a68:	d90f      	bls.n	8003a8a <_malloc_r+0x7e>
 8003a6a:	600b      	str	r3, [r1, #0]
 8003a6c:	50cd      	str	r5, [r1, r3]
 8003a6e:	18cc      	adds	r4, r1, r3
 8003a70:	4630      	mov	r0, r6
 8003a72:	f000 f860 	bl	8003b36 <__malloc_unlock>
 8003a76:	f104 000b 	add.w	r0, r4, #11
 8003a7a:	1d23      	adds	r3, r4, #4
 8003a7c:	f020 0007 	bic.w	r0, r0, #7
 8003a80:	1ac3      	subs	r3, r0, r3
 8003a82:	d01b      	beq.n	8003abc <_malloc_r+0xb0>
 8003a84:	425a      	negs	r2, r3
 8003a86:	50e2      	str	r2, [r4, r3]
 8003a88:	bd70      	pop	{r4, r5, r6, pc}
 8003a8a:	428c      	cmp	r4, r1
 8003a8c:	bf0d      	iteet	eq
 8003a8e:	6863      	ldreq	r3, [r4, #4]
 8003a90:	684b      	ldrne	r3, [r1, #4]
 8003a92:	6063      	strne	r3, [r4, #4]
 8003a94:	6013      	streq	r3, [r2, #0]
 8003a96:	bf18      	it	ne
 8003a98:	460c      	movne	r4, r1
 8003a9a:	e7e9      	b.n	8003a70 <_malloc_r+0x64>
 8003a9c:	460c      	mov	r4, r1
 8003a9e:	6849      	ldr	r1, [r1, #4]
 8003aa0:	e7ca      	b.n	8003a38 <_malloc_r+0x2c>
 8003aa2:	1cc4      	adds	r4, r0, #3
 8003aa4:	f024 0403 	bic.w	r4, r4, #3
 8003aa8:	42a0      	cmp	r0, r4
 8003aaa:	d005      	beq.n	8003ab8 <_malloc_r+0xac>
 8003aac:	1a21      	subs	r1, r4, r0
 8003aae:	4630      	mov	r0, r6
 8003ab0:	f000 f830 	bl	8003b14 <_sbrk_r>
 8003ab4:	3001      	adds	r0, #1
 8003ab6:	d0cd      	beq.n	8003a54 <_malloc_r+0x48>
 8003ab8:	6025      	str	r5, [r4, #0]
 8003aba:	e7d9      	b.n	8003a70 <_malloc_r+0x64>
 8003abc:	bd70      	pop	{r4, r5, r6, pc}
 8003abe:	bf00      	nop
 8003ac0:	2000008c 	.word	0x2000008c
 8003ac4:	20000090 	.word	0x20000090

08003ac8 <_realloc_r>:
 8003ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003aca:	4607      	mov	r7, r0
 8003acc:	4614      	mov	r4, r2
 8003ace:	460e      	mov	r6, r1
 8003ad0:	b921      	cbnz	r1, 8003adc <_realloc_r+0x14>
 8003ad2:	4611      	mov	r1, r2
 8003ad4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003ad8:	f7ff bf98 	b.w	8003a0c <_malloc_r>
 8003adc:	b922      	cbnz	r2, 8003ae8 <_realloc_r+0x20>
 8003ade:	f7ff ff47 	bl	8003970 <_free_r>
 8003ae2:	4625      	mov	r5, r4
 8003ae4:	4628      	mov	r0, r5
 8003ae6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ae8:	f000 f826 	bl	8003b38 <_malloc_usable_size_r>
 8003aec:	4284      	cmp	r4, r0
 8003aee:	d90f      	bls.n	8003b10 <_realloc_r+0x48>
 8003af0:	4621      	mov	r1, r4
 8003af2:	4638      	mov	r0, r7
 8003af4:	f7ff ff8a 	bl	8003a0c <_malloc_r>
 8003af8:	4605      	mov	r5, r0
 8003afa:	2800      	cmp	r0, #0
 8003afc:	d0f2      	beq.n	8003ae4 <_realloc_r+0x1c>
 8003afe:	4631      	mov	r1, r6
 8003b00:	4622      	mov	r2, r4
 8003b02:	f7ff ff0f 	bl	8003924 <memcpy>
 8003b06:	4631      	mov	r1, r6
 8003b08:	4638      	mov	r0, r7
 8003b0a:	f7ff ff31 	bl	8003970 <_free_r>
 8003b0e:	e7e9      	b.n	8003ae4 <_realloc_r+0x1c>
 8003b10:	4635      	mov	r5, r6
 8003b12:	e7e7      	b.n	8003ae4 <_realloc_r+0x1c>

08003b14 <_sbrk_r>:
 8003b14:	b538      	push	{r3, r4, r5, lr}
 8003b16:	4c06      	ldr	r4, [pc, #24]	; (8003b30 <_sbrk_r+0x1c>)
 8003b18:	2300      	movs	r3, #0
 8003b1a:	4605      	mov	r5, r0
 8003b1c:	4608      	mov	r0, r1
 8003b1e:	6023      	str	r3, [r4, #0]
 8003b20:	f000 f814 	bl	8003b4c <_sbrk>
 8003b24:	1c43      	adds	r3, r0, #1
 8003b26:	d102      	bne.n	8003b2e <_sbrk_r+0x1a>
 8003b28:	6823      	ldr	r3, [r4, #0]
 8003b2a:	b103      	cbz	r3, 8003b2e <_sbrk_r+0x1a>
 8003b2c:	602b      	str	r3, [r5, #0]
 8003b2e:	bd38      	pop	{r3, r4, r5, pc}
 8003b30:	20000178 	.word	0x20000178

08003b34 <__malloc_lock>:
 8003b34:	4770      	bx	lr

08003b36 <__malloc_unlock>:
 8003b36:	4770      	bx	lr

08003b38 <_malloc_usable_size_r>:
 8003b38:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8003b3c:	2800      	cmp	r0, #0
 8003b3e:	f1a0 0004 	sub.w	r0, r0, #4
 8003b42:	bfbc      	itt	lt
 8003b44:	580b      	ldrlt	r3, [r1, r0]
 8003b46:	18c0      	addlt	r0, r0, r3
 8003b48:	4770      	bx	lr
	...

08003b4c <_sbrk>:
 8003b4c:	4b04      	ldr	r3, [pc, #16]	; (8003b60 <_sbrk+0x14>)
 8003b4e:	6819      	ldr	r1, [r3, #0]
 8003b50:	4602      	mov	r2, r0
 8003b52:	b909      	cbnz	r1, 8003b58 <_sbrk+0xc>
 8003b54:	4903      	ldr	r1, [pc, #12]	; (8003b64 <_sbrk+0x18>)
 8003b56:	6019      	str	r1, [r3, #0]
 8003b58:	6818      	ldr	r0, [r3, #0]
 8003b5a:	4402      	add	r2, r0
 8003b5c:	601a      	str	r2, [r3, #0]
 8003b5e:	4770      	bx	lr
 8003b60:	20000094 	.word	0x20000094
 8003b64:	2000017c 	.word	0x2000017c

08003b68 <_init>:
 8003b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b6a:	bf00      	nop
 8003b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b6e:	bc08      	pop	{r3}
 8003b70:	469e      	mov	lr, r3
 8003b72:	4770      	bx	lr

08003b74 <_fini>:
 8003b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b76:	bf00      	nop
 8003b78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003b7a:	bc08      	pop	{r3}
 8003b7c:	469e      	mov	lr, r3
 8003b7e:	4770      	bx	lr
