============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  05:02:30 pm
  Module:                 INTER_2
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance                Module          Cells  Cell Area  Net Area   Total Area 
---------------------------------------------------------------------------------------
INTER_2                                        15386      86625     32676       119302 
  gen_filter[32].U_S0 filter_2_bit_width10_32    428       2251       845         3095 
  gen_filter[0].U_S0  filter_2_bit_width10       428       2251       845         3095 
  gen_filter[31].U_S0 filter_2_bit_width10_31    427       2251       838         3088 
  gen_filter[30].U_S0 filter_2_bit_width10_30    427       2251       838         3088 
  gen_filter[29].U_S0 filter_2_bit_width10_29    427       2251       838         3088 
  gen_filter[28].U_S0 filter_2_bit_width10_28    427       2251       838         3088 
  gen_filter[27].U_S0 filter_2_bit_width10_27    427       2251       838         3088 
  gen_filter[26].U_S0 filter_2_bit_width10_26    427       2251       838         3088 
  gen_filter[25].U_S0 filter_2_bit_width10_25    427       2251       838         3088 
  gen_filter[24].U_S0 filter_2_bit_width10_24    427       2251       838         3088 
  gen_filter[23].U_S0 filter_2_bit_width10_23    427       2251       838         3088 
  gen_filter[22].U_S0 filter_2_bit_width10_22    427       2251       838         3088 
  gen_filter[21].U_S0 filter_2_bit_width10_21    427       2251       838         3088 
  gen_filter[20].U_S0 filter_2_bit_width10_20    427       2251       838         3088 
  gen_filter[19].U_S0 filter_2_bit_width10_19    427       2251       838         3088 
  gen_filter[18].U_S0 filter_2_bit_width10_18    427       2251       838         3088 
  gen_filter[17].U_S0 filter_2_bit_width10_17    427       2251       838         3088 
  gen_filter[16].U_S0 filter_2_bit_width10_16    427       2251       838         3088 
  gen_filter[15].U_S0 filter_2_bit_width10_15    427       2251       838         3088 
  gen_filter[14].U_S0 filter_2_bit_width10_14    427       2251       838         3088 
  gen_filter[13].U_S0 filter_2_bit_width10_13    427       2251       838         3088 
  gen_filter[12].U_S0 filter_2_bit_width10_12    427       2251       838         3088 
  gen_filter[11].U_S0 filter_2_bit_width10_11    427       2251       838         3088 
  gen_filter[10].U_S0 filter_2_bit_width10_10    427       2251       838         3088 
  gen_filter[9].U_S0  filter_2_bit_width10_9     427       2251       838         3088 
  gen_filter[8].U_S0  filter_2_bit_width10_8     427       2251       838         3088 
  gen_filter[7].U_S0  filter_2_bit_width10_7     427       2251       838         3088 
  gen_filter[6].U_S0  filter_2_bit_width10_6     427       2251       838         3088 
  gen_filter[5].U_S0  filter_2_bit_width10_5     427       2251       838         3088 
  gen_filter[4].U_S0  filter_2_bit_width10_4     427       2251       838         3088 
  gen_filter[3].U_S0  filter_2_bit_width10_3     427       2251       838         3088 
  gen_filter[2].U_S0  filter_2_bit_width10_2     427       2251       838         3088 
  gen_filter[1].U_S0  filter_2_bit_width10_1     427       2251       838         3088 
