<stg><name>infer_Pipeline_VITIS_LOOP_128_6_VITIS_LOOP_130_7</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %add751727 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add751727"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="15" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten12"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="15" op_1_bw="15">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i15 0, i15 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i8 0, i8 %i_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i8 0, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 0, i32 %add751727

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc76

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
for.inc76:0 %indvar_flatten12_load = load i15 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="indvar_flatten12_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc76:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc76:2 %icmp_ln128 = icmp_eq  i15 %indvar_flatten12_load, i15 17024

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc76:3 %add_ln128_1 = add i15 %indvar_flatten12_load, i15 1

]]></Node>
<StgValue><ssdm name="add_ln128_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc76:4 %br_ln128 = br i1 %icmp_ln128, void %for.inc84, void %for.inc.i49.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc84:1 %j_load = load i8 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc84:2 %i_3_load = load i8 %i_3

]]></Node>
<StgValue><ssdm name="i_3_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc84:3 %add_ln128 = add i8 %i_3_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln128"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc84:6 %icmp_ln130 = icmp_eq  i8 %j_load, i8 133

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc84:7 %select_ln128 = select i1 %icmp_ln130, i8 0, i8 %j_load

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc84:9 %select_ln128_2 = select i1 %icmp_ln130, i8 %add_ln128, i8 %i_3_load

]]></Node>
<StgValue><ssdm name="select_ln128_2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="15" op_0_bw="8">
<![CDATA[
for.inc84:11 %select_ln128_2_cast = zext i8 %select_ln128_2

]]></Node>
<StgValue><ssdm name="select_ln128_2_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc84:12 %mul_ln131 = mul i15 %select_ln128_2_cast, i15 133

]]></Node>
<StgValue><ssdm name="mul_ln131"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="8">
<![CDATA[
for.inc84:14 %j_3_cast = zext i8 %select_ln128

]]></Node>
<StgValue><ssdm name="j_3_cast"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84:21 %vec_i_addr = getelementptr i32 %vec_i, i64 0, i64 %j_3_cast

]]></Node>
<StgValue><ssdm name="vec_i_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="8">
<![CDATA[
for.inc84:22 %vec_i_load = load i8 %vec_i_addr

]]></Node>
<StgValue><ssdm name="vec_i_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc84:25 %add_ln130 = add i8 %select_ln128, i8 1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc84:26 %ifzero6 = icmp_eq  i8 %add_ln130, i8 133

]]></Node>
<StgValue><ssdm name="ifzero6"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc84:27 %br_ln130 = br i1 %ifzero6, void %ifFalse5, void %ifTrue4

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="15" op_1_bw="15" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse5:0 %store_ln128 = store i15 %add_ln128_1, i15 %indvar_flatten12

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse5:1 %store_ln128 = store i8 %select_ln128_2, i8 %i_3

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse5:2 %store_ln130 = store i8 %add_ln130, i8 %j

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="53" st_id="2" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc84:12 %mul_ln131 = mul i15 %select_ln128_2_cast, i15 133

]]></Node>
<StgValue><ssdm name="mul_ln131"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="8">
<![CDATA[
for.inc84:22 %vec_i_load = load i8 %vec_i_addr

]]></Node>
<StgValue><ssdm name="vec_i_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="55" st_id="3" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc84:12 %mul_ln131 = mul i15 %select_ln128_2_cast, i15 133

]]></Node>
<StgValue><ssdm name="mul_ln131"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="15" op_0_bw="8">
<![CDATA[
for.inc84:15 %zext_ln131 = zext i8 %select_ln128

]]></Node>
<StgValue><ssdm name="zext_ln131"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc84:16 %add_ln131 = add i15 %mul_ln131, i15 %zext_ln131

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="58" st_id="4" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
for.inc84:16 %add_ln131 = add i15 %mul_ln131, i15 %zext_ln131

]]></Node>
<StgValue><ssdm name="add_ln131"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="15">
<![CDATA[
for.inc84:17 %zext_ln131_1 = zext i15 %add_ln131

]]></Node>
<StgValue><ssdm name="zext_ln131_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc84:18 %Weight0_i_addr = getelementptr i32 %Weight0_i, i64 0, i64 %zext_ln131_1

]]></Node>
<StgValue><ssdm name="Weight0_i_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="15">
<![CDATA[
for.inc84:20 %Weight0_i_load = load i15 %Weight0_i_addr

]]></Node>
<StgValue><ssdm name="Weight0_i_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="62" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="15">
<![CDATA[
for.inc84:20 %Weight0_i_load = load i15 %Weight0_i_addr

]]></Node>
<StgValue><ssdm name="Weight0_i_load"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:23 %mul2 = fmul i32 %Weight0_i_load, i32 %vec_i_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="64" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:23 %mul2 = fmul i32 %Weight0_i_load, i32 %vec_i_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="65" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:23 %mul2 = fmul i32 %Weight0_i_load, i32 %vec_i_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="66" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:23 %mul2 = fmul i32 %Weight0_i_load, i32 %vec_i_load

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc84:0 %add751727_load = load i32 %add751727

]]></Node>
<StgValue><ssdm name="add751727_load"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc84:8 %select_ln128_1 = select i1 %icmp_ln130, i32 0, i32 %add751727_load

]]></Node>
<StgValue><ssdm name="select_ln128_1"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="8">
<![CDATA[
for.inc84:10 %zext_ln128 = zext i8 %select_ln128_2

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:24 %add4 = fadd i32 %select_ln128_1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue4:0 %Bias0_i_addr = getelementptr i32 %Bias0_i, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="Bias0_i_addr"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
ifTrue4:1 %Bias0_i_load = load i7 %Bias0_i_addr

]]></Node>
<StgValue><ssdm name="Bias0_i_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="73" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:24 %add4 = fadd i32 %select_ln128_1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="7">
<![CDATA[
ifTrue4:1 %Bias0_i_load = load i7 %Bias0_i_addr

]]></Node>
<StgValue><ssdm name="Bias0_i_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="75" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:24 %add4 = fadd i32 %select_ln128_1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="76" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:24 %add4 = fadd i32 %select_ln128_1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="77" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc84:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_128_6_VITIS_LOOP_130_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc84:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17024, i64 17024, i64 17024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc84:13 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc84:19 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc84:24 %add4 = fadd i32 %select_ln128_1, i32 %mul2

]]></Node>
<StgValue><ssdm name="add4"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
ifFalse5:3 %store_ln131 = store i32 %add4, i32 %add751727

]]></Node>
<StgValue><ssdm name="store_ln131"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
ifFalse5:4 %br_ln0 = br void %for.inc76

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="84" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue4:2 %add3 = fadd i32 %add4, i32 %Bias0_i_load

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="85" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue4:2 %add3 = fadd i32 %add4, i32 %Bias0_i_load

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0">
<![CDATA[
for.inc.i49.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="86" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue4:2 %add3 = fadd i32 %add4, i32 %Bias0_i_load

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="87" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue4:2 %add3 = fadd i32 %add4, i32 %Bias0_i_load

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="88" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue4:2 %add3 = fadd i32 %add4, i32 %Bias0_i_load

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="89" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
ifTrue4:3 %vec_tmp_addr = getelementptr i32 %vec_tmp, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="vec_tmp_addr"/></StgValue>
</operation>

<operation id="90" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
ifTrue4:4 %store_ln133 = store i32 %add3, i7 %vec_tmp_addr

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="91" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="ifzero6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
ifTrue4:5 %br_ln0 = br void %ifFalse5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="153" name="vec_i" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="vec_i"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="vec_tmp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="vec_tmp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="Weight0_i" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="Weight0_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="156" name="Bias0_i" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="Bias0_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="158" from="StgValue_157" to="add751727" fromId="157" toId="22">
</dataflow>
<dataflow id="159" from="StgValue_157" to="j" fromId="157" toId="23">
</dataflow>
<dataflow id="160" from="StgValue_157" to="i_3" fromId="157" toId="24">
</dataflow>
<dataflow id="161" from="StgValue_157" to="indvar_flatten12" fromId="157" toId="25">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln0" fromId="162" toId="26">
</dataflow>
<dataflow id="164" from="indvar_flatten12" to="store_ln0" fromId="25" toId="26">
</dataflow>
<dataflow id="166" from="StgValue_165" to="store_ln0" fromId="165" toId="27">
</dataflow>
<dataflow id="167" from="i_3" to="store_ln0" fromId="24" toId="27">
</dataflow>
<dataflow id="168" from="StgValue_165" to="store_ln0" fromId="165" toId="28">
</dataflow>
<dataflow id="169" from="j" to="store_ln0" fromId="23" toId="28">
</dataflow>
<dataflow id="171" from="StgValue_170" to="store_ln0" fromId="170" toId="29">
</dataflow>
<dataflow id="172" from="add751727" to="store_ln0" fromId="22" toId="29">
</dataflow>
<dataflow id="173" from="indvar_flatten12" to="indvar_flatten12_load" fromId="25" toId="31">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="174" toId="32">
</dataflow>
<dataflow id="177" from="StgValue_176" to="specpipeline_ln0" fromId="176" toId="32">
</dataflow>
<dataflow id="179" from="StgValue_178" to="specpipeline_ln0" fromId="178" toId="32">
</dataflow>
<dataflow id="180" from="StgValue_157" to="specpipeline_ln0" fromId="157" toId="32">
</dataflow>
<dataflow id="181" from="StgValue_178" to="specpipeline_ln0" fromId="178" toId="32">
</dataflow>
<dataflow id="183" from="p_str" to="specpipeline_ln0" fromId="182" toId="32">
</dataflow>
<dataflow id="184" from="indvar_flatten12_load" to="icmp_ln128" fromId="31" toId="33">
</dataflow>
<dataflow id="186" from="StgValue_185" to="icmp_ln128" fromId="185" toId="33">
</dataflow>
<dataflow id="187" from="indvar_flatten12_load" to="add_ln128_1" fromId="31" toId="34">
</dataflow>
<dataflow id="189" from="StgValue_188" to="add_ln128_1" fromId="188" toId="34">
</dataflow>
<dataflow id="190" from="icmp_ln128" to="br_ln128" fromId="33" toId="35">
</dataflow>
<dataflow id="191" from="j" to="j_load" fromId="23" toId="36">
</dataflow>
<dataflow id="192" from="i_3" to="i_3_load" fromId="24" toId="37">
</dataflow>
<dataflow id="193" from="i_3_load" to="add_ln128" fromId="37" toId="38">
</dataflow>
<dataflow id="195" from="StgValue_194" to="add_ln128" fromId="194" toId="38">
</dataflow>
<dataflow id="196" from="j_load" to="icmp_ln130" fromId="36" toId="39">
</dataflow>
<dataflow id="198" from="StgValue_197" to="icmp_ln130" fromId="197" toId="39">
</dataflow>
<dataflow id="199" from="icmp_ln130" to="select_ln128" fromId="39" toId="40">
</dataflow>
<dataflow id="200" from="StgValue_165" to="select_ln128" fromId="165" toId="40">
</dataflow>
<dataflow id="201" from="j_load" to="select_ln128" fromId="36" toId="40">
</dataflow>
<dataflow id="202" from="icmp_ln130" to="select_ln128_2" fromId="39" toId="41">
</dataflow>
<dataflow id="203" from="add_ln128" to="select_ln128_2" fromId="38" toId="41">
</dataflow>
<dataflow id="204" from="i_3_load" to="select_ln128_2" fromId="37" toId="41">
</dataflow>
<dataflow id="205" from="select_ln128_2" to="select_ln128_2_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="206" from="select_ln128_2_cast" to="mul_ln131" fromId="42" toId="43">
</dataflow>
<dataflow id="208" from="StgValue_207" to="mul_ln131" fromId="207" toId="43">
</dataflow>
<dataflow id="209" from="select_ln128" to="j_3_cast" fromId="40" toId="44">
</dataflow>
<dataflow id="210" from="vec_i" to="vec_i_addr" fromId="153" toId="45">
</dataflow>
<dataflow id="212" from="StgValue_211" to="vec_i_addr" fromId="211" toId="45">
</dataflow>
<dataflow id="213" from="j_3_cast" to="vec_i_addr" fromId="44" toId="45">
</dataflow>
<dataflow id="214" from="vec_i_addr" to="vec_i_load" fromId="45" toId="46">
</dataflow>
<dataflow id="215" from="select_ln128" to="add_ln130" fromId="40" toId="47">
</dataflow>
<dataflow id="216" from="StgValue_194" to="add_ln130" fromId="194" toId="47">
</dataflow>
<dataflow id="217" from="add_ln130" to="ifzero6" fromId="47" toId="48">
</dataflow>
<dataflow id="218" from="StgValue_197" to="ifzero6" fromId="197" toId="48">
</dataflow>
<dataflow id="219" from="ifzero6" to="br_ln130" fromId="48" toId="49">
</dataflow>
<dataflow id="220" from="add_ln128_1" to="store_ln128" fromId="34" toId="50">
</dataflow>
<dataflow id="221" from="indvar_flatten12" to="store_ln128" fromId="25" toId="50">
</dataflow>
<dataflow id="222" from="select_ln128_2" to="store_ln128" fromId="41" toId="51">
</dataflow>
<dataflow id="223" from="i_3" to="store_ln128" fromId="24" toId="51">
</dataflow>
<dataflow id="224" from="add_ln130" to="store_ln130" fromId="47" toId="52">
</dataflow>
<dataflow id="225" from="j" to="store_ln130" fromId="23" toId="52">
</dataflow>
<dataflow id="226" from="select_ln128_2_cast" to="mul_ln131" fromId="42" toId="53">
</dataflow>
<dataflow id="227" from="StgValue_207" to="mul_ln131" fromId="207" toId="53">
</dataflow>
<dataflow id="228" from="vec_i_addr" to="vec_i_load" fromId="45" toId="54">
</dataflow>
<dataflow id="229" from="select_ln128_2_cast" to="mul_ln131" fromId="42" toId="55">
</dataflow>
<dataflow id="230" from="StgValue_207" to="mul_ln131" fromId="207" toId="55">
</dataflow>
<dataflow id="231" from="select_ln128" to="zext_ln131" fromId="40" toId="56">
</dataflow>
<dataflow id="232" from="mul_ln131" to="add_ln131" fromId="55" toId="57">
</dataflow>
<dataflow id="233" from="zext_ln131" to="add_ln131" fromId="56" toId="57">
</dataflow>
<dataflow id="234" from="mul_ln131" to="add_ln131" fromId="55" toId="58">
</dataflow>
<dataflow id="235" from="zext_ln131" to="add_ln131" fromId="56" toId="58">
</dataflow>
<dataflow id="236" from="add_ln131" to="zext_ln131_1" fromId="58" toId="59">
</dataflow>
<dataflow id="237" from="Weight0_i" to="Weight0_i_addr" fromId="155" toId="60">
</dataflow>
<dataflow id="238" from="StgValue_211" to="Weight0_i_addr" fromId="211" toId="60">
</dataflow>
<dataflow id="239" from="zext_ln131_1" to="Weight0_i_addr" fromId="59" toId="60">
</dataflow>
<dataflow id="240" from="Weight0_i_addr" to="Weight0_i_load" fromId="60" toId="61">
</dataflow>
<dataflow id="241" from="Weight0_i_addr" to="Weight0_i_load" fromId="60" toId="62">
</dataflow>
<dataflow id="242" from="Weight0_i_load" to="mul2" fromId="62" toId="63">
</dataflow>
<dataflow id="243" from="vec_i_load" to="mul2" fromId="54" toId="63">
</dataflow>
<dataflow id="244" from="Weight0_i_load" to="mul2" fromId="62" toId="64">
</dataflow>
<dataflow id="245" from="vec_i_load" to="mul2" fromId="54" toId="64">
</dataflow>
<dataflow id="246" from="Weight0_i_load" to="mul2" fromId="62" toId="65">
</dataflow>
<dataflow id="247" from="vec_i_load" to="mul2" fromId="54" toId="65">
</dataflow>
<dataflow id="248" from="Weight0_i_load" to="mul2" fromId="62" toId="66">
</dataflow>
<dataflow id="249" from="vec_i_load" to="mul2" fromId="54" toId="66">
</dataflow>
<dataflow id="250" from="add751727" to="add751727_load" fromId="22" toId="67">
</dataflow>
<dataflow id="251" from="icmp_ln130" to="select_ln128_1" fromId="39" toId="68">
</dataflow>
<dataflow id="252" from="StgValue_170" to="select_ln128_1" fromId="170" toId="68">
</dataflow>
<dataflow id="253" from="add751727_load" to="select_ln128_1" fromId="67" toId="68">
</dataflow>
<dataflow id="254" from="select_ln128_2" to="zext_ln128" fromId="41" toId="69">
</dataflow>
<dataflow id="255" from="select_ln128_1" to="add4" fromId="68" toId="70">
</dataflow>
<dataflow id="256" from="mul2" to="add4" fromId="66" toId="70">
</dataflow>
<dataflow id="257" from="Bias0_i" to="Bias0_i_addr" fromId="156" toId="71">
</dataflow>
<dataflow id="258" from="StgValue_211" to="Bias0_i_addr" fromId="211" toId="71">
</dataflow>
<dataflow id="259" from="zext_ln128" to="Bias0_i_addr" fromId="69" toId="71">
</dataflow>
<dataflow id="260" from="Bias0_i_addr" to="Bias0_i_load" fromId="71" toId="72">
</dataflow>
<dataflow id="261" from="select_ln128_1" to="add4" fromId="68" toId="73">
</dataflow>
<dataflow id="262" from="mul2" to="add4" fromId="66" toId="73">
</dataflow>
<dataflow id="263" from="Bias0_i_addr" to="Bias0_i_load" fromId="71" toId="74">
</dataflow>
<dataflow id="264" from="select_ln128_1" to="add4" fromId="68" toId="75">
</dataflow>
<dataflow id="265" from="mul2" to="add4" fromId="66" toId="75">
</dataflow>
<dataflow id="266" from="select_ln128_1" to="add4" fromId="68" toId="76">
</dataflow>
<dataflow id="267" from="mul2" to="add4" fromId="66" toId="76">
</dataflow>
<dataflow id="269" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="268" toId="77">
</dataflow>
<dataflow id="271" from="VITIS_LOOP_128_6_VITIS_LOOP_130_7_str" to="specloopname_ln0" fromId="270" toId="77">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="272" toId="78">
</dataflow>
<dataflow id="275" from="StgValue_274" to="speclooptripcount_ln0" fromId="274" toId="78">
</dataflow>
<dataflow id="276" from="StgValue_274" to="speclooptripcount_ln0" fromId="274" toId="78">
</dataflow>
<dataflow id="277" from="StgValue_274" to="speclooptripcount_ln0" fromId="274" toId="78">
</dataflow>
<dataflow id="278" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="174" toId="79">
</dataflow>
<dataflow id="279" from="StgValue_176" to="specpipeline_ln0" fromId="176" toId="79">
</dataflow>
<dataflow id="280" from="StgValue_178" to="specpipeline_ln0" fromId="178" toId="79">
</dataflow>
<dataflow id="281" from="StgValue_157" to="specpipeline_ln0" fromId="157" toId="79">
</dataflow>
<dataflow id="282" from="StgValue_178" to="specpipeline_ln0" fromId="178" toId="79">
</dataflow>
<dataflow id="283" from="p_str" to="specpipeline_ln0" fromId="182" toId="79">
</dataflow>
<dataflow id="284" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="268" toId="80">
</dataflow>
<dataflow id="286" from="empty" to="specloopname_ln130" fromId="285" toId="80">
</dataflow>
<dataflow id="287" from="select_ln128_1" to="add4" fromId="68" toId="81">
</dataflow>
<dataflow id="288" from="mul2" to="add4" fromId="66" toId="81">
</dataflow>
<dataflow id="289" from="add4" to="store_ln131" fromId="81" toId="82">
</dataflow>
<dataflow id="290" from="add751727" to="store_ln131" fromId="22" toId="82">
</dataflow>
<dataflow id="291" from="add4" to="add3" fromId="81" toId="84">
</dataflow>
<dataflow id="292" from="Bias0_i_load" to="add3" fromId="74" toId="84">
</dataflow>
<dataflow id="293" from="add4" to="add3" fromId="81" toId="85">
</dataflow>
<dataflow id="294" from="Bias0_i_load" to="add3" fromId="74" toId="85">
</dataflow>
<dataflow id="295" from="add4" to="add3" fromId="81" toId="86">
</dataflow>
<dataflow id="296" from="Bias0_i_load" to="add3" fromId="74" toId="86">
</dataflow>
<dataflow id="297" from="add4" to="add3" fromId="81" toId="87">
</dataflow>
<dataflow id="298" from="Bias0_i_load" to="add3" fromId="74" toId="87">
</dataflow>
<dataflow id="299" from="add4" to="add3" fromId="81" toId="88">
</dataflow>
<dataflow id="300" from="Bias0_i_load" to="add3" fromId="74" toId="88">
</dataflow>
<dataflow id="301" from="vec_tmp" to="vec_tmp_addr" fromId="154" toId="89">
</dataflow>
<dataflow id="302" from="StgValue_211" to="vec_tmp_addr" fromId="211" toId="89">
</dataflow>
<dataflow id="303" from="zext_ln128" to="vec_tmp_addr" fromId="69" toId="89">
</dataflow>
<dataflow id="304" from="add3" to="store_ln133" fromId="88" toId="90">
</dataflow>
<dataflow id="305" from="vec_tmp_addr" to="store_ln133" fromId="89" toId="90">
</dataflow>
<dataflow id="306" from="icmp_ln128" to="StgValue_2" fromId="33" toId="2">
</dataflow>
<dataflow id="307" from="icmp_ln128" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="308" from="icmp_ln128" to="StgValue_4" fromId="33" toId="4">
</dataflow>
<dataflow id="309" from="icmp_ln128" to="StgValue_5" fromId="33" toId="5">
</dataflow>
<dataflow id="310" from="icmp_ln130" to="StgValue_10" fromId="39" toId="10">
</dataflow>
<dataflow id="311" from="ifzero6" to="StgValue_10" fromId="48" toId="10">
</dataflow>
<dataflow id="312" from="ifzero6" to="StgValue_11" fromId="48" toId="11">
</dataflow>
<dataflow id="313" from="ifzero6" to="StgValue_15" fromId="48" toId="15">
</dataflow>
<dataflow id="314" from="ifzero6" to="StgValue_16" fromId="48" toId="16">
</dataflow>
<dataflow id="315" from="ifzero6" to="StgValue_17" fromId="48" toId="17">
</dataflow>
<dataflow id="316" from="ifzero6" to="StgValue_18" fromId="48" toId="18">
</dataflow>
<dataflow id="317" from="ifzero6" to="StgValue_19" fromId="48" toId="19">
</dataflow>
<dataflow id="318" from="ifzero6" to="StgValue_20" fromId="48" toId="20">
</dataflow>
<dataflow id="319" from="icmp_ln128" to="StgValue_16" fromId="33" toId="16">
</dataflow>
</dataflows>


</stg>
