;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Klok
Klok__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Klok__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Klok__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Klok__CFG2_SRC_SEL_MASK EQU 0x07
Klok__INDEX EQU 0x00
Klok__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Klok__PM_ACT_MSK EQU 0x01
Klok__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Klok__PM_STBY_MSK EQU 0x01

; Rx_RCX
Rx_RCX__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Rx_RCX__0__MASK EQU 0x01
Rx_RCX__0__PC EQU CYREG_PRT6_PC0
Rx_RCX__0__PORT EQU 6
Rx_RCX__0__SHIFT EQU 0
Rx_RCX__AG EQU CYREG_PRT6_AG
Rx_RCX__AMUX EQU CYREG_PRT6_AMUX
Rx_RCX__BIE EQU CYREG_PRT6_BIE
Rx_RCX__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_RCX__BYP EQU CYREG_PRT6_BYP
Rx_RCX__CTL EQU CYREG_PRT6_CTL
Rx_RCX__DM0 EQU CYREG_PRT6_DM0
Rx_RCX__DM1 EQU CYREG_PRT6_DM1
Rx_RCX__DM2 EQU CYREG_PRT6_DM2
Rx_RCX__DR EQU CYREG_PRT6_DR
Rx_RCX__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_RCX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_RCX__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_RCX__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_RCX__MASK EQU 0x01
Rx_RCX__PORT EQU 6
Rx_RCX__PRT EQU CYREG_PRT6_PRT
Rx_RCX__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_RCX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_RCX__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_RCX__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_RCX__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_RCX__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_RCX__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_RCX__PS EQU CYREG_PRT6_PS
Rx_RCX__SHIFT EQU 0
Rx_RCX__SLW EQU CYREG_PRT6_SLW

; Rx_TRX
Rx_TRX__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
Rx_TRX__0__MASK EQU 0x40
Rx_TRX__0__PC EQU CYREG_PRT6_PC6
Rx_TRX__0__PORT EQU 6
Rx_TRX__0__SHIFT EQU 6
Rx_TRX__AG EQU CYREG_PRT6_AG
Rx_TRX__AMUX EQU CYREG_PRT6_AMUX
Rx_TRX__BIE EQU CYREG_PRT6_BIE
Rx_TRX__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Rx_TRX__BYP EQU CYREG_PRT6_BYP
Rx_TRX__CTL EQU CYREG_PRT6_CTL
Rx_TRX__DM0 EQU CYREG_PRT6_DM0
Rx_TRX__DM1 EQU CYREG_PRT6_DM1
Rx_TRX__DM2 EQU CYREG_PRT6_DM2
Rx_TRX__DR EQU CYREG_PRT6_DR
Rx_TRX__INP_DIS EQU CYREG_PRT6_INP_DIS
Rx_TRX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Rx_TRX__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Rx_TRX__LCD_EN EQU CYREG_PRT6_LCD_EN
Rx_TRX__MASK EQU 0x40
Rx_TRX__PORT EQU 6
Rx_TRX__PRT EQU CYREG_PRT6_PRT
Rx_TRX__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Rx_TRX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Rx_TRX__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Rx_TRX__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Rx_TRX__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Rx_TRX__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Rx_TRX__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Rx_TRX__PS EQU CYREG_PRT6_PS
Rx_TRX__SHIFT EQU 6
Rx_TRX__SLW EQU CYREG_PRT6_SLW

; Tx_RCX
Tx_RCX__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
Tx_RCX__0__MASK EQU 0x02
Tx_RCX__0__PC EQU CYREG_PRT6_PC1
Tx_RCX__0__PORT EQU 6
Tx_RCX__0__SHIFT EQU 1
Tx_RCX__AG EQU CYREG_PRT6_AG
Tx_RCX__AMUX EQU CYREG_PRT6_AMUX
Tx_RCX__BIE EQU CYREG_PRT6_BIE
Tx_RCX__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_RCX__BYP EQU CYREG_PRT6_BYP
Tx_RCX__CTL EQU CYREG_PRT6_CTL
Tx_RCX__DM0 EQU CYREG_PRT6_DM0
Tx_RCX__DM1 EQU CYREG_PRT6_DM1
Tx_RCX__DM2 EQU CYREG_PRT6_DM2
Tx_RCX__DR EQU CYREG_PRT6_DR
Tx_RCX__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_RCX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_RCX__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_RCX__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_RCX__MASK EQU 0x02
Tx_RCX__PORT EQU 6
Tx_RCX__PRT EQU CYREG_PRT6_PRT
Tx_RCX__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_RCX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_RCX__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_RCX__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_RCX__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_RCX__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_RCX__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_RCX__PS EQU CYREG_PRT6_PS
Tx_RCX__SHIFT EQU 1
Tx_RCX__SLW EQU CYREG_PRT6_SLW

; Tx_TRX
Tx_TRX__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
Tx_TRX__0__MASK EQU 0x80
Tx_TRX__0__PC EQU CYREG_PRT6_PC7
Tx_TRX__0__PORT EQU 6
Tx_TRX__0__SHIFT EQU 7
Tx_TRX__AG EQU CYREG_PRT6_AG
Tx_TRX__AMUX EQU CYREG_PRT6_AMUX
Tx_TRX__BIE EQU CYREG_PRT6_BIE
Tx_TRX__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Tx_TRX__BYP EQU CYREG_PRT6_BYP
Tx_TRX__CTL EQU CYREG_PRT6_CTL
Tx_TRX__DM0 EQU CYREG_PRT6_DM0
Tx_TRX__DM1 EQU CYREG_PRT6_DM1
Tx_TRX__DM2 EQU CYREG_PRT6_DM2
Tx_TRX__DR EQU CYREG_PRT6_DR
Tx_TRX__INP_DIS EQU CYREG_PRT6_INP_DIS
Tx_TRX__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Tx_TRX__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Tx_TRX__LCD_EN EQU CYREG_PRT6_LCD_EN
Tx_TRX__MASK EQU 0x80
Tx_TRX__PORT EQU 6
Tx_TRX__PRT EQU CYREG_PRT6_PRT
Tx_TRX__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Tx_TRX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Tx_TRX__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Tx_TRX__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Tx_TRX__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Tx_TRX__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Tx_TRX__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Tx_TRX__PS EQU CYREG_PRT6_PS
Tx_TRX__SHIFT EQU 7
Tx_TRX__SLW EQU CYREG_PRT6_SLW

; isr_rcx
isr_rcx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rcx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rcx__INTC_MASK EQU 0x01
isr_rcx__INTC_NUMBER EQU 0
isr_rcx__INTC_PRIOR_NUM EQU 7
isr_rcx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_rcx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rcx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; GeenIsr0
GeenIsr0__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
GeenIsr0__0__MASK EQU 0x20
GeenIsr0__0__PC EQU CYREG_PRT5_PC5
GeenIsr0__0__PORT EQU 5
GeenIsr0__0__SHIFT EQU 5
GeenIsr0__AG EQU CYREG_PRT5_AG
GeenIsr0__AMUX EQU CYREG_PRT5_AMUX
GeenIsr0__BIE EQU CYREG_PRT5_BIE
GeenIsr0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GeenIsr0__BYP EQU CYREG_PRT5_BYP
GeenIsr0__CTL EQU CYREG_PRT5_CTL
GeenIsr0__DM0 EQU CYREG_PRT5_DM0
GeenIsr0__DM1 EQU CYREG_PRT5_DM1
GeenIsr0__DM2 EQU CYREG_PRT5_DM2
GeenIsr0__DR EQU CYREG_PRT5_DR
GeenIsr0__INP_DIS EQU CYREG_PRT5_INP_DIS
GeenIsr0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
GeenIsr0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GeenIsr0__LCD_EN EQU CYREG_PRT5_LCD_EN
GeenIsr0__MASK EQU 0x20
GeenIsr0__PORT EQU 5
GeenIsr0__PRT EQU CYREG_PRT5_PRT
GeenIsr0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GeenIsr0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GeenIsr0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GeenIsr0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GeenIsr0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GeenIsr0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GeenIsr0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GeenIsr0__PS EQU CYREG_PRT5_PS
GeenIsr0__SHIFT EQU 5
GeenIsr0__SLW EQU CYREG_PRT5_SLW

; GeenIsr1
GeenIsr1__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
GeenIsr1__0__MASK EQU 0x40
GeenIsr1__0__PC EQU CYREG_PRT5_PC6
GeenIsr1__0__PORT EQU 5
GeenIsr1__0__SHIFT EQU 6
GeenIsr1__AG EQU CYREG_PRT5_AG
GeenIsr1__AMUX EQU CYREG_PRT5_AMUX
GeenIsr1__BIE EQU CYREG_PRT5_BIE
GeenIsr1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GeenIsr1__BYP EQU CYREG_PRT5_BYP
GeenIsr1__CTL EQU CYREG_PRT5_CTL
GeenIsr1__DM0 EQU CYREG_PRT5_DM0
GeenIsr1__DM1 EQU CYREG_PRT5_DM1
GeenIsr1__DM2 EQU CYREG_PRT5_DM2
GeenIsr1__DR EQU CYREG_PRT5_DR
GeenIsr1__INP_DIS EQU CYREG_PRT5_INP_DIS
GeenIsr1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
GeenIsr1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GeenIsr1__LCD_EN EQU CYREG_PRT5_LCD_EN
GeenIsr1__MASK EQU 0x40
GeenIsr1__PORT EQU 5
GeenIsr1__PRT EQU CYREG_PRT5_PRT
GeenIsr1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GeenIsr1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GeenIsr1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GeenIsr1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GeenIsr1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GeenIsr1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GeenIsr1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GeenIsr1__PS EQU CYREG_PRT5_PS
GeenIsr1__SHIFT EQU 6
GeenIsr1__SLW EQU CYREG_PRT5_SLW

; GeenIsr2
GeenIsr2__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
GeenIsr2__0__MASK EQU 0x80
GeenIsr2__0__PC EQU CYREG_PRT5_PC7
GeenIsr2__0__PORT EQU 5
GeenIsr2__0__SHIFT EQU 7
GeenIsr2__AG EQU CYREG_PRT5_AG
GeenIsr2__AMUX EQU CYREG_PRT5_AMUX
GeenIsr2__BIE EQU CYREG_PRT5_BIE
GeenIsr2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GeenIsr2__BYP EQU CYREG_PRT5_BYP
GeenIsr2__CTL EQU CYREG_PRT5_CTL
GeenIsr2__DM0 EQU CYREG_PRT5_DM0
GeenIsr2__DM1 EQU CYREG_PRT5_DM1
GeenIsr2__DM2 EQU CYREG_PRT5_DM2
GeenIsr2__DR EQU CYREG_PRT5_DR
GeenIsr2__INP_DIS EQU CYREG_PRT5_INP_DIS
GeenIsr2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
GeenIsr2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GeenIsr2__LCD_EN EQU CYREG_PRT5_LCD_EN
GeenIsr2__MASK EQU 0x80
GeenIsr2__PORT EQU 5
GeenIsr2__PRT EQU CYREG_PRT5_PRT
GeenIsr2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GeenIsr2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GeenIsr2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GeenIsr2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GeenIsr2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GeenIsr2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GeenIsr2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GeenIsr2__PS EQU CYREG_PRT5_PS
GeenIsr2__SHIFT EQU 7
GeenIsr2__SLW EQU CYREG_PRT5_SLW

; UART_RCX
UART_RCX_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_RCX_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
UART_RCX_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
UART_RCX_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
UART_RCX_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
UART_RCX_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
UART_RCX_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
UART_RCX_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
UART_RCX_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
UART_RCX_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_RCX_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
UART_RCX_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
UART_RCX_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
UART_RCX_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
UART_RCX_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_RCX_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_RCX_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
UART_RCX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_RCX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_RCX_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_RCX_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_RCX_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_RCX_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_RCX_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
UART_RCX_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
UART_RCX_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_RCX_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_RCX_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_RCX_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_RCX_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_RCX_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_RCX_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_RCX_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_RCX_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_RCX_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_RCX_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_RCX_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_RCX_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_RCX_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_RCX_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_RCX_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_RCX_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_RCX_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_RCX_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_RCX_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
UART_RCX_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
UART_RCX_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
UART_RCX_BUART_sRX_RxSts__2__MASK EQU 0x04
UART_RCX_BUART_sRX_RxSts__2__POS EQU 2
UART_RCX_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_RCX_BUART_sRX_RxSts__3__POS EQU 3
UART_RCX_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_RCX_BUART_sRX_RxSts__4__POS EQU 4
UART_RCX_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_RCX_BUART_sRX_RxSts__5__POS EQU 5
UART_RCX_BUART_sRX_RxSts__MASK EQU 0x3C
UART_RCX_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
UART_RCX_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
UART_RCX_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB15_A0
UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB15_A1
UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB15_D0
UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB15_D1
UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB15_F0
UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB15_F1
UART_RCX_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
UART_RCX_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
UART_RCX_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
UART_RCX_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
UART_RCX_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_RCX_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
UART_RCX_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
UART_RCX_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
UART_RCX_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB14_A0
UART_RCX_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB14_A1
UART_RCX_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
UART_RCX_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB14_D0
UART_RCX_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB14_D1
UART_RCX_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_RCX_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
UART_RCX_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB14_F0
UART_RCX_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB14_F1
UART_RCX_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_RCX_BUART_sTX_TxSts__0__POS EQU 0
UART_RCX_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_RCX_BUART_sTX_TxSts__1__POS EQU 1
UART_RCX_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_RCX_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_RCX_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_RCX_BUART_sTX_TxSts__2__POS EQU 2
UART_RCX_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_RCX_BUART_sTX_TxSts__3__POS EQU 3
UART_RCX_BUART_sTX_TxSts__MASK EQU 0x0F
UART_RCX_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_RCX_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_RCX_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_RCX_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_RCX_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_RCX_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_RCX_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_RCX_IntClock__INDEX EQU 0x01
UART_RCX_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_RCX_IntClock__PM_ACT_MSK EQU 0x02
UART_RCX_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_RCX_IntClock__PM_STBY_MSK EQU 0x02

; UART_TRX
UART_TRX_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_TRX_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_TRX_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_TRX_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UART_TRX_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UART_TRX_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_TRX_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_TRX_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UART_TRX_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UART_TRX_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_TRX_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UART_TRX_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_TRX_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
UART_TRX_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UART_TRX_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_TRX_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_TRX_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UART_TRX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_TRX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
UART_TRX_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB08_MSK
UART_TRX_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_TRX_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_TRX_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_TRX_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
UART_TRX_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
UART_TRX_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB08_ST
UART_TRX_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_TRX_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_TRX_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_TRX_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_TRX_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_TRX_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_TRX_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_TRX_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_TRX_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB08_A0
UART_TRX_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB08_A1
UART_TRX_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_TRX_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB08_D0
UART_TRX_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB08_D1
UART_TRX_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_TRX_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_TRX_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB08_F0
UART_TRX_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB08_F1
UART_TRX_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_TRX_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UART_TRX_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_TRX_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_TRX_BUART_sRX_RxSts__2__MASK EQU 0x04
UART_TRX_BUART_sRX_RxSts__2__POS EQU 2
UART_TRX_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_TRX_BUART_sRX_RxSts__3__POS EQU 3
UART_TRX_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_TRX_BUART_sRX_RxSts__4__POS EQU 4
UART_TRX_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_TRX_BUART_sRX_RxSts__5__POS EQU 5
UART_TRX_BUART_sRX_RxSts__MASK EQU 0x3C
UART_TRX_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_TRX_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_TRX_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB08_A0
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB08_A1
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB08_D0
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB08_D1
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB08_F0
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB08_F1
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
UART_TRX_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_TRX_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_TRX_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_TRX_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_TRX_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_TRX_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_TRX_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_TRX_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_TRX_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_TRX_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_TRX_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_TRX_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_TRX_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_TRX_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_TRX_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_TRX_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_TRX_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_TRX_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_TRX_BUART_sTX_TxSts__0__POS EQU 0
UART_TRX_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_TRX_BUART_sTX_TxSts__1__POS EQU 1
UART_TRX_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_TRX_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_TRX_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_TRX_BUART_sTX_TxSts__2__POS EQU 2
UART_TRX_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_TRX_BUART_sTX_TxSts__3__POS EQU 3
UART_TRX_BUART_sTX_TxSts__MASK EQU 0x0F
UART_TRX_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_TRX_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_TRX_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_TRX_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_TRX_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_TRX_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_TRX_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_TRX_IntClock__INDEX EQU 0x02
UART_TRX_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_TRX_IntClock__PM_ACT_MSK EQU 0x04
UART_TRX_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_TRX_IntClock__PM_STBY_MSK EQU 0x04

; LichtLinks
LichtLinks__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LichtLinks__0__MASK EQU 0x02
LichtLinks__0__PC EQU CYREG_PRT2_PC1
LichtLinks__0__PORT EQU 2
LichtLinks__0__SHIFT EQU 1
LichtLinks__AG EQU CYREG_PRT2_AG
LichtLinks__AMUX EQU CYREG_PRT2_AMUX
LichtLinks__BIE EQU CYREG_PRT2_BIE
LichtLinks__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LichtLinks__BYP EQU CYREG_PRT2_BYP
LichtLinks__CTL EQU CYREG_PRT2_CTL
LichtLinks__DM0 EQU CYREG_PRT2_DM0
LichtLinks__DM1 EQU CYREG_PRT2_DM1
LichtLinks__DM2 EQU CYREG_PRT2_DM2
LichtLinks__DR EQU CYREG_PRT2_DR
LichtLinks__INP_DIS EQU CYREG_PRT2_INP_DIS
LichtLinks__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LichtLinks__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LichtLinks__LCD_EN EQU CYREG_PRT2_LCD_EN
LichtLinks__MASK EQU 0x02
LichtLinks__PORT EQU 2
LichtLinks__PRT EQU CYREG_PRT2_PRT
LichtLinks__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LichtLinks__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LichtLinks__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LichtLinks__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LichtLinks__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LichtLinks__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LichtLinks__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LichtLinks__PS EQU CYREG_PRT2_PS
LichtLinks__SHIFT EQU 1
LichtLinks__SLW EQU CYREG_PRT2_SLW

; MotorLinks
MotorLinks__0__INTTYPE EQU CYREG_PICU4_INTTYPE1
MotorLinks__0__MASK EQU 0x02
MotorLinks__0__PC EQU CYREG_PRT4_PC1
MotorLinks__0__PORT EQU 4
MotorLinks__0__SHIFT EQU 1
MotorLinks__AG EQU CYREG_PRT4_AG
MotorLinks__AMUX EQU CYREG_PRT4_AMUX
MotorLinks__BIE EQU CYREG_PRT4_BIE
MotorLinks__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MotorLinks__BYP EQU CYREG_PRT4_BYP
MotorLinks__CTL EQU CYREG_PRT4_CTL
MotorLinks__DM0 EQU CYREG_PRT4_DM0
MotorLinks__DM1 EQU CYREG_PRT4_DM1
MotorLinks__DM2 EQU CYREG_PRT4_DM2
MotorLinks__DR EQU CYREG_PRT4_DR
MotorLinks__INP_DIS EQU CYREG_PRT4_INP_DIS
MotorLinks__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MotorLinks__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MotorLinks__LCD_EN EQU CYREG_PRT4_LCD_EN
MotorLinks__MASK EQU 0x02
MotorLinks__PORT EQU 4
MotorLinks__PRT EQU CYREG_PRT4_PRT
MotorLinks__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MotorLinks__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MotorLinks__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MotorLinks__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MotorLinks__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MotorLinks__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MotorLinks__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MotorLinks__PS EQU CYREG_PRT4_PS
MotorLinks__SHIFT EQU 1
MotorLinks__SLW EQU CYREG_PRT4_SLW

; LichtRechts
LichtRechts__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
LichtRechts__0__MASK EQU 0x04
LichtRechts__0__PC EQU CYREG_PRT2_PC2
LichtRechts__0__PORT EQU 2
LichtRechts__0__SHIFT EQU 2
LichtRechts__AG EQU CYREG_PRT2_AG
LichtRechts__AMUX EQU CYREG_PRT2_AMUX
LichtRechts__BIE EQU CYREG_PRT2_BIE
LichtRechts__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LichtRechts__BYP EQU CYREG_PRT2_BYP
LichtRechts__CTL EQU CYREG_PRT2_CTL
LichtRechts__DM0 EQU CYREG_PRT2_DM0
LichtRechts__DM1 EQU CYREG_PRT2_DM1
LichtRechts__DM2 EQU CYREG_PRT2_DM2
LichtRechts__DR EQU CYREG_PRT2_DR
LichtRechts__INP_DIS EQU CYREG_PRT2_INP_DIS
LichtRechts__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LichtRechts__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LichtRechts__LCD_EN EQU CYREG_PRT2_LCD_EN
LichtRechts__MASK EQU 0x04
LichtRechts__PORT EQU 2
LichtRechts__PRT EQU CYREG_PRT2_PRT
LichtRechts__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LichtRechts__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LichtRechts__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LichtRechts__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LichtRechts__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LichtRechts__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LichtRechts__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LichtRechts__PS EQU CYREG_PRT2_PS
LichtRechts__SHIFT EQU 2
LichtRechts__SLW EQU CYREG_PRT2_SLW

; MotorRechts
MotorRechts__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
MotorRechts__0__MASK EQU 0x04
MotorRechts__0__PC EQU CYREG_PRT4_PC2
MotorRechts__0__PORT EQU 4
MotorRechts__0__SHIFT EQU 2
MotorRechts__AG EQU CYREG_PRT4_AG
MotorRechts__AMUX EQU CYREG_PRT4_AMUX
MotorRechts__BIE EQU CYREG_PRT4_BIE
MotorRechts__BIT_MASK EQU CYREG_PRT4_BIT_MASK
MotorRechts__BYP EQU CYREG_PRT4_BYP
MotorRechts__CTL EQU CYREG_PRT4_CTL
MotorRechts__DM0 EQU CYREG_PRT4_DM0
MotorRechts__DM1 EQU CYREG_PRT4_DM1
MotorRechts__DM2 EQU CYREG_PRT4_DM2
MotorRechts__DR EQU CYREG_PRT4_DR
MotorRechts__INP_DIS EQU CYREG_PRT4_INP_DIS
MotorRechts__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
MotorRechts__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
MotorRechts__LCD_EN EQU CYREG_PRT4_LCD_EN
MotorRechts__MASK EQU 0x04
MotorRechts__PORT EQU 4
MotorRechts__PRT EQU CYREG_PRT4_PRT
MotorRechts__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
MotorRechts__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
MotorRechts__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
MotorRechts__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
MotorRechts__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
MotorRechts__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
MotorRechts__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
MotorRechts__PS EQU CYREG_PRT4_PS
MotorRechts__SHIFT EQU 2
MotorRechts__SLW EQU CYREG_PRT4_SLW

; VermogenLinks
VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
VermogenLinks_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
VermogenLinks_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
VermogenLinks_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
VermogenLinks_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
VermogenLinks_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
VermogenLinks_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
VermogenLinks_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
VermogenLinks_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
VermogenLinks_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
VermogenLinks_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
VermogenLinks_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
VermogenLinks_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
VermogenLinks_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
VermogenLinks_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
VermogenLinks_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
VermogenLinks_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
VermogenLinks_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
VermogenLinks_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
VermogenLinks_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
VermogenLinks_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
VermogenLinks_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1

; VermogenRechts
VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
VermogenRechts_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
VermogenRechts_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
VermogenRechts_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
VermogenRechts_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
VermogenRechts_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
VermogenRechts_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
VermogenRechts_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
VermogenRechts_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
VermogenRechts_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
VermogenRechts_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
VermogenRechts_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
VermogenRechts_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
VermogenRechts_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB09_A0
VermogenRechts_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB09_A1
VermogenRechts_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
VermogenRechts_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB09_D0
VermogenRechts_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB09_D1
VermogenRechts_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
VermogenRechts_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
VermogenRechts_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB09_F0
VermogenRechts_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB09_F1
VermogenRechts_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
VermogenRechts_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E15F069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1299
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0899
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
