AArch64 ISA2.F.FF+cachesync+ctrlisb+ctrlisb
"CacheSyncdWW Iffe DpCtrlIsbdW Iffe DpCtrlIsbdR Fife"
Cycle=CacheSyncdWW Iffe DpCtrlIsbdW Iffe DpCtrlIsbdR Fife
Relax=Iffe Fife
Safe=CacheSyncdWW DpCtrlIsbdW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff Fif
Orig=CacheSyncdWW Iffe DpCtrlIsbdW Iffe DpCtrlIsbdR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself02; 0:X2=P1:Lself03;
1:X1=0x14000001; 1:X2=P2:Lself04;
}
 P0          | P1           | P2           ;
 STR W0,[X1] | Lself03:     | Lself04:     ;
 DC CVAU,X1  | B L00        | B L03        ;
 DSB ISH     | MOV W0,#2    | MOV W0,#2    ;
 IC IVAU,X1  | B L01        | B L04        ;
 DSB ISH     | L00:         | L03:         ;
 STR W0,[X2] | MOV W0,#1    | MOV W0,#1    ;
             | L01:         | L04:         ;
             | CBNZ W0,LC02 | CBNZ W0,LC05 ;
             | LC02:        | LC05:        ;
             | ISB          | ISB          ;
             | STR W1,[X2]  | Lself02:     ;
             |              | B L06        ;
             |              | MOV W1,#2    ;
             |              | B L07        ;
             |              | L06:         ;
             |              | MOV W1,#1    ;
             |              | L07:         ;
exists
(1:X0=0x2 /\ 2:X0=0x2 /\ 2:X1=0x1)
