/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [5:0] _01_;
  reg [9:0] _02_;
  wire [9:0] _03_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [16:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [13:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [19:0] celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [25:0] celloutsig_0_25z;
  wire [7:0] celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [19:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [12:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = !(celloutsig_0_0z ? celloutsig_0_1z : celloutsig_0_0z);
  assign celloutsig_0_31z = ~(celloutsig_0_29z | celloutsig_0_23z);
  assign celloutsig_1_8z = ~((celloutsig_1_7z[4] | celloutsig_1_5z) & (celloutsig_1_7z[2] | celloutsig_1_0z[0]));
  assign celloutsig_0_35z = celloutsig_0_5z[1] | ~(celloutsig_0_13z[11]);
  assign celloutsig_1_3z = celloutsig_1_1z[1] | ~(celloutsig_1_1z[1]);
  assign celloutsig_0_7z = celloutsig_0_1z | ~(celloutsig_0_4z);
  assign celloutsig_0_11z = celloutsig_0_9z[14] | ~(celloutsig_0_8z[6]);
  assign celloutsig_0_24z = in_data[90] | ~(celloutsig_0_10z[5]);
  always_ff @(negedge out_data[128], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 10'h000;
    else _02_ <= in_data[140:131];
  reg [9:0] _14_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _14_ <= 10'h000;
    else _14_ <= celloutsig_0_9z[17:8];
  assign { _03_[9:7], _00_, _03_[5:0] } = _14_;
  assign celloutsig_1_9z = celloutsig_1_7z[7:4] === { in_data[137:136], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_0z } === celloutsig_1_7z[6:3];
  assign celloutsig_1_13z = { celloutsig_1_12z[12:4], celloutsig_1_9z, celloutsig_1_9z } > { in_data[180], _02_ };
  assign celloutsig_0_44z = { celloutsig_0_32z[9], celloutsig_0_38z, _03_[9:7], _00_, _03_[5:0] } <= { celloutsig_0_17z[12:2], celloutsig_0_36z };
  assign celloutsig_0_0z = ! in_data[71:69];
  assign celloutsig_0_45z = ! celloutsig_0_15z[2:0];
  assign celloutsig_0_4z = ! { _01_[3], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_14z = _01_[4:1] || { celloutsig_0_13z[5:3], celloutsig_0_7z };
  assign celloutsig_0_19z = { in_data[36:35], celloutsig_0_4z, celloutsig_0_4z } * in_data[41:38];
  assign celloutsig_1_12z = - { _02_, celloutsig_1_0z };
  assign celloutsig_1_16z = - celloutsig_1_4z[2:0];
  assign celloutsig_0_25z = - { celloutsig_0_20z[19:5], _03_[9:7], _00_, _03_[5:0], celloutsig_0_18z };
  assign celloutsig_0_38z = { celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_35z, celloutsig_0_24z } !== celloutsig_0_26z[4:1];
  assign celloutsig_0_1z = { in_data[51:30], celloutsig_0_0z } !== in_data[39:17];
  assign celloutsig_0_12z = celloutsig_0_9z[17:4] !== { celloutsig_0_10z[10:5], celloutsig_0_2z, celloutsig_0_4z, _01_ };
  assign celloutsig_0_30z = celloutsig_0_20z[15:9] !== { celloutsig_0_10z[12:8], celloutsig_0_23z, celloutsig_0_11z };
  assign celloutsig_0_36z = & { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_18z = & { celloutsig_0_17z[13:5], celloutsig_0_7z };
  assign celloutsig_0_23z = & { celloutsig_0_19z, celloutsig_0_8z[14:13], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_6z = | { in_data[66:63], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_29z = | { celloutsig_0_25z[19:9], celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_1_5z = ~^ in_data[160:156];
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z } << { _01_, celloutsig_0_0z };
  assign celloutsig_1_7z = { in_data[161:160], celloutsig_1_5z, celloutsig_1_3z, 4'hf, celloutsig_1_4z[2:0], celloutsig_1_3z } <<< in_data[117:106];
  assign celloutsig_0_10z = { in_data[57:47], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z } <<< celloutsig_0_8z[14:1];
  assign celloutsig_0_15z = { celloutsig_0_10z[4:1], celloutsig_0_14z } <<< celloutsig_0_8z[14:10];
  assign celloutsig_0_20z = { celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_7z } <<< { celloutsig_0_10z[4], celloutsig_0_7z, _01_, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_26z = { celloutsig_0_5z[5:0], celloutsig_0_2z, celloutsig_0_24z } <<< { celloutsig_0_25z[18:16], celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_32z = { celloutsig_0_15z[2], celloutsig_0_23z, celloutsig_0_30z, celloutsig_0_7z, celloutsig_0_4z, _01_, celloutsig_0_5z, celloutsig_0_31z, celloutsig_0_4z } <<< celloutsig_0_25z[25:6];
  assign celloutsig_1_1z = in_data[165:162] ~^ in_data[138:135];
  assign celloutsig_1_2z = in_data[122:120] ~^ celloutsig_1_1z[2:0];
  assign celloutsig_1_19z = { celloutsig_1_16z[1:0], celloutsig_1_9z, celloutsig_1_2z } ~^ { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_13z };
  assign celloutsig_0_13z = in_data[46:30] ~^ { celloutsig_0_9z[14:0], celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[152:150] ^ in_data[169:167];
  assign celloutsig_0_8z = { in_data[30:17], celloutsig_0_2z } ^ { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_9z = { in_data[25:24], celloutsig_0_2z, celloutsig_0_8z } ^ { celloutsig_0_8z[7:0], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_17z = { celloutsig_0_8z[12:0], celloutsig_0_7z } ^ celloutsig_0_9z[17:4];
  assign out_data[131] = ~ celloutsig_1_12z[2];
  assign out_data[132] = ~ celloutsig_1_12z[3];
  assign out_data[133] = ~ celloutsig_1_12z[4];
  assign out_data[134] = ~ celloutsig_1_12z[5];
  assign celloutsig_1_4z[2:0] = celloutsig_1_0z ~^ celloutsig_1_2z;
  assign { out_data[144:135], out_data[130:128] } = { celloutsig_1_12z[12:3], celloutsig_1_4z[2:0] } ^ { celloutsig_1_0z[2], celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_12z[12:6], celloutsig_1_12z[1:0], celloutsig_1_11z };
  assign _03_[6] = _00_;
  assign celloutsig_1_4z[6:3] = 4'hf;
  assign { out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
