Info: constrained 'CLK' to bel 'X0/Y8/io1'
Warning: unmatched constraint 'CMD' (on line 3)
Warning: unmatched constraint 'SD_CLK' (on line 4)
Warning: unmatched constraint 'DAT[3]' (on line 6)
Warning: unmatched constraint 'DAT[2]' (on line 7)
Warning: unmatched constraint 'DAT[1]' (on line 8)
Warning: unmatched constraint 'DAT[0]' (on line 9)
Info: constrained 'LED' to bel 'X13/Y11/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:       38 LCs used as LUT4 only
Info:       18 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:        2 LCs used as DFF only
Info: Packing carries..
Info:        2 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 20)
Info: Constraining chains...
Info:        2 LCs used to legalise carry chains.
Info: Checksum: 0x14e7858a

Info: Annotating ports with timing budgets for target frequency 36.00 MHz
Info: Checksum: 0x621124ad

Info: Device utilisation:
Info: 	         ICESTORM_LC:    64/ 1280     5%
Info: 	        ICESTORM_RAM:     0/   16     0%
Info: 	               SB_IO:     2/  112     1%
Info: 	               SB_GB:     1/    8    12%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 2 cells based on constraints.
Info: Creating initial analytic placement for 56 cells, random placement wirelen = 949.
Info:     at initial placer iter 0, wirelen = 68
Info:     at initial placer iter 1, wirelen = 70
Info:     at initial placer iter 2, wirelen = 67
Info:     at initial placer iter 3, wirelen = 67
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 62, spread = 141, legal = 153; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 7, spread = 133, legal = 133; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 17, spread = 110, legal = 136; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 37, spread = 112, legal = 133; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 25, spread = 117, legal = 127; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 38, spread = 115, legal = 123; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 39, spread = 116, legal = 135; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 31, spread = 118, legal = 134; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 36, spread = 121, legal = 134; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 36, spread = 116, legal = 132; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 30, spread = 119, legal = 130; time = 0.00s
Info: HeAP Placer Time: 0.11s
Info:   of which solving equations: 0.03s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 30, wirelen = 123
Info:   at iteration #5: temp = 0.000000, timing cost = 35, wirelen = 92
Info:   at iteration #10: temp = 0.000000, timing cost = 34, wirelen = 86
Info:   at iteration #11: temp = 0.000000, timing cost = 39, wirelen = 88 
Info: SA placement time 0.08s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 138.03 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 2.92 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 20532,  20787) |********* 
Info: [ 20787,  21042) | 
Info: [ 21042,  21297) |***** 
Info: [ 21297,  21552) |**** 
Info: [ 21552,  21807) |* 
Info: [ 21807,  22062) |****** 
Info: [ 22062,  22317) |* 
Info: [ 22317,  22572) |******** 
Info: [ 22572,  22827) |****** 
Info: [ 22827,  23082) |*********** 
Info: [ 23082,  23337) | 
Info: [ 23337,  23592) | 
Info: [ 23592,  23847) | 
Info: [ 23847,  24102) |********** 
Info: [ 24102,  24357) | 
Info: [ 24357,  24612) |***** 
Info: [ 24612,  24867) |* 
Info: [ 24867,  25122) | 
Info: [ 25122,  25377) | 
Info: [ 25377,  25632) |****************** 
Info: Checksum: 0x05b435d2

Info: Routing..
Info: Setting up routing queue.
Info: Routing 203 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:        217 |       14        196 |   14   196 |         0|       0.04       0.04|
Info: Routing complete.
Info: Router1 time 0.04s
Info: Checksum: 0x35e713a2

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.8  0.8  Source $abc$1238$auto$blifparse.cc:492:parse_blif$1272_LC.O
Info:  0.9  1.7    Net crc_buffer[0] budget 6.225000 ns (11,6) -> (12,6)
Info:                Sink $abc$1238$auto$blifparse.cc:492:parse_blif$1253_LC.I0
Info:                Defined in:
Info:                  crc.v:22
Info:  0.7  2.3  Source $abc$1238$auto$blifparse.cc:492:parse_blif$1253_LC.O
Info:  0.9  3.2    Net $abc$1238$new_n72_ budget 6.225000 ns (12,6) -> (12,6)
Info:                Sink $abc$1238$auto$blifparse.cc:492:parse_blif$1252_LC.I0
Info:  0.7  3.9  Source $abc$1238$auto$blifparse.cc:492:parse_blif$1252_LC.O
Info:  0.9  4.7    Net $abc$1238$auto$simplemap.cc:250:simplemap_eqne$1126[0]_new_inv_ budget 6.225000 ns (12,6) -> (11,6)
Info:                Sink $abc$1238$auto$blifparse.cc:492:parse_blif$1251_LC.I0
Info:  0.7  5.4  Source $abc$1238$auto$blifparse.cc:492:parse_blif$1251_LC.O
Info:  2.4  7.8    Net $abc$1238$auto$dff2dffe.cc:175:make_patterns_logic$1139 budget 6.224000 ns (11,6) -> (11,7)
Info:                Sink $auto$simplemap.cc:420:simplemap_dff$431_DFFLC.CEN
Info:  0.1  7.9  Setup $auto$simplemap.cc:420:simplemap_dff$431_DFFLC.CEN
Info: 2.9 ns logic, 5.0 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.8  0.8  Source $auto$simplemap.cc:420:simplemap_dff$431_DFFLC.O
Info:  1.9  2.7    Net LED$SB_IO_OUT budget 26.982000 ns (11,7) -> (13,11)
Info:                Sink LED$sb_io.D_OUT_0
Info:                Defined in:
Info:                  crc.v:9
Info: 0.8 ns logic, 1.9 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 127.16 MHz (PASS at 36.00 MHz)

Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>: 2.67 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 19913,  20199) |**** 
Info: [ 20199,  20485) | 
Info: [ 20485,  20771) | 
Info: [ 20771,  21057) |*** 
Info: [ 21057,  21343) |*** 
Info: [ 21343,  21629) |**************** 
Info: [ 21629,  21915) | 
Info: [ 21915,  22201) | 
Info: [ 22201,  22487) |***** 
Info: [ 22487,  22773) |***************** 
Info: [ 22773,  23059) | 
Info: [ 23059,  23345) | 
Info: [ 23345,  23631) |**** 
Info: [ 23631,  23917) |*** 
Info: [ 23917,  24203) |*********** 
Info: [ 24203,  24489) | 
Info: [ 24489,  24775) | 
Info: [ 24775,  25061) | 
Info: [ 25061,  25347) |* 
Info: [ 25347,  25633) |****************** 
6 warnings, 0 errors

Info: Program finished normally.
