
Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/period_dual_count_synthesis/period_dual_count.vhd in Library work.
Architecture behavioral of Entity period_dual_count is up to date.
Compiling vhdl file f:/pt8611/xilinx/fpga_version/v5_debug/period_dual_count_synthesis/dual_count_toplevel.vhd in Library work.
ERROR:HDLParsers:851 - f:/pt8611/xilinx/fpga_version/v5_debug/period_dual_count_synthesis/dual_count_toplevel.vhd Line 68. Formal clk_i of period_dual_count with no default value must be associated with an actual value.
--> 

Total memory usage is 50560 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.

