<li class="join">[<a href="#T00:01:47" id="T00:01:47"><abbr title="2008-05-13T00:01:47+00:00">00:01:47</abbr></a>] <span>* bazbell (n=a0192809@nat/ti/x-d8e82cdcd795c3ff) has joined #beagle</span></li>
<li class="quit">[<a href="#T00:18:04" id="T00:18:04"><abbr title="2008-05-13T00:18:04+00:00">00:18:04</abbr></a>] <span>* NishanthM (n=Nishanth@cpe-24-175-68-203.tx.res.rr.com) Quit (Read error: 110 (Connection timed out))</span></li>
<li class="join">[<a href="#T00:18:35" id="T00:18:35"><abbr title="2008-05-13T00:18:35+00:00">00:18:35</abbr></a>] <span>* NishanthM (n=Nishanth@cpe-24-175-68-203.tx.res.rr.com) has joined #beagle</span></li>
<li class="quit">[<a href="#T01:22:57" id="T01:22:57"><abbr title="2008-05-13T01:22:57+00:00">01:22:57</abbr></a>] <span>* NishanthM (n=Nishanth@cpe-24-175-68-203.tx.res.rr.com) Quit (Read error: 110 (Connection timed out))</span></li>
<li class="join">[<a href="#T03:22:21" id="T03:22:21"><abbr title="2008-05-13T03:22:21+00:00">03:22:21</abbr></a>] <span>* jkridner|work (n=a0321898@nat/ti/x-f07608a767fbca0f) has joined #beagle</span></li>
<li class="join">[<a href="#T03:32:51" id="T03:32:51"><abbr title="2008-05-13T03:32:51+00:00">03:32:51</abbr></a>] <span>* NishanthM (n=Nishanth@cpe-24-175-68-203.tx.res.rr.com) has joined #beagle</span></li>
<li class="quit">[<a href="#T04:13:26" id="T04:13:26"><abbr title="2008-05-13T04:13:26+00:00">04:13:26</abbr></a>] <span>* zodttd (n=recompil@user-142gtg7.cable.mindspring.com) Quit ()</span></li>
<li class="join">[<a href="#T05:31:11" id="T05:31:11"><abbr title="2008-05-13T05:31:11+00:00">05:31:11</abbr></a>] <span>* Crofton (n=balister@86.42.211.177) has joined #beagle</span></li>
<li class="quit">[<a href="#T07:41:31" id="T07:41:31"><abbr title="2008-05-13T07:41:31+00:00">07:41:31</abbr></a>] <span>* Crofton (n=balister@86.42.211.177) Quit ("Leaving")</span></li>
<li class="join">[<a href="#T08:14:46" id="T08:14:46"><abbr title="2008-05-13T08:14:46+00:00">08:14:46</abbr></a>] <span>* Crofton (n=balister@149.157.16.236) has joined #beagle</span></li>
<li class="nick-change">[<a href="#T08:57:04" id="T08:57:04"><abbr title="2008-05-13T08:57:04+00:00">08:57:04</abbr></a>] <span>* koen is now known as koen|uni</span></li>
<li class="quit">[<a href="#T10:38:00" id="T10:38:00"><abbr title="2008-05-13T10:38:00+00:00">10:38:00</abbr></a>] <span>* NishanthM (n=Nishanth@cpe-24-175-68-203.tx.res.rr.com) Quit (Remote closed the connection)</span></li>
<li class="action">[<a href="#T11:24:32" id="T11:24:32"><abbr title="2008-05-13T11:24:32+00:00">11:24:32</abbr></a>] <span>* koen|uni almost has a glibc 2.6.1 compiled with gcc csl 2008q1</span></li>
<li class="message">[<a href="#T11:25:10" id="T11:25:10"><abbr title="2008-05-13T11:25:10+00:00">11:25:10</abbr></a>] &lt;<cite>koen|uni</cite>&gt; <q>apparently one needs specific cflags to stop gcc from choking</q></li>
<li class="join">[<a href="#T11:57:29" id="T11:57:29"><abbr title="2008-05-13T11:57:29+00:00">11:57:29</abbr></a>] <span>* ali_as_ (n=as@ambix.plus.com) has joined #beagle</span></li>
<li class="join">[<a href="#T12:05:32" id="T12:05:32"><abbr title="2008-05-13T12:05:32+00:00">12:05:32</abbr></a>] <span>* NishanthMenon (n=nmenon@nat/ti/x-4d96f9a64a3754ac) has joined #beagle</span></li>
<li class="quit">[<a href="#T12:15:34" id="T12:15:34"><abbr title="2008-05-13T12:15:34+00:00">12:15:34</abbr></a>] <span>* jkridner|work (n=a0321898@nat/ti/x-f07608a767fbca0f) Quit (Remote closed the connection)</span></li>
<li class="quit">[<a href="#T12:23:55" id="T12:23:55"><abbr title="2008-05-13T12:23:55+00:00">12:23:55</abbr></a>] <span>* ali_as (n=as@ambix.plus.com) Quit (Connection timed out)</span></li>
<li class="join">[<a href="#T13:20:55" id="T13:20:55"><abbr title="2008-05-13T13:20:55+00:00">13:20:55</abbr></a>] <span>* JoeBorn_ (n=jborn@adsl-75-2-242-90.dsl.chcgil.sbcglobal.net) has joined #beagle</span></li>
<li class="nick-change">[<a href="#T13:22:10" id="T13:22:10"><abbr title="2008-05-13T13:22:10+00:00">13:22:10</abbr></a>] <span>* JoeBorn_ is now known as JoeBorn</span></li>
<li class="join">[<a href="#T13:29:38" id="T13:29:38"><abbr title="2008-05-13T13:29:38+00:00">13:29:38</abbr></a>] <span>* prpplague (n=dave@mail.americanmicrosystems.com) has joined #beagle</span></li>
<li class="join">[<a href="#T14:39:06" id="T14:39:06"><abbr title="2008-05-13T14:39:06+00:00">14:39:06</abbr></a>] <span>* likewise (n=Leon_Woe@atwork-186.r-212.178.104.atwork.nl) has joined #beagle</span></li>
<li class="message">[<a href="#T14:39:33" id="T14:39:33"><abbr title="2008-05-13T14:39:33+00:00">14:39:33</abbr></a>] &lt;<cite>likewise</cite>&gt; <q>hi guys, where you using an tfp410 component on the beagle?</q></li>
<li class="message">[<a href="#T14:39:50" id="T14:39:50"><abbr title="2008-05-13T14:39:50+00:00">14:39:50</abbr></a>] &lt;<cite>likewise</cite>&gt; <q>s/an/a/</q></li>
<li class="message">[<a href="#T14:39:59" id="T14:39:59"><abbr title="2008-05-13T14:39:59+00:00">14:39:59</abbr></a>] &lt;<cite>Crofton</cite>&gt; <q>what is that?</q></li>
<li class="message">[<a href="#T14:40:12" id="T14:40:12"><abbr title="2008-05-13T14:40:12+00:00">14:40:12</abbr></a>] &lt;<cite>likewise</cite>&gt; <q>Crofton: dvi output driver</q></li>
<li class="message">[<a href="#T14:40:16" id="T14:40:16"><abbr title="2008-05-13T14:40:16+00:00">14:40:16</abbr></a>] &lt;<cite>likewise</cite>&gt; <q><a href="http://focus.ti.com/docs/prod/folders/print/tfp410.html">http://focus.ti.com/docs/prod/folders/print/tfp410.html</a></q></li>
<li class="message">[<a href="#T14:40:20" id="T14:40:20"><abbr title="2008-05-13T14:40:20+00:00">14:40:20</abbr></a>] &lt;<cite>Crofton</cite>&gt; <q>ack need to hook up to ac</q></li>
<li class="message">[<a href="#T14:40:25" id="T14:40:25"><abbr title="2008-05-13T14:40:25+00:00">14:40:25</abbr></a>] &lt;<cite>Crofton</cite>&gt; <q>I'll be afk for a bit</q></li>
<li class="message">[<a href="#T14:40:37" id="T14:40:37"><abbr title="2008-05-13T14:40:37+00:00">14:40:37</abbr></a>] &lt;<cite>likewise</cite>&gt; <q>because I just found out we have a Linux driver for that already here</q></li>
<li class="message">[<a href="#T14:40:51" id="T14:40:51"><abbr title="2008-05-13T14:40:51+00:00">14:40:51</abbr></a>] &lt;<cite>likewise</cite>&gt; <q>developed in house, maybe it might help you</q></li>
<li class="join">[<a href="#T14:43:28" id="T14:43:28"><abbr title="2008-05-13T14:43:28+00:00">14:43:28</abbr></a>] <span>* cs97009 (i=c0a314e7@gateway/web/ajax/mibbit.com/x-d2c0b705a8ba2476) has joined #beagle</span></li>
<li class="quit">[<a href="#T15:14:13" id="T15:14:13"><abbr title="2008-05-13T15:14:13+00:00">15:14:13</abbr></a>] <span>* Crofton (n=balister@149.157.16.236) Quit ("Leaving")</span></li>
<li class="part">[<a href="#T15:31:56" id="T15:31:56"><abbr title="2008-05-13T15:31:56+00:00">15:31:56</abbr></a>] <span>* likewise (n=Leon_Woe@atwork-186.r-212.178.104.atwork.nl) has left #beagle</span></li>
<li class="quit">[<a href="#T15:37:02" id="T15:37:02"><abbr title="2008-05-13T15:37:02+00:00">15:37:02</abbr></a>] <span>* bazbell (n=a0192809@nat/ti/x-d8e82cdcd795c3ff) Quit (Remote closed the connection)</span></li>
<li class="join">[<a href="#T15:39:43" id="T15:39:43"><abbr title="2008-05-13T15:39:43+00:00">15:39:43</abbr></a>] <span>* InforMed (n=InforMED@bl7-204-96.dsl.telepac.pt) has joined #beagle</span></li>
<li class="quit">[<a href="#T15:40:15" id="T15:40:15"><abbr title="2008-05-13T15:40:15+00:00">15:40:15</abbr></a>] <span>* InforMed (n=InforMED@bl7-204-96.dsl.telepac.pt) Quit (Client Quit)</span></li>
<li class="join">[<a href="#T15:51:39" id="T15:51:39"><abbr title="2008-05-13T15:51:39+00:00">15:51:39</abbr></a>] <span>* Crofton (n=balister@86-42-211-177.b-ras1.cld.dublin.eircom.net) has joined #beagle</span></li>
<li class="part">[<a href="#T16:07:53" id="T16:07:53"><abbr title="2008-05-13T16:07:53+00:00">16:07:53</abbr></a>] <span>* cs97009 (i=c0a314e7@gateway/web/ajax/mibbit.com/x-d2c0b705a8ba2476) has left #beagle</span></li>
<li class="join">[<a href="#T17:06:08" id="T17:06:08"><abbr title="2008-05-13T17:06:08+00:00">17:06:08</abbr></a>] <span>* dirk2 (n=dirk@F31ab.f.strato-dslnet.de) has joined #beagle</span></li>
<li class="message">[<a href="#T17:06:53" id="T17:06:53"><abbr title="2008-05-13T17:06:53+00:00">17:06:53</abbr></a>] &lt;<cite>prpplague</cite>&gt; <q>dirk2: hey hey</q></li>
<li class="message">[<a href="#T17:07:04" id="T17:07:04"><abbr title="2008-05-13T17:07:04+00:00">17:07:04</abbr></a>] &lt;<cite>prpplague</cite>&gt; <q>dirk2: whats cookin today?</q></li>
<li class="message">[<a href="#T17:07:24" id="T17:07:24"><abbr title="2008-05-13T17:07:24+00:00">17:07:24</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>I just scanned the mails and now really news</q></li>
<li class="message">[<a href="#T17:07:41" id="T17:07:41"><abbr title="2008-05-13T17:07:41+00:00">17:07:41</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Nothing about TWL, nothing about L2 cache</q></li>
<li class="message">[<a href="#T17:08:18" id="T17:08:18"><abbr title="2008-05-13T17:08:18+00:00">17:08:18</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>s/now/no/s</q></li>
<li class="message">[<a href="#T17:09:25" id="T17:09:25"><abbr title="2008-05-13T17:09:25+00:00">17:09:25</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>And nothing about broken git kernel on Beagle</q></li>
<li class="message">[<a href="#T17:10:06" id="T17:10:06"><abbr title="2008-05-13T17:10:06+00:00">17:10:06</abbr></a>] &lt;<cite>prpplague</cite>&gt; <q>lovely</q></li>
<li class="message">[<a href="#T17:11:22" id="T17:11:22"><abbr title="2008-05-13T17:11:22+00:00">17:11:22</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Paul asked me to test with/without other commits...</q></li>
<li class="join">[<a href="#T17:17:07" id="T17:17:07"><abbr title="2008-05-13T17:17:07+00:00">17:17:07</abbr></a>] <span>* richardw (n=richardw@nat/ti/x-b5495e2fc15868af) has joined #beagle</span></li>
<li class="message">[<a href="#T17:19:33" id="T17:19:33"><abbr title="2008-05-13T17:19:33+00:00">17:19:33</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>richardw: hi</q></li>
<li class="quit">[<a href="#T17:20:39" id="T17:20:39"><abbr title="2008-05-13T17:20:39+00:00">17:20:39</abbr></a>] <span>* NishanthMenon (n=nmenon@nat/ti/x-4d96f9a64a3754ac) Quit (Remote closed the connection)</span></li>
<li class="join">[<a href="#T17:20:51" id="T17:20:51"><abbr title="2008-05-13T17:20:51+00:00">17:20:51</abbr></a>] <span>* NishanthMenon (n=nmenon@nat/ti/x-3bd58511ece7ee53) has joined #beagle</span></li>
<li class="message">[<a href="#T17:29:52" id="T17:29:52"><abbr title="2008-05-13T17:29:52+00:00">17:29:52</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>koen|uni: Sounds like somebody needs your help for DaVinci: <a href="http://linux.omap.com/pipermail/davinci-linux-open-source/2008-May/006573.html">http://linux.omap.com/pipermail/davinci-linux-open-source/2008-May/006573.html</a> ;)</q></li>
<li class="message">[<a href="#T17:30:01" id="T17:30:01"><abbr title="2008-05-13T17:30:01+00:00">17:30:01</abbr></a>] &lt;<cite>prpplague</cite>&gt; <q>richardw: hey</q></li>
<li class="join">[<a href="#T17:30:30" id="T17:30:30"><abbr title="2008-05-13T17:30:30+00:00">17:30:30</abbr></a>] <span>* ldesnogu (n=ldesnogu@ven06-2-82-247-86-183.fbx.proxad.net) has joined #beagle</span></li>
<li class="message">[<a href="#T17:30:36" id="T17:30:36"><abbr title="2008-05-13T17:30:36+00:00">17:30:36</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>hi</q></li>
<li class="message">[<a href="#T17:39:21" id="T17:39:21"><abbr title="2008-05-13T17:39:21+00:00">17:39:21</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, hi</q></li>
<li class="message">[<a href="#T17:39:24" id="T17:39:24"><abbr title="2008-05-13T17:39:24+00:00">17:39:24</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>prpplague, hey</q></li>
<li class="message">[<a href="#T17:39:46" id="T17:39:46"><abbr title="2008-05-13T17:39:46+00:00">17:39:46</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, yea, i've not got to your mail yet... was out for a bit...</q></li>
<li class="message">[<a href="#T17:40:21" id="T17:40:21"><abbr title="2008-05-13T17:40:21+00:00">17:40:21</abbr></a>] &lt;<cite>prpplague</cite>&gt; <q>richardw: rain'n over there yet?</q></li>
<li class="message">[<a href="#T17:41:08" id="T17:41:08"><abbr title="2008-05-13T17:41:08+00:00">17:41:08</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>prpplague, no idea. No sun even gets close to where i sit at work.</q></li>
<li class="message">[<a href="#T17:41:33" id="T17:41:33"><abbr title="2008-05-13T17:41:33+00:00">17:41:33</abbr></a>] &lt;<cite>prpplague</cite>&gt; <q>richardw: ahh</q></li>
<li class="message">[<a href="#T17:41:48" id="T17:41:48"><abbr title="2008-05-13T17:41:48+00:00">17:41:48</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>richardw: Would be really nice if you could give us some hints. Seems that we have to configure/enable L2 in in uboot. And then we should do it right ;)</q></li>
<li class="message">[<a href="#T17:43:55" id="T17:43:55"><abbr title="2008-05-13T17:43:55+00:00">17:43:55</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, seems like it has a chance.  I've not tried.  Only took route of our internal patch.  What Khasim sent out is our patch which we have been using for a while.</q></li>
<li class="message">[<a href="#T17:46:12" id="T17:46:12"><abbr title="2008-05-13T17:46:12+00:00">17:46:12</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Okay. But it disables L2 just before jumping to kernel. And now the the big question is: "How do we have to configure L2 cache in U-Boot so that kernel 'automagically' reenables it if kernel touches the various 'standard' cache bits?"</q></li>
<li class="message">[<a href="#T17:47:34" id="T17:47:34"><abbr title="2008-05-13T17:47:34+00:00">17:47:34</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Just searching the mailing list archives describing what we have to do...</q></li>
<li class="message">[<a href="#T17:48:14" id="T17:48:14"><abbr title="2008-05-13T17:48:14+00:00">17:48:14</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Here it is:</q></li>
<li class="message">[<a href="#T17:48:17" id="T17:48:17"><abbr title="2008-05-13T17:48:17+00:00">17:48:17</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q><a href="http://lists.arm.linux.org.uk/lurker/message/20080506.204317.a16f4c73.en.html">http://lists.arm.linux.org.uk/lurker/message/20080506.204317.a16f4c73.en.html</a></q></li>
<li class="message">[<a href="#T17:48:22" id="T17:48:22"><abbr title="2008-05-13T17:48:22+00:00">17:48:22</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, kernel doesn't shut it off today right (at aux ctrl)?  So it should follow enable disables of the normal</q></li>
<li class="message">[<a href="#T17:48:52" id="T17:48:52"><abbr title="2008-05-13T17:48:52+00:00">17:48:52</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, have you tried changing your u-boot?  did it work?</q></li>
<li class="message">[<a href="#T17:49:51" id="T17:49:51"><abbr title="2008-05-13T17:49:51+00:00">17:49:51</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>richardw: That's the key question: "How should I change u-boot?"</q></li>
<li class="message">[<a href="#T17:50:16" id="T17:50:16"><abbr title="2008-05-13T17:50:16+00:00">17:50:16</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>I just added a l2cache_enable() just before jumping to kernel.</q></li>
<li class="message">[<a href="#T17:50:34" id="T17:50:34"><abbr title="2008-05-13T17:50:34+00:00">17:50:34</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>It "seems" to work.</q></li>
<li class="message">[<a href="#T17:51:03" id="T17:51:03"><abbr title="2008-05-13T17:51:03+00:00">17:51:03</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>But I really have no idea if is correct. From order point of view. From flushing point of view. Etc.</q></li>
<li class="message">[<a href="#T17:52:18" id="T17:52:18"><abbr title="2008-05-13T17:52:18+00:00">17:52:18</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, early in start.S you need to make sure its all invalidated, after that you can turn on global i-cache as you please.  This will start putting code into L1/L2 for icache.  D-cache will wait for global bit to do anything</q></li>
<li class="message">[<a href="#T17:52:50" id="T17:52:50"><abbr title="2008-05-13T17:52:50+00:00">17:52:50</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>you should try booting with and with out kernel decompressor to see how booting fairs</q></li>
<li class="message">[<a href="#T17:53:12" id="T17:53:12"><abbr title="2008-05-13T17:53:12+00:00">17:53:12</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>the first spot to usually break is the decompressor in arch/arm/boot/compressed.</q></li>
<li class="message">[<a href="#T17:53:34" id="T17:53:34"><abbr title="2008-05-13T17:53:34+00:00">17:53:34</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>start.S: start.S from kernel?</q></li>
<li class="message">[<a href="#T17:53:38" id="T17:53:38"><abbr title="2008-05-13T17:53:38+00:00">17:53:38</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>* there is still some missing performance bits which allow TLBs to be cached in L2 which should be set</q></li>
<li class="message">[<a href="#T17:53:42" id="T17:53:42"><abbr title="2008-05-13T17:53:42+00:00">17:53:42</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>start.S from u-boot</q></li>
<li class="message">[<a href="#T17:53:56" id="T17:53:56"><abbr title="2008-05-13T17:53:56+00:00">17:53:56</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>u-boot/cpu/omap3/start.S</q></li>
<li class="message">[<a href="#T17:55:04" id="T17:55:04"><abbr title="2008-05-13T17:55:04+00:00">17:55:04</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Okay, that's uboot.</q></li>
<li class="message">[<a href="#T17:55:42" id="T17:55:42"><abbr title="2008-05-13T17:55:42+00:00">17:55:42</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, the missing bits probably need to be set in the kernel i'd guess</q></li>
<li class="message">[<a href="#T17:55:47" id="T17:55:47"><abbr title="2008-05-13T17:55:47+00:00">17:55:47</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, really i'</q></li>
<li class="message">[<a href="#T17:56:01" id="T17:56:01"><abbr title="2008-05-13T17:56:01+00:00">17:56:01</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>But Khasim's you mentioned above disables L2 in uboot before jumping to kernel.</q></li>
<li class="message">[<a href="#T17:56:27" id="T17:56:27"><abbr title="2008-05-13T17:56:27+00:00">17:56:27</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>s/Khasim's/Khasim's patch/s</q></li>
<li class="message">[<a href="#T17:56:42" id="T17:56:42"><abbr title="2008-05-13T17:56:42+00:00">17:56:42</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>yes, the code does this because of convention.</q></li>
<li class="message">[<a href="#T17:57:06" id="T17:57:06"><abbr title="2008-05-13T17:57:06+00:00">17:57:06</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>missing bits in kernel: As I understand</q></li>
<li class="message">[<a href="#T17:57:08" id="T17:57:08"><abbr title="2008-05-13T17:57:08+00:00">17:57:08</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q><a href="http://lists.arm.linux.org.uk/lurker/message/20080506.204317.a16f4c73.en.html">http://lists.arm.linux.org.uk/lurker/message/20080506.204317.a16f4c73.en.html</a></q></li>
<li class="message">[<a href="#T17:57:34" id="T17:57:34"><abbr title="2008-05-13T17:57:34+00:00">17:57:34</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>it should be technically possible to do some configuration in uboot so that we *don't* have to touch kernel</q></li>
<li class="message">[<a href="#T17:57:54" id="T17:57:54"><abbr title="2008-05-13T17:57:54+00:00">17:57:54</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>i did most of that code a couple years back and it was mainly pattern matching at that point.  RMK does have something on his website about what state the system should be in, catalin pointed that out.</q></li>
<li class="message">[<a href="#T17:59:12" id="T17:59:12"><abbr title="2008-05-13T17:59:12+00:00">17:59:12</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>In early OMAP1510 and in OMAP2420 we had really hard cache issues to fix in hardware and software.  This created mostly a conservative path.</q></li>
<li class="message">[<a href="#T17:59:42" id="T17:59:42"><abbr title="2008-05-13T17:59:42+00:00">17:59:42</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>In those kernels time in u-boot was pretty small, so having cache on or off didn't matter so much.</q></li>
<li class="message">[<a href="#T17:59:59" id="T17:59:59"><abbr title="2008-05-13T17:59:59+00:00">17:59:59</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>you will find on OMAP3 that turning on cache early makes a really big difference in start up time.</q></li>
<li class="message">[<a href="#T18:00:36" id="T18:00:36"><abbr title="2008-05-13T18:00:36+00:00">18:00:36</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>this is why internally the change was made to using zImage and not plan Image, as zImage can turn on the cache for decompress.</q></li>
<li class="message">[<a href="#T18:01:36" id="T18:01:36"><abbr title="2008-05-13T18:01:36+00:00">18:01:36</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Taking kernel as it is now and changing nothing with it, my question is "what do I have to do in uboot's cleanup_before_linux() function to pass caches correctly to kernel so that kernel as it is *now* correctly (automatically) reenables L2"</q></li>
<li class="message">[<a href="#T18:01:42" id="T18:01:42"><abbr title="2008-05-13T18:01:42+00:00">18:01:42</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>Most L2 related code came from ARM Ltd.  We only had to make minor changes.  OMAP3's cache worked more or less out of the shoot.</q></li>
<li class="message">[<a href="#T18:03:26" id="T18:03:26"><abbr title="2008-05-13T18:03:26+00:00">18:03:26</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>OMAP3's caches worked: But in code publically available for Beagle, L2 cache in kernel is off.</q></li>
<li class="message">[<a href="#T18:05:36" id="T18:05:36"><abbr title="2008-05-13T18:05:36+00:00">18:05:36</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, yes, the code in omap-git is broke.</q></li>
<li class="message">[<a href="#T18:06:46" id="T18:06:46"><abbr title="2008-05-13T18:06:46+00:00">18:06:46</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>And .22 WTBU kernel</q></li>
<li class="message">[<a href="#T18:07:11" id="T18:07:11"><abbr title="2008-05-13T18:07:11+00:00">18:07:11</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>For beagle maybe, but not for sdp and ldp</q></li>
<li class="message">[<a href="#T18:07:35" id="T18:07:35"><abbr title="2008-05-13T18:07:35+00:00">18:07:35</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Do you like to help us to fix it for beagle?</q></li>
<li class="message">[<a href="#T18:07:42" id="T18:07:42"><abbr title="2008-05-13T18:07:42+00:00">18:07:42</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>And not in kernel, but in uboot.</q></li>
<li class="message">[<a href="#T18:07:51" id="T18:07:51"><abbr title="2008-05-13T18:07:51+00:00">18:07:51</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>So we can send it upstream</q></li>
<li class="message">[<a href="#T18:08:13" id="T18:08:13"><abbr title="2008-05-13T18:08:13+00:00">18:08:13</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Upstream wouldn't accept Cortex A8 L2 cache handling in kernel</q></li>
<li class="message">[<a href="#T18:08:55" id="T18:08:55"><abbr title="2008-05-13T18:08:55+00:00">18:08:55</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, I don't know I fully get the reasoning behind that.  You can use v7 defined registers to tell if you have L2 or not.  This can be done at any level</q></li>
<li class="message">[<a href="#T18:09:10" id="T18:09:10"><abbr title="2008-05-13T18:09:10+00:00">18:09:10</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>has omap support gone into u-boot at all?</q></li>
<li class="message">[<a href="#T18:09:33" id="T18:09:33"><abbr title="2008-05-13T18:09:33+00:00">18:09:33</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>No.</q></li>
<li class="message">[<a href="#T18:09:35" id="T18:09:35"><abbr title="2008-05-13T18:09:35+00:00">18:09:35</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>ldesnogu, not lately</q></li>
<li class="message">[<a href="#T18:09:54" id="T18:09:54"><abbr title="2008-05-13T18:09:54+00:00">18:09:54</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Or, better: OMAP yes</q></li>
<li class="message">[<a href="#T18:09:58" id="T18:09:58"><abbr title="2008-05-13T18:09:58+00:00">18:09:58</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Beagle: No</q></li>
<li class="message">[<a href="#T18:10:02" id="T18:10:02"><abbr title="2008-05-13T18:10:02+00:00">18:10:02</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>so basically any modif done for beagle would be specific</q></li>
<li class="message">[<a href="#T18:10:24" id="T18:10:24"><abbr title="2008-05-13T18:10:24+00:00">18:10:24</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>There are some Beagle U-boot patches at Beagle list.</q></li>
<li class="message">[<a href="#T18:10:28" id="T18:10:28"><abbr title="2008-05-13T18:10:28+00:00">18:10:28</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>we can perhaps convince Peter Pearse this should be officially put in</q></li>
<li class="message">[<a href="#T18:10:45" id="T18:10:45"><abbr title="2008-05-13T18:10:45+00:00">18:10:45</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>richardw: did TI send u-boot patches to the maintainer?</q></li>
<li class="message">[<a href="#T18:10:47" id="T18:10:47"><abbr title="2008-05-13T18:10:47+00:00">18:10:47</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>But these patches on beagle list need major rework</q></li>
<li class="message">[<a href="#T18:11:16" id="T18:11:16"><abbr title="2008-05-13T18:11:16+00:00">18:11:16</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Since Peter Pearse had to reset is git repository, there as nothing from him any more</q></li>
<li class="message">[<a href="#T18:11:24" id="T18:11:24"><abbr title="2008-05-13T18:11:24+00:00">18:11:24</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>:(</q></li>
<li class="message">[<a href="#T18:11:55" id="T18:11:55"><abbr title="2008-05-13T18:11:55+00:00">18:11:55</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>uboot: The patches on beagle list are uboot v1, while NishanthMenon (hello!) work on v2</q></li>
<li class="message">[<a href="#T18:12:09" id="T18:12:09"><abbr title="2008-05-13T18:12:09+00:00">18:12:09</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>ldesnogu, not for a while.  A while back before custodians patches were being pushed, but WD took 6months to push many.  This was frustrating and there was not mandate to do it so things stopped.  Today, there is a mandate and thankfully, patches are flowing there for the last 6 months, so it should happen...</q></li>
<li class="message">[<a href="#T18:12:49" id="T18:12:49"><abbr title="2008-05-13T18:12:49+00:00">18:12:49</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>If anybody cares about uboot beagle patches for upstream, I will help</q></li>
<li class="message">[<a href="#T18:13:13" id="T18:13:13"><abbr title="2008-05-13T18:13:13+00:00">18:13:13</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>But doing reviews etc. and getting no answer doesn't help</q></li>
<li class="message">[<a href="#T18:14:08" id="T18:14:08"><abbr title="2008-05-13T18:14:08+00:00">18:14:08</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>If patches are in good shape and WD likes them, it's possible to get them in even without ARM custodian help</q></li>
<li class="message">[<a href="#T18:14:42" id="T18:14:42"><abbr title="2008-05-13T18:14:42+00:00">18:14:42</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, today this is true.  only issue is how much effort to put in clean up.</q></li>
<li class="message">[<a href="#T18:14:49" id="T18:14:49"><abbr title="2008-05-13T18:14:49+00:00">18:14:49</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>my take regarding the l2 disabling is that removing the call to l2cache_disable in cpu.c should be enough</q></li>
<li class="message">[<a href="#T18:15:18" id="T18:15:18"><abbr title="2008-05-13T18:15:18+00:00">18:15:18</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>that should work since D cache is disabled in control reg just before</q></li>
<li class="message">[<a href="#T18:15:59" id="T18:15:59"><abbr title="2008-05-13T18:15:59+00:00">18:15:59</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>who is WD?</q></li>
<li class="message">[<a href="#T18:16:09" id="T18:16:09"><abbr title="2008-05-13T18:16:09+00:00">18:16:09</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>Wolfgang Denk</q></li>
<li class="message">[<a href="#T18:16:16" id="T18:16:16"><abbr title="2008-05-13T18:16:16+00:00">18:16:16</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>the uboot master</q></li>
<li class="message">[<a href="#T18:16:37" id="T18:16:37"><abbr title="2008-05-13T18:16:37+00:00">18:16:37</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>I thought all ARM specific u-boot dev was assigned to Peter Pearse?</q></li>
<li class="message">[<a href="#T18:16:54" id="T18:16:54"><abbr title="2008-05-13T18:16:54+00:00">18:16:54</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Yes, but he had some trouble with git...</q></li>
<li class="message">[<a href="#T18:17:22" id="T18:17:22"><abbr title="2008-05-13T18:17:22+00:00">18:17:22</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>so he is not in charge of it anymore or is just transient? :)</q></li>
<li class="message">[<a href="#T18:17:43" id="T18:17:43"><abbr title="2008-05-13T18:17:43+00:00">18:17:43</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>"transient" is a nice word</q></li>
<li class="message">[<a href="#T18:18:01" id="T18:18:01"><abbr title="2008-05-13T18:18:01+00:00">18:18:01</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>There is nothing official, though</q></li>
<li class="message">[<abbr title="2008-05-13T18:18:01+00:00">18:18:01</abbr>] &lt;<cite>ldesnogu</cite>&gt; <q>hum probably bad English...</q></li>
<li class="message">[<a href="#T18:18:26" id="T18:18:26"><abbr title="2008-05-13T18:18:26+00:00">18:18:26</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>well he announced officially he was in charge of it a few months ago </q></li>
<li class="message">[<a href="#T18:19:07" id="T18:19:07"><abbr title="2008-05-13T18:19:07+00:00">18:19:07</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>dirk2:  what do you think of my proposal above to just remove the call to l2cache_disable?</q></li>
<li class="message">[<a href="#T18:19:16" id="T18:19:16"><abbr title="2008-05-13T18:19:16+00:00">18:19:16</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>I like it</q></li>
<li class="message">[<a href="#T18:19:32" id="T18:19:32"><abbr title="2008-05-13T18:19:32+00:00">18:19:32</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>on the surface it looks safe</q></li>
<li class="message">[<a href="#T18:19:47" id="T18:19:47"><abbr title="2008-05-13T18:19:47+00:00">18:19:47</abbr></a>] &lt;<cite>ldesnogu</cite>&gt; <q>perhaps richardw can provide us with some comment? :)</q></li>
<li class="nick-change">[<a href="#T18:19:54" id="T18:19:54"><abbr title="2008-05-13T18:19:54+00:00">18:19:54</abbr></a>] <span>* ldesnogu is now known as ldesnogu|dinner</span></li>
<li class="message">[<a href="#T18:20:02" id="T18:20:02"><abbr title="2008-05-13T18:20:02+00:00">18:20:02</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Yes, please!</q></li>
<li class="message">[<a href="#T18:22:12" id="T18:22:12"><abbr title="2008-05-13T18:22:12+00:00">18:22:12</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>comment is it seems ok on surface.  Testing and verification need to happen to make sure everything works as expected.  Its easy to have a CONFIG flag in u-boot to just turn it on for those who care.</q></li>
<li class="message">[<a href="#T18:25:16" id="T18:25:16"><abbr title="2008-05-13T18:25:16+00:00">18:25:16</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>So in <a href="http://rafb.net/p/FKQoG792.html">http://rafb.net/p/FKQoG792.html</a></q></li>
<li class="message">[<a href="#T18:25:43" id="T18:25:43"><abbr title="2008-05-13T18:25:43+00:00">18:25:43</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>just remove the three lines "turn off L2 cache" and everyhing should be fine?</q></li>
<li class="message">[<a href="#T18:27:24" id="T18:27:24"><abbr title="2008-05-13T18:27:24+00:00">18:27:24</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>should be.  That code is with exception of SMI is a cut and paste from ARM Ltd. code.  It should be the same in the kernel.  Its what our u-boot has today.</q></li>
<li class="message">[<a href="#T18:27:53" id="T18:27:53"><abbr title="2008-05-13T18:27:53+00:00">18:27:53</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, point I think might be missing is to set TLB table walk to be able to hit in L2.</q></li>
<li class="message">[<a href="#T18:31:02" id="T18:31:02"><abbr title="2008-05-13T18:31:02+00:00">18:31:02</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Is this done by additional CP15 AUX register as well?</q></li>
<li class="join">[<a href="#T18:33:26" id="T18:33:26"><abbr title="2008-05-13T18:33:26+00:00">18:33:26</abbr></a>] <span>* khilman (n=khilman@nat/montavista/x-0556d0ffd67ef9cb) has joined #beagle</span></li>
<li class="message">[<a href="#T18:37:02" id="T18:37:02"><abbr title="2008-05-13T18:37:02+00:00">18:37:02</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>In a discussion some days ago we were not sure what the 0x11 in</q></li>
<li class="message">[<a href="#T18:37:04" id="T18:37:04"><abbr title="2008-05-13T18:37:04+00:00">18:37:04</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q><a href="http://groups.google.com/group/beagleboard/msg/9b8933b6f1b1a079">http://groups.google.com/group/beagleboard/msg/9b8933b6f1b1a079</a></q></li>
<li class="message">[<a href="#T18:37:08" id="T18:37:08"><abbr title="2008-05-13T18:37:08+00:00">18:37:08</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>might be good for</q></li>
<li class="message">[<a href="#T18:37:38" id="T18:37:38"><abbr title="2008-05-13T18:37:38+00:00">18:37:38</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Sound like we have to read the manual ;)</q></li>
<li class="message">[<a href="#T18:38:30" id="T18:38:30"><abbr title="2008-05-13T18:38:30+00:00">18:38:30</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, so I turned those on in hopes of performance gains at es1 time.  I've been assured that they can be safely removed with out penalty.</q></li>
<li class="message">[<a href="#T18:38:48" id="T18:38:48"><abbr title="2008-05-13T18:38:48+00:00">18:38:48</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Okay</q></li>
<li class="message">[<a href="#T18:39:19" id="T18:39:19"><abbr title="2008-05-13T18:39:19+00:00">18:39:19</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>no-alais: v7 has a hardware assist to knock out cache alias which plagued the ARM11 with caches 32K and above.</q></li>
<li class="message">[<a href="#T18:39:32" id="T18:39:32"><abbr title="2008-05-13T18:39:32+00:00">18:39:32</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>to use the hardware there is a slight cost.</q></li>
<li class="message">[<a href="#T18:39:49" id="T18:39:49"><abbr title="2008-05-13T18:39:49+00:00">18:39:49</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>as our cortex L1 cache is 16k I made sure to clear the it because I wanted no penalty</q></li>
<li class="message">[<a href="#T18:39:58" id="T18:39:58"><abbr title="2008-05-13T18:39:58+00:00">18:39:58</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>or set it ...</q></li>
<li class="message">[<a href="#T18:40:16" id="T18:40:16"><abbr title="2008-05-13T18:40:16+00:00">18:40:16</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>I've been told the implementation will short circuit the path</q></li>
<li class="message">[<a href="#T18:40:51" id="T18:40:51"><abbr title="2008-05-13T18:40:51+00:00">18:40:51</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>so it shouldn't be necessary to set it, however to be save i clear it for our 16k cache...</q></li>
<li class="message">[<a href="#T18:41:44" id="T18:41:44"><abbr title="2008-05-13T18:41:44+00:00">18:41:44</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>on speculative access: This allows pre-fetches which mis in the L1 to go ahead and start bringing in data at the L2, some other conditions (AXI prefetching)</q></li>
<li class="message">[<a href="#T18:41:56" id="T18:41:56"><abbr title="2008-05-13T18:41:56+00:00">18:41:56</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Any hint where to enable the TLB table walk? Yes, then I *will* read the manual ;)</q></li>
<li class="message">[<a href="#T18:41:58" id="T18:41:58"><abbr title="2008-05-13T18:41:58+00:00">18:41:58</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>In some cases this is a win others you lose</q></li>
<li class="message">[<a href="#T18:42:59" id="T18:42:59"><abbr title="2008-05-13T18:42:59+00:00">18:42:59</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>In our implementation I've been told that the timing of the whole thing is such it probably is better to not enable this feature.  We've not gotten around to pulling this yet.</q></li>
<li class="message">[<a href="#T18:43:39" id="T18:43:39"><abbr title="2008-05-13T18:43:39+00:00">18:43:39</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>It would have been done sooner but an ES2.0 bug was making things unclear.  ES2.1 fixes all of those things.</q></li>
<li class="message">[<a href="#T18:44:21" id="T18:44:21"><abbr title="2008-05-13T18:44:21+00:00">18:44:21</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Okay.</q></li>
<li class="message">[<a href="#T18:44:41" id="T18:44:41"><abbr title="2008-05-13T18:44:41+00:00">18:44:41</abbr></a>] &lt;<cite>richardw</cite>&gt; <q>dirk2, I'm peeking in the manual for the table walk.  ARM Ltd didn't have it in initial patches.  When I asked about it they indicated its good to have on.  I don't remember the who manual :)  There are 1 or 2 spots to make it effective.</q></li>
<li class="message">[<a href="#T18:46:55" id="T18:46:55"><abbr title="2008-05-13T18:46:55+00:00">18:46:55</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Okay. What I've learned now is what we should try is to remove l2cache_disable from uboot as proposesd by ldesnogu|dinner and see if everybody is happy with it.</q></li>
<li class="message">[<a href="#T18:47:24" id="T18:47:24"><abbr title="2008-05-13T18:47:24+00:00">18:47:24</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>If this works, we don't have to touch anything in kernel.</q></li>
<li class="message">[<a href="#T18:47:39" id="T18:47:39"><abbr title="2008-05-13T18:47:39+00:00">18:47:39</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>And that's what upstream wants</q></li>
<li class="quit">[<a href="#T19:12:56" id="T19:12:56"><abbr title="2008-05-13T19:12:56+00:00">19:12:56</abbr></a>] <span>* JoeBorn (n=jborn@adsl-75-2-242-90.dsl.chcgil.sbcglobal.net) Quit (Read error: 110 (Connection timed out))</span></li>
<li class="message">[<a href="#T19:13:57" id="T19:13:57"><abbr title="2008-05-13T19:13:57+00:00">19:13:57</abbr></a>] &lt;<cite>NishanthMenon</cite>&gt; <q>dirk2: sorry.. was lost in code :)</q></li>
<li class="message">[<a href="#T19:14:25" id="T19:14:25"><abbr title="2008-05-13T19:14:25+00:00">19:14:25</abbr></a>] &lt;<cite>NishanthMenon</cite>&gt; <q>yes. i was looking at precisely l2cache_disable part in uboot</q></li>
<li class="message">[<a href="#T19:14:26" id="T19:14:26"><abbr title="2008-05-13T19:14:26+00:00">19:14:26</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>If the result will be a nice uboot v2, it's okay ;))</q></li>
<li class="message">[<a href="#T19:14:33" id="T19:14:33"><abbr title="2008-05-13T19:14:33+00:00">19:14:33</abbr></a>] &lt;<cite>NishanthMenon</cite>&gt; <q>:D</q></li>
<li class="join">[<a href="#T19:15:02" id="T19:15:02"><abbr title="2008-05-13T19:15:02+00:00">19:15:02</abbr></a>] <span>* JoeBorn (n=jborn@adsl-75-2-242-90.dsl.chcgil.sbcglobal.net) has joined #beagle</span></li>
<li class="message">[<a href="#T19:15:03" id="T19:15:03"><abbr title="2008-05-13T19:15:03+00:00">19:15:03</abbr></a>] &lt;<cite>NishanthMenon</cite>&gt; <q>i am running into issues organizing the clock code.. rt now it is in board file. i dont like it there. still cracking my head on the same..</q></li>
<li class="message">[<a href="#T19:15:59" id="T19:15:59"><abbr title="2008-05-13T19:15:59+00:00">19:15:59</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>I haven't looked into the details, just saw the discussion on uboot list</q></li>
<li class="message">[<a href="#T19:16:17" id="T19:16:17"><abbr title="2008-05-13T19:16:17+00:00">19:16:17</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>What do you think: Does it still make sense to work on the uboot v1 patches?</q></li>
<li class="message">[<a href="#T19:16:18" id="T19:16:18"><abbr title="2008-05-13T19:16:18+00:00">19:16:18</abbr></a>] &lt;<cite>NishanthMenon</cite>&gt; <q>i have not send the omap patches yet, as it is still a work in progress.. :(</q></li>
<li class="message">[<a href="#T19:16:46" id="T19:16:46"><abbr title="2008-05-13T19:16:46+00:00">19:16:46</abbr></a>] &lt;<cite>NishanthMenon</cite>&gt; <q>well.. uboot v2 is still nascent.. it will take sometime to bring it to stability. </q></li>
<li class="message">[<a href="#T19:17:03" id="T19:17:03"><abbr title="2008-05-13T19:17:03+00:00">19:17:03</abbr></a>] &lt;<cite>NishanthMenon</cite>&gt; <q>meanwhile it does make sense to keep v1 alive and kicking :)</q></li>
<li class="message">[<a href="#T19:17:33" id="T19:17:33"><abbr title="2008-05-13T19:17:33+00:00">19:17:33</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Beagle v1 patches will need some major rework</q></li>
<li class="message">[<a href="#T19:18:28" id="T19:18:28"><abbr title="2008-05-13T19:18:28+00:00">19:18:28</abbr></a>] &lt;<cite>NishanthMenon</cite>&gt; <q>that is the biggest bottleneck. getting all those mods in for v1 is a pain.. we kinda diverged...</q></li>
<li class="message">[<a href="#T19:19:27" id="T19:19:27"><abbr title="2008-05-13T19:19:27+00:00">19:19:27</abbr></a>] &lt;<cite>NishanthMenon</cite>&gt; <q>on a previous question: uboot v1: all patches go to peter pearse. V2: all patches to Sascha</q></li>
<li class="message">[<a href="#T19:20:15" id="T19:20:15"><abbr title="2008-05-13T19:20:15+00:00">19:20:15</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>uboot v1: I would propose to send all patches to uboot list CC peter. And then see if he answers.</q></li>
<li class="message">[<a href="#T19:21:11" id="T19:21:11"><abbr title="2008-05-13T19:21:11+00:00">19:21:11</abbr></a>] &lt;<cite>NishanthMenon</cite>&gt; <q>dirk2: just note that the code arch i am doing for v2 could be lot different from V1.</q></li>
<li class="message">[<a href="#T19:21:27" id="T19:21:27"><abbr title="2008-05-13T19:21:27+00:00">19:21:27</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Yes, I know.</q></li>
<li class="message">[<a href="#T19:21:34" id="T19:21:34"><abbr title="2008-05-13T19:21:34+00:00">19:21:34</abbr></a>] &lt;<cite>NishanthMenon</cite>&gt; <q>i am hoping i can get a SRAM mode patch support by next week or so</q></li>
<li class="message">[<a href="#T19:22:27" id="T19:22:27"><abbr title="2008-05-13T19:22:27+00:00">19:22:27</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>As I understand it from patch point of view, v1 and v2 are so different that it's like "patches for uboot vs patches for kernel".</q></li>
<li class="action">[<a href="#T19:22:34" id="T19:22:34"><abbr title="2008-05-13T19:22:34+00:00">19:22:34</abbr></a>] <span>* NishanthMenon wishing to go 100% into u-boot v2 :(.... sigh to all those meetings..</span></li>
<li class="message">[<a href="#T19:22:52" id="T19:22:52"><abbr title="2008-05-13T19:22:52+00:00">19:22:52</abbr></a>] &lt;<cite>dirk2</cite>&gt; <q>Have to leave as well...</q></li>
<li class="message">[<a href="#T19:23:12" id="T19:23:12"><abbr title="2008-05-13T19:23:12+00:00">19:23:12</abbr></a>] &lt;<cite>NishanthMenon</cite>&gt; <q>cya around.. bye...</q></li>
<li class="part">[<a href="#T19:24:49" id="T19:24:49"><abbr title="2008-05-13T19:24:49+00:00">19:24:49</abbr></a>] <span>* dirk2 (n=dirk@F31ab.f.strato-dslnet.de) has left #beagle</span></li>
<li class="quit">[<a href="#T19:51:33" id="T19:51:33"><abbr title="2008-05-13T19:51:33+00:00">19:51:33</abbr></a>] <span>* JoeBorn (n=jborn@adsl-75-2-242-90.dsl.chcgil.sbcglobal.net) Quit (Remote closed the connection)</span></li>
<li class="join">[<a href="#T19:56:54" id="T19:56:54"><abbr title="2008-05-13T19:56:54+00:00">19:56:54</abbr></a>] <span>* JoeBorn_ (n=jborn@adsl-75-2-242-90.dsl.chcgil.sbcglobal.net) has joined #beagle</span></li>
<li class="join">[<a href="#T19:58:47" id="T19:58:47"><abbr title="2008-05-13T19:58:47+00:00">19:58:47</abbr></a>] <span>* bazbell (n=a0192809@nat/ti/x-57af036e0b524fb9) has joined #beagle</span></li>
<li class="quit">[<a href="#T20:26:16" id="T20:26:16"><abbr title="2008-05-13T20:26:16+00:00">20:26:16</abbr></a>] <span>* richardw (n=richardw@nat/ti/x-b5495e2fc15868af) Quit ("Leaving")</span></li>
<li class="nick-change">[<a href="#T20:59:13" id="T20:59:13"><abbr title="2008-05-13T20:59:13+00:00">20:59:13</abbr></a>] <span>* JoeBorn_ is now known as JoeBorn</span></li>
<li class="join">[<a href="#T21:09:19" id="T21:09:19"><abbr title="2008-05-13T21:09:19+00:00">21:09:19</abbr></a>] <span>* jkridner|work (n=a0321898@nat/ti/x-13d81bc16a7f66e9) has joined #beagle</span></li>
<li class="message">[<a href="#T21:14:13" id="T21:14:13"><abbr title="2008-05-13T21:14:13+00:00">21:14:13</abbr></a>] &lt;<cite>ldesnogu|dinner</cite>&gt; <q>gn all</q></li>
<li class="part">[<a href="#T21:14:15" id="T21:14:15"><abbr title="2008-05-13T21:14:15+00:00">21:14:15</abbr></a>] <span>* ldesnogu|dinner (n=ldesnogu@ven06-2-82-247-86-183.fbx.proxad.net) has left #beagle</span></li>
<li class="part">[<a href="#T21:29:23" id="T21:29:23"><abbr title="2008-05-13T21:29:23+00:00">21:29:23</abbr></a>] <span>* khilman (n=khilman@nat/montavista/x-0556d0ffd67ef9cb) has left #beagle</span></li>
<li class="quit">[<a href="#T21:30:50" id="T21:30:50"><abbr title="2008-05-13T21:30:50+00:00">21:30:50</abbr></a>] <span>* prpplague (n=dave@mail.americanmicrosystems.com) Quit ("Leaving")</span></li>
<li class="join">[<a href="#T21:31:52" id="T21:31:52"><abbr title="2008-05-13T21:31:52+00:00">21:31:52</abbr></a>] <span>* khilman (n=khilman@nat/montavista/x-0556d0ffd67ef9cb) has joined #beagle</span></li>
<li class="quit">[<a href="#T22:07:53" id="T22:07:53"><abbr title="2008-05-13T22:07:53+00:00">22:07:53</abbr></a>] <span>* jkridner|work (n=a0321898@nat/ti/x-13d81bc16a7f66e9) Quit (Remote closed the connection)</span></li>
<li class="quit">[<a href="#T22:29:42" id="T22:29:42"><abbr title="2008-05-13T22:29:42+00:00">22:29:42</abbr></a>] <span>* Crofton (n=balister@86-42-211-177.b-ras1.cld.dublin.eircom.net) Quit ("Leaving")</span></li>
<li class="message">[<a href="#T22:32:02" id="T22:32:02"><abbr title="2008-05-13T22:32:02+00:00">22:32:02</abbr></a>] &lt;<cite>koen|uni</cite>&gt; <q>ah</q></li>
<li class="message">[<a href="#T22:32:17" id="T22:32:17"><abbr title="2008-05-13T22:32:17+00:00">22:32:17</abbr></a>] &lt;<cite>koen|uni</cite>&gt; <q>-ftree-vectorize kills the glibc compile</q></li>
<li class="nick-change">[<a href="#T22:32:19" id="T22:32:19"><abbr title="2008-05-13T22:32:19+00:00">22:32:19</abbr></a>] <span>* koen|uni is now known as koen</span></li>
<li class="message">[<a href="#T22:33:31" id="T22:33:31"><abbr title="2008-05-13T22:33:31+00:00">22:33:31</abbr></a>] &lt;<cite>koen</cite>&gt; <q>that sucks since libm is in glibc :(</q></li>
<li class="message">[<a href="#T22:37:29" id="T22:37:29"><abbr title="2008-05-13T22:37:29+00:00">22:37:29</abbr></a>] &lt;<cite>ds2</cite>&gt; <q>try uClibc instead?</q></li>
<li class="message">[<a href="#T22:44:49" id="T22:44:49"><abbr title="2008-05-13T22:44:49+00:00">22:44:49</abbr></a>] &lt;<cite>koen</cite>&gt; <q>heh</q></li>
<li class="message">[<a href="#T22:44:58" id="T22:44:58"><abbr title="2008-05-13T22:44:58+00:00">22:44:58</abbr></a>] &lt;<cite>koen</cite>&gt; <q>Ultra Castrated libc</q></li>
<li class="message">[<a href="#T22:45:17" id="T22:45:17"><abbr title="2008-05-13T22:45:17+00:00">22:45:17</abbr></a>] &lt;<cite>koen</cite>&gt; <q>and it wouldn't help, since that piece of code in libc is a verbatime copy of the libc code</q></li>
<li class="message">[<a href="#T22:45:40" id="T22:45:40"><abbr title="2008-05-13T22:45:40+00:00">22:45:40</abbr></a>] &lt;<cite>koen</cite>&gt; <q>and uclibc doesn't do nptl for arm</q></li>
<li class="message">[<a href="#T22:45:56" id="T22:45:56"><abbr title="2008-05-13T22:45:56+00:00">22:45:56</abbr></a>] &lt;<cite>koen</cite>&gt; <q>(and no, a stale branch doesn't count)</q></li>
<li class="quit">[<a href="#T23:14:59" id="T23:14:59"><abbr title="2008-05-13T23:14:59+00:00">23:14:59</abbr></a>] <span>* NishanthMenon (n=nmenon@nat/ti/x-3bd58511ece7ee53) Quit ("Ex-Chat")</span></li>
<li class="quit">[<a href="#T23:48:58" id="T23:48:58"><abbr title="2008-05-13T23:48:58+00:00">23:48:58</abbr></a>] <span>* bazbell (n=a0192809@nat/ti/x-57af036e0b524fb9) Quit (Remote closed the connection)</span></li>
<li class="quit">[<a href="#T23:54:49" id="T23:54:49"><abbr title="2008-05-13T23:54:49+00:00">23:54:49</abbr></a>] <span>* JoeBorn (n=jborn@adsl-75-2-242-90.dsl.chcgil.sbcglobal.net) Quit (Read error: 110 (Connection timed out))</span></li>
