# curriculum-vitae

# ğŸ’» Biren Gami â€” VLSI & Embedded Systems Enthusiast.

Welcome to my repository!  
Iâ€™m an **Electronics and Communication Engineering** student at **SVNIT Surat** passionate about **Digital Design, VLSI**, and **FPGA-based systems**.  
This space hosts my academic and personal projects in **Verilog**, **C/C++**, and Hardware description workflows â€” along with practical implementations on FPGA platforms.

---

## ğŸ“š Education
- **B.Tech in Electronics & Communication Engineering** â€” SVNIT Surat (Dec 2021 â€“ May 2025)  
  CGPA: **7.9/10**
- **Higher Secondary Education** â€” Gujarat Board (July 2019 â€“ Mar 2021)  
  Percentage: **93.38%**

---

## ğŸ”§ Skills & Tools
### **Core Skills**
- **Languages:** Verilog HDL, Verilog-A, C, Python, Embedded C  
- **Digital Design & Architecture:** Digital Logic Design, Static Timing Analysis (STA), Processor Architecture (RISC-V)  
- **VLSI Fundamentals:** Analog Layout Design, RTL Design, DRC/LVS Verification  
- **Platforms:** FPGA-based implementation using Xilinx Vivado & Basys3

### **Software & Tools**
- Cadence Virtuoso | Xilinx Vivado | LTSpice | NGSpice | Atmel AVR | MATLAB | Proteus  
- Working knowledge of **Linux** for development & testing

---

## ğŸ›  Featured Projects

### **1. Cadence Virtuoso: 8-Bit Manchester Carry Chain Adder** *(Oct 2024 â€“ Nov 2024)*
- Designed and simulated **8-bit Manchester carry chain adder** for faster speed in 180nm technology node  
- Performed **Schematic and Layout Design** for different blocks like **XOR, AND, Inverter, Generate, and Propagate**  
- Conducted **Design Rule Check (DRC)** and **Layout Versus Schematic (LVS)** verification for all created cells  
- Performed **RC Extraction**, **Pre-Layout**, and **Post-Layout simulation** to evaluate performance

---

### **2. Systolic Array Architecture on FPGA** *(May 2024 â€“ June 2024)*
- Designed a **systolic array architecture** for **3Ã—3 matrix multiplication** of **32-bit floating-point numbers**  
- Achieved multiplication output in **9 clock cycles**, **3Ã— faster** than the 27 cycles required for typical sequential multiplication

---

### **3. Xilinx Vivado: 8Ã—8 Wallace Tree Multiplier** *(Mar 2024 â€“ Apr 2024)*
- Designed and implemented a **Wallace Tree multiplier** architecture optimized for **speed** using **structural modelling**  
- Conducted **Pre-synthesis simulation** for functional verification  
- Conducted **Post-synthesis analysis** to evaluate **area utilization**, **power consumption**, and **timing characteristics**  
- Generated the **bitstream file** and demonstrated the logic on the **Basys3 FPGA** device

---

### **4. Mini Projects: Digital Design using Verilog** *(Jan 2024 â€“ Feb 2024)*
- Designed and verified **FIFO**, **single/dual Port RAMs** for memory operations  
- Implemented and tested the working of **vending machine** and **sequence detectors** using **Mealy** and **Moore** Finite State Machines

---

## ğŸ† Achievements
- **Executive**, Drishti â€” A Revolutionary Concept (Technical Club of SVNIT)  
- Qualified **1st and 2nd rounds of ROBOCON-2023** with **94.7/100** and **85/100** respectively  
- Participated in **Grand Finale at National Level Robotics Competition ROBOFEST 3.0** conducted by Government of Gujarat and secured a **â‚¹2.5 Lakh** prize grant

---

## ğŸš€ Why Iâ€™m a Strong Candidate for VLSI/Digital Design Roles

âœ… **Strong foundation in C/C++** â€” Efficient and optimized implementations for embedded systems and FPGA control logic  
âœ… **Proficient in Verilog/SystemVerilog** â€” RTL design, simulation, and synthesis workflows  
âœ… **Solid understanding of Digital Design & Computer Architecture** â€” STA, RISC-V, pipeline concepts, and architectural optimization  
âœ… **Linux Development Experience** â€” Comfortable with build automation, scripting, and hardware toolchains on Linux  
âœ… **Proven Project Experience** â€” End-to-end VLSI workflows from schematic design to FPGA implementation

---

## ğŸ“« Connect with Me
- **LinkedIn:** [linkedin.com/in/gamibiren](https://www.linkedin.com/in/gamibiren)  
- **GitHub:** [github.com/BirenGami](https://github.com/BirenGami)  
- **Email:** gamibiren@gmail.com
  
---
ğŸ“„ **[Download My Resume](Biren_Gami_Resume.pdf)**

---
â­ *If you find these projects interesting, feel free to fork or star this repo!*
