.NAME=74LS173
.PINS=16
M
N
Q1
Q2
Q3
Q4
CLK
GND
g1
g2
D4
D3
D2
D1
CLR
VCC
This device consists of 4 D-type flip-flops with common
clear and clock.  Two data enables (/G1,/G2) are provided
as well as two output controls (M,N).

TRUTH TABLE
+-----+-----+-----+-----+---++---+
| CLR | CLK | /G1 | /G2 | D || Q |
==================================
| H   | X   | X   | X   | X || L |
+-----+-----+-----+-----+---++---+
| L   | L   | X   | X   | X || Q*|
+-----+-----+-----+-----+---++---+
| L   | /   | H   | X   | X || Q*|
+-----+-----+-----+-----+---++---+
| L   | /   | X   | H   | X || Q*|
+-----+-----+-----+-----+---++---+
| L   | /   | L   | L   | L || L |
+-----+-----+-----+-----+---++---+
| L   | /   | L   | L   | H || H |
+-----+-----+-----+-----+---++---+
* Previous state of Q
If either M or N or both are high the outputs will 
be in the tri-stated condition.

PROPAGATION DELAY
+----------+----------+----------+------------------------+
| FUNCTION |   FROM   |    TO    | TIME                   |
===========================================================
| tPHL     | CLR      | Q        | 26-35 ns               |
+----------+----------+----------+------------------------+
| tPLH     | CLK      | Q        | 17-25 ns               |
+----------+----------+----------+------------------------+
| tPHL     | CLK      | Q        | 22-30 ns               |
+----------+----------+----------+------------------------+
| tPZH     | M,N      | Q        | 15-23 ns               |
+----------+----------+----------+------------------------+
| tPZL     | M,N      | Q        | 18-27 ns               |
+----------+----------+----------+------------------------+
| tPHZ     | M,N      | Q        | 11-20 ns               |
+----------+----------+----------+------------------------+
| tPLZ     | M,N      | Q        | 11-17 ns               |
+----------+----------+----------+------------------------+
