Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Feb  4 15:48:13 2019
| Host         : W0D9A8A70C19943 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MasterComponent_timing_summary_routed.rpt -pb MasterComponent_timing_summary_routed.pb -rpx MasterComponent_timing_summary_routed.rpx -warn_on_violation
| Design       : MasterComponent
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: inFast (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: compClock1Hz/clockOut_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: compClock250Hz/clockOut_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: compClock2Hz/clockOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.727        0.000                      0                  201        0.207        0.000                      0                  201        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
C100Mhz_pin                     {0.000 5.000}      10.000          100.000         
compClockManager/inst/in100MHz  {0.000 5.000}      10.000          100.000         
  clkfbout_ClockManager         {0.000 5.000}      10.000          100.000         
  out100MHz_ClockManager        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
C100Mhz_pin                           4.081        0.000                      0                   55        0.218        0.000                      0                   55        4.500        0.000                       0                    30  
compClockManager/inst/in100MHz                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_ClockManager                                                                                                                                                           7.845        0.000                       0                     3  
  out100MHz_ClockManager              5.511        0.000                      0                   73        0.207        0.000                      0                   73        4.500        0.000                       0                    75  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              ----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**       C100Mhz_pin             out100MHz_ClockManager        3.727        0.000                      0                   73        0.856        0.000                      0                   73  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  C100Mhz_pin
  To Clock:  C100Mhz_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 2.389ns (44.772%)  route 2.947ns (55.228%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     5.087    compDebouncer/inClock
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.660     6.204    compDebouncer/highCount[0]
    SLICE_X56Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.799 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.916    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.033    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.150    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  compDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.267    compDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.582 r  compDebouncer/highCount0_inferred__0/i__carry__4/O[3]
                         net (fo=2, routed)           0.564     8.146    compDebouncer/highCount0[24]
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.307     8.453 r  compDebouncer/highCount[24]_i_1/O
                         net (fo=2, routed)           0.633     9.086    compDebouncer/highCount[24]_i_1_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I3_O)        0.124     9.210 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.407     9.617    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.741 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.682    10.423    compDebouncer/p_0_in
    SLICE_X54Y12         FDRE                                         r  compDebouncer/highCount_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    14.789    compDebouncer/inClock
    SLICE_X54Y12         FDRE                                         r  compDebouncer/highCount_reg[13]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X54Y12         FDRE (Setup_fdre_C_R)       -0.524    14.504    compDebouncer/highCount_reg[13]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 2.389ns (44.772%)  route 2.947ns (55.228%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     5.087    compDebouncer/inClock
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.660     6.204    compDebouncer/highCount[0]
    SLICE_X56Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.799 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.916    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.033    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.150    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  compDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.267    compDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.582 r  compDebouncer/highCount0_inferred__0/i__carry__4/O[3]
                         net (fo=2, routed)           0.564     8.146    compDebouncer/highCount0[24]
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.307     8.453 r  compDebouncer/highCount[24]_i_1/O
                         net (fo=2, routed)           0.633     9.086    compDebouncer/highCount[24]_i_1_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I3_O)        0.124     9.210 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.407     9.617    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.741 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.682    10.423    compDebouncer/p_0_in
    SLICE_X54Y12         FDRE                                         r  compDebouncer/highCount_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    14.789    compDebouncer/inClock
    SLICE_X54Y12         FDRE                                         r  compDebouncer/highCount_reg[15]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X54Y12         FDRE (Setup_fdre_C_R)       -0.524    14.504    compDebouncer/highCount_reg[15]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.336ns  (logic 2.389ns (44.772%)  route 2.947ns (55.228%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     5.087    compDebouncer/inClock
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.660     6.204    compDebouncer/highCount[0]
    SLICE_X56Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.799 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.916    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.033    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.150    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  compDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.267    compDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.582 r  compDebouncer/highCount0_inferred__0/i__carry__4/O[3]
                         net (fo=2, routed)           0.564     8.146    compDebouncer/highCount0[24]
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.307     8.453 r  compDebouncer/highCount[24]_i_1/O
                         net (fo=2, routed)           0.633     9.086    compDebouncer/highCount[24]_i_1_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I3_O)        0.124     9.210 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.407     9.617    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.741 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.682    10.423    compDebouncer/p_0_in
    SLICE_X54Y12         FDRE                                         r  compDebouncer/highCount_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    14.789    compDebouncer/inClock
    SLICE_X54Y12         FDRE                                         r  compDebouncer/highCount_reg[23]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X54Y12         FDRE (Setup_fdre_C_R)       -0.524    14.504    compDebouncer/highCount_reg[23]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                         -10.423    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.379ns  (logic 2.389ns (44.416%)  route 2.990ns (55.584%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     5.087    compDebouncer/inClock
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.660     6.204    compDebouncer/highCount[0]
    SLICE_X56Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.799 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.916    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.033    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.150    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  compDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.267    compDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.582 r  compDebouncer/highCount0_inferred__0/i__carry__4/O[3]
                         net (fo=2, routed)           0.564     8.146    compDebouncer/highCount0[24]
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.307     8.453 r  compDebouncer/highCount[24]_i_1/O
                         net (fo=2, routed)           0.633     9.086    compDebouncer/highCount[24]_i_1_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I3_O)        0.124     9.210 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.407     9.617    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.741 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.725    10.466    compDebouncer/p_0_in
    SLICE_X57Y8          FDRE                                         r  compDebouncer/highCount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.452    14.793    compDebouncer/inClock
    SLICE_X57Y8          FDRE                                         r  compDebouncer/highCount_reg[3]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y8          FDRE (Setup_fdre_C_R)       -0.429    14.589    compDebouncer/highCount_reg[3]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 2.389ns (44.443%)  route 2.986ns (55.557%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     5.087    compDebouncer/inClock
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.660     6.204    compDebouncer/highCount[0]
    SLICE_X56Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.799 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.916    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.033    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.150    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  compDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.267    compDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.582 r  compDebouncer/highCount0_inferred__0/i__carry__4/O[3]
                         net (fo=2, routed)           0.564     8.146    compDebouncer/highCount0[24]
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.307     8.453 r  compDebouncer/highCount[24]_i_1/O
                         net (fo=2, routed)           0.633     9.086    compDebouncer/highCount[24]_i_1_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I3_O)        0.124     9.210 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.407     9.617    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.741 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.722    10.463    compDebouncer/p_0_in
    SLICE_X57Y9          FDRE                                         r  compDebouncer/highCount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.451    14.792    compDebouncer/inClock
    SLICE_X57Y9          FDRE                                         r  compDebouncer/highCount_reg[1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y9          FDRE (Setup_fdre_C_R)       -0.429    14.588    compDebouncer/highCount_reg[1]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 2.389ns (44.443%)  route 2.986ns (55.557%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     5.087    compDebouncer/inClock
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.660     6.204    compDebouncer/highCount[0]
    SLICE_X56Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.799 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.916    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.033    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.150    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  compDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.267    compDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.582 r  compDebouncer/highCount0_inferred__0/i__carry__4/O[3]
                         net (fo=2, routed)           0.564     8.146    compDebouncer/highCount0[24]
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.307     8.453 r  compDebouncer/highCount[24]_i_1/O
                         net (fo=2, routed)           0.633     9.086    compDebouncer/highCount[24]_i_1_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I3_O)        0.124     9.210 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.407     9.617    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.741 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.722    10.463    compDebouncer/p_0_in
    SLICE_X57Y9          FDRE                                         r  compDebouncer/highCount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.451    14.792    compDebouncer/inClock
    SLICE_X57Y9          FDRE                                         r  compDebouncer/highCount_reg[4]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y9          FDRE (Setup_fdre_C_R)       -0.429    14.588    compDebouncer/highCount_reg[4]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.375ns  (logic 2.389ns (44.443%)  route 2.986ns (55.557%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     5.087    compDebouncer/inClock
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.660     6.204    compDebouncer/highCount[0]
    SLICE_X56Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.799 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.916    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.033    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.150    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  compDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.267    compDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.582 r  compDebouncer/highCount0_inferred__0/i__carry__4/O[3]
                         net (fo=2, routed)           0.564     8.146    compDebouncer/highCount0[24]
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.307     8.453 r  compDebouncer/highCount[24]_i_1/O
                         net (fo=2, routed)           0.633     9.086    compDebouncer/highCount[24]_i_1_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I3_O)        0.124     9.210 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.407     9.617    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.741 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.722    10.463    compDebouncer/p_0_in
    SLICE_X57Y9          FDRE                                         r  compDebouncer/highCount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.451    14.792    compDebouncer/inClock
    SLICE_X57Y9          FDRE                                         r  compDebouncer/highCount_reg[6]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y9          FDRE (Setup_fdre_C_R)       -0.429    14.588    compDebouncer/highCount_reg[6]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.463    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 2.389ns (44.505%)  route 2.979ns (55.495%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     5.087    compDebouncer/inClock
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.660     6.204    compDebouncer/highCount[0]
    SLICE_X56Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.799 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.916    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.033    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.150    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  compDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.267    compDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.582 r  compDebouncer/highCount0_inferred__0/i__carry__4/O[3]
                         net (fo=2, routed)           0.564     8.146    compDebouncer/highCount0[24]
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.307     8.453 r  compDebouncer/highCount[24]_i_1/O
                         net (fo=2, routed)           0.633     9.086    compDebouncer/highCount[24]_i_1_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I3_O)        0.124     9.210 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.407     9.617    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.741 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.715    10.455    compDebouncer/p_0_in
    SLICE_X57Y14         FDRE                                         r  compDebouncer/highCount_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    14.789    compDebouncer/inClock
    SLICE_X57Y14         FDRE                                         r  compDebouncer/highCount_reg[20]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y14         FDRE (Setup_fdre_C_R)       -0.429    14.585    compDebouncer/highCount_reg[20]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.368ns  (logic 2.389ns (44.505%)  route 2.979ns (55.495%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     5.087    compDebouncer/inClock
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.660     6.204    compDebouncer/highCount[0]
    SLICE_X56Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.799 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.916    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.033    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.150    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  compDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.267    compDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.582 r  compDebouncer/highCount0_inferred__0/i__carry__4/O[3]
                         net (fo=2, routed)           0.564     8.146    compDebouncer/highCount0[24]
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.307     8.453 r  compDebouncer/highCount[24]_i_1/O
                         net (fo=2, routed)           0.633     9.086    compDebouncer/highCount[24]_i_1_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I3_O)        0.124     9.210 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.407     9.617    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.741 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.715    10.455    compDebouncer/p_0_in
    SLICE_X57Y14         FDRE                                         r  compDebouncer/highCount_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.448    14.789    compDebouncer/inClock
    SLICE_X57Y14         FDRE                                         r  compDebouncer/highCount_reg[22]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X57Y14         FDRE (Setup_fdre_C_R)       -0.429    14.585    compDebouncer/highCount_reg[22]
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (C100Mhz_pin rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 2.389ns (45.464%)  route 2.866ns (54.536%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.566     5.087    compDebouncer/inClock
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.660     6.204    compDebouncer/highCount[0]
    SLICE_X56Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.799 r  compDebouncer/highCount0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.799    compDebouncer/highCount0_inferred__0/i__carry_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.916 r  compDebouncer/highCount0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.916    compDebouncer/highCount0_inferred__0/i__carry__0_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.033 r  compDebouncer/highCount0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.033    compDebouncer/highCount0_inferred__0/i__carry__1_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.150 r  compDebouncer/highCount0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.150    compDebouncer/highCount0_inferred__0/i__carry__2_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.267 r  compDebouncer/highCount0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.267    compDebouncer/highCount0_inferred__0/i__carry__3_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.582 r  compDebouncer/highCount0_inferred__0/i__carry__4/O[3]
                         net (fo=2, routed)           0.564     8.146    compDebouncer/highCount0[24]
    SLICE_X55Y13         LUT4 (Prop_lut4_I1_O)        0.307     8.453 r  compDebouncer/highCount[24]_i_1/O
                         net (fo=2, routed)           0.633     9.086    compDebouncer/highCount[24]_i_1_n_0
    SLICE_X55Y12         LUT4 (Prop_lut4_I3_O)        0.124     9.210 f  compDebouncer/highCount[26]_i_3/O
                         net (fo=1, routed)           0.407     9.617    compDebouncer/highCount[26]_i_3_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I2_O)        0.124     9.741 r  compDebouncer/highCount[26]_i_1/O
                         net (fo=27, routed)          0.601    10.342    compDebouncer/p_0_in
    SLICE_X55Y14         FDRE                                         r  compDebouncer/highCount_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  inClock (IN)
                         net (fo=0)                   0.000    10.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.447    14.788    compDebouncer/inClock
    SLICE_X55Y14         FDRE                                         r  compDebouncer/highCount_reg[26]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y14         FDRE (Setup_fdre_C_R)       -0.429    14.598    compDebouncer/highCount_reg[26]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  4.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.179%)  route 0.123ns (39.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    compDebouncer/inClock
    SLICE_X57Y13         FDRE                                         r  compDebouncer/highCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  compDebouncer/highCount_reg[17]/Q
                         net (fo=3, routed)           0.123     1.711    compDebouncer/highCount[17]
    SLICE_X57Y13         LUT4 (Prop_lut4_I3_O)        0.045     1.756 r  compDebouncer/highCount[17]_i_1/O
                         net (fo=1, routed)           0.000     1.756    compDebouncer/highCount[17]_i_1_n_0
    SLICE_X57Y13         FDRE                                         r  compDebouncer/highCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.959    compDebouncer/inClock
    SLICE_X57Y13         FDRE                                         r  compDebouncer/highCount_reg[17]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X57Y13         FDRE (Hold_fdre_C_D)         0.091     1.538    compDebouncer/highCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 compDebouncer/lastState_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.763%)  route 0.141ns (40.237%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    compDebouncer/inClock
    SLICE_X56Y14         FDRE                                         r  compDebouncer/lastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  compDebouncer/lastState_reg/Q
                         net (fo=41, routed)          0.141     1.752    compDebouncer/lastState
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.797 r  compDebouncer/highCount[20]_i_1/O
                         net (fo=1, routed)           0.000     1.797    compDebouncer/highCount[20]_i_1_n_0
    SLICE_X57Y14         FDRE                                         r  compDebouncer/highCount_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.959    compDebouncer/inClock
    SLICE_X57Y14         FDRE                                         r  compDebouncer/highCount_reg[20]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X57Y14         FDRE (Hold_fdre_C_D)         0.091     1.551    compDebouncer/highCount_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 compDebouncer/lastState_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.592%)  route 0.142ns (40.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    compDebouncer/inClock
    SLICE_X56Y14         FDRE                                         r  compDebouncer/lastState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  compDebouncer/lastState_reg/Q
                         net (fo=41, routed)          0.142     1.753    compDebouncer/lastState
    SLICE_X57Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.798 r  compDebouncer/highCount[22]_i_1/O
                         net (fo=1, routed)           0.000     1.798    compDebouncer/highCount[22]_i_1_n_0
    SLICE_X57Y14         FDRE                                         r  compDebouncer/highCount_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.959    compDebouncer/inClock
    SLICE_X57Y14         FDRE                                         r  compDebouncer/highCount_reg[22]/C
                         clock pessimism             -0.499     1.460    
    SLICE_X57Y14         FDRE (Hold_fdre_C_D)         0.092     1.552    compDebouncer/highCount_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.445    compDebouncer/inClock
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  compDebouncer/highCount_reg[0]/Q
                         net (fo=3, routed)           0.180     1.767    compDebouncer/highCount[0]
    SLICE_X55Y13         LUT3 (Prop_lut3_I2_O)        0.042     1.809 r  compDebouncer/highCount[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    compDebouncer/highCount[0]_i_1_n_0
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.959    compDebouncer/inClock
    SLICE_X55Y13         FDRE                                         r  compDebouncer/highCount_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y13         FDRE (Hold_fdre_C_D)         0.105     1.550    compDebouncer/highCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.565     1.448    compDebouncer/inClock
    SLICE_X57Y12         FDRE                                         r  compDebouncer/highCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  compDebouncer/highCount_reg[14]/Q
                         net (fo=3, routed)           0.167     1.756    compDebouncer/highCount[14]
    SLICE_X57Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.801 r  compDebouncer/highCount[14]_i_1/O
                         net (fo=1, routed)           0.000     1.801    compDebouncer/highCount[14]_i_1_n_0
    SLICE_X57Y12         FDRE                                         r  compDebouncer/highCount_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.833     1.960    compDebouncer/inClock
    SLICE_X57Y12         FDRE                                         r  compDebouncer/highCount_reg[14]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X57Y12         FDRE (Hold_fdre_C_D)         0.091     1.539    compDebouncer/highCount_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.419%)  route 0.175ns (45.581%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    compDebouncer/inClock
    SLICE_X54Y12         FDRE                                         r  compDebouncer/highCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  compDebouncer/highCount_reg[15]/Q
                         net (fo=4, routed)           0.175     1.785    compDebouncer/highCount[15]
    SLICE_X54Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.830 r  compDebouncer/highCount[15]_i_1/O
                         net (fo=1, routed)           0.000     1.830    compDebouncer/highCount[15]_i_1_n_0
    SLICE_X54Y12         FDRE                                         r  compDebouncer/highCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.833     1.960    compDebouncer/inClock
    SLICE_X54Y12         FDRE                                         r  compDebouncer/highCount_reg[15]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X54Y12         FDRE (Hold_fdre_C_D)         0.121     1.567    compDebouncer/highCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.567     1.450    compDebouncer/inClock
    SLICE_X57Y8          FDRE                                         r  compDebouncer/highCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  compDebouncer/highCount_reg[3]/Q
                         net (fo=3, routed)           0.168     1.759    compDebouncer/highCount[3]
    SLICE_X57Y8          LUT4 (Prop_lut4_I3_O)        0.045     1.804 r  compDebouncer/highCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.804    compDebouncer/highCount[3]_i_1_n_0
    SLICE_X57Y8          FDRE                                         r  compDebouncer/highCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     1.963    compDebouncer/inClock
    SLICE_X57Y8          FDRE                                         r  compDebouncer/highCount_reg[3]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X57Y8          FDRE (Hold_fdre_C_D)         0.091     1.541    compDebouncer/highCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    compDebouncer/inClock
    SLICE_X55Y11         FDRE                                         r  compDebouncer/highCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  compDebouncer/highCount_reg[9]/Q
                         net (fo=4, routed)           0.168     1.756    compDebouncer/highCount[9]
    SLICE_X55Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.801 r  compDebouncer/highCount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.801    compDebouncer/highCount[9]_i_1_n_0
    SLICE_X55Y11         FDRE                                         r  compDebouncer/highCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.835     1.962    compDebouncer/inClock
    SLICE_X55Y11         FDRE                                         r  compDebouncer/highCount_reg[9]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.091     1.538    compDebouncer/highCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.562     1.445    compDebouncer/inClock
    SLICE_X55Y14         FDRE                                         r  compDebouncer/highCount_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y14         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  compDebouncer/highCount_reg[26]/Q
                         net (fo=2, routed)           0.168     1.754    compDebouncer/highCount[26]
    SLICE_X55Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  compDebouncer/highCount[26]_i_2/O
                         net (fo=3, routed)           0.000     1.799    compDebouncer/highCount[26]_i_2_n_0
    SLICE_X55Y14         FDRE                                         r  compDebouncer/highCount_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.959    compDebouncer/inClock
    SLICE_X55Y14         FDRE                                         r  compDebouncer/highCount_reg[26]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y14         FDRE (Hold_fdre_C_D)         0.091     1.536    compDebouncer/highCount_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 compDebouncer/highCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compDebouncer/highCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             C100Mhz_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (C100Mhz_pin rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.567     1.450    compDebouncer/inClock
    SLICE_X57Y9          FDRE                                         r  compDebouncer/highCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  compDebouncer/highCount_reg[1]/Q
                         net (fo=3, routed)           0.179     1.770    compDebouncer/highCount[1]
    SLICE_X57Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.815 r  compDebouncer/highCount[1]_i_1/O
                         net (fo=1, routed)           0.000     1.815    compDebouncer/highCount[1]_i_1_n_0
    SLICE_X57Y9          FDRE                                         r  compDebouncer/highCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.836     1.963    compDebouncer/inClock
    SLICE_X57Y9          FDRE                                         r  compDebouncer/highCount_reg[1]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X57Y9          FDRE (Hold_fdre_C_D)         0.091     1.541    compDebouncer/highCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         C100Mhz_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inClock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  inClock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y12   compDebouncer/Output_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y13   compDebouncer/highCount_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y14   compDebouncer/highCount_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   compDebouncer/highCount_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y13   compDebouncer/highCount_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y13   compDebouncer/highCount_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y14   compDebouncer/highCount_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y10   compDebouncer/highCount_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y8    compDebouncer/highCount_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   compDebouncer/highCount_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   compDebouncer/highCount_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   compDebouncer/highCount_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   compDebouncer/highCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   compDebouncer/highCount_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y12   compDebouncer/Output_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   compDebouncer/highCount_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y14   compDebouncer/highCount_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   compDebouncer/highCount_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   compDebouncer/highCount_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y12   compDebouncer/highCount_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   compDebouncer/highCount_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    compDebouncer/highCount_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   compDebouncer/highCount_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    compDebouncer/highCount_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   compDebouncer/highCount_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   compDebouncer/highCount_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   compDebouncer/highCount_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y11   compDebouncer/highCount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   compDebouncer/highCount_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  compClockManager/inst/in100MHz
  To Clock:  compClockManager/inst/in100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         compClockManager/inst/in100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/in100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockManager
  To Clock:  clkfbout_ClockManager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    compClockManager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  out100MHz_ClockManager
  To Clock:  out100MHz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        5.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.060ns (24.048%)  route 3.348ns (75.952%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.633     1.633    compClock1Hz/out100MHz
    SLICE_X63Y14         FDCE                                         r  compClock1Hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     2.089 f  compClock1Hz/counter_reg[18]/Q
                         net (fo=3, routed)           1.039     3.129    compClock1Hz/counter_reg_n_0_[18]
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.153     3.282 r  compClock1Hz/counter[26]_i_10/O
                         net (fo=1, routed)           0.819     4.100    compClock1Hz/counter[26]_i_10_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I0_O)        0.327     4.427 f  compClock1Hz/counter[26]_i_5/O
                         net (fo=28, routed)          1.490     5.917    compClock1Hz/counter[26]_i_5_n_0
    SLICE_X61Y11         LUT6 (Prop_lut6_I4_O)        0.124     6.041 r  compClock1Hz/counter[7]_i_1__1/O
                         net (fo=1, routed)           0.000     6.041    compClock1Hz/counter[7]_i_1__1_n_0
    SLICE_X61Y11         FDCE                                         r  compClock1Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.515    11.515    compClock1Hz/out100MHz
    SLICE_X61Y11         FDCE                                         r  compClock1Hz/counter_reg[7]/C
                         clock pessimism              0.080    11.595    
                         clock uncertainty           -0.074    11.521    
    SLICE_X61Y11         FDCE (Setup_fdce_C_D)        0.031    11.552    compClock1Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.552    
                         arrival time                          -6.041    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.060ns (24.822%)  route 3.210ns (75.178%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.633     1.633    compClock1Hz/out100MHz
    SLICE_X63Y14         FDCE                                         r  compClock1Hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     2.089 f  compClock1Hz/counter_reg[18]/Q
                         net (fo=3, routed)           1.039     3.129    compClock1Hz/counter_reg_n_0_[18]
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.153     3.282 r  compClock1Hz/counter[26]_i_10/O
                         net (fo=1, routed)           0.819     4.100    compClock1Hz/counter[26]_i_10_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I0_O)        0.327     4.427 f  compClock1Hz/counter[26]_i_5/O
                         net (fo=28, routed)          1.352     5.780    compClock1Hz/counter[26]_i_5_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.904 r  compClock1Hz/counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     5.904    compClock1Hz/counter[1]_i_1__1_n_0
    SLICE_X63Y11         FDCE                                         r  compClock1Hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.516    11.516    compClock1Hz/out100MHz
    SLICE_X63Y11         FDCE                                         r  compClock1Hz/counter_reg[1]/C
                         clock pessimism              0.094    11.610    
                         clock uncertainty           -0.074    11.536    
    SLICE_X63Y11         FDCE (Setup_fdce_C_D)        0.029    11.565    compClock1Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.565    
                         arrival time                          -5.904    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.661ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 1.060ns (24.811%)  route 3.212ns (75.189%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.633     1.633    compClock1Hz/out100MHz
    SLICE_X63Y14         FDCE                                         r  compClock1Hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     2.089 f  compClock1Hz/counter_reg[18]/Q
                         net (fo=3, routed)           1.039     3.129    compClock1Hz/counter_reg_n_0_[18]
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.153     3.282 r  compClock1Hz/counter[26]_i_10/O
                         net (fo=1, routed)           0.819     4.100    compClock1Hz/counter[26]_i_10_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I0_O)        0.327     4.427 f  compClock1Hz/counter[26]_i_5/O
                         net (fo=28, routed)          1.354     5.782    compClock1Hz/counter[26]_i_5_n_0
    SLICE_X63Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.906 r  compClock1Hz/counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     5.906    compClock1Hz/counter[6]_i_1__1_n_0
    SLICE_X63Y11         FDCE                                         r  compClock1Hz/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.516    11.516    compClock1Hz/out100MHz
    SLICE_X63Y11         FDCE                                         r  compClock1Hz/counter_reg[6]/C
                         clock pessimism              0.094    11.610    
                         clock uncertainty           -0.074    11.536    
    SLICE_X63Y11         FDCE (Setup_fdce_C_D)        0.031    11.567    compClock1Hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.567    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  5.661    

Slack (MET) :             5.689ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 1.064ns (25.069%)  route 3.180ns (74.931%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.636     1.636    compClock2Hz/out100MHz
    SLICE_X62Y9          FDCE                                         r  compClock2Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDCE (Prop_fdce_C_Q)         0.456     2.092 f  compClock2Hz/counter_reg[23]/Q
                         net (fo=3, routed)           0.972     3.064    compClock2Hz/counter_reg_n_0_[23]
    SLICE_X62Y7          LUT3 (Prop_lut3_I2_O)        0.152     3.216 r  compClock2Hz/counter[25]_i_7/O
                         net (fo=1, routed)           0.356     3.572    compClock2Hz/counter[25]_i_7_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.332     3.904 r  compClock2Hz/counter[25]_i_2/O
                         net (fo=27, routed)          1.853     5.757    compClock2Hz/counter[25]_i_2_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.881 r  compClock2Hz/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.881    compClock2Hz/counter[4]_i_1_n_0
    SLICE_X62Y4          FDCE                                         r  compClock2Hz/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    11.519    compClock2Hz/out100MHz
    SLICE_X62Y4          FDCE                                         r  compClock2Hz/counter_reg[4]/C
                         clock pessimism              0.094    11.613    
                         clock uncertainty           -0.074    11.539    
    SLICE_X62Y4          FDCE (Setup_fdce_C_D)        0.031    11.570    compClock2Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -5.881    
  -------------------------------------------------------------------
                         slack                                  5.689    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 1.064ns (25.135%)  route 3.169ns (74.865%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.636     1.636    compClock2Hz/out100MHz
    SLICE_X62Y9          FDCE                                         r  compClock2Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDCE (Prop_fdce_C_Q)         0.456     2.092 f  compClock2Hz/counter_reg[23]/Q
                         net (fo=3, routed)           0.972     3.064    compClock2Hz/counter_reg_n_0_[23]
    SLICE_X62Y7          LUT3 (Prop_lut3_I2_O)        0.152     3.216 r  compClock2Hz/counter[25]_i_7/O
                         net (fo=1, routed)           0.356     3.572    compClock2Hz/counter[25]_i_7_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.332     3.904 r  compClock2Hz/counter[25]_i_2/O
                         net (fo=27, routed)          1.842     5.746    compClock2Hz/counter[25]_i_2_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.870 r  compClock2Hz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     5.870    compClock2Hz/counter[3]_i_1_n_0
    SLICE_X62Y4          FDCE                                         r  compClock2Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    11.519    compClock2Hz/out100MHz
    SLICE_X62Y4          FDCE                                         r  compClock2Hz/counter_reg[3]/C
                         clock pessimism              0.094    11.613    
                         clock uncertainty           -0.074    11.539    
    SLICE_X62Y4          FDCE (Setup_fdce_C_D)        0.031    11.570    compClock2Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -5.870    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.231ns  (logic 1.064ns (25.151%)  route 3.167ns (74.849%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.636     1.636    compClock2Hz/out100MHz
    SLICE_X62Y9          FDCE                                         r  compClock2Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDCE (Prop_fdce_C_Q)         0.456     2.092 f  compClock2Hz/counter_reg[23]/Q
                         net (fo=3, routed)           0.972     3.064    compClock2Hz/counter_reg_n_0_[23]
    SLICE_X62Y7          LUT3 (Prop_lut3_I2_O)        0.152     3.216 r  compClock2Hz/counter[25]_i_7/O
                         net (fo=1, routed)           0.356     3.572    compClock2Hz/counter[25]_i_7_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.332     3.904 r  compClock2Hz/counter[25]_i_2/O
                         net (fo=27, routed)          1.839     5.743    compClock2Hz/counter[25]_i_2_n_0
    SLICE_X62Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.867 r  compClock2Hz/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.867    compClock2Hz/counter[2]_i_1_n_0
    SLICE_X62Y4          FDCE                                         r  compClock2Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    11.519    compClock2Hz/out100MHz
    SLICE_X62Y4          FDCE                                         r  compClock2Hz/counter_reg[2]/C
                         clock pessimism              0.094    11.613    
                         clock uncertainty           -0.074    11.539    
    SLICE_X62Y4          FDCE (Setup_fdce_C_D)        0.029    11.568    compClock2Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.568    
                         arrival time                          -5.867    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 compClock2Hz/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 1.064ns (25.243%)  route 3.151ns (74.757%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.636     1.636    compClock2Hz/out100MHz
    SLICE_X62Y9          FDCE                                         r  compClock2Hz/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y9          FDCE (Prop_fdce_C_Q)         0.456     2.092 f  compClock2Hz/counter_reg[23]/Q
                         net (fo=3, routed)           0.972     3.064    compClock2Hz/counter_reg_n_0_[23]
    SLICE_X62Y7          LUT3 (Prop_lut3_I2_O)        0.152     3.216 r  compClock2Hz/counter[25]_i_7/O
                         net (fo=1, routed)           0.356     3.572    compClock2Hz/counter[25]_i_7_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.332     3.904 r  compClock2Hz/counter[25]_i_2/O
                         net (fo=27, routed)          1.824     5.727    compClock2Hz/counter[25]_i_2_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I0_O)        0.124     5.851 r  compClock2Hz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     5.851    compClock2Hz/counter[9]_i_1_n_0
    SLICE_X62Y6          FDCE                                         r  compClock2Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    11.519    compClock2Hz/out100MHz
    SLICE_X62Y6          FDCE                                         r  compClock2Hz/counter_reg[9]/C
                         clock pessimism              0.094    11.613    
                         clock uncertainty           -0.074    11.539    
    SLICE_X62Y6          FDCE (Setup_fdce_C_D)        0.031    11.570    compClock2Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.570    
                         arrival time                          -5.851    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.760ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.890ns (21.333%)  route 3.282ns (78.667%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 11.514 - 10.000 ) 
    Source Clock Delay      (SCD):    1.631ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.631     1.631    compClock1Hz/out100MHz
    SLICE_X64Y15         FDCE                                         r  compClock1Hz/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y15         FDCE (Prop_fdce_C_Q)         0.518     2.149 f  compClock1Hz/counter_reg[21]/Q
                         net (fo=2, routed)           0.822     2.972    compClock1Hz/counter_reg_n_0_[21]
    SLICE_X64Y15         LUT2 (Prop_lut2_I0_O)        0.124     3.096 r  compClock1Hz/counter[26]_i_8/O
                         net (fo=2, routed)           0.804     3.900    compClock1Hz/counter[26]_i_8_n_0
    SLICE_X63Y15         LUT6 (Prop_lut6_I4_O)        0.124     4.024 r  compClock1Hz/counter[26]_i_2/O
                         net (fo=28, routed)          1.655     5.679    compClock1Hz/counter[26]_i_2_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I0_O)        0.124     5.803 r  compClock1Hz/counter[14]_i_1__1/O
                         net (fo=1, routed)           0.000     5.803    compClock1Hz/counter[14]_i_1__1_n_0
    SLICE_X63Y13         FDCE                                         r  compClock1Hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.514    11.514    compClock1Hz/out100MHz
    SLICE_X63Y13         FDCE                                         r  compClock1Hz/counter_reg[14]/C
                         clock pessimism              0.094    11.608    
                         clock uncertainty           -0.074    11.534    
    SLICE_X63Y13         FDCE (Setup_fdce_C_D)        0.029    11.563    compClock1Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                          -5.803    
  -------------------------------------------------------------------
                         slack                                  5.760    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.134ns  (logic 1.060ns (25.644%)  route 3.074ns (74.356%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 11.516 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.633     1.633    compClock1Hz/out100MHz
    SLICE_X63Y14         FDCE                                         r  compClock1Hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     2.089 f  compClock1Hz/counter_reg[18]/Q
                         net (fo=3, routed)           1.039     3.129    compClock1Hz/counter_reg_n_0_[18]
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.153     3.282 r  compClock1Hz/counter[26]_i_10/O
                         net (fo=1, routed)           0.819     4.100    compClock1Hz/counter[26]_i_10_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I0_O)        0.327     4.427 f  compClock1Hz/counter[26]_i_5/O
                         net (fo=28, routed)          1.216     5.643    compClock1Hz/counter[26]_i_5_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124     5.767 r  compClock1Hz/counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     5.767    compClock1Hz/counter[2]_i_1__1_n_0
    SLICE_X64Y11         FDCE                                         r  compClock1Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.516    11.516    compClock1Hz/out100MHz
    SLICE_X64Y11         FDCE                                         r  compClock1Hz/counter_reg[2]/C
                         clock pessimism              0.094    11.610    
                         clock uncertainty           -0.074    11.536    
    SLICE_X64Y11         FDCE (Setup_fdce_C_D)        0.077    11.613    compClock1Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -5.767    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 compClock1Hz/counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 1.060ns (25.952%)  route 3.024ns (74.048%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.575     1.575    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.633     1.633    compClock1Hz/out100MHz
    SLICE_X63Y14         FDCE                                         r  compClock1Hz/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDCE (Prop_fdce_C_Q)         0.456     2.089 f  compClock1Hz/counter_reg[18]/Q
                         net (fo=3, routed)           1.039     3.129    compClock1Hz/counter_reg_n_0_[18]
    SLICE_X63Y15         LUT4 (Prop_lut4_I3_O)        0.153     3.282 r  compClock1Hz/counter[26]_i_10/O
                         net (fo=1, routed)           0.819     4.100    compClock1Hz/counter[26]_i_10_n_0
    SLICE_X63Y13         LUT6 (Prop_lut6_I0_O)        0.327     4.427 f  compClock1Hz/counter[26]_i_5/O
                         net (fo=28, routed)          1.166     5.594    compClock1Hz/counter[26]_i_5_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I4_O)        0.124     5.718 r  compClock1Hz/counter[10]_i_1__1/O
                         net (fo=1, routed)           0.000     5.718    compClock1Hz/counter[10]_i_1__1_n_0
    SLICE_X63Y12         FDCE                                         r  compClock1Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.515    11.515    compClock1Hz/out100MHz
    SLICE_X63Y12         FDCE                                         r  compClock1Hz/counter_reg[10]/C
                         clock pessimism              0.094    11.609    
                         clock uncertainty           -0.074    11.535    
    SLICE_X63Y12         FDCE (Setup_fdce_C_D)        0.029    11.564    compClock1Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                          -5.718    
  -------------------------------------------------------------------
                         slack                                  5.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.211%)  route 0.157ns (45.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589     0.589    compClock250Hz/out100MHz
    SLICE_X59Y16         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.157     0.887    compClock250Hz/counter[15]
    SLICE_X60Y15         LUT5 (Prop_lut5_I3_O)        0.045     0.932 r  compClock250Hz/counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.932    compClock250Hz/counter[5]_i_1__0_n_0
    SLICE_X60Y15         FDCE                                         r  compClock250Hz/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.858     0.858    compClock250Hz/out100MHz
    SLICE_X60Y15         FDCE                                         r  compClock250Hz/counter_reg[5]/C
                         clock pessimism             -0.254     0.604    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.121     0.725    compClock250Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.897%)  route 0.159ns (46.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589     0.589    compClock250Hz/out100MHz
    SLICE_X59Y16         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.159     0.889    compClock250Hz/counter[15]
    SLICE_X60Y15         LUT5 (Prop_lut5_I3_O)        0.045     0.934 r  compClock250Hz/counter[10]_i_1__0/O
                         net (fo=1, routed)           0.000     0.934    compClock250Hz/counter[10]_i_1__0_n_0
    SLICE_X60Y15         FDCE                                         r  compClock250Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.858     0.858    compClock250Hz/out100MHz
    SLICE_X60Y15         FDCE                                         r  compClock250Hz/counter_reg[10]/C
                         clock pessimism             -0.254     0.604    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.120     0.724    compClock250Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.593     0.593    compClock1Hz/out100MHz
    SLICE_X64Y11         FDCE                                         r  compClock1Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDCE (Prop_fdce_C_Q)         0.164     0.757 f  compClock1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.149     0.906    compClock1Hz/counter_reg_n_0_[0]
    SLICE_X64Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.951 r  compClock1Hz/counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.951    compClock1Hz/counter[0]_i_1__1_n_0
    SLICE_X64Y11         FDCE                                         r  compClock1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.864     0.864    compClock1Hz/out100MHz
    SLICE_X64Y11         FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X64Y11         FDCE (Hold_fdce_C_D)         0.121     0.714    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.271%)  route 0.145ns (43.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589     0.589    compClock250Hz/out100MHz
    SLICE_X59Y16         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.145     0.874    compClock250Hz/counter[15]
    SLICE_X59Y16         LUT5 (Prop_lut5_I3_O)        0.045     0.919 r  compClock250Hz/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     0.919    compClock250Hz/counter[15]_i_1__0_n_0
    SLICE_X59Y16         FDCE                                         r  compClock250Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.857     0.857    compClock250Hz/out100MHz
    SLICE_X59Y16         FDCE                                         r  compClock250Hz/counter_reg[15]/C
                         clock pessimism             -0.268     0.589    
    SLICE_X59Y16         FDCE (Hold_fdce_C_D)         0.092     0.681    compClock250Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.676%)  route 0.113ns (33.324%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589     0.589    compClock250Hz/out100MHz
    SLICE_X59Y16         FDCE                                         r  compClock250Hz/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.128     0.717 f  compClock250Hz/counter_reg[16]/Q
                         net (fo=20, routed)          0.113     0.830    compClock250Hz/counter[16]
    SLICE_X59Y16         LUT5 (Prop_lut5_I2_O)        0.099     0.929 r  compClock250Hz/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.929    compClock250Hz/counter[14]_i_1__0_n_0
    SLICE_X59Y16         FDCE                                         r  compClock250Hz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.857     0.857    compClock250Hz/out100MHz
    SLICE_X59Y16         FDCE                                         r  compClock250Hz/counter_reg[14]/C
                         clock pessimism             -0.268     0.589    
    SLICE_X59Y16         FDCE (Hold_fdce_C_D)         0.092     0.681    compClock250Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.590     0.590    compClock250Hz/out100MHz
    SLICE_X59Y13         FDCE                                         r  compClock250Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDCE (Prop_fdce_C_Q)         0.141     0.731 f  compClock250Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     0.899    compClock250Hz/counter[0]
    SLICE_X59Y13         LUT5 (Prop_lut5_I4_O)        0.045     0.944 r  compClock250Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.944    compClock250Hz/counter[0]_i_1__0_n_0
    SLICE_X59Y13         FDCE                                         r  compClock250Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.859     0.859    compClock250Hz/out100MHz
    SLICE_X59Y13         FDCE                                         r  compClock250Hz/counter_reg[0]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X59Y13         FDCE (Hold_fdce_C_D)         0.091     0.681    compClock250Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.609%)  route 0.222ns (54.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.591     0.591    compClock1Hz/out100MHz
    SLICE_X65Y15         FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     0.732 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.222     0.953    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.045     0.998 r  compClock1Hz/counter[21]_i_1__0/O
                         net (fo=1, routed)           0.000     0.998    compClock1Hz/counter[21]_i_1__0_n_0
    SLICE_X64Y15         FDCE                                         r  compClock1Hz/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.860     0.860    compClock1Hz/out100MHz
    SLICE_X64Y15         FDCE                                         r  compClock1Hz/counter_reg[21]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X64Y15         FDCE (Hold_fdce_C_D)         0.120     0.724    compClock1Hz/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.244%)  route 0.225ns (54.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589     0.589    compClock250Hz/out100MHz
    SLICE_X59Y16         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.225     0.955    compClock250Hz/counter[15]
    SLICE_X60Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.000 r  compClock250Hz/counter[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.000    compClock250Hz/counter[9]_i_1__0_n_0
    SLICE_X60Y15         FDCE                                         r  compClock250Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.858     0.858    compClock250Hz/out100MHz
    SLICE_X60Y15         FDCE                                         r  compClock250Hz/counter_reg[9]/C
                         clock pessimism             -0.254     0.604    
    SLICE_X60Y15         FDCE (Hold_fdce_C_D)         0.121     0.725    compClock250Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 compClock1Hz/counter_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.573%)  route 0.231ns (55.427%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.591     0.591    compClock1Hz/out100MHz
    SLICE_X65Y15         FDCE                                         r  compClock1Hz/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDCE (Prop_fdce_C_Q)         0.141     0.732 f  compClock1Hz/counter_reg[26]/Q
                         net (fo=30, routed)          0.231     0.963    compClock1Hz/counter_reg_n_0_[26]
    SLICE_X64Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.008 r  compClock1Hz/counter[24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.008    compClock1Hz/counter[24]_i_1__0_n_0
    SLICE_X64Y15         FDCE                                         r  compClock1Hz/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.860     0.860    compClock1Hz/out100MHz
    SLICE_X64Y15         FDCE                                         r  compClock1Hz/counter_reg[24]/C
                         clock pessimism             -0.256     0.604    
    SLICE_X64Y15         FDCE (Hold_fdce_C_D)         0.121     0.725    compClock1Hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 compClock250Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             out100MHz_ClockManager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - out100MHz_ClockManager rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.739%)  route 0.239ns (56.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.549     0.549    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.589     0.589    compClock250Hz/out100MHz
    SLICE_X59Y16         FDCE                                         r  compClock250Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  compClock250Hz/counter_reg[15]/Q
                         net (fo=20, routed)          0.239     0.969    compClock250Hz/counter[15]
    SLICE_X60Y16         LUT5 (Prop_lut5_I3_O)        0.045     1.014 r  compClock250Hz/counter[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.014    compClock250Hz/counter[12]_i_1__0_n_0
    SLICE_X60Y16         FDCE                                         r  compClock250Hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.857     0.857    compClock250Hz/out100MHz
    SLICE_X60Y16         FDCE                                         r  compClock250Hz/counter_reg[12]/C
                         clock pessimism             -0.254     0.603    
    SLICE_X60Y16         FDCE (Hold_fdce_C_D)         0.121     0.724    compClock250Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         out100MHz_ClockManager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { compClockManager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    compClockManager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X65Y15     compClock1Hz/clockOut_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y12     compClock1Hz/counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y12     compClock1Hz/counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y12     compClock1Hz/counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y13     compClock1Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y13     compClock1Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y13     compClock1Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X63Y13     compClock1Hz/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  compClockManager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y12     compClock1Hz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y12     compClock1Hz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y12     compClock1Hz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y11     compClock1Hz/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y11     compClock1Hz/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y11     compClock1Hz/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y11     compClock1Hz/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y11     compClock1Hz/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y11     compClock1Hz/counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y11     compClock1Hz/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y11     compClock1Hz/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y11     compClock1Hz/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y11     compClock1Hz/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y11     compClock1Hz/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X64Y11     compClock1Hz/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y11     compClock1Hz/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X61Y11     compClock1Hz/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X63Y11     compClock1Hz/counter_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y15     compClock250Hz/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X60Y15     compClock250Hz/counter_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  C100Mhz_pin
  To Clock:  out100MHz_ClockManager

Setup :            0  Failing Endpoints,  Worst Slack        3.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[22]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.456ns (22.202%)  route 1.598ns (77.798%))
  Logic Levels:           0  
  Clock Path Skew:        -3.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         1.598     7.208    compClock1Hz/reset
    SLICE_X63Y15         FDCE                                         f  compClock1Hz/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.513    11.513    compClock1Hz/out100MHz
    SLICE_X63Y15         FDCE                                         r  compClock1Hz/counter_reg[22]/C
                         clock pessimism              0.000    11.513    
                         clock uncertainty           -0.173    11.340    
    SLICE_X63Y15         FDCE (Recov_fdce_C_CLR)     -0.405    10.935    compClock1Hz/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[25]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.054ns  (logic 0.456ns (22.202%)  route 1.598ns (77.798%))
  Logic Levels:           0  
  Clock Path Skew:        -3.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.513ns = ( 11.513 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         1.598     7.208    compClock1Hz/reset
    SLICE_X63Y15         FDCE                                         f  compClock1Hz/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.513    11.513    compClock1Hz/out100MHz
    SLICE_X63Y15         FDCE                                         r  compClock1Hz/counter_reg[25]/C
                         clock pessimism              0.000    11.513    
                         clock uncertainty           -0.173    11.340    
    SLICE_X63Y15         FDCE (Recov_fdce_C_CLR)     -0.405    10.935    compClock1Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         10.935    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[11]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.456ns (21.866%)  route 1.629ns (78.134%))
  Logic Levels:           0  
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         1.629     7.240    compClock250Hz/reset
    SLICE_X60Y16         FDCE                                         f  compClock250Hz/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.511    11.511    compClock250Hz/out100MHz
    SLICE_X60Y16         FDCE                                         r  compClock250Hz/counter_reg[11]/C
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.173    11.338    
    SLICE_X60Y16         FDCE (Recov_fdce_C_CLR)     -0.319    11.019    compClock250Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[12]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.456ns (21.866%)  route 1.629ns (78.134%))
  Logic Levels:           0  
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         1.629     7.240    compClock250Hz/reset
    SLICE_X60Y16         FDCE                                         f  compClock250Hz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.511    11.511    compClock250Hz/out100MHz
    SLICE_X60Y16         FDCE                                         r  compClock250Hz/counter_reg[12]/C
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.173    11.338    
    SLICE_X60Y16         FDCE (Recov_fdce_C_CLR)     -0.319    11.019    compClock250Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[13]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.456ns (21.866%)  route 1.629ns (78.134%))
  Logic Levels:           0  
  Clock Path Skew:        -3.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 11.511 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         1.629     7.240    compClock250Hz/reset
    SLICE_X60Y16         FDCE                                         f  compClock250Hz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.511    11.511    compClock250Hz/out100MHz
    SLICE_X60Y16         FDCE                                         r  compClock250Hz/counter_reg[13]/C
                         clock pessimism              0.000    11.511    
                         clock uncertainty           -0.173    11.338    
    SLICE_X60Y16         FDCE (Recov_fdce_C_CLR)     -0.319    11.019    compClock250Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         11.019    
                         arrival time                          -7.240    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[13]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.456ns (21.824%)  route 1.633ns (78.176%))
  Logic Levels:           0  
  Clock Path Skew:        -3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         1.633     7.244    compClock2Hz/reset
    SLICE_X64Y7          FDCE                                         f  compClock2Hz/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.518    11.518    compClock2Hz/out100MHz
    SLICE_X64Y7          FDCE                                         r  compClock2Hz/counter_reg[13]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.173    11.345    
    SLICE_X64Y7          FDCE (Recov_fdce_C_CLR)     -0.319    11.026    compClock2Hz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[14]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.456ns (21.824%)  route 1.633ns (78.176%))
  Logic Levels:           0  
  Clock Path Skew:        -3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         1.633     7.244    compClock2Hz/reset
    SLICE_X64Y7          FDCE                                         f  compClock2Hz/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.518    11.518    compClock2Hz/out100MHz
    SLICE_X64Y7          FDCE                                         r  compClock2Hz/counter_reg[14]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.173    11.345    
    SLICE_X64Y7          FDCE (Recov_fdce_C_CLR)     -0.319    11.026    compClock2Hz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[15]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.456ns (21.824%)  route 1.633ns (78.176%))
  Logic Levels:           0  
  Clock Path Skew:        -3.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 11.518 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         1.633     7.244    compClock2Hz/reset
    SLICE_X64Y7          FDCE                                         f  compClock2Hz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.518    11.518    compClock2Hz/out100MHz
    SLICE_X64Y7          FDCE                                         r  compClock2Hz/counter_reg[15]/C
                         clock pessimism              0.000    11.518    
                         clock uncertainty           -0.173    11.345    
    SLICE_X64Y7          FDCE (Recov_fdce_C_CLR)     -0.319    11.026    compClock2Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         11.026    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  3.783    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[6]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.456ns (23.638%)  route 1.473ns (76.362%))
  Logic Levels:           0  
  Clock Path Skew:        -3.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         1.473     7.083    compClock2Hz/reset
    SLICE_X62Y5          FDCE                                         f  compClock2Hz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    11.519    compClock2Hz/out100MHz
    SLICE_X62Y5          FDCE                                         r  compClock2Hz/counter_reg[6]/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.173    11.346    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.405    10.941    compClock2Hz/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock2Hz/counter_reg[7]/CLR
                            (recovery check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (out100MHz_ClockManager rise@10.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.456ns (23.638%)  route 1.473ns (76.362%))
  Logic Levels:           0  
  Clock Path Skew:        -3.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 11.519 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.633     5.154    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         1.473     7.083    compClock2Hz/reset
    SLICE_X62Y5          FDCE                                         f  compClock2Hz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.457    11.457    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129     8.328 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     9.909    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          1.519    11.519    compClock2Hz/out100MHz
    SLICE_X62Y5          FDCE                                         r  compClock2Hz/counter_reg[7]/C
                         clock pessimism              0.000    11.519    
                         clock uncertainty           -0.173    11.346    
    SLICE_X62Y5          FDCE (Recov_fdce_C_CLR)     -0.405    10.941    compClock2Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         10.941    
                         arrival time                          -7.083    
  -------------------------------------------------------------------
                         slack                                  3.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[4]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.453%)  route 0.183ns (56.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         0.183     1.799    compClock1Hz/reset
    SLICE_X61Y11         FDCE                                         f  compClock1Hz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.862     0.862    compClock1Hz/out100MHz
    SLICE_X61Y11         FDCE                                         r  compClock1Hz/counter_reg[4]/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.173     1.035    
    SLICE_X61Y11         FDCE (Remov_fdce_C_CLR)     -0.092     0.943    compClock1Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[7]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.453%)  route 0.183ns (56.547%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         0.183     1.799    compClock1Hz/reset
    SLICE_X61Y11         FDCE                                         f  compClock1Hz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.862     0.862    compClock1Hz/out100MHz
    SLICE_X61Y11         FDCE                                         r  compClock1Hz/counter_reg[7]/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.173     1.035    
    SLICE_X61Y11         FDCE (Remov_fdce_C_CLR)     -0.092     0.943    compClock1Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[10]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.194%)  route 0.219ns (60.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         0.219     1.834    compClock1Hz/reset
    SLICE_X63Y12         FDCE                                         f  compClock1Hz/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.862     0.862    compClock1Hz/out100MHz
    SLICE_X63Y12         FDCE                                         r  compClock1Hz/counter_reg[10]/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.173     1.035    
    SLICE_X63Y12         FDCE (Remov_fdce_C_CLR)     -0.092     0.943    compClock1Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[12]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.194%)  route 0.219ns (60.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         0.219     1.834    compClock1Hz/reset
    SLICE_X63Y12         FDCE                                         f  compClock1Hz/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.862     0.862    compClock1Hz/out100MHz
    SLICE_X63Y12         FDCE                                         r  compClock1Hz/counter_reg[12]/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.173     1.035    
    SLICE_X63Y12         FDCE (Remov_fdce_C_CLR)     -0.092     0.943    compClock1Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[9]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.194%)  route 0.219ns (60.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         0.219     1.834    compClock1Hz/reset
    SLICE_X63Y12         FDCE                                         f  compClock1Hz/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.862     0.862    compClock1Hz/out100MHz
    SLICE_X63Y12         FDCE                                         r  compClock1Hz/counter_reg[9]/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.173     1.035    
    SLICE_X63Y12         FDCE (Remov_fdce_C_CLR)     -0.092     0.943    compClock1Hz/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[0]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.053%)  route 0.261ns (64.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         0.261     1.876    compClock1Hz/reset
    SLICE_X64Y11         FDCE                                         f  compClock1Hz/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.864     0.864    compClock1Hz/out100MHz
    SLICE_X64Y11         FDCE                                         r  compClock1Hz/counter_reg[0]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.173     1.037    
    SLICE_X64Y11         FDCE (Remov_fdce_C_CLR)     -0.067     0.970    compClock1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[2]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.053%)  route 0.261ns (64.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         0.261     1.876    compClock1Hz/reset
    SLICE_X64Y11         FDCE                                         f  compClock1Hz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.864     0.864    compClock1Hz/out100MHz
    SLICE_X64Y11         FDCE                                         r  compClock1Hz/counter_reg[2]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.173     1.037    
    SLICE_X64Y11         FDCE (Remov_fdce_C_CLR)     -0.067     0.970    compClock1Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[3]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.053%)  route 0.261ns (64.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         0.261     1.876    compClock1Hz/reset
    SLICE_X64Y11         FDCE                                         f  compClock1Hz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.864     0.864    compClock1Hz/out100MHz
    SLICE_X64Y11         FDCE                                         r  compClock1Hz/counter_reg[3]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.173     1.037    
    SLICE_X64Y11         FDCE (Remov_fdce_C_CLR)     -0.067     0.970    compClock1Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock1Hz/counter_reg[5]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.053%)  route 0.261ns (64.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.611ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         0.261     1.876    compClock1Hz/reset
    SLICE_X64Y11         FDCE                                         f  compClock1Hz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.864     0.864    compClock1Hz/out100MHz
    SLICE_X64Y11         FDCE                                         r  compClock1Hz/counter_reg[5]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.173     1.037    
    SLICE_X64Y11         FDCE (Remov_fdce_C_CLR)     -0.067     0.970    compClock1Hz/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.927ns  (arrival time - required time)
  Source:                 compDebouncer/Output_reg/C
                            (rising edge-triggered cell FDRE clocked by C100Mhz_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            compClock250Hz/counter_reg[1]/CLR
                            (removal check against rising-edge clock out100MHz_ClockManager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (out100MHz_ClockManager rise@0.000ns - C100Mhz_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.745%)  route 0.277ns (66.255%))
  Logic Levels:           0  
  Clock Path Skew:        -0.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock C100Mhz_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  inClock (IN)
                         net (fo=0)                   0.000     0.000    inClock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  inClock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    inClock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.591     1.474    compDebouncer/inClock
    SLICE_X59Y12         FDRE                                         r  compDebouncer/Output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 f  compDebouncer/Output_reg/Q
                         net (fo=101, routed)         0.277     1.892    compClock250Hz/reset
    SLICE_X60Y13         FDCE                                         f  compClock250Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock out100MHz_ClockManager rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  inClock_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.817     0.817    compClockManager/inst/in100MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  compClockManager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    compClockManager/inst/out100MHz_ClockManager
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  compClockManager/inst/clkout1_buf/O
                         net (fo=73, routed)          0.859     0.859    compClock250Hz/out100MHz
    SLICE_X60Y13         FDCE                                         r  compClock250Hz/counter_reg[1]/C
                         clock pessimism              0.000     0.859    
                         clock uncertainty            0.173     1.032    
    SLICE_X60Y13         FDCE (Remov_fdce_C_CLR)     -0.067     0.965    compClock250Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.927    





