Daikon version 5.7.2, released November 7, 2018; http://plse.cs.washington.edu/daikon.
Reading declaration files .(read 1 decls file)
Processing trace data; reading 1 dtrace file:

===========================================================================
..tick():::ENTER
ARESETN == M_AXI_BREADY
S_AXI_CTRL_AWADDR == S_AXI_CTRL_AWVALID
S_AXI_CTRL_AWADDR == S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWADDR == S_AXI_CTRL_WVALID
S_AXI_CTRL_AWADDR == w_start_wire
S_AXI_CTRL_AWADDR == reset_wire
S_AXI_CTRL_AWADDR == w_done_wire
S_AXI_CTRL_AWADDR == r_done_wire
S_AXI_CTRL_AWADDR == M_AXI_WVALID
S_AXI_CTRL_AWADDR == M_AXI_BVALID
S_AXI_CTRL_AWADDR == M_AXI_RDATA
S_AXI_CTRL_AWADDR == M_AXI_RLAST
S_AXI_CTRL_AWADDR == M_AXI_RVALID
S_AXI_CTRL_AWADDR == i_config
S_AXI_CTRL_AWADDR == reg01_config
S_AXI_CTRL_AWADDR == M_AXI_WVALID_wire
S_AXI_CTRL_AWADDR == M_AXI_BRESP_wire
S_AXI_CTRL_AWADDR == M_AXI_BVALID_wire
S_AXI_CTRL_AWADDR == B_STATE
S_AXI_CTRL_AWADDR == AW_EN_RST
S_AXI_CTRL_AWADDR == AR_EN_RST
S_AXI_CTRL_WDATA == reg_data_out
S_AXI_CTRL_BVALID == M_AXI_AWADDR
S_AXI_CTRL_BVALID == M_AXI_AWLEN
S_AXI_CTRL_BVALID == M_AXI_AWSIZE
S_AXI_CTRL_BVALID == M_AXI_AWBURST
S_AXI_CTRL_BVALID == M_AXI_AWCACHE
S_AXI_CTRL_BVALID == M_AXI_AWVALID
S_AXI_CTRL_BVALID == M_AXI_WDATA
S_AXI_CTRL_BVALID == M_AXI_WSTRB
S_AXI_CTRL_BVALID == M_AXI_WLAST
S_AXI_CTRL_BVALID == M_AXI_ARID
S_AXI_CTRL_BVALID == M_AXI_ARADDR
S_AXI_CTRL_BVALID == M_AXI_ARLEN
S_AXI_CTRL_BVALID == M_AXI_ARSIZE
S_AXI_CTRL_BVALID == M_AXI_ARBURST
S_AXI_CTRL_BVALID == M_AXI_ARCACHE
S_AXI_CTRL_BVALID == M_AXI_ARVALID
S_AXI_CTRL_BVALID == axi_awaddr
S_AXI_CTRL_BVALID == reg02_r_anomaly
S_AXI_CTRL_BVALID == reg03_r_anomaly
S_AXI_CTRL_BVALID == reg04_w_anomaly
S_AXI_CTRL_BVALID == reg05_w_anomaly
S_AXI_CTRL_BVALID == M_AXI_AWADDR_wire
S_AXI_CTRL_BVALID == M_AXI_AWVALID_wire
S_AXI_CTRL_BVALID == M_AXI_WDATA_wire
S_AXI_CTRL_BVALID == M_AXI_WLAST_wire
S_AXI_CTRL_BVALID == M_AXI_ARADDR_wire
S_AXI_CTRL_BVALID == M_AXI_ARVALID_wire
S_AXI_CTRL_BVALID == M_AXI_RRESP_wire
S_AXI_CTRL_BVALID == M_AXI_RLAST_wire
S_AXI_CTRL_BVALID == M_AXI_RVALID_wire
S_AXI_CTRL_BVALID == AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_BVALID == AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_BVALID == AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BVALID == AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_BVALID == AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BVALID == AW_STATE
S_AXI_CTRL_BVALID == AR_STATE
S_AXI_CTRL_BVALID == R_STATE
S_AXI_CTRL_BVALID == AW_ILLEGAL_REQ
S_AXI_CTRL_BVALID == AR_ILLEGAL_REQ
S_AXI_CTRL_BVALID == W_DATA_TO_SERVE
S_AXI_CTRL_BVALID == W_B_TO_SERVE
S_AXI_CTRL_BVALID == W_CH_EN
S_AXI_CTRL_BVALID == AW_CH_DIS
S_AXI_CTRL_BVALID == AR_CH_DIS
S_AXI_CTRL_BVALID == AR_ADDR_VALID
S_AXI_CTRL_BVALID == AR_ADDR_VALID_FLAG
S_AXI_CTRL_BVALID == reg0_config
M_AXI_RREADY == aw_en
M_AXI_RREADY == M_AXI_AWREADY_wire
M_AXI_RREADY == M_AXI_ARREADY_wire
M_AXI_RREADY == M_AXI_RREADY_wire
M_AXI_RREADY == AW_CH_EN
M_AXI_RREADY == AR_CH_EN
M_AXI_RREADY == AW_ADDR_VALID
M_AXI_RREADY == AW_ADDR_VALID_FLAG
AW_HIGH_ADDR == AR_HIGH_ADDR
shadow_M_AXI_ARQOS == shadow_M_AXI_ARCACHE
shadow_M_AXI_ARPROT == shadow_M_AXI_ARSIZE
shadow_M_AXI_ARADDR == shadow_reg_data_out
shadow_M_AXI_ARADDR == shadow_reg02_r_anomaly
shadow_M_AXI_RDATA_wire == shadow_M_AXI_ARADDR_wire
shadow_M_AXI_RDATA_wire == shadow_AR_HIGH_ADDR
shadow_M_AXI_RDATA_wire == shadow_AR_ADDR_VALID
shadow_M_AXI_RDATA_wire == shadow_M_AXI_RREADY_wire
shadow_M_AXI_RDATA_wire == shadow_AR_ADDR_VALID_FLAG
shadow_M_AXI_RLAST_wire == shadow_M_AXI_RVALID_wire
shadow_M_AXI_RLAST_wire == shadow_AR_CH_EN
shadow_M_AXI_RLAST_wire == shadow_AR_CH_DIS
ARESETN == 1
S_AXI_CTRL_AWADDR == 0
S_AXI_CTRL_WDATA one of { 0, 4294967295L }
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_BVALID one of { -1, 0 }
r_start_wire one of { 0, 1 }
M_AXI_RREADY one of { -1, 1 }
o_data one of { -1, 4294901760L }
reg00_config one of { -1, 4294967295L }
reg06_r_config one of { -1, 1073750016 }
reg10_r_config one of { -1, 2684383232L }
reg22_w_config one of { -1, 2952790016L }
reg25_w_config one of { -1, 4026580992L }
byte_index one of { -1, 4 }
M_AXI_ARLEN_wire == 8
AW_HIGH_ADDR one of { -1, 36 }
internal_data one of { -1, 65535 }
shadow_M_AXI_ARQOS one of { 0, 15 }
shadow_M_AXI_ARPROT one of { 0, 7 }
shadow_M_AXI_ARBURST one of { 0, 3 }
shadow_M_AXI_ARLEN one of { 0, 255 }
shadow_M_AXI_ARADDR one of { 0, 4294967295L }
shadow_AR_ILL_TRANS_SRV_PTR one of { 0, 15 }
shadow_AR_ILL_TRANS_FIL_PTR == 15
shadow_M_AXI_RRESP_wire == 3
shadow_M_AXI_RDATA_wire == 0
shadow_M_AXI_ARID one of { 0, 1 }
shadow_reg03_r_anomaly one of { 12582920, 4292870399L }
shadow_r_done_wire one of { 0, 1 }
shadow_M_AXI_RLAST_wire == 1
DERIVED_taint_reg_count one of { 9, 17 }
DERIVED_taint_reg_delta one of { 0, 4 }
r_base_addr_wire % M_AXI_RREADY == 0
w_base_addr_wire % M_AXI_RREADY == 0
DERIVED_taint_reg_delta % DERIVED_vcd_timestamp == 0
===========================================================================
..tick():::EXIT
ARESETN == M_AXI_BREADY
ARESETN == orig(ARESETN)
ARESETN == orig(M_AXI_BREADY)
S_AXI_CTRL_AWADDR == S_AXI_CTRL_AWVALID
S_AXI_CTRL_AWADDR == S_AXI_CTRL_AWREADY
S_AXI_CTRL_AWADDR == S_AXI_CTRL_WVALID
S_AXI_CTRL_AWADDR == w_start_wire
S_AXI_CTRL_AWADDR == reset_wire
S_AXI_CTRL_AWADDR == w_done_wire
S_AXI_CTRL_AWADDR == r_done_wire
S_AXI_CTRL_AWADDR == M_AXI_WVALID
S_AXI_CTRL_AWADDR == M_AXI_BVALID
S_AXI_CTRL_AWADDR == M_AXI_RDATA
S_AXI_CTRL_AWADDR == M_AXI_RLAST
S_AXI_CTRL_AWADDR == M_AXI_RVALID
S_AXI_CTRL_AWADDR == i_config
S_AXI_CTRL_AWADDR == reg01_config
S_AXI_CTRL_AWADDR == M_AXI_WVALID_wire
S_AXI_CTRL_AWADDR == M_AXI_BRESP_wire
S_AXI_CTRL_AWADDR == M_AXI_BVALID_wire
S_AXI_CTRL_AWADDR == B_STATE
S_AXI_CTRL_AWADDR == AW_EN_RST
S_AXI_CTRL_AWADDR == AR_EN_RST
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_AWADDR)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_AWVALID)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_AWREADY)
S_AXI_CTRL_AWADDR == orig(S_AXI_CTRL_WVALID)
S_AXI_CTRL_AWADDR == orig(w_start_wire)
S_AXI_CTRL_AWADDR == orig(reset_wire)
S_AXI_CTRL_AWADDR == orig(w_done_wire)
S_AXI_CTRL_AWADDR == orig(r_done_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_WVALID)
S_AXI_CTRL_AWADDR == orig(M_AXI_BVALID)
S_AXI_CTRL_AWADDR == orig(M_AXI_RDATA)
S_AXI_CTRL_AWADDR == orig(M_AXI_RLAST)
S_AXI_CTRL_AWADDR == orig(M_AXI_RVALID)
S_AXI_CTRL_AWADDR == orig(i_config)
S_AXI_CTRL_AWADDR == orig(reg01_config)
S_AXI_CTRL_AWADDR == orig(M_AXI_WVALID_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_BRESP_wire)
S_AXI_CTRL_AWADDR == orig(M_AXI_BVALID_wire)
S_AXI_CTRL_AWADDR == orig(B_STATE)
S_AXI_CTRL_AWADDR == orig(AW_EN_RST)
S_AXI_CTRL_AWADDR == orig(AR_EN_RST)
S_AXI_CTRL_WDATA == reg_data_out
S_AXI_CTRL_WDATA == orig(S_AXI_CTRL_WDATA)
S_AXI_CTRL_WDATA == orig(reg_data_out)
S_AXI_CTRL_WSTRB == orig(S_AXI_CTRL_WSTRB)
S_AXI_CTRL_BVALID == M_AXI_AWADDR
S_AXI_CTRL_BVALID == M_AXI_AWLEN
S_AXI_CTRL_BVALID == M_AXI_AWSIZE
S_AXI_CTRL_BVALID == M_AXI_AWBURST
S_AXI_CTRL_BVALID == M_AXI_AWCACHE
S_AXI_CTRL_BVALID == M_AXI_AWVALID
S_AXI_CTRL_BVALID == M_AXI_WDATA
S_AXI_CTRL_BVALID == M_AXI_WSTRB
S_AXI_CTRL_BVALID == M_AXI_WLAST
S_AXI_CTRL_BVALID == M_AXI_ARID
S_AXI_CTRL_BVALID == M_AXI_ARADDR
S_AXI_CTRL_BVALID == M_AXI_ARLEN
S_AXI_CTRL_BVALID == M_AXI_ARSIZE
S_AXI_CTRL_BVALID == M_AXI_ARBURST
S_AXI_CTRL_BVALID == M_AXI_ARCACHE
S_AXI_CTRL_BVALID == M_AXI_ARVALID
S_AXI_CTRL_BVALID == axi_awaddr
S_AXI_CTRL_BVALID == reg02_r_anomaly
S_AXI_CTRL_BVALID == reg03_r_anomaly
S_AXI_CTRL_BVALID == reg04_w_anomaly
S_AXI_CTRL_BVALID == reg05_w_anomaly
S_AXI_CTRL_BVALID == M_AXI_AWADDR_wire
S_AXI_CTRL_BVALID == M_AXI_AWVALID_wire
S_AXI_CTRL_BVALID == M_AXI_WDATA_wire
S_AXI_CTRL_BVALID == M_AXI_WLAST_wire
S_AXI_CTRL_BVALID == M_AXI_RRESP_wire
S_AXI_CTRL_BVALID == M_AXI_RLAST_wire
S_AXI_CTRL_BVALID == M_AXI_RVALID_wire
S_AXI_CTRL_BVALID == AW_ILL_TRANS_FIL_PTR
S_AXI_CTRL_BVALID == AW_ILL_DATA_TRANS_SRV_PTR
S_AXI_CTRL_BVALID == AW_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BVALID == AR_ILL_TRANS_FIL_PTR
S_AXI_CTRL_BVALID == AR_ILL_TRANS_SRV_PTR
S_AXI_CTRL_BVALID == AW_STATE
S_AXI_CTRL_BVALID == AR_STATE
S_AXI_CTRL_BVALID == R_STATE
S_AXI_CTRL_BVALID == AW_ILLEGAL_REQ
S_AXI_CTRL_BVALID == AR_ILLEGAL_REQ
S_AXI_CTRL_BVALID == W_DATA_TO_SERVE
S_AXI_CTRL_BVALID == W_B_TO_SERVE
S_AXI_CTRL_BVALID == W_CH_EN
S_AXI_CTRL_BVALID == AW_CH_DIS
S_AXI_CTRL_BVALID == AR_CH_DIS
S_AXI_CTRL_BVALID == reg0_config
S_AXI_CTRL_BVALID == orig(S_AXI_CTRL_BVALID)
S_AXI_CTRL_BVALID == orig(M_AXI_AWADDR)
S_AXI_CTRL_BVALID == orig(M_AXI_AWLEN)
S_AXI_CTRL_BVALID == orig(M_AXI_AWSIZE)
S_AXI_CTRL_BVALID == orig(M_AXI_AWBURST)
S_AXI_CTRL_BVALID == orig(M_AXI_AWCACHE)
S_AXI_CTRL_BVALID == orig(M_AXI_AWVALID)
S_AXI_CTRL_BVALID == orig(M_AXI_WDATA)
S_AXI_CTRL_BVALID == orig(M_AXI_WSTRB)
S_AXI_CTRL_BVALID == orig(M_AXI_WLAST)
S_AXI_CTRL_BVALID == orig(M_AXI_ARID)
S_AXI_CTRL_BVALID == orig(M_AXI_ARADDR)
S_AXI_CTRL_BVALID == orig(M_AXI_ARLEN)
S_AXI_CTRL_BVALID == orig(M_AXI_ARSIZE)
S_AXI_CTRL_BVALID == orig(M_AXI_ARBURST)
S_AXI_CTRL_BVALID == orig(M_AXI_ARCACHE)
S_AXI_CTRL_BVALID == orig(M_AXI_ARVALID)
S_AXI_CTRL_BVALID == orig(axi_awaddr)
S_AXI_CTRL_BVALID == orig(reg02_r_anomaly)
S_AXI_CTRL_BVALID == orig(reg03_r_anomaly)
S_AXI_CTRL_BVALID == orig(reg04_w_anomaly)
S_AXI_CTRL_BVALID == orig(reg05_w_anomaly)
S_AXI_CTRL_BVALID == orig(M_AXI_AWADDR_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_AWVALID_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_WDATA_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_WLAST_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_ARADDR_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_ARVALID_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_RRESP_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_RLAST_wire)
S_AXI_CTRL_BVALID == orig(M_AXI_RVALID_wire)
S_AXI_CTRL_BVALID == orig(AW_ILL_TRANS_FIL_PTR)
S_AXI_CTRL_BVALID == orig(AW_ILL_DATA_TRANS_SRV_PTR)
S_AXI_CTRL_BVALID == orig(AW_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_BVALID == orig(AR_ILL_TRANS_FIL_PTR)
S_AXI_CTRL_BVALID == orig(AR_ILL_TRANS_SRV_PTR)
S_AXI_CTRL_BVALID == orig(AW_STATE)
S_AXI_CTRL_BVALID == orig(AR_STATE)
S_AXI_CTRL_BVALID == orig(R_STATE)
S_AXI_CTRL_BVALID == orig(AW_ILLEGAL_REQ)
S_AXI_CTRL_BVALID == orig(AR_ILLEGAL_REQ)
S_AXI_CTRL_BVALID == orig(W_DATA_TO_SERVE)
S_AXI_CTRL_BVALID == orig(W_B_TO_SERVE)
S_AXI_CTRL_BVALID == orig(W_CH_EN)
S_AXI_CTRL_BVALID == orig(AW_CH_DIS)
S_AXI_CTRL_BVALID == orig(AR_CH_DIS)
S_AXI_CTRL_BVALID == orig(AR_ADDR_VALID)
S_AXI_CTRL_BVALID == orig(AR_ADDR_VALID_FLAG)
S_AXI_CTRL_BVALID == orig(reg0_config)
r_start_wire == orig(r_start_wire)
r_base_addr_wire == orig(r_base_addr_wire)
w_base_addr_wire == orig(w_base_addr_wire)
M_AXI_RREADY == aw_en
M_AXI_RREADY == M_AXI_AWREADY_wire
M_AXI_RREADY == M_AXI_ARVALID_wire
M_AXI_RREADY == M_AXI_ARREADY_wire
M_AXI_RREADY == M_AXI_RREADY_wire
M_AXI_RREADY == AW_CH_EN
M_AXI_RREADY == AR_CH_EN
M_AXI_RREADY == AW_ADDR_VALID
M_AXI_RREADY == AW_ADDR_VALID_FLAG
M_AXI_RREADY == orig(M_AXI_RREADY)
M_AXI_RREADY == orig(aw_en)
M_AXI_RREADY == orig(M_AXI_AWREADY_wire)
M_AXI_RREADY == orig(M_AXI_ARREADY_wire)
M_AXI_RREADY == orig(M_AXI_RREADY_wire)
M_AXI_RREADY == orig(AW_CH_EN)
M_AXI_RREADY == orig(AR_CH_EN)
M_AXI_RREADY == orig(AW_ADDR_VALID)
M_AXI_RREADY == orig(AW_ADDR_VALID_FLAG)
o_data == orig(o_data)
reg00_config == orig(reg00_config)
reg06_r_config == orig(reg06_r_config)
reg10_r_config == orig(reg10_r_config)
reg22_w_config == orig(reg22_w_config)
reg25_w_config == orig(reg25_w_config)
byte_index == orig(byte_index)
M_AXI_ARLEN_wire == orig(M_AXI_ARLEN_wire)
AW_HIGH_ADDR == orig(AW_HIGH_ADDR)
AW_HIGH_ADDR == orig(AR_HIGH_ADDR)
internal_data == orig(internal_data)
shadow_M_AXI_ARQOS == shadow_M_AXI_ARCACHE
shadow_M_AXI_ARQOS == orig(shadow_M_AXI_ARQOS)
shadow_M_AXI_ARQOS == orig(shadow_M_AXI_ARCACHE)
shadow_M_AXI_ARPROT == shadow_M_AXI_ARSIZE
shadow_M_AXI_ARPROT == orig(shadow_M_AXI_ARPROT)
shadow_M_AXI_ARPROT == orig(shadow_M_AXI_ARSIZE)
shadow_M_AXI_ARBURST == orig(shadow_M_AXI_ARBURST)
shadow_M_AXI_ARLEN == orig(shadow_M_AXI_ARLEN)
shadow_M_AXI_ARADDR == shadow_reg_data_out
shadow_M_AXI_ARADDR == shadow_reg02_r_anomaly
shadow_M_AXI_ARADDR == orig(shadow_M_AXI_ARADDR)
shadow_M_AXI_ARADDR == orig(shadow_reg_data_out)
shadow_M_AXI_ARADDR == orig(shadow_reg02_r_anomaly)
shadow_AR_ILL_TRANS_SRV_PTR == shadow_AR_ILL_TRANS_FIL_PTR
shadow_AR_ILL_TRANS_SRV_PTR == orig(shadow_AR_ILL_TRANS_FIL_PTR)
shadow_M_AXI_RRESP_wire == orig(shadow_M_AXI_RRESP_wire)
shadow_M_AXI_RDATA_wire == orig(shadow_M_AXI_RDATA_wire)
shadow_M_AXI_RDATA_wire == orig(shadow_M_AXI_ARADDR_wire)
shadow_M_AXI_RDATA_wire == orig(shadow_AR_HIGH_ADDR)
shadow_M_AXI_RDATA_wire == orig(shadow_AR_ADDR_VALID)
shadow_M_AXI_RDATA_wire == orig(shadow_M_AXI_RREADY_wire)
shadow_M_AXI_RDATA_wire == orig(shadow_AR_ADDR_VALID_FLAG)
shadow_M_AXI_ARID == shadow_M_AXI_RREADY_wire
shadow_M_AXI_ARID == orig(shadow_M_AXI_ARID)
shadow_reg03_r_anomaly == orig(shadow_reg03_r_anomaly)
shadow_r_done_wire == orig(shadow_r_done_wire)
shadow_M_AXI_RLAST_wire == shadow_M_AXI_RVALID_wire
shadow_M_AXI_RLAST_wire == shadow_AR_CH_EN
shadow_M_AXI_RLAST_wire == shadow_AR_CH_DIS
shadow_M_AXI_RLAST_wire == shadow_AR_ADDR_VALID_FLAG
shadow_M_AXI_RLAST_wire == orig(shadow_M_AXI_RLAST_wire)
shadow_M_AXI_RLAST_wire == orig(shadow_M_AXI_RVALID_wire)
shadow_M_AXI_RLAST_wire == orig(shadow_AR_CH_EN)
shadow_M_AXI_RLAST_wire == orig(shadow_AR_CH_DIS)
ARESETN == 1
S_AXI_CTRL_AWADDR == 0
S_AXI_CTRL_WDATA one of { 0, 4294967295L }
S_AXI_CTRL_WSTRB one of { 0, 15 }
S_AXI_CTRL_BVALID one of { -1, 0 }
r_start_wire one of { 0, 1 }
M_AXI_RREADY one of { -1, 1 }
o_data one of { -1, 4294901760L }
reg00_config one of { -1, 4294967295L }
reg06_r_config one of { -1, 1073750016 }
reg10_r_config one of { -1, 2684383232L }
reg22_w_config one of { -1, 2952790016L }
reg25_w_config one of { -1, 4026580992L }
byte_index one of { -1, 4 }
M_AXI_ARLEN_wire == 8
AW_HIGH_ADDR one of { -1, 36 }
AR_ADDR_VALID_FLAG one of { -1, 0, 1 }
internal_data one of { -1, 65535 }
shadow_M_AXI_ARQOS one of { 0, 15 }
shadow_M_AXI_ARPROT one of { 0, 7 }
shadow_M_AXI_ARBURST one of { 0, 3 }
shadow_M_AXI_ARLEN one of { 0, 255 }
shadow_M_AXI_ARADDR one of { 0, 4294967295L }
shadow_AR_ILL_TRANS_SRV_PTR == 15
shadow_M_AXI_RRESP_wire == 3
shadow_M_AXI_RDATA_wire == 0
shadow_M_AXI_ARID one of { 0, 1 }
shadow_reg03_r_anomaly one of { 12582920, 4292870399L }
shadow_AR_ADDR_VALID == 65535
shadow_r_done_wire one of { 0, 1 }
shadow_M_AXI_RLAST_wire == 1
DERIVED_taint_reg_count one of { 13, 23 }
DERIVED_taint_reg_delta one of { 4, 6 }
S_AXI_CTRL_BVALID % M_AXI_ARADDR_wire == 0
S_AXI_CTRL_BVALID % AR_HIGH_ADDR == 0
r_base_addr_wire % M_AXI_RREADY == 0
r_base_addr_wire % M_AXI_ARADDR_wire == 0
w_base_addr_wire % M_AXI_RREADY == 0
M_AXI_ARADDR_wire % M_AXI_RREADY == 0
AR_ADDR_VALID % M_AXI_RREADY == 0
AR_HIGH_ADDR % M_AXI_RREADY == 0
AR_ADDR_VALID_FLAG % M_AXI_RREADY == 0
shadow_M_AXI_ARADDR % shadow_M_AXI_ARADDR_wire == 0
shadow_M_AXI_ARADDR % shadow_AR_HIGH_ADDR == 0
DERIVED_vcd_timestamp - orig(DERIVED_vcd_timestamp) - 1 == 0
S_AXI_CTRL_WSTRB + 15 * r_base_addr_wire - 15 * M_AXI_ARADDR_wire - 15 == 0
S_AXI_CTRL_BVALID + r_base_addr_wire - M_AXI_ARADDR_wire == 0
r_start_wire + r_base_addr_wire - M_AXI_ARADDR_wire - 1 == 0
2 * r_base_addr_wire + M_AXI_RREADY - 2 * M_AXI_ARADDR_wire - 1 == 0
1073750017 * r_base_addr_wire + reg06_r_config - 1073750017 * M_AXI_ARADDR_wire - 1073750016 == 0
2.684383233E9 * r_base_addr_wire + reg10_r_config - 2.684383233E9 * M_AXI_ARADDR_wire - 2.684383232E9 == 0
2.952790017E9 * r_base_addr_wire + reg22_w_config - 2.952790017E9 * M_AXI_ARADDR_wire - 2.952790016E9 == 0
5 * r_base_addr_wire + byte_index - 5 * M_AXI_ARADDR_wire - 4 == 0
37 * r_base_addr_wire - 37 * M_AXI_ARADDR_wire + AW_HIGH_ADDR - 36 == 0
65536 * r_base_addr_wire - 65536 * M_AXI_ARADDR_wire + internal_data - 65535 == 0
1.3689672112E10 * shadow_M_AXI_ARQOS - 195 * shadow_M_AXI_ARADDR_wire + 3.6681438315E10 * shadow_AR_HIGH_ADDR - 2.40328588643268E15 == 0
1.3689672112E10 * shadow_M_AXI_ARPROT - 91 * shadow_M_AXI_ARADDR_wire + 1.7118004547E10 * shadow_AR_HIGH_ADDR - 1.121533413668584E15 == 0
1.3689672112E10 * shadow_M_AXI_ARBURST - 39 * shadow_M_AXI_ARADDR_wire + 7.336287663E9 * shadow_AR_HIGH_ADDR - 4.80657177286536E14 == 0
1.3689672112E10 * shadow_M_AXI_ARLEN - 3315 * shadow_M_AXI_ARADDR_wire + 6.23584451355E11 * shadow_AR_HIGH_ADDR - 4.085586006935556E16 == 0
13 * shadow_M_AXI_ARADDR_wire - 1.3689672112E10 * shadow_M_AXI_ARID - 2.445429221E9 * shadow_AR_HIGH_ADDR + 1.60219059095512E14 == 0
13 * shadow_M_AXI_ARADDR_wire - 2.445429221E9 * shadow_AR_HIGH_ADDR + 1.3689672112E10 * shadow_r_done_wire + 1.602053694234E14 == 0
195 * shadow_M_AXI_ARADDR_wire - 3.6681438315E10 * shadow_AR_HIGH_ADDR + 1.3689672112E10 * orig(shadow_AR_ILL_TRANS_SRV_PTR) + 2.403080541351E15 == 0
Exiting Daikon.
