
---------- Begin Simulation Statistics ----------
final_tick                                  574775500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 245332                       # Simulator instruction rate (inst/s)
host_mem_usage                                 699908                       # Number of bytes of host memory used
host_op_rate                                   265494                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.06                       # Real time elapsed on the host
host_tick_rate                               81440277                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1731431                       # Number of instructions simulated
sim_ops                                       1873743                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000575                       # Number of seconds simulated
sim_ticks                                   574775500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.931019                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                  62393                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups               71773                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect               436                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect             1945                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           120562                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits              2121                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups           3080                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             959                       # Number of indirect misses.
system.cpu0.branchPred.lookups                 154853                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                  10015                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           89                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                     731431                       # Number of instructions committed
system.cpu0.committedOps                       806344                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              1.571647                       # CPI: cycles per instruction
system.cpu0.discardedOps                        10463                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions            352791                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions           135735                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions           92767                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                         295003                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.636275                       # IPC: instructions per cycle
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.numCycles                         1149551                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                 515111     63.88%     63.88% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  2531      0.31%     64.20% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                      0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                    0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                    0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                     0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                     0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                     0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                    0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                   0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     64.20% # Class of committed instruction
system.cpu0.op_class_0::MemRead                158630     19.67%     83.87% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               130072     16.13%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                  806344                       # Class of committed instruction
system.cpu0.tickCycles                         854548                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   23                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            81.432797                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                  63871                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups               78434                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                59                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect             1498                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted            90649                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              4232                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups           6448                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2216                       # Number of indirect misses.
system.cpu1.branchPred.lookups                 152790                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                  28904                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          297                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    1000000                       # Number of instructions committed
system.cpu1.committedOps                      1067399                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              1.149551                       # CPI: cycles per instruction
system.cpu1.discardedOps                         5936                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions            770954                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions           102008                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions           39311                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                         110266                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.869905                       # IPC: instructions per cycle
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.numCycles                         1149551                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                 859673     80.54%     80.54% # Class of committed instruction
system.cpu1.op_class_0::IntMult                 12478      1.17%     81.71% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                      0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                    0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                    0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                     0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                     0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                     0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                    0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                   0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               4      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     81.71% # Class of committed instruction
system.cpu1.op_class_0::MemRead                121108     11.35%     93.05% # Class of committed instruction
system.cpu1.op_class_0::MemWrite                74136      6.95%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite               0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 1067399                       # Class of committed instruction
system.cpu1.tickCycles                        1039285                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          540                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         6473                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            556                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1273                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           23                       # Transaction distribution
system.membus.trans_dist::CleanEvict              101                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1543                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1543                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1273                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5756                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       181696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  181696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2816                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2816    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2816                       # Request fanout histogram
system.membus.respLayer1.occupancy           14980500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             3414500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON      574775500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       213204                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          213204                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       213204                       # number of overall hits
system.cpu0.icache.overall_hits::total         213204                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         1761                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1761                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         1761                       # number of overall misses
system.cpu0.icache.overall_misses::total         1761                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst     55250000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     55250000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst     55250000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     55250000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       214965                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       214965                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       214965                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       214965                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008192                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008192                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008192                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008192                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 31374.219194                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 31374.219194                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 31374.219194                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 31374.219194                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         1415                       # number of writebacks
system.cpu0.icache.writebacks::total             1415                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         1761                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1761                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         1761                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1761                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst     53489000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     53489000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst     53489000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     53489000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.008192                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.008192                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.008192                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.008192                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 30374.219194                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 30374.219194                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 30374.219194                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 30374.219194                       # average overall mshr miss latency
system.cpu0.icache.replacements                  1415                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       213204                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         213204                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         1761                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1761                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst     55250000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     55250000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       214965                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       214965                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008192                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008192                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 31374.219194                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 31374.219194                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         1761                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1761                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst     53489000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     53489000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.008192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.008192                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 30374.219194                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 30374.219194                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          333.427899                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             214965                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1761                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           122.069847                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   333.427899                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.651226                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.651226                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           431691                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          431691                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data       276029                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          276029                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data       276051                       # number of overall hits
system.cpu0.dcache.overall_hits::total         276051                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data         2801                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2801                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data         2815                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2815                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data    220017000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    220017000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data    220017000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    220017000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data       278830                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       278830                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data       278866                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       278866                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.010046                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010046                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.010094                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010094                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78549.446626                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78549.446626                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78158.792185                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78158.792185                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks          506                       # number of writebacks
system.cpu0.dcache.writebacks::total              506                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         1212                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1212                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         1212                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1212                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data         1589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1589                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data         1599                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1599                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data    124493000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    124493000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data    125451000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    125451000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.005699                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005699                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.005734                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005734                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 78346.758968                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 78346.758968                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 78455.909944                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 78455.909944                       # average overall mshr miss latency
system.cpu0.dcache.replacements                   595                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       155833                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         155833                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data          163                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          163                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data     12660500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     12660500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       155996                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       155996                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.001045                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001045                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77671.779141                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77671.779141                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data           10                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data          153                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          153                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data     11699500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11699500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.000981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000981                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 76467.320261                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76467.320261                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       120196                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        120196                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data         2638                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2638                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    207356500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    207356500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       122834                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       122834                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.021476                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.021476                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78603.677028                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78603.677028                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         1202                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         1202                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         1436                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         1436                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    112793500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    112793500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.011691                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.011691                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 78547.005571                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 78547.005571                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           22                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           14                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.388889                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data       958000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       958000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.277778                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data        95800                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        95800                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          881                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          881                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       177000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       177000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          883                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.002265                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.002265                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data        88500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        88500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       175000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002265                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002265                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        87500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        87500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          883                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          883                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          883                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          643.386801                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             279416                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             1601                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           174.525921                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           176500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   643.386801                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.628307                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.628307                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1006                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          736                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           562865                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          562865                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON      574775500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       302302                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          302302                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       302302                       # number of overall hits
system.cpu1.icache.overall_hits::total         302302                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          614                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           614                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          614                       # number of overall misses
system.cpu1.icache.overall_misses::total          614                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     47400000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     47400000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     47400000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     47400000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       302916                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       302916                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       302916                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       302916                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002027                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77198.697068                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77198.697068                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77198.697068                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77198.697068                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          220                       # number of writebacks
system.cpu1.icache.writebacks::total              220                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          614                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          614                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          614                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          614                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     46786000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     46786000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     46786000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     46786000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76198.697068                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76198.697068                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76198.697068                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76198.697068                       # average overall mshr miss latency
system.cpu1.icache.replacements                   220                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       302302                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         302302                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          614                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          614                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     47400000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     47400000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       302916                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       302916                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77198.697068                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77198.697068                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          614                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          614                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     46786000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     46786000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76198.697068                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76198.697068                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          375.405875                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             302916                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              614                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           493.348534                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   375.405875                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.733215                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.733215                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          394                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           606446                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          606446                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data       189571                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          189571                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data       189571                       # number of overall hits
system.cpu1.dcache.overall_hits::total         189571                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data          345                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           345                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data          345                       # number of overall misses
system.cpu1.dcache.overall_misses::total          345                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data     27571500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     27571500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data     27571500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     27571500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data       189916                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       189916                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data       189916                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       189916                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.001817                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.001817                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.001817                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.001817                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 79917.391304                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 79917.391304                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 79917.391304                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 79917.391304                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks            3                       # number of writebacks
system.cpu1.dcache.writebacks::total                3                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data           85                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           85                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data           85                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           85                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          260                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          260                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          260                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          260                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     20670500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     20670500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     20670500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     20670500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.001369                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001369                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.001369                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001369                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79501.923077                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79501.923077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79501.923077                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79501.923077                       # average overall mshr miss latency
system.cpu1.dcache.replacements                     7                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       121183                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         121183                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data          151                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data     11764500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     11764500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       121334                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       121334                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.001244                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.001244                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77910.596026                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77910.596026                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data            7                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          144                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          144                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     11096500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     11096500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.001187                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.001187                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 77059.027778                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 77059.027778                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data        68388                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         68388                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data          194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          194                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data     15807000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     15807000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data        68582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        68582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.002829                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.002829                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81479.381443                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81479.381443                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data           78                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          116                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data      9574000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9574000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.001691                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001691                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82534.482759                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82534.482759                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           19                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           19                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          238.467362                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             189869                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              260                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           730.265385                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           188500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   238.467362                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.232878                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.232878                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.247070                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           380168                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          380168                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1303                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                  34                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                  49                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                  19                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1405                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1303                       # number of overall hits
system.l2.overall_hits::.cpu0.data                 34                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                 49                       # number of overall hits
system.l2.overall_hits::.cpu1.data                 19                       # number of overall hits
system.l2.overall_hits::total                    1405                       # number of overall hits
system.l2.demand_misses::.cpu0.inst               458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              1567                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               565                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               241                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2831                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst              458                       # number of overall misses
system.l2.overall_misses::.cpu0.data             1567                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              565                       # number of overall misses
system.l2.overall_misses::.cpu1.data              241                       # number of overall misses
system.l2.overall_misses::total                  2831                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst     37149500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    122835000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     45313500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     20052500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        225350500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst     37149500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    122835000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     45313500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     20052500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       225350500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            1761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data            1601                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             614                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             260                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4236                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           1761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data           1601                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            614                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            260                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4236                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.260080                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.978763                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.920195                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.926923                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.668319                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.260080                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.978763                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.920195                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.926923                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.668319                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81112.445415                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 78388.640715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80200.884956                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83205.394191                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79601.024373                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81112.445415                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 78388.640715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80200.884956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83205.394191                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79601.024373                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  23                       # number of writebacks
system.l2.writebacks::total                        23                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data              9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  15                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data             9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 15                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst          458                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         1561                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2816                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst          458                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         1561                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2816                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst     32569500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    106791500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     39663500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     17038500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    196063000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst     32569500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    106791500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     39663500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     17038500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    196063000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.260080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.975016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.920195                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.892308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.664778                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.260080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.975016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.920195                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.892308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.664778                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71112.445415                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 68412.235746                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70200.884956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73441.810345                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69624.644886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71112.445415                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 68412.235746                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70200.884956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73441.810345                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69624.644886                       # average overall mshr miss latency
system.l2.replacements                            652                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          509                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              509                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          509                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1607                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1607                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1607                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1607                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            28                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data                9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     9                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           1427                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1543                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    110543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data      9399000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     119942500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         1436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data          116                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1552                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.993733                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 77465.662228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 81025.862069                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77733.311730                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         1427                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data          116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     96273500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data      8239000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    104512500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.993733                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 67465.662228                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 71025.862069                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67733.311730                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1303                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst            49                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1352                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst          458                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1023                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst     37149500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     45313500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     82463000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         1761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2375                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.260080                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.920195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.430737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81112.445415                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80200.884956                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80608.993157                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst          458                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          565                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1023                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst     32569500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     39663500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     72233000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.260080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.920195                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.430737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71112.445415                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70200.884956                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70608.993157                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data           25                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data           19                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                44                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data          140                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             265                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data     12291500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     10653500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22945000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data          165                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           309                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.848485                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.868056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857605                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87796.428571                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data        85228                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86584.905660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           15                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data          134                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          116                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          250                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data     10518000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data      8799500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19317500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.812121                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.805556                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.809061                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78492.537313                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 75857.758621                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        77270                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1777.374203                       # Cycle average of tags in use
system.l2.tags.total_refs                        6382                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3089                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.066041                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     104.790934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      266.990386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      654.296348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      533.231891                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      218.064644                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.008148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.019968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.016273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.006655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.054241                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2101                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.074371                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    105889                       # Number of tag accesses
system.l2.tags.data_accesses                   105889                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst         29312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data         99904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         36160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         14848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             180224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        29312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        36160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         1472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst            458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           1561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           23                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 23                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         50997302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        173813950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         62911519                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         25832695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             313555466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     50997302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     62911519                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        113908822                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2561000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2561000                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2561000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        50997302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       173813950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        62911519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        25832695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            316116466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        23.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples       458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      1561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000575500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5744                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2816                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         23                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       23                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     27824500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   14080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                80624500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9880.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28630.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2150                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2816                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   23                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          662                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.598187                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   185.965213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   231.044550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          219     33.08%     33.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          130     19.64%     52.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          117     17.67%     70.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           85     12.84%     83.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           54      8.16%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      4.83%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.30%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.91%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      2.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          662                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 180224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  180224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       313.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    313.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     573818000                       # Total gap between requests
system.mem_ctrls.avgGap                     202119.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        29312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data        99904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        36160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        14848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu0.inst 50997302.425033777952                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 173813949.968291968107                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 62911519.367126822472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 25832694.678183048964                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst          458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         1561                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          565                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          232                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           23                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     13793500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data     42878250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     16495500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data      7457250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30116.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     27468.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29195.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32143.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2249100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1187835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             7568400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        242946540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         16127520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          314948115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.949791                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     39956500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     18980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    515839000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2506140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1324455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            12537840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        253981740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          6834720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          322053615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.312009                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     15689000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     18980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    540106500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    574775500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2684                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          532                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1635                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             722                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1552                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2375                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          309                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         4937                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         3797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 10709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       203264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       134848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        53376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        16832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 408320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             652                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1472                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4888                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.131547                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347582                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4261     87.17%     87.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    611     12.50%     99.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     16      0.33%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4888                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5380500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            394491                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            921000                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2404494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2641500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
