[05/28 18:33:05      0s] 
[05/28 18:33:05      0s] Cadence Innovus(TM) Implementation System.
[05/28 18:33:05      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/28 18:33:05      0s] 
[05/28 18:33:05      0s] Version:	v19.16-s053_1, built Mon Aug 31 13:16:01 PDT 2020
[05/28 18:33:05      0s] Options:	
[05/28 18:33:05      0s] Date:		Sun May 28 18:33:05 2023
[05/28 18:33:05      0s] Host:		auto.ece.pdx.edu (x86_64 w/Linux 3.10.0-1160.88.1.el7.x86_64) (1core*60cpus*Intel Xeon E312xx (Sandy Bridge, IBRS update) 16384KB)
[05/28 18:33:05      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[05/28 18:33:05      0s] 
[05/28 18:33:05      0s] License:
[05/28 18:33:05      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[05/28 18:33:05      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[05/28 18:33:22     14s] @(#)CDS: Innovus v19.16-s053_1 (64bit) 08/31/2020 13:16 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/28 18:33:22     14s] @(#)CDS: NanoRoute 19.16-s053_1 NR200827-1939/19_16-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[05/28 18:33:22     14s] @(#)CDS: AAE 19.16-s019 (64bit) 08/31/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/28 18:33:22     14s] @(#)CDS: CTE 19.16-s019_1 () Aug 22 2020 00:37:42 ( )
[05/28 18:33:22     14s] @(#)CDS: SYNTECH 19.16-s010_1 () Aug 17 2020 09:10:13 ( )
[05/28 18:33:22     14s] @(#)CDS: CPE v19.16-s038
[05/28 18:33:22     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[05/28 18:33:22     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[05/28 18:33:22     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[05/28 18:33:22     14s] @(#)CDS: RCDB 11.14.18
[05/28 18:33:22     14s] @(#)CDS: STYLUS 19.10-s018_1 (06/12/2020 04:43 PDT)
[05/28 18:33:22     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_42687_auto.ece.pdx.edu_reethika_g53r6M.

[05/28 18:33:22     14s] Change the soft stacksize limit to 0.2%RAM (170 mbytes). Set global soft_stack_size_limit to change the value.
[05/28 18:33:23     15s] Sourcing startup file ./enc.tcl
[05/28 18:33:23     15s] <CMD> alias fs set top_design fifo1_sram
[05/28 18:33:23     15s] <CMD> alias f set top_design fifo1
[05/28 18:33:23     15s] <CMD> alias o set top_design ORCA_TOP
[05/28 18:33:23     15s] <CMD> alias e set top_design ExampleRocketSystem
[05/28 18:33:23     15s] <CMD> set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
[05/28 18:33:23     15s] **WARN: (TCLCMD-1083):	'-no_frame_fix_width are global controls that affect all of the various timing reports.  The -name option is used to specify a report-specific behavior, and therefore cannot be used with these global options. You should use a separate set_table_style command to specify the desired global options. You can then use additional set_table_style commands to refine the behaviors of specific timing reports.'
[05/28 18:33:23     15s] <CMD> set_global report_timing_format  {delay arrival slew load fanout cell hpin}
[05/28 18:33:23     15s] 
[05/28 18:33:23     15s] **INFO:  MMMC transition support version v31-84 
[05/28 18:33:23     15s] 
[05/28 18:33:23     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/28 18:33:23     15s] <CMD> suppressMessage ENCEXT-2799
[05/28 18:33:23     15s] <CMD> win
[05/28 18:33:26     16s] <CMD> o
[05/28 18:33:50     21s] ### Start verbose source output (echo mode) for '../../ORCA_TOP.design_config.tcl' ...
[05/28 18:33:50     21s] # set lib_dir /pkgs/synopsys/2020/32_28nm/SAED32_EDK
# set top_design ORCA_TOP
# set FCL 1
# set add_ios 0
# set pad_design 0
# set design_size {1000 800}
# set design_io_border 10
# set dc_floorplanning 1
# set enable_dft 1
# set innovus_enable_manual_macro_placement 1
# set split_constraints 0
# set rtl_list [list ../rtl/$top_design.sv ]
# set slow_corner "ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
# set fast_corner "ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
# set slow_metal 1p9m_Cmax_-40
# set fast_metal 1p9m_Cmax_-40
# set synth_corners $slow_corner
# set synth_corners_slow $slow_corner
# set synth_corners_fast $fast_corner
# set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram"
# set sub_lib_type "saed32?vt_ saed32sram_ saed32?vt_ulvl_ saed32?vt_dlvl_ "
# if { 0 } {
    set corners ""
    #Add Worst corners
    set corners "$corners ss0p75vn40c ss0p75vn40c_i0p95v ss0p75vn40c_i0p75v ss0p95vn40c ss0p95vn40c_i0p75v"
    #Add Best corners
    set corners "$corners ff0p95vn40c ff0p95vn40c_i1p16v ff0p95vn40c_i0p95v ff1p16vn40c ff1p16vn40c_i1p16v ff1p16vn40c_i0p95v"
    #Add Leakage corners
    set corners "$corners ff0p95v125c f0p95v125c_i1p16v ff0p95v125c_i0p95v ff1p16v125c ff1p16v125c_i1p16v ff1p16v125c ff1p16v125c_i0p95v"
    set lib_types "stdcell_hvt stdcell_rvt stdcell_lvt sram_lp"
    # Get the main standard cells, and also the level shifters.  Plus srams.
    set sub_lib_type "saed32?vt_ saed32?vt_ulvl_ saed32?vt_dlvl_ saed32sram_"
}
# set topdir [ lindex [ regexp -inline "(.*)\(syn\|pt\|apr\)" [pwd] ] 1 ]
# set sub_block {SDRAM_TOP 
				BLENDER_0 
				PCI_TOP 
				CONTEXT_MEM 
				RISC_CORE 
				CLOCKING 
				BLENDER_1 
				PARSER 
				}
# set sub_block_I {I_SDRAM_TOP I_BLENDER_1  I_BLENDER_0 I_RISC_CORE I_CONTEXT_MEM I_PCI_TOP I_PARSER I_CLOCKING}
# set macro_block {I_SDRAM_TOP I_PCI_TOP I_RISC_CORE I_CONTEXT_MEM}
### End verbose source output for '../../ORCA_TOP.design_config.tcl'.
[05/28 18:33:50     21s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[05/28 18:33:50     21s] <CMD> set search_path {}
[05/28 18:33:51     21s] <CMD> set init_lef_file {../../cadence_cap_tech/tech.lef saed32sram.lef saed32nm_hvt_1p9m.lef saed32nm_rvt_1p9m.lef saed32nm_lvt_1p9m.lef}
[05/28 18:33:51     21s] <CMD> set init_mmmc_file mmmc.tcl
[05/28 18:33:51     21s] <CMD> set init_design_netlisttype Verilog
[05/28 18:33:51     21s] <CMD> set init_verilog ../../syn/outputs/ORCA_TOP.genus_phys.vg
[05/28 18:33:51     21s] <CMD> set init_top_cell ORCA_TOP
[05/28 18:33:51     21s] <CMD> set init_pwr_net VDD
[05/28 18:33:51     21s] <CMD> set init_gnd_net VSS
[05/28 18:33:51     21s] <CMD> init_design
[05/28 18:33:51     21s] #% Begin Load MMMC data ... (date=05/28 18:33:51, mem=487.5M)
[05/28 18:33:51     21s] #% End Load MMMC data ... (date=05/28 18:33:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=487.7M, current mem=487.7M)
[05/28 18:33:51     21s] 
[05/28 18:33:51     21s] Loading LEF file ../../cadence_cap_tech/tech.lef ...
[05/28 18:33:51     21s] 
[05/28 18:33:51     21s] Loading LEF file saed32sram.lef ...
[05/28 18:33:51     21s] Set DBUPerIGU to M2 pitch 152.
[05/28 18:33:51     21s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/28 18:33:51     21s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/28 18:33:51     21s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32sram.lef at line 197399.
[05/28 18:33:51     21s] 
[05/28 18:33:51     21s] Loading LEF file saed32nm_hvt_1p9m.lef ...
[05/28 18:33:52     22s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/28 18:33:52     22s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/28 18:33:52     22s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_hvt_1p9m.lef at line 191962.
[05/28 18:33:52     22s] 
[05/28 18:33:52     22s] Loading LEF file saed32nm_rvt_1p9m.lef ...
[05/28 18:33:52     22s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/28 18:33:52     22s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/28 18:33:52     22s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_rvt_1p9m.lef at line 148040.
[05/28 18:33:52     22s] 
[05/28 18:33:52     22s] Loading LEF file saed32nm_lvt_1p9m.lef ...
[05/28 18:33:52     23s] WARNING (LEFPARS-2003): BUSBITCHARS is a required statement on LEF file with version 5.5 and earlier.
[05/28 18:33:52     23s] Without BUSBITCHARS defined, the LEF file is technically incorrect.
[05/28 18:33:52     23s] Refer the LEF/DEF 5.5 or earlier Language Referece manual on how to define this statement. See file saed32nm_lvt_1p9m.lef at line 67466.
[05/28 18:33:52     23s] 
[05/28 18:33:52     23s] viaInitial starts at Sun May 28 18:33:52 2023
**WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR_C' and 'VIA12SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG_C' and 'VIA12SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12BAR' and 'VIA12SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA12LG' and 'VIA12SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR_C' and 'VIA23SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG_C' and 'VIA23SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23BAR' and 'VIA23SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA23LG' and 'VIA23SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR_C' and 'VIA34SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG_C' and 'VIA34SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34BAR' and 'VIA34SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA34LG' and 'VIA34SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR_C' and 'VIA45SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG_C' and 'VIA45SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45BAR' and 'VIA45SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA45LG' and 'VIA45SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR_C' and 'VIA56SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG_C' and 'VIA56SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56BAR' and 'VIA56SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (IMPPP-543):	Inconsistent cut size definition in VIARULE 'VIA56LG' and 'VIA56SQ_C'.
[05/28 18:33:52     23s] Type 'man IMPPP-543' for more detail.
[05/28 18:33:52     23s] **WARN: (EMS-27):	Message (IMPPP-543) has exceeded the current message display limit of 20.
[05/28 18:33:52     23s] To increase the message display limit, refer to the product command reference manual.
[05/28 18:33:52     23s] viaInitial ends at Sun May 28 18:33:52 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[05/28 18:33:52     23s] Loading view definition file from mmmc.tcl
[05/28 18:33:52     23s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib' ...
[05/28 18:33:53     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84713)
[05/28 18:33:53     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84764)
[05/28 18:33:53     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 84815)
[05/28 18:33:53     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120153)
[05/28 18:33:53     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120204)
[05/28 18:33:53     23s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib, Line 120255)
[05/28 18:33:53     23s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226791 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 18:33:53     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226792 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 18:33:53     23s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226793 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 18:33:53     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 18:33:53     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 18:33:53     23s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 18:33:53     23s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 18:33:53     23s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 18:33:53     23s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p75vn40c.lib)
[05/28 18:33:53     23s] Read 294 cells in library 'saed32hvt_ss0p75vn40c' 
[05/28 18:33:53     23s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[05/28 18:33:53     24s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/28 18:33:53     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/28 18:33:53     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p95v.lib)
[05/28 18:33:53     24s] Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p95v' 
[05/28 18:33:53     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[05/28 18:33:53     24s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/28 18:33:53     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/28 18:33:53     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p75vn40c_i0p75v.lib)
[05/28 18:33:53     24s] Read 12 cells in library 'saed32hvt_ulvl_ss0p75vn40c_i0p75v' 
[05/28 18:33:53     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[05/28 18:33:53     24s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 6569 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/28 18:33:53     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 6570 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/28 18:33:53     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 6571 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ss0p75vn40c_i0p75v.lib)
[05/28 18:33:53     24s] Read 24 cells in library 'saed32hvt_dlvl_ss0p75vn40c_i0p75v' 
[05/28 18:33:53     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib' ...
[05/28 18:33:54     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84613)
[05/28 18:33:54     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84664)
[05/28 18:33:54     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 84715)
[05/28 18:33:54     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120053)
[05/28 18:33:54     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120104)
[05/28 18:33:54     24s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib, Line 120155)
[05/28 18:33:54     24s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226348 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 18:33:54     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226349 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 18:33:54     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 226350 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 18:33:54     24s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 18:33:54     24s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 18:33:54     24s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 18:33:54     24s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 18:33:54     24s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 18:33:54     24s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_HVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95vn40c.lib)
[05/28 18:33:54     24s] Read 294 cells in library 'saed32hvt_ss0p95vn40c' 
[05/28 18:33:54     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[05/28 18:33:54     24s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 3945 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/28 18:33:54     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 3946 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/28 18:33:54     24s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load_selection on line 3947 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ss0p95vn40c_i0p75v.lib)
[05/28 18:33:54     24s] Read 12 cells in library 'saed32hvt_ulvl_ss0p95vn40c_i0p75v' 
[05/28 18:33:54     24s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib' ...
[05/28 18:33:54     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84611)
[05/28 18:33:54     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84662)
[05/28 18:33:54     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 84713)
[05/28 18:33:54     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120051)
[05/28 18:33:54     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120102)
[05/28 18:33:54     25s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib, Line 120153)
[05/28 18:33:55     25s] **WARN: (TECHLIB-1161):	The library level attribute default_operating_conditions on line 226658 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 18:33:55     25s] **WARN: (TECHLIB-1161):	The library level attribute default_wire_load on line 226659 is defined after at least one cell definition. The attribute will be ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 18:33:55     25s] Message <TECHLIB-1161> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/28 18:33:55     25s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 18:33:55     25s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 18:33:55     25s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 18:33:55     25s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 18:33:55     25s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 18:33:55     25s] **WARN: (TECHLIB-302):	No function defined for cell 'NMT1_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p75vn40c.lib)
[05/28 18:33:55     25s] Read 294 cells in library 'saed32rvt_ss0p75vn40c' 
[05/28 18:33:55     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[05/28 18:33:55     25s] Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p95v' 
[05/28 18:33:55     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[05/28 18:33:55     25s] Read 12 cells in library 'saed32rvt_ulvl_ss0p75vn40c_i0p75v' 
[05/28 18:33:55     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[05/28 18:33:55     25s] Read 24 cells in library 'saed32rvt_dlvl_ss0p75vn40c_i0p75v' 
[05/28 18:33:55     25s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib' ...
[05/28 18:33:55     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84607)
[05/28 18:33:55     26s] **WARN: (TECHLIB-1277):	The attribute 'fanout_load' has been defined for output pin 'D'. 'fanout_load' cannot be defined at this level and is being ignored. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib, Line 84658)
[05/28 18:33:55     26s] Message <TECHLIB-1277> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/28 18:33:56     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT3_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/28 18:33:56     26s] **WARN: (TECHLIB-302):	No function defined for cell 'PMT2_RVT'. The cell will only be used for analysis. (File /pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95vn40c.lib)
[05/28 18:33:56     26s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/28 18:33:56     26s] Read 294 cells in library 'saed32rvt_ss0p95vn40c' 
[05/28 18:33:56     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[05/28 18:33:56     26s] Read 12 cells in library 'saed32rvt_ulvl_ss0p95vn40c_i0p75v' 
[05/28 18:33:56     26s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75vn40c.lib' ...
[05/28 18:33:57     27s] Read 294 cells in library 'saed32lvt_ss0p75vn40c' 
[05/28 18:33:57     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p95v.lib' ...
[05/28 18:33:57     27s] Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p95v' 
[05/28 18:33:57     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p75vn40c_i0p75v.lib' ...
[05/28 18:33:57     27s] Read 12 cells in library 'saed32lvt_ulvl_ss0p75vn40c_i0p75v' 
[05/28 18:33:57     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ss0p75vn40c_i0p75v.lib' ...
[05/28 18:33:57     27s] Read 24 cells in library 'saed32lvt_dlvl_ss0p75vn40c_i0p75v' 
[05/28 18:33:57     27s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95vn40c.lib' ...
[05/28 18:33:57     28s] Read 294 cells in library 'saed32lvt_ss0p95vn40c' 
[05/28 18:33:57     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ss0p95vn40c_i0p75v.lib' ...
[05/28 18:33:57     28s] Read 12 cells in library 'saed32lvt_ulvl_ss0p95vn40c_i0p75v' 
[05/28 18:33:57     28s] Reading worst_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95vn40c.lib' ...
[05/28 18:33:58     28s] Read 35 cells in library 'saed32sram_ss0p95vn40c' 
[05/28 18:33:58     28s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff0p95vn40c.lib' ...
[05/28 18:33:58     29s] Read 294 cells in library 'saed32hvt_ff0p95vn40c' 
[05/28 18:33:58     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[05/28 18:33:59     29s] Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i1p16v' 
[05/28 18:33:59     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[05/28 18:33:59     29s] Read 12 cells in library 'saed32hvt_ulvl_ff0p95vn40c_i0p95v' 
[05/28 18:33:59     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[05/28 18:33:59     29s] Read 24 cells in library 'saed32hvt_dlvl_ff0p95vn40c_i0p95v' 
[05/28 18:33:59     29s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.lib' ...
[05/28 18:33:59     30s] Read 294 cells in library 'saed32hvt_ff1p16vn40c' 
[05/28 18:33:59     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[05/28 18:33:59     30s] Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i1p16v' 
[05/28 18:33:59     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[05/28 18:33:59     30s] Read 24 cells in library 'saed32hvt_dlvl_ff1p16vn40c_i1p16v' 
[05/28 18:33:59     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[05/28 18:33:59     30s] Read 12 cells in library 'saed32hvt_ulvl_ff1p16vn40c_i0p95v' 
[05/28 18:33:59     30s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff0p95vn40c.lib' ...
[05/28 18:34:00     31s] Read 294 cells in library 'saed32rvt_ff0p95vn40c' 
[05/28 18:34:00     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[05/28 18:34:00     31s] Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i1p16v' 
[05/28 18:34:00     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[05/28 18:34:00     31s] Read 12 cells in library 'saed32rvt_ulvl_ff0p95vn40c_i0p95v' 
[05/28 18:34:00     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[05/28 18:34:00     31s] Read 24 cells in library 'saed32rvt_dlvl_ff0p95vn40c_i0p95v' 
[05/28 18:34:00     31s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.lib' ...
[05/28 18:34:01     32s] Read 294 cells in library 'saed32rvt_ff1p16vn40c' 
[05/28 18:34:01     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[05/28 18:34:01     32s] Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i1p16v' 
[05/28 18:34:01     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[05/28 18:34:01     32s] Read 24 cells in library 'saed32rvt_dlvl_ff1p16vn40c_i1p16v' 
[05/28 18:34:01     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[05/28 18:34:01     32s] Read 12 cells in library 'saed32rvt_ulvl_ff1p16vn40c_i0p95v' 
[05/28 18:34:01     32s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff0p95vn40c.lib' ...
[05/28 18:34:02     33s] Read 294 cells in library 'saed32lvt_ff0p95vn40c' 
[05/28 18:34:02     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i1p16v.lib' ...
[05/28 18:34:02     33s] Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i1p16v' 
[05/28 18:34:02     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff0p95vn40c_i0p95v.lib' ...
[05/28 18:34:02     33s] Read 12 cells in library 'saed32lvt_ulvl_ff0p95vn40c_i0p95v' 
[05/28 18:34:02     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff0p95vn40c_i0p95v.lib' ...
[05/28 18:34:02     33s] Read 24 cells in library 'saed32lvt_dlvl_ff0p95vn40c_i0p95v' 
[05/28 18:34:02     33s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.lib' ...
[05/28 18:34:03     34s] Read 294 cells in library 'saed32lvt_ff1p16vn40c' 
[05/28 18:34:03     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i1p16v.lib' ...
[05/28 18:34:03     34s] Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i1p16v' 
[05/28 18:34:03     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_dlvl_ff1p16vn40c_i1p16v.lib' ...
[05/28 18:34:03     34s] Read 24 cells in library 'saed32lvt_dlvl_ff1p16vn40c_i1p16v' 
[05/28 18:34:03     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ulvl_ff1p16vn40c_i0p95v.lib' ...
[05/28 18:34:03     34s] Read 12 cells in library 'saed32lvt_ulvl_ff1p16vn40c_i0p95v' 
[05/28 18:34:03     34s] Reading best_libs timing library '/pkgs/synopsys/2020/32_28nm/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.lib' ...
[05/28 18:34:03     34s] Read 35 cells in library 'saed32sram_ff1p16vn40c' 
[05/28 18:34:03     35s] Ending "PreSetAnalysisView" (total cpu=0:00:11.9, real=0:00:11.0, peak res=713.0M, current mem=556.9M)
[05/28 18:34:03     35s] *** End library_loading (cpu=0.20min, real=0.18min, mem=60.4M, fe_cpu=0.58min, fe_real=0.97min, fe_mem=856.8M) ***
[05/28 18:34:03     35s] #% Begin Load netlist data ... (date=05/28 18:34:03, mem=556.9M)
[05/28 18:34:03     35s] *** Begin netlist parsing (mem=856.8M) ***
[05/28 18:34:03     35s] Created 1025 new cells from 44 timing libraries.
[05/28 18:34:03     35s] Reading netlist ...
[05/28 18:34:03     35s] Backslashed names will retain backslash and a trailing blank character.
[05/28 18:34:04     35s] Reading verilog netlist '../../syn/outputs/ORCA_TOP.genus_phys.vg'
[05/28 18:34:04     35s] 
[05/28 18:34:04     35s] *** Memory Usage v#1 (Current mem = 865.812M, initial mem = 289.684M) ***
[05/28 18:34:04     35s] *** End netlist parsing (cpu=0:00:00.4, real=0:00:01.0, mem=865.8M) ***
[05/28 18:34:04     35s] #% End Load netlist data ... (date=05/28 18:34:04, total cpu=0:00:00.4, real=0:00:01.0, peak res=609.5M, current mem=609.5M)
[05/28 18:34:04     35s] Set top cell to ORCA_TOP.
[05/28 18:34:05     36s] Hooked 4138 DB cells to tlib cells.
[05/28 18:34:05     36s] Ending "BindLib:" (total cpu=0:00:00.9, real=0:00:01.0, peak res=735.2M, current mem=735.2M)
[05/28 18:34:05     36s] Starting recursive module instantiation check.
[05/28 18:34:05     36s] No recursion found.
[05/28 18:34:05     36s] Building hierarchical netlist for Cell ORCA_TOP ...
[05/28 18:34:05     36s] *** Netlist is unique.
[05/28 18:34:05     36s] Setting Std. cell height to 1672 DBU (smallest netlist inst).
[05/28 18:34:05     36s] ** info: there are 4263 modules.
[05/28 18:34:05     36s] ** info: there are 45560 stdCell insts.
[05/28 18:34:05     36s] ** info: there are 40 macros.
[05/28 18:34:05     36s] ** info: there are 35 multi-height stdCell insts (7 stdCells)
[05/28 18:34:05     36s] 
[05/28 18:34:05     36s] *** Memory Usage v#1 (Current mem = 995.238M, initial mem = 289.684M) ***
[05/28 18:34:05     36s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:05     36s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:05     36s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:05     36s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:05     36s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:05     36s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:05     36s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:05     36s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:05     36s] Horizontal Layer M1 offset = 0 (derived)
[05/28 18:34:05     36s] Vertical Layer M2 offset = 0 (derived)
[05/28 18:34:05     36s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[05/28 18:34:05     36s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[05/28 18:34:05     36s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[05/28 18:34:05     36s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[05/28 18:34:05     36s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[05/28 18:34:05     36s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[05/28 18:34:05     36s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[05/28 18:34:05     36s] Set Default Net Delay as 1000 ps.
[05/28 18:34:05     36s] Set Default Net Load as 0.5 pF. 
[05/28 18:34:05     36s] Set Default Input Pin Transition as 0.1 ps.
[05/28 18:34:06     37s] Extraction setup Started 
[05/28 18:34:06     37s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/28 18:34:06     37s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap ...
[05/28 18:34:06     37s] Process name: saed32nm_1p9m_Cmax.
[05/28 18:34:06     37s] Reading Capacitance Table File ../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap ...
[05/28 18:34:06     37s] Process name: saed32nm_1p9m_Cmin.
[05/28 18:34:06     37s] Importing multi-corner RC tables ... 
[05/28 18:34:06     37s] Summary of Active RC-Corners : 
[05/28 18:34:06     37s]  
[05/28 18:34:06     37s]  Analysis View: test_worst_scenario
[05/28 18:34:06     37s]     RC-Corner Name        : cmax
[05/28 18:34:06     37s]     RC-Corner Index       : 0
[05/28 18:34:06     37s]     RC-Corner Temperature : -40 Celsius
[05/28 18:34:06     37s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[05/28 18:34:06     37s]     RC-Corner PreRoute Res Factor         : 1
[05/28 18:34:06     37s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 18:34:06     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 18:34:06     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 18:34:06     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 18:34:06     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 18:34:06     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 18:34:06     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 18:34:06     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 18:34:06     37s]  
[05/28 18:34:06     37s]  Analysis View: func_worst_scenario
[05/28 18:34:06     37s]     RC-Corner Name        : cmax
[05/28 18:34:06     37s]     RC-Corner Index       : 0
[05/28 18:34:06     37s]     RC-Corner Temperature : -40 Celsius
[05/28 18:34:06     37s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmax.cap'
[05/28 18:34:06     37s]     RC-Corner PreRoute Res Factor         : 1
[05/28 18:34:06     37s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 18:34:06     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 18:34:06     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 18:34:06     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 18:34:06     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 18:34:06     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 18:34:06     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 18:34:06     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 18:34:06     37s]  
[05/28 18:34:06     37s]  Analysis View: test_best_scenario
[05/28 18:34:06     37s]     RC-Corner Name        : cmin
[05/28 18:34:06     37s]     RC-Corner Index       : 1
[05/28 18:34:06     37s]     RC-Corner Temperature : -40 Celsius
[05/28 18:34:06     37s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[05/28 18:34:06     37s]     RC-Corner PreRoute Res Factor         : 1
[05/28 18:34:06     37s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 18:34:06     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 18:34:06     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 18:34:06     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 18:34:06     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 18:34:06     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 18:34:06     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 18:34:06     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 18:34:06     37s]  
[05/28 18:34:06     37s]  Analysis View: func_best_scenario
[05/28 18:34:06     37s]     RC-Corner Name        : cmin
[05/28 18:34:06     37s]     RC-Corner Index       : 1
[05/28 18:34:06     37s]     RC-Corner Temperature : -40 Celsius
[05/28 18:34:06     37s]     RC-Corner Cap Table   : '../../cadence_cap_tech/saed32nm_1p9m_Cmin.cap'
[05/28 18:34:06     37s]     RC-Corner PreRoute Res Factor         : 1
[05/28 18:34:06     37s]     RC-Corner PreRoute Cap Factor         : 1
[05/28 18:34:06     37s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/28 18:34:06     37s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/28 18:34:06     37s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/28 18:34:06     37s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/28 18:34:06     37s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/28 18:34:06     37s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/28 18:34:06     37s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/28 18:34:06     37s] LayerId::1 widthSet size::4
[05/28 18:34:06     37s] LayerId::2 widthSet size::4
[05/28 18:34:06     37s] LayerId::3 widthSet size::4
[05/28 18:34:06     37s] LayerId::4 widthSet size::4
[05/28 18:34:06     37s] LayerId::5 widthSet size::4
[05/28 18:34:06     37s] LayerId::6 widthSet size::4
[05/28 18:34:06     37s] LayerId::7 widthSet size::4
[05/28 18:34:06     37s] LayerId::8 widthSet size::4
[05/28 18:34:06     37s] LayerId::9 widthSet size::4
[05/28 18:34:06     37s] LayerId::10 widthSet size::2
[05/28 18:34:06     37s] Updating RC grid for preRoute extraction ...
[05/28 18:34:06     37s] Initializing multi-corner capacitance tables ... 
[05/28 18:34:06     37s] Initializing multi-corner resistance tables ...
[05/28 18:34:06     37s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/28 18:34:06     37s] *Info: initialize multi-corner CTS.
[05/28 18:34:06     37s] Ending "SetAnalysisView" (total cpu=0:00:00.3, real=0:00:00.0, peak res=952.2M, current mem=705.5M)
[05/28 18:34:07     38s] Reading timing constraints file '../../constraints/ORCA_TOP_func_best.sdc' ...
[05/28 18:34:07     38s] Current (total cpu=0:00:38.1, real=0:01:02, peak res=952.2M, current mem=924.1M)
[05/28 18:34:07     38s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_func_best.sdc, Line 8).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 261).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 286).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 289).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 292).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 786).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_func_best.sdc, Line 787).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:07     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:07     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:07     38s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_best.sdc completed, with 7 WARNING
[05/28 18:34:07     38s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=946.9M, current mem=946.9M)
[05/28 18:34:07     38s] Current (total cpu=0:00:38.3, real=0:01:02, peak res=952.2M, current mem=946.9M)
[05/28 18:34:07     38s] Reading timing constraints file '../../constraints/ORCA_TOP_test_best.sdc' ...
[05/28 18:34:07     38s] Current (total cpu=0:00:38.3, real=0:01:02, peak res=952.2M, current mem=946.9M)
[05/28 18:34:07     38s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_best.sdc, Line 8).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 265).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 290).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 293).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 296).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 822).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_best.sdc, Line 823).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:07     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:07     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:07     38s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_best.sdc completed, with 7 WARNING
[05/28 18:34:07     38s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=969.6M, current mem=969.6M)
[05/28 18:34:07     38s] Current (total cpu=0:00:38.5, real=0:01:02, peak res=969.6M, current mem=969.6M)
[05/28 18:34:07     38s] Reading timing constraints file '../../constraints/ORCA_TOP_func_worst.sdc' ...
[05/28 18:34:07     38s] Current (total cpu=0:00:38.5, real=0:01:02, peak res=969.6M, current mem=969.6M)
[05/28 18:34:07     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 263).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 288).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 291).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_func_worst.sdc, Line 298).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_func_worst.sdc completed, with 4 WARNING
[05/28 18:34:07     38s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=970.1M, current mem=970.1M)
[05/28 18:34:07     38s] Current (total cpu=0:00:38.6, real=0:01:02, peak res=970.1M, current mem=970.1M)
[05/28 18:34:07     38s] Reading timing constraints file '../../constraints/ORCA_TOP_test_worst.sdc' ...
[05/28 18:34:07     38s] Current (total cpu=0:00:38.6, real=0:01:02, peak res=970.1M, current mem=970.1M)
[05/28 18:34:07     38s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 8).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 9).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_PCI_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 266).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1142):	Virtual clock 'v_SDRAM_CLK' is being created with no source objects. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 291).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLK was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 294).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1333):	The combinational generated clock SD_DDR_CLKn was specified without any of -divide_by, -multiply_by, or -edges options which are normally used to define the output waveform. A -divide_by 1 specification has been inferred for this clock. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 301).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 831).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **WARN: (TCLCMD-1015):	The set_timing_derate command is not currently supported as a constraint which can be loaded as part of your SDC file. You can use the set_timing_Derate command interactively or in a Tcl command script. (File ../../constraints/ORCA_TOP_test_worst.sdc, Line 832).
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:07     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:07     38s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:07     38s] INFO (CTE): Reading of timing constraints file ../../constraints/ORCA_TOP_test_worst.sdc completed, with 8 WARNING
[05/28 18:34:07     38s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=970.6M, current mem=970.6M)
[05/28 18:34:07     38s] Current (total cpu=0:00:38.7, real=0:01:02, peak res=970.6M, current mem=970.6M)
[05/28 18:34:07     38s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 18:34:07     38s] Creating Cell Server ...(0, 1, 1, 1)
[05/28 18:34:07     38s] Summary for sequential cells identification: 
[05/28 18:34:07     38s]   Identified SBFF number: 138
[05/28 18:34:07     38s]   Identified MBFF number: 0
[05/28 18:34:07     38s]   Identified SB Latch number: 0
[05/28 18:34:07     38s]   Identified MB Latch number: 0
[05/28 18:34:07     38s]   Not identified SBFF number: 180
[05/28 18:34:07     38s]   Not identified MBFF number: 0
[05/28 18:34:07     38s]   Not identified SB Latch number: 0
[05/28 18:34:07     38s]   Not identified MB Latch number: 0
[05/28 18:34:07     38s]   Number of sequential cells which are not FFs: 78
[05/28 18:34:07     38s] Total number of combinational cells: 402
[05/28 18:34:07     38s] Total number of sequential cells: 396
[05/28 18:34:07     38s] Total number of tristate cells: 18
[05/28 18:34:07     38s] Total number of level shifter cells: 108
[05/28 18:34:07     38s] Total number of power gating cells: 0
[05/28 18:34:07     38s] Total number of isolation cells: 48
[05/28 18:34:07     38s] Total number of power switch cells: 0
[05/28 18:34:07     38s] Total number of pulse generator cells: 0
[05/28 18:34:07     38s] Total number of always on buffers: 0
[05/28 18:34:07     38s] Total number of retention cells: 0
[05/28 18:34:07     38s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[05/28 18:34:07     38s] Total number of usable buffers: 5
[05/28 18:34:07     38s] List of unusable buffers:
[05/28 18:34:07     38s] Total number of unusable buffers: 0
[05/28 18:34:07     38s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[05/28 18:34:07     38s] Total number of usable inverters: 36
[05/28 18:34:07     38s] List of unusable inverters:
[05/28 18:34:07     38s] Total number of unusable inverters: 0
[05/28 18:34:07     38s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[05/28 18:34:07     38s] Total number of identified usable delay cells: 19
[05/28 18:34:07     38s] List of identified unusable delay cells:
[05/28 18:34:07     38s] Total number of identified unusable delay cells: 0
[05/28 18:34:07     38s] Creating Cell Server, finished. 
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] Deleting Cell Server ...
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] *** Summary of all messages that are not suppressed in this session:
[05/28 18:34:07     38s] Severity  ID               Count  Summary                                  
[05/28 18:34:07     38s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[05/28 18:34:07     38s] WARNING   IMPPP-543           28  Inconsistent cut size definition in VIAR...
[05/28 18:34:07     38s] ERROR     DMMMC-271            9  The software does not currently support ...
[05/28 18:34:07     38s] WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
[05/28 18:34:07     38s] WARNING   TCLCMD-1015          6  The %s command is not currently supporte...
[05/28 18:34:07     38s] WARNING   TCLCMD-1142          8  Virtual clock '%s' is being created with...
[05/28 18:34:07     38s] WARNING   TCLCMD-1333          8  The combinational generated clock %s was...
[05/28 18:34:07     38s] WARNING   TCLCMD-1461          3  Skipped unsupported command: %s          
[05/28 18:34:07     38s] WARNING   TECHLIB-302         72  No function defined for cell '%s'. The c...
[05/28 18:34:07     38s] WARNING   TECHLIB-1161       132  The library level attribute %s on line %...
[05/28 18:34:07     38s] WARNING   TECHLIB-1277        72  The %s '%s' has been defined for %s %s '...
[05/28 18:34:07     38s] *** Message Summary: 334 warning(s), 9 error(s)
[05/28 18:34:07     38s] 
[05/28 18:34:07     38s] <CMD> defIn ../outputs/ORCA_TOP.floorplan.innovus.def
[05/28 18:34:07     38s] Reading DEF file '../outputs/ORCA_TOP.floorplan.innovus.def', current time is Sun May 28 18:34:07 2023 ...
[05/28 18:34:07     38s] --- DIVIDERCHAR '/'
[05/28 18:34:07     38s] --- UnitsPerDBU = 1.0000
[05/28 18:34:07     38s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:07     38s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:07     38s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:07     38s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:07     38s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:07     38s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:07     38s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:07     38s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:07     38s] Horizontal Layer M1 offset = 0 (derived)
[05/28 18:34:07     38s] Vertical Layer M2 offset = 0 (derived)
[05/28 18:34:07     38s] Generated pitch 0.228 in M9 is different from 2.432 defined in technology file in preferred direction.
[05/28 18:34:07     38s] Generated pitch 0.152 in M8 is different from 1.216 defined in technology file in preferred direction.
[05/28 18:34:07     38s] Generated pitch 0.152 in M7 is different from 1.216 defined in technology file in preferred direction.
[05/28 18:34:07     38s] Generated pitch 0.152 in M6 is different from 0.608 defined in technology file in preferred direction.
[05/28 18:34:07     38s] Generated pitch 0.152 in M5 is different from 0.608 defined in technology file in preferred direction.
[05/28 18:34:07     38s] Generated pitch 0.152 in M4 is different from 0.304 defined in technology file in preferred direction.
[05/28 18:34:07     38s] Generated pitch 0.152 in M3 is different from 0.304 defined in technology file in preferred direction.
[05/28 18:34:07     38s] --- DIEAREA (0 0) (820040 770032)
[05/28 18:34:07     39s] defIn read 10000 lines...
[05/28 18:34:08     39s] defIn read 20000 lines...
[05/28 18:34:08     39s] defIn read 30000 lines...
[05/28 18:34:08     39s] defIn read 40000 lines...
[05/28 18:34:08     39s] defIn read 50000 lines...
[05/28 18:34:08     39s] defIn read 60000 lines...
[05/28 18:34:08     39s] DEF file '../outputs/ORCA_TOP.floorplan.innovus.def' is parsed, current time is Sun May 28 18:34:08 2023.
[05/28 18:34:08     39s] Extracting standard cell pins and blockage ...... 
[05/28 18:34:08     39s] Pin and blockage extraction finished
[05/28 18:34:08     39s] Updating the floorplan ...
[05/28 18:34:08     39s] <CMD> add_tracks -honor_pitch
[05/28 18:34:08     39s] Extracting standard cell pins and blockage ...... 
[05/28 18:34:08     39s] Pin and blockage extraction finished
[05/28 18:34:08     39s] <CMD> defIn ../../syn/outputs/ORCA_TOP.genus.scan.def
[05/28 18:34:08     39s] Reading DEF file '../../syn/outputs/ORCA_TOP.genus.scan.def', current time is Sun May 28 18:34:08 2023 ...
[05/28 18:34:08     39s] --- CASESENSITIVE ON
[05/28 18:34:08     39s] --- DIVIDERCHAR '/'
[05/28 18:34:08     39s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:34:08     39s] Summary for sequential cells identification: 
[05/28 18:34:08     39s]   Identified SBFF number: 138
[05/28 18:34:08     39s]   Identified MBFF number: 0
[05/28 18:34:08     39s]   Identified SB Latch number: 0
[05/28 18:34:08     39s]   Identified MB Latch number: 0
[05/28 18:34:08     39s]   Not identified SBFF number: 180
[05/28 18:34:08     39s]   Not identified MBFF number: 0
[05/28 18:34:08     39s]   Not identified SB Latch number: 0
[05/28 18:34:08     39s]   Not identified MB Latch number: 0
[05/28 18:34:08     39s]   Number of sequential cells which are not FFs: 78
[05/28 18:34:08     39s]  Visiting view : test_worst_scenario
[05/28 18:34:08     39s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:34:08     39s]    : PowerDomain = none : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:34:08     39s]  Visiting view : func_worst_scenario
[05/28 18:34:08     39s]    : PowerDomain = none : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:34:08     39s]    : PowerDomain = none : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:34:08     39s]  Visiting view : test_best_scenario
[05/28 18:34:08     39s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:34:08     39s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:34:08     39s]  Visiting view : func_best_scenario
[05/28 18:34:08     39s]    : PowerDomain = none : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:34:08     39s]    : PowerDomain = none : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:34:08     39s]  Setting StdDelay to 18.40
[05/28 18:34:08     39s] Creating Cell Server, finished. 
[05/28 18:34:08     39s] 
[05/28 18:34:08     39s] DEF file '../../syn/outputs/ORCA_TOP.genus.scan.def' is parsed, current time is Sun May 28 18:34:08 2023.
[05/28 18:34:08     39s] <CMD> read_power_intent ../../syn/outputs/ORCA_TOP.genus.upf -1801
[05/28 18:34:08     39s] Reading power intent file ../../syn/outputs/ORCA_TOP.genus.upf ...
[05/28 18:34:08     39s] Checking power intent
[05/28 18:34:08     39s] Checking scoped supply_net connected to top-level supply_net
[05/28 18:34:08     39s] IEEE1801_RUNTIME: checking scoped supply_net: cpu=0:00:00.01 real=0:00:00.00
[05/28 18:34:08     39s] Checking supply_set/supply_net
[05/28 18:34:08     39s] IEEE1801_RUNTIME: checking pst supplies: cpu=0:00:00.00 real=0:00:00.00
[05/28 18:34:08     39s] Setting boundaryports(3) from port_attr
[05/28 18:34:08     39s] IEEE1801_RUNTIME: checking port_attribute: cpu=0:00:00.00 real=0:00:00.00
[05/28 18:34:08     39s] IEEE1801_RUNTIME: checking related_supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/28 18:34:08     39s] <CMD> commit_power_intent
[05/28 18:34:09     40s] IEEE1801_RUNTIME: freeTimingGraph: cpu=0:00:00.20 real=0:00:01.00
[05/28 18:34:09     40s] IEEE1801_RUNTIME: commit_logic_port/net: cpu=0:00:00.00 real=0:00:00.00
[05/28 18:34:09     40s] IEEE1801_RUNTIME: commit_supply_net: cpu=0:00:00.00 real=0:00:00.00
[05/28 18:34:09     40s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:09     40s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:09     40s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:09     40s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:09     40s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:09     40s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:09     40s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:09     40s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:09     40s] INFO: restore power domain PD_RISC_CORE fence = 400.216 18.392 740.216 335.792
[05/28 18:34:09     40s] IEEE1801_RUNTIME: commit_power_domain: cpu=0:00:00.28 real=0:00:00.00
[05/28 18:34:09     40s] IEEE1801_RUNTIME: commit_global_connect: cpu=0:00:00.06 real=0:00:00.00
[05/28 18:34:09     40s] IEEE1801_RUNTIME: commit_power_mode: cpu=0:00:00.00 real=0:00:00.00
[05/28 18:34:09     40s] IEEE1801_RUNTIME: define_low_power_cells: cpu=0:00:00.08 real=0:00:00.00
[05/28 18:34:09     40s] Current (total cpu=0:00:40.7, real=0:01:04, peak res=1045.4M, current mem=1034.6M)
[05/28 18:34:09     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:09     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:09     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:09     40s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1051.0M, current mem=1051.0M)
[05/28 18:34:09     40s] Current (total cpu=0:00:40.9, real=0:01:04, peak res=1051.0M, current mem=1051.0M)
[05/28 18:34:09     40s] Current (total cpu=0:00:40.9, real=0:01:04, peak res=1051.0M, current mem=1051.0M)
[05/28 18:34:10     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:10     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:10     40s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:10     40s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1053.4M, current mem=1053.4M)
[05/28 18:34:10     41s] Current (total cpu=0:00:41.0, real=0:01:05, peak res=1053.4M, current mem=1053.4M)
[05/28 18:34:10     41s] Current (total cpu=0:00:41.0, real=0:01:05, peak res=1053.4M, current mem=1053.4M)
[05/28 18:34:10     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1053.8M, current mem=1053.8M)
[05/28 18:34:10     41s] Current (total cpu=0:00:41.1, real=0:01:05, peak res=1053.8M, current mem=1053.8M)
[05/28 18:34:10     41s] Current (total cpu=0:00:41.2, real=0:01:05, peak res=1053.8M, current mem=1053.8M)
[05/28 18:34:10     41s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:10     41s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:10     41s] **ERROR: (DMMMC-271):	The software does not currently support the SDC set_voltage command. You should use operating conditions to control the default operating voltage and any power domain specific voltages.
[05/28 18:34:10     41s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1054.1M, current mem=1054.1M)
[05/28 18:34:10     41s] Current (total cpu=0:00:41.2, real=0:01:05, peak res=1054.1M, current mem=1054.1M)
[05/28 18:34:10     41s] IEEE1801_RUNTIME: buildTimingGraph: cpu=0:00:00.78 real=0:00:01.00
[05/28 18:34:10     41s] Cell 'LSUPX8_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 18:34:10     41s] Cell 'LSUPX1_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 18:34:10     41s] Cell 'LSUPX8_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 18:34:10     41s] Cell 'LSUPX4_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 18:34:10     41s] Cell 'LSUPX2_LVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 18:34:10     41s] Cell 'LSUPX4_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 18:34:10     41s] Cell 'LSUPX2_HVT' has been added to powerDomain PD_RISC_CORE connection specification.
[05/28 18:34:10     41s] IEEE1801_RUNTIME: GNC_connect_existing_iso_shifter: cpu=0:00:00.34 real=0:00:00.00
[05/28 18:34:10     41s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[05/28 18:34:10     41s] IEEE1801_RUNTIME: replaceAlwaysOnAssignBuffer: cpu=0:00:00.01 real=0:00:00.00
[05/28 18:34:10     41s] IEEE1801_RUNTIME: commit_power_switch: cpu=0:00:00.00 real=0:00:00.00
[05/28 18:34:10     41s] IEEE1801_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/28 18:34:10     41s] IEEE1801_RUNTIME: commit_isolation: cpu=0:00:00.00 real=0:00:00.00
[05/28 18:34:10     41s] INFO: level_shifter strategy ls_out: added 0 level_shifter insts
[05/28 18:34:10     41s] INFO: level_shifter strategy ls_in: added 1 level_shifter insts
[05/28 18:34:10     41s] IEEE1801_RUNTIME: commit_level_shifter: cpu=0:00:00.03 real=0:00:00.00
[05/28 18:34:10     41s] IEEE1801_RUNTIME: connectAlwaysOnBuf: cpu=0:00:00.00 real=0:00:00.00
[05/28 18:34:10     41s] Deleting Cell Server ...
[05/28 18:34:10     41s] Creating Cell Server ...(0, 1, 1, 1)
[05/28 18:34:10     41s] Summary for sequential cells identification: 
[05/28 18:34:10     41s]   Identified SBFF number: 126
[05/28 18:34:10     41s]   Identified MBFF number: 0
[05/28 18:34:10     41s]   Identified SB Latch number: 0
[05/28 18:34:10     41s]   Identified MB Latch number: 0
[05/28 18:34:10     41s]   Not identified SBFF number: 180
[05/28 18:34:10     41s]   Not identified MBFF number: 0
[05/28 18:34:10     41s]   Not identified SB Latch number: 0
[05/28 18:34:10     41s]   Not identified MB Latch number: 0
[05/28 18:34:10     41s]   Number of sequential cells which are not FFs: 78
[05/28 18:34:10     41s] Total number of combinational cells: 384
[05/28 18:34:10     41s] Total number of sequential cells: 204
[05/28 18:34:10     41s] Total number of tristate cells: 18
[05/28 18:34:10     41s] Total number of level shifter cells: 108
[05/28 18:34:10     41s] Total number of power gating cells: 0
[05/28 18:34:10     41s] Total number of isolation cells: 48
[05/28 18:34:10     41s] Total number of power switch cells: 0
[05/28 18:34:10     41s] Total number of pulse generator cells: 0
[05/28 18:34:10     41s] Total number of always on buffers: 30
[05/28 18:34:10     41s] Total number of retention cells: 180
[05/28 18:34:10     41s] List of usable buffers: NBUFFX2_LVT NBUFFX16_LVT NBUFFX32_LVT NBUFFX4_LVT NBUFFX8_LVT
[05/28 18:34:10     41s] Total number of usable buffers: 5
[05/28 18:34:10     41s] List of unusable buffers:
[05/28 18:34:10     41s] Total number of unusable buffers: 0
[05/28 18:34:10     41s] List of usable inverters: IBUFFX2_LVT IBUFFX16_LVT IBUFFX32_LVT INVX0_LVT IBUFFX4_LVT IBUFFX8_LVT INVX16_LVT INVX1_LVT INVX2_LVT INVX32_LVT INVX4_LVT IBUFFX2_RVT INVX8_LVT IBUFFX16_RVT IBUFFX32_RVT INVX0_RVT IBUFFX4_RVT IBUFFX8_RVT INVX16_RVT INVX1_RVT INVX2_RVT INVX32_RVT INVX4_RVT IBUFFX2_HVT INVX8_RVT IBUFFX16_HVT IBUFFX32_HVT INVX0_HVT IBUFFX4_HVT IBUFFX8_HVT INVX16_HVT INVX1_HVT INVX2_HVT INVX32_HVT INVX4_HVT INVX8_HVT
[05/28 18:34:10     41s] Total number of usable inverters: 36
[05/28 18:34:10     41s] List of unusable inverters:
[05/28 18:34:10     41s] Total number of unusable inverters: 0
[05/28 18:34:10     41s] List of identified usable delay cells: DELLN1X2_LVT DELLN2X2_LVT DELLN3X2_LVT DELLN1X2_RVT DELLN2X2_RVT DELLN3X2_RVT NBUFFX2_RVT NBUFFX16_RVT NBUFFX32_RVT NBUFFX4_RVT NBUFFX8_RVT DELLN1X2_HVT DELLN2X2_HVT DELLN3X2_HVT NBUFFX2_HVT NBUFFX16_HVT NBUFFX32_HVT NBUFFX4_HVT NBUFFX8_HVT
[05/28 18:34:10     41s] Total number of identified usable delay cells: 19
[05/28 18:34:10     41s] List of identified unusable delay cells:
[05/28 18:34:10     41s] Total number of identified unusable delay cells: 0
[05/28 18:34:10     41s] Creating Cell Server, finished. 
[05/28 18:34:10     41s] 
[05/28 18:34:10     41s] Deleting Cell Server ...
[05/28 18:34:11     41s] <CMD> modifyPowerDomainAttr PD_RISC_CORE -box 580 0 1000 400
[05/28 18:34:11     41s] **WARN: (IMPFP-3911):	Power domain 'PD_RISC_CORE' is NOT totally inside core. we will ONLY create rows for parts inside core.
[05/28 18:34:11     41s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     41s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     41s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     41s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     41s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     41s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     41s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     41s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     41s] Power Domain 'PD_RISC_CORE'.
[05/28 18:34:11     41s] 	  Boundary = 399.9120 0.0000 819.9120 400.0000
[05/28 18:34:11     41s] 	   minGaps = T:0.0560 B:0.0560 L:0.0560 R:0.0560
[05/28 18:34:11     41s] 	   rsExts  = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[05/28 18:34:11     41s] 	   core2Side = T:0.0000 B:0.0000 L:0.0000 R:0.0000
[05/28 18:34:11     41s] 	   rowSpaceType = 0
[05/28 18:34:11     41s] 	   rowSpacing = 0.0000
[05/28 18:34:11     41s] 	   rowFlip = first
[05/28 18:34:11     41s] 	   site = unit
[05/28 18:34:11     41s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     41s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     41s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     41s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     41s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     41s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     41s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     41s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     41s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     41s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     41s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     41s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     41s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     41s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     41s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     41s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     42s] **WARN: (IMPFP-3911):	Power domain 'PD_RISC_CORE' is NOT totally inside core. we will ONLY create rows for parts inside core.
[05/28 18:34:11     42s] **WARN: (IMPFP-3961):	The techSite 'fillSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     42s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     42s] **WARN: (IMPFP-3961):	The techSite 'cornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     42s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     42s] **WARN: (IMPFP-3961):	The techSite 'ioSiteEW' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     42s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     42s] **WARN: (IMPFP-3961):	The techSite 'ioSiteNS' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[05/28 18:34:11     42s] Type 'man IMPFP-3961' for more detail.
[05/28 18:34:11     42s] <CMD> setNanoRouteMode -drouteEndIteration 10
[05/28 18:34:11     42s] <CMD> set_ccopt_property target_max_trans 0.3ns
[05/28 18:34:11     42s] <CMD> setNanoRouteMode -drouteEndIteration 5
[05/28 18:34:11     42s] <CMD> setNanoRouteMode -routeWithViaOnlyForMacroCellPin false
[05/28 18:34:11     42s] <CMD> setNanoRouteMode -routeWithViaOnlyForStandardCellPin 1:1
[05/28 18:34:11     42s] <CMD> setOptMode -usefulSkew false
[05/28 18:34:11     42s] <CMD> setOptMode -usefulSkewCCOpt none
[05/28 18:34:11     42s] <CMD> setOptMode -usefulSkewPostRoute false
[05/28 18:34:11     42s] <CMD> setOptMode -usefulSkewPreCTS false
[05/28 18:34:11     42s] <CMD> setPinAssignMode -pinEditInBatch true
[05/28 18:34:11     42s] <CMD> get_message -id GLOBAL-100 -suppress
[05/28 18:34:11     42s] <CMD> get_message -id GLOBAL-100 -suppress
[05/28 18:34:11     42s] <CMD> editPin -edge 3 -pin {sdram_clk sys_2x_clk shutdown test_mode test_si[5] test_si[4] test_si[3] test_si[2] test_si[1] test_si[0] test_so[5] test_so[4] test_so[3] test_so[2] test_so[1] test_so[0] scan_enable ate_clk occ_bypass occ_reset pclk prst_n pidsel pgnt_n pad_in[31] pad_in[30] pad_in[29] pad_in[28] pad_in[27] pad_in[26] pad_in[25] pad_in[24] pad_in[23] pad_in[22] pad_in[21] pad_in[20] pad_in[19] pad_in[18] pad_in[17] pad_in[16] pad_in[15] pad_in[14] pad_in[13] pad_in[12] pad_in[11] pad_in[10] pad_in[9] pad_in[8] pad_in[7] pad_in[6] pad_in[5] pad_in[4] pad_in[3] pad_in[2] pad_in[1] pad_in[0] pad_out[31] pad_out[30] pad_out[29] pad_out[28] pad_out[27] pad_out[26] pad_out[25] pad_out[24] pad_out[23] pad_out[22] pad_out[21] pad_out[20] pad_out[19] pad_out[18] pad_out[17] pad_out[16] pad_out[15] pad_out[14] pad_out[13] pad_out[12] pad_out[11] pad_out[10] pad_out[9] pad_out[8] pad_out[7] pad_out[6] pad_out[5] pad_out[4] pad_out[3] pad_out[2] pad_out[1] pad_out[0] pad_en ppar_in ppar_out ppar_en pc_be_in[3] pc_be_in[2] pc_be_in[1] pc_be_in[0] pc_be_out[3] pc_be_out[2] pc_be_out[1] pc_be_out[0] pc_be_en pframe_n_in pframe_n_out pframe_n_en ptrdy_n_in ptrdy_n_out ptrdy_n_en pirdy_n_in pirdy_n_out pirdy_n_en pdevsel_n_in pdevsel_n_out pdevsel_n_en pstop_n_in pstop_n_out pstop_n_en pperr_n_in pperr_n_out pperr_n_en pserr_n_in pserr_n_out} -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1
[05/28 18:34:14     46s] Successfully spread [121] pins.
[05/28 18:34:14     46s] editPin : finished (cpu = 0:00:04.3 real = 0:00:03.0, mem = 1395.8M).
[05/28 18:34:14     46s] <CMD> get_message -id GLOBAL-100 -suppress
[05/28 18:34:14     46s] <CMD> get_message -id GLOBAL-100 -suppress
[05/28 18:34:14     46s] <CMD> editPin -edge 3 -pin {pserr_n_en preq_n pack_n pm66en sd_A[9] sd_A[8] sd_A[7] sd_A[6] sd_A[5] sd_A[4] sd_A[3] sd_A[2] sd_A[1] sd_A[0] sd_CK sd_CKn sd_LD sd_RW sd_BWS[1] sd_BWS[0] sd_DQ_in[31] sd_DQ_in[30] sd_DQ_in[29] sd_DQ_in[28] sd_DQ_in[27] sd_DQ_in[26] sd_DQ_in[25] sd_DQ_in[24] sd_DQ_in[23] sd_DQ_in[22] sd_DQ_in[21] sd_DQ_in[20] sd_DQ_in[19] sd_DQ_in[18] sd_DQ_in[17] sd_DQ_in[16] sd_DQ_in[15] sd_DQ_in[14] sd_DQ_in[13] sd_DQ_in[12] sd_DQ_in[11] sd_DQ_in[10] sd_DQ_in[9] sd_DQ_in[8] sd_DQ_in[7] sd_DQ_in[6] sd_DQ_in[5] sd_DQ_in[4] sd_DQ_in[3] sd_DQ_in[2] sd_DQ_in[1] sd_DQ_in[0] sd_DQ_out[31] sd_DQ_out[30] sd_DQ_out[29] sd_DQ_out[28] sd_DQ_out[27] sd_DQ_out[26] sd_DQ_out[25] sd_DQ_out[24] sd_DQ_out[23] sd_DQ_out[22] sd_DQ_out[21] sd_DQ_out[20] sd_DQ_out[19] sd_DQ_out[18] sd_DQ_out[17] sd_DQ_out[16] sd_DQ_out[15] sd_DQ_out[14] sd_DQ_out[13] sd_DQ_out[12] sd_DQ_out[11] sd_DQ_out[10] sd_DQ_out[9] sd_DQ_out[8] sd_DQ_out[7] sd_DQ_out[6] sd_DQ_out[5] sd_DQ_out[4] sd_DQ_out[3] sd_DQ_out[2] sd_DQ_out[1] sd_DQ_out[0] sd_DQ_en[31] sd_DQ_en[30] sd_DQ_en[29] sd_DQ_en[28] sd_DQ_en[27] sd_DQ_en[26] sd_DQ_en[25] sd_DQ_en[24] sd_DQ_en[23] sd_DQ_en[22] sd_DQ_en[21] sd_DQ_en[20] sd_DQ_en[19] sd_DQ_en[18] sd_DQ_en[17] sd_DQ_en[16] sd_DQ_en[15] sd_DQ_en[14] sd_DQ_en[13] sd_DQ_en[12] sd_DQ_en[11] sd_DQ_en[10] sd_DQ_en[9] sd_DQ_en[8] sd_DQ_en[7] sd_DQ_en[6] sd_DQ_en[5] sd_DQ_en[4] sd_DQ_en[3] sd_DQ_en[2] sd_DQ_en[1] sd_DQ_en[0] pll_bypass pll_reset test_si7 test_so7} -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 500 -spacing 1 -unit MICRON -fixedPin 1
[05/28 18:34:14     46s] Successfully spread [120] pins.
[05/28 18:34:14     46s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1395.8M).
[05/28 18:34:14     46s] <CMD> setPinAssignMode -pinEditInBatch false
[05/28 18:34:14     46s] <CMD> all_constraint_modes -active
[05/28 18:34:14     46s] <CMD> set_interactive_constraint_modes [all_constraint_modes -active]
[05/28 18:34:14     46s] <CMD> set_units -time ns -resistance MOhm -capacitance fF -voltage V -current uA
[05/28 18:34:14     46s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units
[05/28 18:34:14     46s] <CMD> setDontUse *DELLN* true
[05/28 18:34:14     46s] <CMD> createBasicPathGroups -expanded
[05/28 18:34:14     46s] Created reg2reg path group
[05/28 18:34:14     46s] Effort level <high> specified for reg2reg path_group
[05/28 18:34:16     48s] Created reg2cgate path group
[05/28 18:34:16     48s] Effort level <high> specified for reg2cgate path_group
[05/28 18:34:16     48s] <CMD> saveDesign ORCA_TOP_floorplan.innovus
[05/28 18:34:16     49s] #% Begin save design ... (date=05/28 18:34:16, mem=1226.6M)
[05/28 18:34:16     49s] % Begin Save ccopt configuration ... (date=05/28 18:34:16, mem=1229.6M)
[05/28 18:34:16     49s] % End Save ccopt configuration ... (date=05/28 18:34:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1231.2M, current mem=1231.2M)
[05/28 18:34:17     49s] % Begin Save netlist data ... (date=05/28 18:34:16, mem=1231.2M)
[05/28 18:34:17     49s] Writing Binary DB to ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.v.bin in single-threaded mode...
[05/28 18:34:17     49s] % End Save netlist data ... (date=05/28 18:34:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1233.8M, current mem=1231.3M)
[05/28 18:34:17     49s] Saving congestion map file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.route.congmap.gz ...
[05/28 18:34:17     49s] % Begin Save AAE data ... (date=05/28 18:34:17, mem=1232.1M)
[05/28 18:34:17     49s] Saving AAE Data ...
[05/28 18:34:17     49s] % End Save AAE data ... (date=05/28 18:34:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1232.1M, current mem=1232.1M)
[05/28 18:34:19     50s] % Begin Save clock tree data ... (date=05/28 18:34:19, mem=1232.5M)
[05/28 18:34:19     50s] % End Save clock tree data ... (date=05/28 18:34:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1232.6M, current mem=1232.6M)
[05/28 18:34:19     50s] Saving preference file ORCA_TOP_floorplan.innovus.dat.tmp/gui.pref.tcl ...
[05/28 18:34:19     50s] Saving mode setting ...
[05/28 18:34:19     50s] Saving global file ...
[05/28 18:34:19     51s] % Begin Save floorplan data ... (date=05/28 18:34:19, mem=1233.0M)
[05/28 18:34:19     51s] Saving floorplan file ...
[05/28 18:34:20     51s] % End Save floorplan data ... (date=05/28 18:34:20, total cpu=0:00:00.1, real=0:00:01.0, peak res=1233.9M, current mem=1233.7M)
[05/28 18:34:20     51s] Saving PG file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.pg.gz
[05/28 18:34:20     51s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1436.8M) ***
[05/28 18:34:20     51s] Saving Drc markers ...
[05/28 18:34:20     51s] ... No Drc file written since there is no markers found.
[05/28 18:34:20     51s] % Begin Save placement data ... (date=05/28 18:34:20, mem=1233.9M)
[05/28 18:34:20     51s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/28 18:34:20     51s] Save Adaptive View Pruing View Names to Binary file
[05/28 18:34:20     51s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1439.8M) ***
[05/28 18:34:20     51s] % End Save placement data ... (date=05/28 18:34:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1234.0M, current mem=1234.0M)
[05/28 18:34:20     51s] % Begin Save routing data ... (date=05/28 18:34:20, mem=1234.0M)
[05/28 18:34:20     51s] Saving route file ...
[05/28 18:34:20     51s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1436.8M) ***
[05/28 18:34:20     51s] % End Save routing data ... (date=05/28 18:34:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1235.4M, current mem=1234.4M)
[05/28 18:34:20     51s] Saving SCANDEF file ...
[05/28 18:34:20     51s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:34:20     51s] Summary for sequential cells identification: 
[05/28 18:34:20     51s]   Identified SBFF number: 126
[05/28 18:34:20     51s]   Identified MBFF number: 0
[05/28 18:34:20     51s]   Identified SB Latch number: 0
[05/28 18:34:20     51s]   Identified MB Latch number: 0
[05/28 18:34:20     51s]   Not identified SBFF number: 180
[05/28 18:34:20     51s]   Not identified MBFF number: 0
[05/28 18:34:20     51s]   Not identified SB Latch number: 0
[05/28 18:34:20     51s]   Not identified MB Latch number: 0
[05/28 18:34:20     51s]   Number of sequential cells which are not FFs: 78
[05/28 18:34:20     51s]  Visiting view : test_worst_scenario
[05/28 18:34:20     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:34:20     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:34:20     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:34:20     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:34:20     51s]  Visiting view : func_worst_scenario
[05/28 18:34:20     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:34:20     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:34:20     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:34:20     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:34:20     51s]  Visiting view : test_best_scenario
[05/28 18:34:20     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:34:20     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:34:20     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:34:20     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:34:20     51s]  Visiting view : func_best_scenario
[05/28 18:34:20     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:34:20     51s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:34:20     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:34:20     51s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:34:20     51s]  Setting StdDelay to 18.40
[05/28 18:34:20     51s] Creating Cell Server, finished. 
[05/28 18:34:20     51s] 
[05/28 18:34:20     51s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:34:20     51s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:34:20     51s] Start applying DEF ordered sections ...
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_24_" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_26_" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_80" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_95" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_110" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_571" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_78" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_27_" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_30_" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_21_" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_20_" are corrected to match the netlist.
[05/28 18:34:20     51s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:20     51s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/28 18:34:20     51s] To increase the message display limit, refer to the product command reference manual.
[05/28 18:34:20     51s] Successfully applied all DEF ordered sections.
[05/28 18:34:20     51s] *** Scan Sanity Check Summary:
[05/28 18:34:20     51s] *** 5 scan chains passed sanity check.
[05/28 18:34:21     51s] Saving property file ORCA_TOP_floorplan.innovus.dat.tmp/ORCA_TOP.prop
[05/28 18:34:21     51s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1628.8M) ***
[05/28 18:34:21     51s] Saving power intent database ...
[05/28 18:34:21     51s] % Begin Save power constraints data ... (date=05/28 18:34:21, mem=1238.6M)
[05/28 18:34:21     51s] % End Save power constraints data ... (date=05/28 18:34:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1238.7M, current mem=1238.7M)
[05/28 18:34:23     53s] Generated self-contained design ORCA_TOP_floorplan.innovus.dat.tmp
[05/28 18:34:24     53s] #% End save design ... (date=05/28 18:34:24, total cpu=0:00:04.2, real=0:00:08.0, peak res=1243.4M, current mem=1243.4M)
[05/28 18:34:24     53s] 
[05/28 18:34:24     53s] *** Summary of all messages that are not suppressed in this session:
[05/28 18:34:24     53s] Severity  ID               Count  Summary                                  
[05/28 18:34:24     53s] WARNING   IMPSC-1138          41  In scan chain "%s" DEF ordered section, ...
[05/28 18:34:24     53s] *** Message Summary: 41 warning(s), 0 error(s)
[05/28 18:34:24     53s] 
[05/28 18:34:24     53s] <CMD> setOptMode -usefulSkew false
[05/28 18:34:24     53s] <CMD> setOptMode -usefulSkewCCOpt none
[05/28 18:34:24     53s] <CMD> setOptMode -usefulSkewPostRoute false
[05/28 18:34:24     53s] <CMD> setOptMode -usefulSkewPreCTS false
[05/28 18:34:24     53s] ### Start verbose source output (echo mode) for '../scripts/ORCA_TOP.pre.place.tcl' ...
[05/28 18:34:24     53s] # if { [info exists synopsys_program_name ] } {
    source -echo -verbose ../scripts/fix_macro_outputs_place.tcl
    echo READING SCANDEF
    read_def ../../syn/outputs/ORCA_TOP.dct.scan.def
    echo FINISHED READING SCANDEF

    # Creating seperate voltage area for core area. 
    create_voltage_area -power_domains PD_RISC_CORE -region {{11 400} {450 640}}
    # Commit the UPF settings for ORCA.
    commit_upf
} else {
  source ../scripts/update_vddh_libs.tcl

  setEcoMode -batchMode true

  foreach_in_collection i [ get_cells -hier -filter "ref_name=~LSD*||ref_name==LSUP" ] {
     set vt [regsub  ".VT" [get_db $i .base_cell.base_name ] LVT ] 
      ecoChangeCell -inst [get_db $i .name ] -cell $vt  
  }
  setEcoMode -batchMode false
}
<CMD> create_library_set -name worst_libs_vddh -timing {
[05/28 18:34:24     53s] <CMD> update_delay_corner -name worst_corner -power_domain PD_RISC_CORE -library_set worst_libs_vddh
[05/28 18:34:24     53s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_0_clk', cell 'LSUPX1_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 18:34:24     53s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/reset_n_UPF_LS', cell 'LSUPX8_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 18:34:24     53s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/test_si1_UPF_LS', cell 'LSUPX4_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 18:34:24     53s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/scan_enable_UPF_LS', cell 'LSUPX2_HVT', in powerdomain 'PD_RISC_CORE', of view 'test_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 18:34:24     53s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/ls_in_0_clk', cell 'LSUPX1_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 18:34:24     53s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/reset_n_UPF_LS', cell 'LSUPX8_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 18:34:24     53s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/test_si1_UPF_LS', cell 'LSUPX4_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 18:34:24     53s] **ERROR: (IMPTS-423):	No library found for instance 'I_RISC_CORE/scan_enable_UPF_LS', cell 'LSUPX2_HVT', in powerdomain 'PD_RISC_CORE', of view 'func_worst_scenario'
Type 'man IMPTS-423' for more detail.
[05/28 18:34:24     53s] **ERROR: (IMPTS-424):	 Missing library for some instance found in view(s). Please check the library binding of instances in active views and set the missing library in corresponding views.
<CMD> setEcoMode -batchMode true
[05/28 18:34:24     53s] **WARN: (IMPOPT-6115):	ECO batch mode has been activated, and '(batch mode)' has been added to the prompt as a reminder of that situation. Specify 'setEcoMode -batchMode  false' after all ECOs are over.
[05/28 18:34:24     53s] Type 'man IMPOPT-6115' for more detail.
[05/28 18:34:24     53s] **WARN: (IMPOPT-6103):	Timing updates for ECO operations done inside batch mode will happen when exiting batch mode.
[05/28 18:34:24     53s] <CMD> ecoChangeCell -inst Xecutng_Instrn_0__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:24     53s] ### Creating TopoMgr, started
[05/28 18:34:24     53s] ### Creating TopoMgr, finished
[05/28 18:34:24     53s] OPERPROF: Starting DPlace-Init at level 1, MEM:1629.7M
[05/28 18:34:24     53s] z: 2, totalTracks: 1
[05/28 18:34:24     53s] z: 4, totalTracks: 1
[05/28 18:34:24     53s] z: 6, totalTracks: 1
[05/28 18:34:24     53s] z: 8, totalTracks: 1
[05/28 18:34:25     54s] #spOpts: N=32 
[05/28 18:34:25     54s] Built tsite-size lookup (1), and llgObj-siteIdx map (1)
[05/28 18:34:25     54s] # Building Core llgBox search-tree for 2 Llgs.
[05/28 18:34:25     54s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1629.7M
[05/28 18:34:25     54s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1629.7M
[05/28 18:34:25     54s] **WARN: (IMPSP-362):	Site 'unit' has one std.Cell height, so ignoring its X-symmetry.
[05/28 18:34:25     54s] Type 'man IMPSP-362' for more detail.
[05/28 18:34:25     54s] Core basic site is unit
[05/28 18:34:25     54s] Use non-trimmed site array because memory saving is not enough.
[05/28 18:34:25     54s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 18:34:25     54s] SiteArray: use 9,633,792 bytes
[05/28 18:34:25     54s] SiteArray: current memory after site array memory allocation 1638.9M
[05/28 18:34:25     54s] SiteArray: FP blocked sites are writable
[05/28 18:34:25     54s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 18:34:25     54s] SiteArray: use 2,625,536 bytes
[05/28 18:34:25     54s] SiteArray: current memory after site array memory allocation 1641.4M
[05/28 18:34:25     54s] SiteArray: FP blocked sites are writable
[05/28 18:34:25     54s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 18:34:25     54s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 18:34:25     54s] Estimated cell power/ground rail width = 0.104 um
[05/28 18:34:25     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 18:34:25     54s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1641.4M
[05/28 18:34:25     54s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 18:34:25     54s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.081, MEM:1641.4M
[05/28 18:34:25     54s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1641.4M
[05/28 18:34:25     54s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 18:34:25     54s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.008, MEM:1641.4M
[05/28 18:34:25     54s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.250, REAL:0.249, MEM:1641.4M
[05/28 18:34:25     54s] OPERPROF:     Starting CMU at level 3, MEM:1641.4M
[05/28 18:34:25     54s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:1641.4M
[05/28 18:34:25     54s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.290, REAL:0.289, MEM:1641.4M
[05/28 18:34:25     54s] 
[05/28 18:34:25     54s] [CPU] DPlace-Init (cpu=0:00:01.0, real=0:00:01.0, mem=1641.4MB).
[05/28 18:34:25     54s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.040, REAL:1.039, MEM:1641.4M
[05/28 18:34:25     54s] #################################################################################
[05/28 18:34:25     54s] # Design Stage: PreRoute
[05/28 18:34:25     54s] # Design Name: ORCA_TOP
[05/28 18:34:25     54s] # Design Mode: 90nm
[05/28 18:34:25     54s] # Analysis Mode: MMMC Non-OCV 
[05/28 18:34:25     54s] # Parasitics Mode: No SPEF/RCDB
[05/28 18:34:25     54s] # Signoff Settings: SI Off 
[05/28 18:34:25     54s] #################################################################################
[05/28 18:34:26     55s] AAE DB initialization (MEM=1641.39 CPU=0:00:00.3 REAL=0:00:00.0) 
[05/28 18:34:26     55s] #################################################################################
[05/28 18:34:26     55s] # Design Stage: PreRoute
[05/28 18:34:26     55s] # Design Name: ORCA_TOP
[05/28 18:34:26     55s] # Design Mode: 90nm
[05/28 18:34:26     55s] # Analysis Mode: MMMC Non-OCV 
[05/28 18:34:26     55s] # Parasitics Mode: No SPEF/RCDB
[05/28 18:34:26     55s] # Signoff Settings: SI Off 
[05/28 18:34:26     55s] #################################################################################
[05/28 18:34:26     55s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1641.39 MB )
[05/28 18:34:26     55s] (I)       Started Loading and Dumping File ( Curr Mem: 1641.39 MB )
[05/28 18:34:26     55s] (I)       Reading DB...
[05/28 18:34:26     55s] (I)       Read data from FE... (mem=1641.4M)
[05/28 18:34:26     55s] (I)       Read nodes and places... (mem=1641.4M)
[05/28 18:34:26     55s] (I)       Done Read nodes and places (cpu=0.060s, mem=1641.4M)
[05/28 18:34:26     55s] (I)       Read nets... (mem=1641.4M)
[05/28 18:34:26     55s] (I)       Done Read nets (cpu=0.130s, mem=1641.4M)
[05/28 18:34:26     55s] (I)       Done Read data from FE (cpu=0.190s, mem=1641.4M)
[05/28 18:34:26     55s] (I)       before initializing RouteDB syMemory usage = 1641.4 MB
[05/28 18:34:26     55s] (I)       Honor MSV route constraint: false
[05/28 18:34:26     55s] (I)       Maximum routing layer  : 127
[05/28 18:34:26     55s] (I)       Minimum routing layer  : 2
[05/28 18:34:26     55s] (I)       Supply scale factor H  : 1.00
[05/28 18:34:26     55s] (I)       Supply scale factor V  : 1.00
[05/28 18:34:26     55s] (I)       Tracks used by clock wire: 0
[05/28 18:34:26     55s] (I)       Reverse direction      : 
[05/28 18:34:26     55s] (I)       Honor partition pin guides: true
[05/28 18:34:26     55s] (I)       Route selected nets only: false
[05/28 18:34:26     55s] (I)       Route secondary PG pins: false
[05/28 18:34:26     55s] (I)       Second PG max fanout   : 2147483647
[05/28 18:34:26     55s] (I)       Apply function for special wires: true
[05/28 18:34:26     55s] (I)       Layer by layer blockage reading: true
[05/28 18:34:26     55s] (I)       Offset calculation fix : true
[05/28 18:34:26     55s] (I)       Route stripe layer range: 
[05/28 18:34:26     55s] (I)       Honor partition fences : 
[05/28 18:34:26     55s] (I)       Honor partition pin    : 
[05/28 18:34:26     55s] (I)       Honor partition fences with feedthrough: 
[05/28 18:34:26     55s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 18:34:26     55s] (I)       Use row-based GCell size
[05/28 18:34:26     55s] (I)       Use row-based GCell align
[05/28 18:34:26     55s] (I)       GCell unit size   : 1672
[05/28 18:34:26     55s] (I)       GCell multiplier  : 1
[05/28 18:34:26     55s] (I)       GCell row height  : 1672
[05/28 18:34:26     55s] (I)       Actual row height : 1672
[05/28 18:34:26     55s] (I)       GCell align ref   : 10032 10032
[05/28 18:34:26     55s] [NR-eGR] Track table information for default rule: 
[05/28 18:34:26     55s] [NR-eGR] M1 has no routable track
[05/28 18:34:26     55s] [NR-eGR] M2 has single uniform track structure
[05/28 18:34:26     55s] [NR-eGR] M3 has single uniform track structure
[05/28 18:34:26     55s] [NR-eGR] M4 has single uniform track structure
[05/28 18:34:26     55s] [NR-eGR] M5 has single uniform track structure
[05/28 18:34:26     55s] [NR-eGR] M6 has single uniform track structure
[05/28 18:34:26     55s] [NR-eGR] M7 has single uniform track structure
[05/28 18:34:26     55s] [NR-eGR] M8 has single uniform track structure
[05/28 18:34:26     55s] [NR-eGR] M9 has single uniform track structure
[05/28 18:34:26     55s] [NR-eGR] MRDL has single uniform track structure
[05/28 18:34:26     55s] (I)       ===========================================================================
[05/28 18:34:26     55s] (I)       == Report All Rule Vias ==
[05/28 18:34:26     55s] (I)       ===========================================================================
[05/28 18:34:26     55s] (I)        Via Rule : (Default)
[05/28 18:34:26     55s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 18:34:26     55s] (I)       ---------------------------------------------------------------------------
[05/28 18:34:26     55s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 18:34:26     55s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 18:34:26     55s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 18:34:26     55s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 18:34:26     55s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 18:34:26     55s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 18:34:26     55s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 18:34:26     55s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 18:34:26     55s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 18:34:26     55s] (I)       10    0 : ---                         0 : ---                      
[05/28 18:34:26     55s] (I)       ===========================================================================
[05/28 18:34:26     55s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1641.39 MB )
[05/28 18:34:26     55s] [NR-eGR] Read 94267 PG shapes
[05/28 18:34:26     55s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1641.39 MB )
[05/28 18:34:26     55s] [NR-eGR] #Routing Blockages  : 0
[05/28 18:34:26     55s] [NR-eGR] #Instance Blockages : 15484
[05/28 18:34:26     55s] [NR-eGR] #PG Blockages       : 94267
[05/28 18:34:26     55s] [NR-eGR] #Bump Blockages     : 0
[05/28 18:34:26     55s] [NR-eGR] #Boundary Blockages : 0
[05/28 18:34:26     55s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 18:34:26     55s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 18:34:26     55s] [NR-eGR] There are 48198 nets connecting to unplaced instances which will not be routed.
[05/28 18:34:26     55s] (I)       readDataFromPlaceDB
[05/28 18:34:26     55s] (I)       Read net information..
[05/28 18:34:26     55s] [NR-eGR] Read numTotalNets=48198  numIgnoredNets=48198
[05/28 18:34:26     55s] (I)       Read testcase time = 0.000 seconds
[05/28 18:34:26     55s] 
[05/28 18:34:26     55s] (I)       early_global_route_priority property id does not exist.
[05/28 18:34:26     55s] (I)       Start initializing grid graph
[05/28 18:34:26     55s] (I)       End initializing grid graph
[05/28 18:34:26     55s] (I)       Model blockages into capacity
[05/28 18:34:26     55s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 18:34:26     55s] (I)       Started Modeling ( Curr Mem: 1651.39 MB )
[05/28 18:34:26     55s] (I)       Started Modeling Layer 1 ( Curr Mem: 1651.39 MB )
[05/28 18:34:26     55s] (I)       Started Modeling Layer 2 ( Curr Mem: 1651.39 MB )
[05/28 18:34:26     55s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 18:34:26     55s] (I)       Finished Modeling Layer 2 ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Started Modeling Layer 3 ( Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 18:34:26     55s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Started Modeling Layer 4 ( Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 18:34:26     55s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Started Modeling Layer 5 ( Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 18:34:26     55s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Started Modeling Layer 6 ( Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 18:34:26     55s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Started Modeling Layer 7 ( Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 18:34:26     55s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Started Modeling Layer 8 ( Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 18:34:26     55s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Started Modeling Layer 9 ( Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 18:34:26     55s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Started Modeling Layer 10 ( Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 18:34:26     55s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       Finished Modeling ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1662.39 MB )
[05/28 18:34:26     55s] (I)       -- layer congestion ratio --
[05/28 18:34:26     55s] (I)       Layer 1 : 0.100000
[05/28 18:34:26     55s] (I)       Layer 2 : 0.700000
[05/28 18:34:26     55s] (I)       Layer 3 : 0.700000
[05/28 18:34:26     55s] (I)       Layer 4 : 0.700000
[05/28 18:34:26     55s] (I)       Layer 5 : 0.700000
[05/28 18:34:26     55s] (I)       Layer 6 : 0.700000
[05/28 18:34:26     55s] (I)       Layer 7 : 0.700000
[05/28 18:34:26     55s] (I)       Layer 8 : 0.700000
[05/28 18:34:26     55s] (I)       Layer 9 : 0.700000
[05/28 18:34:26     55s] (I)       Layer 10 : 0.700000
[05/28 18:34:26     55s] (I)       ----------------------------
[05/28 18:34:26     55s] (I)       Number of ignored nets = 0
[05/28 18:34:26     55s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 18:34:26     55s] (I)       Number of clock nets = 0.  Ignored: No
[05/28 18:34:26     55s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 18:34:26     55s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 18:34:26     55s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 18:34:26     55s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 18:34:26     55s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 18:34:26     55s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 18:34:26     55s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 18:34:26     55s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1662.4 MB
[05/28 18:34:26     55s] (I)       Ndr track 0 does not exist
[05/28 18:34:26     55s] (I)       Layer1  viaCost=300.00
[05/28 18:34:26     55s] (I)       Layer2  viaCost=200.00
[05/28 18:34:26     55s] (I)       Layer3  viaCost=100.00
[05/28 18:34:26     55s] (I)       Layer4  viaCost=100.00
[05/28 18:34:26     55s] (I)       Layer5  viaCost=100.00
[05/28 18:34:26     55s] (I)       Layer6  viaCost=100.00
[05/28 18:34:26     55s] (I)       Layer7  viaCost=100.00
[05/28 18:34:26     55s] (I)       Layer8  viaCost=100.00
[05/28 18:34:26     55s] (I)       Layer9  viaCost=300.00
[05/28 18:34:26     55s] (I)       ---------------------Grid Graph Info--------------------
[05/28 18:34:26     55s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 18:34:26     55s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 18:34:26     55s] (I)       Site width          :   152  (dbu)
[05/28 18:34:26     55s] (I)       Row height          :  1672  (dbu)
[05/28 18:34:26     55s] (I)       GCell row height    :  1672  (dbu)
[05/28 18:34:26     55s] (I)       GCell width         :  1672  (dbu)
[05/28 18:34:26     55s] (I)       GCell height        :  1672  (dbu)
[05/28 18:34:26     55s] (I)       Grid                :   491   461    10
[05/28 18:34:26     55s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 18:34:26     55s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 18:34:26     55s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 18:34:26     55s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 18:34:26     55s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 18:34:26     55s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 18:34:26     55s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 18:34:26     55s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 18:34:26     55s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 18:34:26     55s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 18:34:26     55s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 18:34:26     55s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 18:34:26     55s] (I)       --------------------------------------------------------
[05/28 18:34:26     55s] 
[05/28 18:34:26     55s] [NR-eGR] ============ Routing rule table ============
[05/28 18:34:26     55s] [NR-eGR] Rule id: 0  Nets: 0 
[05/28 18:34:26     55s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 18:34:26     55s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 18:34:26     55s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:34:26     55s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:34:26     55s] [NR-eGR] ========================================
[05/28 18:34:26     55s] [NR-eGR] 
[05/28 18:34:26     55s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 18:34:26     55s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 18:34:26     55s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 18:34:26     55s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 18:34:26     55s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 18:34:26     55s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 18:34:26     55s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 18:34:26     55s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 18:34:26     55s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 18:34:26     55s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 18:34:26     55s] (I)       After initializing earlyGlobalRoute syMemory usage = 1674.9 MB
[05/28 18:34:26     55s] (I)       Finished Loading and Dumping File ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1674.93 MB )
[05/28 18:34:26     56s] [NR-eGR] No Net to Route
[05/28 18:34:26     56s] (I)       total 2D Cap : 4860407 = (1596594 H, 3263813 V)
[05/28 18:34:26     56s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/28 18:34:26     56s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/28 18:34:26     56s] [NR-eGR] No Net to Route
[05/28 18:34:26     56s] [NR-eGR] --------------------------------------------------------------------------
[05/28 18:34:26     56s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 0
[05/28 18:34:26     56s] [NR-eGR]     M2  (2V) length: 0.000000e+00um, number of vias: 0
[05/28 18:34:26     56s] [NR-eGR]     M3  (3H) length: 0.000000e+00um, number of vias: 0
[05/28 18:34:26     56s] [NR-eGR]     M4  (4V) length: 0.000000e+00um, number of vias: 0
[05/28 18:34:26     56s] [NR-eGR]     M5  (5H) length: 0.000000e+00um, number of vias: 0
[05/28 18:34:26     56s] [NR-eGR]     M6  (6V) length: 0.000000e+00um, number of vias: 0
[05/28 18:34:26     56s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[05/28 18:34:26     56s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[05/28 18:34:26     56s] [NR-eGR]     M9  (9H) length: 0.000000e+00um, number of vias: 0
[05/28 18:34:26     56s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 18:34:26     56s] [NR-eGR] Total length: 0.000000e+00um, number of vias: 0
[05/28 18:34:26     56s] [NR-eGR] --------------------------------------------------------------------------
[05/28 18:34:26     56s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[05/28 18:34:26     56s] [NR-eGR] --------------------------------------------------------------------------
[05/28 18:34:26     56s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 1649.93 MB )
[05/28 18:34:26     56s] Extraction called for design 'ORCA_TOP' of instances=45601 and nets=49127 using extraction engine 'preRoute' .
[05/28 18:34:26     56s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 18:34:26     56s] Type 'man IMPEXT-3530' for more detail.
[05/28 18:34:26     56s] PreRoute RC Extraction called for design ORCA_TOP.
[05/28 18:34:26     56s] RC Extraction called in multi-corner(2) mode.
[05/28 18:34:26     56s] RCMode: PreRoute
[05/28 18:34:26     56s]       RC Corner Indexes            0       1   
[05/28 18:34:26     56s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 18:34:26     56s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 18:34:26     56s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 18:34:26     56s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 18:34:26     56s] Shrink Factor                : 1.00000
[05/28 18:34:26     56s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 18:34:26     56s] Using capacitance table file ...
[05/28 18:34:26     56s] LayerId::1 widthSet size::4
[05/28 18:34:26     56s] LayerId::2 widthSet size::4
[05/28 18:34:26     56s] LayerId::3 widthSet size::4
[05/28 18:34:26     56s] LayerId::4 widthSet size::4
[05/28 18:34:26     56s] LayerId::5 widthSet size::4
[05/28 18:34:26     56s] LayerId::6 widthSet size::4
[05/28 18:34:26     56s] LayerId::7 widthSet size::4
[05/28 18:34:26     56s] LayerId::8 widthSet size::4
[05/28 18:34:26     56s] LayerId::9 widthSet size::4
[05/28 18:34:26     56s] LayerId::10 widthSet size::2
[05/28 18:34:26     56s] Updating RC grid for preRoute extraction ...
[05/28 18:34:26     56s] Initializing multi-corner capacitance tables ... 
[05/28 18:34:27     56s] Initializing multi-corner resistance tables ...
[05/28 18:34:27     56s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.363628 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[05/28 18:34:27     56s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1649.930M)
[05/28 18:34:29     58s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
[05/28 18:34:29     58s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
[05/28 18:34:29     58s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
[05/28 18:34:29     58s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
[05/28 18:34:29     58s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
[05/28 18:34:29     58s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
[05/28 18:34:29     58s] Calculate delays in BcWc mode...
[05/28 18:34:29     58s] Calculate delays in BcWc mode...
[05/28 18:34:29     58s] Topological Sorting (REAL = 0:00:00.0, MEM = 1673.7M, InitMEM = 1666.7M)
[05/28 18:34:29     58s] Start delay calculation (fullDC) (1 T). (MEM=1673.7)
[05/28 18:34:30     59s] Start AAE Lib Loading. (MEM=1685.31)
[05/28 18:34:30     59s] End AAE Lib Loading. (MEM=1733.01 CPU=0:00:00.2 Real=0:00:00.0)
[05/28 18:34:30     59s] End AAE Lib Interpolated Model. (MEM=1733.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:34:30     59s] First Iteration Infinite Tw... 
[05/28 18:34:40     70s] Total number of fetched objects 53369
[05/28 18:34:41     70s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[05/28 18:34:41     70s] End delay calculation. (MEM=1844.39 CPU=0:00:09.2 REAL=0:00:09.0)
[05/28 18:34:41     70s] End delay calculation (fullDC). (MEM=1779.16 CPU=0:00:12.0 REAL=0:00:12.0)
[05/28 18:34:41     70s] *** CDM Built up (cpu=0:00:15.1  real=0:00:15.0  mem= 1779.2M) ***
[05/28 18:34:43     72s]    _____________________________________________________________
[05/28 18:34:43     72s]   /  Design State
[05/28 18:34:43     72s]  +--------------------------------------------------------------
[05/28 18:34:43     72s]  | unconnected nets:      341
[05/28 18:34:43     72s]  | signal nets: 
[05/28 18:34:43     72s]  |    routed nets:        0 (0.0% routed)
[05/28 18:34:43     72s]  |     total nets:    48108
[05/28 18:34:43     72s]  | clock nets: 
[05/28 18:34:43     72s]  |    routed nets:        0 (0.0% routed)
[05/28 18:34:43     72s]  |     total nets:       90
[05/28 18:34:43     72s]  +--------------------------------------------------------------
[05/28 18:34:43     72s] **INFO: Less than half the nets are routed, this design is not in postRoute stage
[05/28 18:34:43     72s] Resize Xecutng_Instrn_0__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_1__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_1__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_2__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_2__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_3__UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_3__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_4__UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_4__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_5__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_5__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_6__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_6__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_7__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_7__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_8__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_8__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_9__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_9__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_10__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_10__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_11__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_11__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_12__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_12__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_14__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_14__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_15__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_15__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_16__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_16__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_17__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_17__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_18__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_18__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_19__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_19__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_20__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_20__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_21__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_21__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_22__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_22__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_23__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_23__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_24__UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_24__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_25__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_25__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_26__UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_26__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_27__UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_27__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_28__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_28__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_30__UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_30__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_31__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_31__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst PSW_2__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize PSW_2__UPF_LS (LSDNSSX8_HVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst PSW_3__UPF_LS -cell LSDNSSX2_LVT
[05/28 18:34:43     72s] Resize PSW_3__UPF_LS (LSDNSSX2_HVT) to LSDNSSX2_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst PSW_4__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize PSW_4__UPF_LS (LSDNSSX8_HVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst PSW_6__UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize PSW_6__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst PSW_8__UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize PSW_8__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst PSW_9__UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize PSW_9__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst PSW_10__UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize PSW_10__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_0__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_0__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_1__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_1__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_2__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_2__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_3__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_3__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_4__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_4__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_5__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_5__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_6__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_6__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_7__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_7__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_8__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_8__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_9__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_9__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_10__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_10__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_11__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_11__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_12__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_12__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_13__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_13__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_14__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_14__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst RESULT_DATA_15__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize RESULT_DATA_15__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst EndOfInstrn_UPF_LS -cell LSDNSSX2_LVT
[05/28 18:34:43     72s] Resize EndOfInstrn_UPF_LS (LSDNSSX2_HVT) to LSDNSSX2_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst OUT_VALID_UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize OUT_VALID_UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst PSW_7__UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize PSW_7__UPF_LS (LSDNSSX4_HVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_13__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_13__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Xecutng_Instrn_29__UPF_LS -cell LSDNSSX8_LVT
[05/28 18:34:43     72s] Resize Xecutng_Instrn_29__UPF_LS (LSDNSSX8_LVT) to LSDNSSX8_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst STACK_FULL_UPF_LS -cell LSDNSSX2_LVT
[05/28 18:34:43     72s] Resize STACK_FULL_UPF_LS (LSDNSSX2_LVT) to LSDNSSX2_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst Rd_Instr_UPF_LS -cell LSDNSSX2_LVT
[05/28 18:34:43     72s] Resize Rd_Instr_UPF_LS (LSDNSSX2_LVT) to LSDNSSX2_LVT.
[05/28 18:34:43     72s] <CMD> ecoChangeCell -inst PSW_5__UPF_LS -cell LSDNSSX4_LVT
[05/28 18:34:43     72s] Resize PSW_5__UPF_LS (LSDNSSX4_LVT) to LSDNSSX4_LVT.
[05/28 18:34:43     72s] <CMD> setEcoMode -batchMode false
[05/28 18:34:43     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1779.2M
[05/28 18:34:43     72s] OPERPROF:   Starting spSiteCleanup(false) at level 2, MEM:1779.2M
[05/28 18:34:43     72s] OPERPROF:   Finished spSiteCleanup(false) at level 2, CPU:0.020, REAL:0.003, MEM:1767.5M
[05/28 18:34:43     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.057, MEM:1767.5M
[05/28 18:34:43     72s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1767.5M
[05/28 18:34:43     72s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1767.5M
[05/28 18:34:43     72s] z: 2, totalTracks: 1
[05/28 18:34:43     72s] z: 4, totalTracks: 1
[05/28 18:34:43     72s] z: 6, totalTracks: 1
[05/28 18:34:43     72s] z: 8, totalTracks: 1
[05/28 18:34:43     72s] #spOpts: N=32 mergeVia=F 
[05/28 18:34:43     72s] All LLGs are deleted
[05/28 18:34:43     72s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1767.5M
[05/28 18:34:43     72s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1767.5M
[05/28 18:34:43     72s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1767.5M
[05/28 18:34:43     72s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1767.5M
[05/28 18:34:43     72s] Core basic site is unit
[05/28 18:34:43     73s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 18:34:43     73s] SiteArray: use 9,633,792 bytes
[05/28 18:34:43     73s] SiteArray: current memory after site array memory allocation 1776.7M
[05/28 18:34:43     73s] SiteArray: FP blocked sites are writable
[05/28 18:34:44     73s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 18:34:44     73s] SiteArray: use 2,625,536 bytes
[05/28 18:34:44     73s] SiteArray: current memory after site array memory allocation 1779.2M
[05/28 18:34:44     73s] SiteArray: FP blocked sites are writable
[05/28 18:34:44     73s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 18:34:44     73s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 18:34:44     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 18:34:44     73s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1779.2M
[05/28 18:34:44     73s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 18:34:44     73s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.080, REAL:0.081, MEM:1779.2M
[05/28 18:34:44     73s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1779.2M
[05/28 18:34:44     73s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 18:34:44     73s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.008, MEM:1779.2M
[05/28 18:34:44     73s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.230, REAL:0.234, MEM:1779.2M
[05/28 18:34:44     73s] OPERPROF:       Starting CMU at level 4, MEM:1779.2M
[05/28 18:34:44     73s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.007, MEM:1779.2M
[05/28 18:34:44     73s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.270, REAL:0.276, MEM:1779.2M
[05/28 18:34:44     73s] 
[05/28 18:34:44     73s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1779.2MB).
[05/28 18:34:44     73s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.360, REAL:0.363, MEM:1779.2M
[05/28 18:34:44     73s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.360, REAL:0.363, MEM:1779.2M
[05/28 18:34:44     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.42687.1
[05/28 18:34:44     73s] OPERPROF: Starting RefinePlace at level 1, MEM:1779.2M
[05/28 18:34:44     73s] *** Starting refinePlace (0:01:13 mem=1779.2M) ***
[05/28 18:34:44     73s] Total net bbox length = 7.729e+05 (3.902e+05 3.827e+05) (ext = 9.894e+04)
[05/28 18:34:44     73s] **WARN: (IMPSP-2022):	No instances to legalize in design.
[05/28 18:34:44     73s] Type 'man IMPSP-2022' for more detail.
[05/28 18:34:44     73s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/28 18:34:44     73s] Found at least one IPOed Level-Shifter I_RISC_CORE/ls_in_0_clk.
[05/28 18:34:44     73s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/28 18:34:44     73s] Total net bbox length = 7.729e+05 (3.902e+05 3.827e+05) (ext = 9.894e+04)
[05/28 18:34:44     73s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1779.2MB
[05/28 18:34:44     73s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1779.2MB) @(0:01:13 - 0:01:13).
[05/28 18:34:44     73s] *** Finished refinePlace (0:01:13 mem=1779.2M) ***
[05/28 18:34:44     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.42687.1
[05/28 18:34:44     73s] OPERPROF: Finished RefinePlace at level 1, CPU:0.110, REAL:0.114, MEM:1779.2M
[05/28 18:34:44     73s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1779.2M
[05/28 18:34:44     73s] OPERPROF:   Starting spSiteCleanup(false) at level 2, MEM:1779.2M
[05/28 18:34:44     73s] OPERPROF:   Finished spSiteCleanup(false) at level 2, CPU:0.010, REAL:0.003, MEM:1767.5M
[05/28 18:34:44     73s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.044, MEM:1767.5M
[05/28 18:34:44     73s] ### End verbose source output for '../scripts/ORCA_TOP.pre.place.tcl'.
[05/28 18:34:44     73s] <CMD> place_opt_design
[05/28 18:34:44     73s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/28 18:34:44     73s] *** Starting GigaPlace ***
[05/28 18:34:44     73s] **INFO: user set placement options
[05/28 18:34:44     73s] **INFO: user set opt options
[05/28 18:34:44     73s] setOptMode -usefulSkew false -usefulSkewCCOpt none -usefulSkewPostRoute false -usefulSkewPreCTS false
[05/28 18:34:44     73s] #optDebug: fT-E <X 2 3 1 0>
[05/28 18:34:44     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:1786.5M
[05/28 18:34:44     73s] z: 2, totalTracks: 1
[05/28 18:34:44     73s] z: 4, totalTracks: 1
[05/28 18:34:44     73s] z: 6, totalTracks: 1
[05/28 18:34:44     73s] z: 8, totalTracks: 1
[05/28 18:34:44     73s] #spOpts: N=32 mergeVia=F 
[05/28 18:34:44     73s] All LLGs are deleted
[05/28 18:34:44     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1786.5M
[05/28 18:34:44     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.002, MEM:1786.5M
[05/28 18:34:44     73s] # Building Core llgBox search-tree for 2 Llgs.
[05/28 18:34:44     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1786.5M
[05/28 18:34:44     73s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1786.5M
[05/28 18:34:44     73s] Core basic site is unit
[05/28 18:34:44     73s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 18:34:44     73s] SiteArray: use 9,633,792 bytes
[05/28 18:34:44     73s] SiteArray: current memory after site array memory allocation 1795.7M
[05/28 18:34:44     73s] SiteArray: FP blocked sites are writable
[05/28 18:34:44     73s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 18:34:44     73s] SiteArray: use 2,625,536 bytes
[05/28 18:34:44     73s] SiteArray: current memory after site array memory allocation 1798.2M
[05/28 18:34:44     73s] SiteArray: FP blocked sites are writable
[05/28 18:34:44     73s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 18:34:44     73s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 18:34:44     73s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 18:34:44     73s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1798.2M
[05/28 18:34:44     73s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 18:34:44     73s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.081, MEM:1798.2M
[05/28 18:34:44     73s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1798.2M
[05/28 18:34:44     73s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 18:34:44     73s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.008, MEM:1798.2M
[05/28 18:34:44     73s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.230, REAL:0.233, MEM:1798.2M
[05/28 18:34:44     73s] OPERPROF:     Starting CMU at level 3, MEM:1798.2M
[05/28 18:34:44     73s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:1798.2M
[05/28 18:34:44     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.260, REAL:0.272, MEM:1798.2M
[05/28 18:34:44     73s] 
[05/28 18:34:44     73s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1798.2MB).
[05/28 18:34:44     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.360, REAL:0.363, MEM:1798.2M
[05/28 18:34:44     73s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1798.2M
[05/28 18:34:44     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1798.2M
[05/28 18:34:44     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.003, MEM:1786.5M
[05/28 18:34:44     73s] All LLGs are deleted
[05/28 18:34:44     73s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1786.5M
[05/28 18:34:44     73s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1786.5M
[05/28 18:34:44     73s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.058, MEM:1786.5M
[05/28 18:34:44     74s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 18:34:45     74s] -place_design_floorplan_mode false         # bool, default=false
[05/28 18:34:45     74s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:34:45     74s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:34:45     74s] Start applying DEF ordered sections ...
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_573" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_82_IP" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_97" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/s1_op1_reg_8_" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_141" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/R_83" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op1_reg_27_" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_29_" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_22_" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_24_" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_26_" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_80" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_95" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_110" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_571" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_0/R_78" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_27_" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_30_" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_21_" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (IMPSC-1138):	In scan chain "3" DEF ordered section, buffers or logics following scan instance "I_BLENDER_1/s3_op2_reg_20_" are corrected to match the netlist.
[05/28 18:34:45     74s] Type 'man IMPSC-1138' for more detail.
[05/28 18:34:45     74s] **WARN: (EMS-27):	Message (IMPSC-1138) has exceeded the current message display limit of 20.
[05/28 18:34:45     74s] To increase the message display limit, refer to the product command reference manual.
[05/28 18:34:45     74s] Successfully applied all DEF ordered sections.
[05/28 18:34:45     74s] *** Scan Sanity Check Summary:
[05/28 18:34:45     74s] *** 5 scan chains passed sanity check.
[05/28 18:34:45     74s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 4819, number of sequential = 5162, percentage of missing scan cell = 0.00% (0 / 5162)
[05/28 18:34:45     74s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[05/28 18:34:45     74s] Type 'man IMPEXT-3493' for more detail.
[05/28 18:34:45     74s] no activity file in design. spp won't run.
[05/28 18:34:45     74s] ### Time Record (colorize_geometry) is installed.
[05/28 18:34:45     74s] #Start colorize_geometry on Sun May 28 18:34:45 2023
[05/28 18:34:45     74s] #
[05/28 18:34:45     74s] ### Time Record (Pre Callback) is installed.
[05/28 18:34:45     74s] ### Time Record (Pre Callback) is uninstalled.
[05/28 18:34:45     74s] ### Time Record (DB Import) is installed.
[05/28 18:34:45     74s] ### Time Record (DB Import) is uninstalled.
[05/28 18:34:45     74s] #WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 M5 M6 M7 
[05/28 18:34:45     74s] ### Time Record (Post Callback) is installed.
[05/28 18:34:45     74s] ### Time Record (Post Callback) is uninstalled.
[05/28 18:34:45     74s] #Cpu time = 00:00:00
[05/28 18:34:45     74s] #Elapsed time = 00:00:00
[05/28 18:34:45     74s] #Increased memory = -74.09 (MB)
[05/28 18:34:45     74s] #Total memory = 1384.70 (MB)
[05/28 18:34:45     74s] #Peak memory = 1480.23 (MB)
[05/28 18:34:45     74s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Sun May 28 18:34:45 2023
[05/28 18:34:45     74s] #
[05/28 18:34:45     74s] ### Time Record (colorize_geometry) is uninstalled.
[05/28 18:34:45     74s] ### 
[05/28 18:34:45     74s] ###   Scalability Statistics
[05/28 18:34:45     74s] ### 
[05/28 18:34:45     74s] ### ------------------------+----------------+----------------+----------------+
[05/28 18:34:45     74s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[05/28 18:34:45     74s] ### ------------------------+----------------+----------------+----------------+
[05/28 18:34:45     74s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[05/28 18:34:45     74s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[05/28 18:34:45     74s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[05/28 18:34:45     74s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[05/28 18:34:45     74s] ### ------------------------+----------------+----------------+----------------+
[05/28 18:34:45     74s] ### 
[05/28 18:34:45     74s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=1692.9M
[05/28 18:34:45     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=1692.9M
[05/28 18:34:45     74s] *** Start deleteBufferTree ***
[05/28 18:34:48     77s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'test_worst_scenario'
[05/28 18:34:48     77s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'test_worst_scenario'
[05/28 18:34:48     77s] Using master clock 'SYS_2x_CLK' for generated clock 'SYS_CLK' in view 'func_worst_scenario'
[05/28 18:34:48     77s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'func_worst_scenario'
[05/28 18:34:48     77s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLKn' in view 'func_worst_scenario'
[05/28 18:34:48     77s] Using master clock 'SDRAM_CLK' for generated clock 'SD_DDR_CLK' in view 'test_worst_scenario'
[05/28 18:34:48     77s] Turning on -handlePartition option for MSV flow
[05/28 18:34:48     77s] Info: Detect buffers to remove automatically.
[05/28 18:34:48     77s] Analyzing netlist ...
[05/28 18:34:48     77s] 
[05/28 18:34:48     77s] Creating Lib Analyzer ...
[05/28 18:34:48     77s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:34:48     77s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:34:48     77s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:34:48     77s] 
[05/28 18:34:49     78s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:18 mem=1716.2M
[05/28 18:34:49     78s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:18 mem=1716.2M
[05/28 18:34:49     78s] Creating Lib Analyzer, finished. 
[05/28 18:34:49     78s] Updating netlist
[05/28 18:34:50     79s] 
[05/28 18:34:50     79s] *summary: 3296 instances (buffers/inverters) removed
[05/28 18:34:50     79s] *** Finish deleteBufferTree (0:00:05.0) ***
[05/28 18:34:50     79s] Deleting Cell Server ...
[05/28 18:34:50     79s] Deleting Lib Analyzer.
[05/28 18:34:50     80s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1716.2M
[05/28 18:34:50     80s] Deleted 0 physical inst  (cell - / prefix -).
[05/28 18:34:50     80s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1716.2M
[05/28 18:34:50     80s] INFO: #ExclusiveGroups=0
[05/28 18:34:50     80s] INFO: There are no Exclusive Groups.
[05/28 18:34:50     80s] No user-set net weight.
[05/28 18:34:50     80s] Net fanout histogram:
[05/28 18:34:50     80s] 2		: 26052 (57.8%) nets
[05/28 18:34:50     80s] 3		: 9498 (21.1%) nets
[05/28 18:34:50     80s] 4     -	14	: 8838 (19.6%) nets
[05/28 18:34:50     80s] 15    -	39	: 621 (1.4%) nets
[05/28 18:34:50     80s] 40    -	79	: 10 (0.0%) nets
[05/28 18:34:50     80s] 80    -	159	: 1 (0.0%) nets
[05/28 18:34:50     80s] 160   -	319	: 2 (0.0%) nets
[05/28 18:34:50     80s] 320   -	639	: 18 (0.0%) nets
[05/28 18:34:50     80s] 640   -	1279	: 5 (0.0%) nets
[05/28 18:34:50     80s] 1280  -	2559	: 6 (0.0%) nets
[05/28 18:34:50     80s] 2560  -	5119	: 3 (0.0%) nets
[05/28 18:34:50     80s] 5120+		: 0 (0.0%) nets
[05/28 18:34:50     80s] no activity file in design. spp won't run.
[05/28 18:34:50     80s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/28 18:34:50     80s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 18:34:50     80s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:34:50     80s] Summary for sequential cells identification: 
[05/28 18:34:50     80s]   Identified SBFF number: 126
[05/28 18:34:50     80s]   Identified MBFF number: 0
[05/28 18:34:50     80s]   Identified SB Latch number: 0
[05/28 18:34:50     80s]   Identified MB Latch number: 0
[05/28 18:34:50     80s]   Not identified SBFF number: 180
[05/28 18:34:50     80s]   Not identified MBFF number: 0
[05/28 18:34:50     80s]   Not identified SB Latch number: 0
[05/28 18:34:50     80s]   Not identified MB Latch number: 0
[05/28 18:34:50     80s]   Number of sequential cells which are not FFs: 78
[05/28 18:34:50     80s]  Visiting view : test_worst_scenario
[05/28 18:34:50     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:34:50     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:34:50     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:34:50     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:34:50     80s]  Visiting view : func_worst_scenario
[05/28 18:34:50     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:34:50     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:34:50     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:34:50     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:34:50     80s]  Visiting view : test_best_scenario
[05/28 18:34:50     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:34:50     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:34:50     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:34:50     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:34:50     80s]  Visiting view : func_best_scenario
[05/28 18:34:50     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:34:50     80s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:34:50     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:34:50     80s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:34:50     80s]  Setting StdDelay to 10.90
[05/28 18:34:50     80s] Creating Cell Server, finished. 
[05/28 18:34:50     80s] 
[05/28 18:34:51     80s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:01.0): 
[05/28 18:34:51     80s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:34:51     80s] Start applying DEF ordered sections ...
[05/28 18:34:51     80s] Successfully applied all DEF ordered sections.
[05/28 18:34:51     80s] *** Scan Sanity Check Summary:
[05/28 18:34:51     80s] *** 5 scan chains passed sanity check.
[05/28 18:34:51     80s] z: 2, totalTracks: 1
[05/28 18:34:51     80s] z: 4, totalTracks: 1
[05/28 18:34:51     80s] z: 6, totalTracks: 1
[05/28 18:34:51     80s] z: 8, totalTracks: 1
[05/28 18:34:51     80s] #spOpts: N=32 minPadR=1.1 
[05/28 18:34:51     80s] #std cell=42417 (0 fixed + 42417 movable) #buf cell=32 #inv cell=3967 #block=40 (0 floating + 40 preplaced)
[05/28 18:34:51     80s] #ioInst=0 #net=44717 #term=167037 #term/net=3.74, #fixedIo=0, #floatIo=0, #fixedPin=199, #floatPin=0
[05/28 18:34:51     80s] stdCell: 42381 single + 36 double + 0 multi
[05/28 18:34:51     80s] Total standard cell length = 84.0821 (mm), area = 0.1408 (mm^2)
[05/28 18:34:51     80s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1908.2M
[05/28 18:34:51     80s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1908.2M
[05/28 18:34:51     80s] Core basic site is unit
[05/28 18:34:51     80s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 18:34:51     80s] SiteArray: use 9,633,792 bytes
[05/28 18:34:51     80s] SiteArray: current memory after site array memory allocation 1917.4M
[05/28 18:34:51     80s] SiteArray: FP blocked sites are writable
[05/28 18:34:51     80s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 18:34:51     80s] SiteArray: use 2,625,536 bytes
[05/28 18:34:51     80s] SiteArray: current memory after site array memory allocation 1919.9M
[05/28 18:34:51     80s] SiteArray: FP blocked sites are writable
[05/28 18:34:51     80s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 18:34:51     80s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 18:34:51     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 18:34:51     80s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1919.9M
[05/28 18:34:51     80s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 18:34:51     80s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.082, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1919.9M
[05/28 18:34:51     80s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 18:34:51     80s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.008, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.240, REAL:0.239, MEM:1919.9M
[05/28 18:34:51     80s] 
[05/28 18:34:51     80s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.450, REAL:0.444, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF: Starting pre-place ADS at level 1, MEM:1919.9M
[05/28 18:34:51     80s] 
[05/28 18:34:51     80s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.020, REAL:0.026, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.010, REAL:0.008, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.030, REAL:0.034, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.030, REAL:0.036, MEM:1919.9M
[05/28 18:34:51     80s] 
[05/28 18:34:51     80s] ADSU 0.397 -> 0.405. GS 13.376
[05/28 18:34:51     80s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.170, REAL:0.173, MEM:1919.9M
[05/28 18:34:51     80s] 
[05/28 18:34:51     80s] Average module density = 0.546.
[05/28 18:34:51     80s] Density for module 'PD_RISC_CORE' = 0.052.
[05/28 18:34:51     80s]        = stdcell_area 22532 sites (5726 um^2) / alloc_area 432380 sites (109887 um^2).
[05/28 18:34:51     80s] Density for the rest of the design = 0.567.
[05/28 18:34:51     80s]        = stdcell_area 531348 sites (135039 um^2) / alloc_area 936783 sites (238078 um^2).
[05/28 18:34:51     80s] Density for the design = 0.405.
[05/28 18:34:51     80s]        = stdcell_area 553880 sites (140765 um^2) / alloc_area 1369163 sites (347965 um^2).
[05/28 18:34:51     80s] Pin Density = 0.07084.
[05/28 18:34:51     80s]             = total # of pins 167037 / total area 2357824.
[05/28 18:34:51     80s] OPERPROF: Starting spMPad at level 1, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:   Starting spContextMPad at level 2, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1919.9M
[05/28 18:34:51     80s] OPERPROF: Finished spMPad at level 1, CPU:0.010, REAL:0.004, MEM:1919.9M
[05/28 18:34:51     80s] 
[05/28 18:34:51     80s] 
[05/28 18:34:51     80s] Initial padding reaches pin density 0.400 for PD_RISC_CORE
[05/28 18:34:51     80s] InitPadU 0.052 -> 0.061 for PD_RISC_CORE
[05/28 18:34:51     80s] Initial padding reaches pin density 0.468 for top
[05/28 18:34:51     80s] InitPadU 0.567 -> 0.619 for top
[05/28 18:34:51     80s] Identified 426 spare or floating instances, with no clusters.
[05/28 18:34:51     80s] 
[05/28 18:34:51     81s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1919.9M
[05/28 18:34:51     81s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.030, REAL:0.026, MEM:1919.9M
[05/28 18:34:51     81s] === lastAutoLevel = 10 
[05/28 18:34:52     81s] Init WL Bound For Global Placement... 
[05/28 18:34:52     81s] OPERPROF: Starting spInitNetWt at level 1, MEM:1919.9M
[05/28 18:34:52     81s] 0 delay mode for cte enabled initNetWt.
[05/28 18:34:52     81s] no activity file in design. spp won't run.
[05/28 18:34:52     81s] [spp] 0
[05/28 18:34:52     81s] [adp] 0:1:1:3
[05/28 18:34:56     85s] 0 delay mode for cte disabled initNetWt.
[05/28 18:34:56     85s] OPERPROF: Finished spInitNetWt at level 1, CPU:4.480, REAL:4.444, MEM:1917.9M
[05/28 18:34:56     85s] Clock gating cells determined by native netlist tracing.
[05/28 18:34:56     85s] no activity file in design. spp won't run.
[05/28 18:34:56     85s] no activity file in design. spp won't run.
[05/28 18:34:56     85s] OPERPROF: Starting npMain at level 1, MEM:1917.9M
[05/28 18:34:57     85s] OPERPROF:   Starting npPlace at level 2, MEM:1917.9M
[05/28 18:34:59     87s] Iteration  1: Total net bbox = 5.589e+05 (2.67e+05 2.92e+05)
[05/28 18:34:59     87s]               Est.  stn bbox = 6.078e+05 (2.91e+05 3.16e+05)
[05/28 18:34:59     87s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 1827.9M
[05/28 18:34:59     87s] Iteration  2: Total net bbox = 5.589e+05 (2.67e+05 2.92e+05)
[05/28 18:34:59     87s]               Est.  stn bbox = 6.078e+05 (2.91e+05 3.16e+05)
[05/28 18:34:59     87s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1827.9M
[05/28 18:34:59     87s] OPERPROF:     Starting InitSKP at level 3, MEM:1870.2M
[05/28 18:35:20    108s] *** Finished SKP initialization (cpu=0:00:20.4, real=0:00:21.0)***
[05/28 18:35:20    108s] OPERPROF:     Finished InitSKP at level 3, CPU:20.440, REAL:20.378, MEM:2163.5M
[05/28 18:35:21    109s] 
[05/28 18:35:21    109s] Active views After View pruning: 
[05/28 18:35:21    109s] func_worst_scenario
[05/28 18:35:22    110s] exp_mt_sequential is set from setPlaceMode option to 1
[05/28 18:35:22    110s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[05/28 18:35:22    110s] place_exp_mt_interval set to default 32
[05/28 18:35:22    110s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/28 18:35:27    115s] Iteration  3: Total net bbox = 4.665e+05 (2.19e+05 2.48e+05)
[05/28 18:35:27    115s]               Est.  stn bbox = 5.600e+05 (2.64e+05 2.96e+05)
[05/28 18:35:27    115s]               cpu = 0:00:27.6 real = 0:00:28.0 mem = 2151.1M
[05/28 18:36:05    153s] Iteration  4: Total net bbox = 4.798e+05 (2.38e+05 2.42e+05)
[05/28 18:36:05    153s]               Est.  stn bbox = 5.790e+05 (2.87e+05 2.92e+05)
[05/28 18:36:05    153s]               cpu = 0:00:37.9 real = 0:00:38.0 mem = 2252.2M
[05/28 18:36:05    153s] Iteration  5: Total net bbox = 4.798e+05 (2.38e+05 2.42e+05)
[05/28 18:36:05    153s]               Est.  stn bbox = 5.790e+05 (2.87e+05 2.92e+05)
[05/28 18:36:05    153s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2252.2M
[05/28 18:36:05    153s] OPERPROF:   Finished npPlace at level 2, CPU:67.480, REAL:67.423, MEM:2252.2M
[05/28 18:36:05    153s] OPERPROF: Finished npMain at level 1, CPU:67.900, REAL:68.841, MEM:2252.2M
[05/28 18:36:05    153s] OPERPROF: Starting npMain at level 1, MEM:2252.2M
[05/28 18:36:06    154s] OPERPROF:   Starting npPlace at level 2, MEM:2252.2M
[05/28 18:36:44    193s] Iteration  6: Total net bbox = 6.077e+05 (3.05e+05 3.03e+05)
[05/28 18:36:44    193s]               Est.  stn bbox = 7.353e+05 (3.68e+05 3.67e+05)
[05/28 18:36:44    193s]               cpu = 0:00:38.4 real = 0:00:38.0 mem = 2136.7M
[05/28 18:36:44    193s] OPERPROF:   Finished npPlace at level 2, CPU:38.840, REAL:38.866, MEM:2136.7M
[05/28 18:36:44    193s] OPERPROF: Finished npMain at level 1, CPU:39.610, REAL:39.584, MEM:2136.7M
[05/28 18:36:45    193s] Iteration  7: Total net bbox = 6.144e+05 (3.10e+05 3.04e+05)
[05/28 18:36:45    193s]               Est.  stn bbox = 7.420e+05 (3.73e+05 3.69e+05)
[05/28 18:36:45    193s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2136.7M
[05/28 18:36:45    193s] Iteration  8: Total net bbox = 6.144e+05 (3.10e+05 3.04e+05)
[05/28 18:36:45    193s]               Est.  stn bbox = 7.420e+05 (3.73e+05 3.69e+05)
[05/28 18:36:45    193s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2136.7M
[05/28 18:36:45    193s] OPERPROF: Starting npMain at level 1, MEM:2136.7M
[05/28 18:36:45    193s] OPERPROF:   Starting npPlace at level 2, MEM:2136.7M
[05/28 18:37:24    232s] OPERPROF:   Finished npPlace at level 2, CPU:39.070, REAL:39.078, MEM:2122.2M
[05/28 18:37:24    233s] OPERPROF: Finished npMain at level 1, CPU:39.740, REAL:39.734, MEM:2122.2M
[05/28 18:37:24    233s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2122.2M
[05/28 18:37:24    233s] Starting Early Global Route rough congestion estimation: mem = 2122.2M
[05/28 18:37:24    233s] (I)       Started Loading and Dumping File ( Curr Mem: 2122.21 MB )
[05/28 18:37:24    233s] (I)       Reading DB...
[05/28 18:37:24    233s] (I)       Read data from FE... (mem=2122.2M)
[05/28 18:37:24    233s] (I)       Read nodes and places... (mem=2122.2M)
[05/28 18:37:24    233s] (I)       Done Read nodes and places (cpu=0.040s, mem=2122.2M)
[05/28 18:37:24    233s] (I)       Read nets... (mem=2122.2M)
[05/28 18:37:25    233s] (I)       Done Read nets (cpu=0.120s, mem=2122.2M)
[05/28 18:37:25    233s] (I)       Done Read data from FE (cpu=0.160s, mem=2122.2M)
[05/28 18:37:25    233s] (I)       before initializing RouteDB syMemory usage = 2122.2 MB
[05/28 18:37:25    233s] (I)       Print mode             : 2
[05/28 18:37:25    233s] (I)       Stop if highly congested: false
[05/28 18:37:25    233s] (I)       Honor MSV route constraint: false
[05/28 18:37:25    233s] (I)       Maximum routing layer  : 127
[05/28 18:37:25    233s] (I)       Minimum routing layer  : 2
[05/28 18:37:25    233s] (I)       Supply scale factor H  : 1.00
[05/28 18:37:25    233s] (I)       Supply scale factor V  : 1.00
[05/28 18:37:25    233s] (I)       Tracks used by clock wire: 0
[05/28 18:37:25    233s] (I)       Reverse direction      : 
[05/28 18:37:25    233s] (I)       Honor partition pin guides: true
[05/28 18:37:25    233s] (I)       Route selected nets only: false
[05/28 18:37:25    233s] (I)       Route secondary PG pins: false
[05/28 18:37:25    233s] (I)       Second PG max fanout   : 2147483647
[05/28 18:37:25    233s] (I)       Assign partition pins  : false
[05/28 18:37:25    233s] (I)       Support large GCell    : true
[05/28 18:37:25    233s] (I)       Number of rows per GCell: 15
[05/28 18:37:25    233s] (I)       Max num rows per GCell : 32
[05/28 18:37:25    233s] (I)       Apply function for special wires: true
[05/28 18:37:25    233s] (I)       Layer by layer blockage reading: true
[05/28 18:37:25    233s] (I)       Offset calculation fix : true
[05/28 18:37:25    233s] (I)       Route stripe layer range: 
[05/28 18:37:25    233s] (I)       Honor partition fences : 
[05/28 18:37:25    233s] (I)       Honor partition pin    : 
[05/28 18:37:25    233s] (I)       Honor partition fences with feedthrough: 
[05/28 18:37:25    233s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 18:37:25    233s] (I)       Use row-based GCell size
[05/28 18:37:25    233s] (I)       Use row-based GCell align
[05/28 18:37:25    233s] (I)       GCell unit size   : 1672
[05/28 18:37:25    233s] (I)       GCell multiplier  : 15
[05/28 18:37:25    233s] (I)       GCell row height  : 1672
[05/28 18:37:25    233s] (I)       Actual row height : 1672
[05/28 18:37:25    233s] (I)       GCell align ref   : 10032 10032
[05/28 18:37:25    233s] [NR-eGR] Track table information for default rule: 
[05/28 18:37:25    233s] [NR-eGR] M1 has no routable track
[05/28 18:37:25    233s] [NR-eGR] M2 has single uniform track structure
[05/28 18:37:25    233s] [NR-eGR] M3 has single uniform track structure
[05/28 18:37:25    233s] [NR-eGR] M4 has single uniform track structure
[05/28 18:37:25    233s] [NR-eGR] M5 has single uniform track structure
[05/28 18:37:25    233s] [NR-eGR] M6 has single uniform track structure
[05/28 18:37:25    233s] [NR-eGR] M7 has single uniform track structure
[05/28 18:37:25    233s] [NR-eGR] M8 has single uniform track structure
[05/28 18:37:25    233s] [NR-eGR] M9 has single uniform track structure
[05/28 18:37:25    233s] [NR-eGR] MRDL has single uniform track structure
[05/28 18:37:25    233s] (I)       ===========================================================================
[05/28 18:37:25    233s] (I)       == Report All Rule Vias ==
[05/28 18:37:25    233s] (I)       ===========================================================================
[05/28 18:37:25    233s] (I)        Via Rule : (Default)
[05/28 18:37:25    233s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 18:37:25    233s] (I)       ---------------------------------------------------------------------------
[05/28 18:37:25    233s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 18:37:25    233s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 18:37:25    233s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 18:37:25    233s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 18:37:25    233s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 18:37:25    233s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 18:37:25    233s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 18:37:25    233s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 18:37:25    233s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 18:37:25    233s] (I)       10    0 : ---                         0 : ---                      
[05/28 18:37:25    233s] (I)       ===========================================================================
[05/28 18:37:25    233s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] [NR-eGR] Read 94267 PG shapes
[05/28 18:37:25    233s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] [NR-eGR] #Routing Blockages  : 0
[05/28 18:37:25    233s] [NR-eGR] #Instance Blockages : 15484
[05/28 18:37:25    233s] [NR-eGR] #PG Blockages       : 94267
[05/28 18:37:25    233s] [NR-eGR] #Bump Blockages     : 0
[05/28 18:37:25    233s] [NR-eGR] #Boundary Blockages : 0
[05/28 18:37:25    233s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 18:37:25    233s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 18:37:25    233s] (I)       readDataFromPlaceDB
[05/28 18:37:25    233s] (I)       Read net information..
[05/28 18:37:25    233s] [NR-eGR] Read numTotalNets=44717  numIgnoredNets=0
[05/28 18:37:25    233s] (I)       Read testcase time = 0.020 seconds
[05/28 18:37:25    233s] 
[05/28 18:37:25    233s] (I)       early_global_route_priority property id does not exist.
[05/28 18:37:25    233s] (I)       Start initializing grid graph
[05/28 18:37:25    233s] (I)       End initializing grid graph
[05/28 18:37:25    233s] (I)       Model blockages into capacity
[05/28 18:37:25    233s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 18:37:25    233s] (I)       Started Modeling ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Started Modeling Layer 1 ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Started Modeling Layer 2 ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 18:37:25    233s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Started Modeling Layer 3 ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 18:37:25    233s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Started Modeling Layer 4 ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 18:37:25    233s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Started Modeling Layer 5 ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 18:37:25    233s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Started Modeling Layer 6 ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 18:37:25    233s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Started Modeling Layer 7 ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 18:37:25    233s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Started Modeling Layer 8 ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 18:37:25    233s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Started Modeling Layer 9 ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 18:37:25    233s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Started Modeling Layer 10 ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 18:37:25    233s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       -- layer congestion ratio --
[05/28 18:37:25    233s] (I)       Layer 1 : 0.100000
[05/28 18:37:25    233s] (I)       Layer 2 : 0.700000
[05/28 18:37:25    233s] (I)       Layer 3 : 0.700000
[05/28 18:37:25    233s] (I)       Layer 4 : 0.700000
[05/28 18:37:25    233s] (I)       Layer 5 : 0.700000
[05/28 18:37:25    233s] (I)       Layer 6 : 0.700000
[05/28 18:37:25    233s] (I)       Layer 7 : 0.700000
[05/28 18:37:25    233s] (I)       Layer 8 : 0.700000
[05/28 18:37:25    233s] (I)       Layer 9 : 0.700000
[05/28 18:37:25    233s] (I)       Layer 10 : 0.700000
[05/28 18:37:25    233s] (I)       ----------------------------
[05/28 18:37:25    233s] (I)       Number of ignored nets = 0
[05/28 18:37:25    233s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 18:37:25    233s] (I)       Number of clock nets = 90.  Ignored: No
[05/28 18:37:25    233s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 18:37:25    233s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 18:37:25    233s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 18:37:25    233s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 18:37:25    233s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 18:37:25    233s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 18:37:25    233s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 18:37:25    233s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/28 18:37:25    233s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2122.2 MB
[05/28 18:37:25    233s] (I)       Ndr track 0 does not exist
[05/28 18:37:25    233s] (I)       Layer1  viaCost=300.00
[05/28 18:37:25    233s] (I)       Layer2  viaCost=200.00
[05/28 18:37:25    233s] (I)       Layer3  viaCost=100.00
[05/28 18:37:25    233s] (I)       Layer4  viaCost=100.00
[05/28 18:37:25    233s] (I)       Layer5  viaCost=100.00
[05/28 18:37:25    233s] (I)       Layer6  viaCost=100.00
[05/28 18:37:25    233s] (I)       Layer7  viaCost=100.00
[05/28 18:37:25    233s] (I)       Layer8  viaCost=100.00
[05/28 18:37:25    233s] (I)       Layer9  viaCost=300.00
[05/28 18:37:25    233s] (I)       ---------------------Grid Graph Info--------------------
[05/28 18:37:25    233s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 18:37:25    233s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 18:37:25    233s] (I)       Site width          :   152  (dbu)
[05/28 18:37:25    233s] (I)       Row height          :  1672  (dbu)
[05/28 18:37:25    233s] (I)       GCell row height    :  1672  (dbu)
[05/28 18:37:25    233s] (I)       GCell width         : 25080  (dbu)
[05/28 18:37:25    233s] (I)       GCell height        : 25080  (dbu)
[05/28 18:37:25    233s] (I)       Grid                :    33    31    10
[05/28 18:37:25    233s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 18:37:25    233s] (I)       Vertical capacity   :     0 25080     0 25080     0 25080     0 25080     0 25080
[05/28 18:37:25    233s] (I)       Horizontal capacity :     0     0 25080     0 25080     0 25080     0 25080     0
[05/28 18:37:25    233s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 18:37:25    233s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 18:37:25    233s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 18:37:25    233s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 18:37:25    233s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 18:37:25    233s] (I)       Num tracks per GCell: 250.80 165.00 82.50 82.50 41.25 41.25 20.62 20.62 10.31  5.16
[05/28 18:37:25    233s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 18:37:25    233s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 18:37:25    233s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 18:37:25    233s] (I)       --------------------------------------------------------
[05/28 18:37:25    233s] 
[05/28 18:37:25    233s] [NR-eGR] ============ Routing rule table ============
[05/28 18:37:25    233s] [NR-eGR] Rule id: 0  Nets: 44717 
[05/28 18:37:25    233s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 18:37:25    233s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 18:37:25    233s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:37:25    233s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:37:25    233s] [NR-eGR] ========================================
[05/28 18:37:25    233s] [NR-eGR] 
[05/28 18:37:25    233s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 18:37:25    233s] (I)       blocked tracks on layer2 : = 82056 / 167214 (49.07%)
[05/28 18:37:25    233s] (I)       blocked tracks on layer3 : = 40013 / 83589 (47.87%)
[05/28 18:37:25    233s] (I)       blocked tracks on layer4 : = 41124 / 83607 (49.19%)
[05/28 18:37:25    233s] (I)       blocked tracks on layer5 : = 20573 / 41778 (49.24%)
[05/28 18:37:25    233s] (I)       blocked tracks on layer6 : = 3858 / 41788 (9.23%)
[05/28 18:37:25    233s] (I)       blocked tracks on layer7 : = 2362 / 20889 (11.31%)
[05/28 18:37:25    233s] (I)       blocked tracks on layer8 : = 1736 / 20894 (8.31%)
[05/28 18:37:25    233s] (I)       blocked tracks on layer9 : = 0 / 10428 (0.00%)
[05/28 18:37:25    233s] (I)       blocked tracks on layer10 : = 0 / 5208 (0.00%)
[05/28 18:37:25    233s] (I)       After initializing earlyGlobalRoute syMemory usage = 2122.2 MB
[05/28 18:37:25    233s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       ============= Initialization =============
[05/28 18:37:25    233s] (I)       numLocalWires=209548  numGlobalNetBranches=51271  numLocalNetBranches=53677
[05/28 18:37:25    233s] (I)       totalPins=167037  totalGlobalPin=28702 (17.18%)
[05/28 18:37:25    233s] (I)       Started Build MST ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Generate topology with single threads
[05/28 18:37:25    233s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       total 2D Cap : 298191 = (99597 H, 198594 V)
[05/28 18:37:25    233s] (I)       ============  Phase 1a Route ============
[05/28 18:37:25    233s] (I)       Started Phase 1a ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 18:37:25    233s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Usage: 29212 = (14312 H, 14900 V) = (14.37% H, 7.50% V) = (3.589e+05um H, 3.737e+05um V)
[05/28 18:37:25    233s] (I)       
[05/28 18:37:25    233s] (I)       ============  Phase 1b Route ============
[05/28 18:37:25    233s] (I)       Started Phase 1b ( Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2122.21 MB )
[05/28 18:37:25    233s] (I)       Usage: 29212 = (14312 H, 14900 V) = (14.37% H, 7.50% V) = (3.589e+05um H, 3.737e+05um V)
[05/28 18:37:25    233s] (I)       
[05/28 18:37:25    233s] (I)       earlyGlobalRoute overflow: 0.47% H + 0.00% V
[05/28 18:37:25    233s] 
[05/28 18:37:25    233s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.10% H + 0.00% V
[05/28 18:37:25    233s] Finished Early Global Route rough congestion estimation: mem = 2122.2M
[05/28 18:37:25    233s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.300, REAL:0.305, MEM:2122.2M
[05/28 18:37:25    233s] earlyGlobalRoute rough estimation gcell size 15 row height
[05/28 18:37:25    233s] OPERPROF: Starting CDPad at level 1, MEM:2122.2M
[05/28 18:37:25    233s] CDPadU 0.442 -> 0.449. R=0.404, N=42013, GS=25.080
[05/28 18:37:25    233s] OPERPROF: Finished CDPad at level 1, CPU:0.220, REAL:0.215, MEM:2122.2M
[05/28 18:37:25    233s] OPERPROF: Starting npMain at level 1, MEM:2122.2M
[05/28 18:37:26    234s] OPERPROF:   Starting npPlace at level 2, MEM:2122.2M
[05/28 18:37:26    235s] OPERPROF:   Finished npPlace at level 2, CPU:0.860, REAL:0.861, MEM:2105.2M
[05/28 18:37:26    235s] OPERPROF: Finished npMain at level 1, CPU:1.530, REAL:1.529, MEM:2105.2M
[05/28 18:37:26    235s] Global placement CDP skipped at cutLevel 9.
[05/28 18:37:27    235s] Iteration  9: Total net bbox = 6.669e+05 (3.30e+05 3.37e+05)
[05/28 18:37:27    235s]               Est.  stn bbox = 8.082e+05 (3.99e+05 4.09e+05)
[05/28 18:37:27    235s]               cpu = 0:00:41.9 real = 0:00:42.0 mem = 2105.2M
[05/28 18:37:27    235s] Iteration 10: Total net bbox = 6.669e+05 (3.30e+05 3.37e+05)
[05/28 18:37:27    235s]               Est.  stn bbox = 8.082e+05 (3.99e+05 4.09e+05)
[05/28 18:37:27    235s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2105.2M
[05/28 18:37:27    235s] OPERPROF: Starting npMain at level 1, MEM:2105.2M
[05/28 18:37:27    235s] OPERPROF:   Starting npPlace at level 2, MEM:2105.2M
[05/28 18:38:00    268s] OPERPROF:   Finished npPlace at level 2, CPU:32.830, REAL:32.837, MEM:2110.7M
[05/28 18:38:00    268s] OPERPROF: Finished npMain at level 1, CPU:33.500, REAL:33.505, MEM:2110.7M
[05/28 18:38:00    268s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2110.7M
[05/28 18:38:00    268s] Starting Early Global Route rough congestion estimation: mem = 2110.7M
[05/28 18:38:00    268s] (I)       Started Loading and Dumping File ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    268s] (I)       Reading DB...
[05/28 18:38:00    268s] (I)       Read data from FE... (mem=2110.7M)
[05/28 18:38:00    268s] (I)       Read nodes and places... (mem=2110.7M)
[05/28 18:38:00    268s] (I)       Done Read nodes and places (cpu=0.040s, mem=2110.7M)
[05/28 18:38:00    268s] (I)       Read nets... (mem=2110.7M)
[05/28 18:38:00    268s] (I)       Done Read nets (cpu=0.120s, mem=2110.7M)
[05/28 18:38:00    268s] (I)       Done Read data from FE (cpu=0.160s, mem=2110.7M)
[05/28 18:38:00    268s] (I)       before initializing RouteDB syMemory usage = 2110.7 MB
[05/28 18:38:00    268s] (I)       Print mode             : 2
[05/28 18:38:00    268s] (I)       Stop if highly congested: false
[05/28 18:38:00    268s] (I)       Honor MSV route constraint: false
[05/28 18:38:00    268s] (I)       Maximum routing layer  : 127
[05/28 18:38:00    268s] (I)       Minimum routing layer  : 2
[05/28 18:38:00    268s] (I)       Supply scale factor H  : 1.00
[05/28 18:38:00    268s] (I)       Supply scale factor V  : 1.00
[05/28 18:38:00    268s] (I)       Tracks used by clock wire: 0
[05/28 18:38:00    268s] (I)       Reverse direction      : 
[05/28 18:38:00    268s] (I)       Honor partition pin guides: true
[05/28 18:38:00    268s] (I)       Route selected nets only: false
[05/28 18:38:00    268s] (I)       Route secondary PG pins: false
[05/28 18:38:00    268s] (I)       Second PG max fanout   : 2147483647
[05/28 18:38:00    268s] (I)       Assign partition pins  : false
[05/28 18:38:00    268s] (I)       Support large GCell    : true
[05/28 18:38:00    268s] (I)       Number of rows per GCell: 8
[05/28 18:38:00    268s] (I)       Max num rows per GCell : 32
[05/28 18:38:00    268s] (I)       Apply function for special wires: true
[05/28 18:38:00    268s] (I)       Layer by layer blockage reading: true
[05/28 18:38:00    268s] (I)       Offset calculation fix : true
[05/28 18:38:00    268s] (I)       Route stripe layer range: 
[05/28 18:38:00    268s] (I)       Honor partition fences : 
[05/28 18:38:00    268s] (I)       Honor partition pin    : 
[05/28 18:38:00    268s] (I)       Honor partition fences with feedthrough: 
[05/28 18:38:00    268s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 18:38:00    268s] (I)       Use row-based GCell size
[05/28 18:38:00    268s] (I)       Use row-based GCell align
[05/28 18:38:00    268s] (I)       GCell unit size   : 1672
[05/28 18:38:00    268s] (I)       GCell multiplier  : 8
[05/28 18:38:00    268s] (I)       GCell row height  : 1672
[05/28 18:38:00    268s] (I)       Actual row height : 1672
[05/28 18:38:00    268s] (I)       GCell align ref   : 10032 10032
[05/28 18:38:00    268s] [NR-eGR] Track table information for default rule: 
[05/28 18:38:00    268s] [NR-eGR] M1 has no routable track
[05/28 18:38:00    268s] [NR-eGR] M2 has single uniform track structure
[05/28 18:38:00    268s] [NR-eGR] M3 has single uniform track structure
[05/28 18:38:00    268s] [NR-eGR] M4 has single uniform track structure
[05/28 18:38:00    268s] [NR-eGR] M5 has single uniform track structure
[05/28 18:38:00    268s] [NR-eGR] M6 has single uniform track structure
[05/28 18:38:00    268s] [NR-eGR] M7 has single uniform track structure
[05/28 18:38:00    268s] [NR-eGR] M8 has single uniform track structure
[05/28 18:38:00    268s] [NR-eGR] M9 has single uniform track structure
[05/28 18:38:00    268s] [NR-eGR] MRDL has single uniform track structure
[05/28 18:38:00    268s] (I)       ===========================================================================
[05/28 18:38:00    268s] (I)       == Report All Rule Vias ==
[05/28 18:38:00    268s] (I)       ===========================================================================
[05/28 18:38:00    268s] (I)        Via Rule : (Default)
[05/28 18:38:00    268s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 18:38:00    268s] (I)       ---------------------------------------------------------------------------
[05/28 18:38:00    268s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 18:38:00    268s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 18:38:00    268s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 18:38:00    268s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 18:38:00    268s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 18:38:00    268s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 18:38:00    268s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 18:38:00    268s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 18:38:00    268s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 18:38:00    268s] (I)       10    0 : ---                         0 : ---                      
[05/28 18:38:00    268s] (I)       ===========================================================================
[05/28 18:38:00    269s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] [NR-eGR] Read 94267 PG shapes
[05/28 18:38:00    269s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] [NR-eGR] #Routing Blockages  : 0
[05/28 18:38:00    269s] [NR-eGR] #Instance Blockages : 15484
[05/28 18:38:00    269s] [NR-eGR] #PG Blockages       : 94267
[05/28 18:38:00    269s] [NR-eGR] #Bump Blockages     : 0
[05/28 18:38:00    269s] [NR-eGR] #Boundary Blockages : 0
[05/28 18:38:00    269s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 18:38:00    269s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 18:38:00    269s] (I)       readDataFromPlaceDB
[05/28 18:38:00    269s] (I)       Read net information..
[05/28 18:38:00    269s] [NR-eGR] Read numTotalNets=44717  numIgnoredNets=0
[05/28 18:38:00    269s] (I)       Read testcase time = 0.010 seconds
[05/28 18:38:00    269s] 
[05/28 18:38:00    269s] (I)       early_global_route_priority property id does not exist.
[05/28 18:38:00    269s] (I)       Start initializing grid graph
[05/28 18:38:00    269s] (I)       End initializing grid graph
[05/28 18:38:00    269s] (I)       Model blockages into capacity
[05/28 18:38:00    269s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 18:38:00    269s] (I)       Started Modeling ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Started Modeling Layer 1 ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Started Modeling Layer 2 ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 18:38:00    269s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Started Modeling Layer 3 ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 18:38:00    269s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Started Modeling Layer 4 ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 18:38:00    269s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Started Modeling Layer 5 ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 18:38:00    269s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Started Modeling Layer 6 ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 18:38:00    269s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Started Modeling Layer 7 ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 18:38:00    269s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Started Modeling Layer 8 ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 18:38:00    269s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Started Modeling Layer 9 ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 18:38:00    269s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Started Modeling Layer 10 ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 18:38:00    269s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       -- layer congestion ratio --
[05/28 18:38:00    269s] (I)       Layer 1 : 0.100000
[05/28 18:38:00    269s] (I)       Layer 2 : 0.700000
[05/28 18:38:00    269s] (I)       Layer 3 : 0.700000
[05/28 18:38:00    269s] (I)       Layer 4 : 0.700000
[05/28 18:38:00    269s] (I)       Layer 5 : 0.700000
[05/28 18:38:00    269s] (I)       Layer 6 : 0.700000
[05/28 18:38:00    269s] (I)       Layer 7 : 0.700000
[05/28 18:38:00    269s] (I)       Layer 8 : 0.700000
[05/28 18:38:00    269s] (I)       Layer 9 : 0.700000
[05/28 18:38:00    269s] (I)       Layer 10 : 0.700000
[05/28 18:38:00    269s] (I)       ----------------------------
[05/28 18:38:00    269s] (I)       Number of ignored nets = 0
[05/28 18:38:00    269s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 18:38:00    269s] (I)       Number of clock nets = 90.  Ignored: No
[05/28 18:38:00    269s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 18:38:00    269s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 18:38:00    269s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 18:38:00    269s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 18:38:00    269s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 18:38:00    269s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 18:38:00    269s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 18:38:00    269s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/28 18:38:00    269s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2110.7 MB
[05/28 18:38:00    269s] (I)       Ndr track 0 does not exist
[05/28 18:38:00    269s] (I)       Layer1  viaCost=300.00
[05/28 18:38:00    269s] (I)       Layer2  viaCost=200.00
[05/28 18:38:00    269s] (I)       Layer3  viaCost=100.00
[05/28 18:38:00    269s] (I)       Layer4  viaCost=100.00
[05/28 18:38:00    269s] (I)       Layer5  viaCost=100.00
[05/28 18:38:00    269s] (I)       Layer6  viaCost=100.00
[05/28 18:38:00    269s] (I)       Layer7  viaCost=100.00
[05/28 18:38:00    269s] (I)       Layer8  viaCost=100.00
[05/28 18:38:00    269s] (I)       Layer9  viaCost=300.00
[05/28 18:38:00    269s] (I)       ---------------------Grid Graph Info--------------------
[05/28 18:38:00    269s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 18:38:00    269s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 18:38:00    269s] (I)       Site width          :   152  (dbu)
[05/28 18:38:00    269s] (I)       Row height          :  1672  (dbu)
[05/28 18:38:00    269s] (I)       GCell row height    :  1672  (dbu)
[05/28 18:38:00    269s] (I)       GCell width         : 13376  (dbu)
[05/28 18:38:00    269s] (I)       GCell height        : 13376  (dbu)
[05/28 18:38:00    269s] (I)       Grid                :    62    58    10
[05/28 18:38:00    269s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 18:38:00    269s] (I)       Vertical capacity   :     0 13376     0 13376     0 13376     0 13376     0 13376
[05/28 18:38:00    269s] (I)       Horizontal capacity :     0     0 13376     0 13376     0 13376     0 13376     0
[05/28 18:38:00    269s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 18:38:00    269s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 18:38:00    269s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 18:38:00    269s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 18:38:00    269s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 18:38:00    269s] (I)       Num tracks per GCell: 133.76 88.00 44.00 44.00 22.00 22.00 11.00 11.00  5.50  2.75
[05/28 18:38:00    269s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 18:38:00    269s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 18:38:00    269s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 18:38:00    269s] (I)       --------------------------------------------------------
[05/28 18:38:00    269s] 
[05/28 18:38:00    269s] [NR-eGR] ============ Routing rule table ============
[05/28 18:38:00    269s] [NR-eGR] Rule id: 0  Nets: 44717 
[05/28 18:38:00    269s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 18:38:00    269s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 18:38:00    269s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:38:00    269s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:38:00    269s] [NR-eGR] ========================================
[05/28 18:38:00    269s] [NR-eGR] 
[05/28 18:38:00    269s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 18:38:00    269s] (I)       blocked tracks on layer2 : = 143087 / 312852 (45.74%)
[05/28 18:38:00    269s] (I)       blocked tracks on layer3 : = 70370 / 157046 (44.81%)
[05/28 18:38:00    269s] (I)       blocked tracks on layer4 : = 71739 / 156426 (45.86%)
[05/28 18:38:00    269s] (I)       blocked tracks on layer5 : = 36114 / 78492 (46.01%)
[05/28 18:38:00    269s] (I)       blocked tracks on layer6 : = 5307 / 78184 (6.79%)
[05/28 18:38:00    269s] (I)       blocked tracks on layer7 : = 3996 / 39246 (10.18%)
[05/28 18:38:00    269s] (I)       blocked tracks on layer8 : = 3163 / 39092 (8.09%)
[05/28 18:38:00    269s] (I)       blocked tracks on layer9 : = 0 / 19592 (0.00%)
[05/28 18:38:00    269s] (I)       blocked tracks on layer10 : = 0 / 9744 (0.00%)
[05/28 18:38:00    269s] (I)       After initializing earlyGlobalRoute syMemory usage = 2110.7 MB
[05/28 18:38:00    269s] (I)       Finished Loading and Dumping File ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       ============= Initialization =============
[05/28 18:38:00    269s] (I)       numLocalWires=183579  numGlobalNetBranches=51218  numLocalNetBranches=40736
[05/28 18:38:00    269s] (I)       totalPins=167037  totalGlobalPin=47960 (28.71%)
[05/28 18:38:00    269s] (I)       Started Build MST ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Generate topology with single threads
[05/28 18:38:00    269s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       total 2D Cap : 577256 = (190690 H, 386566 V)
[05/28 18:38:00    269s] (I)       ============  Phase 1a Route ============
[05/28 18:38:00    269s] (I)       Started Phase 1a ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 18:38:00    269s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Usage: 58427 = (28359 H, 30068 V) = (14.87% H, 7.78% V) = (3.793e+05um H, 4.022e+05um V)
[05/28 18:38:00    269s] (I)       
[05/28 18:38:00    269s] (I)       ============  Phase 1b Route ============
[05/28 18:38:00    269s] (I)       Started Phase 1b ( Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2110.68 MB )
[05/28 18:38:00    269s] (I)       Usage: 58464 = (28359 H, 30105 V) = (14.87% H, 7.79% V) = (3.793e+05um H, 4.027e+05um V)
[05/28 18:38:00    269s] (I)       
[05/28 18:38:00    269s] (I)       earlyGlobalRoute overflow: 1.76% H + 0.00% V
[05/28 18:38:00    269s] 
[05/28 18:38:00    269s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.03% H + 0.00% V
[05/28 18:38:00    269s] Finished Early Global Route rough congestion estimation: mem = 2110.7M
[05/28 18:38:00    269s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.330, REAL:0.329, MEM:2110.7M
[05/28 18:38:00    269s] earlyGlobalRoute rough estimation gcell size 8 row height
[05/28 18:38:00    269s] OPERPROF: Starting CDPad at level 1, MEM:2110.7M
[05/28 18:38:01    269s] CDPadU 0.449 -> 0.457. R=0.404, N=42013, GS=13.376
[05/28 18:38:01    269s] OPERPROF: Finished CDPad at level 1, CPU:0.230, REAL:0.226, MEM:2110.7M
[05/28 18:38:01    269s] OPERPROF: Starting npMain at level 1, MEM:2110.7M
[05/28 18:38:01    269s] OPERPROF:   Starting npPlace at level 2, MEM:2110.7M
[05/28 18:38:02    270s] OPERPROF:   Finished npPlace at level 2, CPU:0.860, REAL:0.858, MEM:2102.7M
[05/28 18:38:02    270s] OPERPROF: Finished npMain at level 1, CPU:1.530, REAL:1.546, MEM:2102.7M
[05/28 18:38:02    270s] Global placement CDP skipped at cutLevel 11.
[05/28 18:38:02    270s] Iteration 11: Total net bbox = 6.885e+05 (3.40e+05 3.49e+05)
[05/28 18:38:02    270s]               Est.  stn bbox = 8.345e+05 (4.10e+05 4.25e+05)
[05/28 18:38:02    270s]               cpu = 0:00:35.7 real = 0:00:35.0 mem = 2102.7M
[05/28 18:38:02    271s] Iteration 12: Total net bbox = 6.885e+05 (3.40e+05 3.49e+05)
[05/28 18:38:02    271s]               Est.  stn bbox = 8.345e+05 (4.10e+05 4.25e+05)
[05/28 18:38:02    271s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2102.7M
[05/28 18:38:02    271s] OPERPROF: Starting npMain at level 1, MEM:2102.7M
[05/28 18:38:03    271s] OPERPROF:   Starting npPlace at level 2, MEM:2102.7M
[05/28 18:38:36    304s] OPERPROF:   Finished npPlace at level 2, CPU:33.180, REAL:33.126, MEM:2086.2M
[05/28 18:38:36    304s] OPERPROF: Finished npMain at level 1, CPU:33.830, REAL:33.770, MEM:2086.2M
[05/28 18:38:36    304s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2086.2M
[05/28 18:38:36    304s] Starting Early Global Route rough congestion estimation: mem = 2086.2M
[05/28 18:38:36    304s] (I)       Started Loading and Dumping File ( Curr Mem: 2086.22 MB )
[05/28 18:38:36    304s] (I)       Reading DB...
[05/28 18:38:36    304s] (I)       Read data from FE... (mem=2086.2M)
[05/28 18:38:36    304s] (I)       Read nodes and places... (mem=2086.2M)
[05/28 18:38:36    304s] (I)       Done Read nodes and places (cpu=0.040s, mem=2086.2M)
[05/28 18:38:36    304s] (I)       Read nets... (mem=2086.2M)
[05/28 18:38:36    305s] (I)       Done Read nets (cpu=0.130s, mem=2086.2M)
[05/28 18:38:36    305s] (I)       Done Read data from FE (cpu=0.170s, mem=2086.2M)
[05/28 18:38:36    305s] (I)       before initializing RouteDB syMemory usage = 2086.2 MB
[05/28 18:38:36    305s] (I)       Print mode             : 2
[05/28 18:38:36    305s] (I)       Stop if highly congested: false
[05/28 18:38:36    305s] (I)       Honor MSV route constraint: false
[05/28 18:38:36    305s] (I)       Maximum routing layer  : 127
[05/28 18:38:36    305s] (I)       Minimum routing layer  : 2
[05/28 18:38:36    305s] (I)       Supply scale factor H  : 1.00
[05/28 18:38:36    305s] (I)       Supply scale factor V  : 1.00
[05/28 18:38:36    305s] (I)       Tracks used by clock wire: 0
[05/28 18:38:36    305s] (I)       Reverse direction      : 
[05/28 18:38:36    305s] (I)       Honor partition pin guides: true
[05/28 18:38:36    305s] (I)       Route selected nets only: false
[05/28 18:38:36    305s] (I)       Route secondary PG pins: false
[05/28 18:38:36    305s] (I)       Second PG max fanout   : 2147483647
[05/28 18:38:36    305s] (I)       Assign partition pins  : false
[05/28 18:38:36    305s] (I)       Support large GCell    : true
[05/28 18:38:36    305s] (I)       Number of rows per GCell: 4
[05/28 18:38:36    305s] (I)       Max num rows per GCell : 32
[05/28 18:38:36    305s] (I)       Apply function for special wires: true
[05/28 18:38:36    305s] (I)       Layer by layer blockage reading: true
[05/28 18:38:36    305s] (I)       Offset calculation fix : true
[05/28 18:38:36    305s] (I)       Route stripe layer range: 
[05/28 18:38:36    305s] (I)       Honor partition fences : 
[05/28 18:38:36    305s] (I)       Honor partition pin    : 
[05/28 18:38:36    305s] (I)       Honor partition fences with feedthrough: 
[05/28 18:38:36    305s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 18:38:36    305s] (I)       Use row-based GCell size
[05/28 18:38:36    305s] (I)       Use row-based GCell align
[05/28 18:38:36    305s] (I)       GCell unit size   : 1672
[05/28 18:38:36    305s] (I)       GCell multiplier  : 4
[05/28 18:38:36    305s] (I)       GCell row height  : 1672
[05/28 18:38:36    305s] (I)       Actual row height : 1672
[05/28 18:38:36    305s] (I)       GCell align ref   : 10032 10032
[05/28 18:38:36    305s] [NR-eGR] Track table information for default rule: 
[05/28 18:38:36    305s] [NR-eGR] M1 has no routable track
[05/28 18:38:36    305s] [NR-eGR] M2 has single uniform track structure
[05/28 18:38:36    305s] [NR-eGR] M3 has single uniform track structure
[05/28 18:38:36    305s] [NR-eGR] M4 has single uniform track structure
[05/28 18:38:36    305s] [NR-eGR] M5 has single uniform track structure
[05/28 18:38:36    305s] [NR-eGR] M6 has single uniform track structure
[05/28 18:38:36    305s] [NR-eGR] M7 has single uniform track structure
[05/28 18:38:36    305s] [NR-eGR] M8 has single uniform track structure
[05/28 18:38:36    305s] [NR-eGR] M9 has single uniform track structure
[05/28 18:38:36    305s] [NR-eGR] MRDL has single uniform track structure
[05/28 18:38:36    305s] (I)       ===========================================================================
[05/28 18:38:36    305s] (I)       == Report All Rule Vias ==
[05/28 18:38:36    305s] (I)       ===========================================================================
[05/28 18:38:36    305s] (I)        Via Rule : (Default)
[05/28 18:38:36    305s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 18:38:36    305s] (I)       ---------------------------------------------------------------------------
[05/28 18:38:36    305s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 18:38:36    305s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 18:38:36    305s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 18:38:36    305s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 18:38:36    305s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 18:38:36    305s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 18:38:36    305s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 18:38:36    305s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 18:38:36    305s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 18:38:36    305s] (I)       10    0 : ---                         0 : ---                      
[05/28 18:38:36    305s] (I)       ===========================================================================
[05/28 18:38:36    305s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2086.22 MB )
[05/28 18:38:36    305s] [NR-eGR] Read 94267 PG shapes
[05/28 18:38:36    305s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2086.22 MB )
[05/28 18:38:36    305s] [NR-eGR] #Routing Blockages  : 0
[05/28 18:38:36    305s] [NR-eGR] #Instance Blockages : 15484
[05/28 18:38:36    305s] [NR-eGR] #PG Blockages       : 94267
[05/28 18:38:36    305s] [NR-eGR] #Bump Blockages     : 0
[05/28 18:38:36    305s] [NR-eGR] #Boundary Blockages : 0
[05/28 18:38:36    305s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 18:38:36    305s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 18:38:36    305s] (I)       readDataFromPlaceDB
[05/28 18:38:36    305s] (I)       Read net information..
[05/28 18:38:36    305s] [NR-eGR] Read numTotalNets=44717  numIgnoredNets=0
[05/28 18:38:36    305s] (I)       Read testcase time = 0.020 seconds
[05/28 18:38:36    305s] 
[05/28 18:38:36    305s] (I)       early_global_route_priority property id does not exist.
[05/28 18:38:36    305s] (I)       Start initializing grid graph
[05/28 18:38:36    305s] (I)       End initializing grid graph
[05/28 18:38:36    305s] (I)       Model blockages into capacity
[05/28 18:38:36    305s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 18:38:36    305s] (I)       Started Modeling ( Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Started Modeling Layer 1 ( Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Started Modeling Layer 2 ( Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 18:38:36    305s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Started Modeling Layer 3 ( Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 18:38:36    305s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Started Modeling Layer 4 ( Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 18:38:36    305s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Started Modeling Layer 5 ( Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 18:38:36    305s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Started Modeling Layer 6 ( Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 18:38:36    305s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Started Modeling Layer 7 ( Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 18:38:36    305s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Started Modeling Layer 8 ( Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 18:38:36    305s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Started Modeling Layer 9 ( Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 18:38:36    305s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Started Modeling Layer 10 ( Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 18:38:36    305s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       -- layer congestion ratio --
[05/28 18:38:36    305s] (I)       Layer 1 : 0.100000
[05/28 18:38:36    305s] (I)       Layer 2 : 0.700000
[05/28 18:38:36    305s] (I)       Layer 3 : 0.700000
[05/28 18:38:36    305s] (I)       Layer 4 : 0.700000
[05/28 18:38:36    305s] (I)       Layer 5 : 0.700000
[05/28 18:38:36    305s] (I)       Layer 6 : 0.700000
[05/28 18:38:36    305s] (I)       Layer 7 : 0.700000
[05/28 18:38:36    305s] (I)       Layer 8 : 0.700000
[05/28 18:38:36    305s] (I)       Layer 9 : 0.700000
[05/28 18:38:36    305s] (I)       Layer 10 : 0.700000
[05/28 18:38:36    305s] (I)       ----------------------------
[05/28 18:38:36    305s] (I)       Number of ignored nets = 0
[05/28 18:38:36    305s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 18:38:36    305s] (I)       Number of clock nets = 90.  Ignored: No
[05/28 18:38:36    305s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 18:38:36    305s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 18:38:36    305s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 18:38:36    305s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 18:38:36    305s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 18:38:36    305s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 18:38:36    305s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 18:38:36    305s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/28 18:38:36    305s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2096.1 MB
[05/28 18:38:36    305s] (I)       Ndr track 0 does not exist
[05/28 18:38:36    305s] (I)       Layer1  viaCost=300.00
[05/28 18:38:36    305s] (I)       Layer2  viaCost=200.00
[05/28 18:38:36    305s] (I)       Layer3  viaCost=100.00
[05/28 18:38:36    305s] (I)       Layer4  viaCost=100.00
[05/28 18:38:36    305s] (I)       Layer5  viaCost=100.00
[05/28 18:38:36    305s] (I)       Layer6  viaCost=100.00
[05/28 18:38:36    305s] (I)       Layer7  viaCost=100.00
[05/28 18:38:36    305s] (I)       Layer8  viaCost=100.00
[05/28 18:38:36    305s] (I)       Layer9  viaCost=300.00
[05/28 18:38:36    305s] (I)       ---------------------Grid Graph Info--------------------
[05/28 18:38:36    305s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 18:38:36    305s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 18:38:36    305s] (I)       Site width          :   152  (dbu)
[05/28 18:38:36    305s] (I)       Row height          :  1672  (dbu)
[05/28 18:38:36    305s] (I)       GCell row height    :  1672  (dbu)
[05/28 18:38:36    305s] (I)       GCell width         :  6688  (dbu)
[05/28 18:38:36    305s] (I)       GCell height        :  6688  (dbu)
[05/28 18:38:36    305s] (I)       Grid                :   123   116    10
[05/28 18:38:36    305s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 18:38:36    305s] (I)       Vertical capacity   :     0  6688     0  6688     0  6688     0  6688     0  6688
[05/28 18:38:36    305s] (I)       Horizontal capacity :     0     0  6688     0  6688     0  6688     0  6688     0
[05/28 18:38:36    305s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 18:38:36    305s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 18:38:36    305s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 18:38:36    305s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 18:38:36    305s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 18:38:36    305s] (I)       Num tracks per GCell: 66.88 44.00 22.00 22.00 11.00 11.00  5.50  5.50  2.75  1.38
[05/28 18:38:36    305s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 18:38:36    305s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 18:38:36    305s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 18:38:36    305s] (I)       --------------------------------------------------------
[05/28 18:38:36    305s] 
[05/28 18:38:36    305s] [NR-eGR] ============ Routing rule table ============
[05/28 18:38:36    305s] [NR-eGR] Rule id: 0  Nets: 44717 
[05/28 18:38:36    305s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 18:38:36    305s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 18:38:36    305s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:38:36    305s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:38:36    305s] [NR-eGR] ========================================
[05/28 18:38:36    305s] [NR-eGR] 
[05/28 18:38:36    305s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 18:38:36    305s] (I)       blocked tracks on layer2 : = 266342 / 625704 (42.57%)
[05/28 18:38:36    305s] (I)       blocked tracks on layer3 : = 129000 / 311559 (41.40%)
[05/28 18:38:36    305s] (I)       blocked tracks on layer4 : = 133546 / 312852 (42.69%)
[05/28 18:38:36    305s] (I)       blocked tracks on layer5 : = 66310 / 155718 (42.58%)
[05/28 18:38:36    305s] (I)       blocked tracks on layer6 : = 7512 / 156368 (4.80%)
[05/28 18:38:36    305s] (I)       blocked tracks on layer7 : = 7508 / 77859 (9.64%)
[05/28 18:38:36    305s] (I)       blocked tracks on layer8 : = 6227 / 78184 (7.96%)
[05/28 18:38:36    305s] (I)       blocked tracks on layer9 : = 0 / 38868 (0.00%)
[05/28 18:38:36    305s] (I)       blocked tracks on layer10 : = 0 / 19488 (0.00%)
[05/28 18:38:36    305s] (I)       After initializing earlyGlobalRoute syMemory usage = 2096.1 MB
[05/28 18:38:36    305s] (I)       Finished Loading and Dumping File ( CPU: 0.27 sec, Real: 0.28 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:36    305s] (I)       ============= Initialization =============
[05/28 18:38:37    305s] (I)       numLocalWires=135402  numGlobalNetBranches=47228  numLocalNetBranches=20625
[05/28 18:38:37    305s] (I)       totalPins=167037  totalGlobalPin=82832 (49.59%)
[05/28 18:38:37    305s] (I)       Started Build MST ( Curr Mem: 2096.12 MB )
[05/28 18:38:37    305s] (I)       Generate topology with single threads
[05/28 18:38:37    305s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:37    305s] (I)       total 2D Cap : 1193875 = (387272 H, 806603 V)
[05/28 18:38:37    305s] (I)       ============  Phase 1a Route ============
[05/28 18:38:37    305s] (I)       Started Phase 1a ( Curr Mem: 2096.12 MB )
[05/28 18:38:37    305s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:37    305s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2096.12 MB )
[05/28 18:38:37    305s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 18:38:37    305s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:37    305s] (I)       Usage: 126743 = (62440 H, 64303 V) = (16.12% H, 7.97% V) = (4.176e+05um H, 4.301e+05um V)
[05/28 18:38:37    305s] (I)       
[05/28 18:38:37    305s] (I)       ============  Phase 1b Route ============
[05/28 18:38:37    305s] (I)       Started Phase 1b ( Curr Mem: 2096.12 MB )
[05/28 18:38:37    305s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2096.12 MB )
[05/28 18:38:37    305s] (I)       Usage: 126837 = (62440 H, 64397 V) = (16.12% H, 7.98% V) = (4.176e+05um H, 4.307e+05um V)
[05/28 18:38:37    305s] (I)       
[05/28 18:38:37    305s] (I)       earlyGlobalRoute overflow: 0.59% H + 0.00% V
[05/28 18:38:37    305s] 
[05/28 18:38:37    305s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.44% H + 0.00% V
[05/28 18:38:37    305s] Finished Early Global Route rough congestion estimation: mem = 2096.1M
[05/28 18:38:37    305s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.380, REAL:0.390, MEM:2096.1M
[05/28 18:38:37    305s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/28 18:38:37    305s] OPERPROF: Starting CDPad at level 1, MEM:2096.1M
[05/28 18:38:37    305s] CDPadU 0.457 -> 0.460. R=0.404, N=42013, GS=6.688
[05/28 18:38:37    305s] OPERPROF: Finished CDPad at level 1, CPU:0.260, REAL:0.260, MEM:2096.1M
[05/28 18:38:37    305s] OPERPROF: Starting npMain at level 1, MEM:2096.1M
[05/28 18:38:37    306s] OPERPROF:   Starting npPlace at level 2, MEM:2096.1M
[05/28 18:38:38    307s] OPERPROF:   Finished npPlace at level 2, CPU:0.850, REAL:0.853, MEM:2084.1M
[05/28 18:38:38    307s] OPERPROF: Finished npMain at level 1, CPU:1.500, REAL:1.497, MEM:2084.1M
[05/28 18:38:38    307s] Global placement CDP skipped at cutLevel 13.
[05/28 18:38:38    307s] Iteration 13: Total net bbox = 7.253e+05 (3.59e+05 3.66e+05)
[05/28 18:38:38    307s]               Est.  stn bbox = 8.732e+05 (4.30e+05 4.44e+05)
[05/28 18:38:38    307s]               cpu = 0:00:36.1 real = 0:00:36.0 mem = 2084.1M
[05/28 18:38:39    307s] Iteration 14: Total net bbox = 7.253e+05 (3.59e+05 3.66e+05)
[05/28 18:38:39    307s]               Est.  stn bbox = 8.732e+05 (4.30e+05 4.44e+05)
[05/28 18:38:39    307s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2084.1M
[05/28 18:38:39    307s] OPERPROF: Starting npMain at level 1, MEM:2084.1M
[05/28 18:38:39    307s] OPERPROF:   Starting npPlace at level 2, MEM:2084.1M
[05/28 18:39:19    348s] OPERPROF:   Finished npPlace at level 2, CPU:40.320, REAL:40.314, MEM:2101.3M
[05/28 18:39:19    348s] OPERPROF: Finished npMain at level 1, CPU:40.970, REAL:40.952, MEM:2101.3M
[05/28 18:39:20    348s] Iteration 15: Total net bbox = 7.581e+05 (3.75e+05 3.83e+05)
[05/28 18:39:20    348s]               Est.  stn bbox = 9.053e+05 (4.45e+05 4.61e+05)
[05/28 18:39:20    348s]               cpu = 0:00:41.1 real = 0:00:42.0 mem = 2101.3M
[05/28 18:39:20    348s] Iteration 16: Total net bbox = 7.581e+05 (3.75e+05 3.83e+05)
[05/28 18:39:20    348s]               Est.  stn bbox = 9.053e+05 (4.45e+05 4.61e+05)
[05/28 18:39:20    348s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2101.3M
[05/28 18:39:20    348s] [adp] clock
[05/28 18:39:20    348s] [adp] weight, nr nets, wire length
[05/28 18:39:20    348s] [adp]      0       90  21875.406000
[05/28 18:39:20    348s] [adp] data
[05/28 18:39:20    348s] [adp] weight, nr nets, wire length
[05/28 18:39:20    348s] [adp]      0    44724  735923.518000
[05/28 18:39:20    348s] [adp] 0.000000|0.000000|0.000000
[05/28 18:39:20    348s] Iteration 17: Total net bbox = 7.581e+05 (3.75e+05 3.83e+05)
[05/28 18:39:20    348s]               Est.  stn bbox = 9.053e+05 (4.45e+05 4.61e+05)
[05/28 18:39:20    348s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2101.3M
[05/28 18:39:20    348s] Clear WL Bound Manager after Global Placement... 
[05/28 18:39:20    348s] Finished Global Placement (cpu=0:04:23, real=0:04:24, mem=2101.3M)
[05/28 18:39:20    348s] 0 delay mode for cte disabled.
[05/28 18:39:20    348s] SKP cleared!
[05/28 18:39:20    348s] Info: 20 clock gating cells identified, 19 (on average) moved 158/8
[05/28 18:39:20    348s] net ignore based on current view = 0
[05/28 18:39:20    348s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2101.3M
[05/28 18:39:20    348s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.003, MEM:2089.6M
[05/28 18:39:20    348s] Solver runtime cpu: 0:03:36 real: 0:03:36
[05/28 18:39:20    348s] Core Placement runtime cpu: 0:04:20 real: 0:04:17
[05/28 18:39:20    348s] **WARN: (IMPSC-1750):	scanReorder is running on autoFlow mode, it probably overwrite other user setting, see the detail in logv.
[05/28 18:39:20    348s] INFO: Running scanReorder auto flow in placeOpt: using -reGroupingScan and -skipTwoPinCell
[05/28 18:39:20    348s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:39:20    348s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:39:20    348s] *** Scan Skip Mode Summary:
[05/28 18:39:20    348s] Begin flexRegrouping ...
[05/28 18:39:20    348s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:39:20    348s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:39:20    348s] Start applying DEF ordered sections ...
[05/28 18:39:20    348s] Successfully applied all DEF ordered sections.
[05/28 18:39:20    348s] *** Scan Sanity Check Summary:
[05/28 18:39:20    348s] *** 5 scan chains passed sanity check.
[05/28 18:39:20    348s] INFO: running scan reGrouping ...
[05/28 18:39:20    348s] SC-INFO: saving current scan group ...
[05/28 18:39:20    348s] Regrouping fail in 0 partitions (total 5 partitions).
[05/28 18:39:20    348s] ReGrouping: total 5 chains and success 5 chains
[05/28 18:39:20    348s] INFO: finish scan reGrouping 
[05/28 18:39:20    348s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:39:20    348s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:39:20    348s] Start applying DEF ordered sections ...
[05/28 18:39:20    348s] Successfully applied all DEF ordered sections.
[05/28 18:39:20    348s] *** Scan Sanity Check Summary:
[05/28 18:39:20    348s] *** 5 scan chains passed sanity check.
[05/28 18:39:20    348s] INFO: Auto effort scan reorder.
[05/28 18:39:21    349s] *** Summary: Scan Reorder within scan chain
[05/28 18:39:21    349s]         Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:01.0
[05/28 18:39:21    349s] Successfully reordered 5 scan chains.
[05/28 18:39:21    349s] Initial total scan wire length:   186925.623 (floating:   177752.694)
[05/28 18:39:21    349s] Final   total scan wire length:    50354.433 (floating:    41181.504)
[05/28 18:39:21    349s] Improvement:   136571.190   percent 73.06 (floating improvement:   136571.190   percent 76.83)
[05/28 18:39:21    349s] Current max long connection 525.136
[05/28 18:39:21    349s] Base max long connection 525.136
[05/28 18:39:21    349s] Base total floating scan len 41181.504
[05/28 18:39:21    349s] *** End of ScanReorder (cpu=0:00:00.8, real=0:00:01.0, mem=2289.6M) ***
[05/28 18:39:21    349s] Total net length = 7.633e+05 (3.770e+05 3.863e+05) (ext = 8.073e+04)
[05/28 18:39:21    349s] Running long connection bin pre-assignment, iteration 1
[05/28 18:39:21    349s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:39:21    349s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:39:21    349s] Start applying DEF ordered sections ...
[05/28 18:39:21    349s] Successfully applied all DEF ordered sections.
[05/28 18:39:21    349s] *** Scan Sanity Check Summary:
[05/28 18:39:21    349s] *** 5 scan chains passed sanity check.
[05/28 18:39:21    349s] INFO: running scan reGrouping ...
[05/28 18:39:21    349s] Regrouping fail in 0 partitions (total 5 partitions).
[05/28 18:39:21    349s] ReGrouping: total 5 chains and success 5 chains
[05/28 18:39:21    349s] INFO: finish scan reGrouping 
[05/28 18:39:21    349s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:39:21    349s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:39:21    349s] Start applying DEF ordered sections ...
[05/28 18:39:21    349s] Successfully applied all DEF ordered sections.
[05/28 18:39:21    349s] *** Scan Sanity Check Summary:
[05/28 18:39:21    349s] *** 5 scan chains passed sanity check.
[05/28 18:39:21    349s] INFO: Auto effort scan reorder.
[05/28 18:39:22    350s] *** Summary: Scan Reorder within scan chain
[05/28 18:39:22    350s]         Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:01.0
[05/28 18:39:22    350s] Successfully reordered 5 scan chains.
[05/28 18:39:22    350s] Initial total scan wire length:    50354.433 (floating:    41181.504)
[05/28 18:39:22    350s] Final   total scan wire length:    49845.483 (floating:    40672.554)
[05/28 18:39:22    350s] Improvement:      508.950   percent  1.01 (floating improvement:      508.950   percent  1.24)
[05/28 18:39:22    350s] Current max long connection 516.849
[05/28 18:39:22    350s] From the base to this iteration, long connection reduced  1.58%, total floating scan length reduced  1.24%
[05/28 18:39:22    350s] *** End of ScanReorder (cpu=0:00:00.8, real=0:00:01.0, mem=2289.6M) ***
[05/28 18:39:22    350s] Running long connection bin pre-assignment, iteration 2
[05/28 18:39:22    350s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:39:22    350s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:39:22    350s] Start applying DEF ordered sections ...
[05/28 18:39:22    350s] Successfully applied all DEF ordered sections.
[05/28 18:39:22    350s] *** Scan Sanity Check Summary:
[05/28 18:39:22    350s] *** 5 scan chains passed sanity check.
[05/28 18:39:22    350s] INFO: running scan reGrouping ...
[05/28 18:39:22    350s] SC-INFO: saving current scan group ...
[05/28 18:39:22    350s] Regrouping fail in 0 partitions (total 5 partitions).
[05/28 18:39:22    350s] ReGrouping: total 5 chains and success 5 chains
[05/28 18:39:22    350s] INFO: finish scan reGrouping 
[05/28 18:39:22    350s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:39:22    350s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:39:22    350s] Start applying DEF ordered sections ...
[05/28 18:39:22    350s] Successfully applied all DEF ordered sections.
[05/28 18:39:22    350s] *** Scan Sanity Check Summary:
[05/28 18:39:22    350s] *** 5 scan chains passed sanity check.
[05/28 18:39:22    350s] INFO: Auto effort scan reorder.
[05/28 18:39:22    351s] *** Summary: Scan Reorder within scan chain
[05/28 18:39:22    351s]         Total scan reorder time: cpu: 0:00:00.6 , real: 0:00:00.0
[05/28 18:39:22    351s] Successfully reordered 5 scan chains.
[05/28 18:39:22    351s] Initial total scan wire length:    49845.483 (floating:    40672.554)
[05/28 18:39:22    351s] Final   total scan wire length:    50197.447 (floating:    41024.518)
[05/28 18:39:22    351s] Improvement:     -351.964   percent -0.71 (floating improvement:     -351.964   percent -0.87)
[05/28 18:39:22    351s] Current max long connection 516.849
[05/28 18:39:22    351s] From the base to this iteration, long connection reduced  1.58%, total floating scan length reduced  0.38%
[05/28 18:39:22    351s] The best result is iteration 1
[05/28 18:39:22    351s] roll back chain : 3 ...
[05/28 18:39:22    351s] roll back chain : 4 ...
[05/28 18:39:22    351s] roll back chain : 5_UPF2 ...
[05/28 18:39:22    351s] roll back chain : 6 ...
[05/28 18:39:22    351s] roll back chain : 7 ...
[05/28 18:39:22    351s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[05/28 18:39:22    351s] Successfully traced 5 scan chains (total 5076 scan bits).
[05/28 18:39:22    351s] Start applying DEF ordered sections ...
[05/28 18:39:22    351s] Successfully applied all DEF ordered sections.
[05/28 18:39:22    351s] *** Scan Sanity Check Summary:
[05/28 18:39:22    351s] *** 5 scan chains passed sanity check.
[05/28 18:39:22    351s] INFO: Auto effort scan reorder.
[05/28 18:39:23    351s] *** Summary: Scan Reorder within scan chain
[05/28 18:39:23    351s]         Total scan reorder time: cpu: 0:00:00.4 , real: 0:00:01.0
[05/28 18:39:23    351s] Successfully reordered 5 scan chains.
[05/28 18:39:23    351s] Final   total scan wire length:    49728.827 (floating:    40555.898)
[05/28 18:39:23    351s] Current max long connection 511.389
[05/28 18:39:23    351s] *info: starting wep ...
[05/28 18:39:23    351s] ........heap done
[05/28 18:39:23    351s] INFO: Finished netlist update for 5 scan groups.
[05/28 18:39:23    351s]   ........
[05/28 18:39:23    351s] INFO: Auto effort scan reorder.
[05/28 18:39:23    351s]       scan wire length bound is 387.49
[05/28 18:39:25    353s] *** Summary: Scan Reorder within scan chain
[05/28 18:39:25    353s]         Total scan reorder time: cpu: 0:00:01.9 , real: 0:00:02.0
[05/28 18:39:25    353s] Successfully reordered 5 scan chains.
[05/28 18:39:25    353s] Final   total scan wire length:    49465.627 (floating:    40292.698)
[05/28 18:39:25    353s] Current max long connection 480.479
[05/28 18:39:25    353s] Input  to flexRegrouping total scan wire length:   186925.623 (floating:   177752.694)
[05/28 18:39:25    353s] Output of flexRegrouping total scan wire length:    49465.627 (floating:    40292.698)
[05/28 18:39:25    353s] Improvement:   137459.996   percent 73.54 (floating improvement:   137459.996   percent 77.33)
[05/28 18:39:25    353s] Input  to flexRegrouping max long connection:      856.733
[05/28 18:39:25    353s] Output of flexRegrouping max long connection:      480.479
[05/28 18:39:25    353s] Improvement:      376.254   percent 43.92
[05/28 18:39:25    353s] *info: wep done.
[05/28 18:39:25    353s] *** End of ScanReorder (cpu=0:00:03.3, real=0:00:03.0, mem=2289.6M) ***
[05/28 18:39:25    353s] Total net length = 7.636e+05 (3.771e+05 3.865e+05) (ext = 8.073e+04)
[05/28 18:39:25    353s] Finished flexRegrouping
[05/28 18:39:25    353s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2289.6M
[05/28 18:39:25    353s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2289.6M
[05/28 18:39:25    353s] z: 2, totalTracks: 1
[05/28 18:39:25    353s] z: 4, totalTracks: 1
[05/28 18:39:25    353s] z: 6, totalTracks: 1
[05/28 18:39:25    353s] z: 8, totalTracks: 1
[05/28 18:39:25    353s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:39:25    353s] All LLGs are deleted
[05/28 18:39:25    353s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2289.6M
[05/28 18:39:25    353s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.002, MEM:2289.6M
[05/28 18:39:25    353s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2289.6M
[05/28 18:39:25    353s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2289.6M
[05/28 18:39:25    353s] Core basic site is unit
[05/28 18:39:25    353s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 18:39:25    353s] SiteArray: use 9,633,792 bytes
[05/28 18:39:25    353s] SiteArray: current memory after site array memory allocation 2298.8M
[05/28 18:39:25    353s] SiteArray: FP blocked sites are writable
[05/28 18:39:25    353s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 18:39:25    353s] SiteArray: use 2,625,536 bytes
[05/28 18:39:25    353s] SiteArray: current memory after site array memory allocation 2301.3M
[05/28 18:39:25    353s] SiteArray: FP blocked sites are writable
[05/28 18:39:25    353s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 18:39:25    353s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 18:39:25    353s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 18:39:25    353s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2301.3M
[05/28 18:39:25    353s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 18:39:25    353s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.080, REAL:0.082, MEM:2301.3M
[05/28 18:39:25    353s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2301.3M
[05/28 18:39:25    353s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 18:39:25    353s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.010, REAL:0.008, MEM:2301.3M
[05/28 18:39:25    353s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.250, REAL:0.241, MEM:2301.3M
[05/28 18:39:25    353s] OPERPROF:       Starting CMU at level 4, MEM:2301.3M
[05/28 18:39:25    353s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.010, MEM:2301.3M
[05/28 18:39:25    353s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.290, REAL:0.288, MEM:2301.3M
[05/28 18:39:25    353s] 
[05/28 18:39:25    353s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2301.3MB).
[05/28 18:39:25    353s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.380, REAL:0.383, MEM:2301.3M
[05/28 18:39:25    353s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.380, REAL:0.383, MEM:2301.3M
[05/28 18:39:25    354s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.42687.2
[05/28 18:39:25    354s] OPERPROF: Starting RefinePlace at level 1, MEM:2301.3M
[05/28 18:39:25    354s] *** Starting refinePlace (0:05:54 mem=2301.3M) ***
[05/28 18:39:25    354s] Total net bbox length = 7.838e+05 (3.893e+05 3.945e+05) (ext = 7.280e+04)
[05/28 18:39:25    354s] # spcSbClkGt: 20
[05/28 18:39:25    354s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/28 18:39:25    354s] Found at least one Level-Shifter 'I_RISC_CORE/ls_in_0_clk' to be placed in gplace mode
[05/28 18:39:25    354s] 97 shifters have been successfully placed.
[05/28 18:39:25    354s] 96 shifters were given a new location.
[05/28 18:39:25    354s] Move report: placeLevelShifters moves 97 insts, mean move: 75.31 um, max move: 248.25 um
[05/28 18:39:25    354s] 	Max move on inst (I_RISC_CORE/scan_enable_UPF_LS): (457.28, 197.25) --> (519.99, 11.70)
[05/28 18:39:25    354s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2301.3M
[05/28 18:39:25    354s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.005, MEM:2301.3M
[05/28 18:39:25    354s] OPERPROF:   Starting CellHaloInit at level 2, MEM:2301.3M
[05/28 18:39:25    354s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.004, MEM:2301.3M
[05/28 18:39:25    354s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2301.3M
[05/28 18:39:25    354s] Starting refinePlace ...
[05/28 18:39:26    354s] ** Cut row section cpu time 0:00:00.0.
[05/28 18:39:26    354s]  ** Cut row section cpu time 0:00:00.0.
[05/28 18:39:26    354s]    Spread Effort: high, standalone mode, useDDP on.
[05/28 18:39:26    355s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.9, real=0:00:01.0, mem=2301.3MB) @(0:05:54 - 0:05:55).
[05/28 18:39:26    355s] Move report: preRPlace moves 42315 insts, mean move: 0.55 um, max move: 104.23 um
[05/28 18:39:26    355s] 	Max move on inst (I_SDRAM_TOP/icc_clock102): (502.59, 184.95) --> (399.00, 185.59)
[05/28 18:39:26    355s] 	Length: 5 sites, height: 1 rows, site name: unit, cell type: TIEL_HVT
[05/28 18:39:26    355s] 	Violation at original loc: Not-of-Fence Violation
[05/28 18:39:26    355s] wireLenOptFixPriorityInst 0 inst fixed
[05/28 18:39:26    355s] Placement tweakage begins.
[05/28 18:39:27    355s] wire length = 9.779e+05
[05/28 18:39:33    361s] wire length = 9.474e+05
[05/28 18:39:33    361s] Placement tweakage ends.
[05/28 18:39:33    361s] Move report: tweak moves 11606 insts, mean move: 2.69 um, max move: 38.76 um
[05/28 18:39:33    361s] 	Max move on inst (I_PCI_TOP/U3159): (208.39, 117.04) --> (194.71, 142.12)
[05/28 18:39:33    361s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:06.5, real=0:00:07.0, mem=2301.3MB) @(0:05:55 - 0:06:02).
[05/28 18:39:33    361s] 
[05/28 18:39:33    361s] Running Spiral with 1 thread in Normal Mode  fetchWidth=132 
[05/28 18:39:33    361s] 
[05/28 18:39:33    361s] Running Spiral with 1 thread in Normal Mode  fetchWidth=506 
[05/28 18:39:34    362s] Move report: legalization moves 4 insts, mean move: 1.28 um, max move: 1.72 um
[05/28 18:39:34    362s] 	Max move on inst (I_RISC_CORE/icc_clock473): (809.64, 290.58) --> (809.25, 289.26)
[05/28 18:39:34    362s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2301.3MB) @(0:06:02 - 0:06:03).
[05/28 18:39:34    362s] Move report: Detail placement moves 42319 insts, mean move: 1.16 um, max move: 104.23 um
[05/28 18:39:34    362s] 	Max move on inst (I_SDRAM_TOP/icc_clock102): (502.59, 184.95) --> (399.00, 185.59)
[05/28 18:39:34    362s] 	Runtime: CPU: 0:00:08.6 REAL: 0:00:09.0 MEM: 2301.3MB
[05/28 18:39:34    362s] Statistics of distance of Instance movement in refine placement:
[05/28 18:39:34    362s]   maximum (X+Y) =       248.25 um
[05/28 18:39:34    362s]   inst (I_RISC_CORE/scan_enable_UPF_LS) with max move: (457.281, 197.247) -> (519.992, 11.704)
[05/28 18:39:34    362s]   mean    (X+Y) =         1.33 um
[05/28 18:39:34    362s] Summary Report:
[05/28 18:39:34    362s] Instances move: 42416 (out of 42417 movable)
[05/28 18:39:34    362s] Instances flipped: 0
[05/28 18:39:34    362s] Mean displacement: 1.33 um
[05/28 18:39:34    362s] Max displacement: 248.25 um (Instance: I_RISC_CORE/scan_enable_UPF_LS) (457.281, 197.247) -> (519.992, 11.704)
[05/28 18:39:34    362s] 	Length: 15 sites, height: 2 rows, site name: unit, cell type: LSUPX2_HVT, constraint:Fence
[05/28 18:39:34    362s] Total instances moved : 42416
[05/28 18:39:34    362s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:8.640, REAL:8.648, MEM:2301.3M
[05/28 18:39:34    362s] Total net bbox length = 7.644e+05 (3.647e+05 3.997e+05) (ext = 7.268e+04)
[05/28 18:39:34    362s] Runtime: CPU: 0:00:08.8 REAL: 0:00:09.0 MEM: 2301.3MB
[05/28 18:39:34    362s] [CPU] RefinePlace/total (cpu=0:00:08.8, real=0:00:09.0, mem=2301.3MB) @(0:05:54 - 0:06:03).
[05/28 18:39:34    362s] *** Finished refinePlace (0:06:03 mem=2301.3M) ***
[05/28 18:39:34    362s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.42687.2
[05/28 18:39:34    362s] OPERPROF: Finished RefinePlace at level 1, CPU:8.830, REAL:8.833, MEM:2301.3M
[05/28 18:39:34    362s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2301.3M
[05/28 18:39:34    362s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2301.3M
[05/28 18:39:34    362s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.020, MEM:2289.6M
[05/28 18:39:34    362s] All LLGs are deleted
[05/28 18:39:34    362s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2289.6M
[05/28 18:39:34    362s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2289.6M
[05/28 18:39:34    362s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.072, MEM:2289.6M
[05/28 18:39:34    362s] *** Finished Initial Placement (cpu=0:04:43, real=0:04:44, mem=2289.6M) ***
[05/28 18:39:34    362s] z: 2, totalTracks: 1
[05/28 18:39:34    362s] z: 4, totalTracks: 1
[05/28 18:39:34    362s] z: 6, totalTracks: 1
[05/28 18:39:34    362s] z: 8, totalTracks: 1
[05/28 18:39:34    362s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:39:34    362s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2289.6M
[05/28 18:39:34    362s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2289.6M
[05/28 18:39:34    362s] Core basic site is unit
[05/28 18:39:34    363s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 18:39:34    363s] SiteArray: use 9,633,792 bytes
[05/28 18:39:34    363s] SiteArray: current memory after site array memory allocation 2298.8M
[05/28 18:39:34    363s] SiteArray: FP blocked sites are writable
[05/28 18:39:34    363s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 18:39:34    363s] SiteArray: use 2,625,536 bytes
[05/28 18:39:34    363s] SiteArray: current memory after site array memory allocation 2301.3M
[05/28 18:39:34    363s] SiteArray: FP blocked sites are writable
[05/28 18:39:34    363s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 18:39:34    363s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 18:39:34    363s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 18:39:34    363s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2301.3M
[05/28 18:39:34    363s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 18:39:34    363s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.080, REAL:0.084, MEM:2301.3M
[05/28 18:39:34    363s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2301.3M
[05/28 18:39:34    363s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 18:39:34    363s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.009, MEM:2301.3M
[05/28 18:39:34    363s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.230, REAL:0.245, MEM:2301.3M
[05/28 18:39:34    363s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.280, REAL:0.280, MEM:2301.3M
[05/28 18:39:35    363s] 
[05/28 18:39:35    363s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2301.3M
[05/28 18:39:35    363s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.050, REAL:0.050, MEM:2301.3M
[05/28 18:39:35    363s] powerDomain PD_ORCA_TOP: bins with density > 0.750 = 41.25 % ( 891 / 2160 )
[05/28 18:39:35    363s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:2301.3M
[05/28 18:39:35    363s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.000, REAL:0.012, MEM:2301.3M
[05/28 18:39:35    363s] powerDomain PD_RISC_CORE: bins with density > 0.750 = 24.83 % ( 149 / 600 )
[05/28 18:39:35    363s] Density distribution unevenness ratio = 23.845%
[05/28 18:39:35    363s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2301.3M
[05/28 18:39:35    363s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2301.3M
[05/28 18:39:35    363s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:2289.6M
[05/28 18:39:35    363s] All LLGs are deleted
[05/28 18:39:35    363s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2289.6M
[05/28 18:39:35    363s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2289.6M
[05/28 18:39:35    363s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.056, MEM:2289.6M
[05/28 18:39:35    363s] 
[05/28 18:39:35    363s] *** Start incrementalPlace ***
[05/28 18:39:35    363s] User Input Parameters:
[05/28 18:39:35    363s] - Congestion Driven    : On
[05/28 18:39:35    363s] - Timing Driven        : On
[05/28 18:39:35    363s] - Area-Violation Based : On
[05/28 18:39:35    363s] - Start Rollback Level : -5
[05/28 18:39:35    363s] - Legalized            : On
[05/28 18:39:35    363s] - Window Based         : Off
[05/28 18:39:35    363s] - eDen incr mode       : Off
[05/28 18:39:35    363s] - Small incr mode      : Off
[05/28 18:39:35    363s] 
[05/28 18:39:35    363s] Init WL Bound for IncrIp in placeDesign ... 
[05/28 18:39:35    363s] SKP will enable view:
[05/28 18:39:35    363s]   func_worst_scenario
[05/28 18:39:35    363s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2289.6M
[05/28 18:39:35    363s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.017, MEM:2289.6M
[05/28 18:39:35    363s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2289.6M
[05/28 18:39:35    363s] Starting Early Global Route congestion estimation: mem = 2289.6M
[05/28 18:39:35    363s] (I)       Started Loading and Dumping File ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Reading DB...
[05/28 18:39:35    363s] (I)       Read data from FE... (mem=2289.6M)
[05/28 18:39:35    363s] (I)       Read nodes and places... (mem=2289.6M)
[05/28 18:39:35    363s] (I)       Done Read nodes and places (cpu=0.040s, mem=2289.6M)
[05/28 18:39:35    363s] (I)       Read nets... (mem=2289.6M)
[05/28 18:39:35    363s] (I)       Done Read nets (cpu=0.130s, mem=2289.6M)
[05/28 18:39:35    363s] (I)       Done Read data from FE (cpu=0.170s, mem=2289.6M)
[05/28 18:39:35    363s] (I)       before initializing RouteDB syMemory usage = 2289.6 MB
[05/28 18:39:35    363s] (I)       Honor MSV route constraint: false
[05/28 18:39:35    363s] (I)       Maximum routing layer  : 127
[05/28 18:39:35    363s] (I)       Minimum routing layer  : 2
[05/28 18:39:35    363s] (I)       Supply scale factor H  : 1.00
[05/28 18:39:35    363s] (I)       Supply scale factor V  : 1.00
[05/28 18:39:35    363s] (I)       Tracks used by clock wire: 0
[05/28 18:39:35    363s] (I)       Reverse direction      : 
[05/28 18:39:35    363s] (I)       Honor partition pin guides: true
[05/28 18:39:35    363s] (I)       Route selected nets only: false
[05/28 18:39:35    363s] (I)       Route secondary PG pins: false
[05/28 18:39:35    363s] (I)       Second PG max fanout   : 2147483647
[05/28 18:39:35    363s] (I)       Apply function for special wires: true
[05/28 18:39:35    363s] (I)       Layer by layer blockage reading: true
[05/28 18:39:35    363s] (I)       Offset calculation fix : true
[05/28 18:39:35    363s] (I)       Route stripe layer range: 
[05/28 18:39:35    363s] (I)       Honor partition fences : 
[05/28 18:39:35    363s] (I)       Honor partition pin    : 
[05/28 18:39:35    363s] (I)       Honor partition fences with feedthrough: 
[05/28 18:39:35    363s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 18:39:35    363s] (I)       Use row-based GCell size
[05/28 18:39:35    363s] (I)       Use row-based GCell align
[05/28 18:39:35    363s] (I)       GCell unit size   : 1672
[05/28 18:39:35    363s] (I)       GCell multiplier  : 1
[05/28 18:39:35    363s] (I)       GCell row height  : 1672
[05/28 18:39:35    363s] (I)       Actual row height : 1672
[05/28 18:39:35    363s] (I)       GCell align ref   : 10032 10032
[05/28 18:39:35    363s] [NR-eGR] Track table information for default rule: 
[05/28 18:39:35    363s] [NR-eGR] M1 has no routable track
[05/28 18:39:35    363s] [NR-eGR] M2 has single uniform track structure
[05/28 18:39:35    363s] [NR-eGR] M3 has single uniform track structure
[05/28 18:39:35    363s] [NR-eGR] M4 has single uniform track structure
[05/28 18:39:35    363s] [NR-eGR] M5 has single uniform track structure
[05/28 18:39:35    363s] [NR-eGR] M6 has single uniform track structure
[05/28 18:39:35    363s] [NR-eGR] M7 has single uniform track structure
[05/28 18:39:35    363s] [NR-eGR] M8 has single uniform track structure
[05/28 18:39:35    363s] [NR-eGR] M9 has single uniform track structure
[05/28 18:39:35    363s] [NR-eGR] MRDL has single uniform track structure
[05/28 18:39:35    363s] (I)       ===========================================================================
[05/28 18:39:35    363s] (I)       == Report All Rule Vias ==
[05/28 18:39:35    363s] (I)       ===========================================================================
[05/28 18:39:35    363s] (I)        Via Rule : (Default)
[05/28 18:39:35    363s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 18:39:35    363s] (I)       ---------------------------------------------------------------------------
[05/28 18:39:35    363s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 18:39:35    363s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 18:39:35    363s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 18:39:35    363s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 18:39:35    363s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 18:39:35    363s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 18:39:35    363s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 18:39:35    363s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 18:39:35    363s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 18:39:35    363s] (I)       10    0 : ---                         0 : ---                      
[05/28 18:39:35    363s] (I)       ===========================================================================
[05/28 18:39:35    363s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] [NR-eGR] Read 94267 PG shapes
[05/28 18:39:35    363s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] [NR-eGR] #Routing Blockages  : 0
[05/28 18:39:35    363s] [NR-eGR] #Instance Blockages : 15484
[05/28 18:39:35    363s] [NR-eGR] #PG Blockages       : 94267
[05/28 18:39:35    363s] [NR-eGR] #Bump Blockages     : 0
[05/28 18:39:35    363s] [NR-eGR] #Boundary Blockages : 0
[05/28 18:39:35    363s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 18:39:35    363s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 18:39:35    363s] (I)       readDataFromPlaceDB
[05/28 18:39:35    363s] (I)       Read net information..
[05/28 18:39:35    363s] [NR-eGR] Read numTotalNets=45054  numIgnoredNets=0
[05/28 18:39:35    363s] (I)       Read testcase time = 0.020 seconds
[05/28 18:39:35    363s] 
[05/28 18:39:35    363s] (I)       early_global_route_priority property id does not exist.
[05/28 18:39:35    363s] (I)       Start initializing grid graph
[05/28 18:39:35    363s] (I)       End initializing grid graph
[05/28 18:39:35    363s] (I)       Model blockages into capacity
[05/28 18:39:35    363s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 18:39:35    363s] (I)       Started Modeling ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Started Modeling Layer 1 ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Started Modeling Layer 2 ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 18:39:35    363s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Started Modeling Layer 3 ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 18:39:35    363s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Started Modeling Layer 4 ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 18:39:35    363s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Started Modeling Layer 5 ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 18:39:35    363s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Started Modeling Layer 6 ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 18:39:35    363s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Started Modeling Layer 7 ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 18:39:35    363s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Started Modeling Layer 8 ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 18:39:35    363s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Started Modeling Layer 9 ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 18:39:35    363s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Started Modeling Layer 10 ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 18:39:35    363s] (I)       Finished Modeling Layer 10 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Finished Modeling ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       -- layer congestion ratio --
[05/28 18:39:35    363s] (I)       Layer 1 : 0.100000
[05/28 18:39:35    363s] (I)       Layer 2 : 0.700000
[05/28 18:39:35    363s] (I)       Layer 3 : 0.700000
[05/28 18:39:35    363s] (I)       Layer 4 : 0.700000
[05/28 18:39:35    363s] (I)       Layer 5 : 0.700000
[05/28 18:39:35    363s] (I)       Layer 6 : 0.700000
[05/28 18:39:35    363s] (I)       Layer 7 : 0.700000
[05/28 18:39:35    363s] (I)       Layer 8 : 0.700000
[05/28 18:39:35    363s] (I)       Layer 9 : 0.700000
[05/28 18:39:35    363s] (I)       Layer 10 : 0.700000
[05/28 18:39:35    363s] (I)       ----------------------------
[05/28 18:39:35    363s] (I)       Number of ignored nets = 0
[05/28 18:39:35    363s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 18:39:35    363s] (I)       Number of clock nets = 90.  Ignored: No
[05/28 18:39:35    363s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 18:39:35    363s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 18:39:35    363s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 18:39:35    363s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 18:39:35    363s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 18:39:35    363s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 18:39:35    363s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 18:39:35    363s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/28 18:39:35    363s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2289.6 MB
[05/28 18:39:35    363s] (I)       Ndr track 0 does not exist
[05/28 18:39:35    363s] (I)       Layer1  viaCost=300.00
[05/28 18:39:35    363s] (I)       Layer2  viaCost=200.00
[05/28 18:39:35    363s] (I)       Layer3  viaCost=100.00
[05/28 18:39:35    363s] (I)       Layer4  viaCost=100.00
[05/28 18:39:35    363s] (I)       Layer5  viaCost=100.00
[05/28 18:39:35    363s] (I)       Layer6  viaCost=100.00
[05/28 18:39:35    363s] (I)       Layer7  viaCost=100.00
[05/28 18:39:35    363s] (I)       Layer8  viaCost=100.00
[05/28 18:39:35    363s] (I)       Layer9  viaCost=300.00
[05/28 18:39:35    363s] (I)       ---------------------Grid Graph Info--------------------
[05/28 18:39:35    363s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 18:39:35    363s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 18:39:35    363s] (I)       Site width          :   152  (dbu)
[05/28 18:39:35    363s] (I)       Row height          :  1672  (dbu)
[05/28 18:39:35    363s] (I)       GCell row height    :  1672  (dbu)
[05/28 18:39:35    363s] (I)       GCell width         :  1672  (dbu)
[05/28 18:39:35    363s] (I)       GCell height        :  1672  (dbu)
[05/28 18:39:35    363s] (I)       Grid                :   491   461    10
[05/28 18:39:35    363s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 18:39:35    363s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 18:39:35    363s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 18:39:35    363s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 18:39:35    363s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 18:39:35    363s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 18:39:35    363s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 18:39:35    363s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 18:39:35    363s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 18:39:35    363s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 18:39:35    363s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 18:39:35    363s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 18:39:35    363s] (I)       --------------------------------------------------------
[05/28 18:39:35    363s] 
[05/28 18:39:35    363s] [NR-eGR] ============ Routing rule table ============
[05/28 18:39:35    363s] [NR-eGR] Rule id: 0  Nets: 45054 
[05/28 18:39:35    363s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 18:39:35    363s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 18:39:35    363s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:39:35    363s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:39:35    363s] [NR-eGR] ========================================
[05/28 18:39:35    363s] [NR-eGR] 
[05/28 18:39:35    363s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 18:39:35    363s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 18:39:35    363s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 18:39:35    363s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 18:39:35    363s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 18:39:35    363s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 18:39:35    363s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 18:39:35    363s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 18:39:35    363s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 18:39:35    363s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 18:39:35    363s] (I)       After initializing earlyGlobalRoute syMemory usage = 2289.6 MB
[05/28 18:39:35    363s] (I)       Finished Loading and Dumping File ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Started Global Routing ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       ============= Initialization =============
[05/28 18:39:35    363s] (I)       totalPins=172183  totalGlobalPin=167738 (97.42%)
[05/28 18:39:35    363s] (I)       Started Build MST ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       Generate topology with single threads
[05/28 18:39:35    363s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    363s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 18:39:35    363s] [NR-eGR] Layer group 1: route 45054 net(s) in layer range [2, 10]
[05/28 18:39:35    363s] (I)       ============  Phase 1a Route ============
[05/28 18:39:35    363s] (I)       Started Phase 1a ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    364s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:35    364s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2289.59 MB )
[05/28 18:39:35    364s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 18:39:35    364s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.03 sec, Curr Mem: 2289.60 MB )
[05/28 18:39:35    364s] (I)       Usage: 547946 = (262962 H, 284984 V) = (16.55% H, 8.77% V) = (4.397e+05um H, 4.765e+05um V)
[05/28 18:39:35    364s] (I)       
[05/28 18:39:35    364s] (I)       ============  Phase 1b Route ============
[05/28 18:39:35    364s] (I)       Started Phase 1b ( Curr Mem: 2289.60 MB )
[05/28 18:39:36    364s] (I)       Finished Phase 1b ( CPU: 0.12 sec, Real: 0.10 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Usage: 548428 = (263085 H, 285343 V) = (16.55% H, 8.78% V) = (4.399e+05um H, 4.771e+05um V)
[05/28 18:39:36    364s] (I)       
[05/28 18:39:36    364s] (I)       earlyGlobalRoute overflow of layer group 1: 1.03% H + 0.07% V. EstWL: 9.169716e+05um
[05/28 18:39:36    364s] (I)       Congestion metric : 1.03%H 0.07%V, 1.10%HV
[05/28 18:39:36    364s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 18:39:36    364s] (I)       ============  Phase 1c Route ============
[05/28 18:39:36    364s] (I)       Started Phase 1c ( Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Level2 Grid: 99 x 93
[05/28 18:39:36    364s] (I)       Started Two Level Routing ( Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Finished Phase 1c ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Usage: 548843 = (263105 H, 285738 V) = (16.55% H, 8.79% V) = (4.399e+05um H, 4.778e+05um V)
[05/28 18:39:36    364s] (I)       
[05/28 18:39:36    364s] (I)       ============  Phase 1d Route ============
[05/28 18:39:36    364s] (I)       Started Phase 1d ( Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Usage: 548843 = (263105 H, 285738 V) = (16.55% H, 8.79% V) = (4.399e+05um H, 4.778e+05um V)
[05/28 18:39:36    364s] (I)       
[05/28 18:39:36    364s] (I)       ============  Phase 1e Route ============
[05/28 18:39:36    364s] (I)       Started Phase 1e ( Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Usage: 548843 = (263105 H, 285738 V) = (16.55% H, 8.79% V) = (4.399e+05um H, 4.778e+05um V)
[05/28 18:39:36    364s] (I)       
[05/28 18:39:36    364s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.29% H + 0.05% V. EstWL: 9.176655e+05um
[05/28 18:39:36    364s] [NR-eGR] 
[05/28 18:39:36    364s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2289.59 MB )
[05/28 18:39:36    364s] (I)       Running layer assignment with 1 threads
[05/28 18:39:36    364s] (I)       Finished Phase 1l ( CPU: 0.41 sec, Real: 0.42 sec, Curr Mem: 1897.59 MB )
[05/28 18:39:36    364s] (I)       ============  Phase 1l Route ============
[05/28 18:39:36    364s] (I)       
[05/28 18:39:36    364s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 18:39:36    364s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/28 18:39:36    364s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/28 18:39:36    364s] [NR-eGR]       Layer              (1-4)             (5-8)             (9-9)    OverCon 
[05/28 18:39:36    364s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 18:39:36    364s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:39:36    364s] [NR-eGR]      M2  (2)       222( 0.16%)        77( 0.05%)         1( 0.00%)   ( 0.21%) 
[05/28 18:39:36    364s] [NR-eGR]      M3  (3)      1631( 1.14%)        18( 0.01%)         0( 0.00%)   ( 1.15%) 
[05/28 18:39:36    364s] [NR-eGR]      M4  (4)        48( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[05/28 18:39:36    364s] [NR-eGR]      M5  (5)       516( 0.36%)         0( 0.00%)         0( 0.00%)   ( 0.36%) 
[05/28 18:39:36    364s] [NR-eGR]      M6  (6)       104( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[05/28 18:39:36    364s] [NR-eGR]      M7  (7)       198( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[05/28 18:39:36    364s] [NR-eGR]      M8  (8)        47( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[05/28 18:39:36    364s] [NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:39:36    364s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:39:36    364s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 18:39:36    364s] [NR-eGR] Total             2770( 0.19%)        95( 0.01%)         1( 0.00%)   ( 0.20%) 
[05/28 18:39:36    364s] [NR-eGR] 
[05/28 18:39:36    364s] (I)       Finished Global Routing ( CPU: 1.11 sec, Real: 1.07 sec, Curr Mem: 1897.59 MB )
[05/28 18:39:36    365s] (I)       total 2D Cap : 4860415 = (1596602 H, 3263813 V)
[05/28 18:39:36    365s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.15% H + 0.02% V
[05/28 18:39:36    365s] [NR-eGR] Overflow after earlyGlobalRoute 0.17% H + 0.02% V
[05/28 18:39:36    365s] Early Global Route congestion estimation runtime: 1.52 seconds, mem = 1907.5M
[05/28 18:39:36    365s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.560, REAL:1.517, MEM:1907.5M
[05/28 18:39:36    365s] OPERPROF: Starting HotSpotCal at level 1, MEM:1907.5M
[05/28 18:39:36    365s] [hotspot] +------------+---------------+---------------+
[05/28 18:39:36    365s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 18:39:36    365s] [hotspot] +------------+---------------+---------------+
[05/28 18:39:36    365s] [hotspot] | normalized |          0.52 |          1.31 |
[05/28 18:39:36    365s] [hotspot] +------------+---------------+---------------+
[05/28 18:39:36    365s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 1.31 (area is in unit of 4 std-cell row bins)
[05/28 18:39:36    365s] [hotspot] max/total 0.52/1.31, big hotspot (>10) total 0.00
[05/28 18:39:36    365s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[05/28 18:39:36    365s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:39:36    365s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/28 18:39:36    365s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:39:36    365s] [hotspot] |  1  |   200.64   521.66   227.39   548.42 |        0.79   |
[05/28 18:39:36    365s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:39:36    365s] [hotspot] |  2  |   254.14   628.67   280.90   655.42 |        0.52   |
[05/28 18:39:36    365s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:39:36    365s] Top 2 hotspots total area: 1.31
[05/28 18:39:36    365s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.017, MEM:1907.5M
[05/28 18:39:36    365s] Skipped repairing congestion.
[05/28 18:39:36    365s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1907.5M
[05/28 18:39:36    365s] Starting Early Global Route wiring: mem = 1907.5M
[05/28 18:39:36    365s] (I)       ============= track Assignment ============
[05/28 18:39:36    365s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1907.55 MB )
[05/28 18:39:36    365s] (I)       Finished Extract Global 3D Wires ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1907.55 MB )
[05/28 18:39:36    365s] (I)       Started Greedy Track Assignment ( Curr Mem: 1907.55 MB )
[05/28 18:39:36    365s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/28 18:39:36    365s] (I)       Running track assignment with 1 threads
[05/28 18:39:36    365s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1907.55 MB )
[05/28 18:39:36    365s] (I)       Run Multi-thread track assignment
[05/28 18:39:37    365s] (I)       Finished Greedy Track Assignment ( CPU: 0.73 sec, Real: 0.73 sec, Curr Mem: 1907.55 MB )
[05/28 18:39:37    366s] [NR-eGR] --------------------------------------------------------------------------
[05/28 18:39:37    366s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 171976
[05/28 18:39:37    366s] [NR-eGR]     M2  (2V) length: 2.597810e+05um, number of vias: 233677
[05/28 18:39:37    366s] [NR-eGR]     M3  (3H) length: 2.891350e+05um, number of vias: 70464
[05/28 18:39:37    366s] [NR-eGR]     M4  (4V) length: 1.496681e+05um, number of vias: 16906
[05/28 18:39:37    366s] [NR-eGR]     M5  (5H) length: 1.000525e+05um, number of vias: 5197
[05/28 18:39:37    366s] [NR-eGR]     M6  (6V) length: 9.249266e+04um, number of vias: 2452
[05/28 18:39:37    366s] [NR-eGR]     M7  (7H) length: 5.380794e+04um, number of vias: 425
[05/28 18:39:37    366s] [NR-eGR]     M8  (8V) length: 1.219435e+04um, number of vias: 219
[05/28 18:39:37    366s] [NR-eGR]     M9  (9H) length: 9.192181e+03um, number of vias: 0
[05/28 18:39:37    366s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 18:39:37    366s] [NR-eGR] Total length: 9.663237e+05um, number of vias: 501316
[05/28 18:39:37    366s] [NR-eGR] --------------------------------------------------------------------------
[05/28 18:39:37    366s] [NR-eGR] Total eGR-routed clock nets wire length: 3.995804e+04um 
[05/28 18:39:37    366s] [NR-eGR] --------------------------------------------------------------------------
[05/28 18:39:38    366s] Early Global Route wiring runtime: 1.23 seconds, mem = 1901.5M
[05/28 18:39:38    366s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.220, REAL:1.229, MEM:1901.5M
[05/28 18:39:38    366s] Tdgp not successfully inited but do clear!
[05/28 18:39:38    366s] 0 delay mode for cte disabled.
[05/28 18:39:38    366s] SKP cleared!
[05/28 18:39:38    366s] 
[05/28 18:39:38    366s] *** Finished incrementalPlace (cpu=0:00:02.8, real=0:00:03.0)***
[05/28 18:39:38    366s] Tdgp not successfully inited but do clear!
[05/28 18:39:38    366s] 0 delay mode for cte disabled.
[05/28 18:39:38    366s] SKP cleared!
[05/28 18:39:38    366s] **placeDesign ... cpu = 0: 4:52, real = 0: 4:53, mem = 1892.5M **
[05/28 18:39:38    366s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/28 18:39:38    366s] VSMManager cleared!
[05/28 18:39:38    366s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1555.9M, totSessionCpu=0:06:07 **
[05/28 18:39:38    366s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[05/28 18:39:38    366s] [GPS-MSV] UPF Flow. Number of Power Domains: 2
[05/28 18:39:38    366s] [GPS-MSV]   Power Domain 'PD_RISC_CORE' (tag=1)
[05/28 18:39:38    366s] [GPS-MSV]   Power Domain 'PD_ORCA_TOP' (tag=2) Default
[05/28 18:39:38    366s] [GPS-MSV] Related mode (msv/opt) setting
[05/28 18:39:38    366s] [GPS-MSV]     -msvRouteConstraintForOpt :  false
[05/28 18:39:38    366s] GigaOpt running with 1 threads.
[05/28 18:39:38    366s] Info: 1 threads available for lower-level modules during optimization.
[05/28 18:39:38    366s] OPERPROF: Starting DPlace-Init at level 1, MEM:1892.5M
[05/28 18:39:38    366s] z: 2, totalTracks: 1
[05/28 18:39:38    366s] z: 4, totalTracks: 1
[05/28 18:39:38    366s] z: 6, totalTracks: 1
[05/28 18:39:38    366s] z: 8, totalTracks: 1
[05/28 18:39:38    366s] #spOpts: N=32 minPadR=1.1 
[05/28 18:39:38    366s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1892.5M
[05/28 18:39:38    366s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1892.5M
[05/28 18:39:38    366s] Core basic site is unit
[05/28 18:39:38    367s] SiteArray: non-trimmed site array dimensions = 448 x 5263
[05/28 18:39:38    367s] SiteArray: use 9,633,792 bytes
[05/28 18:39:38    367s] SiteArray: current memory after site array memory allocation 1901.7M
[05/28 18:39:38    367s] SiteArray: FP blocked sites are writable
[05/28 18:39:38    367s] SiteArray: non-trimmed site array dimensions = 233 x 2698
[05/28 18:39:38    367s] SiteArray: use 2,625,536 bytes
[05/28 18:39:38    367s] SiteArray: current memory after site array memory allocation 1904.2M
[05/28 18:39:38    367s] SiteArray: FP blocked sites are writable
[05/28 18:39:38    367s] PD PD_ORCA_TOP has 0 placeable physical insts.
[05/28 18:39:38    367s] PD PD_RISC_CORE has 0 placeable physical insts.
[05/28 18:39:38    367s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[05/28 18:39:38    367s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1904.2M
[05/28 18:39:39    367s] Process 59094 wires and vias for routing blockage and capacity analysis
[05/28 18:39:39    367s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.080, REAL:0.081, MEM:1904.2M
[05/28 18:39:39    367s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1904.2M
[05/28 18:39:39    367s] Process 6129 wires and vias for routing blockage and capacity analysis
[05/28 18:39:39    367s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.008, MEM:1904.2M
[05/28 18:39:39    367s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.240, REAL:0.238, MEM:1904.2M
[05/28 18:39:39    367s] OPERPROF:     Starting CMU at level 3, MEM:1904.2M
[05/28 18:39:39    367s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1904.2M
[05/28 18:39:39    367s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.280, REAL:0.276, MEM:1904.2M
[05/28 18:39:39    367s] 
[05/28 18:39:39    367s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1904.2MB).
[05/28 18:39:39    367s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.370, REAL:0.372, MEM:1904.2M
[05/28 18:39:39    367s] Cell 'FOOT2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX16_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX8_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX4_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX32_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX2_LVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX16_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX8_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX4_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX32_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX2_RVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOT2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEAD2X16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'FOOTX16_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX8_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX4_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX32_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] Cell 'HEADX2_HVT' is marked internal dont-use due to tech site checking failure.
[05/28 18:39:39    367s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[05/28 18:39:39    367s] 	Cell FOOT2X16_HVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X16_LVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X16_RVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X2_HVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X2_LVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X2_RVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X32_HVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X32_LVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X32_RVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X4_HVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X4_LVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X4_RVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X8_HVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X8_LVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOT2X8_RVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOTX16_HVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOTX16_LVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOTX16_RVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOTX2_HVT, site unit.
[05/28 18:39:39    367s] 	Cell FOOTX2_LVT, site unit.
[05/28 18:39:39    367s] 	...
[05/28 18:39:39    367s] 	Reporting only the 20 first cells found...
[05/28 18:39:39    367s] .
[05/28 18:39:39    367s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1904.2M
[05/28 18:39:39    367s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.125, MEM:1904.2M
[05/28 18:39:39    367s] LayerId::1 widthSet size::4
[05/28 18:39:39    367s] LayerId::2 widthSet size::4
[05/28 18:39:39    367s] LayerId::3 widthSet size::4
[05/28 18:39:39    367s] LayerId::4 widthSet size::4
[05/28 18:39:39    367s] LayerId::5 widthSet size::4
[05/28 18:39:39    367s] LayerId::6 widthSet size::4
[05/28 18:39:39    367s] LayerId::7 widthSet size::4
[05/28 18:39:39    367s] LayerId::8 widthSet size::4
[05/28 18:39:39    367s] LayerId::9 widthSet size::4
[05/28 18:39:39    367s] LayerId::10 widthSet size::2
[05/28 18:39:39    367s] Updating RC grid for preRoute extraction ...
[05/28 18:39:39    367s] Initializing multi-corner capacitance tables ... 
[05/28 18:39:39    367s] Initializing multi-corner resistance tables ...
[05/28 18:39:39    367s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.324119 ; uaWl: 1.000000 ; uaWlH: 0.431954 ; aWlH: 0.000000 ; Pmax: 0.895400 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 18:39:39    367s] 
[05/28 18:39:39    367s] Creating Lib Analyzer ...
[05/28 18:39:39    367s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:39:39    367s] Total number of usable inverters from Lib Analyzer: 45 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX1_HVT INVX0_HVT INVX2_LVT INVX2_RVT INVX2_HVT INVX4_LVT INVX4_RVT INVX4_HVT IBUFFX2_LVT IBUFFX2_RVT IBUFFX2_HVT INVX8_LVT IBUFFX4_LVT INVX8_RVT IBUFFX4_RVT INVX8_HVT IBUFFX4_HVT IBUFFX8_LVT IBUFFX8_RVT IBUFFX8_HVT INVX16_LVT INVX16_RVT INVX16_HVT IBUFFX16_LVT IBUFFX16_RVT IBUFFX16_HVT INVX32_LVT INVX32_RVT INVX32_HVT IBUFFX32_LVT IBUFFX32_RVT IBUFFX32_HVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:39:39    367s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:39:39    367s] 
[05/28 18:39:40    368s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:09 mem=1920.2M
[05/28 18:39:40    368s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:09 mem=1920.2M
[05/28 18:39:40    368s] Creating Lib Analyzer, finished. 
[05/28 18:39:40    368s] #optDebug: fT-S <1 2 3 1 0>
[05/28 18:39:40    368s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/28 18:39:40    368s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/28 18:39:40    368s] OPERPROF: Starting DPlace-Init at level 1, MEM:1920.2M
[05/28 18:39:40    368s] z: 2, totalTracks: 1
[05/28 18:39:40    368s] z: 4, totalTracks: 1
[05/28 18:39:40    368s] z: 6, totalTracks: 1
[05/28 18:39:40    368s] z: 8, totalTracks: 1
[05/28 18:39:40    368s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:39:40    368s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1920.2M
[05/28 18:39:40    369s] OPERPROF:     Starting CMU at level 3, MEM:1920.2M
[05/28 18:39:40    369s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1920.2M
[05/28 18:39:40    369s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.150, MEM:1920.2M
[05/28 18:39:40    369s] 
[05/28 18:39:40    369s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1920.2MB).
[05/28 18:39:40    369s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.249, MEM:1920.2M
[05/28 18:39:40    369s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1920.2M
[05/28 18:39:41    369s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.124, MEM:1920.2M
[05/28 18:39:41    369s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1489.2M, totSessionCpu=0:06:09 **
[05/28 18:39:41    369s] *** optDesign -preCTS ***
[05/28 18:39:41    369s] DRC Margin: user margin 0.0; extra margin 0.2
[05/28 18:39:41    369s] Setup Target Slack: user slack 0; extra slack 0.0
[05/28 18:39:41    369s] Hold Target Slack: user slack 0
[05/28 18:39:41    369s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/28 18:39:41    369s] Type 'man IMPOPT-3195' for more detail.
[05/28 18:39:41    369s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1850.2M
[05/28 18:39:41    369s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.148, MEM:1850.2M
[05/28 18:39:41    369s] 
[05/28 18:39:41    369s] Deleting Cell Server ...
[05/28 18:39:41    369s] Deleting Lib Analyzer.
[05/28 18:39:41    369s] Multi-VT timing optimization disabled based on library information.
[05/28 18:39:41    369s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[05/28 18:39:41    369s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:39:41    369s] Summary for sequential cells identification: 
[05/28 18:39:41    369s]   Identified SBFF number: 126
[05/28 18:39:41    369s]   Identified MBFF number: 0
[05/28 18:39:41    369s]   Identified SB Latch number: 0
[05/28 18:39:41    369s]   Identified MB Latch number: 0
[05/28 18:39:41    369s]   Not identified SBFF number: 180
[05/28 18:39:41    369s]   Not identified MBFF number: 0
[05/28 18:39:41    369s]   Not identified SB Latch number: 0
[05/28 18:39:41    369s]   Not identified MB Latch number: 0
[05/28 18:39:41    369s]   Number of sequential cells which are not FFs: 78
[05/28 18:39:41    369s]  Visiting view : test_worst_scenario
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]  Visiting view : func_worst_scenario
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]  Visiting view : test_best_scenario
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]  Visiting view : func_best_scenario
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]  Setting StdDelay to 10.90
[05/28 18:39:41    369s] Creating Cell Server, finished. 
[05/28 18:39:41    369s] 
[05/28 18:39:41    369s] Deleting Cell Server ...
[05/28 18:39:41    369s] 
[05/28 18:39:41    369s] Creating Lib Analyzer ...
[05/28 18:39:41    369s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:39:41    369s] Summary for sequential cells identification: 
[05/28 18:39:41    369s]   Identified SBFF number: 126
[05/28 18:39:41    369s]   Identified MBFF number: 0
[05/28 18:39:41    369s]   Identified SB Latch number: 0
[05/28 18:39:41    369s]   Identified MB Latch number: 0
[05/28 18:39:41    369s]   Not identified SBFF number: 180
[05/28 18:39:41    369s]   Not identified MBFF number: 0
[05/28 18:39:41    369s]   Not identified SB Latch number: 0
[05/28 18:39:41    369s]   Not identified MB Latch number: 0
[05/28 18:39:41    369s]   Number of sequential cells which are not FFs: 78
[05/28 18:39:41    369s]  Visiting view : test_worst_scenario
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]  Visiting view : func_worst_scenario
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]  Visiting view : test_best_scenario
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]  Visiting view : func_best_scenario
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:39:41    369s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:39:41    369s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:39:41    369s]  Setting StdDelay to 10.90
[05/28 18:39:41    369s] Creating Cell Server, finished. 
[05/28 18:39:41    369s] 
[05/28 18:39:41    369s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:39:41    369s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:39:41    369s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:39:41    369s] 
[05/28 18:39:42    370s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:11 mem=1850.2M
[05/28 18:39:42    370s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:11 mem=1850.2M
[05/28 18:39:42    370s] Creating Lib Analyzer, finished. 
[05/28 18:39:42    370s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1850.2M
[05/28 18:39:42    370s] All LLGs are deleted
[05/28 18:39:42    370s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1850.2M
[05/28 18:39:42    370s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.002, MEM:1841.1M
[05/28 18:39:42    370s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.002, MEM:1841.1M
[05/28 18:39:42    370s] ### Creating LA Mngr. totSessionCpu=0:06:11 mem=1841.1M
[05/28 18:39:42    370s] ### Creating LA Mngr, finished. totSessionCpu=0:06:11 mem=1841.1M
[05/28 18:39:42    370s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1841.05 MB )
[05/28 18:39:42    370s] (I)       Started Loading and Dumping File ( Curr Mem: 1841.05 MB )
[05/28 18:39:42    370s] (I)       Reading DB...
[05/28 18:39:42    370s] (I)       Read data from FE... (mem=1841.1M)
[05/28 18:39:42    370s] (I)       Read nodes and places... (mem=1841.1M)
[05/28 18:39:42    370s] (I)       Number of ignored instance 0
[05/28 18:39:42    370s] (I)       Number of inbound cells 40
[05/28 18:39:42    370s] (I)       numMoveCells=42320, numMacros=40  numPads=241  numMultiRowHeightInsts=0
[05/28 18:39:42    370s] (I)       cell height: 1672, count: 42320
[05/28 18:39:42    370s] (I)       Done Read nodes and places (cpu=0.060s, mem=1855.9M)
[05/28 18:39:42    370s] (I)       Read nets... (mem=1855.9M)
[05/28 18:39:42    370s] (I)       numNets=45054  ignoredNets=16
[05/28 18:39:42    370s] (I)       Done Read nets (cpu=0.140s, mem=1866.4M)
[05/28 18:39:42    370s] (I)       Read rows... (mem=1866.4M)
[05/28 18:39:42    370s] (I)       Done Read rows (cpu=0.000s, mem=1866.4M)
[05/28 18:39:42    370s] (I)       Identified Clock instances: Flop 5186, Clock buffer/inverter 34, Gate 15, Logic 37
[05/28 18:39:42    370s] (I)       Read module constraints... (mem=1866.4M)
[05/28 18:39:42    370s] (I)       Done Read module constraints (cpu=0.000s, mem=1866.4M)
[05/28 18:39:42    370s] (I)       Done Read data from FE (cpu=0.230s, mem=1866.4M)
[05/28 18:39:42    370s] (I)       before initializing RouteDB syMemory usage = 1866.4 MB
[05/28 18:39:42    370s] (I)       Honor MSV route constraint: false
[05/28 18:39:42    370s] (I)       Maximum routing layer  : 127
[05/28 18:39:42    370s] (I)       Minimum routing layer  : 2
[05/28 18:39:42    370s] (I)       Supply scale factor H  : 1.00
[05/28 18:39:42    370s] (I)       Supply scale factor V  : 1.00
[05/28 18:39:42    370s] (I)       Tracks used by clock wire: 0
[05/28 18:39:42    370s] (I)       Reverse direction      : 
[05/28 18:39:42    370s] (I)       Honor partition pin guides: true
[05/28 18:39:42    370s] (I)       Route selected nets only: false
[05/28 18:39:42    370s] (I)       Route secondary PG pins: false
[05/28 18:39:42    370s] (I)       Second PG max fanout   : 2147483647
[05/28 18:39:42    370s] (I)       Buffering-aware routing: true
[05/28 18:39:42    370s] (I)       Spread congestion away from blockages: true
[05/28 18:39:42    370s] (I)       Overflow penalty cost  : 10
[05/28 18:39:42    370s] (I)       punchThroughDistance   : 880.29
[05/28 18:39:42    370s] (I)       source-to-sink ratio   : 0.30
[05/28 18:39:42    370s] (I)       Apply function for special wires: true
[05/28 18:39:42    370s] (I)       Layer by layer blockage reading: true
[05/28 18:39:42    370s] (I)       Offset calculation fix : true
[05/28 18:39:42    370s] (I)       Route stripe layer range: 
[05/28 18:39:42    370s] (I)       Honor partition fences : 
[05/28 18:39:42    370s] (I)       Honor partition pin    : 
[05/28 18:39:42    370s] (I)       Honor partition fences with feedthrough: 
[05/28 18:39:42    370s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 18:39:42    370s] (I)       Use row-based GCell size
[05/28 18:39:42    370s] (I)       Use row-based GCell align
[05/28 18:39:42    370s] (I)       GCell unit size   : 1672
[05/28 18:39:42    370s] (I)       GCell multiplier  : 1
[05/28 18:39:42    370s] (I)       GCell row height  : 1672
[05/28 18:39:42    370s] (I)       Actual row height : 1672
[05/28 18:39:42    370s] (I)       GCell align ref   : 10032 10032
[05/28 18:39:42    370s] [NR-eGR] Track table information for default rule: 
[05/28 18:39:42    370s] [NR-eGR] M1 has no routable track
[05/28 18:39:42    370s] [NR-eGR] M2 has single uniform track structure
[05/28 18:39:42    370s] [NR-eGR] M3 has single uniform track structure
[05/28 18:39:42    370s] [NR-eGR] M4 has single uniform track structure
[05/28 18:39:42    370s] [NR-eGR] M5 has single uniform track structure
[05/28 18:39:42    370s] [NR-eGR] M6 has single uniform track structure
[05/28 18:39:42    370s] [NR-eGR] M7 has single uniform track structure
[05/28 18:39:42    370s] [NR-eGR] M8 has single uniform track structure
[05/28 18:39:42    370s] [NR-eGR] M9 has single uniform track structure
[05/28 18:39:42    370s] [NR-eGR] MRDL has single uniform track structure
[05/28 18:39:42    370s] (I)       ===========================================================================
[05/28 18:39:42    370s] (I)       == Report All Rule Vias ==
[05/28 18:39:42    370s] (I)       ===========================================================================
[05/28 18:39:42    370s] (I)        Via Rule : (Default)
[05/28 18:39:42    370s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 18:39:42    370s] (I)       ---------------------------------------------------------------------------
[05/28 18:39:42    370s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 18:39:42    370s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 18:39:42    370s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 18:39:42    370s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 18:39:42    370s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 18:39:42    370s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 18:39:42    370s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 18:39:42    370s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 18:39:42    370s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 18:39:42    370s] (I)       10    0 : ---                         0 : ---                      
[05/28 18:39:42    370s] (I)       ===========================================================================
[05/28 18:39:42    370s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1866.43 MB )
[05/28 18:39:42    370s] [NR-eGR] Read 94267 PG shapes
[05/28 18:39:42    370s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1866.43 MB )
[05/28 18:39:42    370s] [NR-eGR] #Routing Blockages  : 0
[05/28 18:39:42    370s] [NR-eGR] #Instance Blockages : 15484
[05/28 18:39:42    370s] [NR-eGR] #PG Blockages       : 94267
[05/28 18:39:42    370s] [NR-eGR] #Bump Blockages     : 0
[05/28 18:39:42    370s] [NR-eGR] #Boundary Blockages : 0
[05/28 18:39:42    370s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 18:39:42    370s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 18:39:42    370s] (I)       readDataFromPlaceDB
[05/28 18:39:42    370s] (I)       Read net information..
[05/28 18:39:42    370s] [NR-eGR] Read numTotalNets=45054  numIgnoredNets=0
[05/28 18:39:42    370s] (I)       Read testcase time = 0.030 seconds
[05/28 18:39:42    370s] 
[05/28 18:39:42    370s] (I)       early_global_route_priority property id does not exist.
[05/28 18:39:42    370s] (I)       Start initializing grid graph
[05/28 18:39:42    370s] (I)       End initializing grid graph
[05/28 18:39:42    370s] (I)       Model blockages into capacity
[05/28 18:39:42    370s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 18:39:42    370s] (I)       Started Modeling ( Curr Mem: 1876.40 MB )
[05/28 18:39:42    370s] (I)       Started Modeling Layer 1 ( Curr Mem: 1876.40 MB )
[05/28 18:39:42    370s] (I)       Started Modeling Layer 2 ( Curr Mem: 1876.40 MB )
[05/28 18:39:42    370s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 18:39:42    370s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1876.40 MB )
[05/28 18:39:42    370s] (I)       Started Modeling Layer 3 ( Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 18:39:42    371s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Started Modeling Layer 4 ( Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 18:39:42    371s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Started Modeling Layer 5 ( Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 18:39:42    371s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Started Modeling Layer 6 ( Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 18:39:42    371s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Started Modeling Layer 7 ( Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 18:39:42    371s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Started Modeling Layer 8 ( Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 18:39:42    371s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Started Modeling Layer 9 ( Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 18:39:42    371s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Started Modeling Layer 10 ( Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 18:39:42    371s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       Finished Modeling ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1876.40 MB )
[05/28 18:39:42    371s] (I)       -- layer congestion ratio --
[05/28 18:39:42    371s] (I)       Layer 1 : 0.100000
[05/28 18:39:42    371s] (I)       Layer 2 : 0.700000
[05/28 18:39:42    371s] (I)       Layer 3 : 0.700000
[05/28 18:39:42    371s] (I)       Layer 4 : 0.700000
[05/28 18:39:42    371s] (I)       Layer 5 : 0.700000
[05/28 18:39:42    371s] (I)       Layer 6 : 0.700000
[05/28 18:39:42    371s] (I)       Layer 7 : 0.700000
[05/28 18:39:42    371s] (I)       Layer 8 : 0.700000
[05/28 18:39:42    371s] (I)       Layer 9 : 0.700000
[05/28 18:39:42    371s] (I)       Layer 10 : 0.700000
[05/28 18:39:42    371s] (I)       ----------------------------
[05/28 18:39:42    371s] (I)       Number of ignored nets = 0
[05/28 18:39:42    371s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 18:39:42    371s] (I)       Number of clock nets = 90.  Ignored: No
[05/28 18:39:42    371s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 18:39:42    371s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 18:39:42    371s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 18:39:42    371s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 18:39:42    371s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 18:39:42    371s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 18:39:42    371s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 18:39:42    371s] (I)       Constructing bin map
[05/28 18:39:42    371s] (I)       Initialize bin information with width=3344 height=3344
[05/28 18:39:42    371s] (I)       Done constructing bin map
[05/28 18:39:42    371s] [NR-eGR] There are 90 clock nets ( 0 with NDR ).
[05/28 18:39:42    371s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1879.7 MB
[05/28 18:39:42    371s] (I)       Ndr track 0 does not exist
[05/28 18:39:42    371s] (I)       Layer1  viaCost=300.00
[05/28 18:39:42    371s] (I)       Layer2  viaCost=200.00
[05/28 18:39:42    371s] (I)       Layer3  viaCost=100.00
[05/28 18:39:42    371s] (I)       Layer4  viaCost=100.00
[05/28 18:39:42    371s] (I)       Layer5  viaCost=100.00
[05/28 18:39:42    371s] (I)       Layer6  viaCost=100.00
[05/28 18:39:42    371s] (I)       Layer7  viaCost=100.00
[05/28 18:39:42    371s] (I)       Layer8  viaCost=100.00
[05/28 18:39:42    371s] (I)       Layer9  viaCost=300.00
[05/28 18:39:42    371s] (I)       ---------------------Grid Graph Info--------------------
[05/28 18:39:42    371s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 18:39:42    371s] (I)       Core area           : (10032, 10032) - (810008, 759088)
[05/28 18:39:42    371s] (I)       Site width          :   152  (dbu)
[05/28 18:39:42    371s] (I)       Row height          :  1672  (dbu)
[05/28 18:39:42    371s] (I)       GCell row height    :  1672  (dbu)
[05/28 18:39:42    371s] (I)       GCell width         :  1672  (dbu)
[05/28 18:39:42    371s] (I)       GCell height        :  1672  (dbu)
[05/28 18:39:42    371s] (I)       Grid                :   491   461    10
[05/28 18:39:42    371s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 18:39:42    371s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 18:39:42    371s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 18:39:42    371s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 18:39:42    371s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 18:39:42    371s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 18:39:42    371s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 18:39:42    371s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 18:39:42    371s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 18:39:42    371s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 18:39:42    371s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 18:39:42    371s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 18:39:42    371s] (I)       --------------------------------------------------------
[05/28 18:39:42    371s] 
[05/28 18:39:42    371s] [NR-eGR] ============ Routing rule table ============
[05/28 18:39:42    371s] [NR-eGR] Rule id: 0  Nets: 45054 
[05/28 18:39:42    371s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 18:39:42    371s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 18:39:42    371s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:39:42    371s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:39:42    371s] [NR-eGR] ========================================
[05/28 18:39:42    371s] [NR-eGR] 
[05/28 18:39:42    371s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 18:39:42    371s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 18:39:42    371s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 18:39:42    371s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 18:39:42    371s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 18:39:42    371s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 18:39:42    371s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 18:39:42    371s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 18:39:42    371s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 18:39:42    371s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 18:39:42    371s] (I)       After initializing earlyGlobalRoute syMemory usage = 1888.8 MB
[05/28 18:39:42    371s] (I)       Finished Loading and Dumping File ( CPU: 0.44 sec, Real: 0.45 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:42    371s] (I)       Started Global Routing ( Curr Mem: 1888.75 MB )
[05/28 18:39:42    371s] (I)       ============= Initialization =============
[05/28 18:39:42    371s] (I)       totalPins=172183  totalGlobalPin=167738 (97.42%)
[05/28 18:39:42    371s] (I)       Started Build MST ( Curr Mem: 1888.75 MB )
[05/28 18:39:42    371s] (I)       Generate topology with single threads
[05/28 18:39:43    371s] (I)       Finished Build MST ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 18:39:43    371s] (I)       #blocked areas for congestion spreading : 67
[05/28 18:39:43    371s] [NR-eGR] Layer group 1: route 45054 net(s) in layer range [2, 10]
[05/28 18:39:43    371s] (I)       ============  Phase 1a Route ============
[05/28 18:39:43    371s] (I)       Started Phase 1a ( Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Finished Phase 1a ( CPU: 0.15 sec, Real: 0.14 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 18:39:43    371s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Usage: 553357 = (266021 H, 287336 V) = (16.74% H, 8.84% V) = (4.448e+05um H, 4.804e+05um V)
[05/28 18:39:43    371s] (I)       
[05/28 18:39:43    371s] (I)       ============  Phase 1b Route ============
[05/28 18:39:43    371s] (I)       Started Phase 1b ( Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Finished Phase 1b ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Usage: 554157 = (266549 H, 287608 V) = (16.77% H, 8.85% V) = (4.457e+05um H, 4.809e+05um V)
[05/28 18:39:43    371s] (I)       
[05/28 18:39:43    371s] (I)       earlyGlobalRoute overflow of layer group 1: 1.25% H + 0.04% V. EstWL: 9.265505e+05um
[05/28 18:39:43    371s] (I)       Congestion metric : 1.25%H 0.04%V, 1.29%HV
[05/28 18:39:43    371s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 18:39:43    371s] (I)       ============  Phase 1c Route ============
[05/28 18:39:43    371s] (I)       Started Phase 1c ( Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Level2 Grid: 99 x 93
[05/28 18:39:43    371s] (I)       Started Two Level Routing ( Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Started Two Level Routing ( Reach Aware Clean ) ( Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Finished Phase 1c ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Usage: 554520 = (266585 H, 287935 V) = (16.77% H, 8.86% V) = (4.457e+05um H, 4.814e+05um V)
[05/28 18:39:43    371s] (I)       
[05/28 18:39:43    371s] (I)       ============  Phase 1d Route ============
[05/28 18:39:43    371s] (I)       Started Phase 1d ( Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Usage: 554520 = (266585 H, 287935 V) = (16.77% H, 8.86% V) = (4.457e+05um H, 4.814e+05um V)
[05/28 18:39:43    371s] (I)       
[05/28 18:39:43    371s] (I)       ============  Phase 1e Route ============
[05/28 18:39:43    371s] (I)       Started Phase 1e ( Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Usage: 554520 = (266585 H, 287935 V) = (16.77% H, 8.86% V) = (4.457e+05um H, 4.814e+05um V)
[05/28 18:39:43    371s] (I)       
[05/28 18:39:43    371s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.33% H + 0.04% V. EstWL: 9.271574e+05um
[05/28 18:39:43    371s] [NR-eGR] 
[05/28 18:39:43    371s] (I)       Current Phase 1l[Initialization] ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    371s] (I)       Running layer assignment with 1 threads
[05/28 18:39:43    372s] (I)       Finished Phase 1l ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:43    372s] (I)       ============  Phase 1l Route ============
[05/28 18:39:43    372s] (I)       
[05/28 18:39:43    372s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 18:39:43    372s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/28 18:39:43    372s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/28 18:39:43    372s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[05/28 18:39:43    372s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 18:39:43    372s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:39:43    372s] [NR-eGR]      M2  (2)       217( 0.15%)        80( 0.06%)         3( 0.00%)   ( 0.21%) 
[05/28 18:39:43    372s] [NR-eGR]      M3  (3)      1574( 1.10%)         6( 0.00%)         0( 0.00%)   ( 1.10%) 
[05/28 18:39:43    372s] [NR-eGR]      M4  (4)        66( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[05/28 18:39:43    372s] [NR-eGR]      M5  (5)       525( 0.37%)         0( 0.00%)         0( 0.00%)   ( 0.37%) 
[05/28 18:39:43    372s] [NR-eGR]      M6  (6)       107( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[05/28 18:39:43    372s] [NR-eGR]      M7  (7)       263( 0.12%)         0( 0.00%)         0( 0.00%)   ( 0.12%) 
[05/28 18:39:43    372s] [NR-eGR]      M8  (8)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:39:43    372s] [NR-eGR]      M9  (9)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:39:43    372s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:39:43    372s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 18:39:43    372s] [NR-eGR] Total             2761( 0.19%)        86( 0.01%)         3( 0.00%)   ( 0.20%) 
[05/28 18:39:43    372s] [NR-eGR] 
[05/28 18:39:43    372s] (I)       Finished Global Routing ( CPU: 1.05 sec, Real: 1.05 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:44    372s] (I)       total 2D Cap : 4860415 = (1596602 H, 3263813 V)
[05/28 18:39:44    372s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.19% H + 0.01% V
[05/28 18:39:44    372s] [NR-eGR] Overflow after earlyGlobalRoute 0.22% H + 0.01% V
[05/28 18:39:44    372s] (I)       ============= track Assignment ============
[05/28 18:39:44    372s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1888.75 MB )
[05/28 18:39:44    372s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:44    372s] (I)       Started Greedy Track Assignment ( Curr Mem: 1888.75 MB )
[05/28 18:39:44    372s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/28 18:39:44    372s] (I)       Running track assignment with 1 threads
[05/28 18:39:44    372s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:44    372s] (I)       Run Multi-thread track assignment
[05/28 18:39:44    373s] (I)       Finished Greedy Track Assignment ( CPU: 0.84 sec, Real: 0.82 sec, Curr Mem: 1888.75 MB )
[05/28 18:39:45    373s] [NR-eGR] --------------------------------------------------------------------------
[05/28 18:39:45    373s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 171976
[05/28 18:39:45    373s] [NR-eGR]     M2  (2V) length: 2.668216e+05um, number of vias: 235072
[05/28 18:39:45    373s] [NR-eGR]     M3  (3H) length: 2.937725e+05um, number of vias: 69655
[05/28 18:39:45    373s] [NR-eGR]     M4  (4V) length: 1.488829e+05um, number of vias: 17240
[05/28 18:39:45    373s] [NR-eGR]     M5  (5H) length: 9.850726e+04um, number of vias: 5298
[05/28 18:39:45    373s] [NR-eGR]     M6  (6V) length: 8.877815e+04um, number of vias: 2607
[05/28 18:39:45    373s] [NR-eGR]     M7  (7H) length: 5.623143e+04um, number of vias: 481
[05/28 18:39:45    373s] [NR-eGR]     M8  (8V) length: 1.401148e+04um, number of vias: 227
[05/28 18:39:45    373s] [NR-eGR]     M9  (9H) length: 9.704261e+03um, number of vias: 0
[05/28 18:39:45    373s] [NR-eGR]   MRDL (10V) length: 0.000000e+00um, number of vias: 0
[05/28 18:39:45    373s] [NR-eGR] Total length: 9.767096e+05um, number of vias: 502556
[05/28 18:39:45    373s] [NR-eGR] --------------------------------------------------------------------------
[05/28 18:39:45    373s] [NR-eGR] Total eGR-routed clock nets wire length: 4.124024e+04um 
[05/28 18:39:45    373s] [NR-eGR] --------------------------------------------------------------------------
[05/28 18:39:45    373s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.87 sec, Real: 2.88 sec, Curr Mem: 1854.75 MB )
[05/28 18:39:45    373s] Extraction called for design 'ORCA_TOP' of instances=42457 and nets=46058 using extraction engine 'preRoute' .
[05/28 18:39:45    373s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[05/28 18:39:45    373s] Type 'man IMPEXT-3530' for more detail.
[05/28 18:39:45    373s] PreRoute RC Extraction called for design ORCA_TOP.
[05/28 18:39:45    373s] RC Extraction called in multi-corner(2) mode.
[05/28 18:39:45    373s] RCMode: PreRoute
[05/28 18:39:45    373s]       RC Corner Indexes            0       1   
[05/28 18:39:45    373s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/28 18:39:45    373s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/28 18:39:45    373s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/28 18:39:45    373s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/28 18:39:45    373s] Shrink Factor                : 1.00000
[05/28 18:39:45    373s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/28 18:39:45    373s] Using capacitance table file ...
[05/28 18:39:45    373s] LayerId::1 widthSet size::4
[05/28 18:39:45    373s] LayerId::2 widthSet size::4
[05/28 18:39:45    373s] LayerId::3 widthSet size::4
[05/28 18:39:45    373s] LayerId::4 widthSet size::4
[05/28 18:39:45    373s] LayerId::5 widthSet size::4
[05/28 18:39:45    373s] LayerId::6 widthSet size::4
[05/28 18:39:45    373s] LayerId::7 widthSet size::4
[05/28 18:39:45    373s] LayerId::8 widthSet size::4
[05/28 18:39:45    373s] LayerId::9 widthSet size::4
[05/28 18:39:45    373s] LayerId::10 widthSet size::2
[05/28 18:39:45    373s] Updating RC grid for preRoute extraction ...
[05/28 18:39:45    373s] Initializing multi-corner capacitance tables ... 
[05/28 18:39:45    373s] Initializing multi-corner resistance tables ...
[05/28 18:39:45    373s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.324017 ; uaWl: 1.000000 ; uaWlH: 0.426038 ; aWlH: 0.000000 ; Pmax: 0.894000 ; wcR: 0.472500 ; newSi: 0.085000 ; pMod: 79 ; 
[05/28 18:39:45    374s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 1841.750M)
[05/28 18:39:46    374s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1841.8M
[05/28 18:39:46    374s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1841.8M
[05/28 18:39:46    374s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1853.4M
[05/28 18:39:46    374s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.090, REAL:0.083, MEM:1853.4M
[05/28 18:39:46    374s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1853.4M
[05/28 18:39:46    374s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.009, MEM:1853.4M
[05/28 18:39:46    374s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.250, REAL:0.242, MEM:1853.4M
[05/28 18:39:46    374s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.280, REAL:0.275, MEM:1853.4M
[05/28 18:39:46    374s] 
[05/28 18:39:46    374s] Starting delay calculation for Setup views
[05/28 18:39:46    374s] #################################################################################
[05/28 18:39:46    374s] # Design Stage: PreRoute
[05/28 18:39:46    374s] # Design Name: ORCA_TOP
[05/28 18:39:46    374s] # Design Mode: 90nm
[05/28 18:39:46    374s] # Analysis Mode: MMMC Non-OCV 
[05/28 18:39:46    374s] # Parasitics Mode: No SPEF/RCDB
[05/28 18:39:46    374s] # Signoff Settings: SI Off 
[05/28 18:39:46    374s] #################################################################################
[05/28 18:39:48    376s] Calculate delays in BcWc mode...
[05/28 18:39:48    376s] Calculate delays in BcWc mode...
[05/28 18:39:48    376s] Topological Sorting (REAL = 0:00:00.0, MEM = 1870.0M, InitMEM = 1863.5M)
[05/28 18:39:48    376s] Start delay calculation (fullDC) (1 T). (MEM=1869.97)
[05/28 18:39:49    377s] End AAE Lib Interpolated Model. (MEM=1881.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/28 18:40:03    391s] Total number of fetched objects 50225
[05/28 18:40:03    391s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[05/28 18:40:03    391s] End delay calculation. (MEM=1937.27 CPU=0:00:11.0 REAL=0:00:11.0)
[05/28 18:40:03    391s] End delay calculation (fullDC). (MEM=1937.27 CPU=0:00:14.9 REAL=0:00:15.0)
[05/28 18:40:03    391s] *** CDM Built up (cpu=0:00:17.2  real=0:00:17.0  mem= 1937.3M) ***
[05/28 18:40:05    393s] *** Done Building Timing Graph (cpu=0:00:19.2 real=0:00:19.0 totSessionCpu=0:06:34 mem=1937.3M)
[05/28 18:40:08    396s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 test_worst_scenario func_worst_scenario 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -18.748 |
|           TNS (ns):|-12417.1 |
|    Violating Paths:|  2022   |
|          All Paths:|  14192  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |   1393 (1393)    |   -6.160   |   1438 (1438)    |
|   max_tran     |   3961 (15434)   |  -22.788   |   3962 (15487)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 38.969%
------------------------------------------------------------
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1587.2M, totSessionCpu=0:06:37 **
[05/28 18:40:08    396s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/28 18:40:08    396s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:40:08    396s] ### Creating PhyDesignMc. totSessionCpu=0:06:37 mem=1899.3M
[05/28 18:40:08    396s] OPERPROF: Starting DPlace-Init at level 1, MEM:1899.3M
[05/28 18:40:08    396s] z: 2, totalTracks: 1
[05/28 18:40:08    396s] z: 4, totalTracks: 1
[05/28 18:40:08    396s] z: 6, totalTracks: 1
[05/28 18:40:08    396s] z: 8, totalTracks: 1
[05/28 18:40:08    396s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:08    396s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1899.3M
[05/28 18:40:08    396s] OPERPROF:     Starting CMU at level 3, MEM:1899.3M
[05/28 18:40:08    396s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1899.3M
[05/28 18:40:08    396s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.153, MEM:1899.3M
[05/28 18:40:08    396s] 
[05/28 18:40:08    396s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1899.3MB).
[05/28 18:40:08    396s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.251, MEM:1899.3M
[05/28 18:40:08    396s] TotalInstCnt at PhyDesignMc Initialization: 42,417
[05/28 18:40:08    396s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:37 mem=1899.3M
[05/28 18:40:08    396s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1899.3M
[05/28 18:40:08    397s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.121, MEM:1899.3M
[05/28 18:40:08    397s] TotalInstCnt at PhyDesignMc Destruction: 42,417
[05/28 18:40:08    397s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:40:08    397s] ### Creating PhyDesignMc. totSessionCpu=0:06:37 mem=1899.3M
[05/28 18:40:08    397s] OPERPROF: Starting DPlace-Init at level 1, MEM:1899.3M
[05/28 18:40:08    397s] z: 2, totalTracks: 1
[05/28 18:40:08    397s] z: 4, totalTracks: 1
[05/28 18:40:08    397s] z: 6, totalTracks: 1
[05/28 18:40:08    397s] z: 8, totalTracks: 1
[05/28 18:40:08    397s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:08    397s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1899.3M
[05/28 18:40:08    397s] OPERPROF:     Starting CMU at level 3, MEM:1899.3M
[05/28 18:40:08    397s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1899.3M
[05/28 18:40:08    397s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.155, MEM:1899.3M
[05/28 18:40:08    397s] 
[05/28 18:40:08    397s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1899.3MB).
[05/28 18:40:08    397s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.247, MEM:1899.3M
[05/28 18:40:09    397s] TotalInstCnt at PhyDesignMc Initialization: 42,417
[05/28 18:40:09    397s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:37 mem=1899.3M
[05/28 18:40:09    397s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1899.3M
[05/28 18:40:09    397s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.120, REAL:0.121, MEM:1899.3M
[05/28 18:40:09    397s] TotalInstCnt at PhyDesignMc Destruction: 42,417
[05/28 18:40:09    397s] *** Starting optimizing excluded clock nets MEM= 1899.3M) ***
[05/28 18:40:10    398s] *info: Found 2 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	occ_int2/n5	 Setup Violation(slack=-0.531ns)
	ate_clk	 DRVs and setup Violation(slack=-0.531ns)
*** Starting optFanout (1918.4M)
[05/28 18:40:10    399s] *info: 2 nets specified in /tmp/innovus_temp_42687_auto.ece.pdx.edu_reethika_g53r6M/innovK05vwY selected
[05/28 18:40:10    399s] *info: Marking 97 level shifter instances dont touch
[05/28 18:40:10    399s] *info: Marking 0 isolation instances dont touch
[05/28 18:40:10    399s] *info: 3 special nets excluded.
[05/28 18:40:10    399s] *info: 974 no-driver nets excluded.
[05/28 18:40:10    399s] *** Starting multi-driver net buffering ***
[05/28 18:40:10    399s] z: 2, totalTracks: 1
[05/28 18:40:10    399s] z: 4, totalTracks: 1
[05/28 18:40:10    399s] z: 6, totalTracks: 1
[05/28 18:40:10    399s] z: 8, totalTracks: 1
[05/28 18:40:10    399s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:10    399s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1918.4M
[05/28 18:40:11    399s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.161, MEM:1918.4M
[05/28 18:40:11    399s] 
[05/28 18:40:11    399s] z: 2, totalTracks: 1
[05/28 18:40:11    399s] z: 4, totalTracks: 1
[05/28 18:40:11    399s] z: 6, totalTracks: 1
[05/28 18:40:11    399s] z: 8, totalTracks: 1
[05/28 18:40:11    399s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:11    399s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1918.4M
[05/28 18:40:11    399s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.149, MEM:1918.4M
[05/28 18:40:11    399s] 
[05/28 18:40:11    399s] *summary: 0 non-ignored multi-driver nets.
[05/28 18:40:11    399s] *** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=1918.4M) ***
[05/28 18:40:11    399s] Initializing placement sections/sites ...
[05/28 18:40:11    399s] OPERPROF: Starting DPlace-Init at level 1, MEM:1919.4M
[05/28 18:40:11    399s] z: 2, totalTracks: 1
[05/28 18:40:11    399s] z: 4, totalTracks: 1
[05/28 18:40:11    399s] z: 6, totalTracks: 1
[05/28 18:40:11    399s] z: 8, totalTracks: 1
[05/28 18:40:11    399s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:11    399s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1919.4M
[05/28 18:40:11    399s] OPERPROF:     Starting CMU at level 3, MEM:1919.4M
[05/28 18:40:11    399s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1919.4M
[05/28 18:40:11    399s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.156, MEM:1919.4M
[05/28 18:40:11    400s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1919.4MB).
[05/28 18:40:11    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.249, MEM:1919.4M
[05/28 18:40:11    400s] Density before buffering = 0.390192
[05/28 18:40:11    400s] OPERPROF: Starting DPlace-Init at level 1, MEM:1919.4M
[05/28 18:40:11    400s] z: 2, totalTracks: 1
[05/28 18:40:11    400s] z: 4, totalTracks: 1
[05/28 18:40:11    400s] z: 6, totalTracks: 1
[05/28 18:40:11    400s] z: 8, totalTracks: 1
[05/28 18:40:11    400s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:11    400s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1919.4M
[05/28 18:40:11    400s] OPERPROF:     Starting CMU at level 3, MEM:1919.4M
[05/28 18:40:11    400s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:1919.4M
[05/28 18:40:11    400s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.150, MEM:1919.4M
[05/28 18:40:11    400s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1919.4MB).
[05/28 18:40:11    400s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.240, MEM:1919.4M
[05/28 18:40:11    400s] 
[05/28 18:40:11    400s] Footprint cell information for insertRepeater
[05/28 18:40:11    400s] *info: There are 18 candidate always on buffer/inverter cells
[05/28 18:40:11    400s] *info: There are 23 candidate Buffer cells
[05/28 18:40:11    400s] *info: There are 15 candidate Inverter cells
[05/28 18:40:11    400s] Buffers found for each power domain:
[05/28 18:40:11    400s] 	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
[05/28 18:40:11    400s] 	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
[05/28 18:40:11    400s] Always on buffers found for each power domain:
[05/28 18:40:11    400s] 	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
[05/28 18:40:11    400s] 	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use
[05/28 18:40:11    400s] 
[05/28 18:40:11    400s] Start fixing timing ... (0:00:00.5 1919.4M)

[05/28 18:40:11    400s] Footprint cell information for calculating maxBufDist
[05/28 18:40:11    400s] *info: There are 18 candidate always on buffer/inverter cells
[05/28 18:40:11    400s] Buffers found for each power domain:
[05/28 18:40:11    400s] 	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
[05/28 18:40:11    400s] 	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
[05/28 18:40:11    400s] Always on buffers found for each power domain:
[05/28 18:40:11    400s] 	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
[05/28 18:40:11    400s] 	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use
[05/28 18:40:11    400s] 
[05/28 18:40:14    403s] *info: Buffered 0 large fanout net (> 100 terms)
[05/28 18:40:14    403s] Finished fixing timing (0:00:03.3 2089.7M)

Start fixing design rules ... (0:00:03.3 2089.7M)
Finished fixing design rule (0:00:04.1 2089.7M)

Summary:
[05/28 18:40:15    403s] 2 buffers added on 1 net (with 0 driver resized)
[05/28 18:40:15    403s] 
[05/28 18:40:15    403s] Density after buffering = 0.390243
[05/28 18:40:15    403s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2089.7M
[05/28 18:40:15    403s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.124, MEM:2089.7M
[05/28 18:40:15    403s] *** Completed optFanout (0:00:04.8 2089.7M)
[05/28 18:40:15    403s] 
[05/28 18:40:15    403s] Deleting Cell Server ...
[05/28 18:40:15    403s] Deleting Lib Analyzer.
[05/28 18:40:16    404s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:06.9  MEM= 2078.6M) ***
[05/28 18:40:16    404s] *** Starting optimizing excluded clock nets MEM= 2078.6M) ***
[05/28 18:40:16    404s] *info: Found 4 Excluded clock net(s) with DRVs or Setup violation.
*info: List of excluded clock nets to be optimized :
	occ_int2/n5	 Setup Violation(slack=-0.314ns)
	FE_OFN153_ate_clk	 Setup Violation(slack=-0.314ns)
	ate_clk	 Setup Violation(slack=-0.314ns)
	FE_OFN152_ate_clk	 Setup Violation(slack=-0.314ns)
*** Starting optFanout (2097.7M)
[05/28 18:40:16    404s] *info: 4 nets specified in /tmp/innovus_temp_42687_auto.ece.pdx.edu_reethika_g53r6M/innovu5KdNZ selected
[05/28 18:40:16    404s] *info: Marking 97 level shifter instances dont touch
[05/28 18:40:16    404s] *info: Marking 0 isolation instances dont touch
[05/28 18:40:16    404s] *info: 3 special nets excluded.
[05/28 18:40:16    404s] *info: 974 no-driver nets excluded.
[05/28 18:40:16    404s] *** Starting multi-driver net buffering ***
[05/28 18:40:16    404s] z: 2, totalTracks: 1
[05/28 18:40:16    404s] z: 4, totalTracks: 1
[05/28 18:40:16    404s] z: 6, totalTracks: 1
[05/28 18:40:16    404s] z: 8, totalTracks: 1
[05/28 18:40:16    404s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:16    405s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2097.7M
[05/28 18:40:16    405s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.159, MEM:2097.7M
[05/28 18:40:16    405s] 
[05/28 18:40:16    405s] z: 2, totalTracks: 1
[05/28 18:40:16    405s] z: 4, totalTracks: 1
[05/28 18:40:16    405s] z: 6, totalTracks: 1
[05/28 18:40:16    405s] z: 8, totalTracks: 1
[05/28 18:40:16    405s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:16    405s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2097.7M
[05/28 18:40:17    405s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.140, REAL:0.143, MEM:2097.7M
[05/28 18:40:17    405s] 
[05/28 18:40:17    405s] *summary: 0 non-ignored multi-driver nets.
[05/28 18:40:17    405s] *** Finished buffering multi-driver nets (CPU=0:00:00.5, MEM=2097.7M) ***
[05/28 18:40:17    405s] OPERPROF: Starting DPlace-Init at level 1, MEM:2097.7M
[05/28 18:40:17    405s] z: 2, totalTracks: 1
[05/28 18:40:17    405s] z: 4, totalTracks: 1
[05/28 18:40:17    405s] z: 6, totalTracks: 1
[05/28 18:40:17    405s] z: 8, totalTracks: 1
[05/28 18:40:17    405s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:17    405s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2097.7M
[05/28 18:40:17    405s] OPERPROF:     Starting CMU at level 3, MEM:2097.7M
[05/28 18:40:17    405s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2097.7M
[05/28 18:40:17    405s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.153, MEM:2097.7M
[05/28 18:40:17    405s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2097.7MB).
[05/28 18:40:17    405s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.247, MEM:2097.7M
[05/28 18:40:17    405s] OPERPROF: Starting DPlace-Init at level 1, MEM:2097.7M
[05/28 18:40:17    405s] z: 2, totalTracks: 1
[05/28 18:40:17    405s] z: 4, totalTracks: 1
[05/28 18:40:17    405s] z: 6, totalTracks: 1
[05/28 18:40:17    405s] z: 8, totalTracks: 1
[05/28 18:40:17    405s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:17    405s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2097.7M
[05/28 18:40:17    406s] OPERPROF:     Starting CMU at level 3, MEM:2097.7M
[05/28 18:40:17    406s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.006, MEM:2097.7M
[05/28 18:40:17    406s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.160, MEM:2097.7M
[05/28 18:40:17    406s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2097.7MB).
[05/28 18:40:17    406s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.258, MEM:2097.7M
[05/28 18:40:17    406s] 
[05/28 18:40:17    406s] Footprint cell information for insertRepeater
[05/28 18:40:17    406s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[05/28 18:40:17    406s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:40:17    406s] Summary for sequential cells identification: 
[05/28 18:40:17    406s]   Identified SBFF number: 126
[05/28 18:40:17    406s]   Identified MBFF number: 0
[05/28 18:40:17    406s]   Identified SB Latch number: 0
[05/28 18:40:17    406s]   Identified MB Latch number: 0
[05/28 18:40:17    406s]   Not identified SBFF number: 180
[05/28 18:40:17    406s]   Not identified MBFF number: 0
[05/28 18:40:17    406s]   Not identified SB Latch number: 0
[05/28 18:40:17    406s]   Not identified MB Latch number: 0
[05/28 18:40:17    406s]   Number of sequential cells which are not FFs: 78
[05/28 18:40:17    406s]  Visiting view : test_worst_scenario
[05/28 18:40:17    406s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:40:17    406s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:40:17    406s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:40:17    406s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:40:17    406s]  Visiting view : func_worst_scenario
[05/28 18:40:17    406s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:40:17    406s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:40:17    406s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:40:17    406s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:40:17    406s]  Visiting view : test_best_scenario
[05/28 18:40:17    406s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:40:17    406s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:40:17    406s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:40:17    406s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:40:17    406s]  Visiting view : func_best_scenario
[05/28 18:40:17    406s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:40:17    406s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:40:17    406s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:40:17    406s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:40:17    406s]  Setting StdDelay to 10.90
[05/28 18:40:17    406s] Creating Cell Server, finished. 
[05/28 18:40:17    406s] 
[05/28 18:40:17    406s] Buffers found for each power domain:
[05/28 18:40:17    406s] 	PowerDomain "PD_RISC_CORE" has 38 buffer(s) to use
[05/28 18:40:17    406s] 	PowerDomain "PD_ORCA_TOP" has 38 buffer(s) to use
[05/28 18:40:17    406s] Always on buffers found for each power domain:
[05/28 18:40:17    406s] 	PowerDomain "PD_RISC_CORE" (pd tag = "1") has 18 always on buffer(s) to use
[05/28 18:40:17    406s] 	PowerDomain "PD_ORCA_TOP" (pd tag = "2") has 18 always on buffer(s) to use
[05/28 18:40:17    406s] 
[05/28 18:40:17    406s] Start fixing timing ... (0:00:00.6 2097.7M)
*info: Buffered 0 large fanout net (> 100 terms)
[05/28 18:40:19    407s] Finished fixing timing (0:00:01.8 2097.7M)

Start fixing design rules ... (0:00:01.8 2097.7M)
Finished fixing design rule (0:00:02.6 2097.7M)

Summary:
[05/28 18:40:19    408s] 0 buffer added on 0 net (with 0 driver resized)
[05/28 18:40:19    408s] 
[05/28 18:40:19    408s] Density after buffering = 0.390243
[05/28 18:40:19    408s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2097.7M
[05/28 18:40:19    408s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.130, MEM:2097.7M
[05/28 18:40:19    408s] *** Completed optFanout (0:00:03.3 2097.7M)
[05/28 18:40:19    408s] 
[05/28 18:40:19    408s] Deleting Cell Server ...
[05/28 18:40:20    408s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:03.9  MEM= 2078.6M) ***
[05/28 18:40:20    408s] Creating Cell Server ...(0, 0, 0, 0)
[05/28 18:40:20    408s] Summary for sequential cells identification: 
[05/28 18:40:20    408s]   Identified SBFF number: 126
[05/28 18:40:20    408s]   Identified MBFF number: 0
[05/28 18:40:20    408s]   Identified SB Latch number: 0
[05/28 18:40:20    408s]   Identified MB Latch number: 0
[05/28 18:40:20    408s]   Not identified SBFF number: 180
[05/28 18:40:20    408s]   Not identified MBFF number: 0
[05/28 18:40:20    408s]   Not identified SB Latch number: 0
[05/28 18:40:20    408s]   Not identified MB Latch number: 0
[05/28 18:40:20    408s]   Number of sequential cells which are not FFs: 78
[05/28 18:40:20    408s]  Visiting view : test_worst_scenario
[05/28 18:40:20    408s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:40:20    408s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:40:20    408s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:40:20    408s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:40:20    408s]  Visiting view : func_worst_scenario
[05/28 18:40:20    408s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = 0
[05/28 18:40:20    408s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 8.90 (1.000) with rcCorner = -1
[05/28 18:40:20    408s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 18.40 (1.000) with rcCorner = 0
[05/28 18:40:20    408s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 13.70 (1.000) with rcCorner = -1
[05/28 18:40:20    408s]  Visiting view : test_best_scenario
[05/28 18:40:20    408s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:40:20    408s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:40:20    408s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:40:20    408s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:40:20    408s]  Visiting view : func_best_scenario
[05/28 18:40:20    408s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:40:20    408s]    : PowerDomain = PD_RISC_CORE : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:40:20    408s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 4.90 (1.000) with rcCorner = 1
[05/28 18:40:20    408s]    : PowerDomain = PD_ORCA_TOP : Weighted F : unweighted  = 3.70 (1.000) with rcCorner = -1
[05/28 18:40:20    408s]  Setting StdDelay to 10.90
[05/28 18:40:20    408s] Creating Cell Server, finished. 
[05/28 18:40:20    408s] 
[05/28 18:40:20    408s] The useful skew maximum allowed delay is: 0.3
[05/28 18:40:21    409s] *info: Marking 97 level shifter instances dont touch
[05/28 18:40:21    409s] *info: Marking 0 isolation instances dont touch
[05/28 18:40:21    409s] Info: 92 clock nets excluded from IPO operation.
[05/28 18:40:21    409s] ### Creating LA Mngr. totSessionCpu=0:06:50 mem=2078.6M
[05/28 18:40:21    409s] ### Creating LA Mngr, finished. totSessionCpu=0:06:50 mem=2078.6M
[05/28 18:40:21    409s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:50.0/0:07:14.3 (0.9), mem = 2078.6M
[05/28 18:40:21    409s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.42687.1
[05/28 18:40:21    409s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:40:21    409s] ### Creating PhyDesignMc. totSessionCpu=0:06:50 mem=2078.6M
[05/28 18:40:21    409s] OPERPROF: Starting DPlace-Init at level 1, MEM:2078.6M
[05/28 18:40:21    409s] z: 2, totalTracks: 1
[05/28 18:40:21    409s] z: 4, totalTracks: 1
[05/28 18:40:21    409s] z: 6, totalTracks: 1
[05/28 18:40:21    409s] z: 8, totalTracks: 1
[05/28 18:40:21    409s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:21    410s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2078.6M
[05/28 18:40:21    410s] OPERPROF:     Starting CMU at level 3, MEM:2078.6M
[05/28 18:40:21    410s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2078.6M
[05/28 18:40:21    410s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.155, MEM:2078.6M
[05/28 18:40:21    410s] 
[05/28 18:40:21    410s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2078.6MB).
[05/28 18:40:21    410s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.254, MEM:2078.6M
[05/28 18:40:22    410s] TotalInstCnt at PhyDesignMc Initialization: 42,419
[05/28 18:40:22    410s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:51 mem=2078.6M
[05/28 18:40:22    410s] ### Creating RouteCongInterface, started
[05/28 18:40:22    410s] 
[05/28 18:40:22    410s] Creating Lib Analyzer ...
[05/28 18:40:22    410s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:40:22    410s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:40:22    410s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:40:22    410s] 
[05/28 18:40:23    411s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:51 mem=2078.6M
[05/28 18:40:23    411s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:51 mem=2078.6M
[05/28 18:40:23    411s] Creating Lib Analyzer, finished. 
[05/28 18:40:23    411s] 
[05/28 18:40:23    411s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/28 18:40:23    411s] 
[05/28 18:40:23    411s] #optDebug: {0, 1.200}
[05/28 18:40:23    411s] ### Creating RouteCongInterface, finished
[05/28 18:40:25    413s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2097.7M
[05/28 18:40:25    413s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2097.7M
[05/28 18:40:25    414s] 
[05/28 18:40:25    414s] Netlist preparation processing... 
[05/28 18:40:25    414s] Removed 0 instance
[05/28 18:40:25    414s] *info: Marking 0 isolation instances dont touch
[05/28 18:40:25    414s] *info: Marking 97 level shifter instances dont touch
[05/28 18:40:25    414s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2078.6M
[05/28 18:40:26    414s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.133, MEM:2078.6M
[05/28 18:40:26    414s] TotalInstCnt at PhyDesignMc Destruction: 42,419
[05/28 18:40:26    414s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.42687.1
[05/28 18:40:26    414s] *** AreaOpt [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:06:54.3/0:07:18.6 (0.9), mem = 2078.6M
[05/28 18:40:26    414s] 
[05/28 18:40:26    414s] =============================================================================================
[05/28 18:40:26    414s]  Step TAT Report for SimplifyNetlist #1
[05/28 18:40:26    414s] =============================================================================================
[05/28 18:40:26    414s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:40:26    414s] ---------------------------------------------------------------------------------------------
[05/28 18:40:26    414s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  14.2 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 18:40:26    414s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.1
[05/28 18:40:26    414s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (  12.2 % )     0:00:00.6 /  0:00:00.5    1.0
[05/28 18:40:26    414s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   4.1 % )     0:00:00.8 /  0:00:00.8    1.0
[05/28 18:40:26    414s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:40:26    414s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:40:26    414s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:40:26    414s] [ MISC                   ]          0:00:03.1  (  69.3 % )     0:00:03.1 /  0:00:03.1    1.0
[05/28 18:40:26    414s] ---------------------------------------------------------------------------------------------
[05/28 18:40:26    414s]  SimplifyNetlist #1 TOTAL           0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:04.6    1.0
[05/28 18:40:26    414s] ---------------------------------------------------------------------------------------------
[05/28 18:40:26    414s] 
[05/28 18:40:28    416s] **INFO: Always on buffers available for drv fixing
[05/28 18:40:28    416s] Deleting Lib Analyzer.
[05/28 18:40:28    416s] Begin: GigaOpt high fanout net optimization
[05/28 18:40:28    416s] GigaOpt HFN: use maxLocalDensity 1.2
[05/28 18:40:28    416s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 18:40:28    416s] *info: Marking 97 level shifter instances dont touch
[05/28 18:40:28    416s] *info: Marking 0 isolation instances dont touch
[05/28 18:40:28    416s] Info: 92 clock nets excluded from IPO operation.
[05/28 18:40:28    416s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:56.6/0:07:20.9 (0.9), mem = 1995.6M
[05/28 18:40:28    416s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.42687.2
[05/28 18:40:28    416s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:40:28    416s] ### Creating PhyDesignMc. totSessionCpu=0:06:57 mem=1995.6M
[05/28 18:40:28    416s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 18:40:28    416s] OPERPROF: Starting DPlace-Init at level 1, MEM:1995.6M
[05/28 18:40:28    416s] z: 2, totalTracks: 1
[05/28 18:40:28    416s] z: 4, totalTracks: 1
[05/28 18:40:28    416s] z: 6, totalTracks: 1
[05/28 18:40:28    416s] z: 8, totalTracks: 1
[05/28 18:40:28    416s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:28    416s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1995.6M
[05/28 18:40:28    416s] OPERPROF:     Starting CMU at level 3, MEM:1995.6M
[05/28 18:40:28    416s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.006, MEM:1995.6M
[05/28 18:40:28    416s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.166, MEM:1995.6M
[05/28 18:40:28    416s] 
[05/28 18:40:28    416s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1995.6MB).
[05/28 18:40:28    416s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.266, MEM:1995.6M
[05/28 18:40:28    417s] TotalInstCnt at PhyDesignMc Initialization: 42,419
[05/28 18:40:28    417s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:57 mem=1995.6M
[05/28 18:40:28    417s] ### Creating RouteCongInterface, started
[05/28 18:40:29    417s] 
[05/28 18:40:29    417s] Creating Lib Analyzer ...
[05/28 18:40:29    417s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:40:29    417s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:40:29    417s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:40:29    417s] 
[05/28 18:40:29    418s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:58 mem=1995.6M
[05/28 18:40:29    418s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:58 mem=1995.6M
[05/28 18:40:29    418s] Creating Lib Analyzer, finished. 
[05/28 18:40:29    418s] 
[05/28 18:40:29    418s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/28 18:40:29    418s] 
[05/28 18:40:29    418s] #optDebug: {0, 1.200}
[05/28 18:40:29    418s] ### Creating RouteCongInterface, finished
[05/28 18:40:29    418s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 18:40:30    418s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 18:40:32    421s] Info: violation cost 28.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 28.000000, glitch 0.000000)
[05/28 18:40:32    421s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2014.7M
[05/28 18:40:32    421s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2014.7M
[05/28 18:40:33    421s] +----------+---------+--------+----------+------------+--------+
[05/28 18:40:33    421s] | Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
[05/28 18:40:33    421s] +----------+---------+--------+----------+------------+--------+
[05/28 18:40:33    421s] |    39.02%|        -| -18.748|-12419.636|   0:00:00.0| 2014.7M|
[05/28 18:40:33    421s] Info: violation cost 28.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 28.000000, glitch 0.000000)
[05/28 18:40:45    433s] Info: violation cost 6.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[05/28 18:40:45    433s] |    40.21%|     2085| -18.748| -9953.116|   0:00:12.0| 2116.9M|
[05/28 18:40:45    433s] +----------+---------+--------+----------+------------+--------+
[05/28 18:40:45    433s] 
[05/28 18:40:45    433s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:11.6 real=0:00:12.0 mem=2116.9M) ***
[05/28 18:40:45    433s] 
[05/28 18:40:45    433s] ###############################################################################
[05/28 18:40:45    433s] #
[05/28 18:40:45    433s] #  Large fanout net report:  
[05/28 18:40:45    433s] #     - there are 3 high fanout ( > 75) nets in the design. (excluding clock nets)
[05/28 18:40:45    433s] #     - current density: 40.21
[05/28 18:40:45    433s] #
[05/28 18:40:45    433s] #  List of high fanout nets:
[05/28 18:40:45    433s] #        Net(1):  FE_DBTN138_n536: (fanouts = 327)
[05/28 18:40:45    433s] #        Net(2):  FE_DBTN139_n536: (fanouts = 324)
[05/28 18:40:45    433s] #        Net(3):  I_SDRAM_TOP/I_SDRAM_IF/FE_DBTN149_n91: (fanouts = 143)
[05/28 18:40:45    433s] #
[05/28 18:40:45    433s] ###############################################################################
[05/28 18:40:45    433s] **** Begin NDR-Layer Usage Statistics ****
[05/28 18:40:45    433s] 0 Ndr or Layer constraints added by optimization 
[05/28 18:40:45    433s] **** End NDR-Layer Usage Statistics ****
[05/28 18:40:45    433s] 
[05/28 18:40:45    433s] 
[05/28 18:40:45    433s] =======================================================================
[05/28 18:40:45    433s]                 Reasons for remaining drv violations
[05/28 18:40:45    433s] =======================================================================
[05/28 18:40:45    433s] *info: Total 3 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/28 18:40:45    433s] 
[05/28 18:40:45    433s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2097.9M
[05/28 18:40:45    433s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.136, MEM:2097.9M
[05/28 18:40:45    433s] TotalInstCnt at PhyDesignMc Destruction: 44,504
[05/28 18:40:45    433s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.42687.2
[05/28 18:40:45    433s] *** DrvOpt [finish] : cpu/real = 0:00:16.9/0:00:16.9 (1.0), totSession cpu/real = 0:07:13.5/0:07:37.8 (0.9), mem = 2097.9M
[05/28 18:40:45    433s] 
[05/28 18:40:45    433s] =============================================================================================
[05/28 18:40:45    433s]  Step TAT Report for DrvOpt #1
[05/28 18:40:45    433s] =============================================================================================
[05/28 18:40:45    433s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:40:45    433s] ---------------------------------------------------------------------------------------------
[05/28 18:40:45    433s] [ SlackTraversorInit     ]      1   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[05/28 18:40:45    433s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.1 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 18:40:45    433s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:40:45    433s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 18:40:45    433s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   1.1 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 18:40:45    433s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:40:45    433s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:11.6 /  0:00:11.6    1.0
[05/28 18:40:45    433s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:40:45    433s] [ OptEval                ]      1   0:00:02.6  (  15.2 % )     0:00:02.6 /  0:00:02.6    1.0
[05/28 18:40:45    433s] [ OptCommit              ]      1   0:00:00.8  (   4.8 % )     0:00:00.8 /  0:00:00.9    1.1
[05/28 18:40:45    433s] [ IncrTimingUpdate       ]      1   0:00:02.1  (  12.2 % )     0:00:02.1 /  0:00:02.1    1.0
[05/28 18:40:45    433s] [ PostCommitDelayUpdate  ]      1   0:00:01.0  (   5.7 % )     0:00:06.1 /  0:00:06.1    1.0
[05/28 18:40:45    433s] [ IncrDelayCalc          ]     14   0:00:05.1  (  30.0 % )     0:00:05.1 /  0:00:05.1    1.0
[05/28 18:40:45    433s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[05/28 18:40:45    433s] [ MISC                   ]          0:00:03.6  (  21.3 % )     0:00:03.6 /  0:00:03.6    1.0
[05/28 18:40:45    433s] ---------------------------------------------------------------------------------------------
[05/28 18:40:45    433s]  DrvOpt #1 TOTAL                    0:00:17.0  ( 100.0 % )     0:00:17.0 /  0:00:17.0    1.0
[05/28 18:40:45    433s] ---------------------------------------------------------------------------------------------
[05/28 18:40:45    433s] 
[05/28 18:40:45    433s] GigaOpt HFN: restore maxLocalDensity to 0.98
[05/28 18:40:45    433s] End: GigaOpt high fanout net optimization
[05/28 18:40:45    433s] Begin: GigaOpt DRV Optimization
[05/28 18:40:45    433s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[05/28 18:40:45    433s] *info: Marking 97 level shifter instances dont touch
[05/28 18:40:45    433s] *info: Marking 0 isolation instances dont touch
[05/28 18:40:45    433s] Info: 92 clock nets excluded from IPO operation.
[05/28 18:40:45    433s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:13.7/0:07:38.0 (0.9), mem = 2097.9M
[05/28 18:40:45    433s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.42687.3
[05/28 18:40:45    433s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:40:45    433s] ### Creating PhyDesignMc. totSessionCpu=0:07:14 mem=2097.9M
[05/28 18:40:45    433s] OPERPROF: Starting DPlace-Init at level 1, MEM:2097.9M
[05/28 18:40:45    433s] z: 2, totalTracks: 1
[05/28 18:40:45    433s] z: 4, totalTracks: 1
[05/28 18:40:45    433s] z: 6, totalTracks: 1
[05/28 18:40:45    433s] z: 8, totalTracks: 1
[05/28 18:40:45    433s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:40:45    433s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2097.9M
[05/28 18:40:45    433s] OPERPROF:     Starting CMU at level 3, MEM:2097.9M
[05/28 18:40:45    433s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:2097.9M
[05/28 18:40:45    433s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.171, MEM:2097.9M
[05/28 18:40:45    433s] 
[05/28 18:40:45    433s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2097.9MB).
[05/28 18:40:45    433s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.271, MEM:2097.9M
[05/28 18:40:45    434s] TotalInstCnt at PhyDesignMc Initialization: 44,504
[05/28 18:40:45    434s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:14 mem=2097.9M
[05/28 18:40:45    434s] ### Creating RouteCongInterface, started
[05/28 18:40:46    434s] 
[05/28 18:40:46    434s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.7999} {7, 0.337, 0.6411} {8, 0.072, 0.3801} {9, 0.004, 0.3230} {10, 0.004, 0.3230} 
[05/28 18:40:46    434s] 
[05/28 18:40:46    434s] #optDebug: {0, 1.200}
[05/28 18:40:46    434s] ### Creating RouteCongInterface, finished
[05/28 18:40:46    434s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 18:40:46    435s] Number of usable always-on cells: 18 :coeMultiBufferDPDRVTransform
[05/28 18:40:49    437s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2116.9M
[05/28 18:40:49    437s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2116.9M
[05/28 18:40:49    438s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 18:40:49    438s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/28 18:40:49    438s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 18:40:49    438s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/28 18:40:49    438s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 18:40:50    439s] Info: violation cost 385226.750000 (cap = 8513.121094, tran = 376656.593750, len = 0.000000, fanout load = 0.000000, fanout count = 57.000000, glitch 0.000000)
[05/28 18:40:51    439s] |  5496| 16431|   -22.88|  2008|  4016|    -0.59|     0|     0|     0|     0|   -18.75| -9953.12|       0|       0|       0|  40.21|          |         |
[05/28 18:41:21    469s] Info: violation cost 13.351146 (cap = 5.155821, tran = 8.195323, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 18:41:21    469s] |    71|    71|    -0.08|    29|    58|    -0.06|     0|     0|     0|     0|    -2.93|  -372.24|    1627|     418|     779|  41.95| 0:00:30.0|  2136.0M|
[05/28 18:41:22    470s] Info: violation cost 0.039820 (cap = 0.000000, tran = 0.039820, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/28 18:41:22    470s] |     1|     1|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -2.93|  -372.20|      44|       0|      54|  42.00| 0:00:01.0|  2136.0M|
[05/28 18:41:22    470s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/28 18:41:22    470s] 
[05/28 18:41:22    470s] ###############################################################################
[05/28 18:41:22    470s] #
[05/28 18:41:22    470s] #  Large fanout net report:  
[05/28 18:41:22    470s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[05/28 18:41:22    470s] #     - current density: 42.00
[05/28 18:41:22    470s] #
[05/28 18:41:22    470s] #  List of high fanout nets:
[05/28 18:41:22    470s] #
[05/28 18:41:22    470s] ###############################################################################
[05/28 18:41:22    470s] **** Begin NDR-Layer Usage Statistics ****
[05/28 18:41:22    470s] 0 Ndr or Layer constraints added by optimization 
[05/28 18:41:22    470s] **** End NDR-Layer Usage Statistics ****
[05/28 18:41:22    470s] 
[05/28 18:41:22    470s] 
[05/28 18:41:22    470s] =======================================================================
[05/28 18:41:22    470s]                 Reasons for remaining drv violations
[05/28 18:41:22    470s] =======================================================================
[05/28 18:41:22    470s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[05/28 18:41:22    470s] 
[05/28 18:41:22    470s] 
[05/28 18:41:22    470s] *** Finish DRV Fixing (cpu=0:00:33.2 real=0:00:33.0 mem=2136.0M) ***
[05/28 18:41:22    470s] 
[05/28 18:41:22    470s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2116.9M
[05/28 18:41:22    470s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.142, MEM:2116.9M
[05/28 18:41:22    470s] TotalInstCnt at PhyDesignMc Destruction: 46,593
[05/28 18:41:22    470s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.42687.3
[05/28 18:41:22    470s] *** DrvOpt [finish] : cpu/real = 0:00:37.3/0:00:37.3 (1.0), totSession cpu/real = 0:07:50.9/0:08:15.3 (1.0), mem = 2116.9M
[05/28 18:41:22    470s] 
[05/28 18:41:22    470s] =============================================================================================
[05/28 18:41:22    470s]  Step TAT Report for DrvOpt #2
[05/28 18:41:22    470s] =============================================================================================
[05/28 18:41:22    470s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:41:22    470s] ---------------------------------------------------------------------------------------------
[05/28 18:41:22    470s] [ SlackTraversorInit     ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.4    1.0
[05/28 18:41:22    470s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.0
[05/28 18:41:22    470s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   1.5 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 18:41:22    470s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 18:41:22    470s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:41:22    470s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:30.6 /  0:00:30.7    1.0
[05/28 18:41:22    470s] [ OptGetWeight           ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:41:22    470s] [ OptEval                ]     10   0:00:10.6  (  28.4 % )     0:00:10.6 /  0:00:10.6    1.0
[05/28 18:41:22    470s] [ OptCommit              ]     10   0:00:01.5  (   4.0 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:41:22    470s] [ IncrTimingUpdate       ]     10   0:00:05.6  (  14.9 % )     0:00:05.6 /  0:00:05.6    1.0
[05/28 18:41:22    470s] [ PostCommitDelayUpdate  ]     10   0:00:02.1  (   5.6 % )     0:00:12.9 /  0:00:13.0    1.0
[05/28 18:41:22    470s] [ IncrDelayCalc          ]     97   0:00:10.9  (  29.0 % )     0:00:10.9 /  0:00:10.8    1.0
[05/28 18:41:22    470s] [ DrvFindVioNets         ]      3   0:00:01.5  (   3.9 % )     0:00:01.5 /  0:00:01.5    1.0
[05/28 18:41:22    470s] [ DrvComputeSummary      ]      3   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.5    1.0
[05/28 18:41:22    470s] [ MISC                   ]          0:00:03.7  (  10.0 % )     0:00:03.7 /  0:00:03.7    1.0
[05/28 18:41:22    470s] ---------------------------------------------------------------------------------------------
[05/28 18:41:22    470s]  DrvOpt #2 TOTAL                    0:00:37.4  ( 100.0 % )     0:00:37.4 /  0:00:37.4    1.0
[05/28 18:41:22    470s] ---------------------------------------------------------------------------------------------
[05/28 18:41:22    470s] 
[05/28 18:41:22    470s] End: GigaOpt DRV Optimization
[05/28 18:41:22    470s] GigaOpt DRV: restore maxLocalDensity to 0.98
[05/28 18:41:22    470s] **optDesign ... cpu = 0:01:44, real = 0:01:44, mem = 1740.0M, totSessionCpu=0:07:51 **
[05/28 18:41:24    472s] 
[05/28 18:41:24    472s] Active setup views:
[05/28 18:41:24    472s]  func_worst_scenario
[05/28 18:41:24    472s]   Dominating endpoints: 9085
[05/28 18:41:24    472s]   Dominating TNS: -370.175
[05/28 18:41:24    472s] 
[05/28 18:41:24    472s]  test_worst_scenario
[05/28 18:41:24    472s]   Dominating endpoints: 2761
[05/28 18:41:24    472s]   Dominating TNS: -2.030
[05/28 18:41:24    472s] 
[05/28 18:41:24    473s] Deleting Lib Analyzer.
[05/28 18:41:24    473s] Begin: GigaOpt Global Optimization
[05/28 18:41:24    473s] *info: use new DP (enabled)
[05/28 18:41:24    473s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[05/28 18:41:24    473s] *info: Marking 97 level shifter instances dont touch
[05/28 18:41:24    473s] *info: Marking 0 isolation instances dont touch
[05/28 18:41:24    473s] Info: 92 clock nets excluded from IPO operation.
[05/28 18:41:24    473s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:53.2/0:08:17.5 (1.0), mem = 2056.9M
[05/28 18:41:24    473s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.42687.4
[05/28 18:41:24    473s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:41:24    473s] ### Creating PhyDesignMc. totSessionCpu=0:07:53 mem=2056.9M
[05/28 18:41:24    473s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[05/28 18:41:24    473s] OPERPROF: Starting DPlace-Init at level 1, MEM:2056.9M
[05/28 18:41:24    473s] z: 2, totalTracks: 1
[05/28 18:41:24    473s] z: 4, totalTracks: 1
[05/28 18:41:24    473s] z: 6, totalTracks: 1
[05/28 18:41:24    473s] z: 8, totalTracks: 1
[05/28 18:41:24    473s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:41:24    473s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2056.9M
[05/28 18:41:25    473s] OPERPROF:     Starting CMU at level 3, MEM:2056.9M
[05/28 18:41:25    473s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:2056.9M
[05/28 18:41:25    473s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.175, MEM:2056.9M
[05/28 18:41:25    473s] 
[05/28 18:41:25    473s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2056.9MB).
[05/28 18:41:25    473s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.283, MEM:2056.9M
[05/28 18:41:25    473s] TotalInstCnt at PhyDesignMc Initialization: 46,593
[05/28 18:41:25    473s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:54 mem=2056.9M
[05/28 18:41:25    473s] ### Creating RouteCongInterface, started
[05/28 18:41:25    474s] 
[05/28 18:41:25    474s] Creating Lib Analyzer ...
[05/28 18:41:25    474s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:41:25    474s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:41:25    474s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:41:25    474s] 
[05/28 18:41:26    474s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:55 mem=2056.9M
[05/28 18:41:26    474s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:55 mem=2056.9M
[05/28 18:41:26    474s] Creating Lib Analyzer, finished. 
[05/28 18:41:26    474s] 
[05/28 18:41:26    474s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/28 18:41:26    474s] 
[05/28 18:41:26    474s] #optDebug: {0, 1.200}
[05/28 18:41:26    474s] ### Creating RouteCongInterface, finished
[05/28 18:41:26    474s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:41:30    478s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:41:30    478s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:41:30    478s] Number of usable always-on cells: 18 :coeMultiBufferTransform
[05/28 18:41:30    478s] *info: 92 clock nets excluded
[05/28 18:41:30    478s] *info: Marking 97 level shifter instances dont touch
[05/28 18:41:30    478s] *info: Marking 0 isolation instances dont touch
[05/28 18:41:30    478s] *info: 3 special nets excluded.
[05/28 18:41:30    478s] *info: 1019 no-driver nets excluded.
[05/28 18:41:30    479s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 18:41:30    479s] Number of usable always-on cells: 18 :coeOptFanoutBufferTransform
[05/28 18:41:30    479s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 18:41:30    479s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 18:41:30    479s] Number of usable always-on cells: 18 :coeOptFanoutRebufferTransform
[05/28 18:41:32    480s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2076.0M
[05/28 18:41:32    480s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2076.0M
[05/28 18:41:32    481s] ** GigaOpt Global Opt WNS Slack -2.930  TNS Slack -372.205 
[05/28 18:41:32    481s] +--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:41:32    481s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |    Worst View     |Pathgroup|                     End Point                      |
[05/28 18:41:32    481s] +--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:41:32    481s] |  -2.930|-372.205|    42.00%|   0:00:00.0| 2092.0M|test_worst_scenario|  default| I_BLENDER_0/R_716/D                                |
[05/28 18:41:52    500s] |  -2.031|-250.863|    42.21%|   0:00:20.0| 2161.6M|func_worst_scenario|  default| I_BLENDER_1/s4_op2_reg_19_/D                       |
[05/28 18:41:54    502s] |  -2.031|-250.469|    42.21%|   0:00:02.0| 2164.4M|func_worst_scenario|  default| I_BLENDER_1/s4_op2_reg_19_/D                       |
[05/28 18:41:55    504s] |  -2.031|-250.469|    42.21%|   0:00:01.0| 2164.4M|func_worst_scenario|  default| I_BLENDER_1/s4_op2_reg_19_/D                       |
[05/28 18:42:04    513s] |  -1.555| -82.109|    42.26%|   0:00:09.0| 2164.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:14    522s] |  -1.459| -75.184|    42.30%|   0:00:10.0| 2163.9M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:15    523s] |  -1.459| -76.018|    42.30%|   0:00:01.0| 2163.9M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:15    524s] |  -1.459| -76.018|    42.30%|   0:00:00.0| 2163.9M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:18    526s] |  -1.428| -69.996|    42.31%|   0:00:03.0| 2163.9M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:22    530s] |  -1.394| -68.790|    42.32%|   0:00:04.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:22    531s] |  -1.394| -68.790|    42.32%|   0:00:00.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:23    531s] |  -1.394| -68.790|    42.32%|   0:00:01.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:24    532s] |  -1.394| -66.768|    42.33%|   0:00:01.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:27    535s] |  -1.394| -66.541|    42.34%|   0:00:03.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:27    536s] |  -1.394| -66.514|    42.34%|   0:00:00.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:28    536s] |  -1.394| -66.514|    42.34%|   0:00:01.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:29    537s] |  -1.394| -65.813|    42.35%|   0:00:01.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:31    540s] |  -1.394| -65.702|    42.36%|   0:00:02.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:32    540s] |  -1.394| -65.702|    42.36%|   0:00:01.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:32    541s] |  -1.394| -65.702|    42.36%|   0:00:00.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:33    542s] |  -1.394| -65.332|    42.37%|   0:00:01.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:36    544s] |  -1.394| -65.332|    42.37%|   0:00:03.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:36    545s] |  -1.394| -65.332|    42.37%|   0:00:00.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:37    545s] |  -1.394| -65.332|    42.37%|   0:00:01.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:38    546s] |  -1.394| -65.328|    42.37%|   0:00:01.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:40    549s] |  -1.394| -65.328|    42.37%|   0:00:02.0| 2163.4M|func_worst_scenario|  default| I_BLENDER_0/s4_op2_reg_18_/D                       |
[05/28 18:42:40    549s] +--------+--------+----------+------------+--------+-------------------+---------+----------------------------------------------------+
[05/28 18:42:40    549s] 
[05/28 18:42:40    549s] *** Finish pre-CTS Global Setup Fixing (cpu=0:01:08 real=0:01:08 mem=2163.4M) ***
[05/28 18:42:40    549s] 
[05/28 18:42:40    549s] *** Finish pre-CTS Setup Fixing (cpu=0:01:08 real=0:01:08 mem=2163.4M) ***
[05/28 18:42:40    549s] **** Begin NDR-Layer Usage Statistics ****
[05/28 18:42:40    549s] 0 Ndr or Layer constraints added by optimization 
[05/28 18:42:40    549s] **** End NDR-Layer Usage Statistics ****
[05/28 18:42:40    549s] ** GigaOpt Global Opt End WNS Slack -1.394  TNS Slack -65.328 
[05/28 18:42:40    549s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2128.4M
[05/28 18:42:41    549s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.130, REAL:0.135, MEM:2128.4M
[05/28 18:42:41    549s] TotalInstCnt at PhyDesignMc Destruction: 47,033
[05/28 18:42:41    549s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.42687.4
[05/28 18:42:41    549s] *** SetupOpt [finish] : cpu/real = 0:01:16.3/0:01:16.2 (1.0), totSession cpu/real = 0:09:09.5/0:09:33.7 (1.0), mem = 2128.4M
[05/28 18:42:41    549s] 
[05/28 18:42:41    549s] =============================================================================================
[05/28 18:42:41    549s]  Step TAT Report for GlobalOpt #1
[05/28 18:42:41    549s] =============================================================================================
[05/28 18:42:41    549s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:42:41    549s] ---------------------------------------------------------------------------------------------
[05/28 18:42:41    549s] [ SlackTraversorInit     ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 18:42:41    549s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   0.9 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 18:42:41    549s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:42:41    549s] [ PlacerInterfaceInit    ]      1   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[05/28 18:42:41    549s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 18:42:41    549s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:42:41    549s] [ TransformInit          ]      1   0:00:05.7  (   7.5 % )     0:00:05.7 /  0:00:05.7    1.0
[05/28 18:42:41    549s] [ OptSingleIteration     ]     25   0:00:00.2  (   0.3 % )     0:01:07.6 /  0:01:07.7    1.0
[05/28 18:42:41    549s] [ OptGetWeight           ]     25   0:00:07.0  (   9.2 % )     0:00:07.0 /  0:00:07.2    1.0
[05/28 18:42:41    549s] [ OptEval                ]     25   0:00:31.3  (  41.1 % )     0:00:31.3 /  0:00:31.3    1.0
[05/28 18:42:41    549s] [ OptCommit              ]     25   0:00:01.4  (   1.8 % )     0:00:01.4 /  0:00:01.4    1.0
[05/28 18:42:41    549s] [ IncrTimingUpdate       ]     16   0:00:03.4  (   4.4 % )     0:00:03.4 /  0:00:03.3    1.0
[05/28 18:42:41    549s] [ PostCommitDelayUpdate  ]     25   0:00:01.3  (   1.7 % )     0:00:06.3 /  0:00:06.3    1.0
[05/28 18:42:41    549s] [ IncrDelayCalc          ]    164   0:00:05.1  (   6.7 % )     0:00:05.1 /  0:00:05.1    1.0
[05/28 18:42:41    549s] [ SetupOptGetWorkingSet  ]     25   0:00:07.0  (   9.2 % )     0:00:07.0 /  0:00:07.0    1.0
[05/28 18:42:41    549s] [ SetupOptGetActiveNode  ]     25   0:00:01.3  (   1.7 % )     0:00:01.3 /  0:00:01.3    1.0
[05/28 18:42:41    549s] [ SetupOptSlackGraph     ]     25   0:00:09.6  (  12.7 % )     0:00:09.6 /  0:00:09.7    1.0
[05/28 18:42:41    549s] [ MISC                   ]          0:00:00.9  (   1.2 % )     0:00:00.9 /  0:00:00.9    1.0
[05/28 18:42:41    549s] ---------------------------------------------------------------------------------------------
[05/28 18:42:41    549s]  GlobalOpt #1 TOTAL                 0:01:16.2  ( 100.0 % )     0:01:16.2 /  0:01:16.3    1.0
[05/28 18:42:41    549s] ---------------------------------------------------------------------------------------------
[05/28 18:42:41    549s] 
[05/28 18:42:41    549s] End: GigaOpt Global Optimization
[05/28 18:42:41    550s] *** Timing NOT met, worst failing slack is -1.394
[05/28 18:42:41    550s] *** Check timing (0:00:00.0)
[05/28 18:42:41    550s] Deleting Lib Analyzer.
[05/28 18:42:41    550s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[05/28 18:42:41    550s] *info: Marking 97 level shifter instances dont touch
[05/28 18:42:41    550s] *info: Marking 0 isolation instances dont touch
[05/28 18:42:42    550s] Info: 92 clock nets excluded from IPO operation.
[05/28 18:42:42    550s] ### Creating LA Mngr. totSessionCpu=0:09:10 mem=2080.4M
[05/28 18:42:42    550s] ### Creating LA Mngr, finished. totSessionCpu=0:09:10 mem=2080.4M
[05/28 18:42:42    550s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[05/28 18:42:42    550s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2080.4M
[05/28 18:42:42    550s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.168, MEM:2080.4M
[05/28 18:42:42    550s] 
[05/28 18:42:42    550s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[05/28 18:42:42    550s] ### Creating PhyDesignMc. totSessionCpu=0:09:11 mem=2099.4M
[05/28 18:42:42    550s] OPERPROF: Starting DPlace-Init at level 1, MEM:2099.4M
[05/28 18:42:42    550s] z: 2, totalTracks: 1
[05/28 18:42:42    550s] z: 4, totalTracks: 1
[05/28 18:42:42    550s] z: 6, totalTracks: 1
[05/28 18:42:42    550s] z: 8, totalTracks: 1
[05/28 18:42:42    550s] #spOpts: N=32 minPadR=1.1 mergeVia=F 
[05/28 18:42:42    550s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2099.4M
[05/28 18:42:42    550s] OPERPROF:     Starting CMU at level 3, MEM:2099.4M
[05/28 18:42:42    550s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:2099.4M
[05/28 18:42:42    550s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.160, REAL:0.156, MEM:2099.4M
[05/28 18:42:42    550s] 
[05/28 18:42:42    551s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2099.4MB).
[05/28 18:42:42    551s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.269, MEM:2099.4M
[05/28 18:42:42    551s] TotalInstCnt at PhyDesignMc Initialization: 47,033
[05/28 18:42:42    551s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:11 mem=2099.4M
[05/28 18:42:42    551s] Begin: Area Reclaim Optimization
[05/28 18:42:42    551s] 
[05/28 18:42:42    551s] Creating Lib Analyzer ...
[05/28 18:42:43    551s] Total number of usable buffers from Lib Analyzer: 14 ( NBUFFX2_LVT NBUFFX4_LVT NBUFFX8_LVT NBUFFX16_LVT NBUFFX32_LVT AOBUFX4_LVT AOBUFX2_LVT AOBUFX1_LVT AOBUFX4_RVT AOBUFX2_RVT AOBUFX1_RVT AOBUFX4_HVT AOBUFX2_HVT AOBUFX1_HVT)
[05/28 18:42:43    551s] Total number of usable inverters from Lib Analyzer: 24 ( INVX1_LVT INVX0_LVT INVX1_RVT INVX0_RVT INVX2_LVT INVX2_RVT INVX4_LVT INVX4_RVT IBUFFX2_LVT INVX8_LVT IBUFFX4_LVT IBUFFX8_LVT IBUFFX16_LVT INVX32_LVT IBUFFX32_LVT AOINVX4_LVT AOINVX2_LVT AOINVX1_LVT AOINVX4_RVT AOINVX2_RVT AOINVX1_RVT AOINVX4_HVT AOINVX2_HVT AOINVX1_HVT)
[05/28 18:42:43    551s] Total number of usable delay cells from Lib Analyzer: 10 ( NBUFFX2_RVT NBUFFX2_HVT NBUFFX4_RVT NBUFFX4_HVT NBUFFX8_RVT NBUFFX8_HVT NBUFFX16_RVT NBUFFX16_HVT NBUFFX32_RVT NBUFFX32_HVT)
[05/28 18:42:43    551s] 
[05/28 18:42:43    552s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:12 mem=2117.5M
[05/28 18:42:43    552s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:12 mem=2117.5M
[05/28 18:42:43    552s] Creating Lib Analyzer, finished. 
[05/28 18:42:43    552s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:12.0/0:09:36.3 (1.0), mem = 2117.5M
[05/28 18:42:43    552s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.42687.5
[05/28 18:42:43    552s] ### Creating RouteCongInterface, started
[05/28 18:42:43    552s] 
[05/28 18:42:43    552s] #optDebug: {2, 1.000, 0.8500} {3, 0.867, 0.8500} {4, 0.735, 0.8500} {5, 0.602, 0.8500} {6, 0.470, 0.8500} {7, 0.337, 0.8014} {8, 0.072, 0.4751} {9, 0.004, 0.4037} {10, 0.004, 0.4037} 
[05/28 18:42:43    552s] 
[05/28 18:42:43    552s] #optDebug: {0, 1.200}
[05/28 18:42:43    552s] ### Creating RouteCongInterface, finished
[05/28 18:42:44    553s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2117.5M
[05/28 18:42:44    553s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2117.5M
[05/28 18:42:45    553s] Reclaim Optimization WNS Slack -1.394  TNS Slack -65.328 Density 42.37
[05/28 18:42:45    553s] +----------+---------+--------+--------+------------+--------+
[05/28 18:42:45    553s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/28 18:42:45    553s] +----------+---------+--------+--------+------------+--------+
[05/28 18:42:45    553s] |    42.37%|        -|  -1.394| -65.328|   0:00:00.0| 2117.5M|
[05/28 18:42:48    556s] |    42.37%|        9|  -1.394| -65.326|   0:00:03.0| 2155.6M|
[05/28 18:42:49    557s] |    42.37%|        3|  -1.394| -65.326|   0:00:01.0| 2155.6M|
[05/28 18:42:49    557s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/28 18:42:49    557s] |    42.37%|        0|  -1.394| -65.326|   0:00:00.0| 2155.6M|
[05/28 18:42:55    564s] |    42.23%|      223|  -1.394| -64.644|   0:00:06.0| 2155.6M|
[05/28 18:43:18    587s] |    41.85%|     2776|  -1.391| -63.478|   0:00:23.0| 2155.6M|
[05/28 18:43:20    588s] |    41.85%|       36|  -1.391| -63.474|   0:00:02.0| 2155.6M|
[05/28 18:43:20    588s] |    41.85%|        0|  -1.391| -63.474|   0:00:00.0| 2155.6M|
[05/28 18:43:20    588s] #optDebug: <stH: 1.6720 MiSeL: 13.7630>
[05/28 18:43:20    589s] |    41.85%|        0|  -1.391| -63.474|   0:00:00.0| 2155.6M|
[05/28 18:43:20    589s] +----------+---------+--------+--------+------------+--------+
[05/28 18:43:20    589s] Reclaim Optimization End WNS Slack -1.391  TNS Slack -63.474 Density 41.85
[05/28 18:43:20    589s] 
[05/28 18:43:20    589s] ** Summary: Restruct = 12 Buffer Deletion = 142 Declone = 104 Resize = 2646 **
[05/28 18:43:20    589s] --------------------------------------------------------------
[05/28 18:43:20    589s] |                                   | Total     | Sequential |
[05/28 18:43:20    589s] --------------------------------------------------------------
[05/28 18:43:20    589s] | Num insts resized                 |    2632  |     523    |
[05/28 18:43:20    589s] | Num insts undone                  |     166  |       0    |
[05/28 18:43:20    589s] | Num insts Downsized               |    2632  |     523    |
[05/28 18:43:20    589s] | Num insts Samesized               |       0  |       0    |
[05/28 18:43:20    589s] | Num insts Upsized                 |       0  |       0    |
[05/28 18:43:20    589s] | Num multiple commits+uncommits    |      14  |       -    |
[05/28 18:43:20    589s] --------------------------------------------------------------
[05/28 18:43:20    589s] **** Begin NDR-Layer Usage Statistics ****
[05/28 18:43:20    589s] 0 Ndr or Layer constraints added by optimization 
[05/28 18:43:20    589s] **** End NDR-Layer Usage Statistics ****
[05/28 18:43:20    589s] End: Core Area Reclaim Optimization (cpu = 0:00:37.9) (real = 0:00:38.0) **
[05/28 18:43:20    589s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.42687.5
[05/28 18:43:20    589s] *** AreaOpt [finish] : cpu/real = 0:00:37.2/0:00:37.2 (1.0), totSession cpu/real = 0:09:49.2/0:10:13.4 (1.0), mem = 2155.6M
[05/28 18:43:20    589s] 
[05/28 18:43:20    589s] =============================================================================================
[05/28 18:43:20    589s]  Step TAT Report for AreaOpt #1
[05/28 18:43:20    589s] =============================================================================================
[05/28 18:43:20    589s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[05/28 18:43:20    589s] ---------------------------------------------------------------------------------------------
[05/28 18:43:20    589s] [ SlackTraversorInit     ]      1   0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.4    1.0
[05/28 18:43:20    589s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[05/28 18:43:20    589s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:43:20    589s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[05/28 18:43:20    589s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0   163.8
[05/28 18:43:20    589s] [ OptSingleIteration     ]      8   0:00:01.0  (   2.5 % )     0:00:34.2 /  0:00:34.2    1.0
[05/28 18:43:20    589s] [ OptGetWeight           ]    311   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[05/28 18:43:20    589s] [ OptEval                ]    311   0:00:14.6  (  38.4 % )     0:00:14.6 /  0:00:14.5    1.0
[05/28 18:43:20    589s] [ OptCommit              ]    311   0:00:00.5  (   1.2 % )     0:00:00.5 /  0:00:00.4    0.9
[05/28 18:43:20    589s] [ IncrTimingUpdate       ]    143   0:00:08.9  (  23.5 % )     0:00:08.9 /  0:00:08.9    1.0
[05/28 18:43:20    589s] [ PostCommitDelayUpdate  ]    353   0:00:02.1  (   5.6 % )     0:00:09.3 /  0:00:09.3    1.0
[05/28 18:43:20    589s] [ IncrDelayCalc          ]    583   0:00:07.1  (  18.9 % )     0:00:07.1 /  0:00:07.1    1.0
[05/28 18:43:20    589s] [ MISC                   ]          0:00:02.5  (   6.5 % )     0:00:02.5 /  0:00:02.5    1.0
[05/28 18:43:20    589s] ---------------------------------------------------------------------------------------------
[05/28 18:43:20    589s]  AreaOpt #1 TOTAL                   0:00:37.9  ( 100.0 % )     0:00:37.9 /  0:00:37.9    1.0
[05/28 18:43:20    589s] ---------------------------------------------------------------------------------------------
[05/28 18:43:20    589s] 
[05/28 18:43:20    589s] Executing incremental physical updates
[05/28 18:43:20    589s] Executing incremental physical updates
[05/28 18:43:20    589s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2120.5M
[05/28 18:43:20    589s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.140, REAL:0.138, MEM:2120.5M
[05/28 18:43:20    589s] TotalInstCnt at PhyDesignMc Destruction: 46,778
[05/28 18:43:20    589s] End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:38, mem=2080.53M, totSessionCpu=0:09:49).
[05/28 18:43:21    590s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2080.5M
[05/28 18:43:21    590s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.170, REAL:0.166, MEM:2080.5M
[05/28 18:43:21    590s] 
[05/28 18:43:21    590s] **INFO: Flow update: Design is easy to close.
[05/28 18:43:21    590s] 
[05/28 18:43:21    590s] *** Start incrementalPlace ***
[05/28 18:43:21    590s] User Input Parameters:
[05/28 18:43:21    590s] - Congestion Driven    : On
[05/28 18:43:21    590s] - Timing Driven        : On
[05/28 18:43:21    590s] - Area-Violation Based : On
[05/28 18:43:21    590s] - Start Rollback Level : -5
[05/28 18:43:21    590s] - Legalized            : On
[05/28 18:43:21    590s] - Window Based         : Off
[05/28 18:43:21    590s] - eDen incr mode       : Off
[05/28 18:43:21    590s] - Small incr mode      : Off
[05/28 18:43:21    590s] 
[05/28 18:43:22    590s] no activity file in design. spp won't run.
[05/28 18:43:22    590s] Collecting buffer chain nets ...
[05/28 18:43:22    590s] SKP will enable view:
[05/28 18:43:22    590s]   func_worst_scenario
[05/28 18:43:22    590s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2080.5M
[05/28 18:43:22    590s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.021, MEM:2080.5M
[05/28 18:43:22    590s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2080.5M
[05/28 18:43:22    590s] Starting Early Global Route congestion estimation: mem = 2080.5M
[05/28 18:43:22    590s] (I)       Started Loading and Dumping File ( Curr Mem: 2080.53 MB )
[05/28 18:43:22    590s] (I)       Reading DB...
[05/28 18:43:22    590s] (I)       Read data from FE... (mem=2080.5M)
[05/28 18:43:22    590s] (I)       Read nodes and places... (mem=2080.5M)
[05/28 18:43:22    590s] (I)       Done Read nodes and places (cpu=0.070s, mem=2095.4M)
[05/28 18:43:22    590s] (I)       Read nets... (mem=2095.4M)
[05/28 18:43:22    590s] (I)       Done Read nets (cpu=0.210s, mem=2105.9M)
[05/28 18:43:22    590s] (I)       Done Read data from FE (cpu=0.280s, mem=2105.9M)
[05/28 18:43:22    590s] (I)       before initializing RouteDB syMemory usage = 2105.9 MB
[05/28 18:43:22    590s] (I)       Honor MSV route constraint: false
[05/28 18:43:22    590s] (I)       Maximum routing layer  : 127
[05/28 18:43:22    590s] (I)       Minimum routing layer  : 2
[05/28 18:43:22    590s] (I)       Supply scale factor H  : 1.00
[05/28 18:43:22    590s] (I)       Supply scale factor V  : 1.00
[05/28 18:43:22    590s] (I)       Tracks used by clock wire: 0
[05/28 18:43:22    590s] (I)       Reverse direction      : 
[05/28 18:43:22    590s] (I)       Honor partition pin guides: true
[05/28 18:43:22    590s] (I)       Route selected nets only: false
[05/28 18:43:22    590s] (I)       Route secondary PG pins: false
[05/28 18:43:22    590s] (I)       Second PG max fanout   : 2147483647
[05/28 18:43:22    590s] (I)       Apply function for special wires: true
[05/28 18:43:22    590s] (I)       Layer by layer blockage reading: true
[05/28 18:43:22    590s] (I)       Offset calculation fix : true
[05/28 18:43:22    590s] (I)       Route stripe layer range: 
[05/28 18:43:22    590s] (I)       Honor partition fences : 
[05/28 18:43:22    590s] (I)       Honor partition pin    : 
[05/28 18:43:22    590s] (I)       Honor partition fences with feedthrough: 
[05/28 18:43:22    590s] (I)       Counted 59106 PG shapes. We will not process PG shapes layer by layer.
[05/28 18:43:22    590s] (I)       Use row-based GCell size
[05/28 18:43:22    590s] (I)       Use row-based GCell align
[05/28 18:43:22    590s] (I)       GCell unit size   : 1672
[05/28 18:43:22    590s] (I)       GCell multiplier  : 1
[05/28 18:43:22    590s] (I)       GCell row height  : 1672
[05/28 18:43:22    590s] (I)       Actual row height : 1672
[05/28 18:43:22    590s] (I)       GCell align ref   : 10032 10032
[05/28 18:43:22    590s] [NR-eGR] Track table information for default rule: 
[05/28 18:43:22    590s] [NR-eGR] M1 has no routable track
[05/28 18:43:22    590s] [NR-eGR] M2 has single uniform track structure
[05/28 18:43:22    590s] [NR-eGR] M3 has single uniform track structure
[05/28 18:43:22    590s] [NR-eGR] M4 has single uniform track structure
[05/28 18:43:22    590s] [NR-eGR] M5 has single uniform track structure
[05/28 18:43:22    590s] [NR-eGR] M6 has single uniform track structure
[05/28 18:43:22    590s] [NR-eGR] M7 has single uniform track structure
[05/28 18:43:22    590s] [NR-eGR] M8 has single uniform track structure
[05/28 18:43:22    590s] [NR-eGR] M9 has single uniform track structure
[05/28 18:43:22    590s] [NR-eGR] MRDL has single uniform track structure
[05/28 18:43:22    590s] (I)       ===========================================================================
[05/28 18:43:22    590s] (I)       == Report All Rule Vias ==
[05/28 18:43:22    590s] (I)       ===========================================================================
[05/28 18:43:22    590s] (I)        Via Rule : (Default)
[05/28 18:43:22    590s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[05/28 18:43:22    590s] (I)       ---------------------------------------------------------------------------
[05/28 18:43:22    590s] (I)        1    1 : VIA12SQ_C                   1 : VIA12SQ_C                
[05/28 18:43:22    590s] (I)        2    7 : VIA23SQ_C                   7 : VIA23SQ_C                
[05/28 18:43:22    590s] (I)        3   13 : VIA34SQ_C                  13 : VIA34SQ_C                
[05/28 18:43:22    590s] (I)        4   19 : VIA45SQ_C                  19 : VIA45SQ_C                
[05/28 18:43:22    590s] (I)        5   25 : VIA56SQ_C                  25 : VIA56SQ_C                
[05/28 18:43:22    590s] (I)        6   31 : VIA67SQ_C                  31 : VIA67SQ_C                
[05/28 18:43:22    590s] (I)        7   37 : VIA78SQ_C                  37 : VIA78SQ_C                
[05/28 18:43:22    590s] (I)        8   43 : VIA89_C                    43 : VIA89_C                  
[05/28 18:43:22    590s] (I)        9   45 : VIA9RDL                    45 : VIA9RDL                  
[05/28 18:43:22    590s] (I)       10    0 : ---                         0 : ---                      
[05/28 18:43:22    590s] (I)       ===========================================================================
[05/28 18:43:22    590s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2105.91 MB )
[05/28 18:43:22    590s] [NR-eGR] Read 94267 PG shapes
[05/28 18:43:22    590s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2105.91 MB )
[05/28 18:43:22    590s] [NR-eGR] #Routing Blockages  : 0
[05/28 18:43:22    590s] [NR-eGR] #Instance Blockages : 15484
[05/28 18:43:22    590s] [NR-eGR] #PG Blockages       : 94267
[05/28 18:43:22    590s] [NR-eGR] #Bump Blockages     : 0
[05/28 18:43:22    590s] [NR-eGR] #Boundary Blockages : 0
[05/28 18:43:22    590s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[05/28 18:43:22    591s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/28 18:43:22    591s] (I)       readDataFromPlaceDB
[05/28 18:43:22    591s] (I)       Read net information..
[05/28 18:43:22    591s] [NR-eGR] Read numTotalNets=49415  numIgnoredNets=0
[05/28 18:43:22    591s] (I)       Read testcase time = 0.030 seconds
[05/28 18:43:22    591s] 
[05/28 18:43:22    591s] (I)       early_global_route_priority property id does not exist.
[05/28 18:43:22    591s] (I)       Start initializing grid graph
[05/28 18:43:22    591s] (I)       End initializing grid graph
[05/28 18:43:22    591s] (I)       Model blockages into capacity
[05/28 18:43:22    591s] (I)       Read Num Blocks=117287  Num Prerouted Wires=0  Num CS=0
[05/28 18:43:22    591s] (I)       Started Modeling ( Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Started Modeling Layer 1 ( Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Started Modeling Layer 2 ( Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Layer 1 (V) : #blockages 26453 : #preroutes 0
[05/28 18:43:22    591s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Started Modeling Layer 3 ( Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Layer 2 (H) : #blockages 26455 : #preroutes 0
[05/28 18:43:22    591s] (I)       Finished Modeling Layer 3 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Started Modeling Layer 4 ( Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Layer 3 (V) : #blockages 20049 : #preroutes 0
[05/28 18:43:22    591s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Started Modeling Layer 5 ( Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Layer 4 (H) : #blockages 20857 : #preroutes 0
[05/28 18:43:22    591s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Started Modeling Layer 6 ( Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Layer 5 (V) : #blockages 13022 : #preroutes 0
[05/28 18:43:22    591s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Started Modeling Layer 7 ( Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Layer 6 (H) : #blockages 9640 : #preroutes 0
[05/28 18:43:22    591s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Started Modeling Layer 8 ( Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Layer 7 (V) : #blockages 811 : #preroutes 0
[05/28 18:43:22    591s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Started Modeling Layer 9 ( Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Layer 8 (H) : #blockages 0 : #preroutes 0
[05/28 18:43:22    591s] (I)       Finished Modeling Layer 9 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Started Modeling Layer 10 ( Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Layer 9 (V) : #blockages 0 : #preroutes 0
[05/28 18:43:22    591s] (I)       Finished Modeling Layer 10 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 2116.84 MB )
[05/28 18:43:22    591s] (I)       -- layer congestion ratio --
[05/28 18:43:22    591s] (I)       Layer 1 : 0.100000
[05/28 18:43:22    591s] (I)       Layer 2 : 0.700000
[05/28 18:43:22    591s] (I)       Layer 3 : 0.700000
[05/28 18:43:22    591s] (I)       Layer 4 : 0.700000
[05/28 18:43:22    591s] (I)       Layer 5 : 0.700000
[05/28 18:43:22    591s] (I)       Layer 6 : 0.700000
[05/28 18:43:22    591s] (I)       Layer 7 : 0.700000
[05/28 18:43:22    591s] (I)       Layer 8 : 0.700000
[05/28 18:43:22    591s] (I)       Layer 9 : 0.700000
[05/28 18:43:22    591s] (I)       Layer 10 : 0.700000
[05/28 18:43:22    591s] (I)       ----------------------------
[05/28 18:43:22    591s] (I)       Number of ignored nets = 0
[05/28 18:43:22    591s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/28 18:43:22    591s] (I)       Number of clock nets = 92.  Ignored: No
[05/28 18:43:22    591s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/28 18:43:22    591s] (I)       Number of special nets = 0.  Ignored: Yes
[05/28 18:43:22    591s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/28 18:43:22    591s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/28 18:43:22    591s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/28 18:43:22    591s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/28 18:43:22    591s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/28 18:43:22    591s] [NR-eGR] There are 92 clock nets ( 0 with NDR ).
[05/28 18:43:22    591s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2116.8 MB
[05/28 18:43:22    591s] (I)       Ndr track 0 does not exist
[05/28 18:43:22    591s] (I)       Layer1  viaCost=300.00
[05/28 18:43:22    591s] (I)       Layer2  viaCost=200.00
[05/28 18:43:22    591s] (I)       Layer3  viaCost=100.00
[05/28 18:43:22    591s] (I)       Layer4  viaCost=100.00
[05/28 18:43:22    591s] (I)       Layer5  viaCost=100.00
[05/28 18:43:22    591s] (I)       Layer6  viaCost=100.00
[05/28 18:43:22    591s] (I)       Layer7  viaCost=100.00
[05/28 18:43:22    591s] (I)       Layer8  viaCost=100.00
[05/28 18:43:22    591s] (I)       Layer9  viaCost=300.00
[05/28 18:43:22    591s] (I)       ---------------------Grid Graph Info--------------------
[05/28 18:43:22    591s] (I)       Routing area        : (0, 0) - (820040, 770032)
[05/28 18:43:22    591s] (I)       Core area           : (10032, 10032) - (810008, 760000)
[05/28 18:43:22    591s] (I)       Site width          :   152  (dbu)
[05/28 18:43:22    591s] (I)       Row height          :  1672  (dbu)
[05/28 18:43:22    591s] (I)       GCell row height    :  1672  (dbu)
[05/28 18:43:22    591s] (I)       GCell width         :  1672  (dbu)
[05/28 18:43:22    591s] (I)       GCell height        :  1672  (dbu)
[05/28 18:43:22    591s] (I)       Grid                :   491   461    10
[05/28 18:43:22    591s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[05/28 18:43:22    591s] (I)       Vertical capacity   :     0  1672     0  1672     0  1672     0  1672     0  1672
[05/28 18:43:22    591s] (I)       Horizontal capacity :     0     0  1672     0  1672     0  1672     0  1672     0
[05/28 18:43:22    591s] (I)       Default wire width  :    50    56    56    56    56    56    56    56   160  2000
[05/28 18:43:22    591s] (I)       Default wire space  :    50    56    56    56    56    56    56    56    56  2000
[05/28 18:43:22    591s] (I)       Default wire pitch  :   100   112   112   112   112   112   112   112   216  4000
[05/28 18:43:22    591s] (I)       Default pitch size  :   100   152   304   304   608   608  1216  1216  2432  4864
[05/28 18:43:22    591s] (I)       First track coord   :     0   152   152   152   760   760  1368  1368  2584  5016
[05/28 18:43:22    591s] (I)       Num tracks per GCell: 16.72 11.00  5.50  5.50  2.75  2.75  1.38  1.38  0.69  0.34
[05/28 18:43:22    591s] (I)       Total num of tracks :     0  5394  2533  2697  1266  1348   633   674   316   168
[05/28 18:43:22    591s] (I)       Num of masks        :     1     1     1     1     1     1     1     1     1     1
[05/28 18:43:22    591s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[05/28 18:43:22    591s] (I)       --------------------------------------------------------
[05/28 18:43:22    591s] 
[05/28 18:43:22    591s] [NR-eGR] ============ Routing rule table ============
[05/28 18:43:22    591s] [NR-eGR] Rule id: 0  Nets: 49415 
[05/28 18:43:22    591s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[05/28 18:43:22    591s] (I)       Pitch:  L1=100  L2=152  L3=304  L4=304  L5=608  L6=608  L7=1216  L8=1216  L9=2432  L10=4864
[05/28 18:43:22    591s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:43:22    591s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1  L9=1  L10=1
[05/28 18:43:22    591s] [NR-eGR] ========================================
[05/28 18:43:22    591s] [NR-eGR] 
[05/28 18:43:22    591s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/28 18:43:22    591s] (I)       blocked tracks on layer2 : = 996674 / 2486634 (40.08%)
[05/28 18:43:22    591s] (I)       blocked tracks on layer3 : = 475369 / 1243703 (38.22%)
[05/28 18:43:22    591s] (I)       blocked tracks on layer4 : = 500229 / 1243317 (40.23%)
[05/28 18:43:22    591s] (I)       blocked tracks on layer5 : = 244655 / 621606 (39.36%)
[05/28 18:43:22    591s] (I)       blocked tracks on layer6 : = 20146 / 621428 (3.24%)
[05/28 18:43:22    591s] (I)       blocked tracks on layer7 : = 28297 / 310803 (9.10%)
[05/28 18:43:22    591s] (I)       blocked tracks on layer8 : = 24741 / 310714 (7.96%)
[05/28 18:43:22    591s] (I)       blocked tracks on layer9 : = 0 / 155156 (0.00%)
[05/28 18:43:22    591s] (I)       blocked tracks on layer10 : = 0 / 77448 (0.00%)
[05/28 18:43:22    591s] (I)       After initializing earlyGlobalRoute syMemory usage = 2127.6 MB
[05/28 18:43:22    591s] (I)       Finished Loading and Dumping File ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:22    591s] (I)       Started Global Routing ( Curr Mem: 2127.65 MB )
[05/28 18:43:22    591s] (I)       ============= Initialization =============
[05/28 18:43:22    591s] (I)       totalPins=180842  totalGlobalPin=173423 (95.90%)
[05/28 18:43:22    591s] (I)       Started Build MST ( Curr Mem: 2127.65 MB )
[05/28 18:43:22    591s] (I)       Generate topology with single threads
[05/28 18:43:23    591s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       total 2D Cap : 4839754 = (1589330 H, 3250424 V)
[05/28 18:43:23    591s] [NR-eGR] Layer group 1: route 49415 net(s) in layer range [2, 10]
[05/28 18:43:23    591s] (I)       ============  Phase 1a Route ============
[05/28 18:43:23    591s] (I)       Started Phase 1a ( Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Finished Phase 1a ( CPU: 0.16 sec, Real: 0.17 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[05/28 18:43:23    591s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Usage: 566513 = (271126 H, 295387 V) = (17.06% H, 9.09% V) = (4.533e+05um H, 4.939e+05um V)
[05/28 18:43:23    591s] (I)       
[05/28 18:43:23    591s] (I)       ============  Phase 1b Route ============
[05/28 18:43:23    591s] (I)       Started Phase 1b ( Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Usage: 566970 = (271286 H, 295684 V) = (17.07% H, 9.10% V) = (4.536e+05um H, 4.944e+05um V)
[05/28 18:43:23    591s] (I)       
[05/28 18:43:23    591s] (I)       earlyGlobalRoute overflow of layer group 1: 0.55% H + 0.08% V. EstWL: 9.479738e+05um
[05/28 18:43:23    591s] (I)       Congestion metric : 0.55%H 0.08%V, 0.63%HV
[05/28 18:43:23    591s] (I)       Congestion threshold : each 60.00, sum 90.00
[05/28 18:43:23    591s] (I)       ============  Phase 1c Route ============
[05/28 18:43:23    591s] (I)       Started Phase 1c ( Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Level2 Grid: 99 x 93
[05/28 18:43:23    591s] (I)       Started Two Level Routing ( Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Finished Phase 1c ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Usage: 567037 = (271293 H, 295744 V) = (17.07% H, 9.10% V) = (4.536e+05um H, 4.945e+05um V)
[05/28 18:43:23    591s] (I)       
[05/28 18:43:23    591s] (I)       ============  Phase 1d Route ============
[05/28 18:43:23    591s] (I)       Started Phase 1d ( Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Finished Phase 1d ( CPU: 0.04 sec, Real: 0.05 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Usage: 567088 = (271293 H, 295795 V) = (17.07% H, 9.10% V) = (4.536e+05um H, 4.946e+05um V)
[05/28 18:43:23    591s] (I)       
[05/28 18:43:23    591s] (I)       ============  Phase 1e Route ============
[05/28 18:43:23    591s] (I)       Started Phase 1e ( Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Finished Legalize Blockage Violations ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Finished Phase 1e ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Usage: 567088 = (271293 H, 295795 V) = (17.07% H, 9.10% V) = (4.536e+05um H, 4.946e+05um V)
[05/28 18:43:23    591s] (I)       
[05/28 18:43:23    591s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.30% H + 0.08% V. EstWL: 9.481711e+05um
[05/28 18:43:23    591s] [NR-eGR] 
[05/28 18:43:23    591s] (I)       Current Phase 1l[Initialization] ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    591s] (I)       Running layer assignment with 1 threads
[05/28 18:43:23    592s] (I)       Finished Phase 1l ( CPU: 0.38 sec, Real: 0.37 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    592s] (I)       ============  Phase 1l Route ============
[05/28 18:43:23    592s] (I)       
[05/28 18:43:23    592s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/28 18:43:23    592s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/28 18:43:23    592s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/28 18:43:23    592s] [NR-eGR]       Layer              (1-4)             (5-8)            (9-11)    OverCon 
[05/28 18:43:23    592s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 18:43:23    592s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:43:23    592s] [NR-eGR]      M2  (2)       231( 0.16%)        70( 0.05%)         4( 0.00%)   ( 0.21%) 
[05/28 18:43:23    592s] [NR-eGR]      M3  (3)      1672( 1.17%)        23( 0.02%)         0( 0.00%)   ( 1.18%) 
[05/28 18:43:23    592s] [NR-eGR]      M4  (4)        55( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/28 18:43:23    592s] [NR-eGR]      M5  (5)       552( 0.38%)         0( 0.00%)         0( 0.00%)   ( 0.38%) 
[05/28 18:43:23    592s] [NR-eGR]      M6  (6)        96( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/28 18:43:23    592s] [NR-eGR]      M7  (7)       281( 0.13%)         0( 0.00%)         0( 0.00%)   ( 0.13%) 
[05/28 18:43:23    592s] [NR-eGR]      M8  (8)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:43:23    592s] [NR-eGR]      M9  (9)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:43:23    592s] [NR-eGR]    MRDL (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/28 18:43:23    592s] [NR-eGR] --------------------------------------------------------------------------------
[05/28 18:43:23    592s] [NR-eGR] Total             2898( 0.20%)        93( 0.01%)         4( 0.00%)   ( 0.21%) 
[05/28 18:43:23    592s] [NR-eGR] 
[05/28 18:43:23    592s] (I)       Finished Global Routing ( CPU: 1.01 sec, Real: 1.00 sec, Curr Mem: 2127.65 MB )
[05/28 18:43:23    592s] (I)       total 2D Cap : 4860415 = (1596602 H, 3263813 V)
[05/28 18:43:23    592s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.19% H + 0.02% V
[05/28 18:43:23    592s] [NR-eGR] Overflow after earlyGlobalRoute 0.22% H + 0.02% V
[05/28 18:43:23    592s] Early Global Route congestion estimation runtime: 1.61 seconds, mem = 2127.6M
[05/28 18:43:23    592s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.610, REAL:1.610, MEM:2127.6M
[05/28 18:43:23    592s] OPERPROF: Starting HotSpotCal at level 1, MEM:2127.6M
[05/28 18:43:23    592s] [hotspot] +------------+---------------+---------------+
[05/28 18:43:23    592s] [hotspot] |            |   max hotspot | total hotspot |
[05/28 18:43:23    592s] [hotspot] +------------+---------------+---------------+
[05/28 18:43:24    592s] [hotspot] | normalized |          0.52 |          1.57 |
[05/28 18:43:24    592s] [hotspot] +------------+---------------+---------------+
[05/28 18:43:24    592s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.52, normalized total congestion hotspot area = 1.57 (area is in unit of 4 std-cell row bins)
[05/28 18:43:24    592s] [hotspot] max/total 0.52/1.57, big hotspot (>10) total 0.00
[05/28 18:43:24    592s] [hotspot] top 2 congestion hotspot bounding boxes and scores of normalized hotspot
[05/28 18:43:24    592s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:43:24    592s] [hotspot] | top |            hotspot bbox             | hotspot score |
[05/28 18:43:24    592s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:43:24    592s] [hotspot] |  1  |   200.64   521.66   227.39   548.42 |        1.31   |
[05/28 18:43:24    592s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:43:24    592s] [hotspot] |  2  |   173.89   508.29   200.64   535.04 |        0.26   |
[05/28 18:43:24    592s] [hotspot] +-----+-------------------------------------+---------------+
[05/28 18:43:24    592s] Top 2 hotspots total area: 1.57
[05/28 18:43:24    592s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.018, MEM:2127.6M
[05/28 18:43:24    592s] 
[05/28 18:43:24    592s] === incrementalPlace Internal Loop 1 ===
[05/28 18:43:24    592s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[05/28 18:43:24    592s] OPERPROF: Starting IPInitSPData at level 1, MEM:2127.6M
[05/28 18:43:24    592s] z: 2, totalTracks: 1
[05/28 18:43:24    592s] z: 4, totalTracks: 1
[05/28 18:43:24    592s] z: 6, totalTracks: 1
[05/28 18:43:24    592s] z: 8, totalTracks: 1
[05/28 18:43:24    592s] #spOpts: N=32 minPadR=1.1 
[05/28 18:43:24    592s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2127.6M
[05/28 18:43:24    592s] 
[05/28 18:43:24    592s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.320, REAL:0.319, MEM:2127.6M
[05/28 18:43:24    592s] OPERPROF:   Starting post-place ADS at level 2, MEM:2127.6M
[05/28 18:43:24    592s] 
[05/28 18:43:24    592s] ADSU 0.425 -> 0.426. GS 13.376
[05/28 18:43:24    592s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.170, REAL:0.168, MEM:2127.6M
[05/28 18:43:24    592s] OPERPROF:   Starting spMPad at level 2, MEM:2127.6M
[05/28 18:43:24    592s] OPERPROF:     Starting spContextMPad at level 3, MEM:2127.6M
[05/28 18:43:24    592s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2127.6M
[05/28 18:43:24    592s] OPERPROF:   Finished spMPad at level 2, CPU:0.040, REAL:0.037, MEM:2127.6M
[05/28 18:43:24    592s] Identified 426 spare or floating instances, with no clusters.
[05/28 18:43:24    592s] 
[05/28 18:43:24    592s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2127.6M
[05/28 18:43:24    592s] no activity file in design. spp won't run.
[05/28 18:43:24    592s] [spp] 0
[05/28 18:43:24    592s] [adp] 0:1:1:3
[05/28 18:43:24    592s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.020, REAL:0.016, MEM:2127.6M
[05/28 18:43:24    592s] SP #FI/SF FL/PI 97/22 46255/0
[05/28 18:43:24    592s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.660, REAL:0.666, MEM:2127.6M
[05/28 18:43:24    592s] PP off. flexM 0
[05/28 18:43:24    593s] OPERPROF: Starting CDPad at level 1, MEM:2127.6M
[05/28 18:43:24    593s] 3DP is on.
[05/28 18:43:24    593s] 3DP OF M2 0.011, M4 0.002. Diff 0
[05/28 18:43:24    593s] design sh 0.019.
[05/28 18:43:24    593s] design sh 0.016.
[05/28 18:43:24    593s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[05/28 18:43:24    593s] design sh 0.015.
[05/28 18:43:25    594s] CDPadU 0.512 -> 0.503. R=0.425, N=46255, GS=1.672
[05/28 18:43:25    594s] OPERPROF: Finished CDPad at level 1, CPU:1.090, REAL:1.089, MEM:2131.8M
[05/28 18:43:25    594s] OPERPROF: Starting InitSKP at level 1, MEM:2131.8M
[05/28 18:43:25    594s] no activity file in design. spp won't run.
[05/28 18:43:30    598s] no activity file in design. spp won't run.
[05/28 18:43:36    605s] *** Finished SKP initialization (cpu=0:00:11.2, real=0:00:11.0)***
[05/28 18:43:36    605s] OPERPROF: Finished InitSKP at level 1, CPU:11.200, REAL:11.113, MEM:2196.5M
[05/28 18:43:36    605s] NP #FI/FS/SF FL/PI: 562/0/425 46256/0
[05/28 18:43:37    605s] no activity file in design. spp won't run.
[05/28 18:43:37    605s] 
[05/28 18:43:37    605s] AB Est...
[05/28 18:43:37    605s] OPERPROF: Starting npPlace at level 1, MEM:2207.1M
[05/28 18:43:38    606s] OPERPROF: Finished npPlace at level 1, CPU:0.670, REAL:0.673, MEM:2321.5M
[05/28 18:43:38    606s] Iteration  5: Skipped, with CDP Off
[05/28 18:43:38    606s] 
[05/28 18:43:38    606s] AB Est...
[05/28 18:43:38    606s] OPERPROF: Starting npPlace at level 1, MEM:2321.5M
[05/28 18:43:38    607s] OPERPROF: Finished npPlace at level 1, CPU:0.570, REAL:0.565, MEM:2321.5M
[05/28 18:43:38    607s] Iteration  6: Skipped, with CDP Off
[05/28 18:43:38    607s] 
[05/28 18:43:38    607s] AB Est...
[05/28 18:43:38    607s] OPERPROF: Starting npPlace at level 1, MEM:2321.5M
[05/28 18:43:39    607s] OPERPROF: Finished npPlace at level 1, CPU:0.520, REAL:0.518, MEM:2321.5M
[05/28 18:43:39    607s] Iteration  7: Skipped, with CDP Off
[05/28 18:43:39    608s] OPERPROF: Starting npPlace at level 1, MEM:2321.5M
[05/28 18:43:40    608s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/28 18:43:40    608s] No instances found in the vector
[05/28 18:43:40    608s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2321.5M, DRC: 0)
[05/28 18:43:40    608s] 0 (out of 0) MH cells were successfully legalized.
