<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4666" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4666{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4666{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4666{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4666{left:189px;bottom:998px;letter-spacing:-0.15px;}
#t5_4666{left:525px;bottom:998px;letter-spacing:-0.1px;}
#t6_4666{left:525px;bottom:976px;letter-spacing:-0.11px;}
#t7_4666{left:525px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t8_4666{left:525px;bottom:943px;letter-spacing:-0.11px;}
#t9_4666{left:525px;bottom:926px;letter-spacing:-0.12px;}
#ta_4666{left:189px;bottom:901px;letter-spacing:-0.12px;}
#tb_4666{left:525px;bottom:901px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_4666{left:525px;bottom:880px;letter-spacing:-0.11px;word-spacing:0.01px;}
#td_4666{left:525px;bottom:863px;letter-spacing:-0.12px;}
#te_4666{left:525px;bottom:846px;letter-spacing:-0.11px;}
#tf_4666{left:189px;bottom:822px;letter-spacing:-0.12px;}
#tg_4666{left:525px;bottom:822px;letter-spacing:-0.12px;word-spacing:0.01px;}
#th_4666{left:525px;bottom:800px;letter-spacing:-0.11px;word-spacing:0.01px;}
#ti_4666{left:525px;bottom:784px;letter-spacing:-0.12px;word-spacing:-0.39px;}
#tj_4666{left:525px;bottom:767px;letter-spacing:-0.11px;}
#tk_4666{left:189px;bottom:742px;letter-spacing:-0.13px;}
#tl_4666{left:525px;bottom:742px;letter-spacing:-0.13px;}
#tm_4666{left:189px;bottom:718px;letter-spacing:-0.13px;}
#tn_4666{left:525px;bottom:718px;letter-spacing:-0.13px;}
#to_4666{left:189px;bottom:694px;letter-spacing:-0.12px;}
#tp_4666{left:525px;bottom:694px;letter-spacing:-0.12px;}
#tq_4666{left:189px;bottom:669px;letter-spacing:-0.12px;}
#tr_4666{left:525px;bottom:669px;letter-spacing:-0.12px;}
#ts_4666{left:189px;bottom:645px;letter-spacing:-0.12px;}
#tt_4666{left:525px;bottom:645px;letter-spacing:-0.14px;}
#tu_4666{left:85px;bottom:620px;letter-spacing:-0.18px;}
#tv_4666{left:142px;bottom:620px;letter-spacing:-0.15px;}
#tw_4666{left:189px;bottom:620px;letter-spacing:-0.15px;}
#tx_4666{left:432px;bottom:620px;letter-spacing:-0.16px;}
#ty_4666{left:525px;bottom:620px;letter-spacing:-0.12px;}
#tz_4666{left:525px;bottom:599px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_4666{left:189px;bottom:574px;letter-spacing:-0.14px;}
#t11_4666{left:525px;bottom:574px;letter-spacing:-0.12px;}
#t12_4666{left:525px;bottom:553px;letter-spacing:-0.11px;}
#t13_4666{left:525px;bottom:536px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#t14_4666{left:525px;bottom:519px;letter-spacing:-0.12px;}
#t15_4666{left:525px;bottom:503px;letter-spacing:-0.12px;}
#t16_4666{left:525px;bottom:486px;letter-spacing:-0.11px;}
#t17_4666{left:525px;bottom:469px;letter-spacing:-0.12px;}
#t18_4666{left:189px;bottom:444px;letter-spacing:-0.14px;}
#t19_4666{left:525px;bottom:444px;letter-spacing:-0.12px;}
#t1a_4666{left:525px;bottom:423px;letter-spacing:-0.12px;}
#t1b_4666{left:525px;bottom:406px;letter-spacing:-0.12px;}
#t1c_4666{left:525px;bottom:389px;letter-spacing:-0.11px;}
#t1d_4666{left:525px;bottom:373px;letter-spacing:-0.14px;}
#t1e_4666{left:525px;bottom:351px;letter-spacing:-0.11px;}
#t1f_4666{left:525px;bottom:330px;letter-spacing:-0.11px;}
#t1g_4666{left:525px;bottom:309px;letter-spacing:-0.11px;}
#t1h_4666{left:189px;bottom:284px;letter-spacing:-0.12px;}
#t1i_4666{left:525px;bottom:284px;letter-spacing:-0.14px;}
#t1j_4666{left:85px;bottom:260px;letter-spacing:-0.16px;}
#t1k_4666{left:142px;bottom:260px;letter-spacing:-0.16px;}
#t1l_4666{left:189px;bottom:260px;letter-spacing:-0.15px;}
#t1m_4666{left:432px;bottom:260px;letter-spacing:-0.13px;}
#t1n_4666{left:525px;bottom:260px;letter-spacing:-0.13px;}
#t1o_4666{left:525px;bottom:238px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1p_4666{left:85px;bottom:214px;letter-spacing:-0.17px;}
#t1q_4666{left:142px;bottom:214px;letter-spacing:-0.17px;}
#t1r_4666{left:189px;bottom:214px;letter-spacing:-0.14px;}
#t1s_4666{left:432px;bottom:214px;letter-spacing:-0.14px;}
#t1t_4666{left:525px;bottom:214px;letter-spacing:-0.12px;}
#t1u_4666{left:525px;bottom:192px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1v_4666{left:86px;bottom:168px;letter-spacing:-0.17px;}
#t1w_4666{left:142px;bottom:168px;letter-spacing:-0.15px;}
#t1x_4666{left:189px;bottom:168px;letter-spacing:-0.15px;}
#t1y_4666{left:432px;bottom:168px;letter-spacing:-0.13px;}
#t1z_4666{left:525px;bottom:168px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t20_4666{left:81px;bottom:144px;letter-spacing:-0.18px;}
#t21_4666{left:142px;bottom:144px;letter-spacing:-0.15px;}
#t22_4666{left:189px;bottom:144px;letter-spacing:-0.15px;}
#t23_4666{left:432px;bottom:144px;letter-spacing:-0.13px;}
#t24_4666{left:525px;bottom:144px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t25_4666{left:81px;bottom:119px;letter-spacing:-0.17px;}
#t26_4666{left:142px;bottom:119px;letter-spacing:-0.17px;}
#t27_4666{left:189px;bottom:119px;letter-spacing:-0.14px;}
#t28_4666{left:432px;bottom:119px;letter-spacing:-0.14px;}
#t29_4666{left:525px;bottom:119px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2a_4666{left:195px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t2b_4666{left:281px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2c_4666{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2d_4666{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t2e_4666{left:224px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2f_4666{left:454px;bottom:1046px;letter-spacing:-0.14px;}
#t2g_4666{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2h_4666{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2i_4666{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4666{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4666{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4666{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4666{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4666{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4666" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4666Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4666" style="-webkit-user-select: none;"><object width="935" height="1210" data="4666/4666.svg" type="image/svg+xml" id="pdf4666" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4666" class="t s1_4666">2-144 </span><span id="t2_4666" class="t s1_4666">Vol. 4 </span>
<span id="t3_4666" class="t s2_4666">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4666" class="t s3_4666">24 </span><span id="t5_4666" class="t s3_4666">Interrupt filtering enable (R/W) </span>
<span id="t6_4666" class="t s3_4666">When set, processor cores in a deep C-State will wake </span>
<span id="t7_4666" class="t s3_4666">only when the event message is destined for that core. </span>
<span id="t8_4666" class="t s3_4666">When 0, all processor cores in a deep C-State will wake </span>
<span id="t9_4666" class="t s3_4666">for an event message. </span>
<span id="ta_4666" class="t s3_4666">25 </span><span id="tb_4666" class="t s3_4666">C3 state auto demotion enable (R/W) </span>
<span id="tc_4666" class="t s3_4666">When set, the processor will conditionally demote </span>
<span id="td_4666" class="t s3_4666">C6/C7 requests to C3 based on uncore auto-demote </span>
<span id="te_4666" class="t s3_4666">information. </span>
<span id="tf_4666" class="t s3_4666">26 </span><span id="tg_4666" class="t s3_4666">C1 state auto demotion enable (R/W) </span>
<span id="th_4666" class="t s3_4666">When set, the processor will conditionally demote </span>
<span id="ti_4666" class="t s3_4666">C3/C6/C7 requests to C1 based on uncore auto-demote </span>
<span id="tj_4666" class="t s3_4666">information. </span>
<span id="tk_4666" class="t s3_4666">27 </span><span id="tl_4666" class="t s3_4666">Enable C3 Undemotion (R/W) </span>
<span id="tm_4666" class="t s3_4666">28 </span><span id="tn_4666" class="t s3_4666">Enable C1 Undemotion (R/W) </span>
<span id="to_4666" class="t s3_4666">29 </span><span id="tp_4666" class="t s3_4666">Package C State Demotion Enable (R/W) </span>
<span id="tq_4666" class="t s3_4666">30 </span><span id="tr_4666" class="t s3_4666">Package C State UnDemotion Enable (R/W) </span>
<span id="ts_4666" class="t s3_4666">63:31 </span><span id="tt_4666" class="t s3_4666">Reserved </span>
<span id="tu_4666" class="t s3_4666">E4H </span><span id="tv_4666" class="t s3_4666">228 </span><span id="tw_4666" class="t s3_4666">MSR_PMG_IO_CAPTURE_BASE </span><span id="tx_4666" class="t s3_4666">Core </span><span id="ty_4666" class="t s3_4666">Power Management IO Redirection in C-state (R/W) </span>
<span id="tz_4666" class="t s3_4666">See http://biosbits.org. </span>
<span id="t10_4666" class="t s3_4666">15:0 </span><span id="t11_4666" class="t s3_4666">LVL_2 Base Address (R/W) </span>
<span id="t12_4666" class="t s3_4666">Specifies the base address visible to software for IO </span>
<span id="t13_4666" class="t s3_4666">redirection. If IO MWAIT Redirection is enabled, reads to </span>
<span id="t14_4666" class="t s3_4666">this address will be consumed by the power </span>
<span id="t15_4666" class="t s3_4666">management logic and decoded to MWAIT instructions. </span>
<span id="t16_4666" class="t s3_4666">When IO port address redirection is enabled, this is the </span>
<span id="t17_4666" class="t s3_4666">IO port address reported to the OS/software. </span>
<span id="t18_4666" class="t s3_4666">18:16 </span><span id="t19_4666" class="t s3_4666">C-state Range (R/W) </span>
<span id="t1a_4666" class="t s3_4666">Specifies the encoding value of the maximum C-State </span>
<span id="t1b_4666" class="t s3_4666">code name to be included when IO read to MWAIT </span>
<span id="t1c_4666" class="t s3_4666">redirection is enabled by </span>
<span id="t1d_4666" class="t s3_4666">MSR_PKG_CST_CONFIG_CONTROL[bit10]: </span>
<span id="t1e_4666" class="t s3_4666">000b - C3 is the max C-State to include. </span>
<span id="t1f_4666" class="t s3_4666">001b - C6 is the max C-State to include. </span>
<span id="t1g_4666" class="t s3_4666">010b - C7 is the max C-State to include. </span>
<span id="t1h_4666" class="t s3_4666">63:19 </span><span id="t1i_4666" class="t s3_4666">Reserved </span>
<span id="t1j_4666" class="t s3_4666">E7H </span><span id="t1k_4666" class="t s3_4666">231 </span><span id="t1l_4666" class="t s3_4666">IA32_MPERF </span><span id="t1m_4666" class="t s3_4666">Thread </span><span id="t1n_4666" class="t s3_4666">Maximum Performance Frequency Clock Count (R/W) </span>
<span id="t1o_4666" class="t s3_4666">See Table 2-2. </span>
<span id="t1p_4666" class="t s3_4666">E8H </span><span id="t1q_4666" class="t s3_4666">232 </span><span id="t1r_4666" class="t s3_4666">IA32_APERF </span><span id="t1s_4666" class="t s3_4666">Thread </span><span id="t1t_4666" class="t s3_4666">Actual Performance Frequency Clock Count (R/W) </span>
<span id="t1u_4666" class="t s3_4666">See Table 2-2. </span>
<span id="t1v_4666" class="t s3_4666">FEH </span><span id="t1w_4666" class="t s3_4666">254 </span><span id="t1x_4666" class="t s3_4666">IA32_MTRRCAP </span><span id="t1y_4666" class="t s3_4666">Thread </span><span id="t1z_4666" class="t s3_4666">See Table 2-2. </span>
<span id="t20_4666" class="t s3_4666">174H </span><span id="t21_4666" class="t s3_4666">372 </span><span id="t22_4666" class="t s3_4666">IA32_SYSENTER_CS </span><span id="t23_4666" class="t s3_4666">Thread </span><span id="t24_4666" class="t s3_4666">See Table 2-2. </span>
<span id="t25_4666" class="t s3_4666">175H </span><span id="t26_4666" class="t s3_4666">373 </span><span id="t27_4666" class="t s3_4666">IA32_SYSENTER_ESP </span><span id="t28_4666" class="t s3_4666">Thread </span><span id="t29_4666" class="t s3_4666">See Table 2-2. </span>
<span id="t2a_4666" class="t s4_4666">Table 2-15. </span><span id="t2b_4666" class="t s4_4666">MSRs in Processors Based on Nehalem Microarchitecture (Contd.) </span>
<span id="t2c_4666" class="t s5_4666">Register </span>
<span id="t2d_4666" class="t s5_4666">Address </span><span id="t2e_4666" class="t s5_4666">Register Name / Bit Fields </span><span id="t2f_4666" class="t s5_4666">Scope </span><span id="t2g_4666" class="t s5_4666">Bit Description </span>
<span id="t2h_4666" class="t s5_4666">Hex </span><span id="t2i_4666" class="t s5_4666">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
