<stg><name>checkAxis.1</name>


<trans_list>

<trans id="388" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="56" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %edge_p2_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_z)

]]></Node>
<StgValue><ssdm name="edge_p2_z_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %edge_p2_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_y)

]]></Node>
<StgValue><ssdm name="edge_p2_y_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %edge_p2_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_x)

]]></Node>
<StgValue><ssdm name="edge_p2_x_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %edge_p1_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_z)

]]></Node>
<StgValue><ssdm name="edge_p1_z_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %edge_p1_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_y)

]]></Node>
<StgValue><ssdm name="edge_p1_y_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %edge_p1_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_x)

]]></Node>
<StgValue><ssdm name="edge_p1_x_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_19_i_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_21_i_i = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_24_i_i = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="66" st_id="2" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_19_i_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_21_i_i = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_24_i_i = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_19_i_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_21_i_i = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_24_i_i = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_s = fcmp olt float %edge_p1_z_read, %edge_p2_z_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_26 = fcmp ogt float %edge_p1_z_read, %edge_p2_z_read

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_27 = fcmp olt float %edge_p1_y_read, %edge_p2_y_read

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_28 = fcmp ogt float %edge_p1_y_read, %edge_p2_y_read

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_29 = fcmp olt float %edge_p1_x_read, %edge_p2_x_read

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_30 = fcmp ogt float %edge_p1_x_read, %edge_p2_x_read

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_19_i_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_21_i_i = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_24_i_i = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
:9  %bitcast_ln49 = bitcast float %edge_p1_z_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln49"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="23" op_0_bw="32">
<![CDATA[
:10  %trunc_ln49 = trunc i32 %bitcast_ln49 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
:11  %bitcast_ln49_5 = bitcast float %edge_p2_z_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln49_5"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="32">
<![CDATA[
:12  %trunc_ln49_5 = trunc i32 %bitcast_ln49_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln49_5"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:13  %icmp_ln49_10 = icmp eq i23 %trunc_ln49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_10"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:14  %icmp_ln49_11 = icmp eq i23 %trunc_ln49_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_11"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_s = fcmp olt float %edge_p1_z_read, %edge_p2_z_read

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_26 = fcmp ogt float %edge_p1_z_read, %edge_p2_z_read

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
:17  %bitcast_ln50 = bitcast float %edge_p1_y_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln50"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="23" op_0_bw="32">
<![CDATA[
:18  %trunc_ln50 = trunc i32 %bitcast_ln50 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:19  %bitcast_ln50_4 = bitcast float %edge_p2_y_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln50_4"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="23" op_0_bw="32">
<![CDATA[
:20  %trunc_ln50_4 = trunc i32 %bitcast_ln50_4 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln50_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:21  %icmp_ln50_8 = icmp eq i23 %trunc_ln50, 0

]]></Node>
<StgValue><ssdm name="icmp_ln50_8"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:22  %icmp_ln50_9 = icmp eq i23 %trunc_ln50_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln50_9"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_27 = fcmp olt float %edge_p1_y_read, %edge_p2_y_read

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp_28 = fcmp ogt float %edge_p1_y_read, %edge_p2_y_read

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
:25  %bitcast_ln51 = bitcast float %edge_p1_x_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln51"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="23" op_0_bw="32">
<![CDATA[
:26  %trunc_ln51 = trunc i32 %bitcast_ln51 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
:27  %bitcast_ln51_6 = bitcast float %edge_p2_x_read to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln51_6"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="23" op_0_bw="32">
<![CDATA[
:28  %trunc_ln51_6 = trunc i32 %bitcast_ln51_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln51_6"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:29  %icmp_ln51_12 = icmp eq i23 %trunc_ln51, 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_12"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:30  %icmp_ln51_13 = icmp eq i23 %trunc_ln51_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_13"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_29 = fcmp olt float %edge_p1_x_read, %edge_p2_x_read

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_30 = fcmp ogt float %edge_p1_x_read, %edge_p2_x_read

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %1

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %collisions_0 = phi i64 [ 0, %0 ], [ %collisions_2, %_ifconv ]

]]></Node>
<StgValue><ssdm name="collisions_0"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %i_assign = phi i3 [ 0, %0 ], [ %i, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i_assign"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="3">
<![CDATA[
:2  %zext_ln92 = zext i3 %i_assign to i32

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln92 = icmp eq i3 %i_assign, -4

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %i = add i3 %i_assign, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln92, label %2, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %R_z = sitofp i32 %zext_ln92 to float

]]></Node>
<StgValue><ssdm name="R_z"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln49, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:27  %tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln49_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:28  %icmp_ln49 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %or_ln49 = or i1 %icmp_ln49_10, %icmp_ln49

]]></Node>
<StgValue><ssdm name="or_ln49"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:30  %icmp_ln49_12 = icmp ne i8 %tmp_31, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_12"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:31  %or_ln49_5 = or i1 %icmp_ln49_11, %icmp_ln49_12

]]></Node>
<StgValue><ssdm name="or_ln49_5"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %and_ln49 = and i1 %or_ln49, %or_ln49_5

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:61  %tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln50, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:62  %tmp_38 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln50_4, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:63  %icmp_ln50 = icmp ne i8 %tmp_37, -1

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:64  %or_ln50 = or i1 %icmp_ln50_8, %icmp_ln50

]]></Node>
<StgValue><ssdm name="or_ln50"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:65  %icmp_ln50_10 = icmp ne i8 %tmp_38, -1

]]></Node>
<StgValue><ssdm name="icmp_ln50_10"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66  %or_ln50_6 = or i1 %icmp_ln50_9, %icmp_ln50_10

]]></Node>
<StgValue><ssdm name="or_ln50_6"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:67  %and_ln50 = and i1 %or_ln50, %or_ln50_6

]]></Node>
<StgValue><ssdm name="and_ln50"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:88  %tmp_41 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln51, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:89  %tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln51_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:90  %icmp_ln51 = icmp ne i8 %tmp_41, -1

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:91  %or_ln51 = or i1 %icmp_ln51_12, %icmp_ln51

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:92  %icmp_ln51_14 = icmp ne i8 %tmp_42, -1

]]></Node>
<StgValue><ssdm name="icmp_ln51_14"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:93  %or_ln51_7 = or i1 %icmp_ln51_13, %icmp_ln51_14

]]></Node>
<StgValue><ssdm name="or_ln51_7"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:94  %and_ln51 = and i1 %or_ln51, %or_ln51_7

]]></Node>
<StgValue><ssdm name="and_ln51"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="64">
<![CDATA[
:0  ret i64 %collisions_0

]]></Node>
<StgValue><ssdm name="ret_ln127"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %R_z = sitofp i32 %zext_ln92 to float

]]></Node>
<StgValue><ssdm name="R_z"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %R_z = sitofp i32 %zext_ln92 to float

]]></Node>
<StgValue><ssdm name="R_z"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="138" st_id="8" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %R_z = sitofp i32 %zext_ln92 to float

]]></Node>
<StgValue><ssdm name="R_z"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="139" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %PR_z = fsub float %R_z, %R_z

]]></Node>
<StgValue><ssdm name="PR_z"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="140" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %PR_z = fsub float %R_z, %R_z

]]></Node>
<StgValue><ssdm name="PR_z"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="141" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %PR_z = fsub float %R_z, %R_z

]]></Node>
<StgValue><ssdm name="PR_z"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="142" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %PR_z = fsub float %R_z, %R_z

]]></Node>
<StgValue><ssdm name="PR_z"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="143" st_id="13" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_i_i = fmul float %PR_z, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="144" st_id="14" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_i_i = fmul float %PR_z, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="145" st_id="15" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_i_i = fmul float %PR_z, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %bitcast_ln22 = bitcast float %PR_z to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln22"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %xor_ln22 = xor i32 %bitcast_ln22, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln22"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5  %bitcast_ln22_2 = bitcast i32 %xor_ln22 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln22_2"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %norm_y = fsub float %tmp_i_i, %bitcast_ln22_2

]]></Node>
<StgValue><ssdm name="norm_y"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="150" st_id="17" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %norm_y = fsub float %tmp_i_i, %bitcast_ln22_2

]]></Node>
<StgValue><ssdm name="norm_y"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="151" st_id="18" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %norm_y = fsub float %tmp_i_i, %bitcast_ln22_2

]]></Node>
<StgValue><ssdm name="norm_y"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="152" st_id="19" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %norm_y = fsub float %tmp_i_i, %bitcast_ln22_2

]]></Node>
<StgValue><ssdm name="norm_y"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="153" st_id="20" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %tmp_i9_i = fmul float %norm_y, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9_i"/></StgValue>
</operation>

<operation id="154" st_id="20" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_i11_i = fmul float %norm_y, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i11_i"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_i12_i = fmul float %norm_y, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i12_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="156" st_id="21" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %tmp_i9_i = fmul float %norm_y, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9_i"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_i11_i = fmul float %norm_y, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i11_i"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_i12_i = fmul float %norm_y, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i12_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="159" st_id="22" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %tmp_i9_i = fmul float %norm_y, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9_i"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_i11_i = fmul float %norm_y, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i11_i"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_i12_i = fmul float %norm_y, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i12_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="162" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_28_i_i = fadd float %tmp_i9_i, %tmp_i9_i

]]></Node>
<StgValue><ssdm name="tmp_28_i_i"/></StgValue>
</operation>

<operation id="163" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_15_i_i = fadd float %tmp_i11_i, %tmp_i12_i

]]></Node>
<StgValue><ssdm name="tmp_15_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="164" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_28_i_i = fadd float %tmp_i9_i, %tmp_i9_i

]]></Node>
<StgValue><ssdm name="tmp_28_i_i"/></StgValue>
</operation>

<operation id="165" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_15_i_i = fadd float %tmp_i11_i, %tmp_i12_i

]]></Node>
<StgValue><ssdm name="tmp_15_i_i"/></StgValue>
</operation>

<operation id="166" st_id="24" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_20_i_i = fmul float %tmp_19_i_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_20_i_i"/></StgValue>
</operation>

<operation id="167" st_id="24" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_22_i_i = fmul float %tmp_21_i_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_22_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="168" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_28_i_i = fadd float %tmp_i9_i, %tmp_i9_i

]]></Node>
<StgValue><ssdm name="tmp_28_i_i"/></StgValue>
</operation>

<operation id="169" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_15_i_i = fadd float %tmp_i11_i, %tmp_i12_i

]]></Node>
<StgValue><ssdm name="tmp_15_i_i"/></StgValue>
</operation>

<operation id="170" st_id="25" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_20_i_i = fmul float %tmp_19_i_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_20_i_i"/></StgValue>
</operation>

<operation id="171" st_id="25" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_22_i_i = fmul float %tmp_21_i_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_22_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="172" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_28_i_i = fadd float %tmp_i9_i, %tmp_i9_i

]]></Node>
<StgValue><ssdm name="tmp_28_i_i"/></StgValue>
</operation>

<operation id="173" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_15_i_i = fadd float %tmp_i11_i, %tmp_i12_i

]]></Node>
<StgValue><ssdm name="tmp_15_i_i"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_20_i_i = fmul float %tmp_19_i_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_20_i_i"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_22_i_i = fmul float %tmp_21_i_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_22_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="176" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %dot = fadd float %tmp_28_i_i, %R_z

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="177" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_17_i_i = fadd float %tmp_15_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="178" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_23_i_i = fadd float %tmp_20_i_i, %tmp_22_i_i

]]></Node>
<StgValue><ssdm name="tmp_23_i_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="179" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %dot = fadd float %tmp_28_i_i, %R_z

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="180" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_17_i_i = fadd float %tmp_15_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="181" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_23_i_i = fadd float %tmp_20_i_i, %tmp_22_i_i

]]></Node>
<StgValue><ssdm name="tmp_23_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="182" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %dot = fadd float %tmp_28_i_i, %R_z

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="183" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_17_i_i = fadd float %tmp_15_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="184" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_23_i_i = fadd float %tmp_20_i_i, %tmp_22_i_i

]]></Node>
<StgValue><ssdm name="tmp_23_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="185" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %dot = fadd float %tmp_28_i_i, %R_z

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="186" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_17_i_i = fadd float %tmp_15_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="187" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_23_i_i = fadd float %tmp_20_i_i, %tmp_22_i_i

]]></Node>
<StgValue><ssdm name="tmp_23_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="188" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_18_i_i = fsub float %dot, %tmp_17_i_i

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="189" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_26_i_i = fadd float %tmp_23_i_i, %tmp_24_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="190" st_id="32" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_18_i_i = fsub float %dot, %tmp_17_i_i

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="191" st_id="32" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_26_i_i = fadd float %tmp_23_i_i, %tmp_24_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="192" st_id="33" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_18_i_i = fsub float %dot, %tmp_17_i_i

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="193" st_id="33" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_26_i_i = fadd float %tmp_23_i_i, %tmp_24_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="194" st_id="34" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_18_i_i = fsub float %dot, %tmp_17_i_i

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="195" st_id="34" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_26_i_i = fadd float %tmp_23_i_i, %tmp_24_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="196" st_id="35" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="197" st_id="36" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="198" st_id="37" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="199" st_id="38" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="200" st_id="39" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="201" st_id="40" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="202" st_id="41" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="203" st_id="42" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="204" st_id="43" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="205" st_id="44" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="206" st_id="45" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="207" st_id="46" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="208" st_id="47" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %tmp_i14_i = fmul float %tmp_19_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_i14_i"/></StgValue>
</operation>

<operation id="209" st_id="47" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %tmp_12_i_i = fmul float %tmp_21_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_12_i_i"/></StgValue>
</operation>

<operation id="210" st_id="47" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_14_i_i = fmul float %tmp_24_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_14_i_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="211" st_id="48" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %tmp_i14_i = fmul float %tmp_19_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_i14_i"/></StgValue>
</operation>

<operation id="212" st_id="48" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %tmp_12_i_i = fmul float %tmp_21_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_12_i_i"/></StgValue>
</operation>

<operation id="213" st_id="48" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_14_i_i = fmul float %tmp_24_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_14_i_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="214" st_id="49" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %tmp_i14_i = fmul float %tmp_19_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_i14_i"/></StgValue>
</operation>

<operation id="215" st_id="49" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %tmp_12_i_i = fmul float %tmp_21_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_12_i_i"/></StgValue>
</operation>

<operation id="216" st_id="49" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_14_i_i = fmul float %tmp_24_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_14_i_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="217" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %POI_z = fadd float %tmp_i14_i, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_z"/></StgValue>
</operation>

<operation id="218" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %POI_y = fadd float %tmp_12_i_i, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_y"/></StgValue>
</operation>

<operation id="219" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %POI_x_1 = fadd float %tmp_14_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_x_1"/></StgValue>
</operation>

<operation id="220" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %and_ln49_8 = and i1 %and_ln49, %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln49_8"/></StgValue>
</operation>

<operation id="221" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:34  %p_a = select i1 %and_ln49_8, float %edge_p1_z_read, float %edge_p2_z_read

]]></Node>
<StgValue><ssdm name="p_a"/></StgValue>
</operation>

<operation id="222" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:50  %and_ln49_11 = and i1 %and_ln49, %tmp_26

]]></Node>
<StgValue><ssdm name="and_ln49_11"/></StgValue>
</operation>

<operation id="223" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:51  %p_a_6 = select i1 %and_ln49_11, float %edge_p1_z_read, float %edge_p2_z_read

]]></Node>
<StgValue><ssdm name="p_a_6"/></StgValue>
</operation>

<operation id="224" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %and_ln50_5 = and i1 %and_ln50, %tmp_27

]]></Node>
<StgValue><ssdm name="and_ln50_5"/></StgValue>
</operation>

<operation id="225" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:69  %p_a_7 = select i1 %and_ln50_5, float %edge_p1_y_read, float %edge_p2_y_read

]]></Node>
<StgValue><ssdm name="p_a_7"/></StgValue>
</operation>

<operation id="226" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:86  %and_ln50_8 = and i1 %and_ln50, %tmp_28

]]></Node>
<StgValue><ssdm name="and_ln50_8"/></StgValue>
</operation>

<operation id="227" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:87  %p_a_8 = select i1 %and_ln50_8, float %edge_p1_y_read, float %edge_p2_y_read

]]></Node>
<StgValue><ssdm name="p_a_8"/></StgValue>
</operation>

<operation id="228" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:95  %and_ln51_13 = and i1 %and_ln51, %tmp_29

]]></Node>
<StgValue><ssdm name="and_ln51_13"/></StgValue>
</operation>

<operation id="229" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:96  %p_a_9 = select i1 %and_ln51_13, float %edge_p1_x_read, float %edge_p2_x_read

]]></Node>
<StgValue><ssdm name="p_a_9"/></StgValue>
</operation>

<operation id="230" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:97  %and_ln51_14 = and i1 %and_ln51, %tmp_30

]]></Node>
<StgValue><ssdm name="and_ln51_14"/></StgValue>
</operation>

<operation id="231" st_id="50" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:98  %p_a_10 = select i1 %and_ln51_14, float %edge_p1_x_read, float %edge_p2_x_read

]]></Node>
<StgValue><ssdm name="p_a_10"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="232" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %POI_z = fadd float %tmp_i14_i, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_z"/></StgValue>
</operation>

<operation id="233" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %POI_y = fadd float %tmp_12_i_i, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_y"/></StgValue>
</operation>

<operation id="234" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %POI_x_1 = fadd float %tmp_14_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_x_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="235" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %POI_z = fadd float %tmp_i14_i, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_z"/></StgValue>
</operation>

<operation id="236" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %POI_y = fadd float %tmp_12_i_i, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_y"/></StgValue>
</operation>

<operation id="237" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %POI_x_1 = fadd float %tmp_14_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_x_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="238" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %POI_z = fadd float %tmp_i14_i, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_z"/></StgValue>
</operation>

<operation id="239" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %POI_y = fadd float %tmp_12_i_i, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_y"/></StgValue>
</operation>

<operation id="240" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %POI_x_1 = fadd float %tmp_14_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_x_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="241" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:35  %bitcast_ln49_6 = bitcast float %p_a to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln49_6"/></StgValue>
</operation>

<operation id="242" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:36  %tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln49_6, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="243" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:37  %trunc_ln49_6 = trunc i32 %bitcast_ln49_6 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln49_6"/></StgValue>
</operation>

<operation id="244" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:38  %bitcast_ln49_7 = bitcast float %POI_x_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln49_7"/></StgValue>
</operation>

<operation id="245" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:39  %tmp_33 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln49_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="246" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:40  %trunc_ln49_7 = trunc i32 %bitcast_ln49_7 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln49_7"/></StgValue>
</operation>

<operation id="247" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:41  %icmp_ln49_13 = icmp ne i8 %tmp_32, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_13"/></StgValue>
</operation>

<operation id="248" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:42  %icmp_ln49_14 = icmp eq i23 %trunc_ln49_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_14"/></StgValue>
</operation>

<operation id="249" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:44  %icmp_ln49_15 = icmp ne i8 %tmp_33, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_15"/></StgValue>
</operation>

<operation id="250" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:45  %icmp_ln49_16 = icmp eq i23 %trunc_ln49_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_16"/></StgValue>
</operation>

<operation id="251" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %or_ln49_7 = or i1 %icmp_ln49_16, %icmp_ln49_15

]]></Node>
<StgValue><ssdm name="or_ln49_7"/></StgValue>
</operation>

<operation id="252" st_id="54" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %tmp_34 = fcmp ole float %p_a, %POI_x_1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="253" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:52  %bitcast_ln49_8 = bitcast float %p_a_6 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln49_8"/></StgValue>
</operation>

<operation id="254" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:53  %tmp_35 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln49_8, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="255" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:54  %trunc_ln49_8 = trunc i32 %bitcast_ln49_8 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln49_8"/></StgValue>
</operation>

<operation id="256" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:55  %icmp_ln49_17 = icmp ne i8 %tmp_35, -1

]]></Node>
<StgValue><ssdm name="icmp_ln49_17"/></StgValue>
</operation>

<operation id="257" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:56  %icmp_ln49_18 = icmp eq i23 %trunc_ln49_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln49_18"/></StgValue>
</operation>

<operation id="258" st_id="54" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %tmp_36 = fcmp oge float %p_a_6, %POI_x_1

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="259" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:70  %bitcast_ln50_5 = bitcast float %p_a_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln50_5"/></StgValue>
</operation>

<operation id="260" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:71  %tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln50_5, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="261" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:72  %trunc_ln50_5 = trunc i32 %bitcast_ln50_5 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln50_5"/></StgValue>
</operation>

<operation id="262" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:73  %p_Val2_s = bitcast float %POI_y to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="263" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:74  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="264" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:75  %tmp_V_4 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="265" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:76  %icmp_ln50_11 = icmp ne i8 %tmp_39, -1

]]></Node>
<StgValue><ssdm name="icmp_ln50_11"/></StgValue>
</operation>

<operation id="266" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:77  %icmp_ln50_12 = icmp eq i23 %trunc_ln50_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln50_12"/></StgValue>
</operation>

<operation id="267" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:79  %icmp_ln50_13 = icmp ne i8 %tmp_V, -1

]]></Node>
<StgValue><ssdm name="icmp_ln50_13"/></StgValue>
</operation>

<operation id="268" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:80  %icmp_ln50_14 = icmp eq i23 %tmp_V_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln50_14"/></StgValue>
</operation>

<operation id="269" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:81  %or_ln50_8 = or i1 %icmp_ln50_14, %icmp_ln50_13

]]></Node>
<StgValue><ssdm name="or_ln50_8"/></StgValue>
</operation>

<operation id="270" st_id="54" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83  %tmp_40 = fcmp ole float %p_a_7, %POI_y

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="271" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:99  %bitcast_ln51_7 = bitcast float %p_a_10 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln51_7"/></StgValue>
</operation>

<operation id="272" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:100  %tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln51_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="273" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:101  %trunc_ln51_7 = trunc i32 %bitcast_ln51_7 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln51_7"/></StgValue>
</operation>

<operation id="274" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:102  %p_Val2_7 = bitcast float %POI_z to i32

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="275" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:103  %tmp_V_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_7, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="276" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:104  %tmp_V_6 = trunc i32 %p_Val2_7 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="277" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:105  %icmp_ln51_15 = icmp ne i8 %tmp_43, -1

]]></Node>
<StgValue><ssdm name="icmp_ln51_15"/></StgValue>
</operation>

<operation id="278" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:106  %icmp_ln51_16 = icmp eq i23 %trunc_ln51_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_16"/></StgValue>
</operation>

<operation id="279" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:108  %icmp_ln51_17 = icmp ne i8 %tmp_V_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln51_17"/></StgValue>
</operation>

<operation id="280" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:109  %icmp_ln51_18 = icmp eq i23 %tmp_V_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_18"/></StgValue>
</operation>

<operation id="281" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:110  %or_ln51_9 = or i1 %icmp_ln51_18, %icmp_ln51_17

]]></Node>
<StgValue><ssdm name="or_ln51_9"/></StgValue>
</operation>

<operation id="282" st_id="54" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:112  %tmp_44 = fcmp oge float %p_a_10, %POI_z

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="283" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:118  %bitcast_ln51_9 = bitcast float %p_a_9 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln51_9"/></StgValue>
</operation>

<operation id="284" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:119  %tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln51_9, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="285" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:120  %trunc_ln51_9 = trunc i32 %bitcast_ln51_9 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln51_9"/></StgValue>
</operation>

<operation id="286" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:121  %icmp_ln51_19 = icmp ne i8 %tmp_45, -1

]]></Node>
<StgValue><ssdm name="icmp_ln51_19"/></StgValue>
</operation>

<operation id="287" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:122  %icmp_ln51_20 = icmp eq i23 %trunc_ln51_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_20"/></StgValue>
</operation>

<operation id="288" st_id="54" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:125  %tmp_46 = fcmp ole float %p_a_9, %POI_z

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="289" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:128  %bitcast_ln51_10 = bitcast float %p_a_8 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln51_10"/></StgValue>
</operation>

<operation id="290" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:129  %tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln51_10, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="291" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:130  %trunc_ln51_10 = trunc i32 %bitcast_ln51_10 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln51_10"/></StgValue>
</operation>

<operation id="292" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:131  %icmp_ln51_21 = icmp ne i8 %tmp_47, -1

]]></Node>
<StgValue><ssdm name="icmp_ln51_21"/></StgValue>
</operation>

<operation id="293" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:132  %icmp_ln51_22 = icmp eq i23 %trunc_ln51_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln51_22"/></StgValue>
</operation>

<operation id="294" st_id="54" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:135  %tmp_48 = fcmp oge float %p_a_8, %POI_y

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="295" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:141  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="296" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv:142  %mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_4, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="297" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="79" op_0_bw="25">
<![CDATA[
_ifconv:143  %zext_ln682 = zext i25 %mantissa_V to i79

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="298" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:144  %zext_ln339 = zext i8 %tmp_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="299" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:145  %add_ln339 = add i9 -127, %zext_ln339

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="300" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:146  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="301" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:147  %sub_ln1311 = sub i8 127, %tmp_V

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="302" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:148  %sext_ln1311 = sext i8 %sub_ln1311 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="303" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:149  %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="304" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:150  %sext_ln1311_4 = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_4"/></StgValue>
</operation>

<operation id="305" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="25" op_0_bw="9">
<![CDATA[
_ifconv:151  %sext_ln1311_7 = sext i9 %ush to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_7"/></StgValue>
</operation>

<operation id="306" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="79" op_0_bw="32">
<![CDATA[
_ifconv:152  %zext_ln1287 = zext i32 %sext_ln1311_4 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="307" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:153  %r_V = lshr i25 %mantissa_V, %sext_ln1311_7

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="308" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv:154  %r_V_4 = shl i79 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="309" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:155  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="310" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="55" op_0_bw="1">
<![CDATA[
_ifconv:156  %zext_ln662 = zext i1 %tmp_52 to i55

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="311" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="55" op_0_bw="55" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:157  %tmp_49 = call i55 @_ssdm_op_PartSelect.i55.i79.i32.i32(i79 %r_V_4, i32 24, i32 78)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="312" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="55" op_0_bw="1" op_1_bw="55" op_2_bw="55">
<![CDATA[
_ifconv:158  %select_ln1312 = select i1 %isNeg, i55 %zext_ln662, i55 %tmp_49

]]></Node>
<StgValue><ssdm name="select_ln1312"/></StgValue>
</operation>

<operation id="313" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="30" op_0_bw="55">
<![CDATA[
_ifconv:159  %trunc_ln82 = trunc i55 %select_ln1312 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="314" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:160  %sub_ln82 = sub i30 0, %trunc_ln82

]]></Node>
<StgValue><ssdm name="sub_ln82"/></StgValue>
</operation>

<operation id="315" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:161  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_7, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="316" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv:162  %mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_6, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_2"/></StgValue>
</operation>

<operation id="317" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="79" op_0_bw="25">
<![CDATA[
_ifconv:163  %zext_ln682_2 = zext i25 %mantissa_V_2 to i79

]]></Node>
<StgValue><ssdm name="zext_ln682_2"/></StgValue>
</operation>

<operation id="318" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:164  %zext_ln339_2 = zext i8 %tmp_V_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln339_2"/></StgValue>
</operation>

<operation id="319" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:165  %add_ln339_2 = add i9 -127, %zext_ln339_2

]]></Node>
<StgValue><ssdm name="add_ln339_2"/></StgValue>
</operation>

<operation id="320" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:166  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_2, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="321" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:167  %sub_ln1311_2 = sub i8 127, %tmp_V_5

]]></Node>
<StgValue><ssdm name="sub_ln1311_2"/></StgValue>
</operation>

<operation id="322" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:168  %sext_ln1311_5 = sext i8 %sub_ln1311_2 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311_5"/></StgValue>
</operation>

<operation id="323" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:169  %ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_5, i9 %add_ln339_2

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="324" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:170  %sext_ln1311_6 = sext i9 %ush_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_6"/></StgValue>
</operation>

<operation id="325" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="25" op_0_bw="9">
<![CDATA[
_ifconv:171  %sext_ln1311_8 = sext i9 %ush_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_8"/></StgValue>
</operation>

<operation id="326" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="79" op_0_bw="32">
<![CDATA[
_ifconv:172  %zext_ln1287_2 = zext i32 %sext_ln1311_6 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287_2"/></StgValue>
</operation>

<operation id="327" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:173  %r_V_5 = lshr i25 %mantissa_V_2, %sext_ln1311_8

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="328" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv:174  %r_V_6 = shl i79 %zext_ln682_2, %zext_ln1287_2

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="329" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:175  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_5, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="330" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:176  %zext_ln662_2 = zext i1 %tmp_56 to i32

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="331" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:177  %tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_6, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="332" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:178  %p_Val2_11 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_50

]]></Node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="333" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="32">
<![CDATA[
_ifconv:179  %trunc_ln657 = trunc i32 %p_Val2_11 to i28

]]></Node>
<StgValue><ssdm name="trunc_ln657"/></StgValue>
</operation>

<operation id="334" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="30" op_0_bw="55">
<![CDATA[
_ifconv:180  %trunc_ln82_3 = trunc i55 %select_ln1312 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln82_3"/></StgValue>
</operation>

<operation id="335" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv:181  %select_ln59 = select i1 %p_Result_s, i30 %sub_ln82, i30 %trunc_ln82_3

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="336" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv:183  %sub_ln82_1 = sub i28 0, %trunc_ln657

]]></Node>
<StgValue><ssdm name="sub_ln82_1"/></StgValue>
</operation>

<operation id="337" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="32">
<![CDATA[
_ifconv:184  %trunc_ln82_4 = trunc i32 %p_Val2_11 to i28

]]></Node>
<StgValue><ssdm name="trunc_ln82_4"/></StgValue>
</operation>

<operation id="338" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv:185  %select_ln59_2 = select i1 %p_Result_2, i28 %sub_ln82_1, i28 %trunc_ln82_4

]]></Node>
<StgValue><ssdm name="select_ln59_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="339" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:43  %or_ln49_6 = or i1 %icmp_ln49_14, %icmp_ln49_13

]]></Node>
<StgValue><ssdm name="or_ln49_6"/></StgValue>
</operation>

<operation id="340" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:47  %and_ln49_9 = and i1 %or_ln49_6, %or_ln49_7

]]></Node>
<StgValue><ssdm name="and_ln49_9"/></StgValue>
</operation>

<operation id="341" st_id="55" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %tmp_34 = fcmp ole float %p_a, %POI_x_1

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="342" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:49  %and_ln49_10 = and i1 %and_ln49_9, %tmp_34

]]></Node>
<StgValue><ssdm name="and_ln49_10"/></StgValue>
</operation>

<operation id="343" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:57  %or_ln49_8 = or i1 %icmp_ln49_18, %icmp_ln49_17

]]></Node>
<StgValue><ssdm name="or_ln49_8"/></StgValue>
</operation>

<operation id="344" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:58  %and_ln49_12 = and i1 %or_ln49_8, %or_ln49_7

]]></Node>
<StgValue><ssdm name="and_ln49_12"/></StgValue>
</operation>

<operation id="345" st_id="55" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:59  %tmp_36 = fcmp oge float %p_a_6, %POI_x_1

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="346" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:60  %and_ln49_13 = and i1 %and_ln49_12, %tmp_36

]]></Node>
<StgValue><ssdm name="and_ln49_13"/></StgValue>
</operation>

<operation id="347" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:78  %or_ln50_7 = or i1 %icmp_ln50_12, %icmp_ln50_11

]]></Node>
<StgValue><ssdm name="or_ln50_7"/></StgValue>
</operation>

<operation id="348" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:82  %and_ln50_6 = and i1 %or_ln50_7, %or_ln50_8

]]></Node>
<StgValue><ssdm name="and_ln50_6"/></StgValue>
</operation>

<operation id="349" st_id="55" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:83  %tmp_40 = fcmp ole float %p_a_7, %POI_y

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="350" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:84  %and_ln50_7 = and i1 %and_ln50_6, %tmp_40

]]></Node>
<StgValue><ssdm name="and_ln50_7"/></StgValue>
</operation>

<operation id="351" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:85  %xor_ln50 = xor i1 %and_ln50_7, true

]]></Node>
<StgValue><ssdm name="xor_ln50"/></StgValue>
</operation>

<operation id="352" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:107  %or_ln51_8 = or i1 %icmp_ln51_16, %icmp_ln51_15

]]></Node>
<StgValue><ssdm name="or_ln51_8"/></StgValue>
</operation>

<operation id="353" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:111  %and_ln51_15 = and i1 %or_ln51_8, %or_ln51_9

]]></Node>
<StgValue><ssdm name="and_ln51_15"/></StgValue>
</operation>

<operation id="354" st_id="55" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:112  %tmp_44 = fcmp oge float %p_a_10, %POI_z

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="355" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:113  %and_ln51_16 = and i1 %and_ln51_15, %tmp_44

]]></Node>
<StgValue><ssdm name="and_ln51_16"/></StgValue>
</operation>

<operation id="356" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:114  %and_ln49_14 = and i1 %and_ln49_10, %and_ln49_13

]]></Node>
<StgValue><ssdm name="and_ln49_14"/></StgValue>
</operation>

<operation id="357" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:115  %xor_ln49 = xor i1 %and_ln49_14, true

]]></Node>
<StgValue><ssdm name="xor_ln49"/></StgValue>
</operation>

<operation id="358" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:116  %or_ln50_9 = or i1 %and_ln50_7, %xor_ln49

]]></Node>
<StgValue><ssdm name="or_ln50_9"/></StgValue>
</operation>

<operation id="359" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:117  %or_ln50_10 = or i1 %xor_ln49, %xor_ln50

]]></Node>
<StgValue><ssdm name="or_ln50_10"/></StgValue>
</operation>

<operation id="360" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:123  %or_ln51_10 = or i1 %icmp_ln51_20, %icmp_ln51_19

]]></Node>
<StgValue><ssdm name="or_ln51_10"/></StgValue>
</operation>

<operation id="361" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:124  %and_ln51_17 = and i1 %or_ln51_10, %or_ln51_9

]]></Node>
<StgValue><ssdm name="and_ln51_17"/></StgValue>
</operation>

<operation id="362" st_id="55" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:125  %tmp_46 = fcmp ole float %p_a_9, %POI_z

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="363" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:126  %and_ln51_18 = and i1 %and_ln51_17, %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln51_18"/></StgValue>
</operation>

<operation id="364" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:127  %and_ln51_19 = and i1 %and_ln51_16, %and_ln49_14

]]></Node>
<StgValue><ssdm name="and_ln51_19"/></StgValue>
</operation>

<operation id="365" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:133  %or_ln51_11 = or i1 %icmp_ln51_22, %icmp_ln51_21

]]></Node>
<StgValue><ssdm name="or_ln51_11"/></StgValue>
</operation>

<operation id="366" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:134  %and_ln51_20 = and i1 %or_ln51_11, %or_ln50_8

]]></Node>
<StgValue><ssdm name="and_ln51_20"/></StgValue>
</operation>

<operation id="367" st_id="55" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:135  %tmp_48 = fcmp oge float %p_a_8, %POI_y

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="368" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:136  %and_ln51_21 = and i1 %and_ln51_20, %tmp_48

]]></Node>
<StgValue><ssdm name="and_ln51_21"/></StgValue>
</operation>

<operation id="369" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:137  %and_ln51_22 = and i1 %and_ln51_18, %and_ln51_21

]]></Node>
<StgValue><ssdm name="and_ln51_22"/></StgValue>
</operation>

<operation id="370" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:138  %or_ln51_12 = or i1 %or_ln50_10, %and_ln51_22

]]></Node>
<StgValue><ssdm name="or_ln51_12"/></StgValue>
</operation>

<operation id="371" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:139  %and_ln51_23 = and i1 %or_ln51_12, %or_ln50_9

]]></Node>
<StgValue><ssdm name="and_ln51_23"/></StgValue>
</operation>

<operation id="372" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:140  %and_ln51_24 = and i1 %and_ln51_23, %and_ln51_19

]]></Node>
<StgValue><ssdm name="and_ln51_24"/></StgValue>
</operation>

<operation id="373" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
_ifconv:182  %shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %select_ln59, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="374" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
_ifconv:186  %shl_ln82_3 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %select_ln59_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln82_3"/></StgValue>
</operation>

<operation id="375" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="1" op_3_bw="3">
<![CDATA[
_ifconv:187  %tmp5 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i1.i3(i28 %select_ln59_2, i1 false, i3 %i_assign)

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="376" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:188  %add_ln82 = add i32 %shl_ln, %tmp5

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>

<operation id="377" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:191  %add_ln82_4 = add i32 %shl_ln, %zext_ln92

]]></Node>
<StgValue><ssdm name="add_ln82_4"/></StgValue>
</operation>

<operation id="378" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:192  %add_ln82_5 = add i32 -1, %shl_ln82_3

]]></Node>
<StgValue><ssdm name="add_ln82_5"/></StgValue>
</operation>

<operation id="379" st_id="55" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:193  %add_ln82_6 = add i32 %add_ln82_4, %add_ln82_5

]]></Node>
<StgValue><ssdm name="add_ln82_6"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="380" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln51_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:189  %zext_ln121 = zext i32 %add_ln82 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="381" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln51_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:190  %shl_ln121 = shl i64 1, %zext_ln121

]]></Node>
<StgValue><ssdm name="shl_ln121"/></StgValue>
</operation>

<operation id="382" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln51_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:194  %zext_ln122 = zext i32 %add_ln82_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="383" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln51_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:195  %shl_ln122 = shl i64 1, %zext_ln122

]]></Node>
<StgValue><ssdm name="shl_ln122"/></StgValue>
</operation>

<operation id="384" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln51_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:196  %or_ln122 = or i64 %collisions_0, %shl_ln122

]]></Node>
<StgValue><ssdm name="or_ln122"/></StgValue>
</operation>

<operation id="385" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln51_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:197  %collisions = or i64 %or_ln122, %shl_ln121

]]></Node>
<StgValue><ssdm name="collisions"/></StgValue>
</operation>

<operation id="386" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:198  %collisions_2 = select i1 %and_ln51_24, i64 %collisions, i64 %collisions_0

]]></Node>
<StgValue><ssdm name="collisions_2"/></StgValue>
</operation>

<operation id="387" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:199  br label %1

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
