<pre>name: simple_mem2reg
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v</a>' to AST representation.
Generating RTLIL representation for module `\mem2reg_test1'.
Warning: Replacing memory \array with list of registers. See <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-15" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:15</a>, <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-11" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:11</a>
Generating RTLIL representation for module `\mem2reg_test2'.
Generating RTLIL representation for module `\mem2reg_test3'.
Generating RTLIL representation for module `\mem2reg_test4'.
Generating RTLIL representation for module `\mem2reg_test5'.
Generating RTLIL representation for module `\mem2reg_test6'.
Warning: Replacing memory \dout_array with list of registers. See <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-111" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:111</a>, <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:108</a>
Warning: Replacing memory \din_array with list of registers. See <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-108" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:108</a>, <a href="../../../../third_party/tools/yosys/tests/simple/mem2reg.v.html#l-105" target="file-frame">third_party/tools/yosys/tests/simple/mem2reg.v:105</a>
Successfully finished Verilog frontend.
</pre>