# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor.v" \
"C:/khris/大二上/Logic-Design-Laborator/lab5/Lab5_TeamX_Greatest_Common_Divisor_t.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
