# ECE-2220 Final Project - Team #20
## Design and Implementation of an Alarm System with Video Surveillance using Verilog HDL on an FPGA
#### Collaborators:
* [Arshdeep Singh Karwal](https://github.com/Arshdeep-Karwal)
* [Dev Patel](https://github.com/Dev-Patel4)
* [Gundeep Sidhu](https://github.com/gdsidhu)
* [Matthew Readman](https://github.com/ducktree-embed)
