# âœ… DRC, LVS, ERCã®ãƒã‚§ãƒƒã‚¯ãƒ•ãƒ­ãƒ¼  
# âœ… DRC, LVS, and ERC Check Flow

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

LSIè¨­è¨ˆã«ãŠã„ã¦ã¯ã€å›è·¯è¨­è¨ˆå¾Œã®**ç‰©ç†æ¤œè¨¼**ãŒå“è³ªä¿è¨¼ã®è¦ã§ã™ã€‚  
**DRCï¼ˆDesign Rule Checkï¼‰**ã€**LVSï¼ˆLayout vs Schematicï¼‰**ã€**ERCï¼ˆElectrical Rule Checkï¼‰**ã¯ã€è¨­è¨ˆã¨å®Ÿè£…ã®**æ•´åˆæ€§ã¨å®‰å…¨æ€§ã‚’æ¤œè¨¼ã™ã‚‹åŸºæœ¬çš„æ‰‹æ³•**ã§ã™ã€‚

In LSI design, **physical verification** is essential for ensuring design quality.  
**DRC**, **LVS**, and **ERC** are the three fundamental checks used to verify consistency and reliability between the schematic and layout.

---

## ğŸ§ª å„ãƒã‚§ãƒƒã‚¯ã®æ¦‚è¦ï½œCheck Types and Purposes

| âœ… **ãƒã‚§ãƒƒã‚¯ç¨®åˆ¥ï½œCheck Type** | ğŸ“˜ **å†…å®¹ï½œDescription** | ğŸ” **ä¸»ãªæ¤œå‡ºå¯¾è±¡ï½œMain Errors Detected** |
|-----------------------------|--------------------------|--------------------------------|
| **DRC** | é…ç·šå¹…ã‚„é–“éš”ãªã©è¨­è¨ˆãƒ«ãƒ¼ãƒ«é•åã®æ¤œå‡º<br>Checks geometric rule violations | è£½é€ ä¸èƒ½ãªå½¢çŠ¶ã€æ­©ç•™ã¾ã‚Šä½ä¸‹ãƒªã‚¹ã‚¯<br>Non-manufacturable shapes, yield risks |
| **LVS** | å›è·¯å›³ã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã®è«–ç†æ•´åˆæ€§ç¢ºèª<br>Verifies layout vs schematic consistency | æ¥ç¶šãƒŸã‚¹ã€æœªæ¥ç¶šã€ãƒ”ãƒ³åç›¸é•<br>Netlist mismatches, floating pins |
| **ERC** | é›»æ°—çš„ãªãƒ«ãƒ¼ãƒ«é•åã®æ¤œå‡º<br>Detects electrical constraint violations | ãƒ•ãƒ­ãƒ¼ãƒ†ã‚£ãƒ³ã‚°ãƒãƒ¼ãƒ‰ã€é§†å‹•èƒ½åŠ›ä¸ä¸€è‡´<br>Floating nodes, driver mismatch |

---

## ğŸ” ãƒã‚§ãƒƒã‚¯ãƒ•ãƒ­ãƒ¼å…¨ä½“åƒï¼ˆSky130ç³»ï¼‰ï½œOverall Flow Example (Sky130)

```mermaid
graph TD
    A[å›è·¯å›³ä½œæˆï¼ˆXschemï¼‰<br>Schematic Entry]
    B[ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆä½œæˆï¼ˆMagicï¼‰<br>Layout Design]
    C[DRCå®Ÿè¡Œï¼ˆMagicï¼‰<br>Run DRC]
    D[ãƒãƒƒãƒˆæŠ½å‡ºï¼ˆ.extï¼‰<br>Net Extraction]
    E[LVSå®Ÿè¡Œï¼ˆNetgenï¼‰<br>Run LVS]
    F[ERCå®Ÿè¡Œï¼ˆNetgen/ERCï¼‰<br>Run ERC]

    A --> E
    B --> C --> D --> E --> F
```

- `Magic` ã«ã‚ˆã‚‹DRC â†’ `.ext`ã«ã‚ˆã‚‹ãƒãƒƒãƒˆæŠ½å‡º â†’ `Netgen` ã«ã‚ˆã‚‹LVSï¼ERCã®æµã‚Œ  
- Sky130ã§ã¯ `Makefile` ã«ã‚ˆã‚‹**ä¸€æ‹¬å®Ÿè¡Œã‚¹ã‚¯ãƒªãƒ—ãƒˆ**ã‚‚æä¾›ã•ã‚Œã¦ã„ã‚‹

---

## ğŸ§© ãƒã‚§ãƒƒã‚¯å®Ÿè¡Œæ™‚ã®ãƒã‚¤ãƒ³ãƒˆï½œExecution Tips by Check Type

### âœ”ï¸ **DRC**
- é…ç·šå¹…ãƒ»é–“éš”ãƒ»å±¤æ§‹æˆãªã©ã®**ãƒªã‚½ã‚°ãƒ©ãƒ•ã‚£åˆ¶ç´„**ã‚’éµå®ˆ  
- CMPã‚„å¯„ç”Ÿå¯¾ç­–ã¨ã—ã¦**ãƒ€ãƒŸãƒ¼ãƒ‘ã‚¿ãƒ¼ãƒ³**ã®æŒ¿å…¥ãŒå¿…è¦ãªå ´åˆã‚‚

### âœ”ï¸ **LVS**
- **ã‚¤ãƒ³ã‚¹ã‚¿ãƒ³ã‚¹åãƒ»ç«¯å­åã®ä¸€è‡´**ã‚’æ„è­˜ã—ã¦è¨­è¨ˆ  
- **ãƒ–ãƒ©ãƒƒã‚¯ãƒœãƒƒã‚¯ã‚¹ãƒã‚¯ãƒ­ï¼ˆ`.subckt`ï¼‰**ã¨ã®æ•´åˆã«æ³¨æ„

### âœ”ï¸ **ERC**
- ãƒ•ãƒ­ãƒ¼ãƒ†ã‚£ãƒ³ã‚°ãƒãƒ¼ãƒ‰ï¼ˆæœªæ¥ç¶šï¼‰ã‚’ç¢ºå®Ÿã«æ¤œå‡º  
- **ãƒ‰ãƒ©ã‚¤ãƒå¼·åº¦ã®æ•´åˆ**ã‚‚æ¤œè¨¼é …ç›®ã«å«ã‚ã‚‹

---

## ğŸ§° å•†ç”¨ãƒ„ãƒ¼ãƒ«ã¨ã®é•ã„ï½œCommercial vs OSS Tools

| ğŸ” **é …ç›®ï½œAspect** | ğŸ’¼ **å•†ç”¨ãƒ„ãƒ¼ãƒ«ï½œCommercial** | ğŸ§ª **OSS / Sky130ç³»ï½œOpen Source** |
|---------------------|------------------------------|------------------------------------|
| å®Ÿè¡Œç’°å¢ƒ | GUIä¸­å¿ƒ<br>GUI-oriented | CLI & ã‚¹ã‚¯ãƒªãƒ—ãƒˆãƒ™ãƒ¼ã‚¹<br>CLI/script based |
| ã‚¨ãƒ©ãƒ¼è¡¨ç¤º | è¦–è¦šçš„ã€ãƒ­ã‚°é€£æº<br>Visual + logs | ãƒ†ã‚­ã‚¹ãƒˆãƒ­ã‚°ä¸­å¿ƒã€è£œå®Œã«KLayoutç­‰ä½¿ç”¨<br>Text logs, visualized via KLayout |
| ç²¾åº¦ãƒ»è£œæ­£ | é«˜ç²¾åº¦ãªã‚¨ãƒ³ã‚¸ãƒ³æ­è¼‰<br>Highly tuned | è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ãƒ»è£œæ­£ã¯æ‰‹å‹•å¯¾å¿œãŒå¤šã„<br>Manual scripting or patching often needed |

---

## ğŸ¯ æ•™æçš„æ„ç¾©ï½œEducational Significance

- å„æ¤œè¨¼ã®**æ„å‘³ãƒ»é †åºãƒ»çµæœã®å› æœé–¢ä¿‚**ã‚’æ§‹é€ ã¨ã—ã¦ç†è§£ã™ã‚‹  
  *Understand cause-effect structure of each check and their order*
- OSSãƒ„ãƒ¼ãƒ«ã«ã‚ˆã‚Šã€**PDKãƒ»ãƒ«ãƒ¼ãƒ«ãƒ•ã‚¡ã‚¤ãƒ«ãƒ»ãƒã‚§ãƒƒã‚¯ãƒ­ã‚¸ãƒƒã‚¯**ã®è¦‹ãˆã‚‹åŒ–ãŒå¯èƒ½  
  *OSS makes verification rules and flows transparent and traceable*
- ã‚¨ãƒ©ãƒ¼æ™‚ã«ã€Œ**ã©ã“ãŒã€ãªãœã€ã©ã†é•ã†ã®ã‹**ã€ã‚’èª¬æ˜ã§ãã‚‹åŠ›ã‚’é¤Šã†  
  *Develops the ability to analyze and explain verification failures*

---

## ğŸ”— é–¢é€£è³‡æ–™ï½œRelated Materials

- [`eda_toolchain.md`](./eda_toolchain.md)ï¼šEDAãƒ„ãƒ¼ãƒ«å…¨ä½“ã¨ã®æ¥ç¶šæ§‹æˆã¸  
  *EDA tool integration and flow overview*
- [`pdk_structure.md`](./pdk_structure.md)ï¼šPDKãƒ«ãƒ¼ãƒ«ãƒ•ã‚¡ã‚¤ãƒ«ã®æ§‹æˆã¨å½¹å‰²ã¸  
  *Structure and role of PDK rule files*

---

### ğŸ› ï¸ å¿œç”¨ç·¨ ç¬¬6ç« ï¼šPDKã¨EDAç’°å¢ƒï½œPDK and EDA Environment  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œGo to Chapter](./README.md)

---

Â© 2025 **Shinichi Samizo** / MIT License
