#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Feb 24 22:47:02 2020
# Process ID: 3464
# Current directory: /home/yna/Documents/cpu/cpu_src
# Command line: vivado
# Log file: /home/yna/Documents/cpu/cpu_src/vivado.log
# Journal file: /home/yna/Documents/cpu/cpu_src/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/yna/Documents/cpu/work/cpu/cpu.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 6420.809 ; gain = 60.848 ; free physical = 131 ; free virtual = 3303
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 6564.176 ; gain = 99.664 ; free physical = 236 ; free virtual = 3290
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File /home/yna/Documents/cpu/b3exp/benchmarks/tests/Uart/hello_world.hex referenced on /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v at line 16 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6694.035 ; gain = 19.992 ; free physical = 137 ; free virtual = 3114
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
WARNING: File /home/yna/Documents/cpu/b3exp/benchmarks/tests/Uart/hello_world.hex referenced on /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v at line 16 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
WARNING: File /home/yna/Documents/cpu/b3exp/benchmarks/tests/Uart/hello_world.hex referenced on /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v at line 16 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 6713.043 ; gain = 19.008 ; free physical = 232 ; free virtual = 3113
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/cpu_tb/CPU0/instruction}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6713.043 ; gain = 0.000 ; free physical = 167 ; free virtual = 3058
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6731.051 ; gain = 18.008 ; free physical = 198 ; free virtual = 3003
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File /home/yna/Documents/cpu/b3exp/benchmarks/tests/Uart/code.hex referenced on /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v at line 15 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 6731.051 ; gain = 0.000 ; free physical = 177 ; free virtual = 2957
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
WARNING: File /home/yna/Documents/cpu/b3exp/benchmarks/tests/Uart/code.hex referenced on /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v at line 15 cannot be opened for reading. Please ensure that this file is available in the current working directory.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
WARNING: File /home/yna/Documents/cpu/b3exp/benchmarks/tests/Uart/code.hex referenced on /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v at line 15 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run 1 ms
run 1 ms
run 1 ms
run 1 ms
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
WARNING: File /home/yna/Documents/cpu/b3exp/benchmarks/tests/Uart/code.hex referenced on /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v at line 15 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 6731.051 ; gain = 0.000 ; free physical = 114 ; free virtual = 3027
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/CPU0/instruction}} 
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/cpu_tb/CPU0/pc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
WARNING: File /home/yna/Documents/cpu/b3exp/benchmarks/tests/Uart/code.hex referenced on /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v at line 15 cannot be opened for reading. Please ensure that this file is available in the current working directory.
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: File /home/yna/Documents/cpu/b3exp/benchmarks/tests/Uart/code.hex referenced on /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v at line 15 cannot be opened for reading. Please ensure that this file is available in the current working directory.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6739.055 ; gain = 8.004 ; free physical = 369 ; free virtual = 3029
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/cpu_tb/CPU0/instruction}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
WARNING: File /home/yna/Documents/cpu/b3exp/benchmarks/tests/Uart/code.hex referenced on /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v at line 15 cannot be opened for reading. Please ensure that this file is available in the current working directory.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6739.055 ; gain = 0.000 ; free physical = 322 ; free virtual = 2991
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6763.066 ; gain = 24.012 ; free physical = 296 ; free virtual = 2959
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 9
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/cpu_tb/CPU0/instruction}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6790.047 ; gain = 10.008 ; free physical = 351 ; free virtual = 3015
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 10
add_wave {{/cpu_tb/CPU0/instruction}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6792.047 ; gain = 2.000 ; free physical = 426 ; free virtual = 3074
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6808.055 ; gain = 0.000 ; free physical = 422 ; free virtual = 3073
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
run 100 us
run 100 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
run 100 ms
run 100 ms
run 100 ms
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/cpu_tb/CPU0/instruction}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/cpu_tb/CPU0/pc}} 
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
import_files -norecurse /home/yna/Documents/cpu/cpu_src/src/hardware_counter.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6903.102 ; gain = 19.008 ; free physical = 208 ; free virtual = 3008
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/cpu_tb/CPU0/instruction}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/cpu_tb/CPU0/pc}} 
restart
ERROR: [Vivado 12-106] *** Exception: ui.utils.e: ui.frmwork.CommandFailedException: basic_ios::clear: iostream error ui.frmwork.CommandFailedException: basic_ios::clear: iostream error
	at ui.views.waveform.waveformi.WVExecutive_getGraphicsDataSize(Native Method)
	at ui.views.waveform.executive.a.gEt(SourceFile:172)
	at ui.views.waveform.b.a.gEf(SourceFile:440)
	at ui.views.waveform.b.a.fOl(SourceFile:431)
	at ui.views.waveform.m.gDo(SourceFile:236)
	at ui.views.waveform.m.cRi(SourceFile:225)
	at ui.views.waveform.w.cRi(SourceFile:434)
	at ui.views.waveform.c.b.j(SourceFile:459)
	at ui.views.waveform.w.a(SourceFile:700)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.HTclEventBroker.i(SourceFile:256)
	at ui.frmwork.HTclEventBroker.fireTclEvent(SourceFile:351)
	at ui.views.waveform.waveformi.WVExecutive_processModelEvent(Native Method)
	at ui.views.waveform.executive.a.eE(SourceFile:818)
	at ui.views.waveform.c.b.eD(SourceFile:550)
	at ui.views.waveform.c.b.j(SourceFile:467)
	at ui.views.waveform.w.a(SourceFile:700)
	at ui.frmwork.b.l.d(SourceFile:42)
	at ui.frmwork.HTclEventBroker.i(SourceFile:256)
	at ui.frmwork.HTclEventBroker.fireTclEvent(SourceFile:351)
	at ui.views.waveform.waveformi.WVExecutive_processModelEvent(Native Method)
	at ui.views.waveform.executive.a.eE(SourceFile:818)
	at ui.views.waveform.c.b.eD(SourceFile:550)
	at ui.views.waveform.c.e.actionPerformed(SourceFile:487)
	at java.desktop/javax.swing.Timer.fireActionPerformed(Unknown Source)
	at java.desktop/javax.swing.Timer$DoPostEvent.run(Unknown Source)
	at java.desktop/java.awt.event.InvocationEvent.dispatch(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$2.run(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$4.run(Unknown Source)
	at java.desktop/java.awt.WaitDispatchSupport$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.desktop/java.awt.WaitDispatchSupport.enter(Unknown Source)
	at java.desktop/java.awt.Dialog.show(Unknown Source)
	at java.desktop/java.awt.Component.show(Unknown Source)
	at java.desktop/java.awt.Component.setVisible(Unknown Source)
	at java.desktop/java.awt.Window.setVisible(Unknown Source)
	at java.desktop/java.awt.Dialog.setVisible(Unknown Source)
	at ui.b.c.g.setVisible(SourceFile:919)
	at ui.b.c.by.showDialog(SourceFile:975)
	at ui.b.c.bF.actionPerformed(SourceFile:982)
	at ui.b.c.by.cJI(SourceFile:637)
	at ui.views.c.t.a.d.run(SourceFile:73)
	at ui.frmwork.a.dWF(SourceFile:132)
	at ui.frmwork.V.dYl(SourceFile:67)
	at ui.bk.actionPerformed(SourceFile:530)
	at java.desktop/javax.swing.AbstractButton.fireActionPerformed(Unknown Source)
	at ui.utils.o.b.B.fireActionPerformed(SourceFile:243)
	at java.desktop/javax.swing.AbstractButton$Handler.actionPerformed(Unknown Source)
	at java.desktop/javax.swing.DefaultButtonModel.fireActionPerformed(Unknown Source)
	at java.desktop/javax.swing.DefaultButtonModel.setPressed(Unknown Source)
	at java.desktop/javax.swing.plaf.basic.BasicButtonListener.mouseReleased(Unknown Source)
	at com.jidesoft.plaf.basic.BasicJideButtonListener.mouseReleased(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mouseReleased(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mouseReleased(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mouseReleased(Unknown Source)
	at java.desktop/java.awt.AWTEventMulticaster.mouseReleased(Unknown Source)
	at java.desktop/java.awt.Component.processMouseEvent(Unknown Source)
	at java.desktop/javax.swing.JComponent.processMouseEvent(Unknown Source)
	at java.desktop/java.awt.Component.processEvent(Unknown Source)
	at java.desktop/java.awt.Container.processEvent(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.LightweightDispatcher.retargetMouseEvent(Unknown Source)
	at java.desktop/java.awt.LightweightDispatcher.processMouseEvent(Unknown Source)
	at java.desktop/java.awt.LightweightDispatcher.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.Container.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Window.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.Component.dispatchEvent(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEventImpl(Unknown Source)
	at java.desktop/java.awt.EventQueue.access$500(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$3.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.desktop/java.awt.EventQueue$4.run(Unknown Source)
	at java.base/java.security.AccessController.doPrivileged(Native Method)
	at java.base/java.security.ProtectionDomain$JavaSecurityAccessImpl.doIntersectionPrivilege(Unknown Source)
	at java.desktop/java.awt.EventQueue.dispatchEvent(Unknown Source)
	at ui.frmwork.b.d.dispatchEvent(SourceFile:88)
	at java.desktop/java.awt.EventDispatchThread.pumpOneEventForFilters(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForFilter(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEventsForHierarchy(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.pumpEvents(Unknown Source)
	at java.desktop/java.awt.EventDispatchThread.run(Unknown Source)
 (See /home/yna/Documents/cpu/cpu_src/vivado_pid3464.debug)
INFO: [Simtcl 6-17] Simulation restarted
ERROR: [Common 17-39] 'restart' failed due to earlier errors.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
run all
run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 6909.102 ; gain = 0.000 ; free physical = 115 ; free virtual = 3008
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 6909.102 ; gain = 0.000 ; free physical = 565 ; free virtual = 3009
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 14
add_wave {{/cpu_tb/CPU0/pc}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/CPU0/instruction}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/CPU0/uart_IN_data}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/CPU0/hc_OUT_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/CPU0/REG0/mem[15]}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/CPU0/REG0/rd}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ms
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/CPU0/REG0/w_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
create_wave_config; add_wave /; set_property needs_save false [current_wave_config]
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/cpu_tb/CPU0/REG0/mem[10]}} 
export_ip_user_files -of_objects  [get_files /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v] -no_script -reset -force -quiet
remove_files  /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v
import_files -force -norecurse /home/yna/Documents/cpu/cpu_src/src/memory.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6955.211 ; gain = 23.992 ; free physical = 377 ; free virtual = 2876
current_wave_config {}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration ''.
Untitled 16
add_wave {{/cpu_tb/CPU0/pc}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/cpu_tb/CPU0/instruction}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6992.230 ; gain = 26.016 ; free physical = 421 ; free virtual = 2926
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7024.246 ; gain = 32.016 ; free physical = 333 ; free virtual = 2841
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 7024.246 ; gain = 0.000 ; free physical = 179 ; free virtual = 2895
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/instruction}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/pc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1 ms
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/ALU0/op1}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/ALU0/op2}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/ALU0/alu_ctrl}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/ALU0/branch}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/ALU0/result}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/ALU0/zero}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/W0/npc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/imm}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 us
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/REG0/mem[15]}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/REG0/rd}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/REG0/w_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/MEM0/r_data}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/MEM0/r_addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/MEM0/w_addr}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/REG0/mem[14]}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/REG0/mem[2]}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/REG0/mem[15]}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/MEM0/w_data}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/MEM0/w_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/cpu_tb/CPU0/MEM0/mem_write}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7077.270 ; gain = 25.996 ; free physical = 380 ; free virtual = 2659
restart
INFO: [Simtcl 6-17] Simulation restarted
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/cpu_tb/CPU0/pc}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/cpu_tb/CPU0/instruction}} 
run 100 us
run 100 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 7077.270 ; gain = 0.000 ; free physical = 254 ; free virtual = 2662
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7077.270 ; gain = 0.000 ; free physical = 219 ; free virtual = 2653
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/src/write_back.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module write_back
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/hardware_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/src/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto 2673b2e922e74a239ce51e63f0158911 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fetch
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.write_back
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.hardware_counter
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_1:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7120.289 ; gain = 34.020 ; free physical = 304 ; free virtual = 2698
run 100 ms
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 25 10:34:31 2020] Launched synth_1...
Run output will be captured here: /home/yna/Documents/cpu/work/cpu/cpu.runs/synth_1/runme.log
[Tue Feb 25 10:34:31 2020] Launched impl_1...
Run output will be captured here: /home/yna/Documents/cpu/work/cpu/cpu.runs/impl_1/runme.log
reset_run synth_1
set_property is_enabled false [get_files  /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v]
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Feb 25 10:36:11 2020] Launched synth_1...
Run output will be captured here: /home/yna/Documents/cpu/work/cpu/cpu.runs/synth_1/runme.log
[Tue Feb 25 10:36:11 2020] Launched impl_1...
Run output will be captured here: /home/yna/Documents/cpu/work/cpu/cpu.runs/impl_1/runme.log
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property is_enabled true [get_files  /home/yna/Documents/cpu/work/cpu/cpu.srcs/sources_1/imports/b3exp/testbench/cpu_tb.v]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 7122.012 ; gain = 0.000 ; free physical = 226 ; free virtual = 2242
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 7122.012 ; gain = 0.000 ; free physical = 226 ; free virtual = 2242
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/yna/Documents/cpu/work/cpu/cpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cpu_tb_vlog.prj
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 7122.012 ; gain = 0.000 ; free physical = 230 ; free virtual = 2247
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 7122.012 ; gain = 0.000 ; free physical = 230 ; free virtual = 2247
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Tue Feb 25 10:40:11 2020...
