

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Thu Nov  5 03:54:06 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pose_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|     3.511|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1          |    ?|    ?|         2|          1|          1|     ?|    yes   |
        | + Loop 1.2          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.2.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.2.1.1  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        | + Loop 1.3          |    ?|    ?|         6|          1|          1|     ?|    yes   |
        | + Loop 1.4          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.4.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.4.1.1  |    ?|    ?|         5|          1|          1|     ?|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 6
  * Pipeline-3: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 237
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 38 39 }
  Pipeline-1 : II = 1, D = 3, States = { 117 118 119 }
  Pipeline-2 : II = 1, D = 6, States = { 149 150 151 152 153 154 }
  Pipeline-3 : II = 1, D = 5, States = { 230 231 232 233 234 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (!done & layer_start)
	10  / (!done & !layer_start)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / (!tmp_495 & tmp_150)
	40  / (!tmp_495 & !tmp_150)
	41  / (tmp_495)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	40  / (exitcond_flatten)
	39  / (!exitcond_flatten)
39 --> 
	38  / true
40 --> 
	158  / true
41 --> 
	42  / (!exitcond6)
	121  / (exitcond6)
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / (tmp_153)
	41  / (!tmp_153)
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	120  / (!tmp_161)
	118  / (tmp_161)
118 --> 
	119  / true
119 --> 
	117  / true
120 --> 
	79  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	155  / (exitcond_flatten3)
	150  / (!exitcond_flatten3)
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	149  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / (tmp_495 & !tmp_157 & !exitcond1)
	236  / (exitcond1) | (tmp_157) | (!tmp_495)
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	173  / true
173 --> 
	174  / true
174 --> 
	175  / true
175 --> 
	176  / true
176 --> 
	177  / true
177 --> 
	178  / true
178 --> 
	179  / true
179 --> 
	180  / true
180 --> 
	181  / true
181 --> 
	182  / true
182 --> 
	183  / true
183 --> 
	184  / true
184 --> 
	185  / true
185 --> 
	186  / true
186 --> 
	187  / true
187 --> 
	188  / true
188 --> 
	189  / true
189 --> 
	190  / true
190 --> 
	191  / true
191 --> 
	192  / true
192 --> 
	193  / true
193 --> 
	194  / true
194 --> 
	195  / (tmp_165)
	158  / (!tmp_165)
195 --> 
	196  / true
196 --> 
	197  / true
197 --> 
	198  / true
198 --> 
	199  / true
199 --> 
	200  / true
200 --> 
	201  / true
201 --> 
	202  / true
202 --> 
	203  / true
203 --> 
	204  / true
204 --> 
	205  / true
205 --> 
	206  / true
206 --> 
	207  / true
207 --> 
	208  / true
208 --> 
	209  / true
209 --> 
	210  / true
210 --> 
	211  / true
211 --> 
	212  / true
212 --> 
	213  / true
213 --> 
	214  / true
214 --> 
	215  / true
215 --> 
	216  / true
216 --> 
	217  / true
217 --> 
	218  / true
218 --> 
	219  / true
219 --> 
	220  / true
220 --> 
	221  / true
221 --> 
	222  / true
222 --> 
	223  / true
223 --> 
	224  / true
224 --> 
	225  / true
225 --> 
	226  / true
226 --> 
	227  / true
227 --> 
	228  / true
228 --> 
	229  / true
229 --> 
	230  / true
230 --> 
	235  / (!tmp_171)
	231  / (tmp_171)
231 --> 
	232  / true
232 --> 
	233  / true
233 --> 
	234  / true
234 --> 
	230  / true
235 --> 
	194  / true
236 --> 
	237  / true
237 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.62>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_V = alloca i192"   --->   Operation 238 'alloca' 'tmp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_V_48 = alloca i192"   --->   Operation 239 'alloca' 'tmp_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_V_49 = alloca i192"   --->   Operation 240 'alloca' 'tmp_V_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%cin_local_0 = alloca [6480 x float], align 4" [kernel.cpp:2440]   --->   Operation 241 'alloca' 'cin_local_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%cin_local_1 = alloca [6480 x float], align 4" [kernel.cpp:2440]   --->   Operation 242 'alloca' 'cin_local_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%cin_local_2 = alloca [6480 x float], align 4" [kernel.cpp:2440]   --->   Operation 243 'alloca' 'cin_local_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%cin_local_3 = alloca [6480 x float], align 4" [kernel.cpp:2440]   --->   Operation 244 'alloca' 'cin_local_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%cin_local_4 = alloca [6480 x float], align 4" [kernel.cpp:2440]   --->   Operation 245 'alloca' 'cin_local_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%cin_local_5 = alloca [6480 x float], align 4" [kernel.cpp:2440]   --->   Operation 246 'alloca' 'cin_local_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%cin_local_6 = alloca [6480 x float], align 4" [kernel.cpp:2440]   --->   Operation 247 'alloca' 'cin_local_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%cin_local_7 = alloca [6480 x float], align 4" [kernel.cpp:2440]   --->   Operation 248 'alloca' 'cin_local_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%weight_local_0 = alloca [4608 x float], align 4" [kernel.cpp:2442]   --->   Operation 249 'alloca' 'weight_local_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%weight_local_1 = alloca [4608 x float], align 4" [kernel.cpp:2442]   --->   Operation 250 'alloca' 'weight_local_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%weight_local_2 = alloca [4608 x float], align 4" [kernel.cpp:2442]   --->   Operation 251 'alloca' 'weight_local_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%weight_local_3 = alloca [4608 x float], align 4" [kernel.cpp:2442]   --->   Operation 252 'alloca' 'weight_local_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%weight_local_4 = alloca [4608 x float], align 4" [kernel.cpp:2442]   --->   Operation 253 'alloca' 'weight_local_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%weight_local_5 = alloca [4608 x float], align 4" [kernel.cpp:2442]   --->   Operation 254 'alloca' 'weight_local_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%weight_local_6 = alloca [4608 x float], align 4" [kernel.cpp:2442]   --->   Operation 255 'alloca' 'weight_local_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%weight_local_7 = alloca [4608 x float], align 4" [kernel.cpp:2442]   --->   Operation 256 'alloca' 'weight_local_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%cout_local_0 = alloca [5408 x float], align 4"   --->   Operation 257 'alloca' 'cout_local_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%cout_local_1 = alloca [5408 x float], align 4"   --->   Operation 258 'alloca' 'cout_local_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%cout_local_2 = alloca [5408 x float], align 4"   --->   Operation 259 'alloca' 'cout_local_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%cout_local_3 = alloca [5408 x float], align 4"   --->   Operation 260 'alloca' 'cout_local_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%cout_local_4 = alloca [5408 x float], align 4"   --->   Operation 261 'alloca' 'cout_local_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%cout_local_5 = alloca [5408 x float], align 4"   --->   Operation 262 'alloca' 'cout_local_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%cout_local_6 = alloca [5408 x float], align 4"   --->   Operation 263 'alloca' 'cout_local_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%cout_local_7 = alloca [5408 x float], align 4"   --->   Operation 264 'alloca' 'cout_local_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_1 : Operation 265 [1/1] (1.31ns)   --->   "%tmp_V_50 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:2457]   --->   Operation 265 'read' 'tmp_V_50' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_1 : Operation 266 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_50)" [kernel.cpp:2458]   --->   Operation 266 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 267 [1/1] (1.31ns)   --->   "%tmp_V_51 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:2459]   --->   Operation 267 'read' 'tmp_V_51' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_2 : Operation 268 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_51)" [kernel.cpp:2460]   --->   Operation 268 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_2 : Operation 269 [1/1] (0.85ns)   --->   "store i192 %tmp_V_51, i192* %tmp_V_49" [kernel.cpp:2459]   --->   Operation 269 'store' <Predicate = true> <Delay = 0.85>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 270 [1/1] (1.31ns)   --->   "%tmp_V_52 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:2461]   --->   Operation 270 'read' 'tmp_V_52' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_3 : Operation 271 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_52)" [kernel.cpp:2462]   --->   Operation 271 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_3 : Operation 272 [1/1] (0.85ns)   --->   "store i192 %tmp_V_52, i192* %tmp_V_48" [kernel.cpp:2461]   --->   Operation 272 'store' <Predicate = true> <Delay = 0.85>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 273 [1/1] (1.31ns)   --->   "%tmp_V_64 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:2463]   --->   Operation 273 'read' 'tmp_V_64' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_4 : Operation 274 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_64)" [kernel.cpp:2464]   --->   Operation 274 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%LAYER_BATCH_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %tmp_V_64, i32 160, i32 191)" [kernel.cpp:2468]   --->   Operation 275 'partselect' 'LAYER_BATCH_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.85ns)   --->   "store i192 %tmp_V_64, i192* %tmp_V" [kernel.cpp:2463]   --->   Operation 276 'store' <Predicate = true> <Delay = 0.85>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cin_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 277 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_weight_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 278 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i256* %fifo_cout_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 279 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 280 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i192* %fifo_config_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 281 'specinterface' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (1.31ns)   --->   "%tmp_V_54 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:2465]   --->   Operation 282 'read' 'tmp_V_54' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_5 : Operation 283 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_54)" [kernel.cpp:2466]   --->   Operation 283 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_5 : Operation 284 [1/1] (0.85ns)   --->   "br label %.backedge" [kernel.cpp:2472]   --->   Operation 284 'br' <Predicate = true> <Delay = 0.85>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%i_op_assign_s = phi i32 [ 0, %0 ], [ %newSel25, %._crit_edge2071_ifconv ]" [kernel.cpp:2733]   --->   Operation 285 'phi' 'i_op_assign_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%out_num_iter = phi i32 [ 0, %0 ], [ %newSel28, %._crit_edge2071_ifconv ]" [kernel.cpp:2733]   --->   Operation 286 'phi' 'out_num_iter' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%in_h_iter = phi i32 [ 0, %0 ], [ %newSel31, %._crit_edge2071_ifconv ]" [kernel.cpp:2733]   --->   Operation 287 'phi' 'in_h_iter' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%in_w_iter = phi i32 [ 0, %0 ], [ %newSel34, %._crit_edge2071_ifconv ]" [kernel.cpp:2733]   --->   Operation 288 'phi' 'in_w_iter' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%layer_iter = phi i32 [ 0, %0 ], [ %newSel36, %._crit_edge2071_ifconv ]" [kernel.cpp:2737]   --->   Operation 289 'phi' 'layer_iter' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%done = phi i1 [ false, %0 ], [ %done_be, %._crit_edge2071_ifconv ]" [kernel.cpp:2737]   --->   Operation 290 'phi' 'done' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%layer_start = phi i1 [ false, %0 ], [ %layer_start_be, %._crit_edge2071_ifconv ]" [kernel.cpp:2737]   --->   Operation 291 'phi' 'layer_start' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "br i1 %done, label %8, label %1" [kernel.cpp:2472]   --->   Operation 292 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.85ns)   --->   "br i1 %layer_start, label %2, label %._crit_edge" [kernel.cpp:2473]   --->   Operation 293 'br' <Predicate = (!done)> <Delay = 0.85>
ST_6 : Operation 294 [1/1] (1.31ns)   --->   "%tmp_V_55 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:2475]   --->   Operation 294 'read' 'tmp_V_55' <Predicate = (!done & layer_start)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_6 : Operation 295 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_55)" [kernel.cpp:2476]   --->   Operation 295 'write' <Predicate = (!done & layer_start)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:2746]   --->   Operation 296 'ret' <Predicate = (done)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 297 [1/1] (1.31ns)   --->   "%tmp_V_56 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:2477]   --->   Operation 297 'read' 'tmp_V_56' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_7 : Operation 298 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_56)" [kernel.cpp:2478]   --->   Operation 298 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_7 : Operation 299 [1/1] (0.85ns)   --->   "store i192 %tmp_V_56, i192* %tmp_V_49" [kernel.cpp:2477]   --->   Operation 299 'store' <Predicate = true> <Delay = 0.85>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 300 [1/1] (1.31ns)   --->   "%tmp_V_57 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:2479]   --->   Operation 300 'read' 'tmp_V_57' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_8 : Operation 301 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_57)" [kernel.cpp:2480]   --->   Operation 301 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_8 : Operation 302 [1/1] (0.85ns)   --->   "store i192 %tmp_V_57, i192* %tmp_V_48" [kernel.cpp:2479]   --->   Operation 302 'store' <Predicate = true> <Delay = 0.85>

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 303 [1/1] (1.31ns)   --->   "%tmp_V_58 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:2481]   --->   Operation 303 'read' 'tmp_V_58' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_9 : Operation 304 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_58)" [kernel.cpp:2482]   --->   Operation 304 'write' <Predicate = true> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_9 : Operation 305 [1/1] (0.85ns)   --->   "store i192 %tmp_V_58, i192* %tmp_V" [kernel.cpp:2481]   --->   Operation 305 'store' <Predicate = true> <Delay = 0.85>

State 10 <SV = 9> <Delay = 2.62>
ST_10 : Operation 306 [1/1] (1.31ns)   --->   "%tmp_V_59 = call i192 @_ssdm_op_Read.ap_fifo.volatile.i192P(i192* %fifo_config_in_V_V)" [kernel.cpp:2483]   --->   Operation 306 'read' 'tmp_V_59' <Predicate = (layer_start)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_10 : Operation 307 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i192P(i192* %fifo_config_out_V_V, i192 %tmp_V_59)" [kernel.cpp:2484]   --->   Operation 307 'write' <Predicate = (layer_start)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_10 : Operation 308 [1/1] (0.85ns)   --->   "br label %._crit_edge" [kernel.cpp:2487]   --->   Operation 308 'br' <Predicate = (layer_start)> <Delay = 0.85>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%layer_start_1 = phi i1 [ false, %2 ], [ %layer_start, %1 ]" [kernel.cpp:2737]   --->   Operation 309 'phi' 'layer_start_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%p_Val2_13 = load i192* %tmp_V" [kernel.cpp:2535]   --->   Operation 310 'load' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%p_Val2_12 = load i192* %tmp_V_48"   --->   Operation 311 'load' 'p_Val2_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%p_Val2_11 = load i192* %tmp_V_49" [kernel.cpp:2497]   --->   Operation 312 'load' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_V = trunc i192 %p_Val2_11 to i32" [kernel.cpp:2497]   --->   Operation 313 'trunc' 'LAYER_IN_NUM_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_11, i32 32, i32 63)" [kernel.cpp:2498]   --->   Operation 314 'partselect' 'LAYER_OUT_NUM_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%LAYER_IN_H_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_11, i32 64, i32 95)" [kernel.cpp:2499]   --->   Operation 315 'partselect' 'LAYER_IN_H_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%LAYER_IN_W_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_11, i32 96, i32 127)" [kernel.cpp:2500]   --->   Operation 316 'partselect' 'LAYER_IN_W_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%FILTER_S2_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_12, i32 144, i32 159)" [kernel.cpp:2509]   --->   Operation 317 'partselect' 'FILTER_S2_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%STRIDE_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_12, i32 160, i32 191)" [kernel.cpp:2510]   --->   Operation 318 'partselect' 'STRIDE_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (0.00ns)   --->   "%LAYER_IN_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_13, i32 64, i32 79)" [kernel.cpp:2514]   --->   Operation 319 'partselect' 'LAYER_IN_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "%LAYER_OUT_NUM_T_V = call i16 @_ssdm_op_PartSelect.i16.i192.i32.i32(i192 %p_Val2_13, i32 80, i32 95)" [kernel.cpp:2515]   --->   Operation 320 'partselect' 'LAYER_OUT_NUM_T_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 321 [1/1] (0.00ns)   --->   "%LAYER_IN_H_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_13, i32 96, i32 127)" [kernel.cpp:2516]   --->   Operation 321 'partselect' 'LAYER_IN_H_T_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 322 [1/1] (0.00ns)   --->   "%LAYER_IN_W_T_V = call i32 @_ssdm_op_PartSelect.i32.i192.i32.i32(i192 %p_Val2_13, i32 128, i32 159)" [kernel.cpp:2517]   --->   Operation 322 'partselect' 'LAYER_IN_W_T_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_493 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_13, i32 2)" [kernel.cpp:2527]   --->   Operation 323 'bitselect' 'tmp_493' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 324 [1/1] (0.47ns)   --->   "%FILTER_S = select i1 %tmp_493, i16 %FILTER_S2_V, i16 1" [kernel.cpp:2527]   --->   Operation 324 'select' 'FILTER_S' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_279 = call i2 @_ssdm_op_PartSelect.i2.i192.i32.i32(i192 %p_Val2_13, i32 1, i32 2)" [kernel.cpp:2535]   --->   Operation 325 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_147 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_279, i1 false)" [kernel.cpp:2530]   --->   Operation 326 'bitconcatenate' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_494 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_13, i32 1)" [kernel.cpp:2531]   --->   Operation 327 'bitselect' 'tmp_494' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 328 [1/1] (0.87ns)   --->   "%STRIDE_V_5 = select i1 %tmp_494, i32 %STRIDE_V, i32 1" [kernel.cpp:2531]   --->   Operation 328 'select' 'STRIDE_V_5' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 329 [1/1] (0.87ns)   --->   "%STRIDE_V_6 = select i1 %tmp_494, i32 1, i32 %STRIDE_V" [kernel.cpp:2532]   --->   Operation 329 'select' 'STRIDE_V_6' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_495 = call i1 @_ssdm_op_BitSelect.i1.i192.i32(i192 %p_Val2_13, i32 2)" [kernel.cpp:2535]   --->   Operation 330 'bitselect' 'tmp_495' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 331 [1/1] (0.00ns)   --->   "br i1 %tmp_495, label %5, label %3" [kernel.cpp:2535]   --->   Operation 331 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node tmp_150)   --->   "%tmp_496 = trunc i32 %out_num_iter to i3" [kernel.cpp:2733]   --->   Operation 332 'trunc' 'tmp_496' <Predicate = (!tmp_495)> <Delay = 0.00>
ST_10 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node tmp_150)   --->   "%tmp_s = or i3 %tmp_496, %tmp_147" [kernel.cpp:2733]   --->   Operation 333 'or' 'tmp_s' <Predicate = (!tmp_495)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node tmp_150)   --->   "%tmp_477 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %out_num_iter, i32 3, i32 31)" [kernel.cpp:2733]   --->   Operation 334 'partselect' 'tmp_477' <Predicate = (!tmp_495)> <Delay = 0.00>
ST_10 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node tmp_150)   --->   "%tmp_149 = call i32 @_ssdm_op_BitConcatenate.i32.i29.i3(i29 %tmp_477, i3 %tmp_s)" [kernel.cpp:2538]   --->   Operation 335 'bitconcatenate' 'tmp_149' <Predicate = (!tmp_495)> <Delay = 0.00>
ST_10 : Operation 336 [1/1] (1.26ns) (out node of the LUT)   --->   "%tmp_150 = icmp eq i32 %tmp_149, 0" [kernel.cpp:2538]   --->   Operation 336 'icmp' 'tmp_150' <Predicate = (!tmp_495)> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 337 [1/1] (0.00ns)   --->   "br i1 %tmp_150, label %4, label %.loopexit2070" [kernel.cpp:2538]   --->   Operation 337 'br' <Predicate = (!tmp_495)> <Delay = 0.00>
ST_10 : Operation 338 [1/1] (0.00ns)   --->   "%lhs_V_4 = zext i32 %LAYER_IN_H_T_V to i33" [kernel.cpp:2540]   --->   Operation 338 'zext' 'lhs_V_4' <Predicate = (!tmp_495 & tmp_150)> <Delay = 0.00>
ST_10 : Operation 339 [1/1] (0.00ns)   --->   "%rhs_V_4 = zext i16 %FILTER_S to i33" [kernel.cpp:2540]   --->   Operation 339 'zext' 'rhs_V_4' <Predicate = (!tmp_495 & tmp_150)> <Delay = 0.00>
ST_10 : Operation 340 [1/1] (1.51ns)   --->   "%ret_V = add i33 %rhs_V_4, %lhs_V_4" [kernel.cpp:2540]   --->   Operation 340 'add' 'ret_V' <Predicate = (!tmp_495 & tmp_150)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 341 [1/1] (0.00ns)   --->   "%lhs_V_7 = zext i32 %LAYER_IN_W_T_V to i33" [kernel.cpp:2541]   --->   Operation 341 'zext' 'lhs_V_7' <Predicate = (!tmp_495 & tmp_150)> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (1.51ns)   --->   "%ret_V_7 = add i33 %rhs_V_4, %lhs_V_7" [kernel.cpp:2541]   --->   Operation 342 'add' 'ret_V_7' <Predicate = (!tmp_495 & tmp_150)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_160_cast = call i13 @_ssdm_op_PartSelect.i13.i192.i32.i32(i192 %p_Val2_13, i32 67, i32 79)" [kernel.cpp:2554]   --->   Operation 343 'partselect' 'tmp_160_cast' <Predicate = (tmp_495)> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%rhs_V = zext i16 %FILTER_S to i33" [kernel.cpp:2554]   --->   Operation 344 'zext' 'rhs_V' <Predicate = (tmp_495)> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.85ns)   --->   "br label %.loopexit220" [kernel.cpp:2553]   --->   Operation 345 'br' <Predicate = (tmp_495)> <Delay = 0.85>

State 11 <SV = 10> <Delay = 1.52>
ST_11 : Operation 346 [1/1] (0.00ns)   --->   "%lhs_V_6_cast = zext i33 %ret_V to i34" [kernel.cpp:2540]   --->   Operation 346 'zext' 'lhs_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 347 [1/1] (1.52ns)   --->   "%ret_V_6 = add i34 %lhs_V_6_cast, -1" [kernel.cpp:2540]   --->   Operation 347 'add' 'ret_V_6' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 348 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i33 %ret_V_7 to i34" [kernel.cpp:2541]   --->   Operation 348 'zext' 'lhs_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 349 [1/1] (1.52ns)   --->   "%ret_V_8 = add i34 %lhs_V_1_cast, -1" [kernel.cpp:2541]   --->   Operation 349 'add' 'ret_V_8' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.49>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%cast = zext i34 %ret_V_6 to i68" [kernel.cpp:2540]   --->   Operation 350 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%cast1 = zext i34 %ret_V_8 to i68" [kernel.cpp:2541]   --->   Operation 351 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [7/7] (1.49ns)   --->   "%bound = mul i68 %cast, %cast1" [kernel.cpp:2540]   --->   Operation 352 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.49>
ST_13 : Operation 353 [6/7] (1.49ns)   --->   "%bound = mul i68 %cast, %cast1" [kernel.cpp:2540]   --->   Operation 353 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.49>
ST_14 : Operation 354 [5/7] (1.49ns)   --->   "%bound = mul i68 %cast, %cast1" [kernel.cpp:2540]   --->   Operation 354 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.49>
ST_15 : Operation 355 [4/7] (1.49ns)   --->   "%bound = mul i68 %cast, %cast1" [kernel.cpp:2540]   --->   Operation 355 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.49>
ST_16 : Operation 356 [3/7] (1.49ns)   --->   "%bound = mul i68 %cast, %cast1" [kernel.cpp:2540]   --->   Operation 356 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.49>
ST_17 : Operation 357 [2/7] (1.49ns)   --->   "%bound = mul i68 %cast, %cast1" [kernel.cpp:2540]   --->   Operation 357 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.49>
ST_18 : Operation 358 [1/7] (1.49ns)   --->   "%bound = mul i68 %cast, %cast1" [kernel.cpp:2540]   --->   Operation 358 'mul' 'bound' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.49>
ST_19 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_281 = call i13 @_ssdm_op_PartSelect.i13.i192.i32.i32(i192 %p_Val2_13, i32 67, i32 79)" [kernel.cpp:2540]   --->   Operation 359 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 360 [1/1] (0.00ns)   --->   "%cast2 = zext i13 %tmp_281 to i81" [kernel.cpp:2540]   --->   Operation 360 'zext' 'cast2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 361 [1/1] (0.00ns)   --->   "%cast3 = zext i68 %bound to i81" [kernel.cpp:2540]   --->   Operation 361 'zext' 'cast3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 362 [19/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 362 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.49>
ST_20 : Operation 363 [18/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 363 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.49>
ST_21 : Operation 364 [17/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 364 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.49>
ST_22 : Operation 365 [16/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 365 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.49>
ST_23 : Operation 366 [15/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 366 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.49>
ST_24 : Operation 367 [14/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 367 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.49>
ST_25 : Operation 368 [13/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 368 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.49>
ST_26 : Operation 369 [12/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 369 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.49>
ST_27 : Operation 370 [11/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 370 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.49>
ST_28 : Operation 371 [10/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 371 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.49>
ST_29 : Operation 372 [9/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 372 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.49>
ST_30 : Operation 373 [8/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 373 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.49>
ST_31 : Operation 374 [7/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 374 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.49>
ST_32 : Operation 375 [6/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 375 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.49>
ST_33 : Operation 376 [5/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 376 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.49>
ST_34 : Operation 377 [4/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 377 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.49>
ST_35 : Operation 378 [3/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 378 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.49>
ST_36 : Operation 379 [2/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 379 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.49>
ST_37 : Operation 380 [1/19] (1.49ns)   --->   "%bound4 = mul i81 %cast2, %cast3" [kernel.cpp:2540]   --->   Operation 380 'mul' 'bound4' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 381 [1/1] (0.85ns)   --->   "br label %.preheader2068" [kernel.cpp:2539]   --->   Operation 381 'br' <Predicate = true> <Delay = 0.85>

State 38 <SV = 37> <Delay = 2.01>
ST_38 : Operation 382 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i81 [ 0, %4 ], [ %indvar_flatten_next, %.preheader2069.preheader ]"   --->   Operation 382 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 383 [1/1] (1.48ns)   --->   "%exitcond_flatten = icmp eq i81 %indvar_flatten, %bound4" [kernel.cpp:2540]   --->   Operation 383 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 384 [1/1] (2.01ns)   --->   "%indvar_flatten_next = add i81 %indvar_flatten, 1"   --->   Operation 384 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 385 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit2070.loopexit, label %.preheader2069.preheader" [kernel.cpp:2540]   --->   Operation 385 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 2.62>
ST_39 : Operation 386 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str18)" [kernel.cpp:2541]   --->   Operation 386 'specregionbegin' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 387 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:2542]   --->   Operation 387 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 388 [1/1] (1.31ns)   --->   "%tmp_V_60 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_cin_V_V)" [kernel.cpp:2543]   --->   Operation 388 'read' 'tmp_V_60' <Predicate = (!exitcond_flatten)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_39 : Operation 389 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_cout_V_V, i256 %tmp_V_60)" [kernel.cpp:2544]   --->   Operation 389 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_39 : Operation 390 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str18, i32 %tmp)" [kernel.cpp:2545]   --->   Operation 390 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_39 : Operation 391 [1/1] (0.00ns)   --->   "br label %.preheader2068" [kernel.cpp:2541]   --->   Operation 391 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 40 <SV = 38> <Delay = 0.00>
ST_40 : Operation 392 [1/1] (0.00ns)   --->   "br label %.loopexit2070"   --->   Operation 392 'br' <Predicate = (tmp_150)> <Delay = 0.00>
ST_40 : Operation 393 [1/1] (0.00ns)   --->   "br label %._crit_edge2071_ifconv" [kernel.cpp:2548]   --->   Operation 393 'br' <Predicate = true> <Delay = 0.00>

State 41 <SV = 10> <Delay = 2.94>
ST_41 : Operation 394 [1/1] (0.00ns)   --->   "%i_op_assign_1 = phi i13 [ 0, %5 ], [ %i, %.loopexit220.loopexit ]"   --->   Operation 394 'phi' 'i_op_assign_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 395 [1/1] (1.06ns)   --->   "%exitcond6 = icmp eq i13 %i_op_assign_1, %tmp_160_cast" [kernel.cpp:2553]   --->   Operation 395 'icmp' 'exitcond6' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 396 [1/1] (1.32ns)   --->   "%i = add i13 %i_op_assign_1, 1" [kernel.cpp:2553]   --->   Operation 396 'add' 'i' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 397 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.preheader498.preheader, label %.preheader2067.preheader" [kernel.cpp:2553]   --->   Operation 397 'br' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 398 [36/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 398 'udiv' 'ret_V_9' <Predicate = (!exitcond6)> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 399 [1/1] (0.00ns)   --->   "%cast4 = zext i16 %FILTER_S to i29" [kernel.cpp:2527]   --->   Operation 399 'zext' 'cast4' <Predicate = (exitcond6)> <Delay = 0.00>
ST_41 : Operation 400 [1/1] (0.00ns)   --->   "%cast5 = zext i13 %tmp_160_cast to i29" [kernel.cpp:2554]   --->   Operation 400 'zext' 'cast5' <Predicate = (exitcond6)> <Delay = 0.00>
ST_41 : Operation 401 [3/3] (2.94ns) (root node of the DSP)   --->   "%bound1 = mul i29 %cast5, %cast4" [kernel.cpp:2554]   --->   Operation 401 'mul' 'bound1' <Predicate = (exitcond6)> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 11> <Delay = 2.13>
ST_42 : Operation 402 [35/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 402 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 12> <Delay = 2.13>
ST_43 : Operation 403 [34/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 403 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 13> <Delay = 2.13>
ST_44 : Operation 404 [33/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 404 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 14> <Delay = 2.13>
ST_45 : Operation 405 [32/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 405 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 15> <Delay = 2.13>
ST_46 : Operation 406 [31/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 406 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 16> <Delay = 2.13>
ST_47 : Operation 407 [30/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 407 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 17> <Delay = 2.13>
ST_48 : Operation 408 [29/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 408 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 18> <Delay = 2.13>
ST_49 : Operation 409 [28/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 409 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 19> <Delay = 2.13>
ST_50 : Operation 410 [27/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 410 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 20> <Delay = 2.13>
ST_51 : Operation 411 [26/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 411 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 21> <Delay = 2.13>
ST_52 : Operation 412 [25/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 412 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 22> <Delay = 2.13>
ST_53 : Operation 413 [24/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 413 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 23> <Delay = 2.13>
ST_54 : Operation 414 [23/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 414 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 24> <Delay = 2.13>
ST_55 : Operation 415 [22/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 415 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 25> <Delay = 2.13>
ST_56 : Operation 416 [21/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 416 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 26> <Delay = 2.13>
ST_57 : Operation 417 [20/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 417 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 27> <Delay = 2.13>
ST_58 : Operation 418 [19/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 418 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 28> <Delay = 2.13>
ST_59 : Operation 419 [18/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 419 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 29> <Delay = 2.13>
ST_60 : Operation 420 [17/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 420 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 30> <Delay = 2.13>
ST_61 : Operation 421 [16/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 421 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 31> <Delay = 2.13>
ST_62 : Operation 422 [15/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 422 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 32> <Delay = 2.13>
ST_63 : Operation 423 [14/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 423 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 33> <Delay = 2.13>
ST_64 : Operation 424 [13/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 424 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 34> <Delay = 2.13>
ST_65 : Operation 425 [12/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 425 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 35> <Delay = 2.13>
ST_66 : Operation 426 [11/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 426 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 36> <Delay = 2.13>
ST_67 : Operation 427 [10/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 427 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 37> <Delay = 2.13>
ST_68 : Operation 428 [9/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 428 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 38> <Delay = 2.13>
ST_69 : Operation 429 [8/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 429 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 39> <Delay = 2.13>
ST_70 : Operation 430 [7/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 430 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 40> <Delay = 2.13>
ST_71 : Operation 431 [6/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 431 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 41> <Delay = 2.13>
ST_72 : Operation 432 [5/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 432 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 42> <Delay = 2.13>
ST_73 : Operation 433 [4/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 433 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 43> <Delay = 2.13>
ST_74 : Operation 434 [3/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 434 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 44> <Delay = 2.13>
ST_75 : Operation 435 [2/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 435 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 45> <Delay = 2.13>
ST_76 : Operation 436 [1/36] (2.13ns)   --->   "%ret_V_9 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V_5" [kernel.cpp:2554]   --->   Operation 436 'udiv' 'ret_V_9' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 46> <Delay = 1.51>
ST_77 : Operation 437 [1/1] (0.00ns)   --->   "%lhs_V = zext i32 %ret_V_9 to i33" [kernel.cpp:2554]   --->   Operation 437 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 438 [1/1] (1.51ns)   --->   "%ret_V_22 = add i33 %rhs_V, %lhs_V" [kernel.cpp:2554]   --->   Operation 438 'add' 'ret_V_22' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 47> <Delay = 1.52>
ST_78 : Operation 439 [1/1] (0.00ns)   --->   "%lhs_V_4_cast = zext i33 %ret_V_22 to i34" [kernel.cpp:2554]   --->   Operation 439 'zext' 'lhs_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 440 [1/1] (1.52ns)   --->   "%ret_V_1 = add i34 %lhs_V_4_cast, -1" [kernel.cpp:2554]   --->   Operation 440 'add' 'ret_V_1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 441 [1/1] (0.00ns)   --->   "%newIndex1_cast = zext i13 %i_op_assign_1 to i14" [kernel.cpp:2554]   --->   Operation 441 'zext' 'newIndex1_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 442 [1/1] (0.85ns)   --->   "br label %.preheader2067" [kernel.cpp:2554]   --->   Operation 442 'br' <Predicate = true> <Delay = 0.85>

State 79 <SV = 48> <Delay = 2.13>
ST_79 : Operation 443 [1/1] (0.00ns)   --->   "%i_op_assign_4 = phi i32 [ 0, %.preheader2067.preheader ], [ %h, %.preheader2067.loopexit ]"   --->   Operation 443 'phi' 'i_op_assign_4' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 444 [1/1] (0.00ns)   --->   "%phi_mul = phi i38 [ 0, %.preheader2067.preheader ], [ %next_mul, %.preheader2067.loopexit ]"   --->   Operation 444 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 445 [1/1] (0.00ns)   --->   "%tmp_497 = trunc i38 %phi_mul to i11"   --->   Operation 445 'trunc' 'tmp_497' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 446 [1/1] (1.55ns)   --->   "%next_mul = add i38 54, %phi_mul"   --->   Operation 446 'add' 'next_mul' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_167_cast = sext i32 %i_op_assign_4 to i34" [kernel.cpp:2554]   --->   Operation 447 'sext' 'tmp_167_cast' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 448 [1/1] (1.27ns)   --->   "%tmp_153 = icmp slt i34 %tmp_167_cast, %ret_V_1" [kernel.cpp:2554]   --->   Operation 448 'icmp' 'tmp_153' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 449 [1/1] (1.51ns)   --->   "%h = add nsw i32 1, %i_op_assign_4" [kernel.cpp:2554]   --->   Operation 449 'add' 'h' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 450 [1/1] (0.00ns)   --->   "br i1 %tmp_153, label %.preheader2066.preheader, label %.loopexit220.loopexit" [kernel.cpp:2554]   --->   Operation 450 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 451 [36/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 451 'udiv' 'ret_V_23' <Predicate = (tmp_153)> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 452 [1/1] (0.00ns)   --->   "br label %.loopexit220"   --->   Operation 452 'br' <Predicate = (!tmp_153)> <Delay = 0.00>

State 80 <SV = 49> <Delay = 2.13>
ST_80 : Operation 453 [35/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 453 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 50> <Delay = 2.13>
ST_81 : Operation 454 [34/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 454 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 51> <Delay = 2.13>
ST_82 : Operation 455 [33/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 455 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 52> <Delay = 2.13>
ST_83 : Operation 456 [32/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 456 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 53> <Delay = 2.13>
ST_84 : Operation 457 [31/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 457 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 54> <Delay = 2.13>
ST_85 : Operation 458 [30/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 458 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 55> <Delay = 2.13>
ST_86 : Operation 459 [29/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 459 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 56> <Delay = 2.13>
ST_87 : Operation 460 [28/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 460 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 57> <Delay = 2.13>
ST_88 : Operation 461 [27/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 461 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 58> <Delay = 2.13>
ST_89 : Operation 462 [26/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 462 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 59> <Delay = 2.13>
ST_90 : Operation 463 [25/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 463 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 60> <Delay = 2.13>
ST_91 : Operation 464 [24/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 464 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 61> <Delay = 2.13>
ST_92 : Operation 465 [23/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 465 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 62> <Delay = 2.13>
ST_93 : Operation 466 [22/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 466 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 63> <Delay = 2.13>
ST_94 : Operation 467 [21/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 467 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 64> <Delay = 2.13>
ST_95 : Operation 468 [20/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 468 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 65> <Delay = 2.13>
ST_96 : Operation 469 [19/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 469 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 66> <Delay = 2.13>
ST_97 : Operation 470 [18/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 470 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 67> <Delay = 2.13>
ST_98 : Operation 471 [17/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 471 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 68> <Delay = 2.13>
ST_99 : Operation 472 [16/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 472 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 69> <Delay = 2.13>
ST_100 : Operation 473 [15/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 473 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 70> <Delay = 2.13>
ST_101 : Operation 474 [14/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 474 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 71> <Delay = 2.13>
ST_102 : Operation 475 [13/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 475 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 72> <Delay = 2.13>
ST_103 : Operation 476 [12/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 476 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 73> <Delay = 2.13>
ST_104 : Operation 477 [11/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 477 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 74> <Delay = 2.13>
ST_105 : Operation 478 [10/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 478 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 75> <Delay = 2.13>
ST_106 : Operation 479 [9/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 479 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 76> <Delay = 2.13>
ST_107 : Operation 480 [8/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 480 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 77> <Delay = 2.13>
ST_108 : Operation 481 [7/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 481 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 78> <Delay = 2.13>
ST_109 : Operation 482 [6/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 482 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 79> <Delay = 2.13>
ST_110 : Operation 483 [5/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 483 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 80> <Delay = 2.13>
ST_111 : Operation 484 [4/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 484 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 81> <Delay = 2.13>
ST_112 : Operation 485 [3/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 485 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 82> <Delay = 2.13>
ST_113 : Operation 486 [2/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 486 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 83> <Delay = 2.13>
ST_114 : Operation 487 [1/36] (2.13ns)   --->   "%ret_V_23 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V_5" [kernel.cpp:2555]   --->   Operation 487 'udiv' 'ret_V_23' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 84> <Delay = 1.51>
ST_115 : Operation 488 [1/1] (0.00ns)   --->   "%lhs_V_6 = zext i32 %ret_V_23 to i33" [kernel.cpp:2555]   --->   Operation 488 'zext' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 489 [1/1] (1.51ns)   --->   "%ret_V_2 = add i33 %lhs_V_6, %rhs_V" [kernel.cpp:2555]   --->   Operation 489 'add' 'ret_V_2' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 85> <Delay = 1.52>
ST_116 : Operation 490 [1/1] (0.00ns)   --->   "%lhs_V_9_cast = zext i33 %ret_V_2 to i34" [kernel.cpp:2555]   --->   Operation 490 'zext' 'lhs_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 491 [1/1] (1.52ns)   --->   "%ret_V_3 = add i34 %lhs_V_9_cast, -1" [kernel.cpp:2555]   --->   Operation 491 'add' 'ret_V_3' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 492 [1/1] (0.85ns)   --->   "br label %.preheader2066" [kernel.cpp:2555]   --->   Operation 492 'br' <Predicate = true> <Delay = 0.85>

State 117 <SV = 86> <Delay = 1.75>
ST_117 : Operation 493 [1/1] (0.00ns)   --->   "%i_op_assign_5 = phi i32 [ %w, %_ZrsILi256ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit16.0 ], [ 0, %.preheader2066.preheader ]"   --->   Operation 493 'phi' 'i_op_assign_5' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_180_cast = sext i32 %i_op_assign_5 to i34" [kernel.cpp:2555]   --->   Operation 494 'sext' 'tmp_180_cast' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 495 [1/1] (1.27ns)   --->   "%tmp_161 = icmp slt i34 %tmp_180_cast, %ret_V_3" [kernel.cpp:2555]   --->   Operation 495 'icmp' 'tmp_161' <Predicate = true> <Delay = 1.27> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 496 [1/1] (1.51ns)   --->   "%w = add nsw i32 %i_op_assign_5, 1" [kernel.cpp:2555]   --->   Operation 496 'add' 'w' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 497 [1/1] (0.00ns)   --->   "br i1 %tmp_161, label %_ZrsILi256ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit16.0, label %.preheader2067.loopexit" [kernel.cpp:2555]   --->   Operation 497 'br' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_503 = trunc i32 %i_op_assign_5 to i11" [kernel.cpp:2555]   --->   Operation 498 'trunc' 'tmp_503' <Predicate = (tmp_161)> <Delay = 0.00>
ST_117 : Operation 499 [1/1] (1.33ns)   --->   "%tmp_296 = add i11 %tmp_497, %tmp_503" [kernel.cpp:2555]   --->   Operation 499 'add' 'tmp_296' <Predicate = (tmp_161)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 87> <Delay = 1.32>
ST_118 : Operation 500 [1/1] (1.31ns)   --->   "%tmp_V_62 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_cin_V_V)" [kernel.cpp:2557]   --->   Operation 500 'read' 'tmp_V_62' <Predicate = (tmp_161)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_118 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_298_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_296, i3 0)" [kernel.cpp:2561]   --->   Operation 501 'bitconcatenate' 'tmp_298_cast' <Predicate = (tmp_161)> <Delay = 0.00>
ST_118 : Operation 502 [1/1] (1.32ns)   --->   "%tmp_299 = add i14 %tmp_298_cast, %newIndex1_cast" [kernel.cpp:2561]   --->   Operation 502 'add' 'tmp_299' <Predicate = (tmp_161)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 503 [1/1] (0.00ns)   --->   "%u32_tmp_V_22 = trunc i256 %tmp_V_62 to i32" [kernel.cpp:2560]   --->   Operation 503 'trunc' 'u32_tmp_V_22' <Predicate = (tmp_161)> <Delay = 0.00>
ST_118 : Operation 504 [1/1] (0.00ns)   --->   "%u32_tmp_V_8 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_62, i32 32, i32 63)" [kernel.cpp:2560]   --->   Operation 504 'partselect' 'u32_tmp_V_8' <Predicate = (tmp_161)> <Delay = 0.00>
ST_118 : Operation 505 [1/1] (0.00ns)   --->   "%u32_tmp_V_9 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_62, i32 64, i32 95)" [kernel.cpp:2560]   --->   Operation 505 'partselect' 'u32_tmp_V_9' <Predicate = (tmp_161)> <Delay = 0.00>
ST_118 : Operation 506 [1/1] (0.00ns)   --->   "%u32_tmp_V_23 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_62, i32 96, i32 127)" [kernel.cpp:2560]   --->   Operation 506 'partselect' 'u32_tmp_V_23' <Predicate = (tmp_161)> <Delay = 0.00>
ST_118 : Operation 507 [1/1] (0.00ns)   --->   "%u32_tmp_V_24 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_62, i32 128, i32 159)" [kernel.cpp:2560]   --->   Operation 507 'partselect' 'u32_tmp_V_24' <Predicate = (tmp_161)> <Delay = 0.00>
ST_118 : Operation 508 [1/1] (0.00ns)   --->   "%u32_tmp_V_25 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_62, i32 160, i32 191)" [kernel.cpp:2560]   --->   Operation 508 'partselect' 'u32_tmp_V_25' <Predicate = (tmp_161)> <Delay = 0.00>
ST_118 : Operation 509 [1/1] (0.00ns)   --->   "%u32_tmp_V_26 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_62, i32 192, i32 223)" [kernel.cpp:2560]   --->   Operation 509 'partselect' 'u32_tmp_V_26' <Predicate = (tmp_161)> <Delay = 0.00>
ST_118 : Operation 510 [1/1] (0.00ns)   --->   "%u32_tmp_V_27 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_62, i32 224, i32 255)" [kernel.cpp:2560]   --->   Operation 510 'partselect' 'u32_tmp_V_27' <Predicate = (tmp_161)> <Delay = 0.00>

State 119 <SV = 88> <Delay = 2.26>
ST_119 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str19)" [kernel.cpp:2555]   --->   Operation 511 'specregionbegin' 'tmp_115' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 512 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:2556]   --->   Operation 512 'specpipeline' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_299_cast = zext i14 %tmp_299 to i64" [kernel.cpp:2561]   --->   Operation 513 'zext' 'tmp_299_cast' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 514 [1/1] (0.00ns)   --->   "%cin_local_0_addr = getelementptr [6480 x float]* %cin_local_0, i64 0, i64 %tmp_299_cast" [kernel.cpp:2561]   --->   Operation 514 'getelementptr' 'cin_local_0_addr' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 515 [1/1] (0.00ns)   --->   "%cin_local_1_addr = getelementptr [6480 x float]* %cin_local_1, i64 0, i64 %tmp_299_cast" [kernel.cpp:2561]   --->   Operation 515 'getelementptr' 'cin_local_1_addr' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 516 [1/1] (0.00ns)   --->   "%cin_local_2_addr = getelementptr [6480 x float]* %cin_local_2, i64 0, i64 %tmp_299_cast" [kernel.cpp:2561]   --->   Operation 516 'getelementptr' 'cin_local_2_addr' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 517 [1/1] (0.00ns)   --->   "%cin_local_3_addr = getelementptr [6480 x float]* %cin_local_3, i64 0, i64 %tmp_299_cast" [kernel.cpp:2561]   --->   Operation 517 'getelementptr' 'cin_local_3_addr' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 518 [1/1] (0.00ns)   --->   "%cin_local_4_addr = getelementptr [6480 x float]* %cin_local_4, i64 0, i64 %tmp_299_cast" [kernel.cpp:2561]   --->   Operation 518 'getelementptr' 'cin_local_4_addr' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 519 [1/1] (0.00ns)   --->   "%cin_local_5_addr = getelementptr [6480 x float]* %cin_local_5, i64 0, i64 %tmp_299_cast" [kernel.cpp:2561]   --->   Operation 519 'getelementptr' 'cin_local_5_addr' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 520 [1/1] (0.00ns)   --->   "%cin_local_6_addr = getelementptr [6480 x float]* %cin_local_6, i64 0, i64 %tmp_299_cast" [kernel.cpp:2561]   --->   Operation 520 'getelementptr' 'cin_local_6_addr' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 521 [1/1] (0.00ns)   --->   "%cin_local_7_addr = getelementptr [6480 x float]* %cin_local_7, i64 0, i64 %tmp_299_cast" [kernel.cpp:2561]   --->   Operation 521 'getelementptr' 'cin_local_7_addr' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_76 = bitcast i32 %u32_tmp_V_22 to float" [kernel.cpp:2560]   --->   Operation 522 'bitcast' 'tmp_76' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 523 [1/1] (2.26ns)   --->   "store float %tmp_76, float* %cin_local_0_addr, align 16" [kernel.cpp:2561]   --->   Operation 523 'store' <Predicate = (tmp_161)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_119 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_77 = bitcast i32 %u32_tmp_V_8 to float" [kernel.cpp:2560]   --->   Operation 524 'bitcast' 'tmp_77' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 525 [1/1] (2.26ns)   --->   "store float %tmp_77, float* %cin_local_1_addr, align 4" [kernel.cpp:2561]   --->   Operation 525 'store' <Predicate = (tmp_161)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_119 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_78 = bitcast i32 %u32_tmp_V_9 to float" [kernel.cpp:2560]   --->   Operation 526 'bitcast' 'tmp_78' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 527 [1/1] (2.26ns)   --->   "store float %tmp_78, float* %cin_local_2_addr, align 8" [kernel.cpp:2561]   --->   Operation 527 'store' <Predicate = (tmp_161)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_119 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_79 = bitcast i32 %u32_tmp_V_23 to float" [kernel.cpp:2560]   --->   Operation 528 'bitcast' 'tmp_79' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 529 [1/1] (2.26ns)   --->   "store float %tmp_79, float* %cin_local_3_addr, align 4" [kernel.cpp:2561]   --->   Operation 529 'store' <Predicate = (tmp_161)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_119 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_80 = bitcast i32 %u32_tmp_V_24 to float" [kernel.cpp:2560]   --->   Operation 530 'bitcast' 'tmp_80' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 531 [1/1] (2.26ns)   --->   "store float %tmp_80, float* %cin_local_4_addr, align 16" [kernel.cpp:2561]   --->   Operation 531 'store' <Predicate = (tmp_161)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_119 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_81 = bitcast i32 %u32_tmp_V_25 to float" [kernel.cpp:2560]   --->   Operation 532 'bitcast' 'tmp_81' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 533 [1/1] (2.26ns)   --->   "store float %tmp_81, float* %cin_local_5_addr, align 4" [kernel.cpp:2561]   --->   Operation 533 'store' <Predicate = (tmp_161)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_119 : Operation 534 [1/1] (0.00ns)   --->   "%tmp_82 = bitcast i32 %u32_tmp_V_26 to float" [kernel.cpp:2560]   --->   Operation 534 'bitcast' 'tmp_82' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 535 [1/1] (2.26ns)   --->   "store float %tmp_82, float* %cin_local_6_addr, align 8" [kernel.cpp:2561]   --->   Operation 535 'store' <Predicate = (tmp_161)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_119 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_83 = bitcast i32 %u32_tmp_V_27 to float" [kernel.cpp:2560]   --->   Operation 536 'bitcast' 'tmp_83' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 537 [1/1] (2.26ns)   --->   "store float %tmp_83, float* %cin_local_7_addr, align 4" [kernel.cpp:2561]   --->   Operation 537 'store' <Predicate = (tmp_161)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_119 : Operation 538 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str19, i32 %tmp_115)" [kernel.cpp:2570]   --->   Operation 538 'specregionend' 'empty_42' <Predicate = (tmp_161)> <Delay = 0.00>
ST_119 : Operation 539 [1/1] (0.00ns)   --->   "br label %.preheader2066" [kernel.cpp:2555]   --->   Operation 539 'br' <Predicate = (tmp_161)> <Delay = 0.00>

State 120 <SV = 87> <Delay = 0.00>
ST_120 : Operation 540 [1/1] (0.00ns)   --->   "br label %.preheader2067"   --->   Operation 540 'br' <Predicate = true> <Delay = 0.00>

State 121 <SV = 11> <Delay = 2.94>
ST_121 : Operation 541 [2/3] (2.94ns) (root node of the DSP)   --->   "%bound1 = mul i29 %cast5, %cast4" [kernel.cpp:2554]   --->   Operation 541 'mul' 'bound1' <Predicate = true> <Delay = 2.94> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 122 <SV = 12> <Delay = 0.00>
ST_122 : Operation 542 [1/3] (0.00ns) (root node of the DSP)   --->   "%bound1 = mul i29 %cast5, %cast4" [kernel.cpp:2554]   --->   Operation 542 'mul' 'bound1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 2.94> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 123 <SV = 13> <Delay = 1.49>
ST_123 : Operation 543 [1/1] (0.00ns)   --->   "%cast6 = zext i16 %FILTER_S to i45" [kernel.cpp:2527]   --->   Operation 543 'zext' 'cast6' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 544 [1/1] (0.00ns)   --->   "%cast7 = zext i29 %bound1 to i45" [kernel.cpp:2554]   --->   Operation 544 'zext' 'cast7' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 545 [7/7] (1.49ns)   --->   "%bound2 = mul i45 %cast7, %cast6" [kernel.cpp:2554]   --->   Operation 545 'mul' 'bound2' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 14> <Delay = 1.49>
ST_124 : Operation 546 [6/7] (1.49ns)   --->   "%bound2 = mul i45 %cast7, %cast6" [kernel.cpp:2554]   --->   Operation 546 'mul' 'bound2' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 15> <Delay = 1.49>
ST_125 : Operation 547 [5/7] (1.49ns)   --->   "%bound2 = mul i45 %cast7, %cast6" [kernel.cpp:2554]   --->   Operation 547 'mul' 'bound2' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 16> <Delay = 1.49>
ST_126 : Operation 548 [4/7] (1.49ns)   --->   "%bound2 = mul i45 %cast7, %cast6" [kernel.cpp:2554]   --->   Operation 548 'mul' 'bound2' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 17> <Delay = 1.49>
ST_127 : Operation 549 [3/7] (1.49ns)   --->   "%bound2 = mul i45 %cast7, %cast6" [kernel.cpp:2554]   --->   Operation 549 'mul' 'bound2' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 18> <Delay = 1.49>
ST_128 : Operation 550 [2/7] (1.49ns)   --->   "%bound2 = mul i45 %cast7, %cast6" [kernel.cpp:2554]   --->   Operation 550 'mul' 'bound2' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 19> <Delay = 1.49>
ST_129 : Operation 551 [1/7] (1.49ns)   --->   "%bound2 = mul i45 %cast7, %cast6" [kernel.cpp:2554]   --->   Operation 551 'mul' 'bound2' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 20> <Delay = 1.49>
ST_130 : Operation 552 [1/1] (0.00ns)   --->   "%cast8 = zext i16 %LAYER_OUT_NUM_T_V to i61" [kernel.cpp:2515]   --->   Operation 552 'zext' 'cast8' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 553 [1/1] (0.00ns)   --->   "%cast9 = zext i45 %bound2 to i61" [kernel.cpp:2554]   --->   Operation 553 'zext' 'cast9' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 554 [19/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 554 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 21> <Delay = 1.49>
ST_131 : Operation 555 [18/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 555 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 22> <Delay = 1.49>
ST_132 : Operation 556 [17/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 556 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 23> <Delay = 1.49>
ST_133 : Operation 557 [16/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 557 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 24> <Delay = 1.49>
ST_134 : Operation 558 [15/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 558 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 25> <Delay = 1.49>
ST_135 : Operation 559 [14/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 559 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 26> <Delay = 1.49>
ST_136 : Operation 560 [13/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 560 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 27> <Delay = 1.49>
ST_137 : Operation 561 [12/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 561 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 28> <Delay = 1.49>
ST_138 : Operation 562 [11/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 562 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 29> <Delay = 1.49>
ST_139 : Operation 563 [10/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 563 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 30> <Delay = 1.49>
ST_140 : Operation 564 [9/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 564 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 31> <Delay = 1.49>
ST_141 : Operation 565 [8/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 565 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 32> <Delay = 1.49>
ST_142 : Operation 566 [7/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 566 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 33> <Delay = 1.49>
ST_143 : Operation 567 [6/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 567 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 34> <Delay = 1.49>
ST_144 : Operation 568 [5/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 568 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 35> <Delay = 1.49>
ST_145 : Operation 569 [4/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 569 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 36> <Delay = 1.49>
ST_146 : Operation 570 [3/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 570 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 37> <Delay = 1.49>
ST_147 : Operation 571 [2/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 571 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 38> <Delay = 1.49>
ST_148 : Operation 572 [1/19] (1.49ns)   --->   "%bound3 = mul i61 %cast9, %cast8" [kernel.cpp:2554]   --->   Operation 572 'mul' 'bound3' <Predicate = true> <Delay = 1.49> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 18> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 573 [1/1] (1.06ns)   --->   "%exitcond4_mid = icmp eq i13 %tmp_160_cast, 0" [kernel.cpp:2594]   --->   Operation 573 'icmp' 'exitcond4_mid' <Predicate = true> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 574 [1/1] (1.24ns)   --->   "%exitcond_flatten22_m = icmp eq i29 %bound1, 0" [kernel.cpp:2554]   --->   Operation 574 'icmp' 'exitcond_flatten22_m' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 575 [1/1] (0.85ns)   --->   "br label %.preheader2063" [kernel.cpp:2591]   --->   Operation 575 'br' <Predicate = true> <Delay = 0.85>

State 149 <SV = 39> <Delay = 2.13>
ST_149 : Operation 576 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i61 [ 0, %.preheader498.preheader ], [ %indvar_flatten_next3, %.preheader498 ]"   --->   Operation 576 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 577 [1/1] (0.00ns)   --->   "%i_op_assign_2 = phi i16 [ 0, %.preheader498.preheader ], [ %tmp_158_mid2_v, %.preheader498 ]" [kernel.cpp:2608]   --->   Operation 577 'phi' 'i_op_assign_2' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 578 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i45 [ 0, %.preheader498.preheader ], [ %indvar_flatten_next2, %.preheader498 ]" [kernel.cpp:2554]   --->   Operation 578 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 579 [1/1] (0.00ns)   --->   "%p = phi i16 [ 0, %.preheader498.preheader ], [ %tmp_163_mid2, %.preheader498 ]" [kernel.cpp:2608]   --->   Operation 579 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 580 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i29 [ 0, %.preheader498.preheader ], [ %indvar_flatten_next1, %.preheader498 ]" [kernel.cpp:2554]   --->   Operation 580 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 581 [1/1] (0.00ns)   --->   "%q = phi i16 [ 0, %.preheader498.preheader ], [ %tmp_166_mid2, %.preheader498 ]" [kernel.cpp:2608]   --->   Operation 581 'phi' 'q' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 582 [1/1] (0.00ns)   --->   "%i_op_assign_3 = phi i13 [ 0, %.preheader498.preheader ], [ %i_1, %.preheader498 ]"   --->   Operation 582 'phi' 'i_op_assign_3' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 583 [1/1] (1.40ns)   --->   "%exitcond_flatten3 = icmp eq i61 %indvar_flatten1, %bound3" [kernel.cpp:2554]   --->   Operation 583 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 1.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 584 [1/1] (1.76ns)   --->   "%indvar_flatten_next3 = add i61 %indvar_flatten1, 1"   --->   Operation 584 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 585 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %6, label %.preheader498" [kernel.cpp:2554]   --->   Operation 585 'br' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 586 [1/1] (1.30ns)   --->   "%o = add i16 %i_op_assign_2, 1" [kernel.cpp:2591]   --->   Operation 586 'add' 'o' <Predicate = (!exitcond_flatten3)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 587 [1/1] (1.37ns)   --->   "%exitcond_flatten1 = icmp eq i45 %indvar_flatten2, %bound2" [kernel.cpp:2554]   --->   Operation 587 'icmp' 'exitcond_flatten1' <Predicate = (!exitcond_flatten3)> <Delay = 1.37> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 588 [1/1] (0.47ns)   --->   "%tmp_158_mid2_v = select i1 %exitcond_flatten1, i16 %o, i16 %i_op_assign_2" [kernel.cpp:2608]   --->   Operation 588 'select' 'tmp_158_mid2_v' <Predicate = (!exitcond_flatten3)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_149 : Operation 589 [1/1] (1.58ns)   --->   "%indvar_flatten34_op = add i45 %indvar_flatten2, 1" [kernel.cpp:2554]   --->   Operation 589 'add' 'indvar_flatten34_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 590 [1/1] (0.55ns)   --->   "%indvar_flatten_next2 = select i1 %exitcond_flatten1, i45 1, i45 %indvar_flatten34_op" [kernel.cpp:2554]   --->   Operation 590 'select' 'indvar_flatten_next2' <Predicate = (!exitcond_flatten3)> <Delay = 0.55> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 150 <SV = 40> <Delay = 3.04>
ST_150 : Operation 591 [1/1] (0.47ns)   --->   "%p_mid = select i1 %exitcond_flatten1, i16 0, i16 %p" [kernel.cpp:2554]   --->   Operation 591 'select' 'p_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_158_mid2_cast = zext i16 %tmp_158_mid2_v to i19" [kernel.cpp:2608]   --->   Operation 592 'zext' 'tmp_158_mid2_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_150 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_282 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %tmp_158_mid2_v, i2 0)" [kernel.cpp:2608]   --->   Operation 593 'bitconcatenate' 'tmp_282' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_150 : Operation 594 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i18 %tmp_282 to i19" [kernel.cpp:2608]   --->   Operation 594 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_150 : Operation 595 [1/1] (1.33ns)   --->   "%tmp_283 = sub i19 %p_shl1_cast, %tmp_158_mid2_cast" [kernel.cpp:2608]   --->   Operation 595 'sub' 'tmp_283' <Predicate = (!exitcond_flatten3)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 596 [1/1] (1.24ns)   --->   "%exitcond_flatten2 = icmp eq i29 %indvar_flatten3, %bound1" [kernel.cpp:2554]   --->   Operation 596 'icmp' 'exitcond_flatten2' <Predicate = (!exitcond_flatten3 & !exitcond_flatten1)> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 597 [1/1] (0.49ns)   --->   "%exitcond_flatten22_m_1 = select i1 %exitcond_flatten1, i1 %exitcond_flatten22_m, i1 %exitcond_flatten2" [kernel.cpp:2554]   --->   Operation 597 'select' 'exitcond_flatten22_m_1' <Predicate = (!exitcond_flatten3)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 598 [1/1] (1.30ns)   --->   "%p_1 = add i16 %p_mid, 1" [kernel.cpp:2592]   --->   Operation 598 'add' 'p_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 599 [1/1] (0.48ns)   --->   "%tmp_284 = or i1 %exitcond_flatten22_m_1, %exitcond_flatten1" [kernel.cpp:2554]   --->   Operation 599 'or' 'tmp_284' <Predicate = (!exitcond_flatten3)> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 600 [1/1] (0.47ns)   --->   "%tmp_163_mid2 = select i1 %exitcond_flatten22_m_1, i16 %p_1, i16 %p_mid" [kernel.cpp:2608]   --->   Operation 600 'select' 'tmp_163_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_150 : Operation 601 [1/1] (1.47ns)   --->   "%indvar_flatten20_op = add i29 %indvar_flatten3, 1" [kernel.cpp:2554]   --->   Operation 601 'add' 'indvar_flatten20_op' <Predicate = (!exitcond_flatten3)> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 602 [1/1] (0.82ns)   --->   "%indvar_flatten_next1 = select i1 %tmp_284, i29 1, i29 %indvar_flatten20_op" [kernel.cpp:2554]   --->   Operation 602 'select' 'indvar_flatten_next1' <Predicate = (!exitcond_flatten3)> <Delay = 0.82> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 151 <SV = 41> <Delay = 3.51>
ST_151 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_283_cast = sext i19 %tmp_283 to i20" [kernel.cpp:2608]   --->   Operation 603 'sext' 'tmp_283_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_151 : Operation 604 [1/1] (1.06ns)   --->   "%exitcond = icmp eq i13 %i_op_assign_3, %tmp_160_cast" [kernel.cpp:2594]   --->   Operation 604 'icmp' 'exitcond' <Predicate = (!exitcond_flatten3 & !exitcond_flatten1 & !exitcond_flatten22_m_1)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid2)   --->   "%exitcond4_mid1 = select i1 %exitcond_flatten1, i1 %exitcond4_mid, i1 %exitcond" [kernel.cpp:2594]   --->   Operation 605 'select' 'exitcond4_mid1' <Predicate = (!exitcond_flatten3 & !exitcond_flatten22_m_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 606 [1/1] (0.47ns)   --->   "%q_mid = select i1 %tmp_284, i16 0, i16 %q" [kernel.cpp:2554]   --->   Operation 606 'select' 'q_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_163_mid2_cast = zext i16 %tmp_163_mid2 to i20" [kernel.cpp:2608]   --->   Operation 607 'zext' 'tmp_163_mid2_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_151 : Operation 608 [1/1] (1.34ns)   --->   "%tmp_285 = add i20 %tmp_283_cast, %tmp_163_mid2_cast" [kernel.cpp:2608]   --->   Operation 608 'add' 'tmp_285' <Predicate = (!exitcond_flatten3)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_498 = trunc i20 %tmp_285 to i11" [kernel.cpp:2608]   --->   Operation 609 'trunc' 'tmp_498' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_151 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_499 = trunc i20 %tmp_285 to i9" [kernel.cpp:2608]   --->   Operation 610 'trunc' 'tmp_499' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_151 : Operation 611 [1/1] (0.49ns) (out node of the LUT)   --->   "%exitcond4_mid2 = select i1 %exitcond_flatten22_m_1, i1 %exitcond4_mid, i1 %exitcond4_mid1" [kernel.cpp:2594]   --->   Operation 611 'select' 'exitcond4_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 612 [1/1] (1.30ns)   --->   "%q_1 = add i16 %q_mid, 1" [kernel.cpp:2593]   --->   Operation 612 'add' 'q_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node i_op_assign_16_mid2)   --->   "%tmp_289 = or i1 %exitcond4_mid2, %exitcond_flatten22_m_1" [kernel.cpp:2594]   --->   Operation 613 'or' 'tmp_289' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node i_op_assign_16_mid2)   --->   "%tmp_500 = or i1 %tmp_289, %exitcond_flatten1" [kernel.cpp:2594]   --->   Operation 614 'or' 'tmp_500' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 615 [1/1] (0.62ns) (out node of the LUT)   --->   "%i_op_assign_16_mid2 = select i1 %tmp_500, i13 0, i13 %i_op_assign_3" [kernel.cpp:2594]   --->   Operation 615 'select' 'i_op_assign_16_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 616 [1/1] (0.47ns)   --->   "%tmp_166_mid2 = select i1 %exitcond4_mid2, i16 %q_1, i16 %q_mid" [kernel.cpp:2608]   --->   Operation 616 'select' 'tmp_166_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_151 : Operation 617 [1/1] (0.00ns)   --->   "%tmp_501 = trunc i16 %tmp_166_mid2 to i11" [kernel.cpp:2608]   --->   Operation 617 'trunc' 'tmp_501' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_151 : Operation 618 [1/1] (1.32ns)   --->   "%i_1 = add i13 %i_op_assign_16_mid2, 1" [kernel.cpp:2594]   --->   Operation 618 'add' 'i_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 42> <Delay = 1.97>
ST_152 : Operation 619 [1/1] (0.00ns)   --->   "%p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_499, i2 0)" [kernel.cpp:2608]   --->   Operation 619 'bitconcatenate' 'p_shl' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_152 : Operation 620 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_287 = sub i11 %p_shl, %tmp_498" [kernel.cpp:2608]   --->   Operation 620 'sub' 'tmp_287' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_152 : Operation 621 [1/1] (1.97ns) (root node of TernaryAdder)   --->   "%tmp_290 = add i11 %tmp_287, %tmp_501" [kernel.cpp:2608]   --->   Operation 621 'add' 'tmp_290' <Predicate = (!exitcond_flatten3)> <Delay = 1.97> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 153 <SV = 43> <Delay = 1.32>
ST_153 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_292_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_290, i3 0)" [kernel.cpp:2608]   --->   Operation 622 'bitconcatenate' 'tmp_292_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_153 : Operation 623 [1/1] (1.31ns)   --->   "%tmp_V_61 = call i256 @_ssdm_op_Read.ap_fifo.volatile.i256P(i256* %fifo_weight_V_V)" [kernel.cpp:2596]   --->   Operation 623 'read' 'tmp_V_61' <Predicate = (!exitcond_flatten3)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_153 : Operation 624 [1/1] (0.00ns)   --->   "%u32_tmp_V = trunc i256 %tmp_V_61 to i32" [kernel.cpp:2607]   --->   Operation 624 'trunc' 'u32_tmp_V' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_153 : Operation 625 [1/1] (0.00ns)   --->   "%newIndex3_cast = zext i13 %i_op_assign_16_mid2 to i14" [kernel.cpp:2608]   --->   Operation 625 'zext' 'newIndex3_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_153 : Operation 626 [1/1] (1.32ns)   --->   "%tmp_293 = add i14 %tmp_292_cast, %newIndex3_cast" [kernel.cpp:2608]   --->   Operation 626 'add' 'tmp_293' <Predicate = (!exitcond_flatten3)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_153 : Operation 627 [1/1] (0.00ns)   --->   "%u32_tmp_V_15 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_61, i32 32, i32 63)" [kernel.cpp:2607]   --->   Operation 627 'partselect' 'u32_tmp_V_15' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_153 : Operation 628 [1/1] (0.00ns)   --->   "%u32_tmp_V_16 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_61, i32 64, i32 95)" [kernel.cpp:2607]   --->   Operation 628 'partselect' 'u32_tmp_V_16' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_153 : Operation 629 [1/1] (0.00ns)   --->   "%u32_tmp_V_17 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_61, i32 96, i32 127)" [kernel.cpp:2607]   --->   Operation 629 'partselect' 'u32_tmp_V_17' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_153 : Operation 630 [1/1] (0.00ns)   --->   "%u32_tmp_V_18 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_61, i32 128, i32 159)" [kernel.cpp:2607]   --->   Operation 630 'partselect' 'u32_tmp_V_18' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_153 : Operation 631 [1/1] (0.00ns)   --->   "%u32_tmp_V_19 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_61, i32 160, i32 191)" [kernel.cpp:2607]   --->   Operation 631 'partselect' 'u32_tmp_V_19' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_153 : Operation 632 [1/1] (0.00ns)   --->   "%u32_tmp_V_20 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_61, i32 192, i32 223)" [kernel.cpp:2607]   --->   Operation 632 'partselect' 'u32_tmp_V_20' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_153 : Operation 633 [1/1] (0.00ns)   --->   "%u32_tmp_V_21 = call i32 @_ssdm_op_PartSelect.i32.i256.i32.i32(i256 %tmp_V_61, i32 224, i32 255)" [kernel.cpp:2607]   --->   Operation 633 'partselect' 'u32_tmp_V_21' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 154 <SV = 44> <Delay = 2.26>
ST_154 : Operation 634 [1/1] (0.00ns)   --->   "%tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)" [kernel.cpp:2594]   --->   Operation 634 'specregionbegin' 'tmp_116' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 635 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:2595]   --->   Operation 635 'specpipeline' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_84 = bitcast i32 %u32_tmp_V to float" [kernel.cpp:2607]   --->   Operation 636 'bitcast' 'tmp_84' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 637 [1/1] (0.00ns)   --->   "%tmp_293_cast = zext i14 %tmp_293 to i64" [kernel.cpp:2608]   --->   Operation 637 'zext' 'tmp_293_cast' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 638 [1/1] (0.00ns)   --->   "%weight_local_0_addr = getelementptr [4608 x float]* %weight_local_0, i64 0, i64 %tmp_293_cast" [kernel.cpp:2608]   --->   Operation 638 'getelementptr' 'weight_local_0_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 639 [1/1] (0.00ns)   --->   "%weight_local_1_addr = getelementptr [4608 x float]* %weight_local_1, i64 0, i64 %tmp_293_cast" [kernel.cpp:2608]   --->   Operation 639 'getelementptr' 'weight_local_1_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 640 [1/1] (0.00ns)   --->   "%weight_local_2_addr = getelementptr [4608 x float]* %weight_local_2, i64 0, i64 %tmp_293_cast" [kernel.cpp:2608]   --->   Operation 640 'getelementptr' 'weight_local_2_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 641 [1/1] (0.00ns)   --->   "%weight_local_3_addr = getelementptr [4608 x float]* %weight_local_3, i64 0, i64 %tmp_293_cast" [kernel.cpp:2608]   --->   Operation 641 'getelementptr' 'weight_local_3_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 642 [1/1] (0.00ns)   --->   "%weight_local_4_addr = getelementptr [4608 x float]* %weight_local_4, i64 0, i64 %tmp_293_cast" [kernel.cpp:2608]   --->   Operation 642 'getelementptr' 'weight_local_4_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 643 [1/1] (0.00ns)   --->   "%weight_local_5_addr = getelementptr [4608 x float]* %weight_local_5, i64 0, i64 %tmp_293_cast" [kernel.cpp:2608]   --->   Operation 643 'getelementptr' 'weight_local_5_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 644 [1/1] (0.00ns)   --->   "%weight_local_6_addr = getelementptr [4608 x float]* %weight_local_6, i64 0, i64 %tmp_293_cast" [kernel.cpp:2608]   --->   Operation 644 'getelementptr' 'weight_local_6_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 645 [1/1] (0.00ns)   --->   "%weight_local_7_addr = getelementptr [4608 x float]* %weight_local_7, i64 0, i64 %tmp_293_cast" [kernel.cpp:2608]   --->   Operation 645 'getelementptr' 'weight_local_7_addr' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 646 [1/1] (2.26ns)   --->   "store float %tmp_84, float* %weight_local_0_addr, align 16" [kernel.cpp:2608]   --->   Operation 646 'store' <Predicate = (!exitcond_flatten3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_154 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_85 = bitcast i32 %u32_tmp_V_15 to float" [kernel.cpp:2607]   --->   Operation 647 'bitcast' 'tmp_85' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 648 [1/1] (2.26ns)   --->   "store float %tmp_85, float* %weight_local_1_addr, align 4" [kernel.cpp:2608]   --->   Operation 648 'store' <Predicate = (!exitcond_flatten3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_154 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_86 = bitcast i32 %u32_tmp_V_16 to float" [kernel.cpp:2607]   --->   Operation 649 'bitcast' 'tmp_86' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 650 [1/1] (2.26ns)   --->   "store float %tmp_86, float* %weight_local_2_addr, align 8" [kernel.cpp:2608]   --->   Operation 650 'store' <Predicate = (!exitcond_flatten3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_154 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_87 = bitcast i32 %u32_tmp_V_17 to float" [kernel.cpp:2607]   --->   Operation 651 'bitcast' 'tmp_87' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 652 [1/1] (2.26ns)   --->   "store float %tmp_87, float* %weight_local_3_addr, align 4" [kernel.cpp:2608]   --->   Operation 652 'store' <Predicate = (!exitcond_flatten3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_154 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_88 = bitcast i32 %u32_tmp_V_18 to float" [kernel.cpp:2607]   --->   Operation 653 'bitcast' 'tmp_88' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 654 [1/1] (2.26ns)   --->   "store float %tmp_88, float* %weight_local_4_addr, align 16" [kernel.cpp:2608]   --->   Operation 654 'store' <Predicate = (!exitcond_flatten3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_154 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_89 = bitcast i32 %u32_tmp_V_19 to float" [kernel.cpp:2607]   --->   Operation 655 'bitcast' 'tmp_89' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 656 [1/1] (2.26ns)   --->   "store float %tmp_89, float* %weight_local_5_addr, align 4" [kernel.cpp:2608]   --->   Operation 656 'store' <Predicate = (!exitcond_flatten3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_154 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_90 = bitcast i32 %u32_tmp_V_20 to float" [kernel.cpp:2607]   --->   Operation 657 'bitcast' 'tmp_90' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 658 [1/1] (2.26ns)   --->   "store float %tmp_90, float* %weight_local_6_addr, align 8" [kernel.cpp:2608]   --->   Operation 658 'store' <Predicate = (!exitcond_flatten3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_154 : Operation 659 [1/1] (0.00ns)   --->   "%tmp_91 = bitcast i32 %u32_tmp_V_21 to float" [kernel.cpp:2607]   --->   Operation 659 'bitcast' 'tmp_91' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 660 [1/1] (2.26ns)   --->   "store float %tmp_91, float* %weight_local_7_addr, align 4" [kernel.cpp:2608]   --->   Operation 660 'store' <Predicate = (!exitcond_flatten3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_154 : Operation 661 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp_116)" [kernel.cpp:2627]   --->   Operation 661 'specregionend' 'empty_43' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>
ST_154 : Operation 662 [1/1] (0.00ns)   --->   "br label %.preheader2063" [kernel.cpp:2594]   --->   Operation 662 'br' <Predicate = (!exitcond_flatten3)> <Delay = 0.00>

State 155 <SV = 40> <Delay = 1.26>
ST_155 : Operation 663 [1/1] (1.26ns)   --->   "%tmp_155 = icmp eq i32 %i_op_assign_s, 0" [kernel.cpp:2643]   --->   Operation 663 'icmp' 'tmp_155' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 41> <Delay = 2.62>
ST_156 : Operation 664 [2/2] (2.62ns)   --->   "call fastcc void @conv_core([6480 x float]* %cin_local_0, [6480 x float]* %cin_local_1, [6480 x float]* %cin_local_2, [6480 x float]* %cin_local_3, [6480 x float]* %cin_local_4, [6480 x float]* %cin_local_5, [6480 x float]* %cin_local_6, [6480 x float]* %cin_local_7, [4608 x float]* %weight_local_0, [4608 x float]* %weight_local_1, [4608 x float]* %weight_local_2, [4608 x float]* %weight_local_3, [4608 x float]* %weight_local_4, [4608 x float]* %weight_local_5, [4608 x float]* %weight_local_6, [4608 x float]* %weight_local_7, [5408 x float]* %cout_local_0, [5408 x float]* %cout_local_1, [5408 x float]* %cout_local_2, [5408 x float]* %cout_local_3, [5408 x float]* %cout_local_4, [5408 x float]* %cout_local_5, [5408 x float]* %cout_local_6, [5408 x float]* %cout_local_7, i1 %tmp_155, i16 %LAYER_IN_NUM_T_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i16 %FILTER_S, i32 %STRIDE_V_6)" [kernel.cpp:2643]   --->   Operation 664 'call' <Predicate = true> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_156 : Operation 665 [1/1] (0.00ns)   --->   "%lhs_V_5 = zext i32 %i_op_assign_s to i33" [kernel.cpp:2673]   --->   Operation 665 'zext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 666 [1/1] (0.00ns)   --->   "%rhs_V_5 = zext i16 %LAYER_IN_NUM_T_V to i33" [kernel.cpp:2673]   --->   Operation 666 'zext' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 667 [1/1] (1.51ns)   --->   "%ret_V_4 = add i33 %lhs_V_5, %rhs_V_5" [kernel.cpp:2673]   --->   Operation 667 'add' 'ret_V_4' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 42> <Delay = 1.75>
ST_157 : Operation 668 [1/2] (0.00ns)   --->   "call fastcc void @conv_core([6480 x float]* %cin_local_0, [6480 x float]* %cin_local_1, [6480 x float]* %cin_local_2, [6480 x float]* %cin_local_3, [6480 x float]* %cin_local_4, [6480 x float]* %cin_local_5, [6480 x float]* %cin_local_6, [6480 x float]* %cin_local_7, [4608 x float]* %weight_local_0, [4608 x float]* %weight_local_1, [4608 x float]* %weight_local_2, [4608 x float]* %weight_local_3, [4608 x float]* %weight_local_4, [4608 x float]* %weight_local_5, [4608 x float]* %weight_local_6, [4608 x float]* %weight_local_7, [5408 x float]* %cout_local_0, [5408 x float]* %cout_local_1, [5408 x float]* %cout_local_2, [5408 x float]* %cout_local_3, [5408 x float]* %cout_local_4, [5408 x float]* %cout_local_5, [5408 x float]* %cout_local_6, [5408 x float]* %cout_local_7, i1 %tmp_155, i16 %LAYER_IN_NUM_T_V, i16 %LAYER_OUT_NUM_T_V, i32 %LAYER_IN_H_T_V, i32 %LAYER_IN_W_T_V, i16 %FILTER_S, i32 %STRIDE_V_6)" [kernel.cpp:2643]   --->   Operation 668 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_157 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_156 = zext i32 %LAYER_IN_NUM_V to i33" [kernel.cpp:2673]   --->   Operation 669 'zext' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 670 [1/1] (1.26ns)   --->   "%tmp_157 = icmp ult i33 %ret_V_4, %tmp_156" [kernel.cpp:2673]   --->   Operation 670 'icmp' 'tmp_157' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_157 : Operation 671 [1/1] (0.00ns)   --->   "br i1 %tmp_157, label %.loopexit, label %7" [kernel.cpp:2673]   --->   Operation 671 'br' <Predicate = true> <Delay = 0.00>
ST_157 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_179_cast = call i13 @_ssdm_op_PartSelect.i13.i192.i32.i32(i192 %p_Val2_13, i32 83, i32 95)" [kernel.cpp:2674]   --->   Operation 672 'partselect' 'tmp_179_cast' <Predicate = (!tmp_157)> <Delay = 0.00>
ST_157 : Operation 673 [1/1] (0.85ns)   --->   "br label %.loopexit219" [kernel.cpp:2674]   --->   Operation 673 'br' <Predicate = (!tmp_157)> <Delay = 0.85>

State 158 <SV = 43> <Delay = 2.13>
ST_158 : Operation 674 [1/1] (0.00ns)   --->   "%i_op_assign_6 = phi i13 [ 0, %7 ], [ %o_6, %.loopexit219.loopexit ]"   --->   Operation 674 'phi' 'i_op_assign_6' <Predicate = (tmp_495 & !tmp_157)> <Delay = 0.00>
ST_158 : Operation 675 [1/1] (1.06ns)   --->   "%exitcond1 = icmp eq i13 %i_op_assign_6, %tmp_179_cast" [kernel.cpp:2674]   --->   Operation 675 'icmp' 'exitcond1' <Predicate = (tmp_495 & !tmp_157)> <Delay = 1.06> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 676 [1/1] (1.32ns)   --->   "%o_6 = add i13 %i_op_assign_6, 1" [kernel.cpp:2674]   --->   Operation 676 'add' 'o_6' <Predicate = (tmp_495 & !tmp_157)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 677 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader2062.preheader" [kernel.cpp:2674]   --->   Operation 677 'br' <Predicate = (tmp_495 & !tmp_157)> <Delay = 0.00>
ST_158 : Operation 678 [36/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 678 'udiv' 'ret_V_24' <Predicate = (tmp_495 & !tmp_157 & !exitcond1)> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 679 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 679 'br' <Predicate = (tmp_495 & !tmp_157 & exitcond1)> <Delay = 0.00>
ST_158 : Operation 680 [1/1] (0.00ns)   --->   "br label %._crit_edge2071_ifconv" [kernel.cpp:2720]   --->   Operation 680 'br' <Predicate = (tmp_495 & exitcond1) | (tmp_495 & tmp_157)> <Delay = 0.00>
ST_158 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_167 = zext i16 %LAYER_IN_NUM_T_V to i32" [kernel.cpp:2723]   --->   Operation 681 'zext' 'tmp_167' <Predicate = (exitcond1) | (tmp_157) | (!tmp_495)> <Delay = 0.00>
ST_158 : Operation 682 [1/1] (1.51ns)   --->   "%in_num_iter = add i32 %tmp_167, %i_op_assign_s" [kernel.cpp:2723]   --->   Operation 682 'add' 'in_num_iter' <Predicate = (exitcond1) | (tmp_157) | (!tmp_495)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 683 [1/1] (1.51ns)   --->   "%in_h_iter_3 = add i32 %in_h_iter, %LAYER_IN_H_T_V" [kernel.cpp:2726]   --->   Operation 683 'add' 'in_h_iter_3' <Predicate = (exitcond1) | (tmp_157) | (!tmp_495)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 684 [1/1] (1.51ns)   --->   "%in_w_iter_3 = add i32 %in_w_iter, %LAYER_IN_W_T_V" [kernel.cpp:2729]   --->   Operation 684 'add' 'in_w_iter_3' <Predicate = (exitcond1) | (tmp_157) | (!tmp_495)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_174 = zext i16 %LAYER_OUT_NUM_T_V to i32" [kernel.cpp:2732]   --->   Operation 685 'zext' 'tmp_174' <Predicate = (exitcond1) | (tmp_157) | (!tmp_495)> <Delay = 0.00>
ST_158 : Operation 686 [1/1] (1.51ns)   --->   "%out_num_iter_3 = add i32 %tmp_174, %out_num_iter" [kernel.cpp:2732]   --->   Operation 686 'add' 'out_num_iter_3' <Predicate = (exitcond1) | (tmp_157) | (!tmp_495)> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 44> <Delay = 2.13>
ST_159 : Operation 687 [35/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 687 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 45> <Delay = 2.13>
ST_160 : Operation 688 [34/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 688 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 46> <Delay = 2.13>
ST_161 : Operation 689 [33/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 689 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 47> <Delay = 2.13>
ST_162 : Operation 690 [32/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 690 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 48> <Delay = 2.13>
ST_163 : Operation 691 [31/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 691 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 49> <Delay = 2.13>
ST_164 : Operation 692 [30/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 692 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 50> <Delay = 2.13>
ST_165 : Operation 693 [29/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 693 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 51> <Delay = 2.13>
ST_166 : Operation 694 [28/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 694 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 52> <Delay = 2.13>
ST_167 : Operation 695 [27/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 695 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 53> <Delay = 2.13>
ST_168 : Operation 696 [26/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 696 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 54> <Delay = 2.13>
ST_169 : Operation 697 [25/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 697 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 55> <Delay = 2.13>
ST_170 : Operation 698 [24/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 698 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 56> <Delay = 2.13>
ST_171 : Operation 699 [23/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 699 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 57> <Delay = 2.13>
ST_172 : Operation 700 [22/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 700 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 173 <SV = 58> <Delay = 2.13>
ST_173 : Operation 701 [21/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 701 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 59> <Delay = 2.13>
ST_174 : Operation 702 [20/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 702 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 60> <Delay = 2.13>
ST_175 : Operation 703 [19/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 703 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 176 <SV = 61> <Delay = 2.13>
ST_176 : Operation 704 [18/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 704 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 62> <Delay = 2.13>
ST_177 : Operation 705 [17/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 705 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 63> <Delay = 2.13>
ST_178 : Operation 706 [16/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 706 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 64> <Delay = 2.13>
ST_179 : Operation 707 [15/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 707 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 65> <Delay = 2.13>
ST_180 : Operation 708 [14/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 708 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 66> <Delay = 2.13>
ST_181 : Operation 709 [13/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 709 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 182 <SV = 67> <Delay = 2.13>
ST_182 : Operation 710 [12/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 710 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 68> <Delay = 2.13>
ST_183 : Operation 711 [11/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 711 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 69> <Delay = 2.13>
ST_184 : Operation 712 [10/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 712 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 70> <Delay = 2.13>
ST_185 : Operation 713 [9/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 713 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 186 <SV = 71> <Delay = 2.13>
ST_186 : Operation 714 [8/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 714 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 72> <Delay = 2.13>
ST_187 : Operation 715 [7/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 715 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 188 <SV = 73> <Delay = 2.13>
ST_188 : Operation 716 [6/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 716 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 189 <SV = 74> <Delay = 2.13>
ST_189 : Operation 717 [5/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 717 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 75> <Delay = 2.13>
ST_190 : Operation 718 [4/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 718 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 76> <Delay = 2.13>
ST_191 : Operation 719 [3/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 719 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 77> <Delay = 2.13>
ST_192 : Operation 720 [2/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 720 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 78> <Delay = 2.13>
ST_193 : Operation 721 [1/36] (2.13ns)   --->   "%ret_V_24 = udiv i32 %LAYER_IN_H_T_V, %STRIDE_V" [kernel.cpp:2675]   --->   Operation 721 'udiv' 'ret_V_24' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_193 : Operation 722 [1/1] (0.00ns)   --->   "%newIndex5_cast = zext i13 %i_op_assign_6 to i14" [kernel.cpp:2675]   --->   Operation 722 'zext' 'newIndex5_cast' <Predicate = true> <Delay = 0.00>
ST_193 : Operation 723 [1/1] (0.85ns)   --->   "br label %.preheader2062" [kernel.cpp:2675]   --->   Operation 723 'br' <Predicate = true> <Delay = 0.85>

State 194 <SV = 79> <Delay = 2.13>
ST_194 : Operation 724 [1/1] (0.00ns)   --->   "%i_op_assign_7 = phi i32 [ 0, %.preheader2062.preheader ], [ %h_5, %.preheader2062.loopexit ]"   --->   Operation 724 'phi' 'i_op_assign_7' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 725 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i38 [ 0, %.preheader2062.preheader ], [ %next_mul1, %.preheader2062.loopexit ]"   --->   Operation 725 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 726 [1/1] (0.00ns)   --->   "%tmp_505 = trunc i38 %phi_mul1 to i11"   --->   Operation 726 'trunc' 'tmp_505' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 727 [1/1] (1.55ns)   --->   "%next_mul1 = add i38 52, %phi_mul1"   --->   Operation 727 'add' 'next_mul1' <Predicate = true> <Delay = 1.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 728 [1/1] (1.26ns)   --->   "%tmp_165 = icmp ult i32 %i_op_assign_7, %ret_V_24" [kernel.cpp:2675]   --->   Operation 728 'icmp' 'tmp_165' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 729 [1/1] (1.51ns)   --->   "%h_5 = add nsw i32 1, %i_op_assign_7" [kernel.cpp:2675]   --->   Operation 729 'add' 'h_5' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 730 [1/1] (0.00ns)   --->   "br i1 %tmp_165, label %.preheader.preheader, label %.loopexit219.loopexit" [kernel.cpp:2675]   --->   Operation 730 'br' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 731 [36/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 731 'udiv' 'ret_V_25' <Predicate = (tmp_165)> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 732 [1/1] (0.00ns)   --->   "br label %.loopexit219"   --->   Operation 732 'br' <Predicate = (!tmp_165)> <Delay = 0.00>

State 195 <SV = 80> <Delay = 2.13>
ST_195 : Operation 733 [35/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 733 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 81> <Delay = 2.13>
ST_196 : Operation 734 [34/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 734 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 82> <Delay = 2.13>
ST_197 : Operation 735 [33/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 735 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 83> <Delay = 2.13>
ST_198 : Operation 736 [32/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 736 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 84> <Delay = 2.13>
ST_199 : Operation 737 [31/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 737 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 85> <Delay = 2.13>
ST_200 : Operation 738 [30/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 738 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 86> <Delay = 2.13>
ST_201 : Operation 739 [29/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 739 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 202 <SV = 87> <Delay = 2.13>
ST_202 : Operation 740 [28/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 740 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 88> <Delay = 2.13>
ST_203 : Operation 741 [27/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 741 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 89> <Delay = 2.13>
ST_204 : Operation 742 [26/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 742 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 90> <Delay = 2.13>
ST_205 : Operation 743 [25/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 743 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 91> <Delay = 2.13>
ST_206 : Operation 744 [24/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 744 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 92> <Delay = 2.13>
ST_207 : Operation 745 [23/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 745 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 208 <SV = 93> <Delay = 2.13>
ST_208 : Operation 746 [22/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 746 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 94> <Delay = 2.13>
ST_209 : Operation 747 [21/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 747 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 95> <Delay = 2.13>
ST_210 : Operation 748 [20/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 748 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 96> <Delay = 2.13>
ST_211 : Operation 749 [19/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 749 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 212 <SV = 97> <Delay = 2.13>
ST_212 : Operation 750 [18/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 750 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 213 <SV = 98> <Delay = 2.13>
ST_213 : Operation 751 [17/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 751 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 214 <SV = 99> <Delay = 2.13>
ST_214 : Operation 752 [16/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 752 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 215 <SV = 100> <Delay = 2.13>
ST_215 : Operation 753 [15/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 753 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 216 <SV = 101> <Delay = 2.13>
ST_216 : Operation 754 [14/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 754 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 217 <SV = 102> <Delay = 2.13>
ST_217 : Operation 755 [13/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 755 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 218 <SV = 103> <Delay = 2.13>
ST_218 : Operation 756 [12/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 756 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 219 <SV = 104> <Delay = 2.13>
ST_219 : Operation 757 [11/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 757 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 220 <SV = 105> <Delay = 2.13>
ST_220 : Operation 758 [10/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 758 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 221 <SV = 106> <Delay = 2.13>
ST_221 : Operation 759 [9/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 759 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 222 <SV = 107> <Delay = 2.13>
ST_222 : Operation 760 [8/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 760 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 223 <SV = 108> <Delay = 2.13>
ST_223 : Operation 761 [7/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 761 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 224 <SV = 109> <Delay = 2.13>
ST_224 : Operation 762 [6/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 762 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 225 <SV = 110> <Delay = 2.13>
ST_225 : Operation 763 [5/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 763 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 226 <SV = 111> <Delay = 2.13>
ST_226 : Operation 764 [4/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 764 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 227 <SV = 112> <Delay = 2.13>
ST_227 : Operation 765 [3/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 765 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 228 <SV = 113> <Delay = 2.13>
ST_228 : Operation 766 [2/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 766 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 229 <SV = 114> <Delay = 2.13>
ST_229 : Operation 767 [1/36] (2.13ns)   --->   "%ret_V_25 = udiv i32 %LAYER_IN_W_T_V, %STRIDE_V" [kernel.cpp:2676]   --->   Operation 767 'udiv' 'ret_V_25' <Predicate = true> <Delay = 2.13> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 2.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_229 : Operation 768 [1/1] (0.85ns)   --->   "br label %.preheader" [kernel.cpp:2676]   --->   Operation 768 'br' <Predicate = true> <Delay = 0.85>

State 230 <SV = 115> <Delay = 1.74>
ST_230 : Operation 769 [1/1] (0.00ns)   --->   "%i_op_assign_8 = phi i32 [ %w_5, %branch184 ], [ 0, %.preheader.preheader ]"   --->   Operation 769 'phi' 'i_op_assign_8' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 770 [1/1] (1.26ns)   --->   "%tmp_171 = icmp ult i32 %i_op_assign_8, %ret_V_25" [kernel.cpp:2676]   --->   Operation 770 'icmp' 'tmp_171' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 771 [1/1] (1.51ns)   --->   "%w_5 = add nsw i32 %i_op_assign_8, 1" [kernel.cpp:2676]   --->   Operation 771 'add' 'w_5' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_230 : Operation 772 [1/1] (0.00ns)   --->   "br i1 %tmp_171, label %branch184, label %.preheader2062.loopexit" [kernel.cpp:2676]   --->   Operation 772 'br' <Predicate = true> <Delay = 0.00>
ST_230 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_506 = trunc i32 %i_op_assign_8 to i11" [kernel.cpp:2676]   --->   Operation 773 'trunc' 'tmp_506' <Predicate = (tmp_171)> <Delay = 0.00>
ST_230 : Operation 774 [1/1] (1.33ns)   --->   "%tmp_301 = add i11 %tmp_505, %tmp_506" [kernel.cpp:2676]   --->   Operation 774 'add' 'tmp_301' <Predicate = (tmp_171)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 231 <SV = 116> <Delay = 1.32>
ST_231 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_303_cast = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_301, i3 0)" [kernel.cpp:2680]   --->   Operation 775 'bitconcatenate' 'tmp_303_cast' <Predicate = (tmp_171)> <Delay = 0.00>
ST_231 : Operation 776 [1/1] (1.32ns)   --->   "%tmp_304 = add i14 %tmp_303_cast, %newIndex5_cast" [kernel.cpp:2680]   --->   Operation 776 'add' 'tmp_304' <Predicate = (tmp_171)> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 232 <SV = 117> <Delay = 2.26>
ST_232 : Operation 777 [1/1] (0.00ns)   --->   "%tmp_304_cast = zext i14 %tmp_304 to i64" [kernel.cpp:2680]   --->   Operation 777 'zext' 'tmp_304_cast' <Predicate = (tmp_171)> <Delay = 0.00>
ST_232 : Operation 778 [1/1] (0.00ns)   --->   "%cout_local_0_addr = getelementptr [5408 x float]* %cout_local_0, i64 0, i64 %tmp_304_cast" [kernel.cpp:2680]   --->   Operation 778 'getelementptr' 'cout_local_0_addr' <Predicate = (tmp_171)> <Delay = 0.00>
ST_232 : Operation 779 [1/1] (0.00ns)   --->   "%cout_local_1_addr = getelementptr [5408 x float]* %cout_local_1, i64 0, i64 %tmp_304_cast" [kernel.cpp:2680]   --->   Operation 779 'getelementptr' 'cout_local_1_addr' <Predicate = (tmp_171)> <Delay = 0.00>
ST_232 : Operation 780 [1/1] (0.00ns)   --->   "%cout_local_2_addr = getelementptr [5408 x float]* %cout_local_2, i64 0, i64 %tmp_304_cast" [kernel.cpp:2680]   --->   Operation 780 'getelementptr' 'cout_local_2_addr' <Predicate = (tmp_171)> <Delay = 0.00>
ST_232 : Operation 781 [1/1] (0.00ns)   --->   "%cout_local_3_addr = getelementptr [5408 x float]* %cout_local_3, i64 0, i64 %tmp_304_cast" [kernel.cpp:2680]   --->   Operation 781 'getelementptr' 'cout_local_3_addr' <Predicate = (tmp_171)> <Delay = 0.00>
ST_232 : Operation 782 [1/1] (0.00ns)   --->   "%cout_local_4_addr = getelementptr [5408 x float]* %cout_local_4, i64 0, i64 %tmp_304_cast" [kernel.cpp:2680]   --->   Operation 782 'getelementptr' 'cout_local_4_addr' <Predicate = (tmp_171)> <Delay = 0.00>
ST_232 : Operation 783 [1/1] (0.00ns)   --->   "%cout_local_5_addr = getelementptr [5408 x float]* %cout_local_5, i64 0, i64 %tmp_304_cast" [kernel.cpp:2680]   --->   Operation 783 'getelementptr' 'cout_local_5_addr' <Predicate = (tmp_171)> <Delay = 0.00>
ST_232 : Operation 784 [1/1] (0.00ns)   --->   "%cout_local_6_addr = getelementptr [5408 x float]* %cout_local_6, i64 0, i64 %tmp_304_cast" [kernel.cpp:2680]   --->   Operation 784 'getelementptr' 'cout_local_6_addr' <Predicate = (tmp_171)> <Delay = 0.00>
ST_232 : Operation 785 [1/1] (0.00ns)   --->   "%cout_local_7_addr = getelementptr [5408 x float]* %cout_local_7, i64 0, i64 %tmp_304_cast" [kernel.cpp:2680]   --->   Operation 785 'getelementptr' 'cout_local_7_addr' <Predicate = (tmp_171)> <Delay = 0.00>
ST_232 : Operation 786 [2/2] (2.26ns)   --->   "%tmp_f = load float* %cout_local_0_addr, align 16" [kernel.cpp:2680]   --->   Operation 786 'load' 'tmp_f' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_232 : Operation 787 [2/2] (2.26ns)   --->   "%tmp_f_1 = load float* %cout_local_1_addr, align 4" [kernel.cpp:2680]   --->   Operation 787 'load' 'tmp_f_1' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_232 : Operation 788 [2/2] (2.26ns)   --->   "%tmp_f_2 = load float* %cout_local_2_addr, align 8" [kernel.cpp:2680]   --->   Operation 788 'load' 'tmp_f_2' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_232 : Operation 789 [2/2] (2.26ns)   --->   "%tmp_f_3 = load float* %cout_local_3_addr, align 4" [kernel.cpp:2680]   --->   Operation 789 'load' 'tmp_f_3' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_232 : Operation 790 [2/2] (2.26ns)   --->   "%tmp_f_4 = load float* %cout_local_4_addr, align 16" [kernel.cpp:2680]   --->   Operation 790 'load' 'tmp_f_4' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_232 : Operation 791 [2/2] (2.26ns)   --->   "%tmp_f_5 = load float* %cout_local_5_addr, align 4" [kernel.cpp:2680]   --->   Operation 791 'load' 'tmp_f_5' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_232 : Operation 792 [2/2] (2.26ns)   --->   "%tmp_f_6 = load float* %cout_local_6_addr, align 8" [kernel.cpp:2680]   --->   Operation 792 'load' 'tmp_f_6' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_232 : Operation 793 [2/2] (2.26ns)   --->   "%tmp_f_7 = load float* %cout_local_7_addr, align 4" [kernel.cpp:2680]   --->   Operation 793 'load' 'tmp_f_7' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 233 <SV = 118> <Delay = 2.26>
ST_233 : Operation 794 [1/2] (2.26ns)   --->   "%tmp_f = load float* %cout_local_0_addr, align 16" [kernel.cpp:2680]   --->   Operation 794 'load' 'tmp_f' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_233 : Operation 795 [1/2] (2.26ns)   --->   "%tmp_f_1 = load float* %cout_local_1_addr, align 4" [kernel.cpp:2680]   --->   Operation 795 'load' 'tmp_f_1' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_233 : Operation 796 [1/2] (2.26ns)   --->   "%tmp_f_2 = load float* %cout_local_2_addr, align 8" [kernel.cpp:2680]   --->   Operation 796 'load' 'tmp_f_2' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_233 : Operation 797 [1/2] (2.26ns)   --->   "%tmp_f_3 = load float* %cout_local_3_addr, align 4" [kernel.cpp:2680]   --->   Operation 797 'load' 'tmp_f_3' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_233 : Operation 798 [1/2] (2.26ns)   --->   "%tmp_f_4 = load float* %cout_local_4_addr, align 16" [kernel.cpp:2680]   --->   Operation 798 'load' 'tmp_f_4' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_233 : Operation 799 [1/2] (2.26ns)   --->   "%tmp_f_5 = load float* %cout_local_5_addr, align 4" [kernel.cpp:2680]   --->   Operation 799 'load' 'tmp_f_5' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_233 : Operation 800 [1/2] (2.26ns)   --->   "%tmp_f_6 = load float* %cout_local_6_addr, align 8" [kernel.cpp:2680]   --->   Operation 800 'load' 'tmp_f_6' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_233 : Operation 801 [1/2] (2.26ns)   --->   "%tmp_f_7 = load float* %cout_local_7_addr, align 4" [kernel.cpp:2680]   --->   Operation 801 'load' 'tmp_f_7' <Predicate = (tmp_171)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 234 <SV = 119> <Delay = 1.31>
ST_234 : Operation 802 [1/1] (0.00ns)   --->   "%tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)" [kernel.cpp:2676]   --->   Operation 802 'specregionbegin' 'tmp_117' <Predicate = (tmp_171)> <Delay = 0.00>
ST_234 : Operation 803 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [kernel.cpp:2677]   --->   Operation 803 'specpipeline' <Predicate = (tmp_171)> <Delay = 0.00>
ST_234 : Operation 804 [1/1] (0.00ns)   --->   "%cout_tmp_0_V = bitcast float %tmp_f to i32" [kernel.cpp:2680]   --->   Operation 804 'bitcast' 'cout_tmp_0_V' <Predicate = (tmp_171)> <Delay = 0.00>
ST_234 : Operation 805 [1/1] (0.00ns)   --->   "%cout_tmp_1_V = bitcast float %tmp_f_1 to i32" [kernel.cpp:2680]   --->   Operation 805 'bitcast' 'cout_tmp_1_V' <Predicate = (tmp_171)> <Delay = 0.00>
ST_234 : Operation 806 [1/1] (0.00ns)   --->   "%cout_tmp_2_V = bitcast float %tmp_f_2 to i32" [kernel.cpp:2680]   --->   Operation 806 'bitcast' 'cout_tmp_2_V' <Predicate = (tmp_171)> <Delay = 0.00>
ST_234 : Operation 807 [1/1] (0.00ns)   --->   "%cout_tmp_3_V = bitcast float %tmp_f_3 to i32" [kernel.cpp:2680]   --->   Operation 807 'bitcast' 'cout_tmp_3_V' <Predicate = (tmp_171)> <Delay = 0.00>
ST_234 : Operation 808 [1/1] (0.00ns)   --->   "%cout_tmp_4_V = bitcast float %tmp_f_4 to i32" [kernel.cpp:2680]   --->   Operation 808 'bitcast' 'cout_tmp_4_V' <Predicate = (tmp_171)> <Delay = 0.00>
ST_234 : Operation 809 [1/1] (0.00ns)   --->   "%cout_tmp_5_V = bitcast float %tmp_f_5 to i32" [kernel.cpp:2680]   --->   Operation 809 'bitcast' 'cout_tmp_5_V' <Predicate = (tmp_171)> <Delay = 0.00>
ST_234 : Operation 810 [1/1] (0.00ns)   --->   "%cout_tmp_6_V = bitcast float %tmp_f_6 to i32" [kernel.cpp:2680]   --->   Operation 810 'bitcast' 'cout_tmp_6_V' <Predicate = (tmp_171)> <Delay = 0.00>
ST_234 : Operation 811 [1/1] (0.00ns)   --->   "%v1_V = bitcast float %tmp_f_7 to i32" [kernel.cpp:2680]   --->   Operation 811 'bitcast' 'v1_V' <Predicate = (tmp_171)> <Delay = 0.00>
ST_234 : Operation 812 [1/1] (0.00ns)   --->   "%p_Result_s = call i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32(i32 %v1_V, i32 %cout_tmp_6_V, i32 %cout_tmp_5_V, i32 %cout_tmp_4_V, i32 %cout_tmp_3_V, i32 %cout_tmp_2_V, i32 %cout_tmp_1_V, i32 %cout_tmp_0_V)" [kernel.cpp:2695]   --->   Operation 812 'bitconcatenate' 'p_Result_s' <Predicate = (tmp_171)> <Delay = 0.00>
ST_234 : Operation 813 [1/1] (1.31ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i256P(i256* %fifo_cout_V_V, i256 %p_Result_s)" [kernel.cpp:2705]   --->   Operation 813 'write' <Predicate = (tmp_171)> <Delay = 1.31> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 192> <Depth = 0> <FIFO>
ST_234 : Operation 814 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_117)" [kernel.cpp:2714]   --->   Operation 814 'specregionend' 'empty_44' <Predicate = (tmp_171)> <Delay = 0.00>
ST_234 : Operation 815 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:2676]   --->   Operation 815 'br' <Predicate = (tmp_171)> <Delay = 0.00>

State 235 <SV = 116> <Delay = 0.00>
ST_235 : Operation 816 [1/1] (0.00ns)   --->   "br label %.preheader2062"   --->   Operation 816 'br' <Predicate = true> <Delay = 0.00>

State 236 <SV = 44> <Delay = 2.23>
ST_236 : Operation 817 [1/1] (1.26ns)   --->   "%tmp_168 = icmp ult i32 %in_num_iter, %LAYER_IN_NUM_V" [kernel.cpp:2724]   --->   Operation 817 'icmp' 'tmp_168' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 818 [1/1] (1.26ns)   --->   "%tmp_170 = icmp ult i32 %in_h_iter_3, %LAYER_IN_H_V" [kernel.cpp:2727]   --->   Operation 818 'icmp' 'tmp_170' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 819 [1/1] (1.26ns)   --->   "%tmp_172 = icmp ult i32 %in_w_iter_3, %LAYER_IN_W_V" [kernel.cpp:2730]   --->   Operation 819 'icmp' 'tmp_172' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 820 [1/1] (1.26ns)   --->   "%tmp_175 = icmp ult i32 %out_num_iter_3, %LAYER_OUT_NUM_V" [kernel.cpp:2733]   --->   Operation 820 'icmp' 'tmp_175' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 821 [1/1] (1.51ns)   --->   "%layer_iter_3 = add i32 %layer_iter, 1" [kernel.cpp:2735]   --->   Operation 821 'add' 'layer_iter_3' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 822 [1/1] (0.48ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_168, %tmp_170" [kernel.cpp:2727]   --->   Operation 822 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_236 : Operation 823 [1/1] (0.48ns)   --->   "%sel_tmp13_demorgan = or i1 %sel_tmp6_demorgan, %tmp_172" [kernel.cpp:2730]   --->   Operation 823 'or' 'sel_tmp13_demorgan' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 237 <SV = 45> <Delay = 2.32>
ST_237 : Operation 824 [1/1] (1.26ns)   --->   "%tmp_176 = icmp eq i32 %layer_iter_3, %LAYER_BATCH_V" [kernel.cpp:2737]   --->   Operation 824 'icmp' 'tmp_176' <Predicate = true> <Delay = 1.26> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 825 [1/1] (0.48ns)   --->   "%sel_tmp1 = xor i1 %tmp_168, true" [kernel.cpp:2724]   --->   Operation 825 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 826 [1/1] (0.48ns)   --->   "%sel_tmp2 = and i1 %tmp_170, %sel_tmp1" [kernel.cpp:2727]   --->   Operation 826 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [kernel.cpp:2727]   --->   Operation 827 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp7 = and i1 %tmp_172, %sel_tmp6" [kernel.cpp:2730]   --->   Operation 828 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp14)   --->   "%sel_tmp13 = xor i1 %sel_tmp13_demorgan, true" [kernel.cpp:2730]   --->   Operation 829 'xor' 'sel_tmp13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 830 [1/1] (0.48ns) (out node of the LUT)   --->   "%sel_tmp14 = and i1 %tmp_175, %sel_tmp13" [kernel.cpp:2733]   --->   Operation 830 'and' 'sel_tmp14' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 831 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp14, %sel_tmp7" [kernel.cpp:2733]   --->   Operation 831 'or' 'or_cond' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node or_cond6)   --->   "%or_cond5 = or i1 %sel_tmp2, %tmp_168" [kernel.cpp:2727]   --->   Operation 832 'or' 'or_cond5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node newSel25)   --->   "%tmp_478 = or i1 %or_cond, %sel_tmp2" [kernel.cpp:2733]   --->   Operation 833 'or' 'tmp_478' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node newSel25)   --->   "%newSel = select i1 %tmp_478, i32 0, i32 %in_num_iter" [kernel.cpp:2733]   --->   Operation 834 'select' 'newSel' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 835 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_cond6 = or i1 %or_cond, %or_cond5" [kernel.cpp:2733]   --->   Operation 835 'or' 'or_cond6' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 836 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel25 = select i1 %or_cond6, i32 %newSel, i32 0" [kernel.cpp:2733]   --->   Operation 836 'select' 'newSel25' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node newSel28)   --->   "%newSel26 = select i1 %sel_tmp14, i32 %out_num_iter_3, i32 %out_num_iter" [kernel.cpp:2733]   --->   Operation 837 'select' 'newSel26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node newSel28)   --->   "%newSel27 = select i1 %or_cond, i32 %newSel26, i32 %out_num_iter" [kernel.cpp:2733]   --->   Operation 838 'select' 'newSel27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 839 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel28 = select i1 %or_cond6, i32 %newSel27, i32 0" [kernel.cpp:2733]   --->   Operation 839 'select' 'newSel28' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node newSel31)   --->   "%newSel29 = select i1 %sel_tmp2, i32 %in_h_iter_3, i32 %in_h_iter" [kernel.cpp:2727]   --->   Operation 840 'select' 'newSel29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node newSel31)   --->   "%newSel30 = select i1 %or_cond, i32 0, i32 %newSel29" [kernel.cpp:2733]   --->   Operation 841 'select' 'newSel30' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 842 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel31 = select i1 %or_cond6, i32 %newSel30, i32 0" [kernel.cpp:2733]   --->   Operation 842 'select' 'newSel31' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node newSel34)   --->   "%newSel32 = select i1 %sel_tmp14, i32 0, i32 %in_w_iter_3" [kernel.cpp:2733]   --->   Operation 843 'select' 'newSel32' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node newSel34)   --->   "%newSel33 = select i1 %or_cond, i32 %newSel32, i32 %in_w_iter" [kernel.cpp:2733]   --->   Operation 844 'select' 'newSel33' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 845 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel34 = select i1 %or_cond6, i32 %newSel33, i32 0" [kernel.cpp:2733]   --->   Operation 845 'select' 'newSel34' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node newSel36)   --->   "%newSel35 = select i1 %tmp_176, i32 0, i32 %layer_iter_3" [kernel.cpp:2737]   --->   Operation 846 'select' 'newSel35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 847 [1/1] (0.87ns) (out node of the LUT)   --->   "%newSel36 = select i1 %or_cond6, i32 %layer_iter, i32 %newSel35" [kernel.cpp:2737]   --->   Operation 847 'select' 'newSel36' <Predicate = true> <Delay = 0.87> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_237 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node done_be)   --->   "%tmp_170_not = xor i1 %tmp_170, true" [kernel.cpp:2737]   --->   Operation 848 'xor' 'tmp_170_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 849 [1/1] (0.00ns) (grouped into LUT with out node done_be)   --->   "%not_sel_tmp = or i1 %tmp_168, %tmp_170_not" [kernel.cpp:2737]   --->   Operation 849 'or' 'not_sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node tmp117)   --->   "%tmp_172_not = xor i1 %tmp_172, true" [kernel.cpp:2737]   --->   Operation 850 'xor' 'tmp_172_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node tmp117)   --->   "%not_sel_tmp7 = or i1 %sel_tmp6_demorgan, %tmp_172_not" [kernel.cpp:2737]   --->   Operation 851 'or' 'not_sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node tmp117)   --->   "%tmp_175_not = xor i1 %tmp_175, true" [kernel.cpp:2737]   --->   Operation 852 'xor' 'tmp_175_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node tmp117)   --->   "%not_sel_tmp8 = or i1 %sel_tmp13_demorgan, %tmp_175_not" [kernel.cpp:2737]   --->   Operation 853 'or' 'not_sel_tmp8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node done_be)   --->   "%tmp115 = and i1 %tmp_176, %sel_tmp1" [kernel.cpp:2737]   --->   Operation 854 'and' 'tmp115' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 855 [1/1] (0.48ns) (out node of the LUT)   --->   "%tmp117 = and i1 %not_sel_tmp7, %not_sel_tmp8" [kernel.cpp:2737]   --->   Operation 855 'and' 'tmp117' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node done_be)   --->   "%tmp116 = and i1 %tmp117, %not_sel_tmp" [kernel.cpp:2737]   --->   Operation 856 'and' 'tmp116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 857 [1/1] (0.48ns) (out node of the LUT)   --->   "%done_be = and i1 %tmp116, %tmp115" [kernel.cpp:2737]   --->   Operation 857 'and' 'done_be' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node layer_start_be)   --->   "%sel_tmp = xor i1 %sel_tmp2, %sel_tmp1" [kernel.cpp:2727]   --->   Operation 858 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node layer_start_be)   --->   "%sel_tmp22 = and i1 %tmp117, %sel_tmp" [kernel.cpp:2737]   --->   Operation 859 'and' 'sel_tmp22' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 860 [1/1] (0.48ns) (out node of the LUT)   --->   "%layer_start_be = or i1 %layer_start_1, %sel_tmp22" [kernel.cpp:2737]   --->   Operation 860 'or' 'layer_start_be' <Predicate = true> <Delay = 0.48> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_237 : Operation 861 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 861 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:2457) [38]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:2458) [39]  (1.31 ns)

 <State 2>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:2459) [40]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:2460) [41]  (1.31 ns)

 <State 3>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:2461) [42]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:2462) [43]  (1.31 ns)

 <State 4>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:2463) [44]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:2464) [45]  (1.31 ns)

 <State 5>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:2465) [46]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:2466) [47]  (1.31 ns)

 <State 6>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:2475) [65]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:2476) [66]  (1.31 ns)

 <State 7>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:2477) [67]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:2478) [68]  (1.31 ns)

 <State 8>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:2479) [69]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:2480) [70]  (1.31 ns)

 <State 9>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:2481) [71]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:2482) [72]  (1.31 ns)

 <State 10>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_config_in_V_V' (kernel.cpp:2483) [73]  (1.31 ns)
	fifo write on port 'fifo_config_out_V_V' (kernel.cpp:2484) [74]  (1.31 ns)

 <State 11>: 1.52ns
The critical path consists of the following:
	'add' operation ('ret.V', kernel.cpp:2540) [116]  (1.52 ns)

 <State 12>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound', kernel.cpp:2540) [123]  (1.49 ns)

 <State 13>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound', kernel.cpp:2540) [123]  (1.49 ns)

 <State 14>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound', kernel.cpp:2540) [123]  (1.49 ns)

 <State 15>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound', kernel.cpp:2540) [123]  (1.49 ns)

 <State 16>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound', kernel.cpp:2540) [123]  (1.49 ns)

 <State 17>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound', kernel.cpp:2540) [123]  (1.49 ns)

 <State 18>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound', kernel.cpp:2540) [123]  (1.49 ns)

 <State 19>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 20>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 21>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 22>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 23>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 24>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 25>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 26>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 27>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 28>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 29>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 30>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 31>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 32>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 33>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 34>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 35>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 36>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 37>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound4', kernel.cpp:2540) [126]  (1.49 ns)

 <State 38>: 2.01ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [129]  (0 ns)
	'add' operation ('indvar_flatten_next') [131]  (2.01 ns)

 <State 39>: 2.62ns
The critical path consists of the following:
	fifo read on port 'fifo_cin_V_V' (kernel.cpp:2543) [136]  (1.31 ns)
	fifo write on port 'fifo_cout_V_V' (kernel.cpp:2544) [137]  (1.31 ns)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 2.94ns
The critical path consists of the following:
	'mul' operation of DSP[233] ('bound1', kernel.cpp:2554) [233]  (2.94 ns)

 <State 42>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 43>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 44>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 45>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 46>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 47>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 48>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 49>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 50>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 51>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 52>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 53>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 54>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 55>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 56>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 57>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 58>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 59>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 60>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 61>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 62>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 63>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 64>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 65>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 66>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 67>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 68>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 69>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 70>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 71>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 72>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 73>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 74>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 75>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 76>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2554) [154]  (2.13 ns)

 <State 77>: 1.51ns
The critical path consists of the following:
	'add' operation ('ret.V', kernel.cpp:2554) [156]  (1.51 ns)

 <State 78>: 1.52ns
The critical path consists of the following:
	'add' operation ('ret.V', kernel.cpp:2554) [158]  (1.52 ns)

 <State 79>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 80>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 81>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 82>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 83>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 84>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 85>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 86>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 87>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 88>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 89>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 90>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 91>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 92>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 93>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 94>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 95>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 96>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 97>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 98>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 99>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 100>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 101>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 102>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 103>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 104>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 105>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 106>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 107>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 108>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 109>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 110>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 111>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 112>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 113>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 114>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2555) [171]  (2.13 ns)

 <State 115>: 1.51ns
The critical path consists of the following:
	'add' operation ('ret.V', kernel.cpp:2555) [173]  (1.51 ns)

 <State 116>: 1.52ns
The critical path consists of the following:
	'add' operation ('ret.V', kernel.cpp:2555) [175]  (1.52 ns)

 <State 117>: 1.76ns
The critical path consists of the following:
	'icmp' operation ('tmp_161', kernel.cpp:2555) [180]  (1.27 ns)
	blocking operation 0.485 ns on control path)

 <State 118>: 1.32ns
The critical path consists of the following:
	'add' operation ('tmp_299', kernel.cpp:2561) [190]  (1.32 ns)

 <State 119>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('cin_local_0_addr', kernel.cpp:2561) [192]  (0 ns)
	'store' operation (kernel.cpp:2561) of variable 'tmp_76', kernel.cpp:2560 on array 'cin_local[0]', kernel.cpp:2440 [202]  (2.27 ns)

 <State 120>: 0ns
The critical path consists of the following:

 <State 121>: 2.94ns
The critical path consists of the following:
	'mul' operation of DSP[233] ('bound1', kernel.cpp:2554) [233]  (2.94 ns)

 <State 122>: 0ns
The critical path consists of the following:

 <State 123>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound2', kernel.cpp:2554) [236]  (1.49 ns)

 <State 124>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound2', kernel.cpp:2554) [236]  (1.49 ns)

 <State 125>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound2', kernel.cpp:2554) [236]  (1.49 ns)

 <State 126>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound2', kernel.cpp:2554) [236]  (1.49 ns)

 <State 127>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound2', kernel.cpp:2554) [236]  (1.49 ns)

 <State 128>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound2', kernel.cpp:2554) [236]  (1.49 ns)

 <State 129>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound2', kernel.cpp:2554) [236]  (1.49 ns)

 <State 130>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 131>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 132>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 133>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 134>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 135>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 136>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 137>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 138>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 139>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 140>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 141>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 142>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 143>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 144>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 145>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 146>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 147>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 148>: 1.49ns
The critical path consists of the following:
	'mul' operation ('bound3', kernel.cpp:2554) [239]  (1.49 ns)

 <State 149>: 2.13ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten2', kernel.cpp:2554) with incoming values : ('indvar_flatten_next2', kernel.cpp:2554) [246]  (0 ns)
	'add' operation ('indvar_flatten34_op', kernel.cpp:2554) [329]  (1.58 ns)
	'select' operation ('indvar_flatten_next2', kernel.cpp:2554) [330]  (0.552 ns)

 <State 150>: 3.05ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten2', kernel.cpp:2554) [266]  (1.25 ns)
	'select' operation ('exitcond_flatten22_m_1', kernel.cpp:2554) [267]  (0.494 ns)
	'or' operation ('tmp_284', kernel.cpp:2554) [269]  (0.485 ns)
	'select' operation ('indvar_flatten_next1', kernel.cpp:2554) [328]  (0.823 ns)

 <State 151>: 3.51ns
The critical path consists of the following:
	'icmp' operation ('exitcond', kernel.cpp:2594) [264]  (1.06 ns)
	'select' operation ('exitcond4_mid1', kernel.cpp:2594) [265]  (0 ns)
	'select' operation ('exitcond4_mid2', kernel.cpp:2594) [278]  (0.494 ns)
	'or' operation ('tmp_289', kernel.cpp:2594) [280]  (0 ns)
	'or' operation ('tmp_500', kernel.cpp:2594) [281]  (0 ns)
	'select' operation ('i_op_assign_16_mid2', kernel.cpp:2594) [282]  (0.629 ns)
	'add' operation ('i', kernel.cpp:2594) [326]  (1.33 ns)

 <State 152>: 1.97ns
The critical path consists of the following:
	'sub' operation ('tmp_287', kernel.cpp:2608) [277]  (0 ns)
	'add' operation ('tmp_290', kernel.cpp:2608) [285]  (1.97 ns)

 <State 153>: 1.32ns
The critical path consists of the following:
	'add' operation ('tmp_293', kernel.cpp:2608) [293]  (1.32 ns)

 <State 154>: 2.27ns
The critical path consists of the following:
	'store' operation (kernel.cpp:2608) of variable 'tmp_84', kernel.cpp:2607 on array 'weight_local[0]', kernel.cpp:2442 [303]  (2.27 ns)

 <State 155>: 1.26ns
The critical path consists of the following:
	'icmp' operation ('tmp_155', kernel.cpp:2643) [333]  (1.26 ns)

 <State 156>: 2.62ns
The critical path consists of the following:
	'call' operation (kernel.cpp:2643) to 'conv_core' [334]  (2.62 ns)

 <State 157>: 1.75ns
The critical path consists of the following:
	'icmp' operation ('tmp_157', kernel.cpp:2673) [339]  (1.27 ns)
	blocking operation 0.485 ns on control path)

 <State 158>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 159>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 160>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 161>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 162>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 163>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 164>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 165>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 166>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 167>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 168>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 169>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 170>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 171>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 172>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 173>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 174>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 175>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 176>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 177>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 178>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 179>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 180>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 181>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 182>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 183>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 184>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 185>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 186>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 187>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 188>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 189>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 190>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 191>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 192>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 193>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2675) [350]  (2.13 ns)

 <State 194>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 195>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 196>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 197>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 198>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 199>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 200>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 201>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 202>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 203>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 204>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 205>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 206>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 207>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 208>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 209>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 210>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 211>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 212>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 213>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 214>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 215>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 216>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 217>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 218>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 219>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 220>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 221>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 222>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 223>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 224>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 225>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 226>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 227>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 228>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 229>: 2.13ns
The critical path consists of the following:
	'udiv' operation ('ret.V', kernel.cpp:2676) [362]  (2.13 ns)

 <State 230>: 1.75ns
The critical path consists of the following:
	'icmp' operation ('tmp_171', kernel.cpp:2676) [366]  (1.26 ns)
	blocking operation 0.485 ns on control path)

 <State 231>: 1.32ns
The critical path consists of the following:
	'add' operation ('tmp_304', kernel.cpp:2680) [375]  (1.32 ns)

 <State 232>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('cout_local_0_addr', kernel.cpp:2680) [377]  (0 ns)
	'load' operation ('tmp_f', kernel.cpp:2680) on array 'cout_local_0' [385]  (2.27 ns)

 <State 233>: 2.27ns
The critical path consists of the following:
	'load' operation ('tmp_f', kernel.cpp:2680) on array 'cout_local_0' [385]  (2.27 ns)

 <State 234>: 1.31ns
The critical path consists of the following:
	fifo write on port 'fifo_cout_V_V' (kernel.cpp:2705) [402]  (1.31 ns)

 <State 235>: 0ns
The critical path consists of the following:

 <State 236>: 2.23ns
The critical path consists of the following:
	'icmp' operation ('tmp_168', kernel.cpp:2724) [416]  (1.26 ns)
	'or' operation ('sel_tmp6_demorgan', kernel.cpp:2727) [428]  (0.485 ns)
	'or' operation ('sel_tmp13_demorgan', kernel.cpp:2730) [431]  (0.485 ns)

 <State 237>: 2.33ns
The critical path consists of the following:
	'xor' operation ('sel_tmp1', kernel.cpp:2724) [426]  (0.485 ns)
	'and' operation ('sel_tmp2', kernel.cpp:2727) [427]  (0.485 ns)
	'or' operation ('or_cond5', kernel.cpp:2727) [435]  (0 ns)
	'or' operation ('or_cond6', kernel.cpp:2733) [438]  (0.485 ns)
	'select' operation ('newSel25', kernel.cpp:2733) [439]  (0.87 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
