============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sat Mar  4 18:07:24 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'uart_data', assumed default net type 'wire' in ../../../Src/top.v(34)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(35)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(45)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(46)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(55)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(75)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(92)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(115)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(116)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(120)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(121)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 35 trigger nets, 35 data nets.
KIT-1004 : Chipwatcher code = 0110110000101010
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=116) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=116) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=116)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=116)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=6,BUS_DIN_NUM=35,BUS_CTRL_NUM=94,BUS_WIDTH='{32'sb010,32'sb01000,32'sb01000,32'sb01000,32'sb01,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb010,32'sb01010,32'sb010010,32'sb011010,32'sb011011},BUS_CTRL_POS='{32'sb0,32'sb01000,32'sb011100,32'sb0110000,32'sb01000100,32'sb01001010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2012/30 useful/useless nets, 1084/13 useful/useless insts
SYN-1016 : Merged 32 instances.
SYN-1032 : 1713/2 useful/useless nets, 1492/2 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1697/16 useful/useless nets, 1480/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 404 better
SYN-1014 : Optimize round 2
SYN-1032 : 1362/75 useful/useless nets, 1145/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1398/229 useful/useless nets, 1212/40 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 302 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 35 instances.
SYN-2501 : Optimize round 1, 71 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 17 instances.
SYN-1032 : 1835/5 useful/useless nets, 1649/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 217 (3.61), #lev = 6 (1.77)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 227 (3.57), #lev = 5 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 516 instances into 227 LUTs, name keeping = 70%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 365 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 116 adder to BLE ...
SYN-4008 : Packed 116 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.280694s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (80.5%)

RUN-1004 : used memory is 146 MB, reserved memory is 110 MB, peak memory is 149 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/uart_data[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 1314/2 useful/useless nets, 1116/2 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (252 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net adc_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc_clk_dup_3 to drive 12 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1117 instances
RUN-0007 : 415 luts, 505 seqs, 86 mslices, 55 lslices, 19 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1315 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 686 nets have 2 pins
RUN-1001 : 498 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 38 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     211     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     287     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1115 instances, 415 luts, 505 seqs, 141 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 317475
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1115.
PHY-3001 : End clustering;  0.000039s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 215767, overlap = 72
PHY-3002 : Step(2): len = 143817, overlap = 72
PHY-3002 : Step(3): len = 97951.9, overlap = 72
PHY-3002 : Step(4): len = 72847.8, overlap = 72
PHY-3002 : Step(5): len = 58826.7, overlap = 72
PHY-3002 : Step(6): len = 52571, overlap = 72
PHY-3002 : Step(7): len = 44113.6, overlap = 72
PHY-3002 : Step(8): len = 37036.7, overlap = 72
PHY-3002 : Step(9): len = 35092.8, overlap = 72
PHY-3002 : Step(10): len = 33759, overlap = 72
PHY-3002 : Step(11): len = 31231.4, overlap = 72
PHY-3002 : Step(12): len = 28794.7, overlap = 72.4688
PHY-3002 : Step(13): len = 26761.1, overlap = 72
PHY-3002 : Step(14): len = 25049.7, overlap = 72.2812
PHY-3002 : Step(15): len = 22441.2, overlap = 72.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.47231e-07
PHY-3002 : Step(16): len = 23940.3, overlap = 67.875
PHY-3002 : Step(17): len = 24267.4, overlap = 63.3125
PHY-3002 : Step(18): len = 22452.2, overlap = 63.4375
PHY-3002 : Step(19): len = 22008.3, overlap = 63.375
PHY-3002 : Step(20): len = 21828.8, overlap = 63.625
PHY-3002 : Step(21): len = 21676.6, overlap = 63.75
PHY-3002 : Step(22): len = 20894.3, overlap = 64.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.94463e-07
PHY-3002 : Step(23): len = 20780, overlap = 68.5
PHY-3002 : Step(24): len = 20844.2, overlap = 66.25
PHY-3002 : Step(25): len = 20913.6, overlap = 66.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.78893e-06
PHY-3002 : Step(26): len = 21229.3, overlap = 70.9375
PHY-3002 : Step(27): len = 21311, overlap = 71
PHY-3002 : Step(28): len = 21566.8, overlap = 66.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.57785e-06
PHY-3002 : Step(29): len = 21867.2, overlap = 68.8125
PHY-3002 : Step(30): len = 21875.6, overlap = 68.8125
PHY-3002 : Step(31): len = 22076.5, overlap = 68.8125
PHY-3002 : Step(32): len = 22121.2, overlap = 66.625
PHY-3002 : Step(33): len = 22334, overlap = 62.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 7.1557e-06
PHY-3002 : Step(34): len = 22546.4, overlap = 62.0625
PHY-3002 : Step(35): len = 22575.1, overlap = 62.125
PHY-3002 : Step(36): len = 23333.7, overlap = 59.9375
PHY-3002 : Step(37): len = 23610.5, overlap = 55.3125
PHY-3002 : Step(38): len = 23314.3, overlap = 55.3125
PHY-3002 : Step(39): len = 23271.8, overlap = 59.75
PHY-3002 : Step(40): len = 23065.7, overlap = 57.5625
PHY-3002 : Step(41): len = 23017.6, overlap = 62.0625
PHY-3002 : Step(42): len = 22837.9, overlap = 59.75
PHY-3002 : Step(43): len = 22872, overlap = 55.3125
PHY-3002 : Step(44): len = 22986, overlap = 55.3125
PHY-3002 : Step(45): len = 23029.7, overlap = 55.3125
PHY-3002 : Step(46): len = 22985.3, overlap = 55.25
PHY-3002 : Step(47): len = 22994.4, overlap = 55.25
PHY-3002 : Step(48): len = 22953.7, overlap = 50.75
PHY-3002 : Step(49): len = 22927, overlap = 50.75
PHY-3002 : Step(50): len = 22908.4, overlap = 50.75
PHY-3002 : Step(51): len = 22911, overlap = 50.75
PHY-3002 : Step(52): len = 22829.8, overlap = 50.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.43114e-05
PHY-3002 : Step(53): len = 22892.4, overlap = 50.75
PHY-3002 : Step(54): len = 22892.4, overlap = 50.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.86228e-05
PHY-3002 : Step(55): len = 22978.2, overlap = 50.75
PHY-3002 : Step(56): len = 22982.3, overlap = 50.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012358s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.84122e-06
PHY-3002 : Step(57): len = 30096.3, overlap = 19.5625
PHY-3002 : Step(58): len = 30527.3, overlap = 20
PHY-3002 : Step(59): len = 29730.5, overlap = 20.6875
PHY-3002 : Step(60): len = 29604.5, overlap = 21.4375
PHY-3002 : Step(61): len = 29765.4, overlap = 20.1875
PHY-3002 : Step(62): len = 29675.5, overlap = 21.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.36824e-05
PHY-3002 : Step(63): len = 28878.6, overlap = 21.3438
PHY-3002 : Step(64): len = 29019.1, overlap = 20.8125
PHY-3002 : Step(65): len = 29141, overlap = 21.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.73649e-05
PHY-3002 : Step(66): len = 28459, overlap = 21.9375
PHY-3002 : Step(67): len = 28459, overlap = 21.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.175e-06
PHY-3002 : Step(68): len = 29026.2, overlap = 46.4688
PHY-3002 : Step(69): len = 29026.2, overlap = 46.4688
PHY-3002 : Step(70): len = 28497.2, overlap = 47.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.635e-05
PHY-3002 : Step(71): len = 29531.6, overlap = 39.6875
PHY-3002 : Step(72): len = 30156, overlap = 41.0938
PHY-3002 : Step(73): len = 29963.6, overlap = 41.875
PHY-3002 : Step(74): len = 29611.1, overlap = 39.9375
PHY-3002 : Step(75): len = 29604, overlap = 38.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.27e-05
PHY-3002 : Step(76): len = 29533.7, overlap = 35.1875
PHY-3002 : Step(77): len = 29634.4, overlap = 35.125
PHY-3002 : Step(78): len = 29753.7, overlap = 35.5312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.54e-05
PHY-3002 : Step(79): len = 30341.8, overlap = 34.4375
PHY-3002 : Step(80): len = 30341.8, overlap = 34.4375
PHY-3002 : Step(81): len = 30165.9, overlap = 34.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0001308
PHY-3002 : Step(82): len = 30782, overlap = 32.5625
PHY-3002 : Step(83): len = 30906, overlap = 31.875
PHY-3002 : Step(84): len = 31227.5, overlap = 28.8438
PHY-3002 : Step(85): len = 31376.3, overlap = 27.1875
PHY-3002 : Step(86): len = 30887.3, overlap = 28.6875
PHY-3002 : Step(87): len = 30396.9, overlap = 27.4062
PHY-3002 : Step(88): len = 30332.8, overlap = 27.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0002616
PHY-3002 : Step(89): len = 30364.5, overlap = 28.6562
PHY-3002 : Step(90): len = 30375.8, overlap = 28.4062
PHY-3002 : Step(91): len = 30353.5, overlap = 28.3125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0005232
PHY-3002 : Step(92): len = 30151.5, overlap = 28.5
PHY-3002 : Step(93): len = 30132.1, overlap = 28.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0010464
PHY-3002 : Step(94): len = 30333.5, overlap = 27.3125
PHY-3002 : Step(95): len = 30333.5, overlap = 27.3125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00169308
PHY-3002 : Step(96): len = 30403.5, overlap = 27.3125
PHY-3002 : Step(97): len = 30509.3, overlap = 26.7812
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00338615
PHY-3002 : Step(98): len = 30591.2, overlap = 24.7812
PHY-3002 : Step(99): len = 30493.6, overlap = 24.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0067723
PHY-3002 : Step(100): len = 30514.1, overlap = 24.5
PHY-3002 : Step(101): len = 30514.1, overlap = 24.5
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0135446
PHY-3002 : Step(102): len = 30542.4, overlap = 24.625
PHY-3002 : Step(103): len = 30554.3, overlap = 24.5938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0219152
PHY-3002 : Step(104): len = 30575.8, overlap = 24.5938
PHY-3002 : Step(105): len = 30575.8, overlap = 24.5938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 64.88 peak overflow 3.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1315.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 38408, over cnt = 173(0%), over = 556, worst = 13
PHY-1001 : End global iterations;  0.120363s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (26.0%)

PHY-1001 : Congestion index: top1 = 28.69, top5 = 17.70, top10 = 11.44, top15 = 8.15.
PHY-1001 : End incremental global routing;  0.186221s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (33.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6038, tnet num: 1313, tinst num: 1115, tnode num: 8105, tedge num: 10138.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.175990s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (88.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.387041s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (64.6%)

OPT-1001 : Current memory(MB): used = 201, reserve = 166, peak = 201.
OPT-1001 : End physical optimization;  0.403707s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (61.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 415 LUT to BLE ...
SYN-4008 : Packed 415 LUT and 158 SEQ to BLE.
SYN-4003 : Packing 347 remaining SEQ's ...
SYN-4005 : Packed 195 SEQ with LUT/SLICE
SYN-4006 : 87 single LUT's are left
SYN-4006 : 152 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 567/860 primitive instances ...
PHY-3001 : End packing;  0.050420s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (31.0%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 521 instances
RUN-1001 : 233 mslices, 232 lslices, 19 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1158 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 503 nets have 2 pins
RUN-1001 : 518 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 519 instances, 465 slices, 24 macros(141 instances: 86 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 31834.4, Over = 35.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.99835e-05
PHY-3002 : Step(106): len = 30725.9, overlap = 36.25
PHY-3002 : Step(107): len = 30747.3, overlap = 37
PHY-3002 : Step(108): len = 30276.6, overlap = 37.75
PHY-3002 : Step(109): len = 30186.9, overlap = 38
PHY-3002 : Step(110): len = 30085.2, overlap = 37.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.99669e-05
PHY-3002 : Step(111): len = 30337, overlap = 38.5
PHY-3002 : Step(112): len = 30442.3, overlap = 38.25
PHY-3002 : Step(113): len = 30709.5, overlap = 38
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.99338e-05
PHY-3002 : Step(114): len = 30949.9, overlap = 34.5
PHY-3002 : Step(115): len = 30949.9, overlap = 34.5
PHY-3002 : Step(116): len = 31096, overlap = 35.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.152314s wall, 0.015625s user + 0.062500s system = 0.078125s CPU (51.3%)

PHY-3001 : Trial Legalized: Len = 41402.9
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000381744
PHY-3002 : Step(117): len = 37459.3, overlap = 6.5
PHY-3002 : Step(118): len = 35519.6, overlap = 14
PHY-3002 : Step(119): len = 33924.8, overlap = 17.75
PHY-3002 : Step(120): len = 33510.4, overlap = 17.25
PHY-3002 : Step(121): len = 33137.6, overlap = 15.5
PHY-3002 : Step(122): len = 33106.3, overlap = 15.75
PHY-3002 : Step(123): len = 33111.2, overlap = 15.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000763489
PHY-3002 : Step(124): len = 33052.9, overlap = 15.25
PHY-3002 : Step(125): len = 33039.2, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00152698
PHY-3002 : Step(126): len = 33128.1, overlap = 14.75
PHY-3002 : Step(127): len = 33134.4, overlap = 14.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004925s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 38466.9, Over = 0
PHY-3001 : End spreading;  0.004956s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 38466.9, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 86/1158.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48816, over cnt = 187(0%), over = 299, worst = 5
PHY-1002 : len = 50064, over cnt = 124(0%), over = 160, worst = 4
PHY-1002 : len = 51488, over cnt = 35(0%), over = 46, worst = 3
PHY-1002 : len = 51856, over cnt = 7(0%), over = 10, worst = 3
PHY-1002 : len = 51984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.243990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.25, top5 = 20.26, top10 = 14.76, top15 = 10.97.
PHY-1001 : End incremental global routing;  0.311562s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (15.0%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5299, tnet num: 1156, tinst num: 519, tnode num: 6834, tedge num: 9179.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.200527s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (93.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.537130s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (49.5%)

OPT-1001 : Current memory(MB): used = 204, reserve = 168, peak = 204.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002000s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 978/1158.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 51984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.010181s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (153.5%)

PHY-1001 : Congestion index: top1 = 26.25, top5 = 20.26, top10 = 14.76, top15 = 10.97.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001972s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.627895s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (54.7%)

RUN-1003 : finish command "place" in  6.061487s wall, 1.453125s user + 0.890625s system = 2.343750s CPU (38.7%)

RUN-1004 : used memory is 183 MB, reserved memory is 147 MB, peak memory is 205 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 521 instances
RUN-1001 : 233 mslices, 232 lslices, 19 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1158 nets
RUN-6004 WARNING: There are 10 nets with only 1 pin.
RUN-1001 : 503 nets have 2 pins
RUN-1001 : 518 nets have [3 - 5] pins
RUN-1001 : 60 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5299, tnet num: 1156, tinst num: 519, tnode num: 6834, tedge num: 9179.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 233 mslices, 232 lslices, 19 pads, 32 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1156 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 710 clock pins, and constraint 1535 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48280, over cnt = 183(0%), over = 307, worst = 5
PHY-1002 : len = 49432, over cnt = 120(0%), over = 168, worst = 3
PHY-1002 : len = 51008, over cnt = 29(0%), over = 38, worst = 3
PHY-1002 : len = 51424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.249824s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (37.5%)

PHY-1001 : Congestion index: top1 = 26.23, top5 = 20.13, top10 = 14.67, top15 = 10.87.
PHY-1001 : End global routing;  0.316605s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (54.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 234, reserve = 198, peak = 246.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net adc_clk_syn_6 will be merged with clock adc_clk_dup_3
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 499, reserve = 468, peak = 499.
PHY-1001 : End build detailed router design. 4.057584s wall, 3.875000s user + 0.015625s system = 3.890625s CPU (95.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 27944, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.645953s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (89.2%)

PHY-1001 : Current memory(MB): used = 531, reserve = 501, peak = 531.
PHY-1001 : End phase 1; 1.658699s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (90.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 65% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 222208, over cnt = 35(0%), over = 35, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 531, reserve = 501, peak = 531.
PHY-1001 : End initial routed; 3.588957s wall, 2.687500s user + 0.031250s system = 2.718750s CPU (75.8%)

PHY-1001 : Current memory(MB): used = 531, reserve = 501, peak = 531.
PHY-1001 : End phase 2; 3.589024s wall, 2.687500s user + 0.031250s system = 2.718750s CPU (75.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 221600, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.106186s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 221744, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.035504s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (44.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 221760, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.051294s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (30.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.185026s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (118.2%)

PHY-1001 : Current memory(MB): used = 543, reserve = 513, peak = 543.
PHY-1001 : End phase 3; 0.522955s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (89.6%)

PHY-1003 : Routed, final wirelength = 221760
PHY-1001 : Current memory(MB): used = 543, reserve = 513, peak = 543.
PHY-1001 : End export database. 0.015526s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.6%)

PHY-1001 : End detail routing;  10.105328s wall, 8.765625s user + 0.062500s system = 8.828125s CPU (87.4%)

RUN-1003 : finish command "route" in  10.745681s wall, 9.203125s user + 0.078125s system = 9.281250s CPU (86.4%)

RUN-1004 : used memory is 474 MB, reserved memory is 444 MB, peak memory is 543 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      724   out of  19600    3.69%
#reg                      534   out of  19600    2.72%
#le                       876
  #lut only               342   out of    876   39.04%
  #reg only               152   out of    876   17.35%
  #lut&reg                382   out of    876   43.61%
#dsp                        0   out of     29    0.00%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     1
  #oreg                     2
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                       Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                 204
#2        config_inst_syn_9    GCLK               config             config_inst.jtck             142
#3        adc_clk_dup_3        GCLK               mslice             type/adc_clk_reg_syn_8.q0    9


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |876    |583     |141     |537     |32      |0       |
|  adc                               |adc_ctrl       |27     |21      |6       |16      |0       |0       |
|  fifo_list                         |fifo_ctrl      |48     |24      |16      |33      |0       |0       |
|    fifo_list                       |fifo           |45     |21      |16      |30      |0       |0       |
|  rx                                |uart_rx        |48     |42      |6       |26      |0       |0       |
|  tx                                |uart_tx        |62     |43      |8       |37      |0       |0       |
|  type                              |type_choice    |129    |121     |8       |56      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |560    |330     |97      |366     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |560    |330     |97      |366     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |238    |140     |0       |236     |0       |0       |
|        reg_inst                    |register       |235    |137     |0       |233     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |322    |190     |97      |130     |0       |0       |
|        bus_inst                    |bus_top        |110    |47      |40      |34      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |26     |10      |10      |6       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |23     |11      |10      |6       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |30     |12      |10      |13      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |31     |14      |10      |9       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |116    |87      |29      |56      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       484   
    #2          2       350   
    #3          3       138   
    #4          4        30   
    #5        5-10       79   
    #6        11-50      37   
    #7       51-100      4    
    #8       101-500     2    
  Average     3.32            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: ff179d1451ce2bc5fd3bdba283d66c2c88035a7ebc0180b5421ba8d7633ab7f7 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 519
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1158, pip num: 13630
BIT-1002 : Init feedthrough completely, num: 8
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1403 valid insts, and 35359 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001111110110110000101010
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.887783s wall, 10.015625s user + 0.109375s system = 10.125000s CPU (350.6%)

RUN-1004 : used memory is 479 MB, reserved memory is 454 MB, peak memory is 679 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230304_180724.log"
