Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 14 04:44:59 2023
| Host         : LAPTOP-QS7C2R87 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.238        0.000                      0                  455        0.169        0.000                      0                  455        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.238        0.000                      0                  455        0.169        0.000                      0                  455        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.238ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_collision_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.430ns  (logic 2.548ns (34.292%)  route 4.882ns (65.708%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  player_move_right/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  player_move_right/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.728     6.392    player_move_right/M_ctr_q_reg[13]
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  player_move_right/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.295     6.812    player_move_right/M_ctr_q[0]_i_7_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.936 r  player_move_right/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.452     7.388    player_move_right/M_ctr_q[0]_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.512 r  player_move_right/M_ctr_q[0]_i_2/O
                         net (fo=26, routed)          0.464     7.976    main/alu/math/res0_carry_i_16
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.100 r  main/alu/math/__5_carry_i_12/O
                         net (fo=8, routed)           0.361     8.461    main/regfile/res0_carry_i_5_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  main/regfile/res0_carry_i_19/O
                         net (fo=1, routed)           0.542     9.127    main/regfile/res0_carry_i_19_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I0_O)        0.118     9.245 r  main/regfile/res0_carry_i_12/O
                         net (fo=3, routed)           0.566     9.811    main/alu/math/M_alu_a[1]
    SLICE_X62Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.520 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.520    main/alu/math/__5_carry_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.833 r  main/alu/math/__5_carry__0/O[3]
                         net (fo=1, routed)           0.603    11.436    main/alu/math/p_1_in[7]
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.332    11.768 r  main/alu/math/M_player_pos_q[7]_i_2/O
                         net (fo=5, routed)           0.870    12.638    main/regfile/D[7]
    SLICE_X64Y87         FDRE                                         r  main/regfile/M_collision_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.505    14.909    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  main/regfile/M_collision_q_reg[7]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)       -0.269    14.877    main/regfile/M_collision_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -12.638    
  -------------------------------------------------------------------
                         slack                                  2.238    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.243ns  (logic 2.322ns (32.057%)  route 4.921ns (67.943%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  player_move_right/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  player_move_right/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.728     6.392    player_move_right/M_ctr_q_reg[13]
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  player_move_right/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.295     6.812    player_move_right/M_ctr_q[0]_i_7_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.936 r  player_move_right/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.452     7.388    player_move_right/M_ctr_q[0]_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.512 r  player_move_right/M_ctr_q[0]_i_2/O
                         net (fo=26, routed)          0.464     7.976    main/alu/math/res0_carry_i_16
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.100 r  main/alu/math/__5_carry_i_12/O
                         net (fo=8, routed)           0.361     8.461    main/regfile/res0_carry_i_5_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  main/regfile/res0_carry_i_19/O
                         net (fo=1, routed)           0.542     9.127    main/regfile/res0_carry_i_19_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I0_O)        0.118     9.245 r  main/regfile/res0_carry_i_12/O
                         net (fo=3, routed)           0.566     9.811    main/alu/math/M_alu_a[1]
    SLICE_X62Y90         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    10.609 r  main/alu/math/__5_carry/O[3]
                         net (fo=1, routed)           0.661    11.270    main/alu/math/p_1_in[3]
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.330    11.600 r  main/alu/math/M_player_pos_q[3]_i_1/O
                         net (fo=5, routed)           0.851    12.451    main/regfile/D[3]
    SLICE_X63Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.508    14.912    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[3]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X63Y91         FDRE (Setup_fdre_C_D)       -0.313    14.836    main/regfile/M_state_dff_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -12.451    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.476ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_collision_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 2.470ns (34.169%)  route 4.759ns (65.831%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  player_move_right/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  player_move_right/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.728     6.392    player_move_right/M_ctr_q_reg[13]
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  player_move_right/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.295     6.812    player_move_right/M_ctr_q[0]_i_7_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.936 r  player_move_right/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.452     7.388    player_move_right/M_ctr_q[0]_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.512 r  player_move_right/M_ctr_q[0]_i_2/O
                         net (fo=26, routed)          0.464     7.976    main/alu/math/res0_carry_i_16
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.100 r  main/alu/math/__5_carry_i_12/O
                         net (fo=8, routed)           0.361     8.461    main/regfile/res0_carry_i_5_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  main/regfile/res0_carry_i_19/O
                         net (fo=1, routed)           0.542     9.127    main/regfile/res0_carry_i_19_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I0_O)        0.118     9.245 r  main/regfile/res0_carry_i_12/O
                         net (fo=3, routed)           0.566     9.811    main/alu/math/M_alu_a[1]
    SLICE_X62Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.520 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.520    main/alu/math/__5_carry_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.759 r  main/alu/math/__5_carry__0/O[2]
                         net (fo=1, routed)           0.638    11.397    main/alu/math/p_1_in[6]
    SLICE_X63Y90         LUT4 (Prop_lut4_I0_O)        0.328    11.725 r  main/alu/math/M_player_pos_q[6]_i_1/O
                         net (fo=5, routed)           0.712    12.437    main/regfile/D[6]
    SLICE_X64Y87         FDRE                                         r  main/regfile/M_collision_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.505    14.909    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  main/regfile/M_collision_q_reg[6]/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X64Y87         FDRE (Setup_fdre_C_D)       -0.233    14.913    main/regfile/M_collision_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.913    
                         arrival time                         -12.437    
  -------------------------------------------------------------------
                         slack                                  2.476    

Slack (MET) :             2.486ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.182ns  (logic 2.470ns (34.390%)  route 4.712ns (65.610%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  player_move_right/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  player_move_right/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.728     6.392    player_move_right/M_ctr_q_reg[13]
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  player_move_right/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.295     6.812    player_move_right/M_ctr_q[0]_i_7_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.936 r  player_move_right/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.452     7.388    player_move_right/M_ctr_q[0]_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.512 r  player_move_right/M_ctr_q[0]_i_2/O
                         net (fo=26, routed)          0.464     7.976    main/alu/math/res0_carry_i_16
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.100 r  main/alu/math/__5_carry_i_12/O
                         net (fo=8, routed)           0.361     8.461    main/regfile/res0_carry_i_5_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  main/regfile/res0_carry_i_19/O
                         net (fo=1, routed)           0.542     9.127    main/regfile/res0_carry_i_19_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I0_O)        0.118     9.245 r  main/regfile/res0_carry_i_12/O
                         net (fo=3, routed)           0.566     9.811    main/alu/math/M_alu_a[1]
    SLICE_X62Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.520 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.520    main/alu/math/__5_carry_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.759 r  main/alu/math/__5_carry__0/O[2]
                         net (fo=1, routed)           0.638    11.397    main/alu/math/p_1_in[6]
    SLICE_X63Y90         LUT4 (Prop_lut4_I0_O)        0.328    11.725 r  main/alu/math/M_player_pos_q[6]_i_1/O
                         net (fo=5, routed)           0.666    12.390    main/regfile/D[6]
    SLICE_X63Y87         FDRE                                         r  main/regfile/M_score_q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.505    14.909    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  main/regfile/M_score_q_reg[6]_lopt_replica/C
                         clock pessimism              0.272    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X63Y87         FDRE (Setup_fdre_C_D)       -0.269    14.877    main/regfile/M_score_q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.877    
                         arrival time                         -12.390    
  -------------------------------------------------------------------
                         slack                                  2.486    

Slack (MET) :             2.541ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.113ns  (logic 2.322ns (32.644%)  route 4.791ns (67.356%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  player_move_right/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  player_move_right/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.728     6.392    player_move_right/M_ctr_q_reg[13]
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  player_move_right/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.295     6.812    player_move_right/M_ctr_q[0]_i_7_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.936 r  player_move_right/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.452     7.388    player_move_right/M_ctr_q[0]_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.512 r  player_move_right/M_ctr_q[0]_i_2/O
                         net (fo=26, routed)          0.464     7.976    main/alu/math/res0_carry_i_16
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.100 r  main/alu/math/__5_carry_i_12/O
                         net (fo=8, routed)           0.361     8.461    main/regfile/res0_carry_i_5_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  main/regfile/res0_carry_i_19/O
                         net (fo=1, routed)           0.542     9.127    main/regfile/res0_carry_i_19_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I0_O)        0.118     9.245 r  main/regfile/res0_carry_i_12/O
                         net (fo=3, routed)           0.566     9.811    main/alu/math/M_alu_a[1]
    SLICE_X62Y90         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    10.609 r  main/alu/math/__5_carry/O[3]
                         net (fo=1, routed)           0.661    11.270    main/alu/math/p_1_in[3]
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.330    11.600 r  main/alu/math/M_player_pos_q[3]_i_1/O
                         net (fo=5, routed)           0.721    12.321    main/regfile/D[3]
    SLICE_X63Y88         FDRE                                         r  main/regfile/M_score_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.506    14.910    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  main/regfile/M_score_q_reg[3]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X63Y88         FDRE (Setup_fdre_C_D)       -0.285    14.862    main/regfile/M_score_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  2.541    

Slack (MET) :             2.563ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.094ns  (logic 2.548ns (35.918%)  route 4.546ns (64.082%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  player_move_right/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  player_move_right/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.728     6.392    player_move_right/M_ctr_q_reg[13]
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  player_move_right/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.295     6.812    player_move_right/M_ctr_q[0]_i_7_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.936 r  player_move_right/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.452     7.388    player_move_right/M_ctr_q[0]_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.512 r  player_move_right/M_ctr_q[0]_i_2/O
                         net (fo=26, routed)          0.464     7.976    main/alu/math/res0_carry_i_16
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.100 r  main/alu/math/__5_carry_i_12/O
                         net (fo=8, routed)           0.361     8.461    main/regfile/res0_carry_i_5_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  main/regfile/res0_carry_i_19/O
                         net (fo=1, routed)           0.542     9.127    main/regfile/res0_carry_i_19_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I0_O)        0.118     9.245 r  main/regfile/res0_carry_i_12/O
                         net (fo=3, routed)           0.566     9.811    main/alu/math/M_alu_a[1]
    SLICE_X62Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.520 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.520    main/alu/math/__5_carry_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.833 r  main/alu/math/__5_carry__0/O[3]
                         net (fo=1, routed)           0.603    11.436    main/alu/math/p_1_in[7]
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.332    11.768 r  main/alu/math/M_player_pos_q[7]_i_2/O
                         net (fo=5, routed)           0.533    12.302    main/regfile/D[7]
    SLICE_X63Y88         FDRE                                         r  main/regfile/M_score_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.506    14.910    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X63Y88         FDRE (Setup_fdre_C_D)       -0.282    14.865    main/regfile/M_score_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                  2.563    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_state_dff_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.120ns  (logic 2.470ns (34.692%)  route 4.650ns (65.308%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  player_move_right/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  player_move_right/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.728     6.392    player_move_right/M_ctr_q_reg[13]
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  player_move_right/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.295     6.812    player_move_right/M_ctr_q[0]_i_7_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.936 r  player_move_right/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.452     7.388    player_move_right/M_ctr_q[0]_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.512 r  player_move_right/M_ctr_q[0]_i_2/O
                         net (fo=26, routed)          0.464     7.976    main/alu/math/res0_carry_i_16
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.100 r  main/alu/math/__5_carry_i_12/O
                         net (fo=8, routed)           0.361     8.461    main/regfile/res0_carry_i_5_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  main/regfile/res0_carry_i_19/O
                         net (fo=1, routed)           0.542     9.127    main/regfile/res0_carry_i_19_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I0_O)        0.118     9.245 r  main/regfile/res0_carry_i_12/O
                         net (fo=3, routed)           0.566     9.811    main/alu/math/M_alu_a[1]
    SLICE_X62Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.520 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.520    main/alu/math/__5_carry_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.759 r  main/alu/math/__5_carry__0/O[2]
                         net (fo=1, routed)           0.638    11.397    main/alu/math/p_1_in[6]
    SLICE_X63Y90         LUT4 (Prop_lut4_I0_O)        0.328    11.725 r  main/alu/math/M_player_pos_q[6]_i_1/O
                         net (fo=5, routed)           0.603    12.328    main/regfile/D[6]
    SLICE_X63Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.507    14.911    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[6]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)       -0.245    14.903    main/regfile/M_state_dff_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.903    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 2.322ns (32.672%)  route 4.785ns (67.328%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  player_move_right/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  player_move_right/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.728     6.392    player_move_right/M_ctr_q_reg[13]
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  player_move_right/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.295     6.812    player_move_right/M_ctr_q[0]_i_7_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.936 r  player_move_right/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.452     7.388    player_move_right/M_ctr_q[0]_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.512 r  player_move_right/M_ctr_q[0]_i_2/O
                         net (fo=26, routed)          0.464     7.976    main/alu/math/res0_carry_i_16
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.100 r  main/alu/math/__5_carry_i_12/O
                         net (fo=8, routed)           0.361     8.461    main/regfile/res0_carry_i_5_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  main/regfile/res0_carry_i_19/O
                         net (fo=1, routed)           0.542     9.127    main/regfile/res0_carry_i_19_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I0_O)        0.118     9.245 r  main/regfile/res0_carry_i_12/O
                         net (fo=3, routed)           0.566     9.811    main/alu/math/M_alu_a[1]
    SLICE_X62Y90         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    10.609 r  main/alu/math/__5_carry/O[3]
                         net (fo=1, routed)           0.661    11.270    main/alu/math/p_1_in[3]
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.330    11.600 r  main/alu/math/M_player_pos_q[3]_i_1/O
                         net (fo=5, routed)           0.715    12.315    main/regfile/D[3]
    SLICE_X64Y88         FDRE                                         r  main/regfile/M_score_q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.506    14.910    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  main/regfile/M_score_q_reg[3]_lopt_replica/C
                         clock pessimism              0.272    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)       -0.249    14.898    main/regfile/M_score_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -12.315    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.603ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_score_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 2.470ns (35.093%)  route 4.568ns (64.907%))
  Logic Levels:           9  (CARRY4=2 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  player_move_right/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  player_move_right/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.728     6.392    player_move_right/M_ctr_q_reg[13]
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  player_move_right/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.295     6.812    player_move_right/M_ctr_q[0]_i_7_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.936 r  player_move_right/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.452     7.388    player_move_right/M_ctr_q[0]_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.512 r  player_move_right/M_ctr_q[0]_i_2/O
                         net (fo=26, routed)          0.464     7.976    main/alu/math/res0_carry_i_16
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.100 r  main/alu/math/__5_carry_i_12/O
                         net (fo=8, routed)           0.361     8.461    main/regfile/res0_carry_i_5_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  main/regfile/res0_carry_i_19/O
                         net (fo=1, routed)           0.542     9.127    main/regfile/res0_carry_i_19_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I0_O)        0.118     9.245 r  main/regfile/res0_carry_i_12/O
                         net (fo=3, routed)           0.566     9.811    main/alu/math/M_alu_a[1]
    SLICE_X62Y90         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    10.520 r  main/alu/math/__5_carry/CO[3]
                         net (fo=1, routed)           0.000    10.520    main/alu/math/__5_carry_n_0
    SLICE_X62Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.759 r  main/alu/math/__5_carry__0/O[2]
                         net (fo=1, routed)           0.638    11.397    main/alu/math/p_1_in[6]
    SLICE_X63Y90         LUT4 (Prop_lut4_I0_O)        0.328    11.725 r  main/alu/math/M_player_pos_q[6]_i_1/O
                         net (fo=5, routed)           0.522    12.246    main/regfile/D[6]
    SLICE_X61Y89         FDRE                                         r  main/regfile/M_score_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.506    14.910    main/regfile/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  main/regfile/M_score_q_reg[6]/C
                         clock pessimism              0.258    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X61Y89         FDRE (Setup_fdre_C_D)       -0.283    14.850    main/regfile/M_score_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  2.603    

Slack (MET) :             2.658ns  (required time - arrival time)
  Source:                 player_move_right/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_collision_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 2.322ns (33.020%)  route 4.710ns (66.980%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.624     5.208    player_move_right/clk_IBUF_BUFG
    SLICE_X65Y89         FDRE                                         r  player_move_right/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDRE (Prop_fdre_C_Q)         0.456     5.664 f  player_move_right/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.728     6.392    player_move_right/M_ctr_q_reg[13]
    SLICE_X63Y87         LUT4 (Prop_lut4_I0_O)        0.124     6.516 r  player_move_right/M_ctr_q[0]_i_7/O
                         net (fo=1, routed)           0.295     6.812    player_move_right/M_ctr_q[0]_i_7_n_0
    SLICE_X64Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.936 r  player_move_right/M_ctr_q[0]_i_4/O
                         net (fo=1, routed)           0.452     7.388    player_move_right/M_ctr_q[0]_i_4_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.512 r  player_move_right/M_ctr_q[0]_i_2/O
                         net (fo=26, routed)          0.464     7.976    main/alu/math/res0_carry_i_16
    SLICE_X64Y89         LUT5 (Prop_lut5_I2_O)        0.124     8.100 r  main/alu/math/__5_carry_i_12/O
                         net (fo=8, routed)           0.361     8.461    main/regfile/res0_carry_i_5_0
    SLICE_X61Y89         LUT6 (Prop_lut6_I5_O)        0.124     8.585 r  main/regfile/res0_carry_i_19/O
                         net (fo=1, routed)           0.542     9.127    main/regfile/res0_carry_i_19_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I0_O)        0.118     9.245 r  main/regfile/res0_carry_i_12/O
                         net (fo=3, routed)           0.566     9.811    main/alu/math/M_alu_a[1]
    SLICE_X62Y90         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.798    10.609 r  main/alu/math/__5_carry/O[3]
                         net (fo=1, routed)           0.661    11.270    main/alu/math/p_1_in[3]
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.330    11.600 r  main/alu/math/M_player_pos_q[3]_i_1/O
                         net (fo=5, routed)           0.640    12.240    main/regfile/D[3]
    SLICE_X64Y90         FDRE                                         r  main/regfile/M_collision_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.507    14.911    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  main/regfile/M_collision_q_reg[3]/C
                         clock pessimism              0.272    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X64Y90         FDRE (Setup_fdre_C_D)       -0.249    14.899    main/regfile/M_collision_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  2.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.896%)  route 0.098ns (34.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.536    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y93         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/led_matrix/writer/M_bit_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.098     1.775    display/led_matrix/writer/M_bit_ctr_q[0]
    SLICE_X59Y93         LUT3 (Prop_lut3_I1_O)        0.048     1.823 r  display/led_matrix/writer/M_bit_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    display/led_matrix/writer/M_bit_ctr_q[2]_i_1_n_0
    SLICE_X59Y93         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.861     2.051    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X59Y93         FDRE (Hold_fdre_C_D)         0.105     1.654    display/led_matrix/writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 main/regfile/M_state_dff_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/regfile/M_enemy_positions_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.280%)  route 0.150ns (44.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y91         FDRE                                         r  main/regfile/M_state_dff_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y91         FDRE (Prop_fdre_C_Q)         0.141     1.677 f  main/regfile/M_state_dff_q_reg[3]/Q
                         net (fo=47, routed)          0.150     1.827    main/regfile/rom/Q[3]
    SLICE_X60Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.872 r  main/regfile/rom/M_enemy_positions_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.872    main/regfile/rom_n_1
    SLICE_X60Y91         FDRE                                         r  main/regfile/M_enemy_positions_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.860     2.050    main/regfile/clk_IBUF_BUFG
    SLICE_X60Y91         FDRE                                         r  main/regfile/M_enemy_positions_q_reg[6]/C
                         clock pessimism             -0.480     1.571    
    SLICE_X60Y91         FDRE (Hold_fdre_C_D)         0.120     1.691    main/regfile/M_enemy_positions_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.190ns (58.956%)  route 0.132ns (41.044%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.536    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.132     1.809    display/led_matrix/writer/M_bit_ctr_q[2]
    SLICE_X58Y93         LUT5 (Prop_lut5_I0_O)        0.049     1.858 r  display/led_matrix/writer/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.858    display/led_matrix/writer/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X58Y93         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.861     2.051    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X58Y93         FDRE (Hold_fdre_C_D)         0.107     1.656    display/led_matrix/writer/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock_edge/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.591     1.535    main/slowclock/clk_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  main/slowclock/M_ctr_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  main/slowclock/M_ctr_q_reg[25]/Q
                         net (fo=3, routed)           0.127     1.826    main/slowclock_edge/S[0]
    SLICE_X61Y90         FDRE                                         r  main/slowclock_edge/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.860     2.050    main/slowclock_edge/clk_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  main/slowclock_edge/M_last_q_reg/C
                         clock pessimism             -0.503     1.548    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.075     1.623    main/slowclock_edge/M_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_bit_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.536    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  display/led_matrix/writer/M_bit_ctr_q_reg[2]/Q
                         net (fo=6, routed)           0.132     1.809    display/led_matrix/writer/M_bit_ctr_q[2]
    SLICE_X58Y93         LUT5 (Prop_lut5_I3_O)        0.045     1.854 r  display/led_matrix/writer/M_bit_ctr_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    display/led_matrix/writer/M_bit_ctr_q[3]_i_1_n_0
    SLICE_X58Y93         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.861     2.051    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X58Y93         FDRE                                         r  display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
                         clock pessimism             -0.503     1.549    
    SLICE_X58Y93         FDRE (Hold_fdre_C_D)         0.092     1.641    display/led_matrix/writer/M_bit_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_pixel_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_pixel_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.246ns (69.839%)  route 0.106ns (30.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.564     1.508    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X54Y94         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y94         FDRE (Prop_fdre_C_Q)         0.148     1.656 r  display/led_matrix/writer/M_pixel_ctr_q_reg[0]/Q
                         net (fo=32, routed)          0.106     1.762    display/led_matrix/writer/M_pixel_ctr_q_reg[0]
    SLICE_X54Y94         LUT6 (Prop_lut6_I4_O)        0.098     1.860 r  display/led_matrix/writer/M_pixel_ctr_q[8]_i_2/O
                         net (fo=1, routed)           0.000     1.860    display/led_matrix/writer/p_1_in[8]
    SLICE_X54Y94         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.834     2.024    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X54Y94         FDRE                                         r  display/led_matrix/writer/M_pixel_ctr_q_reg[8]/C
                         clock pessimism             -0.517     1.508    
    SLICE_X54Y94         FDRE (Hold_fdre_C_D)         0.120     1.628    display/led_matrix/writer/M_pixel_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 display/led_matrix/writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/led_matrix/writer/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.563     1.507    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/led_matrix/writer/M_ctr_q_reg[4]/Q
                         net (fo=6, routed)           0.161     1.832    display/led_matrix/writer/M_ctr_q[4]
    SLICE_X54Y92         LUT6 (Prop_lut6_I5_O)        0.045     1.877 r  display/led_matrix/writer/M_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.877    display/led_matrix/writer/M_ctr_q[4]_i_1_n_0
    SLICE_X54Y92         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.833     2.023    display/led_matrix/writer/clk_IBUF_BUFG
    SLICE_X54Y92         FDRE                                         r  display/led_matrix/writer/M_ctr_q_reg[4]/C
                         clock pessimism             -0.517     1.507    
    SLICE_X54Y92         FDRE (Hold_fdre_C_D)         0.121     1.628    display/led_matrix/writer/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.588     1.532    main/slowclock/clk_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  main/slowclock/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  main/slowclock/M_ctr_q_reg[10]/Q
                         net (fo=1, routed)           0.114     1.810    main/slowclock/M_ctr_q_reg_n_0_[10]
    SLICE_X60Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  main/slowclock/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    main/slowclock/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X60Y86         FDRE                                         r  main/slowclock/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.856     2.046    main/slowclock/clk_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  main/slowclock/M_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X60Y86         FDRE (Hold_fdre_C_D)         0.134     1.666    main/slowclock/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.588     1.532    main/slowclock/clk_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  main/slowclock/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y85         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  main/slowclock/M_ctr_q_reg[6]/Q
                         net (fo=1, routed)           0.114     1.810    main/slowclock/M_ctr_q_reg_n_0_[6]
    SLICE_X60Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.920 r  main/slowclock/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.920    main/slowclock/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X60Y85         FDRE                                         r  main/slowclock/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.856     2.046    main/slowclock/clk_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  main/slowclock/M_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X60Y85         FDRE (Hold_fdre_C_D)         0.134     1.666    main/slowclock/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 main/slowclock/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main/slowclock/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.590     1.534    main/slowclock/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  main/slowclock/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  main/slowclock/M_ctr_q_reg[18]/Q
                         net (fo=1, routed)           0.114     1.812    main/slowclock/M_ctr_q_reg_n_0_[18]
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  main/slowclock/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    main/slowclock/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X60Y88         FDRE                                         r  main/slowclock/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.860     2.049    main/slowclock/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  main/slowclock/M_ctr_q_reg[18]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.134     1.668    main/slowclock/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y86   button_left_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y88   button_right_edge/M_last_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y93   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   display/led_matrix/writer/M_bit_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y93   display/led_matrix/writer/M_bit_ctr_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y92   display/led_matrix/writer/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y92   display/led_matrix/writer/M_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   button_left_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   button_left_edge/M_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   button_right_edge/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   button_right_edge/M_last_q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   button_left_edge/M_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y86   button_left_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   button_right_edge/M_last_q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   button_right_edge/M_last_q_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   display/led_matrix/writer/M_bit_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   display/led_matrix/writer/M_bit_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y93   display/led_matrix/writer/M_bit_ctr_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.411ns  (logic 4.987ns (47.898%)  route 5.424ns (52.102%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           5.424     6.898    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.513    10.411 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.411    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 5.077ns (48.943%)  route 5.296ns (51.057%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         1.525     1.525 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           5.296     6.821    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.552    10.373 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.373    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.219ns  (logic 5.044ns (49.362%)  route 5.175ns (50.638%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           5.175     6.694    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         3.525    10.219 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.219    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.084ns  (logic 5.030ns (49.876%)  route 5.055ns (50.124%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           5.055     6.523    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         3.562    10.084 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.084    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.078ns  (logic 5.023ns (49.843%)  route 5.055ns (50.157%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           5.055     6.540    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         3.538    10.078 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.078    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.867ns  (logic 4.999ns (50.666%)  route 4.868ns (49.334%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           4.868     6.330    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         3.537     9.867 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.867    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.306ns  (logic 4.976ns (53.478%)  route 4.329ns (46.522%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           4.329     5.800    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         3.505     9.306 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.306    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.130ns  (logic 5.002ns (54.780%)  route 4.129ns (45.220%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           4.129     5.615    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         3.515     9.130 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.130    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.934ns  (logic 1.470ns (50.113%)  route 1.464ns (49.887%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=1, routed)           1.464     1.718    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     2.934 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.934    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.999ns  (logic 1.445ns (48.204%)  route 1.553ns (51.796%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  io_dip_IBUF[1]_inst/O
                         net (fo=1, routed)           1.553     1.792    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     2.999 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.999    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.340ns  (logic 1.468ns (43.956%)  route 1.872ns (56.044%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=1, routed)           1.872     2.102    led_OBUF[5]
    M14                  OBUF (Prop_obuf_I_O)         1.238     3.340 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.340    led[5]
    M14                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.458ns  (logic 1.492ns (43.145%)  route 1.966ns (56.855%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  io_dip_IBUF[2]_inst/O
                         net (fo=1, routed)           1.966     2.219    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     3.458 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.458    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.464ns  (logic 1.498ns (43.252%)  route 1.966ns (56.748%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=1, routed)           1.966     2.202    led_OBUF[4]
    M16                  OBUF (Prop_obuf_I_O)         1.262     3.464 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.464    led[4]
    M16                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.549ns  (logic 1.513ns (42.619%)  route 2.037ns (57.381%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=1, routed)           2.037     2.323    led_OBUF[6]
    M12                  OBUF (Prop_obuf_I_O)         1.226     3.549 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.549    led[6]
    M12                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.624ns  (logic 1.456ns (40.167%)  route 2.168ns (59.833%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=1, routed)           2.168     2.410    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.624 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.624    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.635ns  (logic 1.545ns (42.500%)  route 2.090ns (57.500%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  io_dip_IBUF[7]_inst/O
                         net (fo=1, routed)           2.090     2.382    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         1.253     3.635 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.635    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.519ns  (logic 7.321ns (32.509%)  route 15.198ns (67.491%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT4=3 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.623     5.207    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=19, routed)          1.032     6.695    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.819 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.338    b_to_d/DI[0]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.845 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.845    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.067 r  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.686     8.753    main/regfile/io_seg_OBUF[6]_inst_i_16_0[0]
    SLICE_X59Y88         LUT4 (Prop_lut4_I3_O)        0.299     9.052 r  main/regfile/i__carry__0_i_10/O
                         net (fo=4, routed)           1.221    10.273    main/regfile/i__carry__0_i_10_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124    10.397 r  main/regfile/i__carry_i_25/O
                         net (fo=2, routed)           0.691    11.088    main/regfile/i__carry_i_25_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  main/regfile/i__carry_i_10/O
                         net (fo=3, routed)           0.881    12.093    main/regfile/i__carry_i_10_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  main/regfile/i__carry_i_19/O
                         net (fo=3, routed)           0.649    12.866    main/regfile/i__carry_i_19_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.124    12.990 r  main/regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.407    13.397    b_to_d/io_seg_OBUF[6]_inst_i_15[0]
    SLICE_X57Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.904 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.904    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.018    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.240 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.800    15.040    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.299    15.339 f  b_to_d/io_seg_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.162    15.500    b_to_d/io_seg_OBUF[6]_inst_i_29_n_0
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.124    15.624 r  b_to_d/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.593    16.218    main/regfile/io_seg_OBUF[6]_inst_i_3_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.342 f  main/regfile/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=4, routed)           0.603    16.945    main/regfile/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    17.069 r  main/regfile/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.449    18.518    main/regfile/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I1_O)        0.124    18.642 r  main/regfile/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.506    24.147    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    27.726 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    27.726    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.403ns  (logic 7.321ns (32.678%)  route 15.082ns (67.322%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT4=3 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.623     5.207    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=19, routed)          1.032     6.695    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.819 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.338    b_to_d/DI[0]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.845 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.845    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.067 r  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.686     8.753    main/regfile/io_seg_OBUF[6]_inst_i_16_0[0]
    SLICE_X59Y88         LUT4 (Prop_lut4_I3_O)        0.299     9.052 r  main/regfile/i__carry__0_i_10/O
                         net (fo=4, routed)           1.221    10.273    main/regfile/i__carry__0_i_10_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124    10.397 r  main/regfile/i__carry_i_25/O
                         net (fo=2, routed)           0.691    11.088    main/regfile/i__carry_i_25_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  main/regfile/i__carry_i_10/O
                         net (fo=3, routed)           0.881    12.093    main/regfile/i__carry_i_10_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  main/regfile/i__carry_i_19/O
                         net (fo=3, routed)           0.649    12.866    main/regfile/i__carry_i_19_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.124    12.990 r  main/regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.407    13.397    b_to_d/io_seg_OBUF[6]_inst_i_15[0]
    SLICE_X57Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.904 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.904    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.018    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.240 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.800    15.040    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.299    15.339 f  b_to_d/io_seg_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.162    15.500    b_to_d/io_seg_OBUF[6]_inst_i_29_n_0
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.124    15.624 r  b_to_d/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.593    16.218    main/regfile/io_seg_OBUF[6]_inst_i_3_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.342 f  main/regfile/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=4, routed)           0.603    16.945    main/regfile/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    17.069 r  main/regfile/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.454    18.523    main/regfile/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.124    18.647 r  main/regfile/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.384    24.031    io_seg_OBUF[3]
    R6                   OBUF (Prop_obuf_I_O)         3.579    27.610 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    27.610    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.043ns  (logic 7.311ns (33.165%)  route 14.732ns (66.835%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT4=3 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.623     5.207    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=19, routed)          1.032     6.695    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.819 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.338    b_to_d/DI[0]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.845 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.845    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.067 r  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.686     8.753    main/regfile/io_seg_OBUF[6]_inst_i_16_0[0]
    SLICE_X59Y88         LUT4 (Prop_lut4_I3_O)        0.299     9.052 r  main/regfile/i__carry__0_i_10/O
                         net (fo=4, routed)           1.221    10.273    main/regfile/i__carry__0_i_10_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124    10.397 r  main/regfile/i__carry_i_25/O
                         net (fo=2, routed)           0.691    11.088    main/regfile/i__carry_i_25_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  main/regfile/i__carry_i_10/O
                         net (fo=3, routed)           0.881    12.093    main/regfile/i__carry_i_10_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  main/regfile/i__carry_i_19/O
                         net (fo=3, routed)           0.649    12.866    main/regfile/i__carry_i_19_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.124    12.990 r  main/regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.407    13.397    b_to_d/io_seg_OBUF[6]_inst_i_15[0]
    SLICE_X57Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.904 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.904    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.018    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.240 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.800    15.040    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.299    15.339 f  b_to_d/io_seg_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.162    15.500    b_to_d/io_seg_OBUF[6]_inst_i_29_n_0
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.124    15.624 r  b_to_d/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.593    16.218    main/regfile/io_seg_OBUF[6]_inst_i_3_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.342 f  main/regfile/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=4, routed)           0.603    16.945    main/regfile/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    17.069 r  main/regfile/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.054    18.123    main/regfile/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I1_O)        0.124    18.247 r  main/regfile/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.435    23.681    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.569    27.250 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.250    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.004ns  (logic 7.310ns (33.220%)  route 14.694ns (66.780%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT4=3 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.623     5.207    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=19, routed)          1.032     6.695    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.819 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.338    b_to_d/DI[0]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.845 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.845    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.067 r  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.686     8.753    main/regfile/io_seg_OBUF[6]_inst_i_16_0[0]
    SLICE_X59Y88         LUT4 (Prop_lut4_I3_O)        0.299     9.052 r  main/regfile/i__carry__0_i_10/O
                         net (fo=4, routed)           1.221    10.273    main/regfile/i__carry__0_i_10_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124    10.397 r  main/regfile/i__carry_i_25/O
                         net (fo=2, routed)           0.691    11.088    main/regfile/i__carry_i_25_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  main/regfile/i__carry_i_10/O
                         net (fo=3, routed)           0.881    12.093    main/regfile/i__carry_i_10_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  main/regfile/i__carry_i_19/O
                         net (fo=3, routed)           0.649    12.866    main/regfile/i__carry_i_19_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.124    12.990 r  main/regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.407    13.397    b_to_d/io_seg_OBUF[6]_inst_i_15[0]
    SLICE_X57Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.904 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.904    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.018    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.240 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.800    15.040    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.299    15.339 f  b_to_d/io_seg_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.162    15.500    b_to_d/io_seg_OBUF[6]_inst_i_29_n_0
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.124    15.624 r  b_to_d/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.593    16.218    main/regfile/io_seg_OBUF[6]_inst_i_3_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.342 f  main/regfile/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=4, routed)           0.194    16.536    main/regfile/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I3_O)        0.124    16.660 r  main/regfile/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.395    18.054    main/regfile/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I3_O)        0.124    18.178 r  main/regfile/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.465    23.643    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    27.211 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    27.211    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.931ns  (logic 7.313ns (33.345%)  route 14.618ns (66.655%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT4=3 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.623     5.207    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=19, routed)          1.032     6.695    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.819 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.338    b_to_d/DI[0]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.845 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.845    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.067 r  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.686     8.753    main/regfile/io_seg_OBUF[6]_inst_i_16_0[0]
    SLICE_X59Y88         LUT4 (Prop_lut4_I3_O)        0.299     9.052 r  main/regfile/i__carry__0_i_10/O
                         net (fo=4, routed)           1.221    10.273    main/regfile/i__carry__0_i_10_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124    10.397 r  main/regfile/i__carry_i_25/O
                         net (fo=2, routed)           0.691    11.088    main/regfile/i__carry_i_25_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  main/regfile/i__carry_i_10/O
                         net (fo=3, routed)           0.881    12.093    main/regfile/i__carry_i_10_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  main/regfile/i__carry_i_19/O
                         net (fo=3, routed)           0.649    12.866    main/regfile/i__carry_i_19_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.124    12.990 r  main/regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.407    13.397    b_to_d/io_seg_OBUF[6]_inst_i_15[0]
    SLICE_X57Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.904 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.904    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.018    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.240 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.800    15.040    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.299    15.339 f  b_to_d/io_seg_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.162    15.500    b_to_d/io_seg_OBUF[6]_inst_i_29_n_0
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.124    15.624 r  b_to_d/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.593    16.218    main/regfile/io_seg_OBUF[6]_inst_i_3_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.342 f  main/regfile/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=4, routed)           0.603    16.945    main/regfile/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    17.069 r  main/regfile/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.131    18.200    main/regfile/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I1_O)        0.124    18.324 r  main/regfile/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.244    23.567    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    27.138 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    27.138    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.779ns  (logic 7.310ns (33.564%)  route 14.469ns (66.436%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT4=3 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.623     5.207    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=19, routed)          1.032     6.695    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.819 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.338    b_to_d/DI[0]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.845 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.845    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.067 r  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.686     8.753    main/regfile/io_seg_OBUF[6]_inst_i_16_0[0]
    SLICE_X59Y88         LUT4 (Prop_lut4_I3_O)        0.299     9.052 r  main/regfile/i__carry__0_i_10/O
                         net (fo=4, routed)           1.221    10.273    main/regfile/i__carry__0_i_10_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124    10.397 r  main/regfile/i__carry_i_25/O
                         net (fo=2, routed)           0.691    11.088    main/regfile/i__carry_i_25_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  main/regfile/i__carry_i_10/O
                         net (fo=3, routed)           0.881    12.093    main/regfile/i__carry_i_10_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  main/regfile/i__carry_i_19/O
                         net (fo=3, routed)           0.649    12.866    main/regfile/i__carry_i_19_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.124    12.990 r  main/regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.407    13.397    b_to_d/io_seg_OBUF[6]_inst_i_15[0]
    SLICE_X57Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.904 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.904    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.018    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.240 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.800    15.040    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.299    15.339 f  b_to_d/io_seg_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.162    15.500    b_to_d/io_seg_OBUF[6]_inst_i_29_n_0
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.124    15.624 r  b_to_d/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.593    16.218    main/regfile/io_seg_OBUF[6]_inst_i_3_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.342 f  main/regfile/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=4, routed)           0.194    16.536    main/regfile/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I3_O)        0.124    16.660 r  main/regfile/io_seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.415    18.074    main/regfile/io_seg_OBUF[6]_inst_i_6_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I1_O)        0.124    18.198 r  main/regfile/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.220    23.419    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    26.986 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    26.986    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_score_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.348ns  (logic 7.306ns (34.224%)  route 14.041ns (65.776%))
  Logic Levels:           17  (CARRY4=5 LUT2=1 LUT4=3 LUT5=2 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.623     5.207    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  main/regfile/M_score_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.456     5.663 r  main/regfile/M_score_q_reg[7]/Q
                         net (fo=19, routed)          1.032     6.695    main/regfile/M_score_q_reg[7]_0[7]
    SLICE_X59Y87         LUT6 (Prop_lut6_I3_O)        0.124     6.819 r  main/regfile/i___0_carry_i_2/O
                         net (fo=1, routed)           0.519     7.338    b_to_d/DI[0]
    SLICE_X58Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.845 r  b_to_d/remainder0_inferred__0/i___0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.845    b_to_d/remainder0_inferred__0/i___0_carry_n_0
    SLICE_X58Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.067 r  b_to_d/remainder0_inferred__0/i___0_carry__0/O[0]
                         net (fo=2, routed)           0.686     8.753    main/regfile/io_seg_OBUF[6]_inst_i_16_0[0]
    SLICE_X59Y88         LUT4 (Prop_lut4_I3_O)        0.299     9.052 r  main/regfile/i__carry__0_i_10/O
                         net (fo=4, routed)           1.221    10.273    main/regfile/i__carry__0_i_10_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124    10.397 r  main/regfile/i__carry_i_25/O
                         net (fo=2, routed)           0.691    11.088    main/regfile/i__carry_i_25_n_0
    SLICE_X54Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.212 f  main/regfile/i__carry_i_10/O
                         net (fo=3, routed)           0.881    12.093    main/regfile/i__carry_i_10_n_0
    SLICE_X55Y88         LUT5 (Prop_lut5_I0_O)        0.124    12.217 f  main/regfile/i__carry_i_19/O
                         net (fo=3, routed)           0.649    12.866    main/regfile/i__carry_i_19_n_0
    SLICE_X56Y87         LUT2 (Prop_lut2_I1_O)        0.124    12.990 r  main/regfile/i__carry_i_3/O
                         net (fo=1, routed)           0.407    13.397    b_to_d/io_seg_OBUF[6]_inst_i_15[0]
    SLICE_X57Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.904 r  b_to_d/remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.904    b_to_d/remainder0_inferred__1/i__carry_n_0
    SLICE_X57Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.018 r  b_to_d/remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.018    b_to_d/remainder0_inferred__1/i__carry__0_n_0
    SLICE_X57Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.240 f  b_to_d/remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.800    15.040    b_to_d/remainder0_inferred__1/i__carry__1_n_7
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.299    15.339 f  b_to_d/io_seg_OBUF[6]_inst_i_29/O
                         net (fo=1, routed)           0.162    15.500    b_to_d/io_seg_OBUF[6]_inst_i_29_n_0
    SLICE_X56Y88         LUT4 (Prop_lut4_I3_O)        0.124    15.624 r  b_to_d/io_seg_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.593    16.218    main/regfile/io_seg_OBUF[6]_inst_i_3_0
    SLICE_X56Y86         LUT6 (Prop_lut6_I5_O)        0.124    16.342 f  main/regfile/io_seg_OBUF[6]_inst_i_11/O
                         net (fo=4, routed)           0.603    16.945    main/regfile/io_seg_OBUF[6]_inst_i_11_n_0
    SLICE_X57Y85         LUT6 (Prop_lut6_I3_O)        0.124    17.069 r  main/regfile/io_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.126    18.195    main/regfile/io_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I2_O)        0.124    18.319 r  main/regfile/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.672    22.990    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.564    26.555 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    26.555    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_state_dff_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            outled
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.968ns  (logic 5.031ns (26.525%)  route 13.937ns (73.475%))
  Logic Levels:           8  (LUT5=1 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.624     5.208    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  main/regfile/M_state_dff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.419     5.627 r  main/regfile/M_state_dff_q_reg[6]/Q
                         net (fo=43, routed)          3.054     8.681    rom/outled_OBUF_inst_i_134_0[6]
    SLICE_X64Y95         LUT6 (Prop_lut6_I3_O)        0.297     8.978 r  rom/outled_OBUF_inst_i_163/O
                         net (fo=4, routed)           0.968     9.946    rom/outled_OBUF_inst_i_163_n_0
    SLICE_X63Y97         LUT6 (Prop_lut6_I3_O)        0.124    10.070 r  rom/outled_OBUF_inst_i_144/O
                         net (fo=5, routed)           1.037    11.107    display/led_matrix/writer/M_display_enemy_positions[18]
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.124    11.231 f  display/led_matrix/writer/outled_OBUF_inst_i_71/O
                         net (fo=1, routed)           0.879    12.111    display/led_matrix/writer/outled_OBUF_inst_i_71_n_0
    SLICE_X58Y97         LUT5 (Prop_lut5_I4_O)        0.124    12.235 r  display/led_matrix/writer/outled_OBUF_inst_i_20/O
                         net (fo=1, routed)           1.043    13.278    display/led_matrix/writer/outled_OBUF_inst_i_20_n_0
    SLICE_X57Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.402 r  display/led_matrix/writer/outled_OBUF_inst_i_9/O
                         net (fo=2, routed)           1.114    14.515    display/led_matrix/writer/outled_OBUF_inst_i_9_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I0_O)        0.124    14.639 f  display/led_matrix/writer/outled_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.667    15.306    display/led_matrix/writer/outled_OBUF_inst_i_4_n_0
    SLICE_X59Y93         LUT6 (Prop_lut6_I3_O)        0.124    15.430 r  display/led_matrix/writer/outled_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.174    20.605    outled_OBUF
    N13                  OBUF (Prop_obuf_I_O)         3.571    24.176 r  outled_OBUF_inst/O
                         net (fo=0)                   0.000    24.176    outled
    N13                                                               r  outled (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.933ns  (logic 4.384ns (40.099%)  route 6.549ns (59.901%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.620     5.204    seg/ctr/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  seg/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  seg/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           0.817     6.477    seg/ctr/S[0]
    SLICE_X56Y85         LUT2 (Prop_lut2_I0_O)        0.148     6.625 r  seg/ctr/io_sel_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           5.732    12.357    io_sel_OBUF[1]
    R8                   OBUF (Prop_obuf_I_O)         3.780    16.137 r  io_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.137    io_sel[1]
    R8                                                                r  io_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg/ctr/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.777ns  (logic 4.376ns (40.606%)  route 6.401ns (59.394%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.620     5.204    seg/ctr/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  seg/ctr/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.456     5.660 r  seg/ctr/M_ctr_q_reg[17]/Q
                         net (fo=11, routed)          0.961     6.621    seg/ctr/S[1]
    SLICE_X57Y85         LUT2 (Prop_lut2_I0_O)        0.152     6.773 r  seg/ctr/io_sel_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.440    12.213    io_sel_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         3.768    15.981 r  io_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.981    io_sel[2]
    N9                                                                r  io_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.410ns (79.774%)  route 0.358ns (20.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  main/regfile/M_collision_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  main/regfile/M_collision_q_reg[1]/Q
                         net (fo=1, routed)           0.358     2.057    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.304 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.304    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.415ns (79.987%)  route 0.354ns (20.013%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  main/regfile/M_collision_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  main/regfile/M_collision_q_reg[2]/Q
                         net (fo=1, routed)           0.354     2.054    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.305 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.305    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.450ns (80.985%)  route 0.340ns (19.016%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  main/regfile/M_collision_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  main/regfile/M_collision_q_reg[5]/Q
                         net (fo=1, routed)           0.340     2.024    io_led_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         1.302     3.326 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.326    io_led[5]
    A3                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.825ns  (logic 1.410ns (77.265%)  route 0.415ns (22.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  main/regfile/M_collision_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  main/regfile/M_collision_q_reg[0]/Q
                         net (fo=1, routed)           0.415     2.115    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.361 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.361    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.414ns (77.376%)  route 0.413ns (22.624%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  main/regfile/M_collision_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  main/regfile/M_collision_q_reg[3]/Q
                         net (fo=1, routed)           0.413     2.113    io_led_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.250     3.363 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.363    io_led[3]
    A4                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_collision_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.452ns (78.577%)  route 0.396ns (21.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.592     1.536    main/regfile/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  main/regfile/M_collision_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.148     1.684 r  main/regfile/M_collision_q_reg[4]/Q
                         net (fo=1, routed)           0.396     2.080    io_led_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         1.304     3.384 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.384    io_led[4]
    B4                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.395ns (74.630%)  route 0.474ns (25.370%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.591     1.535    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y89         FDSE                                         r  main/regfile/M_player_pos_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  main/regfile/M_player_pos_q_reg[5]/Q
                         net (fo=8, routed)           0.474     2.150    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.404 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.404    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.386ns (73.030%)  route 0.512ns (26.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.591     1.535    main/regfile/clk_IBUF_BUFG
    SLICE_X59Y90         FDRE                                         r  main/regfile/M_player_pos_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  main/regfile/M_player_pos_q_reg[4]/Q
                         net (fo=5, routed)           0.512     2.188    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.432 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.432    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.974ns  (logic 1.391ns (70.482%)  route 0.583ns (29.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.591     1.535    main/regfile/clk_IBUF_BUFG
    SLICE_X59Y90         FDRE                                         r  main/regfile/M_player_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  main/regfile/M_player_pos_q_reg[2]/Q
                         net (fo=5, routed)           0.583     2.259    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.509 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.509    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main/regfile/M_player_pos_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.345ns (68.101%)  route 0.630ns (31.899%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.591     1.535    main/regfile/clk_IBUF_BUFG
    SLICE_X63Y89         FDSE                                         r  main/regfile/M_player_pos_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDSE (Prop_fdse_C_Q)         0.141     1.676 r  main/regfile/M_player_pos_q_reg[6]/Q
                         net (fo=7, routed)           0.630     2.306    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.510 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.510    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.503ns  (logic 1.630ns (21.728%)  route 5.873ns (78.272%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           4.700     6.206    reset/io_button_IBUF[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.330 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.173     7.503    reset_cond/SS[0]
    SLICE_X59Y87         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.504     4.908    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y87         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.190ns  (logic 1.630ns (22.676%)  route 5.559ns (77.324%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           4.700     6.206    reset/io_button_IBUF[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.330 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.859     7.190    reset_cond/SS[0]
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.190ns  (logic 1.630ns (22.676%)  route 5.559ns (77.324%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           4.700     6.206    reset/io_button_IBUF[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.330 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.859     7.190    reset_cond/SS[0]
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.190ns  (logic 1.630ns (22.676%)  route 5.559ns (77.324%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           4.700     6.206    reset/io_button_IBUF[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.330 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.859     7.190    reset_cond/SS[0]
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.205ns  (logic 1.506ns (24.277%)  route 4.698ns (75.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           4.698     6.205    reset/io_button_IBUF[0]
    SLICE_X60Y83         FDRE                                         r  reset/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.501     4.905    reset/clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  reset/M_last_q_reg/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_move_right/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.393ns  (logic 1.489ns (62.231%)  route 0.904ns (37.769%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.904     2.393    player_move_right/sync/D[0]
    SLICE_X64Y91         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.508     4.912    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            player_move_right/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.257ns (43.042%)  route 0.340ns (56.958%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.340     0.596    player_move_right/sync/D[0]
    SLICE_X64Y91         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.862     2.052    player_move_right/sync/clk_IBUF_BUFG
    SLICE_X64Y91         FDRE                                         r  player_move_right/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset/M_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.460ns  (logic 0.274ns (11.132%)  route 2.186ns (88.868%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.186     2.460    reset/io_button_IBUF[0]
    SLICE_X60Y83         FDRE                                         r  reset/M_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     2.044    reset/clk_IBUF_BUFG
    SLICE_X60Y83         FDRE                                         r  reset/M_last_q_reg/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.801ns  (logic 0.319ns (11.384%)  route 2.482ns (88.616%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.180     2.454    reset/io_button_IBUF[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.045     2.499 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.302     2.801    reset_cond/SS[0]
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.801ns  (logic 0.319ns (11.384%)  route 2.482ns (88.616%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.180     2.454    reset/io_button_IBUF[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.045     2.499 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.302     2.801    reset_cond/SS[0]
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.801ns  (logic 0.319ns (11.384%)  route 2.482ns (88.616%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.180     2.454    reset/io_button_IBUF[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.045     2.499 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.302     2.801    reset_cond/SS[0]
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y84         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.925ns  (logic 0.319ns (10.902%)  route 2.606ns (89.098%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  io_button_IBUF[0]_inst/O
                         net (fo=2, routed)           2.180     2.454    reset/io_button_IBUF[0]
    SLICE_X60Y83         LUT2 (Prop_lut2_I1_O)        0.045     2.499 r  reset/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.426     2.925    reset_cond/SS[0]
    SLICE_X59Y87         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.858     2.047    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y87         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C





