/home/ck/Documents/Master_TUM/WS_1819/VHDL/example/process_testing/testing.ngc 1547484020
OK
