// Seed: 4057361465
module module_0 (
    input  supply1 id_0,
    output supply1 id_1,
    input  supply0 id_2
);
  reg id_4 = id_4;
  assign id_4 = 1;
  always @(id_4 or id_0) begin : LABEL_0
    id_4 = id_0;
  end
endmodule
macromodule module_1 (
    output supply1 id_0,
    input wor id_1,
    output wor id_2,
    input supply1 id_3,
    input wire id_4
    , id_13,
    input tri id_5,
    input uwire id_6,
    output supply1 id_7,
    input uwire id_8,
    input tri id_9,
    input tri id_10,
    output supply0 id_11
);
  genvar id_14, id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
