#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Dec  2 19:53:43 2022
# Process ID: 4588
# Current directory: C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.runs/synth_1
# Command line: vivado.exe -log Processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Processor.tcl
# Log file: C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.runs/synth_1/Processor.vds
# Journal file: C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.runs/synth_1\vivado.jou
# Running On: E5-CSE-136-23, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 16888 MB
#-----------------------------------------------------------
source Processor.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/utils_1/imports/synth_1/Processor.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/utils_1/imports/synth_1/Processor.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Processor -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2388
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Processor' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/Processor.v:22]
INFO: [Synth 8-6157] synthesizing module 'Program_Counter' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/Processor.v:271]
INFO: [Synth 8-6155] done synthesizing module 'Program_Counter' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/Processor.v:271]
INFO: [Synth 8-6157] synthesizing module 'IF' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/IF.v:35]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/IF.v:35]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/IF.v:52]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/IF.v:52]
INFO: [Synth 8-6155] done synthesizing module 'IF' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/IF.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_PipeReg' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/Processor.v:284]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_PipeReg' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/Processor.v:284]
INFO: [Synth 8-6157] synthesizing module 'ID' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:76]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:73]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:60]
INFO: [Synth 8-6157] synthesizing module 'DestMult' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:105]
INFO: [Synth 8-6155] done synthesizing module 'DestMult' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:105]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:125]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:125]
INFO: [Synth 8-6157] synthesizing module 'ImmediateExtender' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:159]
INFO: [Synth 8-6155] done synthesizing module 'ImmediateExtender' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:159]
INFO: [Synth 8-6155] done synthesizing module 'ID' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'ID_EXE_PipeReg' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/Processor.v:298]
INFO: [Synth 8-6155] done synthesizing module 'ID_EXE_PipeReg' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/Processor.v:298]
INFO: [Synth 8-6157] synthesizing module 'EXE' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/EXE.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU_In_Mux' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/EXE.v:56]
INFO: [Synth 8-6155] done synthesizing module 'ALU_In_Mux' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/EXE.v:56]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/EXE.v:75]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/EXE.v:84]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/EXE.v:75]
INFO: [Synth 8-6155] done synthesizing module 'EXE' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/EXE.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXE_MEM_PipeReg' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/Processor.v:336]
INFO: [Synth 8-6155] done synthesizing module 'EXE_MEM_PipeReg' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/Processor.v:336]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/MEM.v:35]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/MEM.v:35]
WARNING: [Synth 8-7071] port 'clk' of module 'DataMemory' is unconnected for instance 'dataMem' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/MEM.v:31]
WARNING: [Synth 8-7023] instance 'dataMem' of module 'DataMemory' has 5 connections declared, but only 4 given [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/MEM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_PipeReg' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/Processor.v:365]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_PipeReg' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/Processor.v:365]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'WB' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Processor' (0#1) [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/Processor.v:22]
WARNING: [Synth 8-7129] Port mem_loc[31] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[30] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[29] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[28] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[27] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[26] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[25] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[24] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[23] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[22] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[21] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[20] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[19] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[18] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[17] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[16] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[15] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[14] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[13] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[12] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[11] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[10] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[9] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[8] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[7] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[6] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[1] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port mem_loc[0] in module DataMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[1] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port pc[0] in module InstructionMemory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-327] inferring latch for variable 'wr_reg_reg' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'mem_to_reg_reg' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'wr_mem_reg' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_reg' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/ID.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'alu_out_reg' [C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.srcs/sources_1/new/EXE.v:87]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3971] The signal "Processor/insDecode/regFile/registers_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "Processor/insDecode/regFile/registers_reg" was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (insDecode/ctrl/wr_reg_reg) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (insDecode/ctrl/wr_mem_reg) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (insDecode/ctrl/alu_op_reg[1]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (insDecode/ctrl/alu_op_reg[0]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[31]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[30]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[29]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[28]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[27]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[26]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[25]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[24]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[23]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[22]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[21]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[20]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[19]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[18]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[17]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[16]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[15]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[14]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[13]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[12]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[11]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[10]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[9]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[8]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[7]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[6]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[5]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[4]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[3]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[2]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[1]) is unused and will be removed from module Processor.
WARNING: [Synth 8-3332] Sequential element (execute/alu/alu_out_reg[0]) is unused and will be removed from module Processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+--------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                     | Inference | Size (Depth x Width) | Primitives     | 
+------------+--------------------------------+-----------+----------------------+----------------+
|Processor   | memory/dataMem/data_memory_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
+------------+--------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
-------NONE-------

Distributed RAM: Final Mapping Report
+------------+--------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                     | Inference | Size (Depth x Width) | Primitives     | 
+------------+--------------------------------+-----------+----------------------+----------------+
|Processor   | memory/dataMem/data_memory_reg | Implied   | 16 x 32              | RAM16X1S x 32  | 
+------------+--------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance insDecode/regFile/registers_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance insDecode/regFile/registers_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Processor   | MEM_WB_Pipe/wb_dest_reg[3] | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
+------------+----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     9|
|3     |LUT1     |     3|
|4     |LUT2     |    26|
|5     |LUT3     |    41|
|6     |LUT4     |     6|
|7     |RAM16X1S |    12|
|8     |RAMB18E1 |     2|
|9     |SRL16E   |     4|
|10    |FDRE     |   106|
|11    |LD       |     1|
|12    |IBUF     |     1|
|13    |OBUF     |    32|
+------+---------+------+

Report Instance Areas: 
+------+---------------+----------------+------+
|      |Instance       |Module          |Cells |
+------+---------------+----------------+------+
|1     |top            |                |   244|
|2     |  execute      |EXE             |     8|
|3     |    alu        |ALU             |     8|
|4     |  EXE_MEM_Pipe |EXE_MEM_PipeReg |    49|
|5     |  ID_EXE_Pipe  |ID_EXE_PipeReg  |     4|
|6     |  IF_ID_Pipe   |IF_ID_PipeReg   |     6|
|7     |  MEM_WB_Pipe  |MEM_WB_PipeReg  |    69|
|8     |  insDecode    |ID              |    39|
|9     |    ctrl       |ControlUnit     |     1|
|10    |    dMult      |DestMult        |     4|
|11    |    regFile    |RegisterFile    |    34|
|12    |  memory       |MEM             |    12|
|13    |    dataMem    |DataMemory      |    12|
|14    |  programCount |Program_Counter |    10|
|15    |  writeBack    |WB              |    12|
+------+---------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1408.156 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 74 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1408.156 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1408.156 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1408.156 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1408.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 1 instance 
  RAM16X1S => RAM32X1S (RAMS32): 12 instances

Synth Design complete, checksum: 7b0347ff
INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1408.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/yzb5142/Desktop/verilog_processor/verilog_processor.runs/synth_1/Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Processor_utilization_synth.rpt -pb Processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec  2 19:54:19 2022...
