{"vcs1":{"timestamp_begin":1684315615.180911447, "rt":1.55, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684315616.809581860, "rt":1.32, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684315618.195984446, "rt":0.49, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684315614.589357058}
{"VCS_COMP_START_TIME": 1684315614.589357058}
{"VCS_COMP_END_TIME": 1684315620.277171641}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330604}}
{"stitch_vcselab": {"peak_mem": 211884}}
