@W: MT530 :"c:\users\casey\documents\libero projects\ece 5780\lab3\hdl\swreg.v":18:0:18:5|Found inferred clock swregwrp|PCLK which controls 2 sequential elements including swreg_0.data_out_1[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
