{"vcs1":{"timestamp_begin":1730443540.778808994, "rt":2.85, "ut":0.57, "st":0.31}}
{"vcselab":{"timestamp_begin":1730443543.732817548, "rt":1.42, "ut":0.28, "st":0.20}}
{"link":{"timestamp_begin":1730443545.241995684, "rt":0.38, "ut":0.14, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730443539.939409074}
{"VCS_COMP_START_TIME": 1730443539.939409074}
{"VCS_COMP_END_TIME": 1730443553.284356858}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331024}}
{"stitch_vcselab": {"peak_mem": 223364}}
