

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out'
================================================================
* Date:           Sat Oct 15 12:59:01 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.165 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_s_fu_86  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_s  |      258|      258|   1.290 us|   1.290 us|  258|  258|       no|
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3_fu_93          |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3          |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2_fu_101         |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2          |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_989_1_VITIS_LOOP_990_2  |        ?|        ?|         ?|          -|          -|    16|        no|
        | + VITIS_LOOP_924_1                  |        ?|        ?|        20|          -|          -|     ?|        no|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       45|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       44|      526|    -|
|Memory               |        8|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      142|    -|
|Register             |        -|     -|       29|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        8|     0|       73|      713|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_s_fu_86  |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_s  |        0|   0|  28|  373|    0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2_fu_101         |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2          |        0|   0|   8|   71|    0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3_fu_93          |C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3          |        0|   0|   8|   82|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                          |                                                     |        0|   0|  44|  526|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                      Module                     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_C_V_U  |C_drain_IO_L1_out_boundary_wrapper322_local_C_V  |        8|  0|   0|    0|    16|  256|     1|         4096|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                 |        8|  0|   0|    0|    16|  256|     1|         4096|
    +-------------+-------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_126_p2             |         +|   0|  0|  12|           5|           1|
    |c4_V_1_fu_149_p2                 |         +|   0|  0|  12|           5|           1|
    |icmp_ln1049_fu_140_p2            |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln1069_fu_120_p2            |      icmp|   0|  0|  10|           5|           6|
    |ap_block_state6_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  45|          21|          14|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  37|          7|    1|          7|
    |c4_V_reg_76                                    |   9|          2|    5|         10|
    |fifo_C_drain_C_drain_IO_L1_out_0_142108_din    |   9|          2|  256|        512|
    |fifo_C_drain_C_drain_IO_L1_out_0_142108_write  |  14|          3|    1|          3|
    |fifo_C_drain_C_drain_IO_L1_out_0_152109_read   |   9|          2|    1|          2|
    |fifo_C_drain_PE_14_01852_read                  |   9|          2|    1|          2|
    |indvar_flatten7_fu_62                          |   9|          2|    5|         10|
    |local_C_V_address0                             |  14|          3|    4|         12|
    |local_C_V_ce0                                  |  14|          3|    1|          3|
    |local_C_V_ce1                                  |   9|          2|    1|          2|
    |local_C_V_we1                                  |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 142|         30|  277|        565|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln1069_reg_171                                                          |  5|   0|    5|          0|
    |ap_CS_fsm                                                                   |  6|   0|    6|          0|
    |c4_V_reg_76                                                                 |  5|   0|    5|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_s_fu_86_ap_start_reg  |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2_fu_101_ap_start_reg         |  1|   0|    1|          0|
    |grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3_fu_93_ap_start_reg          |  1|   0|    1|          0|
    |icmp_ln1049_reg_179                                                         |  1|   0|    1|          0|
    |idy_cast_reg_162                                                            |  4|   0|    5|          1|
    |indvar_flatten7_fu_62                                                       |  5|   0|    5|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 29|   0|   30|          1|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|                    RTL Ports                    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+-------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                                           |   in|    1|  ap_ctrl_hs|                        C_drain_IO_L1_out|  return value|
|ap_rst                                           |   in|    1|  ap_ctrl_hs|                        C_drain_IO_L1_out|  return value|
|ap_start                                         |   in|    1|  ap_ctrl_hs|                        C_drain_IO_L1_out|  return value|
|ap_done                                          |  out|    1|  ap_ctrl_hs|                        C_drain_IO_L1_out|  return value|
|ap_idle                                          |  out|    1|  ap_ctrl_hs|                        C_drain_IO_L1_out|  return value|
|ap_ready                                         |  out|    1|  ap_ctrl_hs|                        C_drain_IO_L1_out|  return value|
|idy                                              |   in|    4|     ap_none|                                      idy|        scalar|
|fifo_C_drain_C_drain_IO_L1_out_0_152109_dout     |   in|  256|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_152109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_152109_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_152109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_152109_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_152109|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_142108_din      |  out|  256|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_142108|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_142108_full_n   |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_142108|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_0_142108_write    |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_0_142108|       pointer|
|fifo_C_drain_PE_14_01852_dout                    |   in|   16|     ap_fifo|                 fifo_C_drain_PE_14_01852|       pointer|
|fifo_C_drain_PE_14_01852_empty_n                 |   in|    1|     ap_fifo|                 fifo_C_drain_PE_14_01852|       pointer|
|fifo_C_drain_PE_14_01852_read                    |  out|    1|     ap_fifo|                 fifo_C_drain_PE_14_01852|       pointer|
+-------------------------------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 2 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idy_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %idy"   --->   Operation 8 'read' 'idy_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%idy_cast = zext i4 %idy_read"   --->   Operation 9 'zext' 'idy_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %fifo_C_drain_PE_14_01852, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_142108, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_drain_C_drain_IO_L1_out_0_152109, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fifo_C_drain_PE_14_01852, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_142108, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L1_out_0_152109, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.20ns)   --->   "%local_C_V = alloca i64 1" [src/kernel_kernel.cpp:985]   --->   Operation 16 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 16> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln985 = specmemcore void @_ssdm_op_SpecMemCore, i256 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [src/kernel_kernel.cpp:985]   --->   Operation 17 'specmemcore' 'specmemcore_ln985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln989 = store i5 0, i5 %indvar_flatten7" [src/kernel_kernel.cpp:989]   --->   Operation 18 'store' 'store_ln989' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln989 = br void" [src/kernel_kernel.cpp:989]   --->   Operation 19 'br' 'br_ln989' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i5 %indvar_flatten7"   --->   Operation 20 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.63ns)   --->   "%icmp_ln1069 = icmp_eq  i5 %indvar_flatten7_load, i5 16"   --->   Operation 21 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln1069 = add i5 %indvar_flatten7_load, i5 1"   --->   Operation 22 'add' 'add_ln1069' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %.split58, void"   --->   Operation 23 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_1313 = wait i32 @_ssdm_op_Wait"   --->   Operation 24 'wait' 'empty_1313' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_, i256 %local_C_V, i16 %fifo_C_drain_PE_14_01852"   --->   Operation 25 'call' 'call_ln0' <Predicate = (!icmp_ln1069)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln1012 = ret" [src/kernel_kernel.cpp:1012]   --->   Operation 26 'ret' 'ret_ln1012' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_, i256 %local_C_V, i16 %fifo_C_drain_PE_14_01852"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.38>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_989_1_VITIS_LOOP_990_2_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_1312 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 29 'speclooptripcount' 'empty_1312' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln879 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36" [src/kernel_kernel.cpp:879]   --->   Operation 30 'specloopname' 'specloopname_ln879' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_1314 = wait i32 @_ssdm_op_Wait"   --->   Operation 31 'wait' 'empty_1314' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln1069 = br void %_Z29C_drain_IO_L1_out_intra_transiiiiPA1_7ap_uintILi256EERN3hls6streamItLi0EEE.exit"   --->   Operation 32 'br' 'br_ln1069' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.75>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%c4_V = phi i5 %c4_V_1, void %.loopexit, i5 %idy_cast, void %.split58"   --->   Operation 33 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %c4_V, i32 4"   --->   Operation 34 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln924 = br i1 %tmp, void %.split53, void %._Z29C_drain_IO_L1_out_inter_transiiiiPA1_7ap_uintILi256EERN3hls6streamIS0_Li0EEES6_.exit_crit_edge.loopexit" [src/kernel_kernel.cpp:924]   --->   Operation 35 'br' 'br_ln924' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln924 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/kernel_kernel.cpp:924]   --->   Operation 36 'specloopname' 'specloopname_ln924' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.63ns)   --->   "%icmp_ln1049 = icmp_eq  i5 %c4_V, i5 %idy_cast"   --->   Operation 37 'icmp' 'icmp_ln1049' <Predicate = (!tmp)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 38 'wait' 'empty' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln926 = br i1 %icmp_ln1049, void %.preheader.preheader, void %.preheader3.preheader" [src/kernel_kernel.cpp:926]   --->   Operation 39 'br' 'br_ln926' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3, i256 %fifo_C_drain_C_drain_IO_L1_out_0_152109, i256 %fifo_C_drain_C_drain_IO_L1_out_0_142108"   --->   Operation 40 'call' 'call_ln0' <Predicate = (!tmp & !icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2, i256 %local_C_V, i256 %fifo_C_drain_C_drain_IO_L1_out_0_142108"   --->   Operation 41 'call' 'call_ln0' <Predicate = (!tmp & icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln1069 = store i5 %add_ln1069, i5 %indvar_flatten7"   --->   Operation 42 'store' 'store_ln1069' <Predicate = (tmp)> <Delay = 0.38>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 43 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.70>
ST_6 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3, i256 %fifo_C_drain_C_drain_IO_L1_out_0_152109, i256 %fifo_C_drain_C_drain_IO_L1_out_0_142108"   --->   Operation 44 'call' 'call_ln0' <Predicate = (!icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 45 'br' 'br_ln0' <Predicate = (!icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2, i256 %local_C_V, i256 %fifo_C_drain_C_drain_IO_L1_out_0_142108"   --->   Operation 46 'call' 'call_ln0' <Predicate = (icmp_ln1049)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 47 'br' 'br_ln0' <Predicate = (icmp_ln1049)> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.70ns)   --->   "%c4_V_1 = add i5 %c4_V, i5 1"   --->   Operation 48 'add' 'c4_V_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z29C_drain_IO_L1_out_intra_transiiiiPA1_7ap_uintILi256EERN3hls6streamItLi0EEE.exit"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idy]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_152109]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_0_142108]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_14_01852]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten7      (alloca           ) [ 0111111]
idy_read             (read             ) [ 0000000]
idy_cast             (zext             ) [ 0011111]
specmemcore_ln0      (specmemcore      ) [ 0000000]
specmemcore_ln0      (specmemcore      ) [ 0000000]
specmemcore_ln0      (specmemcore      ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
local_C_V            (alloca           ) [ 0011111]
specmemcore_ln985    (specmemcore      ) [ 0000000]
store_ln989          (store            ) [ 0000000]
br_ln989             (br               ) [ 0000000]
indvar_flatten7_load (load             ) [ 0000000]
icmp_ln1069          (icmp             ) [ 0011111]
add_ln1069           (add              ) [ 0001111]
br_ln1069            (br               ) [ 0000000]
empty_1313           (wait             ) [ 0000000]
ret_ln1012           (ret              ) [ 0000000]
call_ln0             (call             ) [ 0000000]
specloopname_ln0     (specloopname     ) [ 0000000]
empty_1312           (speclooptripcount) [ 0000000]
specloopname_ln879   (specloopname     ) [ 0000000]
empty_1314           (wait             ) [ 0000000]
br_ln1069            (br               ) [ 0011111]
c4_V                 (phi              ) [ 0000011]
tmp                  (bitselect        ) [ 0011111]
br_ln924             (br               ) [ 0000000]
specloopname_ln924   (specloopname     ) [ 0000000]
icmp_ln1049          (icmp             ) [ 0011111]
empty                (wait             ) [ 0000000]
br_ln926             (br               ) [ 0000000]
store_ln1069         (store            ) [ 0000000]
br_ln0               (br               ) [ 0000000]
call_ln0             (call             ) [ 0000000]
br_ln0               (br               ) [ 0000000]
call_ln0             (call             ) [ 0000000]
br_ln0               (br               ) [ 0000000]
c4_V_1               (add              ) [ 0011111]
br_ln0               (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idy">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idy"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_152109">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_152109"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_0_142108">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_0_142108"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_C_drain_PE_14_01852">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_14_01852"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_989_1_VITIS_LOOP_990_2_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten7_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="local_C_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="idy_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idy_read/1 "/>
</bind>
</comp>

<comp id="76" class="1005" name="c4_V_reg_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="5" slack="1"/>
<pin id="78" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="79" class="1004" name="c4_V_phi_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="1"/>
<pin id="81" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="4" slack="4"/>
<pin id="83" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/5 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_s_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="256" slack="0"/>
<pin id="96" dir="0" index="2" bw="256" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="0" slack="0"/>
<pin id="103" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="256" slack="0"/>
<pin id="105" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="idy_cast_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idy_cast/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln989_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="5" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln989/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="indvar_flatten7_load_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="5" slack="1"/>
<pin id="119" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln1069_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1069/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln1069_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="5" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1069/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="5" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="icmp_ln1049_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="4"/>
<pin id="143" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1049/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln1069_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="3"/>
<pin id="147" dir="0" index="1" bw="5" slack="4"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1069/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="c4_V_1_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="5" slack="1"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c4_V_1/6 "/>
</bind>
</comp>

<comp id="155" class="1005" name="indvar_flatten7_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="162" class="1005" name="idy_cast_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="4"/>
<pin id="164" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="idy_cast "/>
</bind>
</comp>

<comp id="171" class="1005" name="add_ln1069_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="3"/>
<pin id="173" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="add_ln1069 "/>
</bind>
</comp>

<comp id="179" class="1005" name="icmp_ln1049_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1049 "/>
</bind>
</comp>

<comp id="183" class="1005" name="c4_V_1_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="1"/>
<pin id="185" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c4_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="85"><net_src comp="79" pin="4"/><net_sink comp="76" pin=0"/></net>

<net id="91"><net_src comp="40" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="98"><net_src comp="58" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="106"><net_src comp="60" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="70" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="117" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="117" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="79" pin="4"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="79" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="153"><net_src comp="76" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="62" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="165"><net_src comp="108" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="174"><net_src comp="126" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="182"><net_src comp="140" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="149" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="79" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_0_152109 | {}
	Port: fifo_C_drain_C_drain_IO_L1_out_0_142108 | {5 6 }
	Port: fifo_C_drain_PE_14_01852 | {}
 - Input state : 
	Port: C_drain_IO_L1_out : idy | {1 }
	Port: C_drain_IO_L1_out : fifo_C_drain_C_drain_IO_L1_out_0_152109 | {5 6 }
	Port: C_drain_IO_L1_out : fifo_C_drain_C_drain_IO_L1_out_0_142108 | {}
	Port: C_drain_IO_L1_out : fifo_C_drain_PE_14_01852 | {2 3 }
  - Chain level:
	State 1
		specmemcore_ln985 : 1
		store_ln989 : 1
	State 2
		icmp_ln1069 : 1
		add_ln1069 : 1
		br_ln1069 : 2
	State 3
	State 4
	State 5
		tmp : 1
		br_ln924 : 2
		icmp_ln1049 : 1
		br_ln926 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|
| Operation|                        Functional Unit                        |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|          | grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_891_1_VITIS_s_fu_86 |  0.387  |   281   |    79   |
|   call   |     grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_939_3_fu_93     |    0    |    5    |    21   |
|          |     grp_C_drain_IO_L1_out_Pipeline_VITIS_LOOP_927_2_fu_101    |  0.387  |    9    |    30   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|    add   |                       add_ln1069_fu_126                       |    0    |    0    |    12   |
|          |                         c4_V_1_fu_149                         |    0    |    0    |    12   |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   icmp   |                       icmp_ln1069_fu_120                      |    0    |    0    |    9    |
|          |                       icmp_ln1049_fu_140                      |    0    |    0    |    9    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   read   |                      idy_read_read_fu_70                      |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   zext   |                        idy_cast_fu_108                        |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
| bitselect|                           tmp_fu_132                          |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                               |  0.774  |   295   |   172   |
|----------|---------------------------------------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_C_V|    8   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    8   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln1069_reg_171  |    5   |
|     c4_V_1_reg_183    |    5   |
|      c4_V_reg_76      |    5   |
|  icmp_ln1049_reg_179  |    1   |
|    idy_cast_reg_162   |    5   |
|indvar_flatten7_reg_155|    5   |
+-----------------------+--------+
|         Total         |   26   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    0   |   295  |   172  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   26   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    0   |   321  |   172  |
+-----------+--------+--------+--------+--------+
