Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Nov 11 19:18:03 2024
| Host         : Johns_Lenovo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bit_counter_control_sets_placed.rpt
| Design       : bit_counter
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+----------------------------+------------------+----------------+--------------+
|  Clock Signal  |   Enable Signal  |      Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------+----------------------------+------------------+----------------+--------------+
|  myClock/CLK   | done_i_1_n_0     | reset_IBUF                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG |                  |                            |                1 |              1 |         1.00 |
|  myClock/CLK   |                  |                            |                2 |              3 |         1.50 |
|  myClock/CLK   | dataB[3]_i_1_n_0 | reset_IBUF                 |                1 |              4 |         4.00 |
|  myClock/CLK   | A[7]_i_1_n_0     | reset_IBUF                 |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG |                  | myClock/counter[0]_i_1_n_0 |                7 |             27 |         3.86 |
+----------------+------------------+----------------------------+------------------+----------------+--------------+


