package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for AF2TRenorm kernel
var AF2TRenorm_code cu.Function

// Stores the arguments for AF2TRenorm kernel invocation
type AF2TRenorm_args_t struct {
	arg_mx01       unsafe.Pointer
	arg_my01       unsafe.Pointer
	arg_mz01       unsafe.Pointer
	arg_mx02       unsafe.Pointer
	arg_my02       unsafe.Pointer
	arg_mz02       unsafe.Pointer
	arg_mx1        unsafe.Pointer
	arg_my1        unsafe.Pointer
	arg_mz1        unsafe.Pointer
	arg_mx2        unsafe.Pointer
	arg_my2        unsafe.Pointer
	arg_mz2        unsafe.Pointer
	arg_alpha_     unsafe.Pointer
	arg_alpha_mul  float32
	arg_alpha1_    unsafe.Pointer
	arg_alpha1_mul float32
	arg_alpha2_    unsafe.Pointer
	arg_alpha2_mul float32
	arg_TCurie_    unsafe.Pointer
	arg_TCurie_mul float32
	arg_Msat_      unsafe.Pointer
	arg_Msat_mul   float32
	arg_Msat1_     unsafe.Pointer
	arg_Msat1_mul  float32
	arg_Msat2_     unsafe.Pointer
	arg_Msat2_mul  float32
	arg_temp_      unsafe.Pointer
	arg_x_         unsafe.Pointer
	arg_x_mul      float32
	arg_nv_        unsafe.Pointer
	arg_nv_mul     float32
	arg_mua_       unsafe.Pointer
	arg_mua_mul    float32
	arg_mub_       unsafe.Pointer
	arg_mub_mul    float32
	arg_J0aa_      unsafe.Pointer
	arg_J0aa_mul   float32
	arg_J0bb_      unsafe.Pointer
	arg_J0bb_mul   float32
	arg_J0ab_      unsafe.Pointer
	arg_J0ab_mul   float32
	arg_dt         float32
	arg_gammaA     float32
	arg_gammaB     float32
	arg_N          int
	argptr         [45]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for AF2TRenorm kernel invocation
var AF2TRenorm_args AF2TRenorm_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	AF2TRenorm_args.argptr[0] = unsafe.Pointer(&AF2TRenorm_args.arg_mx01)
	AF2TRenorm_args.argptr[1] = unsafe.Pointer(&AF2TRenorm_args.arg_my01)
	AF2TRenorm_args.argptr[2] = unsafe.Pointer(&AF2TRenorm_args.arg_mz01)
	AF2TRenorm_args.argptr[3] = unsafe.Pointer(&AF2TRenorm_args.arg_mx02)
	AF2TRenorm_args.argptr[4] = unsafe.Pointer(&AF2TRenorm_args.arg_my02)
	AF2TRenorm_args.argptr[5] = unsafe.Pointer(&AF2TRenorm_args.arg_mz02)
	AF2TRenorm_args.argptr[6] = unsafe.Pointer(&AF2TRenorm_args.arg_mx1)
	AF2TRenorm_args.argptr[7] = unsafe.Pointer(&AF2TRenorm_args.arg_my1)
	AF2TRenorm_args.argptr[8] = unsafe.Pointer(&AF2TRenorm_args.arg_mz1)
	AF2TRenorm_args.argptr[9] = unsafe.Pointer(&AF2TRenorm_args.arg_mx2)
	AF2TRenorm_args.argptr[10] = unsafe.Pointer(&AF2TRenorm_args.arg_my2)
	AF2TRenorm_args.argptr[11] = unsafe.Pointer(&AF2TRenorm_args.arg_mz2)
	AF2TRenorm_args.argptr[12] = unsafe.Pointer(&AF2TRenorm_args.arg_alpha_)
	AF2TRenorm_args.argptr[13] = unsafe.Pointer(&AF2TRenorm_args.arg_alpha_mul)
	AF2TRenorm_args.argptr[14] = unsafe.Pointer(&AF2TRenorm_args.arg_alpha1_)
	AF2TRenorm_args.argptr[15] = unsafe.Pointer(&AF2TRenorm_args.arg_alpha1_mul)
	AF2TRenorm_args.argptr[16] = unsafe.Pointer(&AF2TRenorm_args.arg_alpha2_)
	AF2TRenorm_args.argptr[17] = unsafe.Pointer(&AF2TRenorm_args.arg_alpha2_mul)
	AF2TRenorm_args.argptr[18] = unsafe.Pointer(&AF2TRenorm_args.arg_TCurie_)
	AF2TRenorm_args.argptr[19] = unsafe.Pointer(&AF2TRenorm_args.arg_TCurie_mul)
	AF2TRenorm_args.argptr[20] = unsafe.Pointer(&AF2TRenorm_args.arg_Msat_)
	AF2TRenorm_args.argptr[21] = unsafe.Pointer(&AF2TRenorm_args.arg_Msat_mul)
	AF2TRenorm_args.argptr[22] = unsafe.Pointer(&AF2TRenorm_args.arg_Msat1_)
	AF2TRenorm_args.argptr[23] = unsafe.Pointer(&AF2TRenorm_args.arg_Msat1_mul)
	AF2TRenorm_args.argptr[24] = unsafe.Pointer(&AF2TRenorm_args.arg_Msat2_)
	AF2TRenorm_args.argptr[25] = unsafe.Pointer(&AF2TRenorm_args.arg_Msat2_mul)
	AF2TRenorm_args.argptr[26] = unsafe.Pointer(&AF2TRenorm_args.arg_temp_)
	AF2TRenorm_args.argptr[27] = unsafe.Pointer(&AF2TRenorm_args.arg_x_)
	AF2TRenorm_args.argptr[28] = unsafe.Pointer(&AF2TRenorm_args.arg_x_mul)
	AF2TRenorm_args.argptr[29] = unsafe.Pointer(&AF2TRenorm_args.arg_nv_)
	AF2TRenorm_args.argptr[30] = unsafe.Pointer(&AF2TRenorm_args.arg_nv_mul)
	AF2TRenorm_args.argptr[31] = unsafe.Pointer(&AF2TRenorm_args.arg_mua_)
	AF2TRenorm_args.argptr[32] = unsafe.Pointer(&AF2TRenorm_args.arg_mua_mul)
	AF2TRenorm_args.argptr[33] = unsafe.Pointer(&AF2TRenorm_args.arg_mub_)
	AF2TRenorm_args.argptr[34] = unsafe.Pointer(&AF2TRenorm_args.arg_mub_mul)
	AF2TRenorm_args.argptr[35] = unsafe.Pointer(&AF2TRenorm_args.arg_J0aa_)
	AF2TRenorm_args.argptr[36] = unsafe.Pointer(&AF2TRenorm_args.arg_J0aa_mul)
	AF2TRenorm_args.argptr[37] = unsafe.Pointer(&AF2TRenorm_args.arg_J0bb_)
	AF2TRenorm_args.argptr[38] = unsafe.Pointer(&AF2TRenorm_args.arg_J0bb_mul)
	AF2TRenorm_args.argptr[39] = unsafe.Pointer(&AF2TRenorm_args.arg_J0ab_)
	AF2TRenorm_args.argptr[40] = unsafe.Pointer(&AF2TRenorm_args.arg_J0ab_mul)
	AF2TRenorm_args.argptr[41] = unsafe.Pointer(&AF2TRenorm_args.arg_dt)
	AF2TRenorm_args.argptr[42] = unsafe.Pointer(&AF2TRenorm_args.arg_gammaA)
	AF2TRenorm_args.argptr[43] = unsafe.Pointer(&AF2TRenorm_args.arg_gammaB)
	AF2TRenorm_args.argptr[44] = unsafe.Pointer(&AF2TRenorm_args.arg_N)
}

// Wrapper for AF2TRenorm CUDA kernel, asynchronous.
func k_AF2TRenorm_async(mx01 unsafe.Pointer, my01 unsafe.Pointer, mz01 unsafe.Pointer, mx02 unsafe.Pointer, my02 unsafe.Pointer, mz02 unsafe.Pointer, mx1 unsafe.Pointer, my1 unsafe.Pointer, mz1 unsafe.Pointer, mx2 unsafe.Pointer, my2 unsafe.Pointer, mz2 unsafe.Pointer, alpha_ unsafe.Pointer, alpha_mul float32, alpha1_ unsafe.Pointer, alpha1_mul float32, alpha2_ unsafe.Pointer, alpha2_mul float32, TCurie_ unsafe.Pointer, TCurie_mul float32, Msat_ unsafe.Pointer, Msat_mul float32, Msat1_ unsafe.Pointer, Msat1_mul float32, Msat2_ unsafe.Pointer, Msat2_mul float32, temp_ unsafe.Pointer, x_ unsafe.Pointer, x_mul float32, nv_ unsafe.Pointer, nv_mul float32, mua_ unsafe.Pointer, mua_mul float32, mub_ unsafe.Pointer, mub_mul float32, J0aa_ unsafe.Pointer, J0aa_mul float32, J0bb_ unsafe.Pointer, J0bb_mul float32, J0ab_ unsafe.Pointer, J0ab_mul float32, dt float32, gammaA float32, gammaB float32, N int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("AF2TRenorm")
	}

	AF2TRenorm_args.Lock()
	defer AF2TRenorm_args.Unlock()

	if AF2TRenorm_code == 0 {
		AF2TRenorm_code = fatbinLoad(AF2TRenorm_map, "AF2TRenorm")
	}

	AF2TRenorm_args.arg_mx01 = mx01
	AF2TRenorm_args.arg_my01 = my01
	AF2TRenorm_args.arg_mz01 = mz01
	AF2TRenorm_args.arg_mx02 = mx02
	AF2TRenorm_args.arg_my02 = my02
	AF2TRenorm_args.arg_mz02 = mz02
	AF2TRenorm_args.arg_mx1 = mx1
	AF2TRenorm_args.arg_my1 = my1
	AF2TRenorm_args.arg_mz1 = mz1
	AF2TRenorm_args.arg_mx2 = mx2
	AF2TRenorm_args.arg_my2 = my2
	AF2TRenorm_args.arg_mz2 = mz2
	AF2TRenorm_args.arg_alpha_ = alpha_
	AF2TRenorm_args.arg_alpha_mul = alpha_mul
	AF2TRenorm_args.arg_alpha1_ = alpha1_
	AF2TRenorm_args.arg_alpha1_mul = alpha1_mul
	AF2TRenorm_args.arg_alpha2_ = alpha2_
	AF2TRenorm_args.arg_alpha2_mul = alpha2_mul
	AF2TRenorm_args.arg_TCurie_ = TCurie_
	AF2TRenorm_args.arg_TCurie_mul = TCurie_mul
	AF2TRenorm_args.arg_Msat_ = Msat_
	AF2TRenorm_args.arg_Msat_mul = Msat_mul
	AF2TRenorm_args.arg_Msat1_ = Msat1_
	AF2TRenorm_args.arg_Msat1_mul = Msat1_mul
	AF2TRenorm_args.arg_Msat2_ = Msat2_
	AF2TRenorm_args.arg_Msat2_mul = Msat2_mul
	AF2TRenorm_args.arg_temp_ = temp_
	AF2TRenorm_args.arg_x_ = x_
	AF2TRenorm_args.arg_x_mul = x_mul
	AF2TRenorm_args.arg_nv_ = nv_
	AF2TRenorm_args.arg_nv_mul = nv_mul
	AF2TRenorm_args.arg_mua_ = mua_
	AF2TRenorm_args.arg_mua_mul = mua_mul
	AF2TRenorm_args.arg_mub_ = mub_
	AF2TRenorm_args.arg_mub_mul = mub_mul
	AF2TRenorm_args.arg_J0aa_ = J0aa_
	AF2TRenorm_args.arg_J0aa_mul = J0aa_mul
	AF2TRenorm_args.arg_J0bb_ = J0bb_
	AF2TRenorm_args.arg_J0bb_mul = J0bb_mul
	AF2TRenorm_args.arg_J0ab_ = J0ab_
	AF2TRenorm_args.arg_J0ab_mul = J0ab_mul
	AF2TRenorm_args.arg_dt = dt
	AF2TRenorm_args.arg_gammaA = gammaA
	AF2TRenorm_args.arg_gammaB = gammaB
	AF2TRenorm_args.arg_N = N

	args := AF2TRenorm_args.argptr[:]
	cu.LaunchKernel(AF2TRenorm_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("AF2TRenorm")
	}
}

// maps compute capability on PTX code for AF2TRenorm kernel.
var AF2TRenorm_map = map[int]string{0: "",
	30: AF2TRenorm_ptx_30}

// AF2TRenorm PTX code for various compute capabilities.
const (
	AF2TRenorm_ptx_30 = `
.version 6.5
.target sm_30
.address_size 64

	// .globl	AF2TRenorm

.visible .entry AF2TRenorm(
	.param .u64 AF2TRenorm_param_0,
	.param .u64 AF2TRenorm_param_1,
	.param .u64 AF2TRenorm_param_2,
	.param .u64 AF2TRenorm_param_3,
	.param .u64 AF2TRenorm_param_4,
	.param .u64 AF2TRenorm_param_5,
	.param .u64 AF2TRenorm_param_6,
	.param .u64 AF2TRenorm_param_7,
	.param .u64 AF2TRenorm_param_8,
	.param .u64 AF2TRenorm_param_9,
	.param .u64 AF2TRenorm_param_10,
	.param .u64 AF2TRenorm_param_11,
	.param .u64 AF2TRenorm_param_12,
	.param .f32 AF2TRenorm_param_13,
	.param .u64 AF2TRenorm_param_14,
	.param .f32 AF2TRenorm_param_15,
	.param .u64 AF2TRenorm_param_16,
	.param .f32 AF2TRenorm_param_17,
	.param .u64 AF2TRenorm_param_18,
	.param .f32 AF2TRenorm_param_19,
	.param .u64 AF2TRenorm_param_20,
	.param .f32 AF2TRenorm_param_21,
	.param .u64 AF2TRenorm_param_22,
	.param .f32 AF2TRenorm_param_23,
	.param .u64 AF2TRenorm_param_24,
	.param .f32 AF2TRenorm_param_25,
	.param .u64 AF2TRenorm_param_26,
	.param .u64 AF2TRenorm_param_27,
	.param .f32 AF2TRenorm_param_28,
	.param .u64 AF2TRenorm_param_29,
	.param .f32 AF2TRenorm_param_30,
	.param .u64 AF2TRenorm_param_31,
	.param .f32 AF2TRenorm_param_32,
	.param .u64 AF2TRenorm_param_33,
	.param .f32 AF2TRenorm_param_34,
	.param .u64 AF2TRenorm_param_35,
	.param .f32 AF2TRenorm_param_36,
	.param .u64 AF2TRenorm_param_37,
	.param .f32 AF2TRenorm_param_38,
	.param .u64 AF2TRenorm_param_39,
	.param .f32 AF2TRenorm_param_40,
	.param .f32 AF2TRenorm_param_41,
	.param .f32 AF2TRenorm_param_42,
	.param .f32 AF2TRenorm_param_43,
	.param .u32 AF2TRenorm_param_44
)
{
	.reg .pred 	%p<138>;
	.reg .f32 	%f<1045>;
	.reg .b32 	%r<83>;
	.reg .f64 	%fd<30>;
	.reg .b64 	%rd<114>;


	ld.param.u64 	%rd2, [AF2TRenorm_param_0];
	ld.param.u64 	%rd3, [AF2TRenorm_param_1];
	ld.param.u64 	%rd4, [AF2TRenorm_param_2];
	ld.param.u64 	%rd5, [AF2TRenorm_param_3];
	ld.param.u64 	%rd6, [AF2TRenorm_param_4];
	ld.param.u64 	%rd7, [AF2TRenorm_param_5];
	ld.param.u64 	%rd8, [AF2TRenorm_param_6];
	ld.param.u64 	%rd9, [AF2TRenorm_param_7];
	ld.param.u64 	%rd10, [AF2TRenorm_param_8];
	ld.param.u64 	%rd11, [AF2TRenorm_param_9];
	ld.param.u64 	%rd12, [AF2TRenorm_param_10];
	ld.param.u64 	%rd13, [AF2TRenorm_param_11];
	ld.param.u64 	%rd14, [AF2TRenorm_param_14];
	ld.param.f32 	%f991, [AF2TRenorm_param_15];
	ld.param.u64 	%rd15, [AF2TRenorm_param_16];
	ld.param.f32 	%f992, [AF2TRenorm_param_17];
	ld.param.u64 	%rd16, [AF2TRenorm_param_18];
	ld.param.f32 	%f993, [AF2TRenorm_param_19];
	ld.param.u64 	%rd17, [AF2TRenorm_param_26];
	ld.param.u64 	%rd18, [AF2TRenorm_param_27];
	ld.param.f32 	%f994, [AF2TRenorm_param_28];
	ld.param.u64 	%rd19, [AF2TRenorm_param_29];
	ld.param.f32 	%f995, [AF2TRenorm_param_30];
	ld.param.u64 	%rd20, [AF2TRenorm_param_31];
	ld.param.f32 	%f996, [AF2TRenorm_param_32];
	ld.param.u64 	%rd21, [AF2TRenorm_param_33];
	ld.param.f32 	%f997, [AF2TRenorm_param_34];
	ld.param.u64 	%rd22, [AF2TRenorm_param_35];
	ld.param.f32 	%f998, [AF2TRenorm_param_36];
	ld.param.u64 	%rd23, [AF2TRenorm_param_37];
	ld.param.f32 	%f999, [AF2TRenorm_param_38];
	ld.param.u64 	%rd24, [AF2TRenorm_param_39];
	ld.param.f32 	%f1001, [AF2TRenorm_param_40];
	ld.param.u32 	%r3, [AF2TRenorm_param_44];
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %ctaid.x;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r7, %r8, %r9;
	setp.ge.s32	%p5, %r1, %r3;
	@%p5 bra 	BB0_122;

	cvta.to.global.u64 	%rd25, %rd8;
	mul.wide.s32 	%rd26, %r1, 4;
	add.s64 	%rd27, %rd25, %rd26;
	ld.global.f32 	%f1, [%rd27];
	cvta.to.global.u64 	%rd28, %rd9;
	add.s64 	%rd29, %rd28, %rd26;
	ld.global.f32 	%f2, [%rd29];
	cvta.to.global.u64 	%rd30, %rd10;
	add.s64 	%rd31, %rd30, %rd26;
	ld.global.f32 	%f3, [%rd31];
	cvta.to.global.u64 	%rd32, %rd11;
	add.s64 	%rd33, %rd32, %rd26;
	ld.global.f32 	%f4, [%rd33];
	cvta.to.global.u64 	%rd34, %rd12;
	add.s64 	%rd35, %rd34, %rd26;
	ld.global.f32 	%f5, [%rd35];
	cvta.to.global.u64 	%rd36, %rd13;
	add.s64 	%rd37, %rd36, %rd26;
	ld.global.f32 	%f6, [%rd37];
	cvta.to.global.u64 	%rd38, %rd2;
	add.s64 	%rd39, %rd38, %rd26;
	ld.global.f32 	%f7, [%rd39];
	cvta.to.global.u64 	%rd40, %rd3;
	add.s64 	%rd41, %rd40, %rd26;
	ld.global.f32 	%f8, [%rd41];
	cvta.to.global.u64 	%rd42, %rd4;
	add.s64 	%rd43, %rd42, %rd26;
	ld.global.f32 	%f9, [%rd43];
	cvta.to.global.u64 	%rd44, %rd5;
	add.s64 	%rd45, %rd44, %rd26;
	ld.global.f32 	%f10, [%rd45];
	cvta.to.global.u64 	%rd46, %rd6;
	add.s64 	%rd47, %rd46, %rd26;
	ld.global.f32 	%f11, [%rd47];
	cvta.to.global.u64 	%rd48, %rd7;
	add.s64 	%rd49, %rd48, %rd26;
	ld.global.f32 	%f12, [%rd49];
	setp.eq.s64	%p6, %rd14, 0;
	@%p6 bra 	BB0_3;

	cvta.to.global.u64 	%rd50, %rd14;
	add.s64 	%rd52, %rd50, %rd26;
	ld.global.f32 	%f243, [%rd52];
	mul.f32 	%f991, %f243, %f991;

BB0_3:
	setp.eq.s64	%p7, %rd15, 0;
	@%p7 bra 	BB0_5;

	cvta.to.global.u64 	%rd53, %rd15;
	add.s64 	%rd55, %rd53, %rd26;
	ld.global.f32 	%f244, [%rd55];
	mul.f32 	%f992, %f244, %f992;

BB0_5:
	setp.eq.s64	%p8, %rd16, 0;
	@%p8 bra 	BB0_7;

	cvta.to.global.u64 	%rd56, %rd16;
	add.s64 	%rd58, %rd56, %rd26;
	ld.global.f32 	%f245, [%rd58];
	mul.f32 	%f993, %f245, %f993;

BB0_7:
	setp.eq.s64	%p9, %rd18, 0;
	@%p9 bra 	BB0_9;

	cvta.to.global.u64 	%rd59, %rd18;
	add.s64 	%rd61, %rd59, %rd26;
	ld.global.f32 	%f246, [%rd61];
	mul.f32 	%f994, %f246, %f994;

BB0_9:
	setp.eq.s64	%p10, %rd19, 0;
	@%p10 bra 	BB0_11;

	cvta.to.global.u64 	%rd62, %rd19;
	add.s64 	%rd64, %rd62, %rd26;
	ld.global.f32 	%f247, [%rd64];
	mul.f32 	%f995, %f247, %f995;

BB0_11:
	setp.eq.s64	%p11, %rd20, 0;
	@%p11 bra 	BB0_13;

	cvta.to.global.u64 	%rd65, %rd20;
	add.s64 	%rd67, %rd65, %rd26;
	ld.global.f32 	%f248, [%rd67];
	mul.f32 	%f996, %f248, %f996;

BB0_13:
	setp.eq.s64	%p12, %rd21, 0;
	@%p12 bra 	BB0_15;

	cvta.to.global.u64 	%rd68, %rd21;
	add.s64 	%rd70, %rd68, %rd26;
	ld.global.f32 	%f249, [%rd70];
	mul.f32 	%f997, %f249, %f997;

BB0_15:
	setp.eq.s64	%p13, %rd22, 0;
	@%p13 bra 	BB0_17;

	cvta.to.global.u64 	%rd71, %rd22;
	add.s64 	%rd73, %rd71, %rd26;
	ld.global.f32 	%f250, [%rd73];
	mul.f32 	%f998, %f250, %f998;

BB0_17:
	mul.f32 	%f251, %f995, %f998;
	mul.f32 	%f29, %f994, %f251;
	setp.eq.s64	%p14, %rd23, 0;
	@%p14 bra 	BB0_19;

	cvta.to.global.u64 	%rd74, %rd23;
	add.s64 	%rd76, %rd74, %rd26;
	ld.global.f32 	%f252, [%rd76];
	mul.f32 	%f999, %f252, %f999;

BB0_19:
	cvta.to.global.u64 	%rd77, %rd24;
	mov.f32 	%f253, 0f3F800000;
	sub.f32 	%f32, %f253, %f994;
	mul.f32 	%f254, %f995, %f999;
	mul.f32 	%f33, %f32, %f254;
	add.s64 	%rd1, %rd77, %rd26;
	setp.eq.s64	%p15, %rd24, 0;
	mov.f32 	%f1000, %f1001;
	@%p15 bra 	BB0_21;

	ld.global.f32 	%f255, [%rd1];
	mul.f32 	%f1000, %f255, %f1001;

BB0_21:
	mul.f32 	%f256, %f32, %f1000;
	mul.f32 	%f36, %f995, %f256;
	@%p15 bra 	BB0_23;

	ld.global.f32 	%f257, [%rd1];
	mul.f32 	%f1001, %f257, %f1001;

BB0_23:
	cvta.to.global.u64 	%rd79, %rd17;
	mul.f32 	%f258, %f994, %f1001;
	mul.f32 	%f39, %f995, %f258;
	add.s64 	%rd81, %rd79, %rd26;
	ld.global.f32 	%f259, [%rd81];
	setp.eq.f32	%p17, %f259, 0f00000000;
	selp.f32	%f260, 0f38D1B717, %f259, %p17;
	cvt.f64.f32	%fd4, %f260;
	cvt.f64.f32	%fd1, %f993;
	add.f64 	%fd5, %fd1, %fd1;
	setp.gt.f64	%p18, %fd4, %fd5;
	add.f32 	%f261, %f993, %f993;
	selp.f32	%f1002, %f261, %f260, %p18;
	setp.neu.f32	%p19, %f1002, %f993;
	@%p19 bra 	BB0_25;

	add.f64 	%fd6, %fd1, 0dBFB999999999999A;
	cvt.rn.f32.f64	%f1002, %fd6;

BB0_25:
	mul.f32 	%f262, %f2, %f2;
	fma.rn.f32 	%f263, %f1, %f1, %f262;
	fma.rn.f32 	%f264, %f3, %f3, %f263;
	sqrt.rn.f32 	%f43, %f264;
	mul.f32 	%f265, %f5, %f5;
	fma.rn.f32 	%f266, %f4, %f4, %f265;
	fma.rn.f32 	%f267, %f6, %f6, %f266;
	sqrt.rn.f32 	%f44, %f267;
	mul.f32 	%f268, %f8, %f8;
	fma.rn.f32 	%f269, %f7, %f7, %f268;
	fma.rn.f32 	%f45, %f9, %f9, %f269;
	mul.f32 	%f270, %f11, %f11;
	fma.rn.f32 	%f271, %f10, %f10, %f270;
	fma.rn.f32 	%f46, %f12, %f12, %f271;
	setp.eq.f32	%p20, %f43, 0f00000000;
	setp.eq.f32	%p21, %f44, 0f00000000;
	or.pred  	%p22, %p20, %p21;
	@%p22 bra 	BB0_122;

	mov.f32 	%f277, 0f40000000;
	sub.f32 	%f49, %f29, %f33;
	abs.f32 	%f50, %f49;
	setp.lt.f32	%p23, %f50, 0f00800000;
	mul.f32 	%f279, %f50, 0f4B800000;
	selp.f32	%f280, 0fC3170000, 0fC2FE0000, %p23;
	selp.f32	%f281, %f279, %f50, %p23;
	mov.b32 	 %r10, %f281;
	and.b32  	%r11, %r10, 8388607;
	or.b32  	%r12, %r11, 1065353216;
	mov.b32 	 %f282, %r12;
	shr.u32 	%r13, %r10, 23;
	cvt.rn.f32.u32	%f283, %r13;
	add.f32 	%f284, %f280, %f283;
	setp.gt.f32	%p24, %f282, 0f3FB504F3;
	mul.f32 	%f285, %f282, 0f3F000000;
	add.f32 	%f286, %f284, 0f3F800000;
	selp.f32	%f287, %f285, %f282, %p24;
	selp.f32	%f288, %f286, %f284, %p24;
	add.f32 	%f289, %f287, 0fBF800000;
	add.f32 	%f273, %f287, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f272,%f273;
	// inline asm
	add.f32 	%f290, %f289, %f289;
	mul.f32 	%f291, %f272, %f290;
	mul.f32 	%f292, %f291, %f291;
	mov.f32 	%f293, 0f3C4CAF63;
	mov.f32 	%f294, 0f3B18F0FE;
	fma.rn.f32 	%f295, %f294, %f292, %f293;
	mov.f32 	%f296, 0f3DAAAABD;
	fma.rn.f32 	%f297, %f295, %f292, %f296;
	mul.rn.f32 	%f298, %f297, %f292;
	mul.rn.f32 	%f299, %f298, %f291;
	sub.f32 	%f300, %f289, %f291;
	neg.f32 	%f301, %f291;
	add.f32 	%f302, %f300, %f300;
	fma.rn.f32 	%f303, %f301, %f289, %f302;
	mul.rn.f32 	%f304, %f272, %f303;
	add.f32 	%f305, %f299, %f291;
	sub.f32 	%f306, %f291, %f305;
	add.f32 	%f307, %f299, %f306;
	add.f32 	%f308, %f304, %f307;
	add.f32 	%f309, %f305, %f308;
	sub.f32 	%f310, %f305, %f309;
	add.f32 	%f311, %f308, %f310;
	mov.f32 	%f312, 0f3F317200;
	mul.rn.f32 	%f313, %f288, %f312;
	mov.f32 	%f314, 0f35BFBE8E;
	mul.rn.f32 	%f315, %f288, %f314;
	add.f32 	%f316, %f313, %f309;
	sub.f32 	%f317, %f313, %f316;
	add.f32 	%f318, %f309, %f317;
	add.f32 	%f319, %f311, %f318;
	add.f32 	%f320, %f315, %f319;
	add.f32 	%f321, %f316, %f320;
	sub.f32 	%f322, %f316, %f321;
	add.f32 	%f323, %f320, %f322;
	mul.rn.f32 	%f324, %f277, %f321;
	neg.f32 	%f325, %f324;
	fma.rn.f32 	%f326, %f277, %f321, %f325;
	fma.rn.f32 	%f327, %f277, %f323, %f326;
	mov.f32 	%f328, 0f00000000;
	fma.rn.f32 	%f329, %f328, %f321, %f327;
	add.rn.f32 	%f330, %f324, %f329;
	neg.f32 	%f331, %f330;
	add.rn.f32 	%f332, %f324, %f331;
	add.rn.f32 	%f333, %f332, %f329;
	mov.b32 	 %r14, %f330;
	setp.eq.s32	%p25, %r14, 1118925336;
	add.s32 	%r15, %r14, -1;
	mov.b32 	 %f334, %r15;
	add.f32 	%f335, %f333, 0f37000000;
	selp.f32	%f336, %f334, %f330, %p25;
	selp.f32	%f51, %f335, %f333, %p25;
	mul.f32 	%f337, %f336, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f338, %f337;
	mov.f32 	%f339, 0fBF317200;
	fma.rn.f32 	%f340, %f338, %f339, %f336;
	mov.f32 	%f341, 0fB5BFBE8E;
	fma.rn.f32 	%f342, %f338, %f341, %f340;
	mul.f32 	%f343, %f342, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f344, %f343;
	add.f32 	%f345, %f338, 0f00000000;
	ex2.approx.f32 	%f346, %f345;
	mul.f32 	%f347, %f344, %f346;
	setp.lt.f32	%p26, %f336, 0fC2D20000;
	selp.f32	%f348, 0f00000000, %f347, %p26;
	setp.gt.f32	%p27, %f336, 0f42D20000;
	selp.f32	%f1003, 0f7F800000, %f348, %p27;
	sqrt.rn.f32 	%f53, %f46;
	sqrt.rn.f32 	%f54, %f45;
	setp.eq.f32	%p28, %f1003, 0f7F800000;
	@%p28 bra 	BB0_28;

	fma.rn.f32 	%f1003, %f1003, %f51, %f1003;

BB0_28:
	mov.f32 	%f947, 0f3F800000;
	cvt.rzi.f32.f32	%f946, %f947;
	add.f32 	%f945, %f946, %f946;
	mov.f32 	%f944, 0f40000000;
	sub.f32 	%f943, %f944, %f945;
	abs.f32 	%f942, %f943;
	sub.f32 	%f941, %f29, %f33;
	setp.lt.f32	%p29, %f941, 0f00000000;
	setp.eq.f32	%p30, %f942, 0f3F800000;
	and.pred  	%p1, %p29, %p30;
	mov.b32 	 %r16, %f1003;
	xor.b32  	%r17, %r16, -2147483648;
	mov.b32 	 %f349, %r17;
	selp.f32	%f1005, %f349, %f1003, %p1;
	setp.eq.f32	%p31, %f941, 0f00000000;
	@%p31 bra 	BB0_31;
	bra.uni 	BB0_29;

BB0_31:
	sub.f32 	%f971, %f29, %f33;
	add.f32 	%f352, %f971, %f971;
	selp.f32	%f1005, %f352, 0f00000000, %p30;
	bra.uni 	BB0_32;

BB0_29:
	sub.f32 	%f948, %f29, %f33;
	setp.geu.f32	%p32, %f948, 0f00000000;
	@%p32 bra 	BB0_32;

	cvt.rzi.f32.f32	%f351, %f277;
	setp.neu.f32	%p33, %f351, 0f40000000;
	selp.f32	%f1005, 0f7FFFFFFF, %f1005, %p33;

BB0_32:
	sub.f32 	%f950, %f29, %f33;
	abs.f32 	%f949, %f950;
	add.f32 	%f353, %f949, 0f40000000;
	mov.b32 	 %r18, %f353;
	setp.lt.s32	%p35, %r18, 2139095040;
	@%p35 bra 	BB0_37;

	sub.f32 	%f967, %f29, %f33;
	abs.f32 	%f966, %f967;
	setp.gtu.f32	%p36, %f966, 0f7F800000;
	@%p36 bra 	BB0_36;
	bra.uni 	BB0_34;

BB0_36:
	sub.f32 	%f970, %f29, %f33;
	add.f32 	%f1005, %f970, 0f40000000;
	bra.uni 	BB0_37;

BB0_34:
	sub.f32 	%f969, %f29, %f33;
	abs.f32 	%f968, %f969;
	setp.neu.f32	%p37, %f968, 0f7F800000;
	@%p37 bra 	BB0_37;

	selp.f32	%f1005, 0fFF800000, 0f7F800000, %p1;

BB0_37:
	mov.f32 	%f957, 0f00000000;
	mov.f32 	%f956, 0f35BFBE8E;
	mov.f32 	%f955, 0f3F317200;
	mov.f32 	%f954, 0f3DAAAABD;
	mov.f32 	%f953, 0f3C4CAF63;
	mov.f32 	%f952, 0f3B18F0FE;
	sub.f32 	%f951, %f29, %f33;
	setp.eq.f32	%p38, %f951, 0f3F800000;
	selp.f32	%f356, 0f3F800000, %f1005, %p38;
	mul.f32 	%f357, %f36, 0f40800000;
	fma.rn.f32 	%f64, %f357, %f39, %f356;
	abs.f32 	%f66, %f64;
	setp.lt.f32	%p39, %f66, 0f00800000;
	mul.f32 	%f361, %f66, 0f4B800000;
	selp.f32	%f362, 0fC3170000, 0fC2FE0000, %p39;
	selp.f32	%f363, %f361, %f66, %p39;
	mov.b32 	 %r19, %f363;
	and.b32  	%r20, %r19, 8388607;
	or.b32  	%r21, %r20, 1065353216;
	mov.b32 	 %f364, %r21;
	shr.u32 	%r22, %r19, 23;
	cvt.rn.f32.u32	%f365, %r22;
	add.f32 	%f366, %f362, %f365;
	setp.gt.f32	%p40, %f364, 0f3FB504F3;
	mul.f32 	%f367, %f364, 0f3F000000;
	add.f32 	%f368, %f366, 0f3F800000;
	selp.f32	%f369, %f367, %f364, %p40;
	selp.f32	%f370, %f368, %f366, %p40;
	add.f32 	%f371, %f369, 0fBF800000;
	add.f32 	%f355, %f369, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f354,%f355;
	// inline asm
	add.f32 	%f372, %f371, %f371;
	mul.f32 	%f373, %f354, %f372;
	mul.f32 	%f374, %f373, %f373;
	fma.rn.f32 	%f377, %f952, %f374, %f953;
	fma.rn.f32 	%f379, %f377, %f374, %f954;
	mul.rn.f32 	%f380, %f379, %f374;
	mul.rn.f32 	%f381, %f380, %f373;
	sub.f32 	%f382, %f371, %f373;
	neg.f32 	%f383, %f373;
	add.f32 	%f384, %f382, %f382;
	fma.rn.f32 	%f385, %f383, %f371, %f384;
	mul.rn.f32 	%f386, %f354, %f385;
	add.f32 	%f387, %f381, %f373;
	sub.f32 	%f388, %f373, %f387;
	add.f32 	%f389, %f381, %f388;
	add.f32 	%f390, %f386, %f389;
	add.f32 	%f391, %f387, %f390;
	sub.f32 	%f392, %f387, %f391;
	add.f32 	%f393, %f390, %f392;
	mul.rn.f32 	%f395, %f370, %f955;
	mul.rn.f32 	%f397, %f370, %f956;
	add.f32 	%f398, %f395, %f391;
	sub.f32 	%f399, %f395, %f398;
	add.f32 	%f400, %f391, %f399;
	add.f32 	%f401, %f393, %f400;
	add.f32 	%f402, %f397, %f401;
	add.f32 	%f403, %f398, %f402;
	sub.f32 	%f404, %f398, %f403;
	add.f32 	%f405, %f402, %f404;
	mov.f32 	%f406, 0f3F000000;
	mul.rn.f32 	%f407, %f406, %f403;
	neg.f32 	%f408, %f407;
	fma.rn.f32 	%f409, %f406, %f403, %f408;
	fma.rn.f32 	%f410, %f406, %f405, %f409;
	fma.rn.f32 	%f412, %f957, %f403, %f410;
	add.rn.f32 	%f413, %f407, %f412;
	neg.f32 	%f414, %f413;
	add.rn.f32 	%f415, %f407, %f414;
	add.rn.f32 	%f416, %f415, %f412;
	mov.b32 	 %r23, %f413;
	setp.eq.s32	%p41, %r23, 1118925336;
	add.s32 	%r24, %r23, -1;
	mov.b32 	 %f417, %r24;
	add.f32 	%f418, %f416, 0f37000000;
	selp.f32	%f419, %f417, %f413, %p41;
	selp.f32	%f67, %f418, %f416, %p41;
	mul.f32 	%f420, %f419, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f421, %f420;
	fma.rn.f32 	%f423, %f421, %f339, %f419;
	fma.rn.f32 	%f425, %f421, %f341, %f423;
	mul.f32 	%f426, %f425, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f427, %f426;
	add.f32 	%f428, %f421, 0f00000000;
	ex2.approx.f32 	%f429, %f428;
	mul.f32 	%f430, %f427, %f429;
	setp.lt.f32	%p42, %f419, 0fC2D20000;
	selp.f32	%f431, 0f00000000, %f430, %p42;
	setp.gt.f32	%p43, %f419, 0f42D20000;
	selp.f32	%f1006, 0f7F800000, %f431, %p43;
	setp.eq.f32	%p44, %f1006, 0f7F800000;
	@%p44 bra 	BB0_39;

	fma.rn.f32 	%f1006, %f1006, %f67, %f1006;

BB0_39:
	mov.f32 	%f975, 0f3E800000;
	cvt.rzi.f32.f32	%f974, %f975;
	fma.rn.f32 	%f973, %f974, 0fC0000000, 0f3F000000;
	abs.f32 	%f972, %f973;
	setp.lt.f32	%p45, %f64, 0f00000000;
	setp.eq.f32	%p46, %f972, 0f3F800000;
	and.pred  	%p2, %p45, %p46;
	mov.b32 	 %r25, %f1006;
	xor.b32  	%r26, %r25, -2147483648;
	mov.b32 	 %f432, %r26;
	selp.f32	%f1008, %f432, %f1006, %p2;
	setp.eq.f32	%p47, %f64, 0f00000000;
	@%p47 bra 	BB0_42;
	bra.uni 	BB0_40;

BB0_42:
	add.f32 	%f435, %f64, %f64;
	selp.f32	%f1008, %f435, 0f00000000, %p46;
	bra.uni 	BB0_43;

BB0_40:
	setp.geu.f32	%p48, %f64, 0f00000000;
	@%p48 bra 	BB0_43;

	mov.f32 	%f976, 0f3F000000;
	cvt.rzi.f32.f32	%f434, %f976;
	setp.neu.f32	%p49, %f434, 0f3F000000;
	selp.f32	%f1008, 0f7FFFFFFF, %f1008, %p49;

BB0_43:
	add.f32 	%f436, %f66, 0f3F000000;
	mov.b32 	 %r27, %f436;
	setp.lt.s32	%p51, %r27, 2139095040;
	@%p51 bra 	BB0_48;

	setp.gtu.f32	%p52, %f66, 0f7F800000;
	@%p52 bra 	BB0_47;
	bra.uni 	BB0_45;

BB0_47:
	add.f32 	%f1008, %f64, 0f3F000000;
	bra.uni 	BB0_48;

BB0_45:
	setp.neu.f32	%p53, %f66, 0f7F800000;
	@%p53 bra 	BB0_48;

	selp.f32	%f1008, 0fFF800000, 0f7F800000, %p2;

BB0_48:
	add.f32 	%f958, %f29, %f33;
	setp.eq.f32	%p54, %f64, 0f3F800000;
	selp.f32	%f437, 0f3F800000, %f1008, %p54;
	add.f32 	%f438, %f958, %f437;
	div.rn.f32 	%f78, %f438, 0f1AC84ACE;
	sub.f32 	%f439, %f1002, %f78;
	abs.f32 	%f440, %f439;
	cvt.f64.f32	%fd7, %f440;
	cvt.f64.f32	%fd2, %f78;
	mul.f64 	%fd8, %fd2, 0d3F7CAC083126E979;
	setp.lt.f64	%p55, %fd7, %fd8;
	setp.lt.f32	%p56, %f1002, %f78;
	and.pred  	%p57, %p55, %p56;
	mul.f32 	%f441, %f78, 0f3F7E353F;
	selp.f32	%f1030, %f441, %f1002, %p57;
	setp.lt.f32	%p58, %f1030, %f78;
	@%p58 bra 	BB0_50;
	bra.uni 	BB0_49;

BB0_50:
	div.rn.f32 	%f82, %f78, 0f41200000;
	setp.lt.f32	%p59, %f1030, %f82;
	selp.f32	%f1010, %f82, %f1030, %p59;
	cvt.f64.f32	%fd9, %f1010;
	mul.f64 	%fd3, %fd2, 0d3FEFD70A3D70A3D7;
	mov.u32 	%r82, 0;
	setp.leu.f64	%p60, %fd9, %fd3;
	@%p60 bra 	BB0_51;

	cvt.rn.f32.f64	%f1009, %fd3;
	mov.u32 	%r82, 1;
	bra.uni 	BB0_53;

BB0_49:
	abs.f32 	%f1029, %f36;
	abs.f32 	%f1028, %f39;
	mov.f32 	%f1031, 0f3C23D70A;
	mov.f32 	%f1032, %f1031;
	bra.uni 	BB0_87;

BB0_51:
	mov.f32 	%f1009, %f1010;
	mov.f32 	%f1010, %f1030;

BB0_53:
	mul.f32 	%f444, %f1009, 0f19858734;
	rcp.rn.f32 	%f445, %f444;
	mul.f32 	%f87, %f29, %f445;
	abs.f32 	%f1029, %f36;
	mul.f32 	%f89, %f445, %f1029;
	abs.f32 	%f1028, %f39;
	mul.f32 	%f91, %f445, %f1028;
	mul.f32 	%f92, %f33, %f445;
	mul.f32 	%f446, %f89, 0f3F666666;
	fma.rn.f32 	%f93, %f87, 0f3F666666, %f446;
	add.f32 	%f447, %f93, %f93;
	mul.f32 	%f448, %f447, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f449, %f448;
	fma.rn.f32 	%f451, %f449, %f339, %f447;
	fma.rn.f32 	%f453, %f449, %f341, %f451;
	mul.f32 	%f454, %f453, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f455, %f454;
	add.f32 	%f456, %f449, 0f00000000;
	ex2.approx.f32 	%f457, %f456;
	setp.lt.f32	%p61, %f447, 0fC2D20000;
	setp.gt.f32	%p62, %f447, 0f42D20000;
	fma.rn.f32 	%f458, %f455, %f457, 0f3F800000;
	selp.f32	%f459, 0f3F800000, %f458, %p61;
	selp.f32	%f94, 0f7F800000, %f459, %p62;
	abs.f32 	%f460, %f94;
	cvt.f64.f32	%fd10, %f460;
	setp.gt.f64	%p63, %fd10, 0d6974E718D7D7625A;
	@%p63 bra 	BB0_55;
	bra.uni 	BB0_54;

BB0_55:
	setp.gt.f32	%p64, %f93, 0f00000000;
	selp.f32	%f1011, 0f3F800000, 0fBF800000, %p64;
	bra.uni 	BB0_56;

BB0_54:
	add.f32 	%f461, %f94, 0fC0000000;
	div.rn.f32 	%f462, %f94, %f461;
	mov.f32 	%f463, 0fBF800000;
	div.rn.f32 	%f464, %f463, %f93;
	add.f32 	%f1011, %f462, %f464;

BB0_56:
	mul.f32 	%f465, %f91, 0f3F666666;
	fma.rn.f32 	%f98, %f92, 0f3F666666, %f465;
	add.f32 	%f466, %f98, %f98;
	mul.f32 	%f467, %f466, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f468, %f467;
	fma.rn.f32 	%f470, %f468, %f339, %f466;
	fma.rn.f32 	%f472, %f468, %f341, %f470;
	mul.f32 	%f473, %f472, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f474, %f473;
	add.f32 	%f475, %f468, 0f00000000;
	ex2.approx.f32 	%f476, %f475;
	setp.lt.f32	%p65, %f466, 0fC2D20000;
	setp.gt.f32	%p66, %f466, 0f42D20000;
	fma.rn.f32 	%f477, %f474, %f476, 0f3F800000;
	selp.f32	%f478, 0f3F800000, %f477, %p65;
	selp.f32	%f99, 0f7F800000, %f478, %p66;
	abs.f32 	%f479, %f99;
	cvt.f64.f32	%fd11, %f479;
	setp.gt.f64	%p67, %fd11, 0d6974E718D7D7625A;
	@%p67 bra 	BB0_58;
	bra.uni 	BB0_57;

BB0_58:
	setp.gt.f32	%p68, %f98, 0f00000000;
	selp.f32	%f1012, 0f3F800000, 0fBF800000, %p68;
	bra.uni 	BB0_59;

BB0_57:
	add.f32 	%f480, %f99, 0fC0000000;
	div.rn.f32 	%f481, %f99, %f480;
	mov.f32 	%f482, 0fBF800000;
	div.rn.f32 	%f483, %f482, %f98;
	add.f32 	%f1012, %f481, %f483;

BB0_59:
	add.f32 	%f1016, %f1012, 0fBF666666;
	add.f32 	%f1015, %f1011, 0fBF666666;
	mov.f32 	%f1013, 0f3F666666;
	mov.f32 	%f1014, %f1013;

BB0_60:
	mul.f32 	%f487, %f89, %f1014;
	fma.rn.f32 	%f109, %f87, %f1013, %f487;
	abs.f32 	%f110, %f109;
	cvt.f64.f32	%fd12, %f110;
	setp.lt.f64	%p69, %fd12, 0d39B4484BFEEBC2A0;
	mov.f32 	%f1020, 0f3EAAAAAB;
	mov.f32 	%f1018, %f1020;
	@%p69 bra 	BB0_67;

	setp.ltu.f32	%p70, %f110, 0f3F800000;
	mul.f32 	%f111, %f109, %f109;
	@%p70 bra 	BB0_63;
	bra.uni 	BB0_62;

BB0_63:
	mov.f32 	%f504, 0f394FFF49;
	mov.f32 	%f505, 0f363D0ADA;
	fma.rn.f32 	%f506, %f505, %f111, %f504;
	mov.f32 	%f507, 0f3C08889A;
	fma.rn.f32 	%f508, %f506, %f111, %f507;
	mov.f32 	%f509, 0f3E2AAAAB;
	fma.rn.f32 	%f510, %f508, %f111, %f509;
	mul.f32 	%f511, %f111, %f510;
	fma.rn.f32 	%f1017, %f511, %f109, %f109;
	bra.uni 	BB0_64;

BB0_62:
	mul.f32 	%f488, %f110, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f489, %f488;
	fma.rn.f32 	%f491, %f489, %f339, %f110;
	fma.rn.f32 	%f493, %f489, %f341, %f491;
	mul.f32 	%f494, %f493, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f495, %f494;
	add.f32 	%f496, %f489, 0fC0000000;
	ex2.approx.f32 	%f497, %f496;
	mul.f32 	%f498, %f495, %f497;
	mov.f32 	%f499, 0f3E000000;
	div.approx.f32 	%f500, %f499, %f498;
	neg.f32 	%f501, %f500;
	fma.rn.f32 	%f503, %f277, %f498, %f501;
	mov.b32 	 %r30, %f503;
	setp.ltu.f32	%p71, %f110, 0f42B40000;
	selp.b32	%r31, %r30, 2139095040, %p71;
	mov.b32 	 %r32, %f109;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r31, %r33;
	mov.b32 	 %f1017, %r34;

BB0_64:
	abs.f32 	%f512, %f1017;
	cvt.f64.f32	%fd13, %f512;
	setp.gt.f64	%p72, %fd13, 0d6974E718D7D7625A;
	@%p72 bra 	BB0_66;
	bra.uni 	BB0_65;

BB0_66:
	rcp.rn.f32 	%f1018, %f111;
	bra.uni 	BB0_67;

BB0_65:
	mul.f32 	%f513, %f1017, %f1017;
	cvt.f64.f32	%fd14, %f513;
	mov.f64 	%fd15, 0dBFF0000000000000;
	div.rn.f64 	%fd16, %fd15, %fd14;
	cvt.f64.f32	%fd17, %f111;
	rcp.rn.f64 	%fd18, %fd17;
	add.f64 	%fd19, %fd16, %fd18;
	cvt.rn.f32.f64	%f1018, %fd19;

BB0_67:
	mul.f32 	%f515, %f92, %f1014;
	fma.rn.f32 	%f118, %f91, %f1013, %f515;
	abs.f32 	%f119, %f118;
	cvt.f64.f32	%fd20, %f119;
	setp.lt.f64	%p73, %fd20, 0d39B4484BFEEBC2A0;
	@%p73 bra 	BB0_74;

	setp.ltu.f32	%p74, %f119, 0f3F800000;
	mul.f32 	%f120, %f118, %f118;
	@%p74 bra 	BB0_70;
	bra.uni 	BB0_69;

BB0_70:
	mov.f32 	%f532, 0f394FFF49;
	mov.f32 	%f533, 0f363D0ADA;
	fma.rn.f32 	%f534, %f533, %f120, %f532;
	mov.f32 	%f535, 0f3C08889A;
	fma.rn.f32 	%f536, %f534, %f120, %f535;
	mov.f32 	%f537, 0f3E2AAAAB;
	fma.rn.f32 	%f538, %f536, %f120, %f537;
	mul.f32 	%f539, %f120, %f538;
	fma.rn.f32 	%f1019, %f539, %f118, %f118;
	bra.uni 	BB0_71;

BB0_69:
	mul.f32 	%f516, %f119, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f517, %f516;
	fma.rn.f32 	%f519, %f517, %f339, %f119;
	fma.rn.f32 	%f521, %f517, %f341, %f519;
	mul.f32 	%f522, %f521, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f523, %f522;
	add.f32 	%f524, %f517, 0fC0000000;
	ex2.approx.f32 	%f525, %f524;
	mul.f32 	%f526, %f523, %f525;
	mov.f32 	%f527, 0f3E000000;
	div.approx.f32 	%f528, %f527, %f526;
	neg.f32 	%f529, %f528;
	fma.rn.f32 	%f531, %f277, %f526, %f529;
	mov.b32 	 %r35, %f531;
	setp.ltu.f32	%p75, %f119, 0f42B40000;
	selp.b32	%r36, %r35, 2139095040, %p75;
	mov.b32 	 %r37, %f118;
	and.b32  	%r38, %r37, -2147483648;
	or.b32  	%r39, %r36, %r38;
	mov.b32 	 %f1019, %r39;

BB0_71:
	abs.f32 	%f540, %f1019;
	cvt.f64.f32	%fd21, %f540;
	setp.gt.f64	%p76, %fd21, 0d6974E718D7D7625A;
	@%p76 bra 	BB0_73;
	bra.uni 	BB0_72;

BB0_73:
	rcp.rn.f32 	%f1020, %f120;
	bra.uni 	BB0_74;

BB0_72:
	mul.f32 	%f541, %f1019, %f1019;
	cvt.f64.f32	%fd22, %f541;
	mov.f64 	%fd23, 0dBFF0000000000000;
	div.rn.f64 	%fd24, %fd23, %fd22;
	cvt.f64.f32	%fd25, %f120;
	rcp.rn.f64 	%fd26, %fd25;
	add.f64 	%fd27, %fd24, %fd26;
	cvt.rn.f32.f64	%f1020, %fd27;

BB0_74:
	fma.rn.f32 	%f127, %f87, %f1018, 0fBF800000;
	fma.rn.f32 	%f128, %f92, %f1020, 0fBF800000;
	mul.f32 	%f542, %f127, %f128;
	mul.f32 	%f129, %f91, %f1020;
	mul.f32 	%f130, %f89, %f1018;
	mul.f32 	%f543, %f130, %f129;
	sub.f32 	%f131, %f542, %f543;
	setp.eq.f32	%p77, %f131, 0f00000000;
	@%p77 bra 	BB0_82;

	rcp.rn.f32 	%f544, %f131;
	mul.f32 	%f545, %f1016, %f130;
	mul.f32 	%f546, %f1015, %f128;
	sub.f32 	%f547, %f546, %f545;
	mul.f32 	%f132, %f547, %f544;
	mul.f32 	%f548, %f1016, %f127;
	mul.f32 	%f549, %f1015, %f129;
	sub.f32 	%f550, %f548, %f549;
	mul.f32 	%f133, %f550, %f544;
	sub.f32 	%f1013, %f1013, %f132;
	sub.f32 	%f1014, %f1014, %f133;
	mul.f32 	%f551, %f89, %f1014;
	fma.rn.f32 	%f136, %f87, %f1013, %f551;
	add.f32 	%f552, %f136, %f136;
	mul.f32 	%f553, %f552, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f554, %f553;
	fma.rn.f32 	%f556, %f554, %f339, %f552;
	fma.rn.f32 	%f558, %f554, %f341, %f556;
	mul.f32 	%f559, %f558, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f560, %f559;
	add.f32 	%f561, %f554, 0f00000000;
	ex2.approx.f32 	%f562, %f561;
	setp.lt.f32	%p78, %f552, 0fC2D20000;
	setp.gt.f32	%p79, %f552, 0f42D20000;
	fma.rn.f32 	%f563, %f560, %f562, 0f3F800000;
	selp.f32	%f564, 0f3F800000, %f563, %p78;
	selp.f32	%f137, 0f7F800000, %f564, %p79;
	abs.f32 	%f565, %f137;
	cvt.f64.f32	%fd28, %f565;
	setp.gt.f64	%p80, %fd28, 0d6974E718D7D7625A;
	@%p80 bra 	BB0_77;
	bra.uni 	BB0_76;

BB0_77:
	setp.gt.f32	%p81, %f136, 0f00000000;
	selp.f32	%f1021, 0f3F800000, 0fBF800000, %p81;
	bra.uni 	BB0_78;

BB0_76:
	add.f32 	%f566, %f137, 0fC0000000;
	div.rn.f32 	%f567, %f137, %f566;
	mov.f32 	%f568, 0fBF800000;
	div.rn.f32 	%f569, %f568, %f136;
	add.f32 	%f1021, %f567, %f569;

BB0_78:
	mul.f32 	%f570, %f92, %f1014;
	fma.rn.f32 	%f141, %f91, %f1013, %f570;
	add.f32 	%f571, %f141, %f141;
	mul.f32 	%f572, %f571, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f573, %f572;
	fma.rn.f32 	%f575, %f573, %f339, %f571;
	fma.rn.f32 	%f577, %f573, %f341, %f575;
	mul.f32 	%f578, %f577, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f579, %f578;
	add.f32 	%f580, %f573, 0f00000000;
	ex2.approx.f32 	%f581, %f580;
	setp.lt.f32	%p82, %f571, 0fC2D20000;
	setp.gt.f32	%p83, %f571, 0f42D20000;
	fma.rn.f32 	%f582, %f579, %f581, 0f3F800000;
	selp.f32	%f583, 0f3F800000, %f582, %p82;
	selp.f32	%f142, 0f7F800000, %f583, %p83;
	abs.f32 	%f584, %f142;
	cvt.f64.f32	%fd29, %f584;
	setp.gt.f64	%p84, %fd29, 0d6974E718D7D7625A;
	@%p84 bra 	BB0_80;
	bra.uni 	BB0_79;

BB0_80:
	setp.gt.f32	%p85, %f141, 0f00000000;
	selp.f32	%f1022, 0f3F800000, 0fBF800000, %p85;
	bra.uni 	BB0_81;

BB0_79:
	add.f32 	%f585, %f142, 0fC0000000;
	div.rn.f32 	%f586, %f142, %f585;
	mov.f32 	%f587, 0fBF800000;
	div.rn.f32 	%f588, %f587, %f141;
	add.f32 	%f1022, %f586, %f588;

BB0_81:
	sub.f32 	%f1016, %f1022, %f1014;
	mul.f32 	%f589, %f132, %f132;
	setp.gt.f32	%p86, %f589, 0f38D1B717;
	mul.f32 	%f590, %f133, %f133;
	setp.gt.f32	%p87, %f590, 0f38D1B717;
	or.pred  	%p88, %p86, %p87;
	sub.f32 	%f1015, %f1021, %f1013;
	@%p88 bra 	BB0_60;

BB0_82:
	setp.gt.f32	%p89, %f1013, 0f38D1B717;
	selp.f32	%f1031, %f1013, 0f3A83126F, %p89;
	setp.gt.f32	%p90, %f1014, 0f38D1B717;
	selp.f32	%f1032, %f1014, 0f3A83126F, %p90;
	setp.geu.f32	%p91, %f1030, %f82;
	@%p91 bra 	BB0_84;

	add.f32 	%f591, %f1031, 0fBF800000;
	div.rn.f32 	%f592, %f591, %f1009;
	fma.rn.f32 	%f1031, %f1010, %f592, 0f3F800000;
	add.f32 	%f593, %f1032, 0fBF800000;
	div.rn.f32 	%f594, %f593, %f1009;
	fma.rn.f32 	%f1032, %f1010, %f594, 0f3F800000;
	mov.f32 	%f1009, %f1010;

BB0_84:
	setp.eq.s32	%p92, %r82, 0;
	@%p92 bra 	BB0_85;

	sub.f32 	%f595, %f78, %f1010;
	mul.f32 	%f596, %f595, %f1031;
	mul.f32 	%f597, %f78, 0f3BA3D70A;
	div.rn.f32 	%f1031, %f596, %f597;
	mul.f32 	%f598, %f595, %f1032;
	div.rn.f32 	%f1032, %f598, %f597;
	mov.f32 	%f1030, %f1010;
	bra.uni 	BB0_87;

BB0_85:
	mov.f32 	%f1030, %f1009;

BB0_87:
	setp.lt.f32	%p93, %f1031, 0f3C23D70A;
	selp.f32	%f164, 0f3C23D70A, %f1031, %p93;
	setp.lt.f32	%p94, %f1032, 0f3C23D70A;
	selp.f32	%f165, 0f3C23D70A, %f1032, %p94;
	mul.f32 	%f599, %f1029, %f165;
	fma.rn.f32 	%f166, %f29, %f164, %f599;
	mul.f32 	%f167, %f1030, 0f19858734;
	div.rn.f32 	%f168, %f166, %f167;
	mul.f32 	%f600, %f33, %f165;
	fma.rn.f32 	%f169, %f1028, %f164, %f600;
	div.rn.f32 	%f170, %f169, %f167;
	div.rn.f32 	%f171, %f997, %f167;
	div.rn.f32 	%f172, %f996, %f167;
	div.rn.f32 	%f173, %f33, %f167;
	div.rn.f32 	%f174, %f29, %f167;
	div.rn.f32 	%f175, %f1028, %f167;
	div.rn.f32 	%f176, %f1029, %f167;
	setp.lt.f32	%p95, %f1030, %f78;
	@%p95 bra 	BB0_89;
	bra.uni 	BB0_88;

BB0_89:
	mul.f32 	%f179, %f168, %f168;
	abs.f32 	%f180, %f168;
	setp.ltu.f32	%p96, %f180, 0f3F800000;
	@%p96 bra 	BB0_91;
	bra.uni 	BB0_90;

BB0_91:
	mov.f32 	%f643, 0f394FFF49;
	mov.f32 	%f644, 0f363D0ADA;
	fma.rn.f32 	%f645, %f644, %f179, %f643;
	mov.f32 	%f646, 0f3C08889A;
	fma.rn.f32 	%f647, %f645, %f179, %f646;
	mov.f32 	%f648, 0f3E2AAAAB;
	fma.rn.f32 	%f649, %f647, %f179, %f648;
	mul.f32 	%f650, %f179, %f649;
	fma.rn.f32 	%f1033, %f650, %f168, %f168;
	bra.uni 	BB0_92;

BB0_88:
	mov.f32 	%f959, 0f3F800000;
	div.rn.f32 	%f601, %f171, 0f40400000;
	mul.f32 	%f602, %f1029, %f601;
	div.rn.f32 	%f603, %f602, %f167;
	div.rn.f32 	%f604, %f603, 0f40400000;
	div.rn.f32 	%f605, %f173, 0f40400000;
	sub.f32 	%f607, %f959, %f605;
	div.rn.f32 	%f608, %f172, 0f40400000;
	fma.rn.f32 	%f609, %f608, %f607, %f604;
	div.rn.f32 	%f610, %f174, 0f40400000;
	sub.f32 	%f611, %f959, %f610;
	mul.f32 	%f612, %f607, %f611;
	div.rn.f32 	%f613, %f175, 0f40400000;
	mul.f32 	%f614, %f1029, %f613;
	div.rn.f32 	%f615, %f614, %f167;
	div.rn.f32 	%f616, %f615, 0f40400000;
	sub.f32 	%f617, %f612, %f616;
	div.rn.f32 	%f1041, %f609, %f617;
	mul.f32 	%f618, %f1028, %f608;
	div.rn.f32 	%f619, %f618, %f167;
	div.rn.f32 	%f620, %f619, 0f40400000;
	div.rn.f32 	%f621, %f176, 0f40400000;
	mul.f32 	%f622, %f1028, %f621;
	div.rn.f32 	%f623, %f622, %f167;
	div.rn.f32 	%f624, %f623, 0f40400000;
	fma.rn.f32 	%f625, %f601, %f611, %f620;
	sub.f32 	%f626, %f612, %f624;
	div.rn.f32 	%f1042, %f625, %f626;
	bra.uni 	BB0_118;

BB0_90:
	mul.f32 	%f627, %f180, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f628, %f627;
	fma.rn.f32 	%f630, %f628, %f339, %f180;
	fma.rn.f32 	%f632, %f628, %f341, %f630;
	mul.f32 	%f633, %f632, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f634, %f633;
	add.f32 	%f635, %f628, 0fC0000000;
	ex2.approx.f32 	%f636, %f635;
	mul.f32 	%f637, %f634, %f636;
	mov.f32 	%f638, 0f3E000000;
	div.approx.f32 	%f639, %f638, %f637;
	neg.f32 	%f640, %f639;
	fma.rn.f32 	%f642, %f277, %f637, %f640;
	mov.b32 	 %r40, %f642;
	setp.ltu.f32	%p97, %f180, 0f42B40000;
	selp.b32	%r41, %r40, 2139095040, %p97;
	mov.b32 	 %r42, %f168;
	and.b32  	%r43, %r42, -2147483648;
	or.b32  	%r44, %r41, %r43;
	mov.b32 	 %f1033, %r44;

BB0_92:
	mov.f32 	%f965, 0f00000000;
	mov.f32 	%f964, 0f35BFBE8E;
	mov.f32 	%f963, 0f3F317200;
	mov.f32 	%f962, 0f3DAAAABD;
	mov.f32 	%f961, 0f3C4CAF63;
	mov.f32 	%f960, 0f3B18F0FE;
	rcp.rn.f32 	%f184, %f1033;
	abs.f32 	%f185, %f184;
	setp.lt.f32	%p98, %f185, 0f00800000;
	mul.f32 	%f653, %f185, 0f4B800000;
	selp.f32	%f654, 0fC3170000, 0fC2FE0000, %p98;
	selp.f32	%f655, %f653, %f185, %p98;
	mov.b32 	 %r45, %f655;
	and.b32  	%r46, %r45, 8388607;
	or.b32  	%r47, %r46, 1065353216;
	mov.b32 	 %f656, %r47;
	shr.u32 	%r48, %r45, 23;
	cvt.rn.f32.u32	%f657, %r48;
	add.f32 	%f658, %f654, %f657;
	setp.gt.f32	%p99, %f656, 0f3FB504F3;
	mul.f32 	%f659, %f656, 0f3F000000;
	add.f32 	%f660, %f658, 0f3F800000;
	selp.f32	%f661, %f659, %f656, %p99;
	selp.f32	%f662, %f660, %f658, %p99;
	add.f32 	%f663, %f661, 0fBF800000;
	add.f32 	%f652, %f661, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f651,%f652;
	// inline asm
	add.f32 	%f664, %f663, %f663;
	mul.f32 	%f665, %f651, %f664;
	mul.f32 	%f666, %f665, %f665;
	fma.rn.f32 	%f669, %f960, %f666, %f961;
	fma.rn.f32 	%f671, %f669, %f666, %f962;
	mul.rn.f32 	%f672, %f671, %f666;
	mul.rn.f32 	%f673, %f672, %f665;
	sub.f32 	%f674, %f663, %f665;
	neg.f32 	%f675, %f665;
	add.f32 	%f676, %f674, %f674;
	fma.rn.f32 	%f677, %f675, %f663, %f676;
	mul.rn.f32 	%f678, %f651, %f677;
	add.f32 	%f679, %f673, %f665;
	sub.f32 	%f680, %f665, %f679;
	add.f32 	%f681, %f673, %f680;
	add.f32 	%f682, %f678, %f681;
	add.f32 	%f683, %f679, %f682;
	sub.f32 	%f684, %f679, %f683;
	add.f32 	%f685, %f682, %f684;
	mul.rn.f32 	%f687, %f662, %f963;
	mul.rn.f32 	%f689, %f662, %f964;
	add.f32 	%f690, %f687, %f683;
	sub.f32 	%f691, %f687, %f690;
	add.f32 	%f692, %f683, %f691;
	add.f32 	%f693, %f685, %f692;
	add.f32 	%f694, %f689, %f693;
	add.f32 	%f695, %f690, %f694;
	sub.f32 	%f696, %f690, %f695;
	add.f32 	%f697, %f694, %f696;
	mul.rn.f32 	%f699, %f277, %f695;
	neg.f32 	%f700, %f699;
	fma.rn.f32 	%f701, %f277, %f695, %f700;
	fma.rn.f32 	%f702, %f277, %f697, %f701;
	fma.rn.f32 	%f704, %f965, %f695, %f702;
	add.rn.f32 	%f705, %f699, %f704;
	neg.f32 	%f706, %f705;
	add.rn.f32 	%f707, %f699, %f706;
	add.rn.f32 	%f708, %f707, %f704;
	mov.b32 	 %r49, %f705;
	setp.eq.s32	%p100, %r49, 1118925336;
	add.s32 	%r50, %r49, -1;
	mov.b32 	 %f709, %r50;
	add.f32 	%f710, %f708, 0f37000000;
	selp.f32	%f711, %f709, %f705, %p100;
	selp.f32	%f186, %f710, %f708, %p100;
	mul.f32 	%f712, %f711, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f713, %f712;
	fma.rn.f32 	%f715, %f713, %f339, %f711;
	fma.rn.f32 	%f717, %f713, %f341, %f715;
	mul.f32 	%f718, %f717, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f719, %f718;
	add.f32 	%f720, %f713, 0f00000000;
	ex2.approx.f32 	%f721, %f720;
	mul.f32 	%f722, %f719, %f721;
	setp.lt.f32	%p101, %f711, 0fC2D20000;
	selp.f32	%f723, 0f00000000, %f722, %p101;
	setp.gt.f32	%p102, %f711, 0f42D20000;
	selp.f32	%f1034, 0f7F800000, %f723, %p102;
	setp.eq.f32	%p103, %f1034, 0f7F800000;
	@%p103 bra 	BB0_94;

	fma.rn.f32 	%f1034, %f1034, %f186, %f1034;

BB0_94:
	setp.lt.f32	%p104, %f184, 0f00000000;
	and.pred  	%p3, %p104, %p30;
	mov.b32 	 %r51, %f1034;
	xor.b32  	%r52, %r51, -2147483648;
	mov.b32 	 %f724, %r52;
	selp.f32	%f1036, %f724, %f1034, %p3;
	setp.eq.f32	%p106, %f184, 0f00000000;
	@%p106 bra 	BB0_97;
	bra.uni 	BB0_95;

BB0_97:
	add.f32 	%f727, %f184, %f184;
	selp.f32	%f1036, %f727, 0f00000000, %p30;
	bra.uni 	BB0_98;

BB0_95:
	setp.geu.f32	%p107, %f184, 0f00000000;
	@%p107 bra 	BB0_98;

	mov.f32 	%f990, 0f40000000;
	cvt.rzi.f32.f32	%f726, %f990;
	setp.neu.f32	%p108, %f726, 0f40000000;
	selp.f32	%f1036, 0f7FFFFFFF, %f1036, %p108;

BB0_98:
	abs.f32 	%f928, %f184;
	add.f32 	%f728, %f928, 0f40000000;
	mov.b32 	 %r53, %f728;
	setp.lt.s32	%p110, %r53, 2139095040;
	@%p110 bra 	BB0_103;

	abs.f32 	%f939, %f184;
	setp.gtu.f32	%p111, %f939, 0f7F800000;
	@%p111 bra 	BB0_102;
	bra.uni 	BB0_100;

BB0_102:
	add.f32 	%f1036, %f184, 0f40000000;
	bra.uni 	BB0_103;

BB0_100:
	abs.f32 	%f940, %f184;
	setp.neu.f32	%p112, %f940, 0f7F800000;
	@%p112 bra 	BB0_103;

	selp.f32	%f1036, 0fFF800000, 0f7F800000, %p3;

BB0_103:
	setp.eq.f32	%p113, %f184, 0f3F800000;
	selp.f32	%f729, 0f3F800000, %f1036, %p113;
	rcp.rn.f32 	%f730, %f179;
	sub.f32 	%f197, %f730, %f729;
	mul.f32 	%f198, %f170, %f170;
	abs.f32 	%f199, %f170;
	setp.ltu.f32	%p114, %f199, 0f3F800000;
	@%p114 bra 	BB0_105;
	bra.uni 	BB0_104;

BB0_105:
	mov.f32 	%f747, 0f394FFF49;
	mov.f32 	%f748, 0f363D0ADA;
	fma.rn.f32 	%f749, %f748, %f198, %f747;
	mov.f32 	%f750, 0f3C08889A;
	fma.rn.f32 	%f751, %f749, %f198, %f750;
	mov.f32 	%f752, 0f3E2AAAAB;
	fma.rn.f32 	%f753, %f751, %f198, %f752;
	mul.f32 	%f754, %f198, %f753;
	fma.rn.f32 	%f1037, %f754, %f170, %f170;
	bra.uni 	BB0_106;

BB0_104:
	mov.f32 	%f986, 0fB5BFBE8E;
	mov.f32 	%f985, 0fBF317200;
	mov.f32 	%f984, 0f40000000;
	mul.f32 	%f731, %f199, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f732, %f731;
	fma.rn.f32 	%f734, %f732, %f985, %f199;
	fma.rn.f32 	%f736, %f732, %f986, %f734;
	mul.f32 	%f737, %f736, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f738, %f737;
	add.f32 	%f739, %f732, 0fC0000000;
	ex2.approx.f32 	%f740, %f739;
	mul.f32 	%f741, %f738, %f740;
	mov.f32 	%f742, 0f3E000000;
	div.approx.f32 	%f743, %f742, %f741;
	neg.f32 	%f744, %f743;
	fma.rn.f32 	%f746, %f984, %f741, %f744;
	mov.b32 	 %r54, %f746;
	setp.ltu.f32	%p115, %f199, 0f42B40000;
	selp.b32	%r55, %r54, 2139095040, %p115;
	mov.b32 	 %r56, %f170;
	and.b32  	%r57, %r56, -2147483648;
	or.b32  	%r58, %r55, %r57;
	mov.b32 	 %f1037, %r58;

BB0_106:
	mov.f32 	%f989, 0fB5BFBE8E;
	mov.f32 	%f988, 0fBF317200;
	mov.f32 	%f987, 0f40000000;
	mov.f32 	%f934, 0f00000000;
	mov.f32 	%f933, 0f35BFBE8E;
	mov.f32 	%f932, 0f3F317200;
	mov.f32 	%f931, 0f3DAAAABD;
	mov.f32 	%f930, 0f3C4CAF63;
	mov.f32 	%f929, 0f3B18F0FE;
	rcp.rn.f32 	%f203, %f1037;
	abs.f32 	%f204, %f203;
	setp.lt.f32	%p116, %f204, 0f00800000;
	mul.f32 	%f757, %f204, 0f4B800000;
	selp.f32	%f758, 0fC3170000, 0fC2FE0000, %p116;
	selp.f32	%f759, %f757, %f204, %p116;
	mov.b32 	 %r59, %f759;
	and.b32  	%r60, %r59, 8388607;
	or.b32  	%r61, %r60, 1065353216;
	mov.b32 	 %f760, %r61;
	shr.u32 	%r62, %r59, 23;
	cvt.rn.f32.u32	%f761, %r62;
	add.f32 	%f762, %f758, %f761;
	setp.gt.f32	%p117, %f760, 0f3FB504F3;
	mul.f32 	%f763, %f760, 0f3F000000;
	add.f32 	%f764, %f762, 0f3F800000;
	selp.f32	%f765, %f763, %f760, %p117;
	selp.f32	%f766, %f764, %f762, %p117;
	add.f32 	%f767, %f765, 0fBF800000;
	add.f32 	%f756, %f765, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f755,%f756;
	// inline asm
	add.f32 	%f768, %f767, %f767;
	mul.f32 	%f769, %f755, %f768;
	mul.f32 	%f770, %f769, %f769;
	fma.rn.f32 	%f773, %f929, %f770, %f930;
	fma.rn.f32 	%f775, %f773, %f770, %f931;
	mul.rn.f32 	%f776, %f775, %f770;
	mul.rn.f32 	%f777, %f776, %f769;
	sub.f32 	%f778, %f767, %f769;
	neg.f32 	%f779, %f769;
	add.f32 	%f780, %f778, %f778;
	fma.rn.f32 	%f781, %f779, %f767, %f780;
	mul.rn.f32 	%f782, %f755, %f781;
	add.f32 	%f783, %f777, %f769;
	sub.f32 	%f784, %f769, %f783;
	add.f32 	%f785, %f777, %f784;
	add.f32 	%f786, %f782, %f785;
	add.f32 	%f787, %f783, %f786;
	sub.f32 	%f788, %f783, %f787;
	add.f32 	%f789, %f786, %f788;
	mul.rn.f32 	%f791, %f766, %f932;
	mul.rn.f32 	%f793, %f766, %f933;
	add.f32 	%f794, %f791, %f787;
	sub.f32 	%f795, %f791, %f794;
	add.f32 	%f796, %f787, %f795;
	add.f32 	%f797, %f789, %f796;
	add.f32 	%f798, %f793, %f797;
	add.f32 	%f799, %f794, %f798;
	sub.f32 	%f800, %f794, %f799;
	add.f32 	%f801, %f798, %f800;
	mul.rn.f32 	%f803, %f987, %f799;
	neg.f32 	%f804, %f803;
	fma.rn.f32 	%f805, %f987, %f799, %f804;
	fma.rn.f32 	%f806, %f987, %f801, %f805;
	fma.rn.f32 	%f808, %f934, %f799, %f806;
	add.rn.f32 	%f809, %f803, %f808;
	neg.f32 	%f810, %f809;
	add.rn.f32 	%f811, %f803, %f810;
	add.rn.f32 	%f812, %f811, %f808;
	mov.b32 	 %r63, %f809;
	setp.eq.s32	%p118, %r63, 1118925336;
	add.s32 	%r64, %r63, -1;
	mov.b32 	 %f813, %r64;
	add.f32 	%f814, %f812, 0f37000000;
	selp.f32	%f815, %f813, %f809, %p118;
	selp.f32	%f205, %f814, %f812, %p118;
	mul.f32 	%f816, %f815, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f817, %f816;
	fma.rn.f32 	%f819, %f817, %f988, %f815;
	fma.rn.f32 	%f821, %f817, %f989, %f819;
	mul.f32 	%f822, %f821, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f823, %f822;
	add.f32 	%f824, %f817, 0f00000000;
	ex2.approx.f32 	%f825, %f824;
	mul.f32 	%f826, %f823, %f825;
	setp.lt.f32	%p119, %f815, 0fC2D20000;
	selp.f32	%f827, 0f00000000, %f826, %p119;
	setp.gt.f32	%p120, %f815, 0f42D20000;
	selp.f32	%f1038, 0f7F800000, %f827, %p120;
	setp.eq.f32	%p121, %f1038, 0f7F800000;
	@%p121 bra 	BB0_108;

	fma.rn.f32 	%f1038, %f1038, %f205, %f1038;

BB0_108:
	setp.lt.f32	%p122, %f203, 0f00000000;
	and.pred  	%p4, %p122, %p30;
	mov.b32 	 %r65, %f1038;
	xor.b32  	%r66, %r65, -2147483648;
	mov.b32 	 %f828, %r66;
	selp.f32	%f1040, %f828, %f1038, %p4;
	setp.eq.f32	%p124, %f203, 0f00000000;
	@%p124 bra 	BB0_111;
	bra.uni 	BB0_109;

BB0_111:
	add.f32 	%f831, %f203, %f203;
	selp.f32	%f1040, %f831, 0f00000000, %p30;
	bra.uni 	BB0_112;

BB0_109:
	setp.geu.f32	%p125, %f203, 0f00000000;
	@%p125 bra 	BB0_112;

	mov.f32 	%f983, 0f40000000;
	cvt.rzi.f32.f32	%f830, %f983;
	setp.neu.f32	%p126, %f830, 0f40000000;
	selp.f32	%f1040, 0f7FFFFFFF, %f1040, %p126;

BB0_112:
	abs.f32 	%f977, %f203;
	add.f32 	%f832, %f977, 0f40000000;
	mov.b32 	 %r67, %f832;
	setp.lt.s32	%p128, %r67, 2139095040;
	@%p128 bra 	BB0_117;

	abs.f32 	%f981, %f203;
	setp.gtu.f32	%p129, %f981, 0f7F800000;
	@%p129 bra 	BB0_116;
	bra.uni 	BB0_114;

BB0_116:
	add.f32 	%f1040, %f203, 0f40000000;
	bra.uni 	BB0_117;

BB0_114:
	abs.f32 	%f982, %f203;
	setp.neu.f32	%p130, %f982, 0f7F800000;
	@%p130 bra 	BB0_117;

	selp.f32	%f1040, 0fFF800000, 0f7F800000, %p4;

BB0_117:
	mul.f32 	%f978, %f1030, 0f19858734;
	mov.f32 	%f935, 0f3F800000;
	setp.eq.f32	%p131, %f203, 0f3F800000;
	selp.f32	%f833, 0f3F800000, %f1040, %p131;
	rcp.rn.f32 	%f834, %f198;
	sub.f32 	%f835, %f834, %f833;
	mul.f32 	%f836, %f171, %f197;
	mul.f32 	%f837, %f1029, %f836;
	div.rn.f32 	%f838, %f837, %f978;
	mul.f32 	%f839, %f173, %f835;
	sub.f32 	%f841, %f935, %f839;
	mul.f32 	%f842, %f172, %f197;
	mul.f32 	%f843, %f842, %f841;
	fma.rn.f32 	%f844, %f838, %f835, %f843;
	mul.f32 	%f845, %f174, %f197;
	sub.f32 	%f846, %f935, %f845;
	mul.f32 	%f847, %f846, %f841;
	mul.f32 	%f848, %f175, %f197;
	mul.f32 	%f849, %f1029, %f848;
	div.rn.f32 	%f850, %f849, %f978;
	mul.f32 	%f851, %f850, %f835;
	sub.f32 	%f852, %f847, %f851;
	div.rn.f32 	%f1041, %f844, %f852;
	mul.f32 	%f853, %f172, %f835;
	mul.f32 	%f854, %f1028, %f853;
	div.rn.f32 	%f855, %f854, %f978;
	mul.f32 	%f856, %f171, %f835;
	mul.f32 	%f857, %f176, %f835;
	mul.f32 	%f858, %f1028, %f857;
	div.rn.f32 	%f859, %f858, %f978;
	mul.f32 	%f860, %f197, %f859;
	mul.f32 	%f861, %f846, %f856;
	fma.rn.f32 	%f862, %f197, %f855, %f861;
	sub.f32 	%f863, %f847, %f860;
	div.rn.f32 	%f1042, %f862, %f863;

BB0_118:
	setp.lt.f32	%p137, %f1030, %f78;
	div.rn.f32 	%f864, %f1029, %f996;
	mul.f32 	%f865, %f1042, %f864;
	div.rn.f32 	%f866, %f865, %f1041;
	rcp.rn.f32 	%f867, %f1041;
	add.f32 	%f220, %f867, %f866;
	div.rn.f32 	%f868, %f1028, %f997;
	mul.f32 	%f869, %f1041, %f868;
	div.rn.f32 	%f870, %f869, %f1042;
	rcp.rn.f32 	%f871, %f1042;
	add.f32 	%f221, %f871, %f870;
	add.f32 	%f222, %f991, %f991;
	add.f32 	%f223, %f992, %f992;
	@%p137 bra 	BB0_120;
	bra.uni 	BB0_119;

BB0_120:
	mul.f32 	%f875, %f222, 0f19858734;
	mul.f32 	%f876, %f875, %f1030;
	mul.f32 	%f877, %f876, %f164;
	div.rn.f32 	%f1043, %f877, %f166;
	mul.f32 	%f878, %f223, 0f19858734;
	mul.f32 	%f879, %f878, %f1030;
	mul.f32 	%f880, %f879, %f165;
	div.rn.f32 	%f1044, %f880, %f169;
	bra.uni 	BB0_121;

BB0_119:
	mul.f32 	%f872, %f222, %f1030;
	mul.f32 	%f873, %f78, 0f40400000;
	div.rn.f32 	%f1043, %f872, %f873;
	mul.f32 	%f874, %f223, %f1030;
	div.rn.f32 	%f1044, %f874, %f873;

BB0_121:
	mov.f32 	%f980, 0fB5BFBE8E;
	mov.f32 	%f979, 0fBF317200;
	mov.u32 	%r81, %ctaid.x;
	mov.u32 	%r80, %ctaid.y;
	mov.u32 	%r79, %nctaid.x;
	mov.u32 	%r78, %tid.x;
	mov.u32 	%r77, %ntid.x;
	mad.lo.s32 	%r76, %r79, %r80, %r81;
	mad.lo.s32 	%r75, %r76, %r77, %r78;
	mul.wide.s32 	%rd113, %r75, 4;
	ld.param.u64 	%rd112, [AF2TRenorm_param_11];
	cvta.to.global.u64 	%rd111, %rd112;
	add.s64 	%rd110, %rd111, %rd113;
	ld.param.u64 	%rd109, [AF2TRenorm_param_10];
	cvta.to.global.u64 	%rd108, %rd109;
	add.s64 	%rd107, %rd108, %rd113;
	ld.param.u64 	%rd106, [AF2TRenorm_param_9];
	cvta.to.global.u64 	%rd105, %rd106;
	add.s64 	%rd104, %rd105, %rd113;
	ld.param.u64 	%rd103, [AF2TRenorm_param_8];
	cvta.to.global.u64 	%rd102, %rd103;
	add.s64 	%rd101, %rd102, %rd113;
	ld.param.u64 	%rd100, [AF2TRenorm_param_7];
	cvta.to.global.u64 	%rd99, %rd100;
	add.s64 	%rd98, %rd99, %rd113;
	ld.param.u64 	%rd97, [AF2TRenorm_param_6];
	cvta.to.global.u64 	%rd96, %rd97;
	add.s64 	%rd95, %rd96, %rd113;
	ld.param.f32 	%f938, [AF2TRenorm_param_41];
	ld.param.f32 	%f937, [AF2TRenorm_param_43];
	ld.param.f32 	%f936, [AF2TRenorm_param_42];
	mul.f32 	%f881, %f220, %f1043;
	mul.f32 	%f882, %f881, %f936;
	rcp.rn.f32 	%f883, %f882;
	mul.f32 	%f884, %f221, %f1044;
	mul.f32 	%f885, %f884, %f937;
	rcp.rn.f32 	%f886, %f885;
	neg.f32 	%f887, %f938;
	div.rn.f32 	%f888, %f887, %f883;
	mul.f32 	%f889, %f888, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f890, %f889;
	fma.rn.f32 	%f892, %f890, %f979, %f888;
	fma.rn.f32 	%f894, %f890, %f980, %f892;
	mul.f32 	%f895, %f894, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f896, %f895;
	add.f32 	%f897, %f890, 0f00000000;
	ex2.approx.f32 	%f898, %f897;
	mul.f32 	%f899, %f896, %f898;
	setp.lt.f32	%p133, %f888, 0fC2D20000;
	selp.f32	%f900, 0f00000000, %f899, %p133;
	setp.gt.f32	%p134, %f888, 0f42D20000;
	selp.f32	%f901, 0f7F800000, %f900, %p134;
	sub.f32 	%f902, %f54, %f164;
	fma.rn.f32 	%f903, %f902, %f901, %f164;
	rcp.rn.f32 	%f904, %f43;
	mul.f32 	%f905, %f904, %f903;
	mul.f32 	%f906, %f1, %f905;
	mul.f32 	%f907, %f2, %f905;
	mul.f32 	%f908, %f3, %f905;
	div.rn.f32 	%f909, %f887, %f886;
	mul.f32 	%f910, %f909, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f911, %f910;
	fma.rn.f32 	%f912, %f911, %f979, %f909;
	fma.rn.f32 	%f913, %f911, %f980, %f912;
	mul.f32 	%f914, %f913, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f915, %f914;
	add.f32 	%f916, %f911, 0f00000000;
	ex2.approx.f32 	%f917, %f916;
	mul.f32 	%f918, %f915, %f917;
	setp.lt.f32	%p135, %f909, 0fC2D20000;
	selp.f32	%f919, 0f00000000, %f918, %p135;
	setp.gt.f32	%p136, %f909, 0f42D20000;
	selp.f32	%f920, 0f7F800000, %f919, %p136;
	sub.f32 	%f921, %f53, %f165;
	fma.rn.f32 	%f922, %f921, %f920, %f165;
	rcp.rn.f32 	%f923, %f44;
	mul.f32 	%f924, %f923, %f922;
	mul.f32 	%f925, %f4, %f924;
	mul.f32 	%f926, %f5, %f924;
	mul.f32 	%f927, %f6, %f924;
	st.global.f32 	[%rd95], %f906;
	st.global.f32 	[%rd98], %f907;
	st.global.f32 	[%rd101], %f908;
	st.global.f32 	[%rd104], %f925;
	st.global.f32 	[%rd107], %f926;
	st.global.f32 	[%rd110], %f927;

BB0_122:
	ret;
}


`
)
