

================================================================
== Vitis HLS Report for 'read_data'
================================================================
* Date:           Mon Oct 17 15:14:45 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.140 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       87|       87|  1.566 us|  1.566 us|   87|   87|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputAOV"   --->   Operation 79 'read' 'inputAOV_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%AOV_0_out_0_loc = alloca i64 1"   --->   Operation 80 'alloca' 'AOV_0_out_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%AOV_1_out_0_loc = alloca i64 1"   --->   Operation 81 'alloca' 'AOV_1_out_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%AOV_2_out_0_loc = alloca i64 1"   --->   Operation 82 'alloca' 'AOV_2_out_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%AOV_3_out_0_loc = alloca i64 1"   --->   Operation 83 'alloca' 'AOV_3_out_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%AOV_4_out_0_loc = alloca i64 1"   --->   Operation 84 'alloca' 'AOV_4_out_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%AOV_5_out_0_loc = alloca i64 1"   --->   Operation 85 'alloca' 'AOV_5_out_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%AOV_6_out_0_loc = alloca i64 1"   --->   Operation 86 'alloca' 'AOV_6_out_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%AOV_7_out_0_loc = alloca i64 1"   --->   Operation 87 'alloca' 'AOV_7_out_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%dest_AOV = alloca i64 1" [detector_solid/abs_solid_detector.cpp:468]   --->   Operation 88 'alloca' 'dest_AOV' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_cast = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %inputAOV_read, i32 6, i32 63"   --->   Operation 89 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i58 %p_cast"   --->   Operation 90 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %p_cast_cast"   --->   Operation 91 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [70/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 92 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 2 <SV = 1> <Delay = 13.1>
ST_2 : Operation 93 [69/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 93 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 13.1>
ST_3 : Operation 94 [68/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 94 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 13.1>
ST_4 : Operation 95 [67/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 95 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 13.1>
ST_5 : Operation 96 [66/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 96 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 13.1>
ST_6 : Operation 97 [65/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 97 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 13.1>
ST_7 : Operation 98 [64/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 98 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 13.1>
ST_8 : Operation 99 [63/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 99 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 13.1>
ST_9 : Operation 100 [62/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 100 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 13.1>
ST_10 : Operation 101 [61/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 101 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 13.1>
ST_11 : Operation 102 [60/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 102 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 13.1>
ST_12 : Operation 103 [59/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 103 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 13.1>
ST_13 : Operation 104 [58/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 104 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 13.1>
ST_14 : Operation 105 [57/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 105 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 13.1>
ST_15 : Operation 106 [56/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 106 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 13.1>
ST_16 : Operation 107 [55/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 107 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 13.1>
ST_17 : Operation 108 [54/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 108 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 13.1>
ST_18 : Operation 109 [53/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 109 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 13.1>
ST_19 : Operation 110 [52/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 110 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 13.1>
ST_20 : Operation 111 [51/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 111 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 13.1>
ST_21 : Operation 112 [50/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 112 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 13.1>
ST_22 : Operation 113 [49/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 113 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 13.1>
ST_23 : Operation 114 [48/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 114 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 13.1>
ST_24 : Operation 115 [47/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 115 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 13.1>
ST_25 : Operation 116 [46/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 116 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 13.1>
ST_26 : Operation 117 [45/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 117 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 13.1>
ST_27 : Operation 118 [44/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 118 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 13.1>
ST_28 : Operation 119 [43/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 119 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 13.1>
ST_29 : Operation 120 [42/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 120 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 13.1>
ST_30 : Operation 121 [41/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 121 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 13.1>
ST_31 : Operation 122 [40/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 122 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 13.1>
ST_32 : Operation 123 [39/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 123 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 13.1>
ST_33 : Operation 124 [38/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 124 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 13.1>
ST_34 : Operation 125 [37/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 125 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 13.1>
ST_35 : Operation 126 [36/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 126 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 13.1>
ST_36 : Operation 127 [35/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 127 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 13.1>
ST_37 : Operation 128 [34/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 128 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 13.1>
ST_38 : Operation 129 [33/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 129 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 13.1>
ST_39 : Operation 130 [32/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 130 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 13.1>
ST_40 : Operation 131 [31/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 131 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 13.1>
ST_41 : Operation 132 [30/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 132 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 13.1>
ST_42 : Operation 133 [29/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 133 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 13.1>
ST_43 : Operation 134 [28/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 134 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 13.1>
ST_44 : Operation 135 [27/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 135 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 13.1>
ST_45 : Operation 136 [26/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 136 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 13.1>
ST_46 : Operation 137 [25/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 137 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 13.1>
ST_47 : Operation 138 [24/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 138 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 13.1>
ST_48 : Operation 139 [23/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 139 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 13.1>
ST_49 : Operation 140 [22/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 140 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 13.1>
ST_50 : Operation 141 [21/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 141 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 13.1>
ST_51 : Operation 142 [20/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 142 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 13.1>
ST_52 : Operation 143 [19/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 143 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 13.1>
ST_53 : Operation 144 [18/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 144 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 13.1>
ST_54 : Operation 145 [17/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 145 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 13.1>
ST_55 : Operation 146 [16/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 146 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 13.1>
ST_56 : Operation 147 [15/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 147 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 13.1>
ST_57 : Operation 148 [14/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 148 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 13.1>
ST_58 : Operation 149 [13/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 149 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 13.1>
ST_59 : Operation 150 [12/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 150 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 13.1>
ST_60 : Operation 151 [11/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 151 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 13.1>
ST_61 : Operation 152 [10/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 152 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 13.1>
ST_62 : Operation 153 [9/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 153 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 13.1>
ST_63 : Operation 154 [8/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 154 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 13.1>
ST_64 : Operation 155 [7/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 155 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 13.1>
ST_65 : Operation 156 [6/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 156 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 13.1>
ST_66 : Operation 157 [5/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 157 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 13.1>
ST_67 : Operation 158 [4/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 158 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 13.1>
ST_68 : Operation 159 [3/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 159 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 13.1>
ST_69 : Operation 160 [2/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 160 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 13.1>
ST_70 : Operation 161 [1/70] (13.1ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i512P1A, i512 %gmem_addr, i32 1"   --->   Operation 161 'readreq' 'gmem_load_req' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 13.1>
ST_71 : Operation 162 [1/1] (13.1ns)   --->   "%gmem_addr_read = read i512 @_ssdm_op_Read.m_axi.i512P1A, i512 %gmem_addr"   --->   Operation 162 'read' 'gmem_addr_read' <Predicate = true> <Delay = 13.1> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 163 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 96, i32 127"   --->   Operation 163 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 128, i32 159"   --->   Operation 164 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 160, i32 191"   --->   Operation 165 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 192, i32 223"   --->   Operation 166 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 224, i32 255"   --->   Operation 167 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 256, i32 287"   --->   Operation 168 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 288, i32 319"   --->   Operation 169 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i512.i32.i32, i512 %gmem_addr_read, i32 320, i32 351"   --->   Operation 170 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 171 [1/1] (0.00ns)   --->   "%empty_211 = trunc i512 %gmem_addr_read"   --->   Operation 171 'trunc' 'empty_211' <Predicate = true> <Delay = 0.00>

State 72 <SV = 71> <Delay = 2.32>
ST_72 : Operation 172 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %tmp"   --->   Operation 172 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 173 [1/1] (0.00ns)   --->   "%dest_AOV_addr = getelementptr i32 %dest_AOV, i64 0, i64 0"   --->   Operation 173 'getelementptr' 'dest_AOV_addr' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 174 [1/1] (0.00ns)   --->   "%empty_204 = bitcast i32 %tmp_s"   --->   Operation 174 'bitcast' 'empty_204' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 175 [1/1] (0.00ns)   --->   "%dest_AOV_addr_8 = getelementptr i32 %dest_AOV, i64 0, i64 1"   --->   Operation 175 'getelementptr' 'dest_AOV_addr_8' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 176 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty, i3 %dest_AOV_addr"   --->   Operation 176 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_72 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_204, i3 %dest_AOV_addr_8"   --->   Operation 177 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 73 <SV = 72> <Delay = 2.32>
ST_73 : Operation 178 [1/1] (0.00ns)   --->   "%empty_205 = bitcast i32 %tmp_55"   --->   Operation 178 'bitcast' 'empty_205' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 179 [1/1] (0.00ns)   --->   "%dest_AOV_addr_9 = getelementptr i32 %dest_AOV, i64 0, i64 2"   --->   Operation 179 'getelementptr' 'dest_AOV_addr_9' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 180 [1/1] (0.00ns)   --->   "%empty_206 = bitcast i32 %tmp_56"   --->   Operation 180 'bitcast' 'empty_206' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 181 [1/1] (0.00ns)   --->   "%dest_AOV_addr_10 = getelementptr i32 %dest_AOV, i64 0, i64 3"   --->   Operation 181 'getelementptr' 'dest_AOV_addr_10' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_205, i3 %dest_AOV_addr_9"   --->   Operation 182 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_73 : Operation 183 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_206, i3 %dest_AOV_addr_10"   --->   Operation 183 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 74 <SV = 73> <Delay = 2.32>
ST_74 : Operation 184 [1/1] (0.00ns)   --->   "%empty_207 = bitcast i32 %tmp_57"   --->   Operation 184 'bitcast' 'empty_207' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 185 [1/1] (0.00ns)   --->   "%dest_AOV_addr_11 = getelementptr i32 %dest_AOV, i64 0, i64 4"   --->   Operation 185 'getelementptr' 'dest_AOV_addr_11' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 186 [1/1] (0.00ns)   --->   "%empty_208 = bitcast i32 %tmp_58"   --->   Operation 186 'bitcast' 'empty_208' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 187 [1/1] (0.00ns)   --->   "%dest_AOV_addr_12 = getelementptr i32 %dest_AOV, i64 0, i64 5"   --->   Operation 187 'getelementptr' 'dest_AOV_addr_12' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 188 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_207, i3 %dest_AOV_addr_11"   --->   Operation 188 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_74 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_208, i3 %dest_AOV_addr_12"   --->   Operation 189 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 75 <SV = 74> <Delay = 2.32>
ST_75 : Operation 190 [1/1] (0.00ns)   --->   "%empty_209 = bitcast i32 %tmp_59"   --->   Operation 190 'bitcast' 'empty_209' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 191 [1/1] (0.00ns)   --->   "%dest_AOV_addr_13 = getelementptr i32 %dest_AOV, i64 0, i64 6"   --->   Operation 191 'getelementptr' 'dest_AOV_addr_13' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 192 [1/1] (0.00ns)   --->   "%empty_210 = bitcast i32 %tmp_60"   --->   Operation 192 'bitcast' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 193 [1/1] (0.00ns)   --->   "%dest_AOV_addr_14 = getelementptr i32 %dest_AOV, i64 0, i64 7"   --->   Operation 193 'getelementptr' 'dest_AOV_addr_14' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_209, i3 %dest_AOV_addr_13"   --->   Operation 194 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_75 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln0 = store i32 %empty_210, i3 %dest_AOV_addr_14"   --->   Operation 195 'store' 'store_ln0' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 196 [2/2] (0.00ns)   --->   "%call_ln0 = call void @read_data_Pipeline_1, i32 %dest_AOV, i32 %AOV_7_out_0_loc, i32 %AOV_6_out_0_loc, i32 %AOV_5_out_0_loc, i32 %AOV_4_out_0_loc, i32 %AOV_3_out_0_loc, i32 %AOV_2_out_0_loc, i32 %AOV_1_out_0_loc, i32 %AOV_0_out_0_loc"   --->   Operation 196 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 76> <Delay = 2.89>
ST_77 : Operation 197 [1/2] (2.89ns)   --->   "%call_ln0 = call void @read_data_Pipeline_1, i32 %dest_AOV, i32 %AOV_7_out_0_loc, i32 %AOV_6_out_0_loc, i32 %AOV_5_out_0_loc, i32 %AOV_4_out_0_loc, i32 %AOV_3_out_0_loc, i32 %AOV_2_out_0_loc, i32 %AOV_1_out_0_loc, i32 %AOV_0_out_0_loc"   --->   Operation 197 'call' 'call_ln0' <Predicate = true> <Delay = 2.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 77> <Delay = 0.00>
ST_78 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_17, i32 0, i32 0, void @empty_8, i32 64, i32 0, void @empty_9, void @empty_10, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 199 [1/1] (0.00ns)   --->   "%write_ln464 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %copying, i8 0" [detector_solid/abs_solid_detector.cpp:464]   --->   Operation 199 'write' 'write_ln464' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 200 [1/1] (0.00ns)   --->   "%AOV_7_out_0_loc_load = load i32 %AOV_7_out_0_loc"   --->   Operation 200 'load' 'AOV_7_out_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 201 [1/1] (0.00ns)   --->   "%AOV_6_out_0_loc_load = load i32 %AOV_6_out_0_loc"   --->   Operation 201 'load' 'AOV_6_out_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 202 [1/1] (0.00ns)   --->   "%AOV_5_out_0_loc_load = load i32 %AOV_5_out_0_loc"   --->   Operation 202 'load' 'AOV_5_out_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 203 [1/1] (0.00ns)   --->   "%AOV_4_out_0_loc_load = load i32 %AOV_4_out_0_loc"   --->   Operation 203 'load' 'AOV_4_out_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 204 [1/1] (0.00ns)   --->   "%AOV_3_out_0_loc_load = load i32 %AOV_3_out_0_loc"   --->   Operation 204 'load' 'AOV_3_out_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 205 [1/1] (0.00ns)   --->   "%AOV_2_out_0_loc_load = load i32 %AOV_2_out_0_loc"   --->   Operation 205 'load' 'AOV_2_out_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 206 [1/1] (0.00ns)   --->   "%AOV_1_out_0_loc_load = load i32 %AOV_1_out_0_loc"   --->   Operation 206 'load' 'AOV_1_out_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 207 [1/1] (0.00ns)   --->   "%AOV_0_out_0_loc_load = load i32 %AOV_0_out_0_loc"   --->   Operation 207 'load' 'AOV_0_out_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 208 [1/1] (0.00ns)   --->   "%mrv = insertvalue i262 <undef>, i6 %empty_211" [detector_solid/abs_solid_detector.cpp:479]   --->   Operation 208 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i262 %mrv, i32 %AOV_0_out_0_loc_load" [detector_solid/abs_solid_detector.cpp:479]   --->   Operation 209 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i262 %mrv_1, i32 %AOV_1_out_0_loc_load" [detector_solid/abs_solid_detector.cpp:479]   --->   Operation 210 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 211 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i262 %mrv_2, i32 %AOV_2_out_0_loc_load" [detector_solid/abs_solid_detector.cpp:479]   --->   Operation 211 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 212 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i262 %mrv_3, i32 %AOV_3_out_0_loc_load" [detector_solid/abs_solid_detector.cpp:479]   --->   Operation 212 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 213 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i262 %mrv_4, i32 %AOV_4_out_0_loc_load" [detector_solid/abs_solid_detector.cpp:479]   --->   Operation 213 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 214 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i262 %mrv_5, i32 %AOV_5_out_0_loc_load" [detector_solid/abs_solid_detector.cpp:479]   --->   Operation 214 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 215 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i262 %mrv_6, i32 %AOV_6_out_0_loc_load" [detector_solid/abs_solid_detector.cpp:479]   --->   Operation 215 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 216 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i262 %mrv_7, i32 %AOV_7_out_0_loc_load" [detector_solid/abs_solid_detector.cpp:479]   --->   Operation 216 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 217 [1/1] (0.00ns)   --->   "%ret_ln479 = ret i262 %mrv_8" [detector_solid/abs_solid_detector.cpp:479]   --->   Operation 217 'ret' 'ret_ln479' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 13.1ns
The critical path consists of the following:
	wire read operation ('inputAOV_read') on port 'inputAOV' [4]  (0 ns)
	'getelementptr' operation ('gmem_addr') [17]  (0 ns)
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 2>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 3>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 4>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 5>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 6>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 7>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 8>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 9>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 10>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 11>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 12>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 13>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 14>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 15>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 16>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 17>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 18>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 19>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 20>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 21>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 22>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 23>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 24>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 25>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 26>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 27>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 28>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 29>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 30>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 31>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 32>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 33>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 34>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 35>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 36>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 37>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 38>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 39>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 40>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 41>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 42>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 43>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 44>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 45>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 46>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 47>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 48>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 49>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 50>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 51>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 52>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 53>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 54>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 55>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 56>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 57>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 58>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 59>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 60>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 61>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 62>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 63>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 64>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 65>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 66>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 67>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 68>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 69>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 70>: 13.1ns
The critical path consists of the following:
	bus request operation ('gmem_load_req') on port 'gmem' [18]  (13.1 ns)

 <State 71>: 13.1ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read') on port 'gmem' [19]  (13.1 ns)

 <State 72>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty' on array 'dest.AOV', detector_solid/abs_solid_detector.cpp:468 [44]  (2.32 ns)

 <State 73>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_205' on array 'dest.AOV', detector_solid/abs_solid_detector.cpp:468 [46]  (2.32 ns)

 <State 74>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_207' on array 'dest.AOV', detector_solid/abs_solid_detector.cpp:468 [48]  (2.32 ns)

 <State 75>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln0') of variable 'empty_209' on array 'dest.AOV', detector_solid/abs_solid_detector.cpp:468 [50]  (2.32 ns)

 <State 76>: 0ns
The critical path consists of the following:

 <State 77>: 2.89ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'read_data_Pipeline_1' [54]  (2.89 ns)

 <State 78>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
