
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v' to AST representation.
Generating RTLIL representation for module `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0
Automatically selected dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0

2.3. Analyzing design hierarchy..
Top module:  \dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:696$22 in module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:688$19 in module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:680$16 in module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:672$13 in module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:664$10 in module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:696$22'.
     1/2: $2\ap_return_4[15:0]
     2/2: $1\ap_return_4[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:688$19'.
     1/2: $2\ap_return_3[15:0]
     2/2: $1\ap_return_3[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:680$16'.
     1/2: $2\ap_return_2[15:0]
     2/2: $1\ap_return_2[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:672$13'.
     1/2: $2\ap_return_1[15:0]
     2/2: $1\ap_return_1[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:664$10'.
     1/2: $2\ap_return_0[15:0]
     2/2: $1\ap_return_0[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
     1/32: $0\data_31_V_read_int_reg[15:0]
     2/32: $0\data_30_V_read_int_reg[15:0]
     3/32: $0\data_29_V_read_int_reg[15:0]
     4/32: $0\data_28_V_read_int_reg[15:0]
     5/32: $0\data_27_V_read_int_reg[15:0]
     6/32: $0\data_26_V_read_int_reg[15:0]
     7/32: $0\data_25_V_read_int_reg[15:0]
     8/32: $0\data_24_V_read_int_reg[15:0]
     9/32: $0\data_23_V_read_int_reg[15:0]
    10/32: $0\data_22_V_read_int_reg[15:0]
    11/32: $0\data_21_V_read_int_reg[15:0]
    12/32: $0\data_20_V_read_int_reg[15:0]
    13/32: $0\data_19_V_read_int_reg[15:0]
    14/32: $0\data_18_V_read_int_reg[15:0]
    15/32: $0\data_17_V_read_int_reg[15:0]
    16/32: $0\data_16_V_read_int_reg[15:0]
    17/32: $0\data_15_V_read_int_reg[15:0]
    18/32: $0\data_14_V_read_int_reg[15:0]
    19/32: $0\data_13_V_read_int_reg[15:0]
    20/32: $0\data_12_V_read_int_reg[15:0]
    21/32: $0\data_11_V_read_int_reg[15:0]
    22/32: $0\data_10_V_read_int_reg[15:0]
    23/32: $0\data_9_V_read_int_reg[15:0]
    24/32: $0\data_8_V_read_int_reg[15:0]
    25/32: $0\data_7_V_read_int_reg[15:0]
    26/32: $0\data_6_V_read_int_reg[15:0]
    27/32: $0\data_5_V_read_int_reg[15:0]
    28/32: $0\data_4_V_read_int_reg[15:0]
    29/32: $0\data_3_V_read_int_reg[15:0]
    30/32: $0\data_2_V_read_int_reg[15:0]
    31/32: $0\data_1_V_read_int_reg[15:0]
    32/32: $0\data_0_V_read_int_reg[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:617$6'.
     1/5: $0\ap_return_4_int_reg[15:0]
     2/5: $0\ap_return_3_int_reg[15:0]
     3/5: $0\ap_return_2_int_reg[15:0]
     4/5: $0\ap_return_1_int_reg[15:0]
     5/5: $0\ap_return_0_int_reg[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
     1/161: $0\add_ln703_194_reg_1431[15:0]
     2/161: $0\add_ln703_192_reg_1425[15:0]
     3/161: $0\sub_ln703_64_reg_1420[15:0]
     4/161: $0\sub_ln703_62_reg_1415[15:0]
     5/161: $0\add_ln703_189_reg_1410[15:0]
     6/161: $0\sub_ln703_61_reg_1405[15:0]
     7/161: $0\add_ln703_184_reg_1400[15:0]
     8/161: $0\add_ln703_180_reg_1395[15:0]
     9/161: $0\sub_ln703_50_reg_1390[15:0]
    10/161: $0\sub_ln703_49_reg_1385[15:0]
    11/161: $0\add_ln703_173_reg_1380[15:0]
    12/161: $0\sub_ln703_46_reg_1375[15:0]
    13/161: $0\add_ln703_176_reg_1370_pp0_iter5_reg[15:0]
    14/161: $0\add_ln703_176_reg_1370[15:0]
    15/161: $0\sub_ln703_41_reg_1365[15:0]
    16/161: $0\add_ln703_167_reg_1360[15:0]
    17/161: $0\sub_ln703_38_reg_1355[15:0]
    18/161: $0\add_ln703_163_reg_1350[15:0]
    19/161: $0\add_ln703_166_reg_1344[15:0]
    20/161: $0\sub_ln703_33_reg_1339[15:0]
    21/161: $0\sub_ln703_30_reg_1334[15:0]
    22/161: $0\sub_ln703_28_reg_1329[15:0]
    23/161: $0\sub_ln703_26_reg_1324[15:0]
    24/161: $0\sub_ln703_25_reg_1319[15:0]
    25/161: $0\add_ln703_149_reg_1314[15:0]
    26/161: $0\add_ln703_148_reg_1309[15:0]
    27/161: $0\add_ln703_147_reg_1304[15:0]
    28/161: $0\add_ln703_146_reg_1299[15:0]
    29/161: $0\sub_ln703_18_reg_1294[15:0]
    30/161: $0\add_ln703_145_reg_1289[15:0]
    31/161: $0\add_ln703_139_reg_1284[15:0]
    32/161: $0\add_ln703_138_reg_1278[15:0]
    33/161: $0\sub_ln703_9_reg_1273[15:0]
    34/161: $0\add_ln703_136_reg_1268[15:0]
    35/161: $0\sub_ln703_6_reg_1263[15:0]
    36/161: $0\sub_ln703_5_reg_1258[15:0]
    37/161: $0\sub_ln703_1_reg_1252[15:0]
    38/161: $0\add_ln703_reg_1246[15:0]
    39/161: $0\data_2_V_read_8_reg_1240[15:0]
    40/161: $0\data_3_V_read_8_reg_1232[15:0]
    41/161: $0\data_4_V_read_8_reg_1224[15:0]
    42/161: $0\data_5_V_read_7_reg_1215_pp0_iter1_reg[15:0]
    43/161: $0\data_5_V_read_7_reg_1215[15:0]
    44/161: $0\data_6_V_read_7_reg_1208[15:0]
    45/161: $0\data_7_V_read_7_reg_1201_pp0_iter1_reg[15:0]
    46/161: $0\data_7_V_read_7_reg_1201[15:0]
    47/161: $0\data_8_V_read_6_reg_1192_pp0_iter1_reg[15:0]
    48/161: $0\data_8_V_read_6_reg_1192[15:0]
    49/161: $0\data_9_V_read_6_reg_1183_pp0_iter1_reg[15:0]
    50/161: $0\data_9_V_read_6_reg_1183[15:0]
    51/161: $0\data_10_V_read11_reg_1174_pp0_iter2_reg[15:0]
    52/161: $0\data_10_V_read11_reg_1174_pp0_iter1_reg[15:0]
    53/161: $0\data_10_V_read11_reg_1174[15:0]
    54/161: $0\data_11_V_read12_reg_1165_pp0_iter2_reg[15:0]
    55/161: $0\data_11_V_read12_reg_1165_pp0_iter1_reg[15:0]
    56/161: $0\data_11_V_read12_reg_1165[15:0]
    57/161: $0\data_12_V_read13_reg_1156_pp0_iter2_reg[15:0]
    58/161: $0\data_12_V_read13_reg_1156_pp0_iter1_reg[15:0]
    59/161: $0\data_12_V_read13_reg_1156[15:0]
    60/161: $0\data_13_V_read14_reg_1147_pp0_iter2_reg[15:0]
    61/161: $0\data_13_V_read14_reg_1147_pp0_iter1_reg[15:0]
    62/161: $0\data_13_V_read14_reg_1147[15:0]
    63/161: $0\data_14_V_read15_reg_1138_pp0_iter3_reg[15:0]
    64/161: $0\data_14_V_read15_reg_1138_pp0_iter2_reg[15:0]
    65/161: $0\data_14_V_read15_reg_1138_pp0_iter1_reg[15:0]
    66/161: $0\data_14_V_read15_reg_1138[15:0]
    67/161: $0\data_15_V_read16_reg_1129_pp0_iter3_reg[15:0]
    68/161: $0\data_15_V_read16_reg_1129_pp0_iter2_reg[15:0]
    69/161: $0\data_15_V_read16_reg_1129_pp0_iter1_reg[15:0]
    70/161: $0\data_15_V_read16_reg_1129[15:0]
    71/161: $0\data_16_V_read_7_reg_1120_pp0_iter3_reg[15:0]
    72/161: $0\data_16_V_read_7_reg_1120_pp0_iter2_reg[15:0]
    73/161: $0\data_16_V_read_7_reg_1120_pp0_iter1_reg[15:0]
    74/161: $0\data_16_V_read_7_reg_1120[15:0]
    75/161: $0\data_17_V_read_7_reg_1111_pp0_iter3_reg[15:0]
    76/161: $0\data_17_V_read_7_reg_1111_pp0_iter2_reg[15:0]
    77/161: $0\data_17_V_read_7_reg_1111_pp0_iter1_reg[15:0]
    78/161: $0\data_17_V_read_7_reg_1111[15:0]
    79/161: $0\data_18_V_read_6_reg_1103_pp0_iter4_reg[15:0]
    80/161: $0\data_18_V_read_6_reg_1103_pp0_iter3_reg[15:0]
    81/161: $0\data_18_V_read_6_reg_1103_pp0_iter2_reg[15:0]
    82/161: $0\data_18_V_read_6_reg_1103_pp0_iter1_reg[15:0]
    83/161: $0\data_18_V_read_6_reg_1103[15:0]
    84/161: $0\data_19_V_read_6_reg_1095_pp0_iter4_reg[15:0]
    85/161: $0\data_19_V_read_6_reg_1095_pp0_iter3_reg[15:0]
    86/161: $0\data_19_V_read_6_reg_1095_pp0_iter2_reg[15:0]
    87/161: $0\data_19_V_read_6_reg_1095_pp0_iter1_reg[15:0]
    88/161: $0\data_19_V_read_6_reg_1095[15:0]
    89/161: $0\data_20_V_read21_reg_1086_pp0_iter4_reg[15:0]
    90/161: $0\data_20_V_read21_reg_1086_pp0_iter3_reg[15:0]
    91/161: $0\data_20_V_read21_reg_1086_pp0_iter2_reg[15:0]
    92/161: $0\data_20_V_read21_reg_1086_pp0_iter1_reg[15:0]
    93/161: $0\data_20_V_read21_reg_1086[15:0]
    94/161: $0\data_21_V_read22_reg_1077_pp0_iter4_reg[15:0]
    95/161: $0\data_21_V_read22_reg_1077_pp0_iter3_reg[15:0]
    96/161: $0\data_21_V_read22_reg_1077_pp0_iter2_reg[15:0]
    97/161: $0\data_21_V_read22_reg_1077_pp0_iter1_reg[15:0]
    98/161: $0\data_21_V_read22_reg_1077[15:0]
    99/161: $0\data_22_V_read23_reg_1068_pp0_iter5_reg[15:0]
   100/161: $0\data_22_V_read23_reg_1068_pp0_iter4_reg[15:0]
   101/161: $0\data_22_V_read23_reg_1068_pp0_iter3_reg[15:0]
   102/161: $0\data_22_V_read23_reg_1068_pp0_iter2_reg[15:0]
   103/161: $0\data_22_V_read23_reg_1068_pp0_iter1_reg[15:0]
   104/161: $0\data_22_V_read23_reg_1068[15:0]
   105/161: $0\data_23_V_read24_reg_1059_pp0_iter4_reg[15:0]
   106/161: $0\data_23_V_read24_reg_1059_pp0_iter3_reg[15:0]
   107/161: $0\data_23_V_read24_reg_1059_pp0_iter2_reg[15:0]
   108/161: $0\data_23_V_read24_reg_1059_pp0_iter1_reg[15:0]
   109/161: $0\data_23_V_read24_reg_1059[15:0]
   110/161: $0\data_24_V_read25_reg_1050_pp0_iter5_reg[15:0]
   111/161: $0\data_24_V_read25_reg_1050_pp0_iter4_reg[15:0]
   112/161: $0\data_24_V_read25_reg_1050_pp0_iter3_reg[15:0]
   113/161: $0\data_24_V_read25_reg_1050_pp0_iter2_reg[15:0]
   114/161: $0\data_24_V_read25_reg_1050_pp0_iter1_reg[15:0]
   115/161: $0\data_24_V_read25_reg_1050[15:0]
   116/161: $0\data_25_V_read26_reg_1041_pp0_iter5_reg[15:0]
   117/161: $0\data_25_V_read26_reg_1041_pp0_iter4_reg[15:0]
   118/161: $0\data_25_V_read26_reg_1041_pp0_iter3_reg[15:0]
   119/161: $0\data_25_V_read26_reg_1041_pp0_iter2_reg[15:0]
   120/161: $0\data_25_V_read26_reg_1041_pp0_iter1_reg[15:0]
   121/161: $0\data_25_V_read26_reg_1041[15:0]
   122/161: $0\data_26_V_read_7_reg_1032_pp0_iter5_reg[15:0]
   123/161: $0\data_26_V_read_7_reg_1032_pp0_iter4_reg[15:0]
   124/161: $0\data_26_V_read_7_reg_1032_pp0_iter3_reg[15:0]
   125/161: $0\data_26_V_read_7_reg_1032_pp0_iter2_reg[15:0]
   126/161: $0\data_26_V_read_7_reg_1032_pp0_iter1_reg[15:0]
   127/161: $0\data_26_V_read_7_reg_1032[15:0]
   128/161: $0\data_27_V_read_7_reg_1023_pp0_iter5_reg[15:0]
   129/161: $0\data_27_V_read_7_reg_1023_pp0_iter4_reg[15:0]
   130/161: $0\data_27_V_read_7_reg_1023_pp0_iter3_reg[15:0]
   131/161: $0\data_27_V_read_7_reg_1023_pp0_iter2_reg[15:0]
   132/161: $0\data_27_V_read_7_reg_1023_pp0_iter1_reg[15:0]
   133/161: $0\data_27_V_read_7_reg_1023[15:0]
   134/161: $0\data_28_V_read_6_reg_1014_pp0_iter6_reg[15:0]
   135/161: $0\data_28_V_read_6_reg_1014_pp0_iter5_reg[15:0]
   136/161: $0\data_28_V_read_6_reg_1014_pp0_iter4_reg[15:0]
   137/161: $0\data_28_V_read_6_reg_1014_pp0_iter3_reg[15:0]
   138/161: $0\data_28_V_read_6_reg_1014_pp0_iter2_reg[15:0]
   139/161: $0\data_28_V_read_6_reg_1014_pp0_iter1_reg[15:0]
   140/161: $0\data_28_V_read_6_reg_1014[15:0]
   141/161: $0\data_29_V_read_6_reg_1006_pp0_iter6_reg[15:0]
   142/161: $0\data_29_V_read_6_reg_1006_pp0_iter5_reg[15:0]
   143/161: $0\data_29_V_read_6_reg_1006_pp0_iter4_reg[15:0]
   144/161: $0\data_29_V_read_6_reg_1006_pp0_iter3_reg[15:0]
   145/161: $0\data_29_V_read_6_reg_1006_pp0_iter2_reg[15:0]
   146/161: $0\data_29_V_read_6_reg_1006_pp0_iter1_reg[15:0]
   147/161: $0\data_29_V_read_6_reg_1006[15:0]
   148/161: $0\data_30_V_read31_reg_998_pp0_iter6_reg[15:0]
   149/161: $0\data_30_V_read31_reg_998_pp0_iter5_reg[15:0]
   150/161: $0\data_30_V_read31_reg_998_pp0_iter4_reg[15:0]
   151/161: $0\data_30_V_read31_reg_998_pp0_iter3_reg[15:0]
   152/161: $0\data_30_V_read31_reg_998_pp0_iter2_reg[15:0]
   153/161: $0\data_30_V_read31_reg_998_pp0_iter1_reg[15:0]
   154/161: $0\data_30_V_read31_reg_998[15:0]
   155/161: $0\data_31_V_read32_reg_989_pp0_iter6_reg[15:0]
   156/161: $0\data_31_V_read32_reg_989_pp0_iter5_reg[15:0]
   157/161: $0\data_31_V_read32_reg_989_pp0_iter4_reg[15:0]
   158/161: $0\data_31_V_read32_reg_989_pp0_iter3_reg[15:0]
   159/161: $0\data_31_V_read32_reg_989_pp0_iter2_reg[15:0]
   160/161: $0\data_31_V_read32_reg_989_pp0_iter1_reg[15:0]
   161/161: $0\data_31_V_read32_reg_989[15:0]
Creating decoders for process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:447$1'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\ap_return_4' from process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:696$22': $auto$proc_dlatch.cc:427:proc_dlatch$636
Latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\ap_return_3' from process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:688$19': $auto$proc_dlatch.cc:427:proc_dlatch$663
Latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\ap_return_2' from process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:680$16': $auto$proc_dlatch.cc:427:proc_dlatch$690
Latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\ap_return_1' from process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:672$13': $auto$proc_dlatch.cc:427:proc_dlatch$717
Latch inferred for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\ap_return_0' from process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:664$10': $auto$proc_dlatch.cc:427:proc_dlatch$744

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_0_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$745' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_1_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$746' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_2_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$747' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_3_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$748' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_4_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$749' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_5_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$750' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_6_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$751' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_7_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$752' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_8_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$753' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_9_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$754' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_10_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$755' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_11_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$756' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_12_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$757' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_13_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$758' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_14_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$759' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_15_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$760' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_16_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$761' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_17_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$762' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_18_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$763' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_19_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$764' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_20_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$765' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_21_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$766' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_22_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$767' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_23_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$768' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_24_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$769' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_25_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$770' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_26_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$771' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_27_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$772' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_28_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$773' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_29_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$774' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_30_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$775' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_31_V_read_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
  created $dff cell `$procdff$776' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\ap_return_0_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:617$6'.
  created $dff cell `$procdff$777' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\ap_return_1_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:617$6'.
  created $dff cell `$procdff$778' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\ap_return_2_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:617$6'.
  created $dff cell `$procdff$779' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\ap_return_3_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:617$6'.
  created $dff cell `$procdff$780' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\ap_return_4_int_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:617$6'.
  created $dff cell `$procdff$781' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_31_V_read32_reg_989' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$782' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_31_V_read32_reg_989_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$783' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_31_V_read32_reg_989_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$784' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_31_V_read32_reg_989_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$785' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_31_V_read32_reg_989_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$786' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_31_V_read32_reg_989_pp0_iter5_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$787' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_31_V_read32_reg_989_pp0_iter6_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$788' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_30_V_read31_reg_998' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$789' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_30_V_read31_reg_998_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$790' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_30_V_read31_reg_998_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$791' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_30_V_read31_reg_998_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$792' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_30_V_read31_reg_998_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$793' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_30_V_read31_reg_998_pp0_iter5_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$794' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_30_V_read31_reg_998_pp0_iter6_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$795' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_29_V_read_6_reg_1006' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$796' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_29_V_read_6_reg_1006_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$797' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_29_V_read_6_reg_1006_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$798' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_29_V_read_6_reg_1006_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$799' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_29_V_read_6_reg_1006_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$800' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_29_V_read_6_reg_1006_pp0_iter5_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$801' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_29_V_read_6_reg_1006_pp0_iter6_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$802' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_28_V_read_6_reg_1014' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$803' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_28_V_read_6_reg_1014_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$804' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_28_V_read_6_reg_1014_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$805' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_28_V_read_6_reg_1014_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$806' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_28_V_read_6_reg_1014_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$807' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_28_V_read_6_reg_1014_pp0_iter5_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$808' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_28_V_read_6_reg_1014_pp0_iter6_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$809' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_27_V_read_7_reg_1023' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$810' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_27_V_read_7_reg_1023_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$811' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_27_V_read_7_reg_1023_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$812' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_27_V_read_7_reg_1023_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$813' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_27_V_read_7_reg_1023_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$814' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_27_V_read_7_reg_1023_pp0_iter5_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$815' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_26_V_read_7_reg_1032' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$816' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_26_V_read_7_reg_1032_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$817' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_26_V_read_7_reg_1032_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$818' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_26_V_read_7_reg_1032_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$819' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_26_V_read_7_reg_1032_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$820' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_26_V_read_7_reg_1032_pp0_iter5_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$821' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_25_V_read26_reg_1041' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$822' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_25_V_read26_reg_1041_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$823' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_25_V_read26_reg_1041_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$824' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_25_V_read26_reg_1041_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$825' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_25_V_read26_reg_1041_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$826' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_25_V_read26_reg_1041_pp0_iter5_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$827' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_24_V_read25_reg_1050' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$828' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_24_V_read25_reg_1050_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$829' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_24_V_read25_reg_1050_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$830' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_24_V_read25_reg_1050_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$831' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_24_V_read25_reg_1050_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$832' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_24_V_read25_reg_1050_pp0_iter5_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$833' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_23_V_read24_reg_1059' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$834' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_23_V_read24_reg_1059_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$835' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_23_V_read24_reg_1059_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$836' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_23_V_read24_reg_1059_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$837' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_23_V_read24_reg_1059_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$838' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_22_V_read23_reg_1068' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$839' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_22_V_read23_reg_1068_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$840' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_22_V_read23_reg_1068_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$841' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_22_V_read23_reg_1068_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$842' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_22_V_read23_reg_1068_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$843' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_22_V_read23_reg_1068_pp0_iter5_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$844' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_21_V_read22_reg_1077' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$845' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_21_V_read22_reg_1077_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$846' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_21_V_read22_reg_1077_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$847' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_21_V_read22_reg_1077_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$848' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_21_V_read22_reg_1077_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$849' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_20_V_read21_reg_1086' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$850' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_20_V_read21_reg_1086_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$851' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_20_V_read21_reg_1086_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$852' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_20_V_read21_reg_1086_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$853' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_20_V_read21_reg_1086_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$854' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_19_V_read_6_reg_1095' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$855' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_19_V_read_6_reg_1095_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$856' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_19_V_read_6_reg_1095_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$857' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_19_V_read_6_reg_1095_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$858' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_19_V_read_6_reg_1095_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$859' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_18_V_read_6_reg_1103' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$860' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_18_V_read_6_reg_1103_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$861' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_18_V_read_6_reg_1103_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$862' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_18_V_read_6_reg_1103_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$863' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_18_V_read_6_reg_1103_pp0_iter4_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$864' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_17_V_read_7_reg_1111' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$865' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_17_V_read_7_reg_1111_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$866' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_17_V_read_7_reg_1111_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$867' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_17_V_read_7_reg_1111_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$868' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_16_V_read_7_reg_1120' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$869' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_16_V_read_7_reg_1120_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$870' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_16_V_read_7_reg_1120_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_16_V_read_7_reg_1120_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_15_V_read16_reg_1129' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_15_V_read16_reg_1129_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_15_V_read16_reg_1129_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_15_V_read16_reg_1129_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_14_V_read15_reg_1138' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_14_V_read15_reg_1138_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_14_V_read15_reg_1138_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_14_V_read15_reg_1138_pp0_iter3_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_13_V_read14_reg_1147' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_13_V_read14_reg_1147_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_13_V_read14_reg_1147_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_12_V_read13_reg_1156' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_12_V_read13_reg_1156_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_12_V_read13_reg_1156_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_11_V_read12_reg_1165' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_11_V_read12_reg_1165_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_11_V_read12_reg_1165_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_10_V_read11_reg_1174' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_10_V_read11_reg_1174_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_10_V_read11_reg_1174_pp0_iter2_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_9_V_read_6_reg_1183' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_9_V_read_6_reg_1183_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_8_V_read_6_reg_1192' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_8_V_read_6_reg_1192_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_7_V_read_7_reg_1201' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_7_V_read_7_reg_1201_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_6_V_read_7_reg_1208' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_5_V_read_7_reg_1215' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_5_V_read_7_reg_1215_pp0_iter1_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_4_V_read_8_reg_1224' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_3_V_read_8_reg_1232' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\data_2_V_read_8_reg_1240' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_reg_1246' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$905' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_1_reg_1252' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$906' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_5_reg_1258' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$907' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_6_reg_1263' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$908' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_136_reg_1268' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$909' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_9_reg_1273' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$910' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_138_reg_1278' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$911' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_139_reg_1284' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$912' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_145_reg_1289' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$913' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_18_reg_1294' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$914' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_146_reg_1299' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$915' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_147_reg_1304' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$916' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_148_reg_1309' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$917' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_149_reg_1314' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$918' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_25_reg_1319' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$919' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_26_reg_1324' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$920' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_28_reg_1329' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$921' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_30_reg_1334' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$922' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_33_reg_1339' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$923' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_166_reg_1344' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$924' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_163_reg_1350' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$925' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_38_reg_1355' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$926' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_167_reg_1360' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$927' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_41_reg_1365' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$928' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_176_reg_1370' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$929' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_176_reg_1370_pp0_iter5_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$930' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_46_reg_1375' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$931' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_173_reg_1380' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$932' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_49_reg_1385' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$933' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_50_reg_1390' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$934' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_180_reg_1395' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$935' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_184_reg_1400' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$936' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_61_reg_1405' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$937' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_189_reg_1410' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$938' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_62_reg_1415' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$939' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\sub_ln703_64_reg_1420' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$940' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_192_reg_1425' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$941' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\add_ln703_194_reg_1431' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
  created $dff cell `$procdff$942' with positive edge clock.
Creating register for signal `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.\ap_ce_reg' using process `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:447$1'.
  created $dff cell `$procdff$943' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:696$22'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:696$22'.
Found and cleaned up 2 empty switches in `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:688$19'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:688$19'.
Found and cleaned up 2 empty switches in `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:680$16'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:680$16'.
Found and cleaned up 2 empty switches in `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:672$13'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:672$13'.
Found and cleaned up 2 empty switches in `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:664$10'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:664$10'.
Found and cleaned up 1 empty switch in `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:627$8'.
Found and cleaned up 1 empty switch in `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:617$6'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:617$6'.
Found and cleaned up 1 empty switch in `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:451$2'.
Removing empty process `dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:447$1'.
Cleaned up 13 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.
<suppressed ~96 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$890 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_10_V_read_int_reg, Q = \data_10_V_read11_reg_1174).
Adding EN signal on $procdff$889 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_11_V_read12_reg_1165_pp0_iter1_reg, Q = \data_11_V_read12_reg_1165_pp0_iter2_reg).
Adding EN signal on $procdff$942 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:840$93_Y, Q = \add_ln703_194_reg_1431).
Adding EN signal on $procdff$941 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:836$91_Y, Q = \add_ln703_192_reg_1425).
Adding EN signal on $procdff$855 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_19_V_read_int_reg, Q = \data_19_V_read_6_reg_1095).
Adding EN signal on $procdff$940 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:988$157_Y, Q = \sub_ln703_64_reg_1420).
Adding EN signal on $procdff$856 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_19_V_read_6_reg_1095, Q = \data_19_V_read_6_reg_1095_pp0_iter1_reg).
Adding EN signal on $procdff$939 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:984$155_Y, Q = \sub_ln703_62_reg_1415).
Adding EN signal on $procdff$857 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_19_V_read_6_reg_1095_pp0_iter1_reg, Q = \data_19_V_read_6_reg_1095_pp0_iter2_reg).
Adding EN signal on $procdff$938 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:830$88_Y, Q = \add_ln703_189_reg_1410).
Adding EN signal on $procdff$858 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_19_V_read_6_reg_1095_pp0_iter2_reg, Q = \data_19_V_read_6_reg_1095_pp0_iter3_reg).
Adding EN signal on $procdff$937 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:982$154_Y, Q = \sub_ln703_61_reg_1405).
Adding EN signal on $procdff$859 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_19_V_read_6_reg_1095_pp0_iter3_reg, Q = \data_19_V_read_6_reg_1095_pp0_iter4_reg).
Adding EN signal on $procdff$936 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:820$83_Y, Q = \add_ln703_184_reg_1400).
Adding EN signal on $procdff$935 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:812$79_Y, Q = \add_ln703_180_reg_1395).
Adding EN signal on $procdff$934 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:958$142_Y, Q = \sub_ln703_50_reg_1390).
Adding EN signal on $procdff$850 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_20_V_read_int_reg, Q = \data_20_V_read21_reg_1086).
Adding EN signal on $procdff$933 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:954$140_Y, Q = \sub_ln703_49_reg_1385).
Adding EN signal on $procdff$932 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:798$72_Y, Q = \add_ln703_173_reg_1380).
Adding EN signal on $procdff$851 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_20_V_read21_reg_1086, Q = \data_20_V_read21_reg_1086_pp0_iter1_reg).
Adding EN signal on $procdff$931 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:948$137_Y, Q = \sub_ln703_46_reg_1375).
Adding EN signal on $procdff$930 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \add_ln703_176_reg_1370, Q = \add_ln703_176_reg_1370_pp0_iter5_reg).
Adding EN signal on $procdff$852 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_20_V_read21_reg_1086_pp0_iter1_reg, Q = \data_20_V_read21_reg_1086_pp0_iter2_reg).
Adding EN signal on $procdff$929 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:804$75_Y, Q = \add_ln703_176_reg_1370).
Adding EN signal on $procdff$928 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:938$132_Y, Q = \sub_ln703_41_reg_1365).
Adding EN signal on $procdff$853 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_20_V_read21_reg_1086_pp0_iter2_reg, Q = \data_20_V_read21_reg_1086_pp0_iter3_reg).
Adding EN signal on $procdff$927 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:786$66_Y, Q = \add_ln703_167_reg_1360).
Adding EN signal on $procdff$926 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:930$128_Y, Q = \sub_ln703_38_reg_1355).
Adding EN signal on $procdff$854 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_20_V_read21_reg_1086_pp0_iter3_reg, Q = \data_20_V_read21_reg_1086_pp0_iter4_reg).
Adding EN signal on $procdff$888 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_11_V_read12_reg_1165, Q = \data_11_V_read12_reg_1165_pp0_iter1_reg).
Adding EN signal on $procdff$887 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_11_V_read_int_reg, Q = \data_11_V_read12_reg_1165).
Adding EN signal on $procdff$860 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_18_V_read_int_reg, Q = \data_18_V_read_6_reg_1103).
Adding EN signal on $procdff$925 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:778$62_Y, Q = \add_ln703_163_reg_1350).
Adding EN signal on $procdff$924 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:784$65_Y, Q = \add_ln703_166_reg_1344).
Adding EN signal on $procdff$923 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:920$123_Y, Q = \sub_ln703_33_reg_1339).
Adding EN signal on $procdff$922 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:914$120_Y, Q = \sub_ln703_30_reg_1334).
Adding EN signal on $procdff$886 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_12_V_read13_reg_1156_pp0_iter1_reg, Q = \data_12_V_read13_reg_1156_pp0_iter2_reg).
Adding EN signal on $procdff$921 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:908$117_Y, Q = \sub_ln703_28_reg_1329).
Adding EN signal on $procdff$920 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:904$115_Y, Q = \sub_ln703_26_reg_1324).
Adding EN signal on $procdff$885 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_12_V_read13_reg_1156, Q = \data_12_V_read13_reg_1156_pp0_iter1_reg).
Adding EN signal on $procdff$919 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:902$114_Y, Q = \sub_ln703_25_reg_1319).
Adding EN signal on $procdff$884 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_12_V_read_int_reg, Q = \data_12_V_read13_reg_1156).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$636 ($dlatch) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (changing to combinatorial circuit).
Adding EN signal on $procdff$883 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_13_V_read14_reg_1147_pp0_iter1_reg, Q = \data_13_V_read14_reg_1147_pp0_iter2_reg).
Adding EN signal on $procdff$882 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_13_V_read14_reg_1147, Q = \data_13_V_read14_reg_1147_pp0_iter1_reg).
Adding EN signal on $procdff$861 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_18_V_read_6_reg_1103, Q = \data_18_V_read_6_reg_1103_pp0_iter1_reg).
Adding EN signal on $procdff$918 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:750$48_Y, Q = \add_ln703_149_reg_1314).
Adding EN signal on $procdff$917 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:748$47_Y, Q = \add_ln703_148_reg_1309).
Adding EN signal on $procdff$916 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:746$46_Y, Q = \add_ln703_147_reg_1304).
Adding EN signal on $procdff$915 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:744$45_Y, Q = \add_ln703_146_reg_1299).
Adding EN signal on $procdff$881 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_13_V_read_int_reg, Q = \data_13_V_read14_reg_1147).
Adding EN signal on $procdff$914 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:886$106_Y, Q = \sub_ln703_18_reg_1294).
Adding EN signal on $procdff$913 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:742$44_Y, Q = \add_ln703_145_reg_1289).
Adding EN signal on $procdff$880 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_14_V_read15_reg_1138_pp0_iter2_reg, Q = \data_14_V_read15_reg_1138_pp0_iter3_reg).
Adding EN signal on $procdff$912 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:730$38_Y, Q = \add_ln703_139_reg_1284).
Adding EN signal on $procdff$879 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_14_V_read15_reg_1138_pp0_iter1_reg, Q = \data_14_V_read15_reg_1138_pp0_iter2_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$663 ($dlatch) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (changing to combinatorial circuit).
Adding EN signal on $procdff$878 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_14_V_read15_reg_1138, Q = \data_14_V_read15_reg_1138_pp0_iter1_reg).
Adding EN signal on $procdff$877 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_14_V_read_int_reg, Q = \data_14_V_read15_reg_1138).
Adding EN signal on $procdff$862 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_18_V_read_6_reg_1103_pp0_iter1_reg, Q = \data_18_V_read_6_reg_1103_pp0_iter2_reg).
Adding EN signal on $procdff$911 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:728$37_Y, Q = \add_ln703_138_reg_1278).
Adding EN signal on $procdff$910 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:1008$167_Y, Q = \sub_ln703_9_reg_1273).
Adding EN signal on $procdff$909 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:724$35_Y, Q = \add_ln703_136_reg_1268).
Adding EN signal on $procdff$908 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:1000$163_Y, Q = \sub_ln703_6_reg_1263).
Adding EN signal on $procdff$876 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_15_V_read16_reg_1129_pp0_iter2_reg, Q = \data_15_V_read16_reg_1129_pp0_iter3_reg).
Adding EN signal on $procdff$907 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:978$152_Y, Q = \sub_ln703_5_reg_1258).
Adding EN signal on $procdff$906 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $sub$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:890$108_Y, Q = \sub_ln703_1_reg_1252).
Adding EN signal on $procdff$875 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_15_V_read16_reg_1129_pp0_iter1_reg, Q = \data_15_V_read16_reg_1129_pp0_iter2_reg).
Adding EN signal on $procdff$905 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.v:848$97_Y, Q = \add_ln703_reg_1246).
Adding EN signal on $procdff$874 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_15_V_read16_reg_1129, Q = \data_15_V_read16_reg_1129_pp0_iter1_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$690 ($dlatch) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (changing to combinatorial circuit).
Adding EN signal on $procdff$873 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_15_V_read_int_reg, Q = \data_15_V_read16_reg_1129).
Adding EN signal on $procdff$872 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_16_V_read_7_reg_1120_pp0_iter2_reg, Q = \data_16_V_read_7_reg_1120_pp0_iter3_reg).
Adding EN signal on $procdff$863 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_18_V_read_6_reg_1103_pp0_iter2_reg, Q = \data_18_V_read_6_reg_1103_pp0_iter3_reg).
Adding EN signal on $procdff$904 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_2_V_read_int_reg, Q = \data_2_V_read_8_reg_1240).
Adding EN signal on $procdff$903 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_3_V_read_int_reg, Q = \data_3_V_read_8_reg_1232).
Adding EN signal on $procdff$902 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_4_V_read_int_reg, Q = \data_4_V_read_8_reg_1224).
Adding EN signal on $procdff$901 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_5_V_read_7_reg_1215, Q = \data_5_V_read_7_reg_1215_pp0_iter1_reg).
Adding EN signal on $procdff$871 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_16_V_read_7_reg_1120_pp0_iter1_reg, Q = \data_16_V_read_7_reg_1120_pp0_iter2_reg).
Adding EN signal on $procdff$900 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_5_V_read_int_reg, Q = \data_5_V_read_7_reg_1215).
Adding EN signal on $procdff$899 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_6_V_read_int_reg, Q = \data_6_V_read_7_reg_1208).
Adding EN signal on $procdff$870 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_16_V_read_7_reg_1120, Q = \data_16_V_read_7_reg_1120_pp0_iter1_reg).
Adding EN signal on $procdff$898 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_7_V_read_7_reg_1201, Q = \data_7_V_read_7_reg_1201_pp0_iter1_reg).
Adding EN signal on $procdff$869 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_16_V_read_int_reg, Q = \data_16_V_read_7_reg_1120).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$717 ($dlatch) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (changing to combinatorial circuit).
Adding EN signal on $procdff$868 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_17_V_read_7_reg_1111_pp0_iter2_reg, Q = \data_17_V_read_7_reg_1111_pp0_iter3_reg).
Adding EN signal on $procdff$867 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_17_V_read_7_reg_1111_pp0_iter1_reg, Q = \data_17_V_read_7_reg_1111_pp0_iter2_reg).
Adding EN signal on $procdff$897 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_7_V_read_int_reg, Q = \data_7_V_read_7_reg_1201).
Adding EN signal on $procdff$896 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_8_V_read_6_reg_1192, Q = \data_8_V_read_6_reg_1192_pp0_iter1_reg).
Adding EN signal on $procdff$895 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_8_V_read_int_reg, Q = \data_8_V_read_6_reg_1192).
Adding EN signal on $procdff$894 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_9_V_read_6_reg_1183, Q = \data_9_V_read_6_reg_1183_pp0_iter1_reg).
Adding EN signal on $procdff$866 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_17_V_read_7_reg_1111, Q = \data_17_V_read_7_reg_1111_pp0_iter1_reg).
Adding EN signal on $procdff$893 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_9_V_read_int_reg, Q = \data_9_V_read_6_reg_1183).
Adding EN signal on $procdff$892 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_10_V_read11_reg_1174_pp0_iter1_reg, Q = \data_10_V_read11_reg_1174_pp0_iter2_reg).
Adding EN signal on $procdff$865 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_17_V_read_int_reg, Q = \data_17_V_read_7_reg_1111).
Adding EN signal on $procdff$891 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_10_V_read11_reg_1174, Q = \data_10_V_read11_reg_1174_pp0_iter1_reg).
Adding EN signal on $procdff$864 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_18_V_read_6_reg_1103_pp0_iter3_reg, Q = \data_18_V_read_6_reg_1103_pp0_iter4_reg).
Handling always-active async load on $auto$proc_dlatch.cc:427:proc_dlatch$744 ($dlatch) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (changing to combinatorial circuit).
Adding EN signal on $procdff$745 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_0_V_read, Q = \data_0_V_read_int_reg).
Adding EN signal on $procdff$746 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_1_V_read, Q = \data_1_V_read_int_reg).
Adding EN signal on $procdff$747 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_2_V_read, Q = \data_2_V_read_int_reg).
Adding EN signal on $procdff$748 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_3_V_read, Q = \data_3_V_read_int_reg).
Adding EN signal on $procdff$749 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_4_V_read, Q = \data_4_V_read_int_reg).
Adding EN signal on $procdff$750 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_5_V_read, Q = \data_5_V_read_int_reg).
Adding EN signal on $procdff$751 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_6_V_read, Q = \data_6_V_read_int_reg).
Adding EN signal on $procdff$752 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_7_V_read, Q = \data_7_V_read_int_reg).
Adding EN signal on $procdff$753 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_8_V_read, Q = \data_8_V_read_int_reg).
Adding EN signal on $procdff$754 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_9_V_read, Q = \data_9_V_read_int_reg).
Adding EN signal on $procdff$755 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_10_V_read, Q = \data_10_V_read_int_reg).
Adding EN signal on $procdff$756 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_11_V_read, Q = \data_11_V_read_int_reg).
Adding EN signal on $procdff$757 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_12_V_read, Q = \data_12_V_read_int_reg).
Adding EN signal on $procdff$758 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_13_V_read, Q = \data_13_V_read_int_reg).
Adding EN signal on $procdff$759 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_14_V_read, Q = \data_14_V_read_int_reg).
Adding EN signal on $procdff$760 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_15_V_read, Q = \data_15_V_read_int_reg).
Adding EN signal on $procdff$761 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_16_V_read, Q = \data_16_V_read_int_reg).
Adding EN signal on $procdff$762 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_17_V_read, Q = \data_17_V_read_int_reg).
Adding EN signal on $procdff$763 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_18_V_read, Q = \data_18_V_read_int_reg).
Adding EN signal on $procdff$764 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_19_V_read, Q = \data_19_V_read_int_reg).
Adding EN signal on $procdff$765 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_20_V_read, Q = \data_20_V_read_int_reg).
Adding EN signal on $procdff$766 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_21_V_read, Q = \data_21_V_read_int_reg).
Adding EN signal on $procdff$767 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_22_V_read, Q = \data_22_V_read_int_reg).
Adding EN signal on $procdff$768 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_23_V_read, Q = \data_23_V_read_int_reg).
Adding EN signal on $procdff$769 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_24_V_read, Q = \data_24_V_read_int_reg).
Adding EN signal on $procdff$770 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_25_V_read, Q = \data_25_V_read_int_reg).
Adding EN signal on $procdff$771 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_26_V_read, Q = \data_26_V_read_int_reg).
Adding EN signal on $procdff$772 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_27_V_read, Q = \data_27_V_read_int_reg).
Adding EN signal on $procdff$773 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_28_V_read, Q = \data_28_V_read_int_reg).
Adding EN signal on $procdff$774 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_29_V_read, Q = \data_29_V_read_int_reg).
Adding EN signal on $procdff$775 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_30_V_read, Q = \data_30_V_read_int_reg).
Adding EN signal on $procdff$776 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_31_V_read, Q = \data_31_V_read_int_reg).
Adding EN signal on $procdff$782 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_31_V_read_int_reg, Q = \data_31_V_read32_reg_989).
Adding EN signal on $procdff$783 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_31_V_read32_reg_989, Q = \data_31_V_read32_reg_989_pp0_iter1_reg).
Adding EN signal on $procdff$784 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_31_V_read32_reg_989_pp0_iter1_reg, Q = \data_31_V_read32_reg_989_pp0_iter2_reg).
Adding EN signal on $procdff$785 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_31_V_read32_reg_989_pp0_iter2_reg, Q = \data_31_V_read32_reg_989_pp0_iter3_reg).
Adding EN signal on $procdff$786 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_31_V_read32_reg_989_pp0_iter3_reg, Q = \data_31_V_read32_reg_989_pp0_iter4_reg).
Adding EN signal on $procdff$787 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_31_V_read32_reg_989_pp0_iter4_reg, Q = \data_31_V_read32_reg_989_pp0_iter5_reg).
Adding EN signal on $procdff$788 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_31_V_read32_reg_989_pp0_iter5_reg, Q = \data_31_V_read32_reg_989_pp0_iter6_reg).
Adding EN signal on $procdff$789 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_30_V_read_int_reg, Q = \data_30_V_read31_reg_998).
Adding EN signal on $procdff$790 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_30_V_read31_reg_998, Q = \data_30_V_read31_reg_998_pp0_iter1_reg).
Adding EN signal on $procdff$791 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_30_V_read31_reg_998_pp0_iter1_reg, Q = \data_30_V_read31_reg_998_pp0_iter2_reg).
Adding EN signal on $procdff$792 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_30_V_read31_reg_998_pp0_iter2_reg, Q = \data_30_V_read31_reg_998_pp0_iter3_reg).
Adding EN signal on $procdff$793 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_30_V_read31_reg_998_pp0_iter3_reg, Q = \data_30_V_read31_reg_998_pp0_iter4_reg).
Adding EN signal on $procdff$794 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_30_V_read31_reg_998_pp0_iter4_reg, Q = \data_30_V_read31_reg_998_pp0_iter5_reg).
Adding EN signal on $procdff$795 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_30_V_read31_reg_998_pp0_iter5_reg, Q = \data_30_V_read31_reg_998_pp0_iter6_reg).
Adding EN signal on $procdff$796 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_29_V_read_int_reg, Q = \data_29_V_read_6_reg_1006).
Adding EN signal on $procdff$797 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_29_V_read_6_reg_1006, Q = \data_29_V_read_6_reg_1006_pp0_iter1_reg).
Adding EN signal on $procdff$798 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_29_V_read_6_reg_1006_pp0_iter1_reg, Q = \data_29_V_read_6_reg_1006_pp0_iter2_reg).
Adding EN signal on $procdff$799 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_29_V_read_6_reg_1006_pp0_iter2_reg, Q = \data_29_V_read_6_reg_1006_pp0_iter3_reg).
Adding EN signal on $procdff$800 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_29_V_read_6_reg_1006_pp0_iter3_reg, Q = \data_29_V_read_6_reg_1006_pp0_iter4_reg).
Adding EN signal on $procdff$801 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_29_V_read_6_reg_1006_pp0_iter4_reg, Q = \data_29_V_read_6_reg_1006_pp0_iter5_reg).
Adding EN signal on $procdff$802 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_29_V_read_6_reg_1006_pp0_iter5_reg, Q = \data_29_V_read_6_reg_1006_pp0_iter6_reg).
Adding EN signal on $procdff$803 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_28_V_read_int_reg, Q = \data_28_V_read_6_reg_1014).
Adding EN signal on $procdff$804 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_28_V_read_6_reg_1014, Q = \data_28_V_read_6_reg_1014_pp0_iter1_reg).
Adding EN signal on $procdff$805 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_28_V_read_6_reg_1014_pp0_iter1_reg, Q = \data_28_V_read_6_reg_1014_pp0_iter2_reg).
Adding EN signal on $procdff$806 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_28_V_read_6_reg_1014_pp0_iter2_reg, Q = \data_28_V_read_6_reg_1014_pp0_iter3_reg).
Adding EN signal on $procdff$807 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_28_V_read_6_reg_1014_pp0_iter3_reg, Q = \data_28_V_read_6_reg_1014_pp0_iter4_reg).
Adding EN signal on $procdff$808 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_28_V_read_6_reg_1014_pp0_iter4_reg, Q = \data_28_V_read_6_reg_1014_pp0_iter5_reg).
Adding EN signal on $procdff$809 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_28_V_read_6_reg_1014_pp0_iter5_reg, Q = \data_28_V_read_6_reg_1014_pp0_iter6_reg).
Adding EN signal on $procdff$810 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_27_V_read_int_reg, Q = \data_27_V_read_7_reg_1023).
Adding EN signal on $procdff$811 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_27_V_read_7_reg_1023, Q = \data_27_V_read_7_reg_1023_pp0_iter1_reg).
Adding EN signal on $procdff$812 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_27_V_read_7_reg_1023_pp0_iter1_reg, Q = \data_27_V_read_7_reg_1023_pp0_iter2_reg).
Adding EN signal on $procdff$813 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_27_V_read_7_reg_1023_pp0_iter2_reg, Q = \data_27_V_read_7_reg_1023_pp0_iter3_reg).
Adding EN signal on $procdff$814 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_27_V_read_7_reg_1023_pp0_iter3_reg, Q = \data_27_V_read_7_reg_1023_pp0_iter4_reg).
Adding EN signal on $procdff$815 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_27_V_read_7_reg_1023_pp0_iter4_reg, Q = \data_27_V_read_7_reg_1023_pp0_iter5_reg).
Adding EN signal on $procdff$816 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_26_V_read_int_reg, Q = \data_26_V_read_7_reg_1032).
Adding EN signal on $procdff$817 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_26_V_read_7_reg_1032, Q = \data_26_V_read_7_reg_1032_pp0_iter1_reg).
Adding EN signal on $procdff$818 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_26_V_read_7_reg_1032_pp0_iter1_reg, Q = \data_26_V_read_7_reg_1032_pp0_iter2_reg).
Adding EN signal on $procdff$819 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_26_V_read_7_reg_1032_pp0_iter2_reg, Q = \data_26_V_read_7_reg_1032_pp0_iter3_reg).
Adding EN signal on $procdff$820 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_26_V_read_7_reg_1032_pp0_iter3_reg, Q = \data_26_V_read_7_reg_1032_pp0_iter4_reg).
Adding EN signal on $procdff$821 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_26_V_read_7_reg_1032_pp0_iter4_reg, Q = \data_26_V_read_7_reg_1032_pp0_iter5_reg).
Adding EN signal on $procdff$822 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_25_V_read_int_reg, Q = \data_25_V_read26_reg_1041).
Adding EN signal on $procdff$823 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_25_V_read26_reg_1041, Q = \data_25_V_read26_reg_1041_pp0_iter1_reg).
Adding EN signal on $procdff$824 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_25_V_read26_reg_1041_pp0_iter1_reg, Q = \data_25_V_read26_reg_1041_pp0_iter2_reg).
Adding EN signal on $procdff$825 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_25_V_read26_reg_1041_pp0_iter2_reg, Q = \data_25_V_read26_reg_1041_pp0_iter3_reg).
Adding EN signal on $procdff$826 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_25_V_read26_reg_1041_pp0_iter3_reg, Q = \data_25_V_read26_reg_1041_pp0_iter4_reg).
Adding EN signal on $procdff$827 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_25_V_read26_reg_1041_pp0_iter4_reg, Q = \data_25_V_read26_reg_1041_pp0_iter5_reg).
Adding EN signal on $procdff$828 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_24_V_read_int_reg, Q = \data_24_V_read25_reg_1050).
Adding EN signal on $procdff$829 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_24_V_read25_reg_1050, Q = \data_24_V_read25_reg_1050_pp0_iter1_reg).
Adding EN signal on $procdff$830 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_24_V_read25_reg_1050_pp0_iter1_reg, Q = \data_24_V_read25_reg_1050_pp0_iter2_reg).
Adding EN signal on $procdff$831 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_24_V_read25_reg_1050_pp0_iter2_reg, Q = \data_24_V_read25_reg_1050_pp0_iter3_reg).
Adding EN signal on $procdff$832 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_24_V_read25_reg_1050_pp0_iter3_reg, Q = \data_24_V_read25_reg_1050_pp0_iter4_reg).
Adding EN signal on $procdff$833 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_24_V_read25_reg_1050_pp0_iter4_reg, Q = \data_24_V_read25_reg_1050_pp0_iter5_reg).
Adding EN signal on $procdff$834 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_23_V_read_int_reg, Q = \data_23_V_read24_reg_1059).
Adding EN signal on $procdff$835 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_23_V_read24_reg_1059, Q = \data_23_V_read24_reg_1059_pp0_iter1_reg).
Adding EN signal on $procdff$836 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_23_V_read24_reg_1059_pp0_iter1_reg, Q = \data_23_V_read24_reg_1059_pp0_iter2_reg).
Adding EN signal on $procdff$837 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_23_V_read24_reg_1059_pp0_iter2_reg, Q = \data_23_V_read24_reg_1059_pp0_iter3_reg).
Adding EN signal on $procdff$838 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_23_V_read24_reg_1059_pp0_iter3_reg, Q = \data_23_V_read24_reg_1059_pp0_iter4_reg).
Adding EN signal on $procdff$839 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_22_V_read_int_reg, Q = \data_22_V_read23_reg_1068).
Adding EN signal on $procdff$840 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_22_V_read23_reg_1068, Q = \data_22_V_read23_reg_1068_pp0_iter1_reg).
Adding EN signal on $procdff$841 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_22_V_read23_reg_1068_pp0_iter1_reg, Q = \data_22_V_read23_reg_1068_pp0_iter2_reg).
Adding EN signal on $procdff$842 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_22_V_read23_reg_1068_pp0_iter2_reg, Q = \data_22_V_read23_reg_1068_pp0_iter3_reg).
Adding EN signal on $procdff$843 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_22_V_read23_reg_1068_pp0_iter3_reg, Q = \data_22_V_read23_reg_1068_pp0_iter4_reg).
Adding EN signal on $procdff$844 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_22_V_read23_reg_1068_pp0_iter4_reg, Q = \data_22_V_read23_reg_1068_pp0_iter5_reg).
Adding EN signal on $procdff$845 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_21_V_read_int_reg, Q = \data_21_V_read22_reg_1077).
Adding EN signal on $procdff$846 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_21_V_read22_reg_1077, Q = \data_21_V_read22_reg_1077_pp0_iter1_reg).
Adding EN signal on $procdff$847 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_21_V_read22_reg_1077_pp0_iter1_reg, Q = \data_21_V_read22_reg_1077_pp0_iter2_reg).
Adding EN signal on $procdff$848 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_21_V_read22_reg_1077_pp0_iter2_reg, Q = \data_21_V_read22_reg_1077_pp0_iter3_reg).
Adding EN signal on $procdff$849 ($dff) from module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 (D = \data_21_V_read22_reg_1077_pp0_iter3_reg, Q = \data_21_V_read22_reg_1077_pp0_iter4_reg).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0..
Removed 194 unused cells and 864 unused wires.
<suppressed ~195 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== dense_latency_ap_fixed_ap_fixed_config14_0_0_0_0_0_0 ===

   Number of wires:                393
   Number of wire bits:           6078
   Number of public wires:         393
   Number of public wire bits:    6078
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                348
     $add                         1136
     $dff                           81
     $dffe                        3088
     $mux                           80
     $sub                         1168

End of script. Logfile hash: 685d2c5fe1, CPU: user 0.42s system 0.00s, MEM: 24.91 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 20% 4x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
