INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Mon Apr 17 17:20:00 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.2 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.29 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 10.08 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/merge_sort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/merge_sort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top radix_sort_separate_bucket_parallel_5 -name=radix_sort_separate_bucket_parallel_5 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.2 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.11 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/radix_sort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/radix_sort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top radix_sort_separate_bucket_parallel_5 -name=radix_sort_separate_bucket_parallel_5 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.2 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/radix_sort_separate_bucket_parallel.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/radix_sort_separate_bucket_parallel.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top radix_sort_separate_bucket_parallel_5 -name=radix_sort_separate_bucket_parallel_5 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.12 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/sort_top.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/sort_top.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top radix_sort_separate_bucket_parallel_5 -name=radix_sort_separate_bucket_parallel_5 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.2 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.err.log 
Command       ap_eval done; 0.2 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.72 seconds. CPU system time: 2.56 seconds. Elapsed time: 4.28 seconds; current allocated memory: 1.075 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.g.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.61 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.62 sec.
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=radix_sort_separate_bucket_parallel_5 -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=radix_sort_separate_bucket_parallel_5 -reflow-float-conversion -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.96 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.96 sec.
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=radix_sort_separate_bucket_parallel_5 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=radix_sort_separate_bucket_parallel_5 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=radix_sort_separate_bucket_parallel_5 -mllvm -hls-db-dir -mllvm /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.55 sec.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.71 seconds. CPU system time: 0.77 seconds. Elapsed time: 4.46 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top radix_sort_separate_bucket_parallel_5 -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.0.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.078 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc to /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:107) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:138) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:143) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:104) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clear_bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167) in function 'radix_sort_separate_bucket_parallel_5' automatically.
INFO: [XFORM 203-510] Pipelining loop 'inner_loop_initialization' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114) in function 'radix_sort_separate_bucket_parallel_5' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_138_1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:139:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_143_2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:144:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_148_3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:149:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_153_4' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:154:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'VITIS_LOOP_158_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:159:9) in function 'radix_sort_separate_bucket_parallel_5'.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'sorted_data' in function 'input_bucket_5.1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:21:17).
INFO: [XFORM 203-712] Applying dataflow to function 'input_bucket_parallel_5' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:36:1), detected/extracted 3 process function(s): 
	 'input_bucket_5.1'
	 'input_bucket_5.2'
	 'input_bucket_5.3'.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 9 to 1 for loop 'VITIS_LOOP_153_4' in function 'radix_sort_separate_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.100 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.2.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'output_bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:137:12) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:112:10) in function 'radix_sort_separate_bucket_parallel_5' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' 
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:116:21)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119:30)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122:34)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer0' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:168:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer1' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:169:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer2' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:170:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer3' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:171:23)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:23:48)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24:29)
Command         transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.242 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.49 sec.
Command     elaborate done; 9.24 sec.
Execute     ap_eval exec zip -j /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'radix_sort_separate_bucket_parallel_5' ...
Execute       ap_set_top_model radix_sort_separate_bucket_parallel_5 
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.1' to 'input_bucket_5_1'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.2' to 'input_bucket_5_2'.
WARNING: [SYN 201-103] Legalizing function name 'input_bucket_5.3' to 'input_bucket_5_3'.
Execute       get_model_list radix_sort_separate_bucket_parallel_5 -filter all-wo-channel -topdown 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
Execute       preproc_iomode -model input_bucket_parallel_5 
Execute       preproc_iomode -model input_bucket_5.3 
Execute       preproc_iomode -model input_bucket_5.2 
Execute       preproc_iomode -model input_bucket_5.1 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5_Pipeline_4 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5_Pipeline_3 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5_Pipeline_2 
Execute       preproc_iomode -model radix_sort_separate_bucket_parallel_5_Pipeline_1 
Execute       get_model_list radix_sort_separate_bucket_parallel_5 -filter all-wo-channel 
INFO-FLOW: Model list for configure: radix_sort_separate_bucket_parallel_5_Pipeline_1 radix_sort_separate_bucket_parallel_5_Pipeline_2 radix_sort_separate_bucket_parallel_5_Pipeline_3 radix_sort_separate_bucket_parallel_5_Pipeline_4 radix_sort_separate_bucket_parallel_5_Pipeline_initialization radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization input_bucket_5.1 input_bucket_5.2 input_bucket_5.3 input_bucket_parallel_5 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer radix_sort_separate_bucket_parallel_5
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5_Pipeline_1 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_1 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5_Pipeline_1 
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5_Pipeline_2 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_2 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5_Pipeline_2 
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5_Pipeline_3 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_3 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5_Pipeline_3 
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5_Pipeline_4 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_4 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5_Pipeline_4 
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5_Pipeline_initialization ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
INFO-FLOW: Configuring Module : input_bucket_5.1 ...
Execute       set_default_model input_bucket_5.1 
Execute       apply_spec_resource_limit input_bucket_5.1 
INFO-FLOW: Configuring Module : input_bucket_5.2 ...
Execute       set_default_model input_bucket_5.2 
Execute       apply_spec_resource_limit input_bucket_5.2 
INFO-FLOW: Configuring Module : input_bucket_5.3 ...
Execute       set_default_model input_bucket_5.3 
Execute       apply_spec_resource_limit input_bucket_5.3 
INFO-FLOW: Configuring Module : input_bucket_parallel_5 ...
Execute       set_default_model input_bucket_parallel_5 
Execute       apply_spec_resource_limit input_bucket_parallel_5 
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
INFO-FLOW: Configuring Module : radix_sort_separate_bucket_parallel_5 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5 
Execute       apply_spec_resource_limit radix_sort_separate_bucket_parallel_5 
INFO-FLOW: Model list for preprocess: radix_sort_separate_bucket_parallel_5_Pipeline_1 radix_sort_separate_bucket_parallel_5_Pipeline_2 radix_sort_separate_bucket_parallel_5_Pipeline_3 radix_sort_separate_bucket_parallel_5_Pipeline_4 radix_sort_separate_bucket_parallel_5_Pipeline_initialization radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization input_bucket_5.1 input_bucket_5.2 input_bucket_5.3 input_bucket_parallel_5 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer radix_sort_separate_bucket_parallel_5
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5_Pipeline_1 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_1 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5_Pipeline_1 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_1 
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5_Pipeline_2 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_2 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5_Pipeline_2 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_2 
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5_Pipeline_3 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_3 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5_Pipeline_3 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_3 
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5_Pipeline_4 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_4 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5_Pipeline_4 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_4 
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5_Pipeline_initialization ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
INFO-FLOW: Preprocessing Module: input_bucket_5.1 ...
Execute       set_default_model input_bucket_5.1 
Execute       cdfg_preprocess -model input_bucket_5.1 
Execute       rtl_gen_preprocess input_bucket_5.1 
INFO-FLOW: Preprocessing Module: input_bucket_5.2 ...
Execute       set_default_model input_bucket_5.2 
Execute       cdfg_preprocess -model input_bucket_5.2 
Execute       rtl_gen_preprocess input_bucket_5.2 
INFO-FLOW: Preprocessing Module: input_bucket_5.3 ...
Execute       set_default_model input_bucket_5.3 
Execute       cdfg_preprocess -model input_bucket_5.3 
Execute       rtl_gen_preprocess input_bucket_5.3 
INFO-FLOW: Preprocessing Module: input_bucket_parallel_5 ...
Execute       set_default_model input_bucket_parallel_5 
Execute       cdfg_preprocess -model input_bucket_parallel_5 
Execute       rtl_gen_preprocess input_bucket_parallel_5 
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
INFO-FLOW: Preprocessing Module: radix_sort_separate_bucket_parallel_5 ...
Execute       set_default_model radix_sort_separate_bucket_parallel_5 
Execute       cdfg_preprocess -model radix_sort_separate_bucket_parallel_5 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5 
INFO-FLOW: Model list for synthesis: radix_sort_separate_bucket_parallel_5_Pipeline_1 radix_sort_separate_bucket_parallel_5_Pipeline_2 radix_sort_separate_bucket_parallel_5_Pipeline_3 radix_sort_separate_bucket_parallel_5_Pipeline_4 radix_sort_separate_bucket_parallel_5_Pipeline_initialization radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization input_bucket_5.1 input_bucket_5.2 input_bucket_5.3 input_bucket_parallel_5 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer radix_sort_separate_bucket_parallel_5
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_1 
Execute       schedule -model radix_sort_separate_bucket_parallel_5_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5_Pipeline_1.
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_1 
Execute       bind -model radix_sort_separate_bucket_parallel_5_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_2 
Execute       schedule -model radix_sort_separate_bucket_parallel_5_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5_Pipeline_2.
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_2 
Execute       bind -model radix_sort_separate_bucket_parallel_5_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_3 
Execute       schedule -model radix_sort_separate_bucket_parallel_5_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5_Pipeline_3.
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_3 
Execute       bind -model radix_sort_separate_bucket_parallel_5_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_4 
Execute       schedule -model radix_sort_separate_bucket_parallel_5_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5_Pipeline_4.
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_4 
Execute       bind -model radix_sort_separate_bucket_parallel_5_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
Execute       schedule -model radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_initialization.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_initialization.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5_Pipeline_initialization.
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
Execute       bind -model radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.244 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_initialization.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_initialization.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5_Pipeline_initialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
Execute       schedule -model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'inner_loop_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'inner_loop_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.245 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization.
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
Execute       bind -model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.245 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model input_bucket_5.1 
Execute       schedule -model input_bucket_5.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.245 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_1.sched.adb -f 
INFO-FLOW: Finish scheduling input_bucket_5.1.
Execute       set_default_model input_bucket_5.1 
Execute       bind -model input_bucket_5.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.245 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_1.bind.adb -f 
INFO-FLOW: Finish binding input_bucket_5.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model input_bucket_5.2 
Execute       schedule -model input_bucket_5.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.246 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_2.sched.adb -f 
INFO-FLOW: Finish scheduling input_bucket_5.2.
Execute       set_default_model input_bucket_5.2 
Execute       bind -model input_bucket_5.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_2.bind.adb -f 
INFO-FLOW: Finish binding input_bucket_5.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model input_bucket_5.3 
Execute       schedule -model input_bucket_5.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.246 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_3.sched.adb -f 
INFO-FLOW: Finish scheduling input_bucket_5.3.
Execute       set_default_model input_bucket_5.3 
Execute       bind -model input_bucket_5.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_3.bind.adb -f 
INFO-FLOW: Finish binding input_bucket_5.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model input_bucket_parallel_5 
Execute       schedule -model input_bucket_parallel_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.246 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_parallel_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_parallel_5.sched.adb -f 
INFO-FLOW: Finish scheduling input_bucket_parallel_5.
Execute       set_default_model input_bucket_parallel_5 
Execute       bind -model input_bucket_parallel_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.246 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_parallel_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_parallel_5.bind.adb -f 
INFO-FLOW: Finish binding input_bucket_parallel_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
Execute       schedule -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_138_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_138_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.247 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1.
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
Execute       bind -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.247 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
Execute       schedule -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_143_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_143_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.247 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2.
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
Execute       bind -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.247 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
Execute       schedule -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_148_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_148_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.247 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3.
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
Execute       bind -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.247 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
Execute       schedule -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_153_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_153_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.248 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4.
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
Execute       bind -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.248 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
Execute       schedule -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_158_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_158_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.248 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5.
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
Execute       bind -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.248 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
Execute       schedule -model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'clear_bucket_pointer'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'clear_bucket_pointer'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.248 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer.
Execute       set_default_model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
Execute       bind -model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.248 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_separate_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_separate_bucket_parallel_5 
Execute       schedule -model radix_sort_separate_bucket_parallel_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.249 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_separate_bucket_parallel_5.
Execute       set_default_model radix_sort_separate_bucket_parallel_5 
Execute       bind -model radix_sort_separate_bucket_parallel_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.2 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.249 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.31 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_separate_bucket_parallel_5.
Execute       get_model_list radix_sort_separate_bucket_parallel_5 -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_1 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_2 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_3 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_4 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
Execute       rtl_gen_preprocess input_bucket_5.1 
Execute       rtl_gen_preprocess input_bucket_5.2 
Execute       rtl_gen_preprocess input_bucket_5.3 
Execute       rtl_gen_preprocess input_bucket_parallel_5 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
Execute       rtl_gen_preprocess radix_sort_separate_bucket_parallel_5 
INFO-FLOW: Model list for RTL generation: radix_sort_separate_bucket_parallel_5_Pipeline_1 radix_sort_separate_bucket_parallel_5_Pipeline_2 radix_sort_separate_bucket_parallel_5_Pipeline_3 radix_sort_separate_bucket_parallel_5_Pipeline_4 radix_sort_separate_bucket_parallel_5_Pipeline_initialization radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization input_bucket_5.1 input_bucket_5.2 input_bucket_5.3 input_bucket_parallel_5 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer radix_sort_separate_bucket_parallel_5
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5_Pipeline_1 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.249 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_1 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_1 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5_Pipeline_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5_Pipeline_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5_Pipeline_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_1.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5_Pipeline_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5_Pipeline_2 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.249 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_2 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_2 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_2 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_2 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5_Pipeline_2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5_Pipeline_2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_2_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5_Pipeline_2 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_2 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_2.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_2 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5_Pipeline_2 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5_Pipeline_3 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.250 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_3 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_3 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_3 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_3 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5_Pipeline_3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5_Pipeline_3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_3_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5_Pipeline_3 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_3 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_3.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_3 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5_Pipeline_3 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5_Pipeline_4 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.251 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_4 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_4 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_4 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_4 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5_Pipeline_4 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5_Pipeline_4 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_4_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5_Pipeline_4 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_4 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_4.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_4 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5_Pipeline_4 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5_Pipeline_initialization -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_initialization.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.251 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_initialization -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_initialization -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5_Pipeline_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_initialization_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5_Pipeline_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_initialization_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5_Pipeline_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_initialization.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_initialization -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_initialization.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_initialization -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5_Pipeline_initialization -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_initialization 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization' pipeline 'inner_loop_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.252 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model input_bucket_5.1 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.253 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl input_bucket_5.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_input_bucket_5_1 
Execute       gen_rtl input_bucket_5.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_input_bucket_5_1 
Execute       syn_report -csynth -model input_bucket_5.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/input_bucket_5_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model input_bucket_5.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/input_bucket_5_1_csynth.xml 
Execute       syn_report -verbosereport -model input_bucket_5.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model input_bucket_5.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_1.adb 
Execute       db_write -model input_bucket_5.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info input_bucket_5.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model input_bucket_5.2 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.254 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl input_bucket_5.2 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_input_bucket_5_2 
Execute       gen_rtl input_bucket_5.2 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_input_bucket_5_2 
Execute       syn_report -csynth -model input_bucket_5.2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/input_bucket_5_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model input_bucket_5.2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/input_bucket_5_2_csynth.xml 
Execute       syn_report -verbosereport -model input_bucket_5.2 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model input_bucket_5.2 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_2.adb 
Execute       db_write -model input_bucket_5.2 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info input_bucket_5.2 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_5_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model input_bucket_5.3 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_5_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.255 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl input_bucket_5.3 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_input_bucket_5_3 
Execute       gen_rtl input_bucket_5.3 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_input_bucket_5_3 
Execute       syn_report -csynth -model input_bucket_5.3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/input_bucket_5_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model input_bucket_5.3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/input_bucket_5_3_csynth.xml 
Execute       syn_report -verbosereport -model input_bucket_5.3 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model input_bucket_5.3 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_3.adb 
Execute       db_write -model input_bucket_5.3 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info input_bucket_5.3 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model input_bucket_parallel_5 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_parallel_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_bucket_parallel_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.257 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl input_bucket_parallel_5 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_input_bucket_parallel_5 
Execute       gen_rtl input_bucket_parallel_5 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_input_bucket_parallel_5 
Execute       syn_report -csynth -model input_bucket_parallel_5 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/input_bucket_parallel_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model input_bucket_parallel_5 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/input_bucket_parallel_5_csynth.xml 
Execute       syn_report -verbosereport -model input_bucket_parallel_5 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_parallel_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model input_bucket_parallel_5 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_parallel_5.adb 
Execute       db_write -model input_bucket_parallel_5 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info input_bucket_parallel_5 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_parallel_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1' pipeline 'VITIS_LOOP_138_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.257 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2' pipeline 'VITIS_LOOP_143_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.258 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3' pipeline 'VITIS_LOOP_148_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.259 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4' pipeline 'VITIS_LOOP_153_4' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_bucket3_RAM_AUTO_1R1W' to 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_bucket3_RAM_Abkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4'.
INFO: [RTMG 210-279] Implementing memory 'radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_bucket3_RAM_Abkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.260 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5' pipeline 'VITIS_LOOP_158_5' pipeline type 'loop pipeline'
INFO: [SYN 201-210] Renamed object name 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5_bucket4_RAM_AUTO_1R1W' to 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5_bucket4_RAM_Acud' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.261 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer -top_prefix radix_sort_separate_bucket_parallel_5_ -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.262 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_separate_bucket_parallel_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_separate_bucket_parallel_5 -top_prefix  -sub_prefix radix_sort_separate_bucket_parallel_5_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_separate_bucket_parallel_5/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'radix_sort_separate_bucket_parallel_5/sorted_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'radix_sort_separate_bucket_parallel_5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_separate_bucket_parallel_5'.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_parallel_5_bucket0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_parallel_5_bucket_pointer0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_parallel_5_bucket_pointer3_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'radix_sort_separate_bucket_parallel_5_sorted_data0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.265 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_separate_bucket_parallel_5 -istop -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/radix_sort_separate_bucket_parallel_5 
Command       gen_rtl done; 0.14 sec.
Execute       gen_rtl radix_sort_separate_bucket_parallel_5 -istop -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/radix_sort_separate_bucket_parallel_5 
Execute       syn_report -csynth -model radix_sort_separate_bucket_parallel_5 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_separate_bucket_parallel_5 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_separate_bucket_parallel_5_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_separate_bucket_parallel_5 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.38 sec.
Execute       db_write -model radix_sort_separate_bucket_parallel_5 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.adb 
Execute       db_write -model radix_sort_separate_bucket_parallel_5 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_separate_bucket_parallel_5 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5 
Execute       export_constraint_db -f -tool general -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.constraint.tcl 
Execute       syn_report -designview -model radix_sort_separate_bucket_parallel_5 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.design.xml 
Command       syn_report done; 0.31 sec.
Execute       syn_report -csynthDesign -model radix_sort_separate_bucket_parallel_5 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model radix_sort_separate_bucket_parallel_5 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model radix_sort_separate_bucket_parallel_5 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.protoinst 
Execute       sc_get_clocks radix_sort_separate_bucket_parallel_5 
Execute       sc_get_portdomain radix_sort_separate_bucket_parallel_5 
INFO-FLOW: Model list for RTL component generation: radix_sort_separate_bucket_parallel_5_Pipeline_1 radix_sort_separate_bucket_parallel_5_Pipeline_2 radix_sort_separate_bucket_parallel_5_Pipeline_3 radix_sort_separate_bucket_parallel_5_Pipeline_4 radix_sort_separate_bucket_parallel_5_Pipeline_initialization radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization input_bucket_5.1 input_bucket_5.2 input_bucket_5.3 input_bucket_parallel_5 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer radix_sort_separate_bucket_parallel_5
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5_Pipeline_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5_Pipeline_2] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5_Pipeline_3] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5_Pipeline_4] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5_Pipeline_initialization] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_initialization.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [input_bucket_5_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_1.compgen.tcl 
INFO-FLOW: Handling components in module [input_bucket_5_2] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_2.compgen.tcl 
INFO-FLOW: Handling components in module [input_bucket_5_3] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_3.compgen.tcl 
INFO-FLOW: Handling components in module [input_bucket_parallel_5] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_parallel_5.compgen.tcl 
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_bucket3_RAM_Abkb.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_bucket3_RAM_Abkb
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_separate_bucket_parallel_5] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.compgen.tcl 
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_bucket0_RAM_AUTO_1R1W.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_bucket0_RAM_AUTO_1R1W
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_bucket_pointer0_RAM_AUTO_1R1W.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_bucket_pointer0_RAM_AUTO_1R1W
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_bucket_pointer3_RAM_AUTO_1R1W.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_bucket_pointer3_RAM_AUTO_1R1W
INFO-FLOW: Found component radix_sort_separate_bucket_parallel_5_sorted_data0_RAM_AUTO_1R1W.
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_sorted_data0_RAM_AUTO_1R1W
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_Pipeline_1
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_Pipeline_2
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_Pipeline_3
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_Pipeline_4
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_Pipeline_initialization
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization
INFO-FLOW: Append model input_bucket_5_1
INFO-FLOW: Append model input_bucket_5_2
INFO-FLOW: Append model input_bucket_5_3
INFO-FLOW: Append model input_bucket_parallel_5
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer
INFO-FLOW: Append model radix_sort_separate_bucket_parallel_5
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_bucket3_RAM_Abkb radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init radix_sort_separate_bucket_parallel_5_bucket0_RAM_AUTO_1R1W radix_sort_separate_bucket_parallel_5_bucket_pointer0_RAM_AUTO_1R1W radix_sort_separate_bucket_parallel_5_bucket_pointer3_RAM_AUTO_1R1W radix_sort_separate_bucket_parallel_5_sorted_data0_RAM_AUTO_1R1W radix_sort_separate_bucket_parallel_5_Pipeline_1 radix_sort_separate_bucket_parallel_5_Pipeline_2 radix_sort_separate_bucket_parallel_5_Pipeline_3 radix_sort_separate_bucket_parallel_5_Pipeline_4 radix_sort_separate_bucket_parallel_5_Pipeline_initialization radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization input_bucket_5_1 input_bucket_5_2 input_bucket_5_3 input_bucket_parallel_5 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer radix_sort_separate_bucket_parallel_5
INFO-FLOW: Generating /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_bucket3_RAM_Abkb
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_bucket0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_bucket_pointer0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_bucket_pointer3_RAM_AUTO_1R1W
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_sorted_data0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_Pipeline_1
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_Pipeline_2
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_Pipeline_3
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_Pipeline_4
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_Pipeline_initialization
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization
INFO-FLOW: To file: write model input_bucket_5_1
INFO-FLOW: To file: write model input_bucket_5_2
INFO-FLOW: To file: write model input_bucket_5_3
INFO-FLOW: To file: write model input_bucket_parallel_5
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer
INFO-FLOW: To file: write model radix_sort_separate_bucket_parallel_5
INFO-FLOW: Generating /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/vhdl' dstVlogDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/vlog' tclDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db' modelList='radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_bucket3_RAM_Abkb
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_bucket0_RAM_AUTO_1R1W
radix_sort_separate_bucket_parallel_5_bucket_pointer0_RAM_AUTO_1R1W
radix_sort_separate_bucket_parallel_5_bucket_pointer3_RAM_AUTO_1R1W
radix_sort_separate_bucket_parallel_5_sorted_data0_RAM_AUTO_1R1W
radix_sort_separate_bucket_parallel_5_Pipeline_1
radix_sort_separate_bucket_parallel_5_Pipeline_2
radix_sort_separate_bucket_parallel_5_Pipeline_3
radix_sort_separate_bucket_parallel_5_Pipeline_4
radix_sort_separate_bucket_parallel_5_Pipeline_initialization
radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization
input_bucket_5_1
input_bucket_5_2
input_bucket_5_3
input_bucket_parallel_5
radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1
radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2
radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3
radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4
radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5
radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer
radix_sort_separate_bucket_parallel_5
' expOnly='0'
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_2.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_3.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_4.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_initialization.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_2.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_3.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_parallel_5.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.269 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='radix_sort_separate_bucket_parallel_5_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name input_bucket_parallel_5
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/boyiw7/sort_seperate_bucket/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_bucket3_RAM_Abkb
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_flow_control_loop_pipe_sequential_init
radix_sort_separate_bucket_parallel_5_bucket0_RAM_AUTO_1R1W
radix_sort_separate_bucket_parallel_5_bucket_pointer0_RAM_AUTO_1R1W
radix_sort_separate_bucket_parallel_5_bucket_pointer3_RAM_AUTO_1R1W
radix_sort_separate_bucket_parallel_5_sorted_data0_RAM_AUTO_1R1W
radix_sort_separate_bucket_parallel_5_Pipeline_1
radix_sort_separate_bucket_parallel_5_Pipeline_2
radix_sort_separate_bucket_parallel_5_Pipeline_3
radix_sort_separate_bucket_parallel_5_Pipeline_4
radix_sort_separate_bucket_parallel_5_Pipeline_initialization
radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization
input_bucket_5_1
input_bucket_5_2
input_bucket_5_3
input_bucket_parallel_5
radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1
radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2
radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3
radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4
radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5
radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer
radix_sort_separate_bucket_parallel_5
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.rtl_wrap.cfg.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.compgen.dataonly.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_2.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_3.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_4.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_initialization.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_2.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_5_3.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/input_bucket_parallel_5.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel_5.constraint.tcl 
Execute       sc_get_clocks radix_sort_separate_bucket_parallel_5 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST radix_sort_separate_bucket_parallel_5 MODULE2INSTS {radix_sort_separate_bucket_parallel_5 radix_sort_separate_bucket_parallel_5 radix_sort_separate_bucket_parallel_5_Pipeline_1 grp_radix_sort_separate_bucket_parallel_5_Pipeline_1_fu_256 radix_sort_separate_bucket_parallel_5_Pipeline_2 grp_radix_sort_separate_bucket_parallel_5_Pipeline_2_fu_262 radix_sort_separate_bucket_parallel_5_Pipeline_3 grp_radix_sort_separate_bucket_parallel_5_Pipeline_3_fu_268 radix_sort_separate_bucket_parallel_5_Pipeline_4 grp_radix_sort_separate_bucket_parallel_5_Pipeline_4_fu_274 radix_sort_separate_bucket_parallel_5_Pipeline_initialization grp_radix_sort_separate_bucket_parallel_5_Pipeline_initialization_fu_280 radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization grp_radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization_fu_288 input_bucket_parallel_5 grp_input_bucket_parallel_5_fu_297 input_bucket_5_1 input_bucket_5_1_U0 input_bucket_5_2 input_bucket_5_2_U0 input_bucket_5_3 input_bucket_5_3_U0 radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer grp_radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer_fu_311 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1_fu_319 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2_fu_330 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3_fu_341 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_fu_352 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5_fu_362} INST2MODULE {radix_sort_separate_bucket_parallel_5 radix_sort_separate_bucket_parallel_5 grp_radix_sort_separate_bucket_parallel_5_Pipeline_1_fu_256 radix_sort_separate_bucket_parallel_5_Pipeline_1 grp_radix_sort_separate_bucket_parallel_5_Pipeline_2_fu_262 radix_sort_separate_bucket_parallel_5_Pipeline_2 grp_radix_sort_separate_bucket_parallel_5_Pipeline_3_fu_268 radix_sort_separate_bucket_parallel_5_Pipeline_3 grp_radix_sort_separate_bucket_parallel_5_Pipeline_4_fu_274 radix_sort_separate_bucket_parallel_5_Pipeline_4 grp_radix_sort_separate_bucket_parallel_5_Pipeline_initialization_fu_280 radix_sort_separate_bucket_parallel_5_Pipeline_initialization grp_radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization_fu_288 radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization grp_input_bucket_parallel_5_fu_297 input_bucket_parallel_5 input_bucket_5_1_U0 input_bucket_5_1 input_bucket_5_2_U0 input_bucket_5_2 input_bucket_5_3_U0 input_bucket_5_3 grp_radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer_fu_311 radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1_fu_319 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2_fu_330 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3_fu_341 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_fu_352 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5_fu_362 radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5} INSTDATA {radix_sort_separate_bucket_parallel_5 {DEPTH 1 CHILDREN {grp_radix_sort_separate_bucket_parallel_5_Pipeline_1_fu_256 grp_radix_sort_separate_bucket_parallel_5_Pipeline_2_fu_262 grp_radix_sort_separate_bucket_parallel_5_Pipeline_3_fu_268 grp_radix_sort_separate_bucket_parallel_5_Pipeline_4_fu_274 grp_radix_sort_separate_bucket_parallel_5_Pipeline_initialization_fu_280 grp_radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization_fu_288 grp_input_bucket_parallel_5_fu_297 grp_radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer_fu_311 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1_fu_319 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2_fu_330 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3_fu_341 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_fu_352 grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5_fu_362}} grp_radix_sort_separate_bucket_parallel_5_Pipeline_1_fu_256 {DEPTH 2 CHILDREN {}} grp_radix_sort_separate_bucket_parallel_5_Pipeline_2_fu_262 {DEPTH 2 CHILDREN {}} grp_radix_sort_separate_bucket_parallel_5_Pipeline_3_fu_268 {DEPTH 2 CHILDREN {}} grp_radix_sort_separate_bucket_parallel_5_Pipeline_4_fu_274 {DEPTH 2 CHILDREN {}} grp_radix_sort_separate_bucket_parallel_5_Pipeline_initialization_fu_280 {DEPTH 2 CHILDREN {}} grp_radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization_fu_288 {DEPTH 2 CHILDREN {}} grp_input_bucket_parallel_5_fu_297 {DEPTH 2 CHILDREN {input_bucket_5_1_U0 input_bucket_5_2_U0 input_bucket_5_3_U0}} input_bucket_5_1_U0 {DEPTH 3 CHILDREN {}} input_bucket_5_2_U0 {DEPTH 3 CHILDREN {}} input_bucket_5_3_U0 {DEPTH 3 CHILDREN {}} grp_radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer_fu_311 {DEPTH 2 CHILDREN {}} grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1_fu_319 {DEPTH 2 CHILDREN {}} grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2_fu_330 {DEPTH 2 CHILDREN {}} grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3_fu_341 {DEPTH 2 CHILDREN {}} grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4_fu_352 {DEPTH 2 CHILDREN {}} grp_radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5_fu_362 {DEPTH 2 CHILDREN {}}} MODULEDATA {radix_sort_separate_bucket_parallel_5_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_21_fu_56_p2 SOURCE {} VARIABLE empty_21 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_separate_bucket_parallel_5_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_20_fu_56_p2 SOURCE {} VARIABLE empty_20 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_separate_bucket_parallel_5_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_19_fu_56_p2 SOURCE {} VARIABLE empty_19 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_separate_bucket_parallel_5_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_18_fu_58_p2 SOURCE {} VARIABLE empty_18 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_separate_bucket_parallel_5_Pipeline_initialization {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_81_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:107 VARIABLE add_ln107 LOOP initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_separate_bucket_parallel_5_Pipeline_inner_loop_initialization {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_123_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:114 VARIABLE add_ln114 LOOP inner_loop_initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_161_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:122 VARIABLE add_ln122 LOOP inner_loop_initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_171_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:119 VARIABLE add_ln119 LOOP inner_loop_initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} input_bucket_5_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_120_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bucket_pointer_d0 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24 VARIABLE add_ln24 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} input_bucket_5_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bucket_pointer_d0 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24 VARIABLE add_ln24 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_120_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} input_bucket_5_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bucket_pointer_d0 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:24 VARIABLE add_ln24 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln20_fu_120_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:20 VARIABLE add_ln20 LOOP VITIS_LOOP_20_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_138_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln138_fu_128_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:138 VARIABLE add_ln138 LOOP VITIS_LOOP_138_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_1_fu_138_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:140 VARIABLE add_ln140_1 LOOP VITIS_LOOP_138_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_166_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:141 VARIABLE add_ln141 LOOP VITIS_LOOP_138_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_143_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_128_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:143 VARIABLE add_ln143 LOOP VITIS_LOOP_143_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_138_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:145 VARIABLE add_ln145 LOOP VITIS_LOOP_143_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_166_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:146 VARIABLE add_ln146 LOOP VITIS_LOOP_143_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_148_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_128_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148 VARIABLE add_ln148 LOOP VITIS_LOOP_148_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_138_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:150 VARIABLE add_ln150 LOOP VITIS_LOOP_148_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln151_fu_166_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:151 VARIABLE add_ln151 LOOP VITIS_LOOP_148_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_153_4 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bucket3_U SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:92 VARIABLE bucket3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_170_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:156 VARIABLE add_ln156 LOOP VITIS_LOOP_153_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 1 URAM 0}} radix_sort_separate_bucket_parallel_5_Pipeline_VITIS_LOOP_158_5 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bucket4_U SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:93 VARIABLE bucket4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_130_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:158 VARIABLE add_ln158 LOOP VITIS_LOOP_158_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_140_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:160 VARIABLE add_ln160 LOOP VITIS_LOOP_158_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln161_fu_168_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:161 VARIABLE add_ln161 LOOP VITIS_LOOP_158_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 1 URAM 0}} radix_sort_separate_bucket_parallel_5_Pipeline_clear_bucket_pointer {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_110_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:167 VARIABLE add_ln167 LOOP clear_bucket_pointer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_separate_bucket_parallel_5 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bucket0_U SOURCE {} VARIABLE bucket0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bucket1_U SOURCE {} VARIABLE bucket1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bucket2_U SOURCE {} VARIABLE bucket2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bucket_pointer0_U SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:94 VARIABLE bucket_pointer0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bucket_pointer1_U SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:95 VARIABLE bucket_pointer1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bucket_pointer2_U SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:96 VARIABLE bucket_pointer2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bucket_pointer3_U SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:97 VARIABLE bucket_pointer3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME sorted_data0_U SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:99 VARIABLE sorted_data0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME sorted_data1_U SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:100 VARIABLE sorted_data1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME sorted_data2_U SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:101 VARIABLE sorted_data2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_386_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:112 VARIABLE i_2 LOOP sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_1_fu_402_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:137 VARIABLE add_ln137_1 LOOP output_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_fu_441_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:140 VARIABLE add_ln140 LOOP output_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_463_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:137 VARIABLE empty LOOP output_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_22_fu_479_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:137 VARIABLE empty_22 LOOP output_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_23_fu_495_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:137 VARIABLE empty_23 LOOP output_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_504_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153 VARIABLE add_ln153 LOOP output_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_511_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:158 VARIABLE add_ln158 LOOP output_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_521_p2 SOURCE sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:137 VARIABLE add_ln137 LOOP output_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 5 URAM 0}} input_bucket_parallel_5 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.278 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for radix_sort_separate_bucket_parallel_5.
INFO: [VLOG 209-307] Generating Verilog RTL for radix_sort_separate_bucket_parallel_5.
Execute       syn_report -model radix_sort_separate_bucket_parallel_5 -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 289.10 MHz
Command     autosyn done; 5.81 sec.
Command   csynth_design done; 15.13 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.43 seconds. CPU system time: 3.64 seconds. Elapsed time: 15.13 seconds; current allocated memory: 208.715 MB.
Command ap_source done; 28.66 sec.
Execute cleanup_all 
