<def f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='568' ll='581' type='bool llvm::isVPTOpcode(int Opc)'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='565'>// This table shows the VPT instruction variants, i.e. the different
// mask field encodings, see also B5.6. Predication/conditional execution in
// the ArmARM.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='940' u='c' c='_ZN12_GLOBAL__N_115LowOverheadLoop16ValidateLiveOutsEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLowOverheadLoops.cpp' l='1197' u='c' c='_ZN12_GLOBAL__N_115LowOverheadLoop15ValidateMVEInstEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='987' u='c' c='_ZNK12_GLOBAL__N_115ARMDisassembler19getThumbInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/ARM/Disassembler/ARMDisassembler.cpp' l='992' u='c' c='_ZNK12_GLOBAL__N_115ARMDisassembler19getThumbInstructionERN4llvm6MCInstERmNS1_8ArrayRefIhEEmRNS1_11raw_ostreamE'/>
