# Benchmark "or1200_flat" written by ABC on Sun Nov 24 11:47:18 2024
.model or1200_flat
.inputs top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[0] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[1] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[2] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[3] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[4] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[5] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[6] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[7] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[8] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[9] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[10] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[11] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[12] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[13] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[14] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[15] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[16] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[17] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[18] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[19] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[20] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[21] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[22] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[23] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[24] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[25] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[26] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[27] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[28] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[29] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[30] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[31] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[32] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[33] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[34] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[35] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[36] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[37] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[38] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[39] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[40] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[41] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[42] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[43] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[44] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[45] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[46] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[47] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[48] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[49] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[50] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[51] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[52] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[53] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[54] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[55] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[56] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[57] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[58] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[59] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[60] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[61] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[62] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[63] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[64] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[65] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[66] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[67] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[68] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[69] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[70] \
 top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[71] \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~31 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~31 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~31 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~31 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~0 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~0 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~1 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~1 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~2 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~2 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~3 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~3 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~4 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~4 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~5 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~5 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~6 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~6 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~7 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~7 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~8 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~8 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~9 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~9 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~10 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~10 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~11 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~11 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~12 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~12 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~13 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~13 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~14 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~14 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~15 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~15 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~16 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~16 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~17 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~17 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~18 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~18 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~19 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~19 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~20 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~20 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~21 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~21 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~22 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~22 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~23 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~23 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~24 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~24 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~25 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~25 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~26 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~26 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~27 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~27 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~28 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~28 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~29 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~29 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~30 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~30 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~0 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~0 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~1 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~1 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~2 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~2 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~3 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~3 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~4 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~4 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~5 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~5 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~6 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~6 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~7 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~7 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~8 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~8 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~9 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~9 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~10 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~10 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~11 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~11 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~12 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~12 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~13 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~13 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~14 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~14 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~15 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~15 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~16 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~16 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~17 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~17 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~18 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~18 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~19 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~19 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~20 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~20 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~21 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~21 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~22 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~22 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~23 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~23 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~24 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~24 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~25 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~25 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~26 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~26 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~27 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~27 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~28 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~28 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~29 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~29 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~30 \
 top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~30 top^clk top^rst \
 top^icpu_dat_i~0 top^icpu_dat_i~1 top^icpu_dat_i~2 top^icpu_dat_i~3 \
 top^icpu_dat_i~4 top^icpu_dat_i~5 top^icpu_dat_i~6 top^icpu_dat_i~7 \
 top^icpu_dat_i~8 top^icpu_dat_i~9 top^icpu_dat_i~10 top^icpu_dat_i~11 \
 top^icpu_dat_i~12 top^icpu_dat_i~13 top^icpu_dat_i~14 top^icpu_dat_i~15 \
 top^icpu_dat_i~16 top^icpu_dat_i~17 top^icpu_dat_i~18 top^icpu_dat_i~19 \
 top^icpu_dat_i~20 top^icpu_dat_i~21 top^icpu_dat_i~22 top^icpu_dat_i~23 \
 top^icpu_dat_i~24 top^icpu_dat_i~25 top^icpu_dat_i~26 top^icpu_dat_i~27 \
 top^icpu_dat_i~28 top^icpu_dat_i~29 top^icpu_dat_i~30 top^icpu_dat_i~31 \
 top^icpu_ack_i top^icpu_rty_i top^icpu_err_i top^icpu_adr_i~0 \
 top^icpu_adr_i~1 top^icpu_adr_i~2 top^icpu_adr_i~3 top^icpu_adr_i~4 \
 top^icpu_adr_i~5 top^icpu_adr_i~6 top^icpu_adr_i~7 top^icpu_adr_i~8 \
 top^icpu_adr_i~9 top^icpu_adr_i~10 top^icpu_adr_i~11 top^icpu_adr_i~12 \
 top^icpu_adr_i~13 top^icpu_adr_i~14 top^icpu_adr_i~15 top^icpu_adr_i~16 \
 top^icpu_adr_i~17 top^icpu_adr_i~18 top^icpu_adr_i~19 top^icpu_adr_i~20 \
 top^icpu_adr_i~21 top^icpu_adr_i~22 top^icpu_adr_i~23 top^icpu_adr_i~24 \
 top^icpu_adr_i~25 top^icpu_adr_i~26 top^icpu_adr_i~27 top^icpu_adr_i~28 \
 top^icpu_adr_i~29 top^icpu_adr_i~30 top^icpu_adr_i~31 top^icpu_tag_i~0 \
 top^icpu_tag_i~1 top^icpu_tag_i~2 top^icpu_tag_i~3 top^du_stall \
 top^du_addr~0 top^du_addr~1 top^du_addr~2 top^du_addr~3 top^du_addr~4 \
 top^du_addr~5 top^du_addr~6 top^du_addr~7 top^du_addr~8 top^du_addr~9 \
 top^du_addr~10 top^du_addr~11 top^du_addr~12 top^du_addr~13 top^du_addr~14 \
 top^du_addr~15 top^du_addr~16 top^du_addr~17 top^du_addr~18 top^du_addr~19 \
 top^du_addr~20 top^du_addr~21 top^du_addr~22 top^du_addr~23 top^du_addr~24 \
 top^du_addr~25 top^du_addr~26 top^du_addr~27 top^du_addr~28 top^du_addr~29 \
 top^du_addr~30 top^du_addr~31 top^du_dat_du~0 top^du_dat_du~1 \
 top^du_dat_du~2 top^du_dat_du~3 top^du_dat_du~4 top^du_dat_du~5 \
 top^du_dat_du~6 top^du_dat_du~7 top^du_dat_du~8 top^du_dat_du~9 \
 top^du_dat_du~10 top^du_dat_du~11 top^du_dat_du~12 top^du_dat_du~13 \
 top^du_dat_du~14 top^du_dat_du~15 top^du_dat_du~16 top^du_dat_du~17 \
 top^du_dat_du~18 top^du_dat_du~19 top^du_dat_du~20 top^du_dat_du~21 \
 top^du_dat_du~22 top^du_dat_du~23 top^du_dat_du~24 top^du_dat_du~25 \
 top^du_dat_du~26 top^du_dat_du~27 top^du_dat_du~28 top^du_dat_du~29 \
 top^du_dat_du~30 top^du_dat_du~31 top^du_read top^du_write top^du_dsr~0 \
 top^du_dsr~1 top^du_dsr~2 top^du_dsr~3 top^du_dsr~4 top^du_dsr~5 \
 top^du_dsr~6 top^du_dsr~7 top^du_dsr~8 top^du_dsr~9 top^du_dsr~10 \
 top^du_dsr~11 top^du_dsr~12 top^du_dsr~13 top^du_hwbkpt top^dcpu_dat_i~0 \
 top^dcpu_dat_i~1 top^dcpu_dat_i~2 top^dcpu_dat_i~3 top^dcpu_dat_i~4 \
 top^dcpu_dat_i~5 top^dcpu_dat_i~6 top^dcpu_dat_i~7 top^dcpu_dat_i~8 \
 top^dcpu_dat_i~9 top^dcpu_dat_i~10 top^dcpu_dat_i~11 top^dcpu_dat_i~12 \
 top^dcpu_dat_i~13 top^dcpu_dat_i~14 top^dcpu_dat_i~15 top^dcpu_dat_i~16 \
 top^dcpu_dat_i~17 top^dcpu_dat_i~18 top^dcpu_dat_i~19 top^dcpu_dat_i~20 \
 top^dcpu_dat_i~21 top^dcpu_dat_i~22 top^dcpu_dat_i~23 top^dcpu_dat_i~24 \
 top^dcpu_dat_i~25 top^dcpu_dat_i~26 top^dcpu_dat_i~27 top^dcpu_dat_i~28 \
 top^dcpu_dat_i~29 top^dcpu_dat_i~30 top^dcpu_dat_i~31 top^dcpu_ack_i \
 top^dcpu_rty_i top^dcpu_err_i top^dcpu_tag_i~0 top^dcpu_tag_i~1 \
 top^dcpu_tag_i~2 top^dcpu_tag_i~3 top^spr_dat_pic~0 top^spr_dat_pic~1 \
 top^spr_dat_pic~2 top^spr_dat_pic~3 top^spr_dat_pic~4 top^spr_dat_pic~5 \
 top^spr_dat_pic~6 top^spr_dat_pic~7 top^spr_dat_pic~8 top^spr_dat_pic~9 \
 top^spr_dat_pic~10 top^spr_dat_pic~11 top^spr_dat_pic~12 \
 top^spr_dat_pic~13 top^spr_dat_pic~14 top^spr_dat_pic~15 \
 top^spr_dat_pic~16 top^spr_dat_pic~17 top^spr_dat_pic~18 \
 top^spr_dat_pic~19 top^spr_dat_pic~20 top^spr_dat_pic~21 \
 top^spr_dat_pic~22 top^spr_dat_pic~23 top^spr_dat_pic~24 \
 top^spr_dat_pic~25 top^spr_dat_pic~26 top^spr_dat_pic~27 \
 top^spr_dat_pic~28 top^spr_dat_pic~29 top^spr_dat_pic~30 \
 top^spr_dat_pic~31 top^spr_dat_tt~0 top^spr_dat_tt~1 top^spr_dat_tt~2 \
 top^spr_dat_tt~3 top^spr_dat_tt~4 top^spr_dat_tt~5 top^spr_dat_tt~6 \
 top^spr_dat_tt~7 top^spr_dat_tt~8 top^spr_dat_tt~9 top^spr_dat_tt~10 \
 top^spr_dat_tt~11 top^spr_dat_tt~12 top^spr_dat_tt~13 top^spr_dat_tt~14 \
 top^spr_dat_tt~15 top^spr_dat_tt~16 top^spr_dat_tt~17 top^spr_dat_tt~18 \
 top^spr_dat_tt~19 top^spr_dat_tt~20 top^spr_dat_tt~21 top^spr_dat_tt~22 \
 top^spr_dat_tt~23 top^spr_dat_tt~24 top^spr_dat_tt~25 top^spr_dat_tt~26 \
 top^spr_dat_tt~27 top^spr_dat_tt~28 top^spr_dat_tt~29 top^spr_dat_tt~30 \
 top^spr_dat_tt~31 top^spr_dat_pm~0 top^spr_dat_pm~1 top^spr_dat_pm~2 \
 top^spr_dat_pm~3 top^spr_dat_pm~4 top^spr_dat_pm~5 top^spr_dat_pm~6 \
 top^spr_dat_pm~7 top^spr_dat_pm~8 top^spr_dat_pm~9 top^spr_dat_pm~10 \
 top^spr_dat_pm~11 top^spr_dat_pm~12 top^spr_dat_pm~13 top^spr_dat_pm~14 \
 top^spr_dat_pm~15 top^spr_dat_pm~16 top^spr_dat_pm~17 top^spr_dat_pm~18 \
 top^spr_dat_pm~19 top^spr_dat_pm~20 top^spr_dat_pm~21 top^spr_dat_pm~22 \
 top^spr_dat_pm~23 top^spr_dat_pm~24 top^spr_dat_pm~25 top^spr_dat_pm~26 \
 top^spr_dat_pm~27 top^spr_dat_pm~28 top^spr_dat_pm~29 top^spr_dat_pm~30 \
 top^spr_dat_pm~31 top^spr_dat_dmmu~0 top^spr_dat_dmmu~1 top^spr_dat_dmmu~2 \
 top^spr_dat_dmmu~3 top^spr_dat_dmmu~4 top^spr_dat_dmmu~5 \
 top^spr_dat_dmmu~6 top^spr_dat_dmmu~7 top^spr_dat_dmmu~8 \
 top^spr_dat_dmmu~9 top^spr_dat_dmmu~10 top^spr_dat_dmmu~11 \
 top^spr_dat_dmmu~12 top^spr_dat_dmmu~13 top^spr_dat_dmmu~14 \
 top^spr_dat_dmmu~15 top^spr_dat_dmmu~16 top^spr_dat_dmmu~17 \
 top^spr_dat_dmmu~18 top^spr_dat_dmmu~19 top^spr_dat_dmmu~20 \
 top^spr_dat_dmmu~21 top^spr_dat_dmmu~22 top^spr_dat_dmmu~23 \
 top^spr_dat_dmmu~24 top^spr_dat_dmmu~25 top^spr_dat_dmmu~26 \
 top^spr_dat_dmmu~27 top^spr_dat_dmmu~28 top^spr_dat_dmmu~29 \
 top^spr_dat_dmmu~30 top^spr_dat_dmmu~31 top^spr_dat_immu~0 \
 top^spr_dat_immu~1 top^spr_dat_immu~2 top^spr_dat_immu~3 \
 top^spr_dat_immu~4 top^spr_dat_immu~5 top^spr_dat_immu~6 \
 top^spr_dat_immu~7 top^spr_dat_immu~8 top^spr_dat_immu~9 \
 top^spr_dat_immu~10 top^spr_dat_immu~11 top^spr_dat_immu~12 \
 top^spr_dat_immu~13 top^spr_dat_immu~14 top^spr_dat_immu~15 \
 top^spr_dat_immu~16 top^spr_dat_immu~17 top^spr_dat_immu~18 \
 top^spr_dat_immu~19 top^spr_dat_immu~20 top^spr_dat_immu~21 \
 top^spr_dat_immu~22 top^spr_dat_immu~23 top^spr_dat_immu~24 \
 top^spr_dat_immu~25 top^spr_dat_immu~26 top^spr_dat_immu~27 \
 top^spr_dat_immu~28 top^spr_dat_immu~29 top^spr_dat_immu~30 \
 top^spr_dat_immu~31 top^spr_dat_du~0 top^spr_dat_du~1 top^spr_dat_du~2 \
 top^spr_dat_du~3 top^spr_dat_du~4 top^spr_dat_du~5 top^spr_dat_du~6 \
 top^spr_dat_du~7 top^spr_dat_du~8 top^spr_dat_du~9 top^spr_dat_du~10 \
 top^spr_dat_du~11 top^spr_dat_du~12 top^spr_dat_du~13 top^spr_dat_du~14 \
 top^spr_dat_du~15 top^spr_dat_du~16 top^spr_dat_du~17 top^spr_dat_du~18 \
 top^spr_dat_du~19 top^spr_dat_du~20 top^spr_dat_du~21 top^spr_dat_du~22 \
 top^spr_dat_du~23 top^spr_dat_du~24 top^spr_dat_du~25 top^spr_dat_du~26 \
 top^spr_dat_du~27 top^spr_dat_du~28 top^spr_dat_du~29 top^spr_dat_du~30 \
 top^spr_dat_du~31 top^sig_int top^sig_tick
.outputs top^ic_en top^icpu_adr_o~0 top^icpu_adr_o~1 top^icpu_adr_o~2 \
 top^icpu_adr_o~3 top^icpu_adr_o~4 top^icpu_adr_o~5 top^icpu_adr_o~6 \
 top^icpu_adr_o~7 top^icpu_adr_o~8 top^icpu_adr_o~9 top^icpu_adr_o~10 \
 top^icpu_adr_o~11 top^icpu_adr_o~12 top^icpu_adr_o~13 top^icpu_adr_o~14 \
 top^icpu_adr_o~15 top^icpu_adr_o~16 top^icpu_adr_o~17 top^icpu_adr_o~18 \
 top^icpu_adr_o~19 top^icpu_adr_o~20 top^icpu_adr_o~21 top^icpu_adr_o~22 \
 top^icpu_adr_o~23 top^icpu_adr_o~24 top^icpu_adr_o~25 top^icpu_adr_o~26 \
 top^icpu_adr_o~27 top^icpu_adr_o~28 top^icpu_adr_o~29 top^icpu_adr_o~30 \
 top^icpu_adr_o~31 top^icpu_cycstb_o top^icpu_sel_o~0 top^icpu_sel_o~1 \
 top^icpu_sel_o~2 top^icpu_sel_o~3 top^icpu_tag_o~0 top^icpu_tag_o~1 \
 top^icpu_tag_o~2 top^icpu_tag_o~3 top^immu_en top^ex_insn~0 top^ex_insn~1 \
 top^ex_insn~2 top^ex_insn~3 top^ex_insn~4 top^ex_insn~5 top^ex_insn~6 \
 top^ex_insn~7 top^ex_insn~8 top^ex_insn~9 top^ex_insn~10 top^ex_insn~11 \
 top^ex_insn~12 top^ex_insn~13 top^ex_insn~14 top^ex_insn~15 top^ex_insn~16 \
 top^ex_insn~17 top^ex_insn~18 top^ex_insn~19 top^ex_insn~20 top^ex_insn~21 \
 top^ex_insn~22 top^ex_insn~23 top^ex_insn~24 top^ex_insn~25 top^ex_insn~26 \
 top^ex_insn~27 top^ex_insn~28 top^ex_insn~29 top^ex_insn~30 top^ex_insn~31 \
 top^ex_freeze top^id_pc~0 top^id_pc~1 top^id_pc~2 top^id_pc~3 top^id_pc~4 \
 top^id_pc~5 top^id_pc~6 top^id_pc~7 top^id_pc~8 top^id_pc~9 top^id_pc~10 \
 top^id_pc~11 top^id_pc~12 top^id_pc~13 top^id_pc~14 top^id_pc~15 \
 top^id_pc~16 top^id_pc~17 top^id_pc~18 top^id_pc~19 top^id_pc~20 \
 top^id_pc~21 top^id_pc~22 top^id_pc~23 top^id_pc~24 top^id_pc~25 \
 top^id_pc~26 top^id_pc~27 top^id_pc~28 top^id_pc~29 top^id_pc~30 \
 top^id_pc~31 top^branch_op~0 top^branch_op~1 top^branch_op~2 \
 top^du_except~0 top^du_except~1 top^du_except~2 top^du_except~3 \
 top^du_except~4 top^du_except~5 top^du_except~6 top^du_except~7 \
 top^du_except~8 top^du_except~9 top^du_except~10 top^du_except~11 \
 top^du_except~12 top^du_dat_cpu~0 top^du_dat_cpu~1 top^du_dat_cpu~2 \
 top^du_dat_cpu~3 top^du_dat_cpu~4 top^du_dat_cpu~5 top^du_dat_cpu~6 \
 top^du_dat_cpu~7 top^du_dat_cpu~8 top^du_dat_cpu~9 top^du_dat_cpu~10 \
 top^du_dat_cpu~11 top^du_dat_cpu~12 top^du_dat_cpu~13 top^du_dat_cpu~14 \
 top^du_dat_cpu~15 top^du_dat_cpu~16 top^du_dat_cpu~17 top^du_dat_cpu~18 \
 top^du_dat_cpu~19 top^du_dat_cpu~20 top^du_dat_cpu~21 top^du_dat_cpu~22 \
 top^du_dat_cpu~23 top^du_dat_cpu~24 top^du_dat_cpu~25 top^du_dat_cpu~26 \
 top^du_dat_cpu~27 top^du_dat_cpu~28 top^du_dat_cpu~29 top^du_dat_cpu~30 \
 top^du_dat_cpu~31 top^rf_dataw~0 top^rf_dataw~1 top^rf_dataw~2 \
 top^rf_dataw~3 top^rf_dataw~4 top^rf_dataw~5 top^rf_dataw~6 top^rf_dataw~7 \
 top^rf_dataw~8 top^rf_dataw~9 top^rf_dataw~10 top^rf_dataw~11 \
 top^rf_dataw~12 top^rf_dataw~13 top^rf_dataw~14 top^rf_dataw~15 \
 top^rf_dataw~16 top^rf_dataw~17 top^rf_dataw~18 top^rf_dataw~19 \
 top^rf_dataw~20 top^rf_dataw~21 top^rf_dataw~22 top^rf_dataw~23 \
 top^rf_dataw~24 top^rf_dataw~25 top^rf_dataw~26 top^rf_dataw~27 \
 top^rf_dataw~28 top^rf_dataw~29 top^rf_dataw~30 top^rf_dataw~31 \
 top^dcpu_adr_o~0 top^dcpu_adr_o~1 top^dcpu_adr_o~2 top^dcpu_adr_o~3 \
 top^dcpu_adr_o~4 top^dcpu_adr_o~5 top^dcpu_adr_o~6 top^dcpu_adr_o~7 \
 top^dcpu_adr_o~8 top^dcpu_adr_o~9 top^dcpu_adr_o~10 top^dcpu_adr_o~11 \
 top^dcpu_adr_o~12 top^dcpu_adr_o~13 top^dcpu_adr_o~14 top^dcpu_adr_o~15 \
 top^dcpu_adr_o~16 top^dcpu_adr_o~17 top^dcpu_adr_o~18 top^dcpu_adr_o~19 \
 top^dcpu_adr_o~20 top^dcpu_adr_o~21 top^dcpu_adr_o~22 top^dcpu_adr_o~23 \
 top^dcpu_adr_o~24 top^dcpu_adr_o~25 top^dcpu_adr_o~26 top^dcpu_adr_o~27 \
 top^dcpu_adr_o~28 top^dcpu_adr_o~29 top^dcpu_adr_o~30 top^dcpu_adr_o~31 \
 top^dcpu_cycstb_o top^dcpu_we_o top^dcpu_sel_o~0 top^dcpu_sel_o~1 \
 top^dcpu_sel_o~2 top^dcpu_sel_o~3 top^dcpu_tag_o~0 top^dcpu_tag_o~1 \
 top^dcpu_tag_o~2 top^dcpu_tag_o~3 top^dcpu_dat_o~0 top^dcpu_dat_o~1 \
 top^dcpu_dat_o~2 top^dcpu_dat_o~3 top^dcpu_dat_o~4 top^dcpu_dat_o~5 \
 top^dcpu_dat_o~6 top^dcpu_dat_o~7 top^dcpu_dat_o~8 top^dcpu_dat_o~9 \
 top^dcpu_dat_o~10 top^dcpu_dat_o~11 top^dcpu_dat_o~12 top^dcpu_dat_o~13 \
 top^dcpu_dat_o~14 top^dcpu_dat_o~15 top^dcpu_dat_o~16 top^dcpu_dat_o~17 \
 top^dcpu_dat_o~18 top^dcpu_dat_o~19 top^dcpu_dat_o~20 top^dcpu_dat_o~21 \
 top^dcpu_dat_o~22 top^dcpu_dat_o~23 top^dcpu_dat_o~24 top^dcpu_dat_o~25 \
 top^dcpu_dat_o~26 top^dcpu_dat_o~27 top^dcpu_dat_o~28 top^dcpu_dat_o~29 \
 top^dcpu_dat_o~30 top^dcpu_dat_o~31 top^dc_en top^dmmu_en top^supv \
 top^spr_addr~0 top^spr_addr~1 top^spr_addr~2 top^spr_addr~3 top^spr_addr~4 \
 top^spr_addr~5 top^spr_addr~6 top^spr_addr~7 top^spr_addr~8 top^spr_addr~9 \
 top^spr_addr~10 top^spr_addr~11 top^spr_addr~12 top^spr_addr~13 \
 top^spr_addr~14 top^spr_addr~15 top^spr_addr~16 top^spr_addr~17 \
 top^spr_addr~18 top^spr_addr~19 top^spr_addr~20 top^spr_addr~21 \
 top^spr_addr~22 top^spr_addr~23 top^spr_addr~24 top^spr_addr~25 \
 top^spr_addr~26 top^spr_addr~27 top^spr_addr~28 top^spr_addr~29 \
 top^spr_addr~30 top^spr_addr~31 top^spr_dat_cpu~0 top^spr_dat_cpu~1 \
 top^spr_dat_cpu~2 top^spr_dat_cpu~3 top^spr_dat_cpu~4 top^spr_dat_cpu~5 \
 top^spr_dat_cpu~6 top^spr_dat_cpu~7 top^spr_dat_cpu~8 top^spr_dat_cpu~9 \
 top^spr_dat_cpu~10 top^spr_dat_cpu~11 top^spr_dat_cpu~12 \
 top^spr_dat_cpu~13 top^spr_dat_cpu~14 top^spr_dat_cpu~15 \
 top^spr_dat_cpu~16 top^spr_dat_cpu~17 top^spr_dat_cpu~18 \
 top^spr_dat_cpu~19 top^spr_dat_cpu~20 top^spr_dat_cpu~21 \
 top^spr_dat_cpu~22 top^spr_dat_cpu~23 top^spr_dat_cpu~24 \
 top^spr_dat_cpu~25 top^spr_dat_cpu~26 top^spr_dat_cpu~27 \
 top^spr_dat_cpu~28 top^spr_dat_cpu~29 top^spr_dat_cpu~30 \
 top^spr_dat_cpu~31 top^spr_dat_npc~0 top^spr_dat_npc~1 top^spr_dat_npc~2 \
 top^spr_dat_npc~3 top^spr_dat_npc~4 top^spr_dat_npc~5 top^spr_dat_npc~6 \
 top^spr_dat_npc~7 top^spr_dat_npc~8 top^spr_dat_npc~9 top^spr_dat_npc~10 \
 top^spr_dat_npc~11 top^spr_dat_npc~12 top^spr_dat_npc~13 \
 top^spr_dat_npc~14 top^spr_dat_npc~15 top^spr_dat_npc~16 \
 top^spr_dat_npc~17 top^spr_dat_npc~18 top^spr_dat_npc~19 \
 top^spr_dat_npc~20 top^spr_dat_npc~21 top^spr_dat_npc~22 \
 top^spr_dat_npc~23 top^spr_dat_npc~24 top^spr_dat_npc~25 \
 top^spr_dat_npc~26 top^spr_dat_npc~27 top^spr_dat_npc~28 \
 top^spr_dat_npc~29 top^spr_dat_npc~30 top^spr_dat_npc~31 top^spr_cs~0 \
 top^spr_cs~1 top^spr_cs~2 top^spr_cs~3 top^spr_cs~4 top^spr_cs~5 \
 top^spr_cs~6 top^spr_cs~7 top^spr_cs~8 top^spr_cs~9 top^spr_cs~10 \
 top^spr_cs~11 top^spr_cs~12 top^spr_cs~13 top^spr_cs~14 top^spr_cs~15 \
 top^spr_cs~16 top^spr_cs~17 top^spr_cs~18 top^spr_cs~19 top^spr_cs~20 \
 top^spr_cs~21 top^spr_cs~22 top^spr_cs~23 top^spr_cs~24 top^spr_cs~25 \
 top^spr_cs~26 top^spr_cs~27 top^spr_cs~28 top^spr_cs~29 top^spr_cs~30 \
 top^spr_cs~31 top^spr_we \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11157 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11158 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11159 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11160 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11161 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11162 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11163 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11164 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11165 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11166 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11167 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11168 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11169 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11170 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11171 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11172 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11173 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11174 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11175 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11176 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11177 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11178 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11179 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11180 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11181 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11182 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11183 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11184 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11185 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11186 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11187 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11188 unconn \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9745 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9746 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9747 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9748 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9749 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9750 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9751 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9752 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9753 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9754 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9755 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9756 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9757 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9758 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9759 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9760 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9761 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9762 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9763 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9764 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9765 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9766 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9767 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9768 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9769 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9770 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9771 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9772 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9773 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9774 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9775 \
 top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9776 top^clk \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7678 gnd \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7506 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7507 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7508 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7509 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7510 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~838^MUX_2~7366 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~838^MUX_2~7367 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~838^MUX_2~7368 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~838^MUX_2~7369 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~838^MUX_2~7370 \
 top.or1200_rf+or1200_rf^BITWISE_AND~903^LOGICAL_AND~7503 \
 top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14899 \
 top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14900 \
 top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14901 \
 top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14902 \
 top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14903 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7647 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7648 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7649 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7650 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7651 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7652 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7653 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7654 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7655 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7656 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7657 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7658 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7659 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7660 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7661 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7662 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7663 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7664 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7665 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7666 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7667 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7668 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7669 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7670 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7671 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7672 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7673 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7674 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7675 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7676 \
 top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7677

.latch    n1372_1 top.or1200_genpc+or1200_genpc^pcreg~10_FF_NODE  0
.latch    n1377_1 top.or1200_genpc+or1200_genpc^pcreg~11_FF_NODE  0
.latch    n1382_1 top.or1200_genpc+or1200_genpc^pcreg~12_FF_NODE  0
.latch    n1387_1 top.or1200_genpc+or1200_genpc^pcreg~13_FF_NODE  0
.latch    n1392_1 top.or1200_genpc+or1200_genpc^pcreg~14_FF_NODE  0
.latch    n1397_1 top.or1200_genpc+or1200_genpc^pcreg~15_FF_NODE  0
.latch    n1402_1 top.or1200_genpc+or1200_genpc^pcreg~16_FF_NODE  0
.latch    n1407_1 top.or1200_genpc+or1200_genpc^pcreg~17_FF_NODE  0
.latch    n1412_1 top.or1200_genpc+or1200_genpc^pcreg~18_FF_NODE  0
.latch    n1417_1 top.or1200_genpc+or1200_genpc^pcreg~19_FF_NODE  0
.latch    n1422_1 top.or1200_genpc+or1200_genpc^pcreg~20_FF_NODE  0
.latch    n1427_1 top.or1200_genpc+or1200_genpc^pcreg~21_FF_NODE  0
.latch    n1432_1 top.or1200_genpc+or1200_genpc^pcreg~22_FF_NODE  0
.latch    n1437_1 top.or1200_genpc+or1200_genpc^pcreg~23_FF_NODE  0
.latch    n1442_1 top.or1200_genpc+or1200_genpc^pcreg~24_FF_NODE  0
.latch    n1447_1 top.or1200_genpc+or1200_genpc^pcreg~25_FF_NODE  0
.latch    n1452_1 top.or1200_genpc+or1200_genpc^pcreg~26_FF_NODE  0
.latch    n1457_1 top.or1200_genpc+or1200_genpc^pcreg~27_FF_NODE  0
.latch    n1462_1 top.or1200_genpc+or1200_genpc^pcreg~28_FF_NODE  0
.latch    n1467_1 top.or1200_genpc+or1200_genpc^pcreg~29_FF_NODE  0
.latch    n1472_1 top.or1200_genpc+or1200_genpc^pcreg~30_FF_NODE  0
.latch    n1477_1 top.or1200_genpc+or1200_genpc^pcreg~31_FF_NODE  0
.latch    n1482_1 top.or1200_genpc+or1200_genpc^pcreg~2_FF_NODE  0
.latch    n1487_1 top.or1200_genpc+or1200_genpc^pcreg~3_FF_NODE  0
.latch    n1492_1 top.or1200_genpc+or1200_genpc^pcreg~4_FF_NODE  0
.latch    n1497_1 top.or1200_genpc+or1200_genpc^pcreg~5_FF_NODE  0
.latch    n1502_1 top.or1200_genpc+or1200_genpc^pcreg~6_FF_NODE  0
.latch    n1507_1 top.or1200_genpc+or1200_genpc^pcreg~7_FF_NODE  0
.latch    n1512_1 top.or1200_genpc+or1200_genpc^pcreg~8_FF_NODE  0
.latch    n1517_1 top.or1200_genpc+or1200_genpc^pcreg~9_FF_NODE  0
.latch    n1522_1 top.or1200_ctrl+or1200_ctrl^id_insn~0_FF_NODE  0
.latch    n1527_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE  0
.latch    n1532_1 top.or1200_sprs+or1200_sprs^sr~10_FF_NODE  0
.latch    n1537_1 top.or1200_wbmux+or1200_wbmux^muxreg~10_FF_NODE  0
.latch    n1542_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE  0
.latch    n1547_1 top.or1200_sprs+or1200_sprs^sr~9_FF_NODE  0
.latch    n1552_1 top.or1200_wbmux+or1200_wbmux^muxreg~9_FF_NODE  0
.latch    n1557_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE  0
.latch    n1562_1 top.or1200_wbmux+or1200_wbmux^muxreg~11_FF_NODE  0
.latch    n1567_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~11_FF_NODE  0
.latch    n1572_1 top.or1200_wbmux+or1200_wbmux^muxreg~12_FF_NODE  0
.latch    n1577_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~12_FF_NODE  0
.latch    n1582_1 top.or1200_wbmux+or1200_wbmux^muxreg~13_FF_NODE  0
.latch    n1587_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE  0
.latch    n1592_1 top.or1200_wbmux+or1200_wbmux^muxreg~14_FF_NODE  0
.latch    n1597_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE  0
.latch    n1602_1 top.or1200_wbmux+or1200_wbmux^muxreg~15_FF_NODE  0
.latch    n1607_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~15_FF_NODE  0
.latch    n1612_1 top.or1200_wbmux+or1200_wbmux^muxreg~16_FF_NODE  0
.latch    n1617_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~16_FF_NODE  0
.latch    n1622_1 top.or1200_wbmux+or1200_wbmux^muxreg~17_FF_NODE  0
.latch    n1627_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE  0
.latch    n1632_1 top.or1200_wbmux+or1200_wbmux^muxreg~18_FF_NODE  0
.latch    n1637_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~18_FF_NODE  0
.latch    n1642_1 top.or1200_wbmux+or1200_wbmux^muxreg~19_FF_NODE  0
.latch    n1647_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE  0
.latch    n1652_1 top.or1200_wbmux+or1200_wbmux^muxreg~20_FF_NODE  0
.latch    n1657_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE  0
.latch    n1662_1 top.or1200_wbmux+or1200_wbmux^muxreg~21_FF_NODE  0
.latch    n1667_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~21_FF_NODE  0
.latch    n1672_1 top.or1200_wbmux+or1200_wbmux^muxreg~22_FF_NODE  0
.latch    n1677_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~22_FF_NODE  0
.latch    n1682_1 top.or1200_wbmux+or1200_wbmux^muxreg~23_FF_NODE  0
.latch    n1687_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE  0
.latch    n1692_1 top.or1200_wbmux+or1200_wbmux^muxreg~24_FF_NODE  0
.latch    n1697_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~24_FF_NODE  0
.latch    n1702_1 top.or1200_wbmux+or1200_wbmux^muxreg~25_FF_NODE  0
.latch    n1707_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE  0
.latch    n1712_1 top.or1200_wbmux+or1200_wbmux^muxreg~26_FF_NODE  0
.latch    n1717_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~26_FF_NODE  0
.latch    n1722_1 top.or1200_wbmux+or1200_wbmux^muxreg~27_FF_NODE  0
.latch    n1727_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~27_FF_NODE  0
.latch    n1732_1 top.or1200_wbmux+or1200_wbmux^muxreg~28_FF_NODE  0
.latch    n1737_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE  0
.latch    n1742_1 top.or1200_wbmux+or1200_wbmux^muxreg~29_FF_NODE  0
.latch    n1747_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~29_FF_NODE  0
.latch    n1752_1 top.or1200_wbmux+or1200_wbmux^muxreg~30_FF_NODE  0
.latch    n1757_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE  0
.latch    n1762_1 top.or1200_wbmux+or1200_wbmux^muxreg~31_FF_NODE  0
.latch    n1767_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~31_FF_NODE  0
.latch    n1772_1 top.or1200_wbmux+or1200_wbmux^muxreg~0_FF_NODE  0
.latch    n1777_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE  0
.latch    n1782_1 top.or1200_wbmux+or1200_wbmux^muxreg~1_FF_NODE  0
.latch    n1787_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE  0
.latch    n1792_1 top.or1200_wbmux+or1200_wbmux^muxreg~2_FF_NODE  0
.latch    n1797_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE  0
.latch    n1802_1 top.or1200_wbmux+or1200_wbmux^muxreg~3_FF_NODE  0
.latch    n1807_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE  0
.latch    n1812_1 top.or1200_wbmux+or1200_wbmux^muxreg~4_FF_NODE  0
.latch    n1817_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE  0
.latch    n1822_1 top.or1200_wbmux+or1200_wbmux^muxreg~5_FF_NODE  0
.latch    n1827_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE  0
.latch    n1832_1 top.or1200_wbmux+or1200_wbmux^muxreg~6_FF_NODE  0
.latch    n1837_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~6_FF_NODE  0
.latch    n1842_1 top.or1200_wbmux+or1200_wbmux^muxreg~7_FF_NODE  0
.latch    n1847_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~7_FF_NODE  0
.latch    n1852_1 top.or1200_wbmux+or1200_wbmux^muxreg~8_FF_NODE  0
.latch    n1857_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE  0
.latch    n1862_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~0_FF_NODE  0
.latch    n1867_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~1_FF_NODE  0
.latch    n1872_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~2_FF_NODE  0
.latch    n1877_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~3_FF_NODE  0
.latch    n1882_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~4_FF_NODE  0
.latch    n1887_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~5_FF_NODE  0
.latch    n1892_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~6_FF_NODE  0
.latch    n1897_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~7_FF_NODE  0
.latch    n1902_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~8_FF_NODE  0
.latch    n1907_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~9_FF_NODE  0
.latch    n1912_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~10_FF_NODE  0
.latch    n1917_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~11_FF_NODE  0
.latch    n1922_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~12_FF_NODE  0
.latch    n1927_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~13_FF_NODE  0
.latch    n1932_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~14_FF_NODE  0
.latch    n1937_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~15_FF_NODE  0
.latch    n1942_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~16_FF_NODE  0
.latch    n1947_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~17_FF_NODE  0
.latch    n1952_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~18_FF_NODE  0
.latch    n1957_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~19_FF_NODE  0
.latch    n1962_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~20_FF_NODE  0
.latch    n1967_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~21_FF_NODE  0
.latch    n1972_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~22_FF_NODE  0
.latch    n1977_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~23_FF_NODE  0
.latch    n1982_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~24_FF_NODE  0
.latch    n1987_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~25_FF_NODE  0
.latch    n1992_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~26_FF_NODE  0
.latch    n1997_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~27_FF_NODE  0
.latch    n2002_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~28_FF_NODE  0
.latch    n2007_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~29_FF_NODE  0
.latch    n2012_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~30_FF_NODE  0
.latch    n2017_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~31_FF_NODE  0
.latch    n2022_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~32_FF_NODE  0
.latch    n2027_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~33_FF_NODE  0
.latch    n2032_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~34_FF_NODE  0
.latch    n2037_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~35_FF_NODE  0
.latch    n2042_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~36_FF_NODE  0
.latch    n2047_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~37_FF_NODE  0
.latch    n2052_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~38_FF_NODE  0
.latch    n2057_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~39_FF_NODE  0
.latch    n2062_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~40_FF_NODE  0
.latch    n2067_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~41_FF_NODE  0
.latch    n2072_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~42_FF_NODE  0
.latch    n2077_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~43_FF_NODE  0
.latch    n2082_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~44_FF_NODE  0
.latch    n2087_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~45_FF_NODE  0
.latch    n2092_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~46_FF_NODE  0
.latch    n2097_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~47_FF_NODE  0
.latch    n2102_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~48_FF_NODE  0
.latch    n2107_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~49_FF_NODE  0
.latch    n2112_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~50_FF_NODE  0
.latch    n2117_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~51_FF_NODE  0
.latch    n2122_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~52_FF_NODE  0
.latch    n2127_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~53_FF_NODE  0
.latch    n2132_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~54_FF_NODE  0
.latch    n2137_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~55_FF_NODE  0
.latch    n2142_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~56_FF_NODE  0
.latch    n2147_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~57_FF_NODE  0
.latch    n2152_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~58_FF_NODE  0
.latch    n2157_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~59_FF_NODE  0
.latch    n2162_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~60_FF_NODE  0
.latch    n2167_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~61_FF_NODE  0
.latch    n2172_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~62_FF_NODE  0
.latch    n2177_1 top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~63_FF_NODE  0
.latch    n2182_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~63_FF_NODE  0
.latch    n2187_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~62_FF_NODE  0
.latch    n2192_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~61_FF_NODE  0
.latch    n2197_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~60_FF_NODE  0
.latch    n2202_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~59_FF_NODE  0
.latch    n2207_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~58_FF_NODE  0
.latch    n2212_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~57_FF_NODE  0
.latch    n2217_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~56_FF_NODE  0
.latch    n2222_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~55_FF_NODE  0
.latch    n2227_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~54_FF_NODE  0
.latch    n2232_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~53_FF_NODE  0
.latch    n2237_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~52_FF_NODE  0
.latch    n2242_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~51_FF_NODE  0
.latch    n2247_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~50_FF_NODE  0
.latch    n2252_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~49_FF_NODE  0
.latch    n2257_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~48_FF_NODE  0
.latch    n2262_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~47_FF_NODE  0
.latch    n2267_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~46_FF_NODE  0
.latch    n2272_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~45_FF_NODE  0
.latch    n2277_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~44_FF_NODE  0
.latch    n2282_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~43_FF_NODE  0
.latch    n2287_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~42_FF_NODE  0
.latch    n2292_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~41_FF_NODE  0
.latch    n2297_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~40_FF_NODE  0
.latch    n2302_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~39_FF_NODE  0
.latch    n2307_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~38_FF_NODE  0
.latch    n2312_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~37_FF_NODE  0
.latch    n2317_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~36_FF_NODE  0
.latch    n2322_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~35_FF_NODE  0
.latch    n2327_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~34_FF_NODE  0
.latch    n2332_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~33_FF_NODE  0
.latch    n2337_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~32_FF_NODE  0
.latch    n2342_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~31_FF_NODE  0
.latch    n2347_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~30_FF_NODE  0
.latch    n2352_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~29_FF_NODE  0
.latch    n2357_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~28_FF_NODE  0
.latch    n2362_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~27_FF_NODE  0
.latch    n2367_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~26_FF_NODE  0
.latch    n2372_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~25_FF_NODE  0
.latch    n2377_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~24_FF_NODE  0
.latch    n2382_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~23_FF_NODE  0
.latch    n2387_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~22_FF_NODE  0
.latch    n2392_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~21_FF_NODE  0
.latch    n2397_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~20_FF_NODE  0
.latch    n2402_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~19_FF_NODE  0
.latch    n2407_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~18_FF_NODE  0
.latch    n2412_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~17_FF_NODE  0
.latch    n2417_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~16_FF_NODE  0
.latch    n2422_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~15_FF_NODE  0
.latch    n2427_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~14_FF_NODE  0
.latch    n2432_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~13_FF_NODE  0
.latch    n2437_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~12_FF_NODE  0
.latch    n2442_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~11_FF_NODE  0
.latch    n2447_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~10_FF_NODE  0
.latch    n2452_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~9_FF_NODE  0
.latch    n2457_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~8_FF_NODE  0
.latch    n2462_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~7_FF_NODE  0
.latch    n2467_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~6_FF_NODE  0
.latch    n2472_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~5_FF_NODE  0
.latch    n2477_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~4_FF_NODE  0
.latch    n2482_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~3_FF_NODE  0
.latch    n2487_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~2_FF_NODE  0
.latch    n2492_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~1_FF_NODE  0
.latch    n2497_1 top.or1200_mult_mac+or1200_mult_mac^mac_r~0_FF_NODE  0
.latch    n2502_1 top.or1200_except+or1200_except^id_exceptflags~0_FF_NODE  0
.latch    n2507_1 top.or1200_except+or1200_except^ex_exceptflags~0_FF_NODE  0
.latch    n2512_1 top.or1200_except+or1200_except^eear~0_FF_NODE  0
.latch      n2517 top.or1200_except+or1200_except^epcr~0_FF_NODE  0
.latch      n2522 top.or1200_except+or1200_except^epcr~1_FF_NODE  0
.latch      n2527 top.or1200_except+or1200_except^epcr~10_FF_NODE  0
.latch      n2532 top.or1200_except+or1200_except^epcr~11_FF_NODE  0
.latch      n2537 top.or1200_except+or1200_except^epcr~12_FF_NODE  0
.latch      n2542 top.or1200_except+or1200_except^epcr~13_FF_NODE  0
.latch      n2547 top.or1200_except+or1200_except^epcr~14_FF_NODE  0
.latch      n2552 top.or1200_except+or1200_except^epcr~15_FF_NODE  0
.latch      n2557 top.or1200_except+or1200_except^epcr~16_FF_NODE  0
.latch      n2562 top.or1200_except+or1200_except^epcr~17_FF_NODE  0
.latch      n2567 top.or1200_except+or1200_except^epcr~18_FF_NODE  0
.latch      n2572 top.or1200_except+or1200_except^epcr~19_FF_NODE  0
.latch      n2577 top.or1200_except+or1200_except^epcr~2_FF_NODE  0
.latch      n2582 top.or1200_except+or1200_except^epcr~20_FF_NODE  0
.latch      n2587 top.or1200_except+or1200_except^epcr~21_FF_NODE  0
.latch      n2592 top.or1200_except+or1200_except^epcr~22_FF_NODE  0
.latch      n2597 top.or1200_except+or1200_except^epcr~23_FF_NODE  0
.latch      n2602 top.or1200_except+or1200_except^epcr~24_FF_NODE  0
.latch      n2607 top.or1200_except+or1200_except^epcr~25_FF_NODE  0
.latch      n2612 top.or1200_except+or1200_except^epcr~26_FF_NODE  0
.latch      n2617 top.or1200_except+or1200_except^epcr~27_FF_NODE  0
.latch      n2622 top.or1200_except+or1200_except^epcr~28_FF_NODE  0
.latch      n2627 top.or1200_except+or1200_except^epcr~29_FF_NODE  0
.latch      n2632 top.or1200_except+or1200_except^epcr~3_FF_NODE  0
.latch      n2637 top.or1200_except+or1200_except^epcr~30_FF_NODE  0
.latch      n2642 top.or1200_except+or1200_except^epcr~31_FF_NODE  0
.latch      n2647 top.or1200_except+or1200_except^epcr~4_FF_NODE  0
.latch      n2652 top.or1200_except+or1200_except^epcr~5_FF_NODE  0
.latch      n2657 top.or1200_except+or1200_except^epcr~6_FF_NODE  0
.latch      n2662 top.or1200_except+or1200_except^epcr~7_FF_NODE  0
.latch      n2667 top.or1200_except+or1200_except^epcr~8_FF_NODE  0
.latch    n2672_1 top.or1200_except+or1200_except^epcr~9_FF_NODE  0
.latch    n2677_1 top.or1200_except+or1200_except^esr~0_FF_NODE  0
.latch    n2682_1 top.or1200_sprs+or1200_sprs^sr~0_FF_NODE  0
.latch    n2687_1 top.or1200_rf+or1200_rf^dataa_saved~31_FF_NODE  0
.latch    n2692_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~31_FF_NODE  0
.latch    n2697_1 top.or1200_rf+or1200_rf^datab_saved~31_FF_NODE  0
.latch    n2702_1 top.or1200_rf+or1200_rf^dataa_saved~0_FF_NODE  0
.latch    n2707_1 top.or1200_rf+or1200_rf^dataa_saved~1_FF_NODE  0
.latch    n2712_1 top.or1200_rf+or1200_rf^dataa_saved~2_FF_NODE  0
.latch    n2717_1 top.or1200_rf+or1200_rf^dataa_saved~3_FF_NODE  0
.latch    n2722_1 top.or1200_rf+or1200_rf^dataa_saved~4_FF_NODE  0
.latch    n2727_1 top.or1200_rf+or1200_rf^dataa_saved~5_FF_NODE  0
.latch    n2732_1 top.or1200_rf+or1200_rf^dataa_saved~6_FF_NODE  0
.latch    n2737_1 top.or1200_rf+or1200_rf^dataa_saved~7_FF_NODE  0
.latch    n2742_1 top.or1200_rf+or1200_rf^dataa_saved~8_FF_NODE  0
.latch    n2747_1 top.or1200_rf+or1200_rf^dataa_saved~9_FF_NODE  0
.latch    n2752_1 top.or1200_rf+or1200_rf^dataa_saved~10_FF_NODE  0
.latch    n2757_1 top.or1200_rf+or1200_rf^dataa_saved~11_FF_NODE  0
.latch    n2762_1 top.or1200_rf+or1200_rf^dataa_saved~12_FF_NODE  0
.latch    n2767_1 top.or1200_rf+or1200_rf^dataa_saved~13_FF_NODE  0
.latch    n2772_1 top.or1200_rf+or1200_rf^dataa_saved~14_FF_NODE  0
.latch    n2777_1 top.or1200_rf+or1200_rf^dataa_saved~15_FF_NODE  0
.latch    n2782_1 top.or1200_rf+or1200_rf^dataa_saved~16_FF_NODE  0
.latch    n2787_1 top.or1200_rf+or1200_rf^dataa_saved~17_FF_NODE  0
.latch    n2792_1 top.or1200_rf+or1200_rf^dataa_saved~18_FF_NODE  0
.latch    n2797_1 top.or1200_rf+or1200_rf^dataa_saved~19_FF_NODE  0
.latch    n2802_1 top.or1200_rf+or1200_rf^dataa_saved~20_FF_NODE  0
.latch    n2807_1 top.or1200_rf+or1200_rf^dataa_saved~21_FF_NODE  0
.latch    n2812_1 top.or1200_rf+or1200_rf^dataa_saved~22_FF_NODE  0
.latch    n2817_1 top.or1200_rf+or1200_rf^dataa_saved~23_FF_NODE  0
.latch    n2822_1 top.or1200_rf+or1200_rf^dataa_saved~24_FF_NODE  0
.latch    n2827_1 top.or1200_rf+or1200_rf^dataa_saved~25_FF_NODE  0
.latch    n2832_1 top.or1200_rf+or1200_rf^dataa_saved~26_FF_NODE  0
.latch    n2837_1 top.or1200_rf+or1200_rf^dataa_saved~27_FF_NODE  0
.latch    n2842_1 top.or1200_rf+or1200_rf^dataa_saved~28_FF_NODE  0
.latch    n2847_1 top.or1200_rf+or1200_rf^dataa_saved~29_FF_NODE  0
.latch    n2852_1 top.or1200_rf+or1200_rf^dataa_saved~30_FF_NODE  0
.latch    n2857_1 top.or1200_rf+or1200_rf^datab_saved~0_FF_NODE  0
.latch    n2862_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE  0
.latch    n2867_1 top.or1200_sprs+or1200_sprs^sr~1_FF_NODE  0
.latch    n2872_1 top.or1200_except+or1200_except^except_type~0_FF_NODE  0
.latch    n2877_1 top.or1200_sprs+or1200_sprs^sr~2_FF_NODE  0
.latch    n2882_1 top.or1200_except+or1200_except^esr~2_FF_NODE  0
.latch    n2887_1 top.or1200_except+or1200_except^except_type~3_FF_NODE  0
.latch    n2892_1 top.or1200_except+or1200_except^delayed_iee~0_FF_NODE  0
.latch    n2897_1 top.or1200_except+or1200_except^delayed_iee~1_FF_NODE  0
.latch    n2902_1 top.or1200_except+or1200_except^delayed_iee~2_FF_NODE  0
.latch    n2907_1 top.or1200_sprs+or1200_sprs^sr~3_FF_NODE  0
.latch    n2912_1 top.or1200_except+or1200_except^esr~3_FF_NODE  0
.latch    n2917_1 top.or1200_sprs+or1200_sprs^sr~4_FF_NODE  0
.latch    n2922_1 top.or1200_except+or1200_except^esr~4_FF_NODE  0
.latch    n2927_1 top.or1200_sprs+or1200_sprs^sr~5_FF_NODE  0
.latch    n2932_1 top.or1200_except+or1200_except^esr~5_FF_NODE  0
.latch    n2937_1 top.or1200_sprs+or1200_sprs^sr~6_FF_NODE  0
.latch    n2942_1 top.or1200_except+or1200_except^esr~6_FF_NODE  0
.latch    n2947_1 top.or1200_except+or1200_except^esr~1_FF_NODE  0
.latch    n2952_1 top.or1200_rf+or1200_rf^datab_saved~1_FF_NODE  0
.latch    n2957_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE  0
.latch    n2962_1 top.or1200_rf+or1200_rf^datab_saved~2_FF_NODE  0
.latch    n2967_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE  0
.latch    n2972_1 top.or1200_rf+or1200_rf^datab_saved~3_FF_NODE  0
.latch    n2977_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~4_FF_NODE  0
.latch    n2982_1 top.or1200_rf+or1200_rf^datab_saved~4_FF_NODE  0
.latch    n2987_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE  0
.latch    n2992_1 top.or1200_rf+or1200_rf^datab_saved~5_FF_NODE  0
.latch    n2997_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE  0
.latch    n3002_1 top.or1200_rf+or1200_rf^datab_saved~6_FF_NODE  0
.latch    n3007_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~7_FF_NODE  0
.latch    n3012_1 top.or1200_rf+or1200_rf^datab_saved~7_FF_NODE  0
.latch    n3017_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~8_FF_NODE  0
.latch    n3022_1 top.or1200_rf+or1200_rf^datab_saved~8_FF_NODE  0
.latch    n3027_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~9_FF_NODE  0
.latch      n3032 top.or1200_except+or1200_except^esr~9_FF_NODE  0
.latch      n3037 top.or1200_rf+or1200_rf^datab_saved~9_FF_NODE  0
.latch      n3042 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~10_FF_NODE  0
.latch      n3047 top.or1200_except+or1200_except^esr~10_FF_NODE  0
.latch      n3052 top.or1200_rf+or1200_rf^datab_saved~10_FF_NODE  0
.latch      n3057 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~11_FF_NODE  0
.latch      n3062 top.or1200_rf+or1200_rf^datab_saved~11_FF_NODE  0
.latch      n3067 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~12_FF_NODE  0
.latch      n3072 top.or1200_rf+or1200_rf^datab_saved~12_FF_NODE  0
.latch      n3077 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~13_FF_NODE  0
.latch    n3082_1 top.or1200_rf+or1200_rf^datab_saved~13_FF_NODE  0
.latch    n3087_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~14_FF_NODE  0
.latch      n3092 top.or1200_rf+or1200_rf^datab_saved~14_FF_NODE  0
.latch      n3097 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~15_FF_NODE  0
.latch    n3102_1 top.or1200_rf+or1200_rf^datab_saved~15_FF_NODE  0
.latch    n3107_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~16_FF_NODE  0
.latch    n3112_2 top.or1200_rf+or1200_rf^datab_saved~16_FF_NODE  0
.latch    n3117_2 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~17_FF_NODE  0
.latch    n3122_2 top.or1200_rf+or1200_rf^datab_saved~17_FF_NODE  0
.latch    n3127_2 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~18_FF_NODE  0
.latch    n3132_2 top.or1200_rf+or1200_rf^datab_saved~18_FF_NODE  0
.latch    n3137_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~19_FF_NODE  0
.latch    n3142_2 top.or1200_rf+or1200_rf^datab_saved~19_FF_NODE  0
.latch    n3147_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~20_FF_NODE  0
.latch    n3152_1 top.or1200_rf+or1200_rf^datab_saved~20_FF_NODE  0
.latch    n3157_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~21_FF_NODE  0
.latch    n3162_1 top.or1200_rf+or1200_rf^datab_saved~21_FF_NODE  0
.latch    n3167_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~22_FF_NODE  0
.latch    n3172_1 top.or1200_rf+or1200_rf^datab_saved~22_FF_NODE  0
.latch      n3177 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~23_FF_NODE  0
.latch    n3182_1 top.or1200_rf+or1200_rf^datab_saved~23_FF_NODE  0
.latch    n3187_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~24_FF_NODE  0
.latch    n3192_2 top.or1200_rf+or1200_rf^datab_saved~24_FF_NODE  0
.latch    n3197_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE  0
.latch    n3202_2 top.or1200_rf+or1200_rf^datab_saved~25_FF_NODE  0
.latch    n3207_2 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~26_FF_NODE  0
.latch    n3212_2 top.or1200_rf+or1200_rf^datab_saved~26_FF_NODE  0
.latch    n3217_1 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~27_FF_NODE  0
.latch    n3222_2 top.or1200_rf+or1200_rf^datab_saved~27_FF_NODE  0
.latch    n3227_2 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~28_FF_NODE  0
.latch    n3232_1 top.or1200_rf+or1200_rf^datab_saved~28_FF_NODE  0
.latch    n3237_2 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~29_FF_NODE  0
.latch    n3242_2 top.or1200_rf+or1200_rf^datab_saved~29_FF_NODE  0
.latch    n3247_2 top.or1200_operandmuxes+or1200_operandmuxes^operand_b~30_FF_NODE  0
.latch    n3252_1 top.or1200_rf+or1200_rf^datab_saved~30_FF_NODE  0
.latch    n3257_2 top.or1200_except+or1200_except^extend_flush_FF_NODE  0
.latch    n3262_2 top.or1200_if+or1200_if^saved_FF_NODE  0
.latch    n3267_2 top.or1200_ctrl+or1200_ctrl^id_insn~1_FF_NODE  0
.latch    n3272_1 top.or1200_ctrl+or1200_ctrl^spr_addrimm~1_FF_NODE  0
.latch    n3277_1 top.or1200_ctrl+or1200_ctrl^ex_macrc_op_FF_NODE  0
.latch    n3282_2 top.or1200_ctrl+or1200_ctrl^spr_addrimm~0_FF_NODE  0
.latch    n3287_2 top.or1200_ctrl+or1200_ctrl^spr_addrimm~10_FF_NODE  0
.latch    n3292_1 top.or1200_ctrl+or1200_ctrl^spr_addrimm~11_FF_NODE  0
.latch    n3297_2 top.or1200_ctrl+or1200_ctrl^spr_addrimm~12_FF_NODE  0
.latch    n3302_2 top.or1200_ctrl+or1200_ctrl^spr_addrimm~13_FF_NODE  0
.latch    n3307_2 top.or1200_ctrl+or1200_ctrl^spr_addrimm~14_FF_NODE  0
.latch    n3312_2 top.or1200_ctrl+or1200_ctrl^spr_addrimm~15_FF_NODE  0
.latch    n3317_2 top.or1200_ctrl+or1200_ctrl^spr_addrimm~2_FF_NODE  0
.latch    n3322_1 top.or1200_ctrl+or1200_ctrl^spr_addrimm~3_FF_NODE  0
.latch    n3327_2 top.or1200_ctrl+or1200_ctrl^spr_addrimm~4_FF_NODE  0
.latch    n3332_2 top.or1200_ctrl+or1200_ctrl^spr_addrimm~5_FF_NODE  0
.latch    n3337_1 top.or1200_ctrl+or1200_ctrl^spr_addrimm~6_FF_NODE  0
.latch    n3342_2 top.or1200_ctrl+or1200_ctrl^spr_addrimm~7_FF_NODE  0
.latch    n3347_2 top.or1200_ctrl+or1200_ctrl^spr_addrimm~8_FF_NODE  0
.latch    n3352_1 top.or1200_ctrl+or1200_ctrl^spr_addrimm~9_FF_NODE  0
.latch    n3357_1 top.or1200_ctrl+or1200_ctrl^rf_addrw~0_FF_NODE  0
.latch    n3362_2 top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~0_FF_NODE  0
.latch    n3367_2 top.or1200_ctrl+or1200_ctrl^rf_addrw~1_FF_NODE  0
.latch    n3372_1 top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~1_FF_NODE  0
.latch    n3377_1 top.or1200_ctrl+or1200_ctrl^rf_addrw~2_FF_NODE  0
.latch    n3382_2 top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~2_FF_NODE  0
.latch    n3387_2 top.or1200_ctrl+or1200_ctrl^rf_addrw~3_FF_NODE  0
.latch    n3392_2 top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~3_FF_NODE  0
.latch    n3397_1 top.or1200_ctrl+or1200_ctrl^rf_addrw~4_FF_NODE  0
.latch    n3402_1 top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~4_FF_NODE  0
.latch    n3407_2 top.or1200_ctrl+or1200_ctrl^id_insn~10_FF_NODE  0
.latch    n3412_1 top.or1200_ctrl+or1200_ctrl^id_insn~11_FF_NODE  0
.latch    n3417_2 top.or1200_ctrl+or1200_ctrl^ex_insn~11_FF_NODE  0
.latch    n3422_2 top.or1200_ctrl+or1200_ctrl^id_insn~12_FF_NODE  0
.latch    n3427_2 top.or1200_ctrl+or1200_ctrl^ex_insn~12_FF_NODE  0
.latch    n3432_2 top.or1200_ctrl+or1200_ctrl^id_insn~13_FF_NODE  0
.latch    n3437_2 top.or1200_ctrl+or1200_ctrl^ex_insn~13_FF_NODE  0
.latch    n3442_1 top.or1200_ctrl+or1200_ctrl^id_insn~14_FF_NODE  0
.latch    n3447_1 top.or1200_ctrl+or1200_ctrl^ex_insn~14_FF_NODE  0
.latch    n3452_1 top.or1200_ctrl+or1200_ctrl^id_insn~15_FF_NODE  0
.latch    n3457_1 top.or1200_ctrl+or1200_ctrl^ex_insn~15_FF_NODE  0
.latch    n3462_1 top.or1200_ctrl+or1200_ctrl^id_insn~16_FF_NODE  0
.latch    n3467_1 top.or1200_mult_mac+or1200_mult_mac^mac_stall_r_FF_NODE  0
.latch    n3472_1 top.or1200_rf+or1200_rf^rf_we_allow_FF_NODE  0
.latch    n3477_1 top.or1200_wbmux+or1200_wbmux^muxreg_valid_FF_NODE  0
.latch    n3482_1 top.or1200_except+or1200_except^wb_pc~0_FF_NODE  0
.latch    n3487_1 top.or1200_except+or1200_except^wb_pc~1_FF_NODE  0
.latch    n3492_1 top.or1200_except+or1200_except^wb_pc~10_FF_NODE  0
.latch    n3497_1 top.or1200_except+or1200_except^wb_pc~11_FF_NODE  0
.latch    n3502_1 top.or1200_except+or1200_except^wb_pc~12_FF_NODE  0
.latch    n3507_1 top.or1200_except+or1200_except^wb_pc~13_FF_NODE  0
.latch      n3512 top.or1200_except+or1200_except^wb_pc~14_FF_NODE  0
.latch    n3517_1 top.or1200_except+or1200_except^wb_pc~15_FF_NODE  0
.latch    n3522_1 top.or1200_except+or1200_except^wb_pc~16_FF_NODE  0
.latch    n3527_1 top.or1200_except+or1200_except^wb_pc~17_FF_NODE  0
.latch    n3532_1 top.or1200_except+or1200_except^wb_pc~18_FF_NODE  0
.latch    n3537_1 top.or1200_except+or1200_except^wb_pc~19_FF_NODE  0
.latch    n3542_1 top.or1200_except+or1200_except^wb_pc~2_FF_NODE  0
.latch    n3547_1 top.or1200_except+or1200_except^wb_pc~20_FF_NODE  0
.latch    n3552_1 top.or1200_except+or1200_except^wb_pc~21_FF_NODE  0
.latch    n3557_1 top.or1200_except+or1200_except^wb_pc~22_FF_NODE  0
.latch    n3562_1 top.or1200_except+or1200_except^wb_pc~23_FF_NODE  0
.latch    n3567_1 top.or1200_except+or1200_except^wb_pc~24_FF_NODE  0
.latch    n3572_1 top.or1200_except+or1200_except^wb_pc~25_FF_NODE  0
.latch    n3577_1 top.or1200_except+or1200_except^wb_pc~26_FF_NODE  0
.latch    n3582_1 top.or1200_except+or1200_except^wb_pc~27_FF_NODE  0
.latch    n3587_1 top.or1200_except+or1200_except^wb_pc~28_FF_NODE  0
.latch    n3592_1 top.or1200_except+or1200_except^wb_pc~29_FF_NODE  0
.latch    n3597_2 top.or1200_except+or1200_except^wb_pc~3_FF_NODE  0
.latch    n3602_1 top.or1200_except+or1200_except^wb_pc~30_FF_NODE  0
.latch    n3607_2 top.or1200_except+or1200_except^wb_pc~31_FF_NODE  0
.latch    n3612_2 top.or1200_except+or1200_except^wb_pc~4_FF_NODE  0
.latch    n3617_2 top.or1200_except+or1200_except^wb_pc~5_FF_NODE  0
.latch    n3622_2 top.or1200_except+or1200_except^wb_pc~6_FF_NODE  0
.latch    n3627_2 top.or1200_except+or1200_except^wb_pc~7_FF_NODE  0
.latch    n3632_2 top.or1200_except+or1200_except^wb_pc~8_FF_NODE  0
.latch    n3637_2 top.or1200_except+or1200_except^wb_pc~9_FF_NODE  0
.latch    n3642_2 top.or1200_freeze+or1200_freeze^multicycle_cnt~0_FF_NODE  0
.latch    n3647_2 top.or1200_freeze+or1200_freeze^multicycle_cnt~1_FF_NODE  0
.latch      n3652 top.or1200_ctrl+or1200_ctrl^ex_insn~16_FF_NODE  0
.latch    n3657_2 top.or1200_ctrl+or1200_ctrl^ex_insn~17_FF_NODE  0
.latch    n3662_2 top.or1200_ctrl+or1200_ctrl^ex_insn~18_FF_NODE  0
.latch    n3667_2 top.or1200_ctrl+or1200_ctrl^ex_insn~19_FF_NODE  0
.latch    n3672_2 top.or1200_ctrl+or1200_ctrl^ex_insn~20_FF_NODE  0
.latch    n3677_1 top.or1200_ctrl+or1200_ctrl^ex_insn~21_FF_NODE  0
.latch    n3682_2 top.or1200_ctrl+or1200_ctrl^ex_insn~22_FF_NODE  0
.latch    n3687_2 top.or1200_ctrl+or1200_ctrl^ex_insn~23_FF_NODE  0
.latch    n3692_2 top.or1200_ctrl+or1200_ctrl^ex_insn~24_FF_NODE  0
.latch    n3697_1 top.or1200_ctrl+or1200_ctrl^ex_insn~25_FF_NODE  0
.latch    n3702_2 top.or1200_ctrl+or1200_ctrl^ex_insn~26_FF_NODE  0
.latch    n3707_2 top.or1200_ctrl+or1200_ctrl^ex_insn~27_FF_NODE  0
.latch    n3712_2 top.or1200_ctrl+or1200_ctrl^ex_insn~28_FF_NODE  0
.latch    n3717_2 top.or1200_ctrl+or1200_ctrl^ex_insn~29_FF_NODE  0
.latch    n3722_2 top.or1200_ctrl+or1200_ctrl^ex_insn~30_FF_NODE  0
.latch    n3727_2 top.or1200_ctrl+or1200_ctrl^ex_insn~31_FF_NODE  0
.latch    n3732_2 top.or1200_ctrl+or1200_ctrl^except_illegal_FF_NODE  0
.latch    n3737_2 top.or1200_ctrl+or1200_ctrl^alu_op~0_FF_NODE  0
.latch    n3742_2 top.or1200_mult_mac+or1200_mult_mac^div_cntr~0_FF_NODE  0
.latch    n3747_2 top.or1200_mult_mac+or1200_mult_mac^div_cntr~1_FF_NODE  0
.latch    n3752_2 top.or1200_mult_mac+or1200_mult_mac^div_cntr~2_FF_NODE  0
.latch    n3757_2 top.or1200_mult_mac+or1200_mult_mac^div_cntr~3_FF_NODE  0
.latch    n3762_2 top.or1200_mult_mac+or1200_mult_mac^div_cntr~4_FF_NODE  0
.latch    n3767_2 top.or1200_mult_mac+or1200_mult_mac^div_cntr~5_FF_NODE  0
.latch    n3772_1 top.or1200_mult_mac+or1200_mult_mac^div_free_FF_NODE  0
.latch    n3777_1 top.or1200_ctrl+or1200_ctrl^alu_op~1_FF_NODE  0
.latch    n3782_2 top.or1200_ctrl+or1200_ctrl^alu_op~2_FF_NODE  0
.latch    n3787_2 top.or1200_ctrl+or1200_ctrl^alu_op~3_FF_NODE  0
.latch    n3792_2 top.or1200_ctrl+or1200_ctrl^mac_op~0_FF_NODE  0
.latch    n3797_2 top.or1200_mult_mac+or1200_mult_mac^mac_op_r1~0_FF_NODE  0
.latch    n3802_2 top.or1200_mult_mac+or1200_mult_mac^mac_op_r2~0_FF_NODE  0
.latch    n3807_2 top.or1200_mult_mac+or1200_mult_mac^mac_op_r3~0_FF_NODE  0
.latch    n3812_2 top.or1200_ctrl+or1200_ctrl^mac_op~1_FF_NODE  0
.latch    n3817_2 top.or1200_mult_mac+or1200_mult_mac^mac_op_r1~1_FF_NODE  0
.latch    n3822_2 top.or1200_mult_mac+or1200_mult_mac^mac_op_r2~1_FF_NODE  0
.latch    n3827_2 top.or1200_mult_mac+or1200_mult_mac^mac_op_r3~1_FF_NODE  0
.latch    n3832_2 top.or1200_ctrl+or1200_ctrl^rfwb_op~0_FF_NODE  0
.latch    n3837_2 top.or1200_ctrl+or1200_ctrl^rfwb_op~1_FF_NODE  0
.latch    n3842_2 top.or1200_ctrl+or1200_ctrl^rfwb_op~2_FF_NODE  0
.latch    n3847_2 top.or1200_ctrl+or1200_ctrl^branch_op~0_FF_NODE  0
.latch    n3852_2 top.or1200_ctrl+or1200_ctrl^branch_op~1_FF_NODE  0
.latch    n3857_2 top.or1200_ctrl+or1200_ctrl^branch_op~2_FF_NODE  0
.latch    n3862_2 top.or1200_ctrl+or1200_ctrl^lsu_op~0_FF_NODE  0
.latch    n3867_1 top.or1200_ctrl+or1200_ctrl^lsu_op~1_FF_NODE  0
.latch    n3872_1 top.or1200_ctrl+or1200_ctrl^lsu_op~2_FF_NODE  0
.latch    n3877_2 top.or1200_ctrl+or1200_ctrl^lsu_op~3_FF_NODE  0
.latch    n3882_2 top.or1200_ctrl+or1200_ctrl^comp_op~1_FF_NODE  0
.latch    n3887_2 top.or1200_ctrl+or1200_ctrl^sig_syscall_FF_NODE  0
.latch    n3892_2 top.or1200_ctrl+or1200_ctrl^sig_trap_FF_NODE  0
.latch    n3897_1 top.or1200_except+or1200_except^ex_dslot_FF_NODE  0
.latch    n3902_2 top.or1200_except+or1200_except^ex_exceptflags~1_FF_NODE  0
.latch    n3907_2 top.or1200_except+or1200_except^ex_exceptflags~2_FF_NODE  0
.latch    n3912_2 top.or1200_except+or1200_except^ex_pc~0_FF_NODE  0
.latch    n3917_2 top.or1200_except+or1200_except^ex_pc~1_FF_NODE  0
.latch    n3922_1 top.or1200_except+or1200_except^ex_pc~10_FF_NODE  0
.latch    n3927_2 top.or1200_except+or1200_except^ex_pc~11_FF_NODE  0
.latch    n3932_2 top.or1200_except+or1200_except^ex_pc~12_FF_NODE  0
.latch    n3937_2 top.or1200_except+or1200_except^ex_pc~13_FF_NODE  0
.latch    n3942_2 top.or1200_except+or1200_except^ex_pc~14_FF_NODE  0
.latch    n3947_2 top.or1200_except+or1200_except^ex_pc~15_FF_NODE  0
.latch    n3952_1 top.or1200_except+or1200_except^ex_pc~16_FF_NODE  0
.latch    n3957_2 top.or1200_except+or1200_except^ex_pc~17_FF_NODE  0
.latch    n3962_2 top.or1200_except+or1200_except^ex_pc~18_FF_NODE  0
.latch    n3967_2 top.or1200_except+or1200_except^ex_pc~19_FF_NODE  0
.latch    n3972_2 top.or1200_except+or1200_except^ex_pc~2_FF_NODE  0
.latch    n3977_1 top.or1200_except+or1200_except^ex_pc~20_FF_NODE  0
.latch    n3982_2 top.or1200_except+or1200_except^ex_pc~21_FF_NODE  0
.latch    n3987_2 top.or1200_except+or1200_except^ex_pc~22_FF_NODE  0
.latch      n3992 top.or1200_except+or1200_except^ex_pc~23_FF_NODE  0
.latch    n3997_1 top.or1200_except+or1200_except^ex_pc~24_FF_NODE  0
.latch    n4002_1 top.or1200_except+or1200_except^ex_pc~25_FF_NODE  0
.latch      n4007 top.or1200_except+or1200_except^ex_pc~26_FF_NODE  0
.latch    n4012_1 top.or1200_except+or1200_except^ex_pc~27_FF_NODE  0
.latch    n4017_1 top.or1200_except+or1200_except^ex_pc~28_FF_NODE  0
.latch    n4022_1 top.or1200_except+or1200_except^ex_pc~29_FF_NODE  0
.latch    n4027_2 top.or1200_except+or1200_except^ex_pc~3_FF_NODE  0
.latch    n4032_1 top.or1200_except+or1200_except^ex_pc~30_FF_NODE  0
.latch    n4037_2 top.or1200_except+or1200_except^ex_pc~31_FF_NODE  0
.latch    n4042_2 top.or1200_except+or1200_except^ex_pc~4_FF_NODE  0
.latch    n4047_1 top.or1200_except+or1200_except^ex_pc~5_FF_NODE  0
.latch    n4052_2 top.or1200_except+or1200_except^ex_pc~6_FF_NODE  0
.latch    n4057_1 top.or1200_except+or1200_except^ex_pc~7_FF_NODE  0
.latch    n4062_2 top.or1200_except+or1200_except^ex_pc~8_FF_NODE  0
.latch    n4067_1 top.or1200_except+or1200_except^ex_pc~9_FF_NODE  0
.latch    n4072_2 top.or1200_ctrl+or1200_ctrl^id_insn~17_FF_NODE  0
.latch    n4077_2 top.or1200_ctrl+or1200_ctrl^id_insn~18_FF_NODE  0
.latch    n4082_2 top.or1200_ctrl+or1200_ctrl^id_insn~19_FF_NODE  0
.latch    n4087_2 top.or1200_ctrl+or1200_ctrl^id_insn~2_FF_NODE  0
.latch    n4092_1 top.or1200_ctrl+or1200_ctrl^id_insn~20_FF_NODE  0
.latch    n4097_2 top.or1200_ctrl+or1200_ctrl^id_insn~21_FF_NODE  0
.latch    n4102_2 top.or1200_ctrl+or1200_ctrl^id_insn~22_FF_NODE  0
.latch    n4107_1 top.or1200_ctrl+or1200_ctrl^id_insn~23_FF_NODE  0
.latch    n4112_2 top.or1200_ctrl+or1200_ctrl^id_insn~24_FF_NODE  0
.latch    n4117_2 top.or1200_ctrl+or1200_ctrl^id_insn~25_FF_NODE  0
.latch      n4122 top.or1200_ctrl+or1200_ctrl^id_insn~26_FF_NODE  0
.latch      n4127 top.or1200_ctrl+or1200_ctrl^id_insn~27_FF_NODE  0
.latch    n4132_2 top.or1200_ctrl+or1200_ctrl^id_insn~28_FF_NODE  0
.latch    n4137_2 top.or1200_ctrl+or1200_ctrl^id_insn~29_FF_NODE  0
.latch    n4142_2 top.or1200_ctrl+or1200_ctrl^id_insn~3_FF_NODE  0
.latch    n4147_2 top.or1200_ctrl+or1200_ctrl^id_insn~30_FF_NODE  0
.latch    n4152_1 top.or1200_ctrl+or1200_ctrl^id_insn~31_FF_NODE  0
.latch    n4157_2 top.or1200_ctrl+or1200_ctrl^id_insn~4_FF_NODE  0
.latch    n4162_2 top.or1200_ctrl+or1200_ctrl^id_insn~5_FF_NODE  0
.latch    n4167_1 top.or1200_ctrl+or1200_ctrl^id_insn~6_FF_NODE  0
.latch    n4172_2 top.or1200_ctrl+or1200_ctrl^id_insn~7_FF_NODE  0
.latch    n4177_2 top.or1200_ctrl+or1200_ctrl^id_insn~8_FF_NODE  0
.latch    n4182_1 top.or1200_ctrl+or1200_ctrl^id_insn~9_FF_NODE  0
.latch    n4187_2 top.or1200_ctrl+or1200_ctrl^sel_imm_FF_NODE  0
.latch    n4192_1 top.or1200_ctrl+or1200_ctrl^pre_branch_op~0_FF_NODE  0
.latch    n4197_1 top.or1200_ctrl+or1200_ctrl^pre_branch_op~1_FF_NODE  0
.latch    n4202_2 top.or1200_ctrl+or1200_ctrl^pre_branch_op~2_FF_NODE  0
.latch    n4207_1 top.or1200_rf+or1200_rf^dataa_saved~32_FF_NODE  0
.latch    n4212_1 top.or1200_except+or1200_except^id_exceptflags~1_FF_NODE  0
.latch      n4217 top.or1200_except+or1200_except^id_exceptflags~2_FF_NODE  0
.latch      n4222 top.or1200_except+or1200_except^id_pc~0_FF_NODE  0
.latch    n4227_1 top.or1200_except+or1200_except^id_pc~1_FF_NODE  0
.latch    n4232_2 top.or1200_except+or1200_except^id_pc~10_FF_NODE  0
.latch    n4237_1 top.or1200_except+or1200_except^id_pc~11_FF_NODE  0
.latch    n4242_1 top.or1200_except+or1200_except^id_pc~12_FF_NODE  0
.latch    n4247_1 top.or1200_except+or1200_except^id_pc~13_FF_NODE  0
.latch    n4252_1 top.or1200_except+or1200_except^id_pc~14_FF_NODE  0
.latch    n4257_2 top.or1200_except+or1200_except^id_pc~15_FF_NODE  0
.latch    n4262_1 top.or1200_except+or1200_except^id_pc~16_FF_NODE  0
.latch    n4267_1 top.or1200_except+or1200_except^id_pc~17_FF_NODE  0
.latch    n4272_1 top.or1200_except+or1200_except^id_pc~18_FF_NODE  0
.latch    n4277_1 top.or1200_except+or1200_except^id_pc~19_FF_NODE  0
.latch    n4282_1 top.or1200_except+or1200_except^id_pc~2_FF_NODE  0
.latch    n4287_1 top.or1200_except+or1200_except^id_pc~20_FF_NODE  0
.latch    n4292_1 top.or1200_except+or1200_except^id_pc~21_FF_NODE  0
.latch    n4297_1 top.or1200_except+or1200_except^id_pc~22_FF_NODE  0
.latch    n4302_1 top.or1200_except+or1200_except^id_pc~23_FF_NODE  0
.latch    n4307_1 top.or1200_except+or1200_except^id_pc~24_FF_NODE  0
.latch    n4312_1 top.or1200_except+or1200_except^id_pc~25_FF_NODE  0
.latch    n4317_1 top.or1200_except+or1200_except^id_pc~26_FF_NODE  0
.latch    n4322_1 top.or1200_except+or1200_except^id_pc~27_FF_NODE  0
.latch    n4327_1 top.or1200_except+or1200_except^id_pc~28_FF_NODE  0
.latch    n4332_1 top.or1200_except+or1200_except^id_pc~29_FF_NODE  0
.latch    n4337_1 top.or1200_except+or1200_except^id_pc~3_FF_NODE  0
.latch    n4342_1 top.or1200_except+or1200_except^id_pc~30_FF_NODE  0
.latch    n4347_1 top.or1200_except+or1200_except^id_pc~31_FF_NODE  0
.latch    n4352_2 top.or1200_except+or1200_except^id_pc~4_FF_NODE  0
.latch    n4357_1 top.or1200_except+or1200_except^id_pc~5_FF_NODE  0
.latch    n4362_2 top.or1200_except+or1200_except^id_pc~6_FF_NODE  0
.latch    n4367_1 top.or1200_except+or1200_except^id_pc~7_FF_NODE  0
.latch    n4372_2 top.or1200_except+or1200_except^id_pc~8_FF_NODE  0
.latch    n4377_1 top.or1200_except+or1200_except^id_pc~9_FF_NODE  0
.latch    n4382_1 top.or1200_except+or1200_except^state~0_FF_NODE  0
.latch    n4387_2 top.or1200_except+or1200_except^state~1_FF_NODE  0
.latch    n4392_1 top.or1200_except+or1200_except^state~2_FF_NODE  0
.latch    n4397_1 top.or1200_if+or1200_if^insn_saved~0_FF_NODE  0
.latch    n4402_1 top.or1200_if+or1200_if^insn_saved~1_FF_NODE  0
.latch    n4407_1 top.or1200_if+or1200_if^insn_saved~10_FF_NODE  0
.latch    n4412_2 top.or1200_if+or1200_if^insn_saved~11_FF_NODE  0
.latch    n4417_1 top.or1200_if+or1200_if^insn_saved~12_FF_NODE  0
.latch    n4422_2 top.or1200_if+or1200_if^insn_saved~13_FF_NODE  0
.latch    n4427_1 top.or1200_if+or1200_if^insn_saved~14_FF_NODE  0
.latch    n4432_2 top.or1200_if+or1200_if^insn_saved~15_FF_NODE  0
.latch    n4437_1 top.or1200_if+or1200_if^insn_saved~16_FF_NODE  0
.latch    n4442_1 top.or1200_if+or1200_if^insn_saved~17_FF_NODE  0
.latch    n4447_1 top.or1200_if+or1200_if^insn_saved~18_FF_NODE  0
.latch    n4452_1 top.or1200_if+or1200_if^insn_saved~19_FF_NODE  0
.latch    n4457_2 top.or1200_if+or1200_if^insn_saved~2_FF_NODE  0
.latch    n4462_2 top.or1200_if+or1200_if^insn_saved~20_FF_NODE  0
.latch    n4467_1 top.or1200_if+or1200_if^insn_saved~21_FF_NODE  0
.latch    n4472_1 top.or1200_if+or1200_if^insn_saved~22_FF_NODE  0
.latch    n4477_1 top.or1200_if+or1200_if^insn_saved~23_FF_NODE  0
.latch    n4482_1 top.or1200_if+or1200_if^insn_saved~24_FF_NODE  0
.latch    n4487_1 top.or1200_if+or1200_if^insn_saved~25_FF_NODE  0
.latch    n4492_1 top.or1200_if+or1200_if^insn_saved~26_FF_NODE  0
.latch    n4497_1 top.or1200_if+or1200_if^insn_saved~27_FF_NODE  0
.latch    n4502_1 top.or1200_if+or1200_if^insn_saved~28_FF_NODE  0
.latch    n4507_1 top.or1200_if+or1200_if^insn_saved~29_FF_NODE  0
.latch    n4512_1 top.or1200_if+or1200_if^insn_saved~3_FF_NODE  0
.latch    n4517_1 top.or1200_if+or1200_if^insn_saved~30_FF_NODE  0
.latch    n4522_1 top.or1200_if+or1200_if^insn_saved~31_FF_NODE  0
.latch    n4527_1 top.or1200_if+or1200_if^insn_saved~4_FF_NODE  0
.latch    n4532_1 top.or1200_if+or1200_if^insn_saved~5_FF_NODE  0
.latch    n4537_2 top.or1200_if+or1200_if^insn_saved~6_FF_NODE  0
.latch    n4542_2 top.or1200_if+or1200_if^insn_saved~7_FF_NODE  0
.latch    n4547_1 top.or1200_if+or1200_if^insn_saved~8_FF_NODE  0
.latch    n4552_2 top.or1200_if+or1200_if^insn_saved~9_FF_NODE  0
.latch    n4557_1 top.or1200_if+or1200_if^addr_saved~0_FF_NODE  0
.latch    n4562_2 top.or1200_if+or1200_if^addr_saved~1_FF_NODE  0
.latch    n4567_2 top.or1200_if+or1200_if^addr_saved~10_FF_NODE  0
.latch    n4572_2 top.or1200_if+or1200_if^addr_saved~11_FF_NODE  0
.latch    n4577_2 top.or1200_if+or1200_if^addr_saved~12_FF_NODE  0
.latch    n4582_2 top.or1200_if+or1200_if^addr_saved~13_FF_NODE  0
.latch    n4587_2 top.or1200_if+or1200_if^addr_saved~14_FF_NODE  0
.latch    n4592_2 top.or1200_if+or1200_if^addr_saved~15_FF_NODE  0
.latch    n4597_2 top.or1200_if+or1200_if^addr_saved~16_FF_NODE  0
.latch    n4602_2 top.or1200_if+or1200_if^addr_saved~17_FF_NODE  0
.latch    n4607_2 top.or1200_if+or1200_if^addr_saved~18_FF_NODE  0
.latch    n4612_2 top.or1200_if+or1200_if^addr_saved~19_FF_NODE  0
.latch    n4617_2 top.or1200_if+or1200_if^addr_saved~2_FF_NODE  0
.latch    n4622_1 top.or1200_if+or1200_if^addr_saved~20_FF_NODE  0
.latch    n4627_1 top.or1200_if+or1200_if^addr_saved~21_FF_NODE  0
.latch    n4632_2 top.or1200_if+or1200_if^addr_saved~22_FF_NODE  0
.latch    n4637_1 top.or1200_if+or1200_if^addr_saved~23_FF_NODE  0
.latch    n4642_1 top.or1200_if+or1200_if^addr_saved~24_FF_NODE  0
.latch    n4647_2 top.or1200_if+or1200_if^addr_saved~25_FF_NODE  0
.latch    n4652_1 top.or1200_if+or1200_if^addr_saved~26_FF_NODE  0
.latch    n4657_1 top.or1200_if+or1200_if^addr_saved~27_FF_NODE  0
.latch    n4662_2 top.or1200_if+or1200_if^addr_saved~28_FF_NODE  0
.latch    n4667_1 top.or1200_if+or1200_if^addr_saved~29_FF_NODE  0
.latch    n4672_1 top.or1200_if+or1200_if^addr_saved~3_FF_NODE  0
.latch    n4677_2 top.or1200_if+or1200_if^addr_saved~30_FF_NODE  0
.latch    n4682_1 top.or1200_if+or1200_if^addr_saved~31_FF_NODE  0
.latch    n4687_1 top.or1200_if+or1200_if^addr_saved~4_FF_NODE  0
.latch    n4692_2 top.or1200_if+or1200_if^addr_saved~5_FF_NODE  0
.latch    n4697_1 top.or1200_if+or1200_if^addr_saved~6_FF_NODE  0
.latch    n4702_2 top.or1200_if+or1200_if^addr_saved~7_FF_NODE  0
.latch    n4707_1 top.or1200_if+or1200_if^addr_saved~8_FF_NODE  0
.latch    n4712_1 top.or1200_if+or1200_if^addr_saved~9_FF_NODE  0
.latch    n4717_2 top.or1200_freeze+or1200_freeze^flushpipe_r_FF_NODE  0

.gate INV_X1    A=top^icpu_ack_i ZN=n3108_1
.gate INV_X1    A=top^icpu_rty_i ZN=n3109
.gate INV_X1    A=top.or1200_if+or1200_if^saved_FF_NODE ZN=n3110
.gate OAI21_X1  A=n3109 B1=n3108_1 B2=n3110 ZN=n3111
.gate INV_X1    A=top^du_read ZN=n3112
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^alu_op~2_FF_NODE ZN=n3113_1
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^alu_op~3_FF_NODE ZN=n3114
.gate NOR2_X1   A1=n3113_1 A2=n3114 ZN=n3115
.gate INV_X1    A=n3115 ZN=n3116
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^alu_op~0_FF_NODE ZN=n3117
.gate NAND2_X1  A1=n3117 A2=top.or1200_ctrl+or1200_ctrl^alu_op~1_FF_NODE ZN=n3118_1
.gate NOR2_X1   A1=n3116 A2=n3118_1 ZN=n3119
.gate AOI21_X1  A=top^du_write B1=n3119 B2=n3112 ZN=n3120
.gate INV_X1    A=n3120 ZN=top^spr_we
.gate INV_X1    A=top^du_addr~12 ZN=n3122
.gate NOR2_X1   A1=top^du_read A2=top^du_write ZN=n3123_1
.gate OAI21_X1  A=n3123_1 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~12_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~12_FF_NODE ZN=n3124
.gate OAI21_X1  A=n3124 B1=n3122 B2=n3123_1 ZN=top^spr_addr~12
.gate OAI21_X1  A=n3123_1 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~13_FF_NODE ZN=n3126
.gate INV_X1    A=n3123_1 ZN=n3127
.gate NAND2_X1  A1=n3127 A2=top^du_addr~13 ZN=n3128_1
.gate NAND2_X1  A1=n3128_1 A2=n3126 ZN=top^spr_addr~13
.gate NOR2_X1   A1=top^spr_addr~13 A2=top^spr_addr~12 ZN=n3130
.gate INV_X1    A=n3130 ZN=n3131
.gate OAI21_X1  A=n3123_1 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~14_FF_NODE ZN=n3132
.gate NAND2_X1  A1=n3127 A2=top^du_addr~14 ZN=n3133_1
.gate NAND2_X1  A1=n3133_1 A2=n3132 ZN=top^spr_addr~14
.gate NOR2_X1   A1=n3131 A2=top^spr_addr~14 ZN=n3135
.gate INV_X1    A=n3135 ZN=n3136
.gate AOI21_X1  A=n3127 B1=n3115 B2=top.or1200_ctrl+or1200_ctrl^alu_op~1_FF_NODE ZN=n3137
.gate OAI21_X1  A=n3123_1 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~11_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~11_FF_NODE ZN=n3138_1
.gate NAND2_X1  A1=n3127 A2=top^du_addr~11 ZN=n3139
.gate NAND2_X1  A1=n3139 A2=n3138_1 ZN=top^spr_addr~11
.gate OAI21_X1  A=n3123_1 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~15_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~15_FF_NODE ZN=n3141
.gate NAND2_X1  A1=n3127 A2=top^du_addr~15 ZN=n3142
.gate NAND2_X1  A1=n3142 A2=n3141 ZN=top^spr_addr~15
.gate NOR2_X1   A1=top^spr_addr~15 A2=top^spr_addr~11 ZN=n3144
.gate INV_X1    A=n3144 ZN=n3145
.gate NOR2_X1   A1=n3145 A2=n3137 ZN=n3146
.gate INV_X1    A=n3146 ZN=n3147
.gate NAND2_X1  A1=n3127 A2=top^du_addr~10 ZN=n3148_1
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~10_FF_NODE ZN=n3149
.gate OAI21_X1  A=n3148_1 B1=n3127 B2=n3149 ZN=top^spr_addr~10
.gate NOR3_X1   A1=n3147 A2=n3136 A3=top^spr_addr~10 ZN=n3151
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~7 ZN=n3152
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~7_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~7_FF_NODE ZN=n3153_1
.gate AOI21_X1  A=n3152 B1=n3123_1 B2=n3153_1 ZN=top^spr_addr~7
.gate INV_X1    A=top^du_addr~9 ZN=n3155
.gate OAI21_X1  A=n3123_1 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~9_FF_NODE ZN=n3156
.gate OAI21_X1  A=n3156 B1=n3155 B2=n3123_1 ZN=top^spr_addr~9
.gate INV_X1    A=top^du_addr~8 ZN=n3158_1
.gate OAI21_X1  A=n3123_1 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~8_FF_NODE ZN=n3159
.gate OAI21_X1  A=n3159 B1=n3158_1 B2=n3123_1 ZN=top^spr_addr~8
.gate OR3_X1    A1=top^spr_addr~7 A2=top^spr_addr~9 A3=top^spr_addr~8 ZN=n3161
.gate INV_X1    A=top^du_addr~5 ZN=n3162
.gate OAI21_X1  A=n3123_1 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~5_FF_NODE ZN=n3163
.gate OAI21_X1  A=n3163 B1=n3162 B2=n3123_1 ZN=top^spr_addr~5
.gate OR2_X1    A1=n3123_1 A2=top^du_addr~6 ZN=n3165
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~6_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~6_FF_NODE ZN=n3166
.gate NAND2_X1  A1=n3123_1 A2=n3166 ZN=n3167
.gate NAND2_X1  A1=n3165 A2=n3167 ZN=n3168
.gate INV_X1    A=n3168 ZN=top^spr_addr~6
.gate NOR3_X1   A1=n3161 A2=top^spr_addr~5 A3=top^spr_addr~6 ZN=n3170
.gate NAND2_X1  A1=n3127 A2=top^du_addr~4 ZN=n3171
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~4_FF_NODE ZN=n3172
.gate OAI21_X1  A=n3171 B1=n3127 B2=n3172 ZN=top^spr_addr~4
.gate AND3_X1   A1=n3151 A2=n3170 A3=top^spr_addr~4 ZN=n3174
.gate NAND2_X1  A1=n3127 A2=top^du_addr~3 ZN=n3175
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~3_FF_NODE ZN=n3176
.gate OAI21_X1  A=n3175 B1=n3127 B2=n3176 ZN=top^spr_addr~3
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~2 ZN=n3178
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~2_FF_NODE ZN=n3179
.gate AOI21_X1  A=n3178 B1=n3123_1 B2=n3179 ZN=top^spr_addr~2
.gate NOR2_X1   A1=top^spr_addr~3 A2=top^spr_addr~2 ZN=n3181
.gate OR2_X1    A1=n3123_1 A2=top^du_addr~0 ZN=n3182
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~0_FF_NODE ZN=n3183_1
.gate NAND2_X1  A1=n3123_1 A2=n3183_1 ZN=n3184
.gate NAND2_X1  A1=n3182 A2=n3184 ZN=n3185
.gate AND3_X1   A1=n3174 A2=n3181 A3=n3185 ZN=n3186
.gate NAND2_X1  A1=n3186 A2=top^spr_we ZN=n3187
.gate OAI21_X1  A=top.or1200_except+or1200_except^extend_flush_FF_NODE B1=top.or1200_except+or1200_except^except_type~0_FF_NODE B2=top.or1200_except+or1200_except^except_type~3_FF_NODE ZN=n3188_1
.gate INV_X1    A=n3188_1 ZN=n3189
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^branch_op~1_FF_NODE ZN=n3190
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^branch_op~2_FF_NODE ZN=n3191
.gate NOR3_X1   A1=n3190 A2=n3191 A3=top.or1200_ctrl+or1200_ctrl^branch_op~0_FF_NODE ZN=n3192
.gate INV_X1    A=n3192 ZN=n3193_1
.gate INV_X1    A=top.or1200_sprs+or1200_sprs^sr~9_FF_NODE ZN=n3194
.gate OAI21_X1  A=top.or1200_ctrl+or1200_ctrl^branch_op~0_FF_NODE B1=n3194 B2=n3191 ZN=n3195
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^branch_op~0_FF_NODE ZN=n3196
.gate NAND3_X1  A1=n3196 A2=top.or1200_sprs+or1200_sprs^sr~9_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^branch_op~2_FF_NODE ZN=n3197
.gate NAND3_X1  A1=n3195 A2=n3190 A3=n3197 ZN=n3198_1
.gate OAI21_X1  A=n3187 B1=n3189 B2=n3198_1 ZN=n3199
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^id_insn~30_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^id_insn~31_FF_NODE ZN=n3200
.gate INV_X1    A=n3200 ZN=n3201
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~27_FF_NODE ZN=n3202
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~26_FF_NODE ZN=n3203_1
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~28_FF_NODE ZN=n3204
.gate NOR2_X1   A1=n3203_1 A2=n3204 ZN=n3205
.gate NAND3_X1  A1=n3205 A2=top.or1200_ctrl+or1200_ctrl^id_insn~16_FF_NODE A3=n3202 ZN=n3206
.gate NOR3_X1   A1=n3206 A2=top.or1200_ctrl+or1200_ctrl^id_insn~29_FF_NODE A3=n3201 ZN=n3207
.gate OAI21_X1  A=n3193_1 B1=n3199 B2=n3207 ZN=n3208_1
.gate NAND3_X1  A1=n3196 A2=n3190 A3=n3191 ZN=n3209
.gate NAND2_X1  A1=n3208_1 A2=n3209 ZN=n3210
.gate INV_X1    A=n3210 ZN=n3211
.gate NOR2_X1   A1=n3211 A2=n3189 ZN=n3212
.gate NAND3_X1  A1=n3212 A2=n3111 A3=n3187 ZN=n3213_1
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~0_FF_NODE ZN=n3214
.gate INV_X1    A=n3187 ZN=n3215
.gate NOR2_X1   A1=n3215 A2=n3193_1 ZN=n3216
.gate INV_X1    A=n3216 ZN=n3217
.gate NOR3_X1   A1=n3190 A2=top.or1200_ctrl+or1200_ctrl^branch_op~0_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^branch_op~2_FF_NODE ZN=n3218_1
.gate NAND2_X1  A1=n3187 A2=n3218_1 ZN=n3219
.gate INV_X1    A=n3219 ZN=n3220
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE ZN=n3221
.gate NAND2_X1  A1=top^du_dat_du~0 A2=top^du_write ZN=n3222
.gate OAI21_X1  A=n3222 B1=n3221 B2=top^du_write ZN=top^spr_dat_cpu~0
.gate AOI22_X1  A1=n3220 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE B1=n3215 B2=top^spr_dat_cpu~0 ZN=n3224
.gate OAI21_X1  A=n3224 B1=n3214 B2=n3217 ZN=n3225
.gate MUX2_X1   A=top^icpu_adr_i~0 B=n3225 S=n3213_1 Z=top^icpu_adr_o~0
.gate INV_X1    A=top^du_write ZN=n3227
.gate NAND2_X1  A1=top^du_dat_du~1 A2=top^du_write ZN=n3228_1
.gate INV_X1    A=n3228_1 ZN=n3229
.gate AOI21_X1  A=n3229 B1=n3227 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE ZN=n3230
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~1_FF_NODE A2=n3216 B1=n3220 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE ZN=n3231
.gate NAND2_X1  A1=n3213_1 A2=n3231 ZN=n3232
.gate OAI21_X1  A=n3232 B1=top^icpu_adr_i~1 B2=n3213_1 ZN=n3233_1
.gate OAI21_X1  A=n3233_1 B1=n3187 B2=n3230 ZN=top^icpu_adr_o~1
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE ZN=n3235
.gate NAND2_X1  A1=top^du_dat_du~2 A2=top^du_write ZN=n3236
.gate OAI21_X1  A=n3236 B1=n3235 B2=top^du_write ZN=top^spr_dat_cpu~2
.gate AOI22_X1  A1=n3220 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE B1=n3215 B2=top^spr_dat_cpu~2 ZN=n3238_1
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~2_FF_NODE ZN=n3239
.gate AOI211_X1 A=n3198_1 B=n3215 C1=n3191 C2=n3189 ZN=n3240
.gate NAND2_X1  A1=n3190 A2=n3191 ZN=n3241
.gate NOR2_X1   A1=n3241 A2=n3196 ZN=n3242
.gate NAND2_X1  A1=n3187 A2=n3242 ZN=n3243_1
.gate INV_X1    A=n3243_1 ZN=n3244
.gate AOI22_X1  A1=n3240 A2=n3239 B1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~0_FF_NODE B2=n3244 ZN=n3245
.gate OAI21_X1  A=n3196 B1=n3194 B2=top.or1200_ctrl+or1200_ctrl^branch_op~1_FF_NODE ZN=n3246
.gate NAND3_X1  A1=n3190 A2=top.or1200_sprs+or1200_sprs^sr~9_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^branch_op~0_FF_NODE ZN=n3247
.gate AND3_X1   A1=n3246 A2=n3241 A3=n3247 ZN=n3248_1
.gate NAND2_X1  A1=n3187 A2=n3248_1 ZN=n3249
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~0_FF_NODE ZN=n3250
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~2_FF_NODE ZN=n3251
.gate NOR2_X1   A1=n3250 A2=n3251 ZN=n3252
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~0_FF_NODE A2=top.or1200_except+or1200_except^ex_pc~2_FF_NODE ZN=n3253_1
.gate OR3_X1    A1=n3249 A2=n3252 A3=n3253_1 ZN=n3254
.gate NAND2_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~2_FF_NODE ZN=n3255
.gate NAND4_X1  A1=n3245 A2=n3238_1 A3=n3254 A4=n3255 ZN=n3256
.gate MUX2_X1   A=top^icpu_adr_i~2 B=n3256 S=n3213_1 Z=top^icpu_adr_o~2
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE ZN=n3258_1
.gate NAND2_X1  A1=top^du_dat_du~3 A2=top^du_write ZN=n3259
.gate OAI21_X1  A=n3259 B1=n3258_1 B2=top^du_write ZN=top^spr_dat_cpu~3
.gate AOI22_X1  A1=n3244 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~1_FF_NODE B1=n3215 B2=top^spr_dat_cpu~3 ZN=n3261
.gate XOR2_X1   A=top.or1200_genpc+or1200_genpc^pcreg~2_FF_NODE B=top.or1200_genpc+or1200_genpc^pcreg~3_FF_NODE Z=n3262
.gate AOI22_X1  A1=n3240 A2=n3262 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE B2=n3220 ZN=n3263_1
.gate NAND2_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~3_FF_NODE ZN=n3264
.gate INV_X1    A=n3249 ZN=n3265
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~1_FF_NODE B=top.or1200_except+or1200_except^ex_pc~3_FF_NODE Z=n3266
.gate NAND2_X1  A1=n3266 A2=n3252 ZN=n3267
.gate OR2_X1    A1=n3266 A2=n3252 ZN=n3268_1
.gate NAND3_X1  A1=n3265 A2=n3267 A3=n3268_1 ZN=n3269
.gate NAND4_X1  A1=n3263_1 A2=n3261 A3=n3264 A4=n3269 ZN=n3270
.gate MUX2_X1   A=top^icpu_adr_i~3 B=n3270 S=n3213_1 Z=top^icpu_adr_o~3
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~4_FF_NODE ZN=n3272
.gate NAND2_X1  A1=top^du_dat_du~4 A2=top^du_write ZN=n3273_1
.gate OAI21_X1  A=n3273_1 B1=n3272 B2=top^du_write ZN=top^spr_dat_cpu~4
.gate AOI22_X1  A1=n3244 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~2_FF_NODE B1=n3215 B2=top^spr_dat_cpu~4 ZN=n3275
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~2_FF_NODE B=top.or1200_except+or1200_except^ex_pc~4_FF_NODE Z=n3276
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~1_FF_NODE ZN=n3277
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~3_FF_NODE ZN=n3278_1
.gate OAI21_X1  A=n3267 B1=n3277 B2=n3278_1 ZN=n3279
.gate NAND2_X1  A1=n3279 A2=n3276 ZN=n3280
.gate OR2_X1    A1=n3279 A2=n3276 ZN=n3281
.gate NAND3_X1  A1=n3265 A2=n3280 A3=n3281 ZN=n3282
.gate NAND2_X1  A1=n3220 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~4_FF_NODE ZN=n3283_1
.gate NAND2_X1  A1=top.or1200_genpc+or1200_genpc^pcreg~2_FF_NODE A2=top.or1200_genpc+or1200_genpc^pcreg~3_FF_NODE ZN=n3284
.gate XNOR2_X1  A=n3284 B=top.or1200_genpc+or1200_genpc^pcreg~4_FF_NODE ZN=n3285
.gate AOI22_X1  A1=n3240 A2=n3285 B1=top.or1200_except+or1200_except^epcr~4_FF_NODE B2=n3216 ZN=n3286
.gate NAND4_X1  A1=n3286 A2=n3275 A3=n3282 A4=n3283_1 ZN=n3287
.gate MUX2_X1   A=top^icpu_adr_i~4 B=n3287 S=n3213_1 Z=top^icpu_adr_o~4
.gate AND2_X1   A1=top^du_dat_du~5 A2=top^du_write ZN=n3289
.gate AOI21_X1  A=n3289 B1=n3227 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE ZN=n3290
.gate INV_X1    A=n3290 ZN=top^spr_dat_cpu~5
.gate AOI22_X1  A1=n3220 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE B1=n3215 B2=top^spr_dat_cpu~5 ZN=n3292
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~5_FF_NODE A2=n3216 B1=n3244 B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~3_FF_NODE ZN=n3293_1
.gate NAND2_X1  A1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~2_FF_NODE A2=top.or1200_except+or1200_except^ex_pc~4_FF_NODE ZN=n3294
.gate XNOR2_X1  A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~3_FF_NODE B=top.or1200_except+or1200_except^ex_pc~5_FF_NODE ZN=n3295
.gate AND3_X1   A1=n3280 A2=n3294 A3=n3295 ZN=n3296
.gate AOI21_X1  A=n3295 B1=n3280 B2=n3294 ZN=n3297
.gate OR3_X1    A1=n3249 A2=n3296 A3=n3297 ZN=n3298_1
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~5_FF_NODE ZN=n3299
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~4_FF_NODE ZN=n3300
.gate NOR2_X1   A1=n3284 A2=n3300 ZN=n3301
.gate INV_X1    A=n3301 ZN=n3302
.gate NAND2_X1  A1=n3302 A2=n3299 ZN=n3303_1
.gate NOR2_X1   A1=n3302 A2=n3299 ZN=n3304
.gate INV_X1    A=n3304 ZN=n3305
.gate NAND3_X1  A1=n3240 A2=n3303_1 A3=n3305 ZN=n3306
.gate NAND4_X1  A1=n3306 A2=n3292 A3=n3293_1 A4=n3298_1 ZN=n3307
.gate MUX2_X1   A=top^icpu_adr_i~5 B=n3307 S=n3213_1 Z=top^icpu_adr_o~5
.gate AND2_X1   A1=top^du_dat_du~6 A2=top^du_write ZN=n3309
.gate AOI21_X1  A=n3309 B1=n3227 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE ZN=n3310
.gate INV_X1    A=n3310 ZN=top^spr_dat_cpu~6
.gate AOI22_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~6_FF_NODE B1=n3215 B2=top^spr_dat_cpu~6 ZN=n3312
.gate XNOR2_X1  A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~4_FF_NODE B=top.or1200_except+or1200_except^ex_pc~6_FF_NODE ZN=n3313_1
.gate AOI21_X1  A=n3297 B1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~3_FF_NODE B2=top.or1200_except+or1200_except^ex_pc~5_FF_NODE ZN=n3314
.gate NAND2_X1  A1=n3314 A2=n3313_1 ZN=n3315
.gate NOR2_X1   A1=n3314 A2=n3313_1 ZN=n3316
.gate INV_X1    A=n3316 ZN=n3317
.gate NAND3_X1  A1=n3265 A2=n3315 A3=n3317 ZN=n3318_1
.gate NAND2_X1  A1=n3244 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~4_FF_NODE ZN=n3319
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~6_FF_NODE ZN=n3320
.gate XNOR2_X1  A=n3304 B=n3320 ZN=n3321
.gate AOI22_X1  A1=n3240 A2=n3321 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE B2=n3220 ZN=n3322
.gate NAND4_X1  A1=n3322 A2=n3312 A3=n3318_1 A4=n3319 ZN=n3323_1
.gate MUX2_X1   A=top^icpu_adr_i~6 B=n3323_1 S=n3213_1 Z=top^icpu_adr_o~6
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~7_FF_NODE ZN=n3325
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~7_FF_NODE ZN=n3326
.gate OAI21_X1  A=n3326 B1=n3305 B2=n3320 ZN=n3327
.gate NAND3_X1  A1=n3304 A2=top.or1200_genpc+or1200_genpc^pcreg~6_FF_NODE A3=top.or1200_genpc+or1200_genpc^pcreg~7_FF_NODE ZN=n3328_1
.gate NAND3_X1  A1=n3240 A2=n3327 A3=n3328_1 ZN=n3329
.gate OAI21_X1  A=n3329 B1=n3325 B2=n3219 ZN=n3330
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~5_FF_NODE B=top.or1200_except+or1200_except^ex_pc~7_FF_NODE Z=n3331
.gate INV_X1    A=n3331 ZN=n3332
.gate AOI21_X1  A=n3316 B1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~4_FF_NODE B2=top.or1200_except+or1200_except^ex_pc~6_FF_NODE ZN=n3333_1
.gate OR2_X1    A1=n3333_1 A2=n3332 ZN=n3334
.gate NAND2_X1  A1=n3333_1 A2=n3332 ZN=n3335
.gate NAND3_X1  A1=n3265 A2=n3334 A3=n3335 ZN=n3336
.gate NAND2_X1  A1=top^du_dat_du~7 A2=top^du_write ZN=n3337
.gate NOR2_X1   A1=n3325 A2=top^du_write ZN=n3338_1
.gate INV_X1    A=n3338_1 ZN=n3339
.gate NAND2_X1  A1=n3339 A2=n3337 ZN=top^spr_dat_cpu~7
.gate AOI22_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~7_FF_NODE B1=n3215 B2=top^spr_dat_cpu~7 ZN=n3341
.gate NAND2_X1  A1=n3341 A2=n3336 ZN=n3342
.gate AOI211_X1 A=n3342 B=n3330 C1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~5_FF_NODE C2=n3244 ZN=n3343_1
.gate NOR2_X1   A1=n3213_1 A2=top^icpu_adr_i~7 ZN=n3344
.gate AOI21_X1  A=n3344 B1=n3343_1 B2=n3213_1 ZN=top^icpu_adr_o~7
.gate INV_X1    A=n3213_1 ZN=n3346
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~6_FF_NODE B=top.or1200_except+or1200_except^ex_pc~8_FF_NODE Z=n3347
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~5_FF_NODE ZN=n3348_1
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~7_FF_NODE ZN=n3349
.gate OAI21_X1  A=n3334 B1=n3348_1 B2=n3349 ZN=n3350
.gate NAND2_X1  A1=n3350 A2=n3347 ZN=n3351
.gate OR2_X1    A1=n3350 A2=n3347 ZN=n3352
.gate NAND3_X1  A1=n3352 A2=n3265 A3=n3351 ZN=n3353_1
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~8_FF_NODE ZN=n3354
.gate NAND2_X1  A1=top^du_dat_du~8 A2=top^du_write ZN=n3355
.gate OAI21_X1  A=n3355 B1=n3354 B2=top^du_write ZN=top^spr_dat_cpu~8
.gate AOI22_X1  A1=n3244 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~6_FF_NODE B1=n3215 B2=top^spr_dat_cpu~8 ZN=n3357
.gate NAND2_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~8_FF_NODE ZN=n3358_1
.gate XNOR2_X1  A=n3328_1 B=top.or1200_genpc+or1200_genpc^pcreg~8_FF_NODE ZN=n3359
.gate AOI22_X1  A1=n3240 A2=n3359 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~8_FF_NODE B2=n3220 ZN=n3360
.gate NAND4_X1  A1=n3360 A2=n3353_1 A3=n3357 A4=n3358_1 ZN=n3361
.gate INV_X1    A=top^icpu_adr_i~8 ZN=n3362
.gate NAND2_X1  A1=n3346 A2=n3362 ZN=n3363_1
.gate OAI21_X1  A=n3363_1 B1=n3346 B2=n3361 ZN=n3364
.gate INV_X1    A=n3364 ZN=top^icpu_adr_o~8
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~7_FF_NODE ZN=n3366
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~9_FF_NODE ZN=n3367
.gate NOR2_X1   A1=n3366 A2=n3367 ZN=n3368_1
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~7_FF_NODE A2=top.or1200_except+or1200_except^ex_pc~9_FF_NODE ZN=n3369
.gate NOR2_X1   A1=n3368_1 A2=n3369 ZN=n3370
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~6_FF_NODE ZN=n3371
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~8_FF_NODE ZN=n3372
.gate OAI21_X1  A=n3351 B1=n3371 B2=n3372 ZN=n3373_1
.gate NOR2_X1   A1=n3373_1 A2=n3370 ZN=n3374
.gate NAND2_X1  A1=n3373_1 A2=n3370 ZN=n3375
.gate NAND2_X1  A1=n3375 A2=n3265 ZN=n3376
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~9_FF_NODE ZN=n3377
.gate NAND2_X1  A1=top^du_dat_du~9 A2=top^du_write ZN=n3378_1
.gate OAI21_X1  A=n3378_1 B1=n3377 B2=top^du_write ZN=top^spr_dat_cpu~9
.gate AOI22_X1  A1=n3244 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~7_FF_NODE B1=n3215 B2=top^spr_dat_cpu~9 ZN=n3380
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~8_FF_NODE ZN=n3381
.gate NOR2_X1   A1=n3328_1 A2=n3381 ZN=n3382
.gate NOR2_X1   A1=n3382 A2=top.or1200_genpc+or1200_genpc^pcreg~9_FF_NODE ZN=n3383_1
.gate NAND2_X1  A1=n3382 A2=top.or1200_genpc+or1200_genpc^pcreg~9_FF_NODE ZN=n3384
.gate INV_X1    A=n3384 ZN=n3385
.gate NOR2_X1   A1=n3385 A2=n3383_1 ZN=n3386
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~9_FF_NODE ZN=n3387
.gate OAI22_X1  A1=n3217 A2=n3387 B1=n3377 B2=n3219 ZN=n3388_1
.gate AOI21_X1  A=n3388_1 B1=n3240 B2=n3386 ZN=n3389
.gate OAI211_X1 A=n3389 B=n3380 C1=n3374 C2=n3376 ZN=n3390
.gate INV_X1    A=top^icpu_adr_i~9 ZN=n3391
.gate NAND2_X1  A1=n3346 A2=n3391 ZN=n3392
.gate OAI21_X1  A=n3392 B1=n3346 B2=n3390 ZN=n3393_1
.gate INV_X1    A=n3393_1 ZN=top^icpu_adr_o~9
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~8_FF_NODE A2=top.or1200_except+or1200_except^ex_pc~10_FF_NODE ZN=n3395
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~8_FF_NODE ZN=n3396
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~10_FF_NODE ZN=n3397
.gate NOR2_X1   A1=n3396 A2=n3397 ZN=n3398_1
.gate NOR2_X1   A1=n3398_1 A2=n3395 ZN=n3399
.gate INV_X1    A=n3369 ZN=n3400
.gate OAI21_X1  A=n3400 B1=n3373_1 B2=n3368_1 ZN=n3401
.gate XNOR2_X1  A=n3401 B=n3399 ZN=n3402
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~10_FF_NODE ZN=n3403_1
.gate NAND2_X1  A1=top^du_dat_du~10 A2=top^du_write ZN=n3404
.gate OAI21_X1  A=n3404 B1=n3403_1 B2=top^du_write ZN=top^spr_dat_cpu~10
.gate AOI22_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~10_FF_NODE B1=n3215 B2=top^spr_dat_cpu~10 ZN=n3406
.gate OR2_X1    A1=n3385 A2=top.or1200_genpc+or1200_genpc^pcreg~10_FF_NODE ZN=n3407
.gate NAND2_X1  A1=n3385 A2=top.or1200_genpc+or1200_genpc^pcreg~10_FF_NODE ZN=n3408_1
.gate NAND3_X1  A1=n3240 A2=n3407 A3=n3408_1 ZN=n3409
.gate AOI22_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~10_FF_NODE A2=n3220 B1=n3244 B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~8_FF_NODE ZN=n3410
.gate NAND3_X1  A1=n3409 A2=n3406 A3=n3410 ZN=n3411
.gate AOI21_X1  A=n3411 B1=n3402 B2=n3265 ZN=n3412
.gate NOR2_X1   A1=n3213_1 A2=top^icpu_adr_i~10 ZN=n3413_1
.gate AOI21_X1  A=n3413_1 B1=n3412 B2=n3213_1 ZN=top^icpu_adr_o~10
.gate XNOR2_X1  A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~9_FF_NODE B=top.or1200_except+or1200_except^ex_pc~11_FF_NODE ZN=n3415
.gate INV_X1    A=n3398_1 ZN=n3416
.gate AOI21_X1  A=n3395 B1=n3401 B2=n3416 ZN=n3417
.gate XNOR2_X1  A=n3417 B=n3415 ZN=n3418_1
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~11_FF_NODE ZN=n3419
.gate NAND2_X1  A1=top^du_dat_du~11 A2=top^du_write ZN=n3420
.gate OAI21_X1  A=n3420 B1=n3419 B2=top^du_write ZN=top^spr_dat_cpu~11
.gate AOI22_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~11_FF_NODE B1=n3215 B2=top^spr_dat_cpu~11 ZN=n3422
.gate XNOR2_X1  A=n3408_1 B=top.or1200_genpc+or1200_genpc^pcreg~11_FF_NODE ZN=n3423_1
.gate AOI22_X1  A1=n3240 A2=n3423_1 B1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~9_FF_NODE B2=n3244 ZN=n3424
.gate OAI211_X1 A=n3424 B=n3422 C1=n3419 C2=n3219 ZN=n3425
.gate AOI21_X1  A=n3425 B1=n3418_1 B2=n3265 ZN=n3426
.gate NOR2_X1   A1=n3213_1 A2=top^icpu_adr_i~11 ZN=n3427
.gate AOI21_X1  A=n3427 B1=n3426 B2=n3213_1 ZN=top^icpu_adr_o~11
.gate XNOR2_X1  A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~10_FF_NODE B=top.or1200_except+or1200_except^ex_pc~12_FF_NODE ZN=n3429
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~9_FF_NODE ZN=n3430
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~11_FF_NODE ZN=n3431
.gate NOR2_X1   A1=n3417 A2=n3415 ZN=n3432
.gate AOI21_X1  A=n3432 B1=n3430 B2=n3431 ZN=n3433_1
.gate XNOR2_X1  A=n3433_1 B=n3429 ZN=n3434
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~12_FF_NODE ZN=n3435
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~12_FF_NODE ZN=n3436
.gate NAND2_X1  A1=top^du_dat_du~12 A2=top^du_write ZN=n3437
.gate OAI21_X1  A=n3437 B1=n3436 B2=top^du_write ZN=top^spr_dat_cpu~12
.gate AOI22_X1  A1=n3220 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~12_FF_NODE B1=n3215 B2=top^spr_dat_cpu~12 ZN=n3439
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~11_FF_NODE ZN=n3440
.gate NOR2_X1   A1=n3408_1 A2=n3440 ZN=n3441
.gate XOR2_X1   A=n3441 B=top.or1200_genpc+or1200_genpc^pcreg~12_FF_NODE Z=n3442
.gate AOI22_X1  A1=n3240 A2=n3442 B1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~10_FF_NODE B2=n3244 ZN=n3443_1
.gate OAI211_X1 A=n3443_1 B=n3439 C1=n3435 C2=n3217 ZN=n3444
.gate AOI21_X1  A=n3444 B1=n3434 B2=n3265 ZN=n3445
.gate NOR2_X1   A1=n3213_1 A2=top^icpu_adr_i~12 ZN=n3446
.gate AOI21_X1  A=n3446 B1=n3445 B2=n3213_1 ZN=top^icpu_adr_o~12
.gate XNOR2_X1  A=top.or1200_ctrl+or1200_ctrl^ex_insn~11_FF_NODE B=top.or1200_except+or1200_except^ex_pc~13_FF_NODE ZN=n3448_1
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~10_FF_NODE ZN=n3449
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~12_FF_NODE ZN=n3450
.gate NOR2_X1   A1=n3433_1 A2=n3429 ZN=n3451
.gate AOI21_X1  A=n3451 B1=n3449 B2=n3450 ZN=n3452
.gate XNOR2_X1  A=n3452 B=n3448_1 ZN=n3453_1
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~13_FF_NODE ZN=n3454
.gate NAND2_X1  A1=n3441 A2=top.or1200_genpc+or1200_genpc^pcreg~12_FF_NODE ZN=n3455
.gate NAND2_X1  A1=n3455 A2=n3454 ZN=n3456
.gate NOR2_X1   A1=n3455 A2=n3454 ZN=n3457
.gate INV_X1    A=n3457 ZN=n3458_1
.gate NAND3_X1  A1=n3240 A2=n3456 A3=n3458_1 ZN=n3459
.gate NAND2_X1  A1=top^du_dat_du~13 A2=top^du_write ZN=n3460
.gate NAND2_X1  A1=n3227 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~13_FF_NODE ZN=n3461
.gate NAND2_X1  A1=n3461 A2=n3460 ZN=top^spr_dat_cpu~13
.gate AOI22_X1  A1=n3220 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~13_FF_NODE B1=n3215 B2=top^spr_dat_cpu~13 ZN=n3463_1
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~13_FF_NODE A2=n3216 B1=n3244 B2=top.or1200_ctrl+or1200_ctrl^ex_insn~11_FF_NODE ZN=n3464
.gate NAND3_X1  A1=n3459 A2=n3463_1 A3=n3464 ZN=n3465
.gate AOI21_X1  A=n3465 B1=n3453_1 B2=n3265 ZN=n3466
.gate NOR2_X1   A1=n3213_1 A2=top^icpu_adr_i~13 ZN=n3467
.gate AOI21_X1  A=n3467 B1=n3466 B2=n3213_1 ZN=top^icpu_adr_o~13
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~14 ZN=n3469
.gate XNOR2_X1  A=top.or1200_ctrl+or1200_ctrl^ex_insn~12_FF_NODE B=top.or1200_except+or1200_except^ex_pc~14_FF_NODE ZN=n3470
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~11_FF_NODE ZN=n3471
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~13_FF_NODE ZN=n3472
.gate NOR2_X1   A1=n3452 A2=n3448_1 ZN=n3473_1
.gate AOI21_X1  A=n3473_1 B1=n3471 B2=n3472 ZN=n3474
.gate XNOR2_X1  A=n3474 B=n3470 ZN=n3475
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~14_FF_NODE ZN=n3476
.gate NAND2_X1  A1=n3458_1 A2=n3476 ZN=n3477
.gate NOR2_X1   A1=n3458_1 A2=n3476 ZN=n3478_1
.gate INV_X1    A=n3478_1 ZN=n3479
.gate NAND3_X1  A1=n3240 A2=n3477 A3=n3479 ZN=n3480
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~14_FF_NODE ZN=n3481
.gate NAND2_X1  A1=top^du_dat_du~14 A2=top^du_write ZN=n3482
.gate OAI21_X1  A=n3482 B1=n3481 B2=top^du_write ZN=top^spr_dat_cpu~14
.gate AOI22_X1  A1=n3220 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~14_FF_NODE B1=n3215 B2=top^spr_dat_cpu~14 ZN=n3484
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~14_FF_NODE A2=n3216 B1=n3244 B2=top.or1200_ctrl+or1200_ctrl^ex_insn~12_FF_NODE ZN=n3485
.gate NAND3_X1  A1=n3480 A2=n3484 A3=n3485 ZN=n3486
.gate AOI21_X1  A=n3486 B1=n3475 B2=n3265 ZN=n3487
.gate OAI21_X1  A=n3469 B1=n3487 B2=n3346 ZN=top^icpu_adr_o~14
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~15 ZN=n3489
.gate XNOR2_X1  A=top.or1200_ctrl+or1200_ctrl^ex_insn~13_FF_NODE B=top.or1200_except+or1200_except^ex_pc~15_FF_NODE ZN=n3490
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~12_FF_NODE ZN=n3491
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~14_FF_NODE ZN=n3492
.gate NOR2_X1   A1=n3474 A2=n3470 ZN=n3493_1
.gate AOI21_X1  A=n3493_1 B1=n3491 B2=n3492 ZN=n3494
.gate XNOR2_X1  A=n3494 B=n3490 ZN=n3495
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~15_FF_NODE ZN=n3496
.gate NAND2_X1  A1=n3479 A2=n3496 ZN=n3497
.gate NOR2_X1   A1=n3479 A2=n3496 ZN=n3498_1
.gate INV_X1    A=n3498_1 ZN=n3499
.gate NAND3_X1  A1=n3240 A2=n3497 A3=n3499 ZN=n3500
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~15_FF_NODE ZN=n3501
.gate NAND2_X1  A1=top^du_dat_du~15 A2=top^du_write ZN=n3502
.gate OAI21_X1  A=n3502 B1=n3501 B2=top^du_write ZN=top^spr_dat_cpu~15
.gate AOI22_X1  A1=n3244 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~13_FF_NODE B1=n3215 B2=top^spr_dat_cpu~15 ZN=n3504
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~15_FF_NODE A2=n3216 B1=n3220 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~15_FF_NODE ZN=n3505
.gate NAND3_X1  A1=n3500 A2=n3505 A3=n3504 ZN=n3506
.gate AOI21_X1  A=n3506 B1=n3495 B2=n3265 ZN=n3507
.gate OAI21_X1  A=n3489 B1=n3507 B2=n3346 ZN=top^icpu_adr_o~15
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~16 ZN=n3509
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~14_FF_NODE B=top.or1200_except+or1200_except^ex_pc~16_FF_NODE Z=n3510
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~13_FF_NODE ZN=n3511
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~15_FF_NODE ZN=n3512_1
.gate NOR2_X1   A1=n3494 A2=n3490 ZN=n3513
.gate AOI21_X1  A=n3513 B1=n3511 B2=n3512_1 ZN=n3514
.gate OR2_X1    A1=n3514 A2=n3510 ZN=n3515
.gate AOI21_X1  A=n3249 B1=n3514 B2=n3510 ZN=n3516
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~16_FF_NODE ZN=n3517
.gate NAND2_X1  A1=n3499 A2=n3517 ZN=n3518_1
.gate NOR2_X1   A1=n3499 A2=n3517 ZN=n3519
.gate INV_X1    A=n3519 ZN=n3520
.gate NAND3_X1  A1=n3520 A2=n3240 A3=n3518_1 ZN=n3521
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~16_FF_NODE ZN=n3522
.gate NAND2_X1  A1=top^du_dat_du~16 A2=top^du_write ZN=n3523_1
.gate OAI21_X1  A=n3523_1 B1=n3522 B2=top^du_write ZN=top^spr_dat_cpu~16
.gate AOI22_X1  A1=n3244 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~14_FF_NODE B1=n3215 B2=top^spr_dat_cpu~16 ZN=n3525
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~16_FF_NODE A2=n3216 B1=n3220 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~16_FF_NODE ZN=n3526
.gate NAND3_X1  A1=n3521 A2=n3525 A3=n3526 ZN=n3527
.gate AOI21_X1  A=n3527 B1=n3515 B2=n3516 ZN=n3528_1
.gate OAI21_X1  A=n3509 B1=n3528_1 B2=n3346 ZN=top^icpu_adr_o~16
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~17 ZN=n3530
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~15_FF_NODE B=top.or1200_except+or1200_except^ex_pc~17_FF_NODE Z=n3531
.gate INV_X1    A=n3531 ZN=n3532
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~14_FF_NODE ZN=n3533_1
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~16_FF_NODE ZN=n3534
.gate NAND2_X1  A1=n3514 A2=n3510 ZN=n3535
.gate OAI21_X1  A=n3535 B1=n3533_1 B2=n3534 ZN=n3536
.gate INV_X1    A=n3536 ZN=n3537
.gate NAND2_X1  A1=n3537 A2=n3532 ZN=n3538_1
.gate NOR2_X1   A1=n3537 A2=n3532 ZN=n3539
.gate NOR2_X1   A1=n3539 A2=n3249 ZN=n3540
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~17_FF_NODE ZN=n3541
.gate NAND2_X1  A1=n3520 A2=n3541 ZN=n3542
.gate NOR2_X1   A1=n3520 A2=n3541 ZN=n3543_1
.gate INV_X1    A=n3543_1 ZN=n3544
.gate NAND3_X1  A1=n3544 A2=n3240 A3=n3542 ZN=n3545
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~17_FF_NODE ZN=n3546
.gate NAND2_X1  A1=top^du_dat_du~17 A2=top^du_write ZN=n3547
.gate OAI21_X1  A=n3547 B1=n3546 B2=top^du_write ZN=top^spr_dat_cpu~17
.gate AOI22_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~17_FF_NODE B1=n3215 B2=top^spr_dat_cpu~17 ZN=n3549
.gate AOI22_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~17_FF_NODE A2=n3220 B1=n3244 B2=top.or1200_ctrl+or1200_ctrl^ex_insn~15_FF_NODE ZN=n3550
.gate NAND3_X1  A1=n3545 A2=n3549 A3=n3550 ZN=n3551
.gate AOI21_X1  A=n3551 B1=n3540 B2=n3538_1 ZN=n3552
.gate OAI21_X1  A=n3530 B1=n3552 B2=n3346 ZN=top^icpu_adr_o~17
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~18 ZN=n3554
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~16_FF_NODE B=top.or1200_except+or1200_except^ex_pc~18_FF_NODE Z=n3555
.gate INV_X1    A=n3555 ZN=n3556
.gate AOI21_X1  A=n3539 B1=top.or1200_ctrl+or1200_ctrl^ex_insn~15_FF_NODE B2=top.or1200_except+or1200_except^ex_pc~17_FF_NODE ZN=n3557
.gate NAND2_X1  A1=n3557 A2=n3556 ZN=n3558_1
.gate NOR2_X1   A1=n3557 A2=n3556 ZN=n3559
.gate NOR2_X1   A1=n3559 A2=n3249 ZN=n3560
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~18_FF_NODE ZN=n3561
.gate NAND2_X1  A1=n3544 A2=n3561 ZN=n3562
.gate NOR2_X1   A1=n3544 A2=n3561 ZN=n3563_1
.gate INV_X1    A=n3563_1 ZN=n3564
.gate NAND3_X1  A1=n3564 A2=n3240 A3=n3562 ZN=n3565
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~18_FF_NODE ZN=n3566
.gate NAND2_X1  A1=top^du_dat_du~18 A2=top^du_write ZN=n3567
.gate OAI21_X1  A=n3567 B1=n3566 B2=top^du_write ZN=top^spr_dat_cpu~18
.gate AOI22_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~18_FF_NODE B1=n3215 B2=top^spr_dat_cpu~18 ZN=n3569
.gate AOI22_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~18_FF_NODE A2=n3220 B1=n3244 B2=top.or1200_ctrl+or1200_ctrl^ex_insn~16_FF_NODE ZN=n3570
.gate NAND3_X1  A1=n3565 A2=n3569 A3=n3570 ZN=n3571
.gate AOI21_X1  A=n3571 B1=n3560 B2=n3558_1 ZN=n3572
.gate OAI21_X1  A=n3554 B1=n3572 B2=n3346 ZN=top^icpu_adr_o~18
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~19 ZN=n3574
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~17_FF_NODE B=top.or1200_except+or1200_except^ex_pc~19_FF_NODE Z=n3575
.gate INV_X1    A=n3575 ZN=n3576
.gate AOI21_X1  A=n3559 B1=top.or1200_ctrl+or1200_ctrl^ex_insn~16_FF_NODE B2=top.or1200_except+or1200_except^ex_pc~18_FF_NODE ZN=n3577
.gate NAND2_X1  A1=n3577 A2=n3576 ZN=n3578_1
.gate NOR2_X1   A1=n3577 A2=n3576 ZN=n3579
.gate NOR2_X1   A1=n3579 A2=n3249 ZN=n3580
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~19_FF_NODE ZN=n3581
.gate NAND2_X1  A1=n3564 A2=n3581 ZN=n3582
.gate NOR2_X1   A1=n3564 A2=n3581 ZN=n3583_1
.gate INV_X1    A=n3583_1 ZN=n3584
.gate NAND3_X1  A1=n3584 A2=n3240 A3=n3582 ZN=n3585
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~19_FF_NODE ZN=n3586
.gate NAND2_X1  A1=top^du_dat_du~19 A2=top^du_write ZN=n3587
.gate OAI21_X1  A=n3587 B1=n3586 B2=top^du_write ZN=top^spr_dat_cpu~19
.gate AOI22_X1  A1=n3244 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~17_FF_NODE B1=n3215 B2=top^spr_dat_cpu~19 ZN=n3589
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~19_FF_NODE A2=n3216 B1=n3220 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~19_FF_NODE ZN=n3590
.gate NAND3_X1  A1=n3585 A2=n3589 A3=n3590 ZN=n3591
.gate AOI21_X1  A=n3591 B1=n3580 B2=n3578_1 ZN=n3592
.gate OAI21_X1  A=n3574 B1=n3592 B2=n3346 ZN=top^icpu_adr_o~19
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~20 ZN=n3594
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~18_FF_NODE B=top.or1200_except+or1200_except^ex_pc~20_FF_NODE Z=n3595
.gate INV_X1    A=n3595 ZN=n3596
.gate AOI21_X1  A=n3579 B1=top.or1200_ctrl+or1200_ctrl^ex_insn~17_FF_NODE B2=top.or1200_except+or1200_except^ex_pc~19_FF_NODE ZN=n3597
.gate NAND2_X1  A1=n3597 A2=n3596 ZN=n3598_1
.gate NOR2_X1   A1=n3597 A2=n3596 ZN=n3599
.gate NOR2_X1   A1=n3599 A2=n3249 ZN=n3600
.gate NAND2_X1  A1=n3583_1 A2=top.or1200_genpc+or1200_genpc^pcreg~20_FF_NODE ZN=n3601
.gate INV_X1    A=n3601 ZN=n3602
.gate OAI21_X1  A=n3240 B1=n3583_1 B2=top.or1200_genpc+or1200_genpc^pcreg~20_FF_NODE ZN=n3603_1
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~20_FF_NODE ZN=n3604
.gate NAND2_X1  A1=top^du_dat_du~20 A2=top^du_write ZN=n3605
.gate OAI21_X1  A=n3605 B1=n3604 B2=top^du_write ZN=top^spr_dat_cpu~20
.gate AOI22_X1  A1=n3220 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~20_FF_NODE B1=n3215 B2=top^spr_dat_cpu~20 ZN=n3607
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~20_FF_NODE A2=n3216 B1=n3244 B2=top.or1200_ctrl+or1200_ctrl^ex_insn~18_FF_NODE ZN=n3608_1
.gate OAI211_X1 A=n3607 B=n3608_1 C1=n3602 C2=n3603_1 ZN=n3609
.gate AOI21_X1  A=n3609 B1=n3600 B2=n3598_1 ZN=n3610
.gate OAI21_X1  A=n3594 B1=n3610 B2=n3346 ZN=top^icpu_adr_o~20
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~21 ZN=n3612
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~19_FF_NODE B=top.or1200_except+or1200_except^ex_pc~21_FF_NODE Z=n3613_1
.gate INV_X1    A=n3613_1 ZN=n3614
.gate AOI21_X1  A=n3599 B1=top.or1200_ctrl+or1200_ctrl^ex_insn~18_FF_NODE B2=top.or1200_except+or1200_except^ex_pc~20_FF_NODE ZN=n3615
.gate NAND2_X1  A1=n3615 A2=n3614 ZN=n3616
.gate NOR2_X1   A1=n3615 A2=n3614 ZN=n3617
.gate NOR2_X1   A1=n3617 A2=n3249 ZN=n3618_1
.gate NOR2_X1   A1=n3602 A2=top.or1200_genpc+or1200_genpc^pcreg~21_FF_NODE ZN=n3619
.gate NAND2_X1  A1=n3602 A2=top.or1200_genpc+or1200_genpc^pcreg~21_FF_NODE ZN=n3620
.gate NAND2_X1  A1=n3620 A2=n3240 ZN=n3621
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~21_FF_NODE ZN=n3622
.gate NAND2_X1  A1=top^du_dat_du~21 A2=top^du_write ZN=n3623_1
.gate OAI21_X1  A=n3623_1 B1=n3622 B2=top^du_write ZN=top^spr_dat_cpu~21
.gate AOI22_X1  A1=n3244 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~19_FF_NODE B1=n3215 B2=top^spr_dat_cpu~21 ZN=n3625
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~21_FF_NODE A2=n3216 B1=n3220 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~21_FF_NODE ZN=n3626
.gate OAI211_X1 A=n3625 B=n3626 C1=n3621 C2=n3619 ZN=n3627
.gate AOI21_X1  A=n3627 B1=n3618_1 B2=n3616 ZN=n3628_1
.gate OAI21_X1  A=n3612 B1=n3628_1 B2=n3346 ZN=top^icpu_adr_o~21
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~22 ZN=n3630
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~20_FF_NODE B=top.or1200_except+or1200_except^ex_pc~22_FF_NODE Z=n3631
.gate INV_X1    A=n3631 ZN=n3632
.gate AOI21_X1  A=n3617 B1=top.or1200_ctrl+or1200_ctrl^ex_insn~19_FF_NODE B2=top.or1200_except+or1200_except^ex_pc~21_FF_NODE ZN=n3633_1
.gate NAND2_X1  A1=n3633_1 A2=n3632 ZN=n3634
.gate NOR2_X1   A1=n3633_1 A2=n3632 ZN=n3635
.gate NOR2_X1   A1=n3635 A2=n3249 ZN=n3636
.gate INV_X1    A=n3620 ZN=n3637
.gate NOR2_X1   A1=n3637 A2=top.or1200_genpc+or1200_genpc^pcreg~22_FF_NODE ZN=n3638_1
.gate NAND2_X1  A1=n3637 A2=top.or1200_genpc+or1200_genpc^pcreg~22_FF_NODE ZN=n3639
.gate NAND2_X1  A1=n3639 A2=n3240 ZN=n3640
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~22_FF_NODE ZN=n3641
.gate NAND2_X1  A1=top^du_dat_du~22 A2=top^du_write ZN=n3642
.gate OAI21_X1  A=n3642 B1=n3641 B2=top^du_write ZN=top^spr_dat_cpu~22
.gate AOI22_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~22_FF_NODE B1=n3215 B2=top^spr_dat_cpu~22 ZN=n3644
.gate AOI22_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~22_FF_NODE A2=n3220 B1=n3244 B2=top.or1200_ctrl+or1200_ctrl^ex_insn~20_FF_NODE ZN=n3645
.gate OAI211_X1 A=n3644 B=n3645 C1=n3640 C2=n3638_1 ZN=n3646
.gate AOI21_X1  A=n3646 B1=n3636 B2=n3634 ZN=n3647
.gate OAI21_X1  A=n3630 B1=n3647 B2=n3346 ZN=top^icpu_adr_o~22
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~23 ZN=n3649
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~21_FF_NODE B=top.or1200_except+or1200_except^ex_pc~23_FF_NODE Z=n3650
.gate INV_X1    A=n3650 ZN=n3651
.gate AOI21_X1  A=n3635 B1=top.or1200_ctrl+or1200_ctrl^ex_insn~20_FF_NODE B2=top.or1200_except+or1200_except^ex_pc~22_FF_NODE ZN=n3652_1
.gate NAND2_X1  A1=n3652_1 A2=n3651 ZN=n3653
.gate NOR2_X1   A1=n3652_1 A2=n3651 ZN=n3654
.gate NOR2_X1   A1=n3654 A2=n3249 ZN=n3655
.gate INV_X1    A=n3639 ZN=n3656
.gate NOR2_X1   A1=n3656 A2=top.or1200_genpc+or1200_genpc^pcreg~23_FF_NODE ZN=n3657
.gate NAND2_X1  A1=n3656 A2=top.or1200_genpc+or1200_genpc^pcreg~23_FF_NODE ZN=n3658_1
.gate NAND2_X1  A1=n3658_1 A2=n3240 ZN=n3659
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~23_FF_NODE ZN=n3660
.gate NAND2_X1  A1=top^du_dat_du~23 A2=top^du_write ZN=n3661
.gate OAI21_X1  A=n3661 B1=n3660 B2=top^du_write ZN=top^spr_dat_cpu~23
.gate AOI22_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~23_FF_NODE B1=n3215 B2=top^spr_dat_cpu~23 ZN=n3663_1
.gate AOI22_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~23_FF_NODE A2=n3220 B1=n3244 B2=top.or1200_ctrl+or1200_ctrl^ex_insn~21_FF_NODE ZN=n3664
.gate OAI211_X1 A=n3663_1 B=n3664 C1=n3659 C2=n3657 ZN=n3665
.gate AOI21_X1  A=n3665 B1=n3655 B2=n3653 ZN=n3666
.gate OAI21_X1  A=n3649 B1=n3666 B2=n3346 ZN=top^icpu_adr_o~23
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~24 ZN=n3668_1
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~22_FF_NODE B=top.or1200_except+or1200_except^ex_pc~24_FF_NODE Z=n3669
.gate INV_X1    A=n3669 ZN=n3670
.gate AOI21_X1  A=n3654 B1=top.or1200_ctrl+or1200_ctrl^ex_insn~21_FF_NODE B2=top.or1200_except+or1200_except^ex_pc~23_FF_NODE ZN=n3671
.gate NAND2_X1  A1=n3671 A2=n3670 ZN=n3672
.gate NOR2_X1   A1=n3671 A2=n3670 ZN=n3673_1
.gate NOR2_X1   A1=n3673_1 A2=n3249 ZN=n3674
.gate INV_X1    A=n3658_1 ZN=n3675
.gate NOR2_X1   A1=n3675 A2=top.or1200_genpc+or1200_genpc^pcreg~24_FF_NODE ZN=n3676
.gate NAND2_X1  A1=n3675 A2=top.or1200_genpc+or1200_genpc^pcreg~24_FF_NODE ZN=n3677
.gate NAND2_X1  A1=n3677 A2=n3240 ZN=n3678_1
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~24_FF_NODE ZN=n3679
.gate NAND2_X1  A1=top^du_dat_du~24 A2=top^du_write ZN=n3680
.gate OAI21_X1  A=n3680 B1=n3679 B2=top^du_write ZN=top^spr_dat_cpu~24
.gate AOI22_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~24_FF_NODE B1=n3215 B2=top^spr_dat_cpu~24 ZN=n3682
.gate AOI22_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~24_FF_NODE A2=n3220 B1=n3244 B2=top.or1200_ctrl+or1200_ctrl^ex_insn~22_FF_NODE ZN=n3683_1
.gate OAI211_X1 A=n3682 B=n3683_1 C1=n3678_1 C2=n3676 ZN=n3684
.gate AOI21_X1  A=n3684 B1=n3674 B2=n3672 ZN=n3685
.gate OAI21_X1  A=n3668_1 B1=n3685 B2=n3346 ZN=top^icpu_adr_o~24
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~25 ZN=n3687
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~23_FF_NODE B=top.or1200_except+or1200_except^ex_pc~25_FF_NODE Z=n3688_1
.gate INV_X1    A=n3688_1 ZN=n3689
.gate AOI21_X1  A=n3673_1 B1=top.or1200_ctrl+or1200_ctrl^ex_insn~22_FF_NODE B2=top.or1200_except+or1200_except^ex_pc~24_FF_NODE ZN=n3690
.gate NAND2_X1  A1=n3690 A2=n3689 ZN=n3691
.gate NOR2_X1   A1=n3690 A2=n3689 ZN=n3692
.gate NOR2_X1   A1=n3692 A2=n3249 ZN=n3693_1
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~25_FF_NODE ZN=n3694
.gate NAND2_X1  A1=n3677 A2=n3694 ZN=n3695
.gate NOR2_X1   A1=n3677 A2=n3694 ZN=n3696
.gate INV_X1    A=n3696 ZN=n3697
.gate NAND3_X1  A1=n3697 A2=n3240 A3=n3695 ZN=n3698_1
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE ZN=n3699
.gate NAND2_X1  A1=top^du_dat_du~25 A2=top^du_write ZN=n3700
.gate OAI21_X1  A=n3700 B1=n3699 B2=top^du_write ZN=top^spr_dat_cpu~25
.gate NAND2_X1  A1=n3215 A2=top^spr_dat_cpu~25 ZN=n3702
.gate NAND2_X1  A1=n3244 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~23_FF_NODE ZN=n3703_1
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~25_FF_NODE A2=n3216 B1=n3220 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE ZN=n3704
.gate NAND4_X1  A1=n3698_1 A2=n3702 A3=n3703_1 A4=n3704 ZN=n3705
.gate AOI21_X1  A=n3705 B1=n3693_1 B2=n3691 ZN=n3706
.gate OAI21_X1  A=n3687 B1=n3706 B2=n3346 ZN=top^icpu_adr_o~25
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~26 ZN=n3708_1
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~24_FF_NODE B=top.or1200_except+or1200_except^ex_pc~26_FF_NODE Z=n3709
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~23_FF_NODE ZN=n3710
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~25_FF_NODE ZN=n3711
.gate INV_X1    A=n3692 ZN=n3712
.gate OAI21_X1  A=n3712 B1=n3710 B2=n3711 ZN=n3713_1
.gate OR2_X1    A1=n3713_1 A2=n3709 ZN=n3714
.gate AND2_X1   A1=n3713_1 A2=n3709 ZN=n3715
.gate NOR2_X1   A1=n3715 A2=n3249 ZN=n3716
.gate NOR2_X1   A1=n3696 A2=top.or1200_genpc+or1200_genpc^pcreg~26_FF_NODE ZN=n3717
.gate NAND2_X1  A1=n3696 A2=top.or1200_genpc+or1200_genpc^pcreg~26_FF_NODE ZN=n3718_1
.gate NAND2_X1  A1=n3718_1 A2=n3240 ZN=n3719
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~26_FF_NODE ZN=n3720
.gate NAND2_X1  A1=top^du_dat_du~26 A2=top^du_write ZN=n3721
.gate OAI21_X1  A=n3721 B1=n3720 B2=top^du_write ZN=top^spr_dat_cpu~26
.gate AOI22_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~26_FF_NODE B1=n3215 B2=top^spr_dat_cpu~26 ZN=n3723_1
.gate AOI22_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~26_FF_NODE A2=n3220 B1=n3244 B2=top.or1200_ctrl+or1200_ctrl^ex_insn~24_FF_NODE ZN=n3724
.gate OAI211_X1 A=n3723_1 B=n3724 C1=n3719 C2=n3717 ZN=n3725
.gate AOI21_X1  A=n3725 B1=n3716 B2=n3714 ZN=n3726
.gate OAI21_X1  A=n3708_1 B1=n3726 B2=n3346 ZN=top^icpu_adr_o~26
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~27 ZN=n3728_1
.gate XNOR2_X1  A=top.or1200_ctrl+or1200_ctrl^ex_insn~25_FF_NODE B=top.or1200_except+or1200_except^ex_pc~27_FF_NODE ZN=n3729
.gate AOI21_X1  A=n3715 B1=top.or1200_ctrl+or1200_ctrl^ex_insn~24_FF_NODE B2=top.or1200_except+or1200_except^ex_pc~26_FF_NODE ZN=n3730
.gate NOR2_X1   A1=n3730 A2=n3729 ZN=n3731
.gate INV_X1    A=n3731 ZN=n3732
.gate AOI21_X1  A=n3249 B1=n3730 B2=n3729 ZN=n3733_1
.gate INV_X1    A=n3718_1 ZN=n3734
.gate NOR2_X1   A1=n3734 A2=top.or1200_genpc+or1200_genpc^pcreg~27_FF_NODE ZN=n3735
.gate NAND2_X1  A1=n3734 A2=top.or1200_genpc+or1200_genpc^pcreg~27_FF_NODE ZN=n3736
.gate NAND2_X1  A1=n3736 A2=n3240 ZN=n3737
.gate AND2_X1   A1=top^du_dat_du~27 A2=top^du_write ZN=n3738_1
.gate AOI21_X1  A=n3738_1 B1=n3227 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~27_FF_NODE ZN=n3739
.gate NOR2_X1   A1=n3187 A2=n3739 ZN=n3740
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~25_FF_NODE ZN=n3741
.gate NOR2_X1   A1=n3243_1 A2=n3741 ZN=n3742
.gate NOR2_X1   A1=n3742 A2=n3740 ZN=n3743_1
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~27_FF_NODE A2=n3216 B1=n3220 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~27_FF_NODE ZN=n3744
.gate OAI211_X1 A=n3743_1 B=n3744 C1=n3737 C2=n3735 ZN=n3745
.gate AOI21_X1  A=n3745 B1=n3732 B2=n3733_1 ZN=n3746
.gate OAI21_X1  A=n3728_1 B1=n3746 B2=n3346 ZN=top^icpu_adr_o~27
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~28 ZN=n3748_1
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~25_FF_NODE B=top.or1200_except+or1200_except^ex_pc~28_FF_NODE Z=n3749
.gate AOI21_X1  A=n3731 B1=top.or1200_ctrl+or1200_ctrl^ex_insn~25_FF_NODE B2=top.or1200_except+or1200_except^ex_pc~27_FF_NODE ZN=n3750
.gate INV_X1    A=n3750 ZN=n3751
.gate OR2_X1    A1=n3751 A2=n3749 ZN=n3752
.gate AOI21_X1  A=n3249 B1=n3751 B2=n3749 ZN=n3753_1
.gate INV_X1    A=n3736 ZN=n3754
.gate NOR2_X1   A1=n3754 A2=top.or1200_genpc+or1200_genpc^pcreg~28_FF_NODE ZN=n3755
.gate NAND2_X1  A1=n3754 A2=top.or1200_genpc+or1200_genpc^pcreg~28_FF_NODE ZN=n3756
.gate NAND2_X1  A1=n3756 A2=n3240 ZN=n3757
.gate AND2_X1   A1=top^du_dat_du~28 A2=top^du_write ZN=n3758_1
.gate AOI21_X1  A=n3758_1 B1=n3227 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~28_FF_NODE ZN=n3759
.gate NOR2_X1   A1=n3187 A2=n3759 ZN=n3760
.gate NOR2_X1   A1=n3742 A2=n3760 ZN=n3761
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~28_FF_NODE A2=n3216 B1=n3220 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~28_FF_NODE ZN=n3762
.gate OAI211_X1 A=n3761 B=n3762 C1=n3757 C2=n3755 ZN=n3763_1
.gate AOI21_X1  A=n3763_1 B1=n3752 B2=n3753_1 ZN=n3764
.gate OAI21_X1  A=n3748_1 B1=n3764 B2=n3346 ZN=top^icpu_adr_o~28
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~29 ZN=n3766
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~29_FF_NODE ZN=n3767
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~28_FF_NODE ZN=n3768_1
.gate AOI21_X1  A=n3741 B1=n3750 B2=n3768_1 ZN=n3769
.gate AOI21_X1  A=top.or1200_ctrl+or1200_ctrl^ex_insn~25_FF_NODE B1=n3751 B2=top.or1200_except+or1200_except^ex_pc~28_FF_NODE ZN=n3770
.gate OAI21_X1  A=n3767 B1=n3770 B2=n3769 ZN=n3771
.gate NOR2_X1   A1=n3770 A2=n3769 ZN=n3772
.gate AOI21_X1  A=n3249 B1=n3772 B2=top.or1200_except+or1200_except^ex_pc~29_FF_NODE ZN=n3773_1
.gate INV_X1    A=n3756 ZN=n3774
.gate NOR2_X1   A1=n3774 A2=top.or1200_genpc+or1200_genpc^pcreg~29_FF_NODE ZN=n3775
.gate NAND2_X1  A1=n3774 A2=top.or1200_genpc+or1200_genpc^pcreg~29_FF_NODE ZN=n3776
.gate NAND2_X1  A1=n3776 A2=n3240 ZN=n3777
.gate INV_X1    A=top^du_dat_du~29 ZN=n3778_1
.gate NOR2_X1   A1=n3778_1 A2=n3227 ZN=n3779
.gate AOI21_X1  A=n3779 B1=n3227 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~29_FF_NODE ZN=n3780
.gate NOR2_X1   A1=n3187 A2=n3780 ZN=n3781
.gate NOR2_X1   A1=n3742 A2=n3781 ZN=n3782
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~29_FF_NODE A2=n3216 B1=n3220 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~29_FF_NODE ZN=n3783_1
.gate OAI211_X1 A=n3782 B=n3783_1 C1=n3777 C2=n3775 ZN=n3784
.gate AOI21_X1  A=n3784 B1=n3773_1 B2=n3771 ZN=n3785
.gate OAI21_X1  A=n3766 B1=n3785 B2=n3346 ZN=top^icpu_adr_o~29
.gate NAND2_X1  A1=n3346 A2=top^icpu_adr_i~30 ZN=n3787
.gate XOR2_X1   A=top.or1200_ctrl+or1200_ctrl^ex_insn~25_FF_NODE B=top.or1200_except+or1200_except^ex_pc~30_FF_NODE Z=n3788_1
.gate INV_X1    A=n3769 ZN=n3789
.gate NAND2_X1  A1=n3772 A2=top.or1200_except+or1200_except^ex_pc~29_FF_NODE ZN=n3790
.gate NAND2_X1  A1=n3790 A2=n3789 ZN=n3791
.gate OR2_X1    A1=n3791 A2=n3788_1 ZN=n3792
.gate AOI21_X1  A=n3249 B1=n3791 B2=n3788_1 ZN=n3793_1
.gate INV_X1    A=n3776 ZN=n3794
.gate NOR2_X1   A1=n3794 A2=top.or1200_genpc+or1200_genpc^pcreg~30_FF_NODE ZN=n3795
.gate NAND2_X1  A1=n3794 A2=top.or1200_genpc+or1200_genpc^pcreg~30_FF_NODE ZN=n3796
.gate NAND2_X1  A1=n3796 A2=n3240 ZN=n3797
.gate INV_X1    A=top^du_dat_du~30 ZN=n3798_1
.gate NOR2_X1   A1=n3798_1 A2=n3227 ZN=n3799
.gate AOI21_X1  A=n3799 B1=n3227 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~30_FF_NODE ZN=n3800
.gate NOR2_X1   A1=n3187 A2=n3800 ZN=n3801
.gate NOR2_X1   A1=n3742 A2=n3801 ZN=n3802
.gate AOI22_X1  A1=top.or1200_except+or1200_except^epcr~30_FF_NODE A2=n3216 B1=n3220 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~30_FF_NODE ZN=n3803_1
.gate OAI211_X1 A=n3802 B=n3803_1 C1=n3797 C2=n3795 ZN=n3804
.gate AOI21_X1  A=n3804 B1=n3792 B2=n3793_1 ZN=n3805
.gate OAI21_X1  A=n3787 B1=n3805 B2=n3346 ZN=top^icpu_adr_o~30
.gate INV_X1    A=top^icpu_adr_i~31 ZN=n3807
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~30_FF_NODE ZN=n3808_1
.gate OAI21_X1  A=n3791 B1=top.or1200_ctrl+or1200_ctrl^ex_insn~25_FF_NODE B2=n3808_1 ZN=n3809
.gate OAI21_X1  A=n3790 B1=n3741 B2=top.or1200_except+or1200_except^ex_pc~30_FF_NODE ZN=n3810
.gate NAND3_X1  A1=n3809 A2=top.or1200_except+or1200_except^ex_pc~31_FF_NODE A3=n3810 ZN=n3811
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~31_FF_NODE ZN=n3812
.gate NAND2_X1  A1=n3809 A2=n3810 ZN=n3813_1
.gate AOI21_X1  A=n3249 B1=n3813_1 B2=n3812 ZN=n3814
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~31_FF_NODE ZN=n3815
.gate NOR2_X1   A1=n3796 A2=n3815 ZN=n3816
.gate INV_X1    A=n3796 ZN=n3817
.gate OAI21_X1  A=n3240 B1=n3817 B2=top.or1200_genpc+or1200_genpc^pcreg~31_FF_NODE ZN=n3818_1
.gate NAND2_X1  A1=n3216 A2=top.or1200_except+or1200_except^epcr~31_FF_NODE ZN=n3819
.gate AOI21_X1  A=n3742 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~31_FF_NODE B2=n3220 ZN=n3820
.gate OAI211_X1 A=n3819 B=n3820 C1=n3818_1 C2=n3816 ZN=n3821
.gate AOI21_X1  A=n3821 B1=n3814 B2=n3811 ZN=n3822
.gate INV_X1    A=top^du_dat_du~31 ZN=n3823_1
.gate NOR2_X1   A1=n3823_1 A2=n3227 ZN=n3824
.gate AOI21_X1  A=n3824 B1=n3227 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~31_FF_NODE ZN=n3825
.gate NOR2_X1   A1=n3187 A2=n3825 ZN=n3826
.gate NOR2_X1   A1=n3346 A2=n3826 ZN=n3827
.gate AOI22_X1  A1=n3822 A2=n3827 B1=n3807 B2=n3346 ZN=top^icpu_adr_o~31
.gate NOR2_X1   A1=top^du_stall A2=top.or1200_freeze+or1200_freeze^flushpipe_r_FF_NODE ZN=top^icpu_cycstb_o
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^lsu_op~0_FF_NODE ZN=n3838_1
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^lsu_op~2_FF_NODE ZN=n3839
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^lsu_op~1_FF_NODE ZN=n3840
.gate NOR2_X1   A1=n3838_1 A2=n3840 ZN=n3841
.gate AOI21_X1  A=n3841 B1=n3838_1 B2=n3839 ZN=n3842
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE ZN=n3843_1
.gate NOR2_X1   A1=n3843_1 A2=n3250 ZN=n3844
.gate NOR2_X1   A1=n3844 A2=n3183_1 ZN=top^dcpu_adr_o~0
.gate INV_X1    A=top^dcpu_adr_o~0 ZN=n3846
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~1_FF_NODE ZN=n3847
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE ZN=n3848_1
.gate NOR2_X1   A1=n3848_1 A2=n3277 ZN=n3849
.gate NOR2_X1   A1=n3849 A2=n3847 ZN=n3850
.gate NAND2_X1  A1=n3850 A2=n3844 ZN=n3851
.gate NOR2_X1   A1=n3850 A2=n3844 ZN=n3852
.gate INV_X1    A=n3852 ZN=n3853_1
.gate NAND2_X1  A1=n3853_1 A2=n3851 ZN=n3854
.gate NAND3_X1  A1=n3838_1 A2=top.or1200_ctrl+or1200_ctrl^lsu_op~1_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^lsu_op~2_FF_NODE ZN=n3855
.gate OAI21_X1  A=n3846 B1=n3854 B2=n3855 ZN=n3856
.gate NAND2_X1  A1=n3856 A2=n3842 ZN=n3857
.gate INV_X1    A=n3857 ZN=n3858_1
.gate NOR3_X1   A1=top.or1200_ctrl+or1200_ctrl^lsu_op~0_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^lsu_op~1_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^lsu_op~2_FF_NODE ZN=n3859
.gate INV_X1    A=n3859 ZN=n3860
.gate NOR2_X1   A1=n3860 A2=top.or1200_ctrl+or1200_ctrl^lsu_op~3_FF_NODE ZN=n3861
.gate NOR4_X1   A1=n3858_1 A2=top^du_stall A3=top^dcpu_ack_i A4=n3861 ZN=top^dcpu_cycstb_o
.gate OR4_X1    A1=top^du_stall A2=top.or1200_mult_mac+or1200_mult_mac^mac_stall_r_FF_NODE A3=top.or1200_freeze+or1200_freeze^multicycle_cnt~0_FF_NODE A4=top.or1200_freeze+or1200_freeze^multicycle_cnt~1_FF_NODE ZN=n3863_1
.gate AOI21_X1  A=n3863_1 B1=top^dcpu_cycstb_o B2=top^dcpu_rty_i ZN=n3864
.gate INV_X1    A=top^icpu_err_i ZN=n3865
.gate NOR2_X1   A1=top^icpu_ack_i A2=top.or1200_if+or1200_if^saved_FF_NODE ZN=n3866
.gate NAND2_X1  A1=n3866 A2=n3865 ZN=n3867
.gate OR2_X1    A1=n3867 A2=top^dcpu_ack_i ZN=n3868_1
.gate NAND2_X1  A1=n3864 A2=n3868_1 ZN=n3869
.gate INV_X1    A=n3869 ZN=n3870
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^except_illegal_FF_NODE ZN=n3871
.gate INV_X1    A=top^dcpu_tag_i~2 ZN=n3872
.gate INV_X1    A=top^dcpu_err_i ZN=n3873_1
.gate INV_X1    A=top^dcpu_tag_i~3 ZN=n3874
.gate NOR2_X1   A1=n3873_1 A2=n3874 ZN=n3875
.gate NAND4_X1  A1=n3875 A2=top^dcpu_tag_i~0 A3=top^dcpu_tag_i~1 A4=n3872 ZN=n3876
.gate NOR4_X1   A1=n3873_1 A2=n3872 A3=n3874 A4=top^dcpu_tag_i~1 ZN=n3877
.gate INV_X1    A=n3877 ZN=n3878_1
.gate AND4_X1   A1=n3871 A2=n3857 A3=n3876 A4=n3878_1 ZN=n3879
.gate NAND2_X1  A1=n3870 A2=n3879 ZN=top^ex_freeze
.gate INV_X1    A=top^du_dsr~11 ZN=n3881
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^sig_syscall_FF_NODE ZN=n3882
.gate NOR3_X1   A1=top^ex_freeze A2=n3881 A3=n3882 ZN=top^du_except~0
.gate INV_X1    A=top^du_dsr~13 ZN=n3884
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^sig_trap_FF_NODE ZN=n3885
.gate NOR3_X1   A1=top^ex_freeze A2=n3884 A3=n3885 ZN=top^du_except~1
.gate INV_X1    A=top^du_dsr~1 ZN=n3888_1
.gate NOR2_X1   A1=n3876 A2=n3888_1 ZN=top^du_except~3
.gate INV_X1    A=top^du_dsr~2 ZN=n3890
.gate NOR3_X1   A1=n3878_1 A2=n3890 A3=top^dcpu_tag_i~0 ZN=top^du_except~4
.gate NAND2_X1  A1=top^du_dsr~8 A2=top^dcpu_tag_i~0 ZN=n3892
.gate NOR2_X1   A1=n3878_1 A2=n3892 ZN=top^du_except~5
.gate AND2_X1   A1=n3858_1 A2=top^du_dsr~5 ZN=top^du_except~6
.gate INV_X1    A=top^du_dsr~6 ZN=n3895
.gate NOR2_X1   A1=n3895 A2=n3871 ZN=top^du_except~7
.gate INV_X1    A=top.or1200_except+or1200_except^ex_exceptflags~2_FF_NODE ZN=n3897
.gate NOR2_X1   A1=n3888_1 A2=n3897 ZN=top^du_except~8
.gate AND2_X1   A1=top^du_dsr~3 A2=top.or1200_except+or1200_except^ex_exceptflags~0_FF_NODE ZN=top^du_except~9
.gate INV_X1    A=top^du_dsr~9 ZN=n3900
.gate INV_X1    A=top.or1200_except+or1200_except^ex_exceptflags~1_FF_NODE ZN=n3901
.gate NOR2_X1   A1=n3900 A2=n3901 ZN=top^du_except~10
.gate INV_X1    A=top^du_dsr~7 ZN=n3903_1
.gate INV_X1    A=top^ex_freeze ZN=n3904
.gate INV_X1    A=n3185 ZN=top^spr_addr~0
.gate NAND2_X1  A1=n3127 A2=top^du_addr~1 ZN=n3906
.gate OAI21_X1  A=n3906 B1=n3127 B2=n3847 ZN=top^spr_addr~1
.gate INV_X1    A=top^spr_addr~1 ZN=n3908_1
.gate AND4_X1   A1=n3174 A2=n3181 A3=top^spr_addr~0 A4=n3908_1 ZN=n3909
.gate NAND2_X1  A1=n3909 A2=top^spr_we ZN=n3910
.gate INV_X1    A=n3118_1 ZN=n3911
.gate NAND2_X1  A1=n3113_1 A2=n3114 ZN=n3912
.gate NOR3_X1   A1=n3117 A2=n3114 A3=top.or1200_ctrl+or1200_ctrl^alu_op~1_FF_NODE ZN=n3913_1
.gate INV_X1    A=n3913_1 ZN=n3914
.gate OAI22_X1  A1=n3914 A2=n3113_1 B1=n3911 B2=n3912 ZN=n3915
.gate NOR3_X1   A1=n3915 A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE A3=n3192 ZN=n3916
.gate AND4_X1   A1=n3199 A2=n3904 A3=n3910 A4=n3916 ZN=n3917
.gate NAND4_X1  A1=n3917 A2=top^sig_int A3=top.or1200_sprs+or1200_sprs^sr~2_FF_NODE A4=top.or1200_except+or1200_except^delayed_iee~2_FF_NODE ZN=n3918_1
.gate NOR2_X1   A1=n3918_1 A2=n3903_1 ZN=top^du_except~11
.gate INV_X1    A=top^du_dsr~4 ZN=n3920
.gate NAND3_X1  A1=n3917 A2=top^sig_tick A3=top.or1200_sprs+or1200_sprs^sr~1_FF_NODE ZN=n3921
.gate NOR2_X1   A1=n3921 A2=n3920 ZN=top^du_except~12
.gate NOR2_X1   A1=n3112 A2=top^du_write ZN=n3923_1
.gate INV_X1    A=n3923_1 ZN=n3924
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~0_FF_NODE ZN=n3925
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~27_FF_NODE ZN=n3926
.gate NAND4_X1  A1=n3926 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~16_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^ex_insn~26_FF_NODE A4=top.or1200_ctrl+or1200_ctrl^ex_insn~28_FF_NODE ZN=n3927
.gate NOR4_X1   A1=n3927 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~29_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^ex_insn~30_FF_NODE A4=top.or1200_ctrl+or1200_ctrl^ex_insn~31_FF_NODE ZN=n3928_1
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~0_FF_NODE ZN=n3929
.gate AOI21_X1  A=n3929 B1=n3925 B2=n3928_1 ZN=top^spr_dat_npc~0
.gate INV_X1    A=top.or1200_except+or1200_except^wb_pc~0_FF_NODE ZN=n3931
.gate NAND2_X1  A1=top^spr_addr~1 A2=n3931 ZN=n3932
.gate OAI211_X1 A=n3186 B=n3932 C1=top^spr_addr~1 C2=top^spr_dat_npc~0 ZN=n3933_1
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^alu_op~1_FF_NODE ZN=n3934
.gate NOR2_X1   A1=n3117 A2=n3934 ZN=n3935
.gate INV_X1    A=n3935 ZN=n3936
.gate NOR2_X1   A1=n3116 A2=n3936 ZN=n3937
.gate INV_X1    A=n3937 ZN=n3938_1
.gate AOI21_X1  A=top^du_write B1=n3938_1 B2=n3112 ZN=n3939
.gate NOR2_X1   A1=n3147 A2=n3136 ZN=top^spr_cs~0
.gate AND3_X1   A1=top^spr_cs~0 A2=top^spr_addr~10 A3=n3170 ZN=n3941
.gate NAND3_X1  A1=n3941 A2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~0 A3=n3939 ZN=n3942
.gate NAND2_X1  A1=n3909 A2=top.or1200_sprs+or1200_sprs^sr~0_FF_NODE ZN=n3943_1
.gate NAND2_X1  A1=n3181 A2=n3908_1 ZN=n3944
.gate NOR3_X1   A1=n3944 A2=n3161 A3=top^spr_addr~0 ZN=n3945
.gate AND4_X1   A1=n3151 A2=top^spr_addr~5 A3=n3168 A4=n3945 ZN=n3946
.gate NAND2_X1  A1=top^spr_addr~4 A2=top.or1200_except+or1200_except^eear~0_FF_NODE ZN=n3947
.gate OAI21_X1  A=n3947 B1=n3214 B2=top^spr_addr~4 ZN=n3948_1
.gate NAND2_X1  A1=n3946 A2=n3948_1 ZN=n3949
.gate NAND4_X1  A1=n3933_1 A2=n3943_1 A3=n3949 A4=n3942 ZN=n3950
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~29_FF_NODE ZN=n3951
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~29 ZN=n3952
.gate AOI21_X1  A=n3952 B1=n3951 B2=n3123_1 ZN=top^spr_addr~29
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~16_FF_NODE ZN=n3954
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~16 ZN=n3955
.gate AOI21_X1  A=n3955 B1=n3954 B2=n3123_1 ZN=top^spr_addr~16
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~31_FF_NODE ZN=n3957
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~31 ZN=n3958_1
.gate AOI21_X1  A=n3958_1 B1=n3957 B2=n3123_1 ZN=top^spr_addr~31
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE ZN=n3960
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~20 ZN=n3961
.gate AOI21_X1  A=n3961 B1=n3960 B2=n3123_1 ZN=top^spr_addr~20
.gate OR4_X1    A1=top^spr_addr~29 A2=top^spr_addr~16 A3=top^spr_addr~31 A4=top^spr_addr~20 ZN=n3963_1
.gate NOR3_X1   A1=n3136 A2=n3963_1 A3=n3944 ZN=n3964
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE ZN=n3965
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~25 ZN=n3966
.gate AOI21_X1  A=n3966 B1=n3965 B2=n3123_1 ZN=top^spr_addr~25
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~27_FF_NODE ZN=n3968_1
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~27 ZN=n3969
.gate AOI21_X1  A=n3969 B1=n3968_1 B2=n3123_1 ZN=top^spr_addr~27
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE ZN=n3971
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~19 ZN=n3972
.gate AOI21_X1  A=n3972 B1=n3971 B2=n3123_1 ZN=top^spr_addr~19
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE ZN=n3974
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~28 ZN=n3975
.gate AOI21_X1  A=n3975 B1=n3974 B2=n3123_1 ZN=top^spr_addr~28
.gate NOR4_X1   A1=top^spr_addr~25 A2=top^spr_addr~27 A3=top^spr_addr~19 A4=top^spr_addr~28 ZN=n3977
.gate INV_X1    A=n3939 ZN=n3978
.gate NOR3_X1   A1=n3978 A2=top^spr_addr~10 A3=top^spr_addr~4 ZN=n3979
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~24_FF_NODE ZN=n3980
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~24 ZN=n3981
.gate AOI21_X1  A=n3981 B1=n3980 B2=n3123_1 ZN=top^spr_addr~24
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~22_FF_NODE ZN=n3983_1
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~22 ZN=n3984
.gate AOI21_X1  A=n3984 B1=n3983_1 B2=n3123_1 ZN=top^spr_addr~22
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~18_FF_NODE ZN=n3986
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~18 ZN=n3987
.gate AOI21_X1  A=n3987 B1=n3986 B2=n3123_1 ZN=top^spr_addr~18
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~26_FF_NODE ZN=n3989
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~26 ZN=n3990
.gate AOI21_X1  A=n3990 B1=n3989 B2=n3123_1 ZN=top^spr_addr~26
.gate NOR4_X1   A1=top^spr_addr~24 A2=top^spr_addr~22 A3=top^spr_addr~18 A4=top^spr_addr~26 ZN=n3992_1
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE ZN=n3993
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~23 ZN=n3994
.gate AOI21_X1  A=n3994 B1=n3993 B2=n3123_1 ZN=top^spr_addr~23
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~21_FF_NODE ZN=n3996
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~21 ZN=n3997
.gate AOI21_X1  A=n3997 B1=n3996 B2=n3123_1 ZN=top^spr_addr~21
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE ZN=n3999
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~30 ZN=n4000
.gate AOI21_X1  A=n4000 B1=n3999 B2=n3123_1 ZN=top^spr_addr~30
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE ZN=n4002
.gate NOR2_X1   A1=n3123_1 A2=top^du_addr~17 ZN=n4003
.gate AOI21_X1  A=n4003 B1=n4002 B2=n3123_1 ZN=top^spr_addr~17
.gate NOR4_X1   A1=top^spr_addr~23 A2=top^spr_addr~21 A3=top^spr_addr~30 A4=top^spr_addr~17 ZN=n4005
.gate AND4_X1   A1=n3977 A2=n3979 A3=n3992_1 A4=n4005 ZN=n4006
.gate NAND3_X1  A1=n4006 A2=n3170 A3=n3964 ZN=n4007_1
.gate INV_X1    A=top^spr_addr~14 ZN=n4008
.gate NOR2_X1   A1=n3131 A2=n4008 ZN=n4009
.gate INV_X1    A=top^spr_addr~13 ZN=n4010
.gate NAND2_X1  A1=n4010 A2=top^spr_addr~12 ZN=n4011
.gate NOR2_X1   A1=n4011 A2=top^spr_addr~14 ZN=n4012
.gate AOI22_X1  A1=n4009 A2=top^spr_dat_pm~0 B1=n4012 B2=top^spr_dat_immu~0 ZN=n4013
.gate AOI21_X1  A=n3145 B1=n4007_1 B2=n4013 ZN=n4014
.gate INV_X1    A=top.or1200_except+or1200_except^esr~0_FF_NODE ZN=n4015
.gate NOR2_X1   A1=n4011 A2=n4008 ZN=n4016
.gate INV_X1    A=n4016 ZN=n4017
.gate NOR2_X1   A1=n4017 A2=n3145 ZN=n4018
.gate INV_X1    A=top^spr_addr~11 ZN=n4019
.gate NOR2_X1   A1=n4019 A2=top^spr_addr~14 ZN=n4020
.gate NOR2_X1   A1=n4010 A2=top^spr_addr~12 ZN=n4021
.gate NAND2_X1  A1=n4020 A2=n4021 ZN=n4022
.gate NOR2_X1   A1=n4022 A2=top^spr_addr~15 ZN=n4023_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~0_FF_NODE ZN=n4024
.gate NAND2_X1  A1=n3185 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~32_FF_NODE ZN=n4025
.gate OAI21_X1  A=n4025 B1=n4024 B2=n3185 ZN=n4026
.gate AOI22_X1  A1=n4018 A2=top^spr_dat_tt~0 B1=n4023_1 B2=n4026 ZN=n4027
.gate NOR2_X1   A1=n4019 A2=top^spr_addr~15 ZN=n4028_1
.gate NAND2_X1  A1=n4009 A2=n4028_1 ZN=n4029
.gate INV_X1    A=n4029 ZN=n4030
.gate NAND2_X1  A1=n3135 A2=n4028_1 ZN=n4031
.gate INV_X1    A=n4031 ZN=n4032
.gate AOI22_X1  A1=top^spr_dat_pic~0 A2=n4030 B1=n4032 B2=top^spr_dat_dmmu~0 ZN=n4033_1
.gate NOR2_X1   A1=top^spr_addr~14 A2=top^spr_addr~11 ZN=n4034
.gate AND2_X1   A1=top^spr_addr~13 A2=top^spr_addr~12 ZN=n4035
.gate NAND2_X1  A1=n4035 A2=n4034 ZN=n4036
.gate NOR2_X1   A1=n4036 A2=top^spr_addr~15 ZN=n4037
.gate NAND2_X1  A1=n4037 A2=top^spr_dat_du~0 ZN=n4038_1
.gate AND2_X1   A1=n4033_1 A2=n4038_1 ZN=n4039
.gate NOR3_X1   A1=top^spr_addr~4 A2=n3168 A3=top^spr_addr~5 ZN=n4040
.gate NAND3_X1  A1=n3151 A2=n3945 A3=n4040 ZN=n4041
.gate OAI211_X1 A=n4039 B=n4027 C1=n4015 C2=n4041 ZN=n4042
.gate NOR3_X1   A1=n3950 A2=n4014 A3=n4042 ZN=n4043_1
.gate OAI221_X1 A=n3222 B1=n3221 B2=n3127 C1=n4043_1 C2=n3924 ZN=top^du_dat_cpu~0
.gate INV_X1    A=n4023_1 ZN=n4045
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~33_FF_NODE ZN=n4046
.gate NAND2_X1  A1=n3185 A2=n4046 ZN=n4047
.gate OAI21_X1  A=n4047 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~1_FF_NODE B2=n3185 ZN=n4048_1
.gate INV_X1    A=n4009 ZN=n4049
.gate NOR2_X1   A1=n4049 A2=n3145 ZN=n4050
.gate AOI22_X1  A1=n4050 A2=top^spr_dat_pm~1 B1=n4018 B2=top^spr_dat_tt~1 ZN=n4051
.gate OAI21_X1  A=n4051 B1=n4045 B2=n4048_1 ZN=n4052
.gate AOI22_X1  A1=n4030 A2=top^spr_dat_pic~1 B1=top^spr_dat_du~1 B2=n4037 ZN=n4053_1
.gate INV_X1    A=n4012 ZN=n4054
.gate NOR2_X1   A1=n4054 A2=n3145 ZN=n4055
.gate AOI22_X1  A1=top^spr_dat_dmmu~1 A2=n4032 B1=n4055 B2=top^spr_dat_immu~1 ZN=n4056
.gate NAND2_X1  A1=n4056 A2=n4053_1 ZN=n4057
.gate OAI21_X1  A=n3923_1 B1=n4052 B2=n4057 ZN=n4058_1
.gate INV_X1    A=n3230 ZN=top^spr_dat_cpu~1
.gate OAI21_X1  A=top^spr_dat_cpu~1 B1=n3229 B2=n3112 ZN=n4060
.gate NAND2_X1  A1=n4058_1 A2=n4060 ZN=top^du_dat_cpu~1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~2_FF_NODE ZN=n4062
.gate NOR2_X1   A1=n3185 A2=n4062 ZN=n4063_1
.gate AOI21_X1  A=n4063_1 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~34_FF_NODE B2=n3185 ZN=n4064
.gate OR2_X1    A1=n4045 A2=n4064 ZN=n4065
.gate AOI22_X1  A1=top^spr_dat_pic~2 A2=n4030 B1=n4055 B2=top^spr_dat_immu~2 ZN=n4066
.gate AOI22_X1  A1=n4018 A2=top^spr_dat_tt~2 B1=n4037 B2=top^spr_dat_du~2 ZN=n4067
.gate AOI22_X1  A1=top^spr_dat_pm~2 A2=n4050 B1=n4032 B2=top^spr_dat_dmmu~2 ZN=n4068_1
.gate AND4_X1   A1=n4065 A2=n4068_1 A3=n4066 A4=n4067 ZN=n4069
.gate OAI221_X1 A=n3236 B1=n3235 B2=n3127 C1=n4069 C2=n3924 ZN=top^du_dat_cpu~2
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~35_FF_NODE ZN=n4071
.gate NAND2_X1  A1=n3185 A2=n4071 ZN=n4072
.gate OAI21_X1  A=n4072 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~3_FF_NODE B2=n3185 ZN=n4073_1
.gate OR2_X1    A1=n4045 A2=n4073_1 ZN=n4074
.gate AOI22_X1  A1=n4050 A2=top^spr_dat_pm~3 B1=n4018 B2=top^spr_dat_tt~3 ZN=n4075
.gate AOI22_X1  A1=n4032 A2=top^spr_dat_dmmu~3 B1=top^spr_dat_du~3 B2=n4037 ZN=n4076
.gate AOI22_X1  A1=top^spr_dat_pic~3 A2=n4030 B1=n4055 B2=top^spr_dat_immu~3 ZN=n4077
.gate AND4_X1   A1=n4074 A2=n4075 A3=n4077 A4=n4076 ZN=n4078_1
.gate OAI221_X1 A=n3259 B1=n3258_1 B2=n3127 C1=n4078_1 C2=n3924 ZN=top^du_dat_cpu~3
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~36_FF_NODE ZN=n4080
.gate NAND2_X1  A1=n3185 A2=n4080 ZN=n4081
.gate OAI21_X1  A=n4081 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~4_FF_NODE B2=n3185 ZN=n4082
.gate OR2_X1    A1=n4045 A2=n4082 ZN=n4083_1
.gate AOI22_X1  A1=top^spr_dat_pm~4 A2=n4050 B1=n4030 B2=top^spr_dat_pic~4 ZN=n4084
.gate AOI22_X1  A1=top^spr_dat_dmmu~4 A2=n4032 B1=n4018 B2=top^spr_dat_tt~4 ZN=n4085
.gate AOI22_X1  A1=n4055 A2=top^spr_dat_immu~4 B1=n4037 B2=top^spr_dat_du~4 ZN=n4086
.gate AND4_X1   A1=n4083_1 A2=n4084 A3=n4085 A4=n4086 ZN=n4087
.gate OAI221_X1 A=n3273_1 B1=n3272 B2=n3127 C1=n4087 C2=n3924 ZN=top^du_dat_cpu~4
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~37_FF_NODE ZN=n4089
.gate NAND2_X1  A1=n3185 A2=n4089 ZN=n4090
.gate OAI21_X1  A=n4090 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~5_FF_NODE B2=n3185 ZN=n4091
.gate OR2_X1    A1=n4045 A2=n4091 ZN=n4092
.gate AOI22_X1  A1=top^spr_dat_dmmu~5 A2=n4032 B1=n4055 B2=top^spr_dat_immu~5 ZN=n4093_1
.gate AOI22_X1  A1=top^spr_dat_pm~5 A2=n4050 B1=n4030 B2=top^spr_dat_pic~5 ZN=n4094
.gate AOI22_X1  A1=n4018 A2=top^spr_dat_tt~5 B1=n4037 B2=top^spr_dat_du~5 ZN=n4095
.gate AND4_X1   A1=n4092 A2=n4094 A3=n4093_1 A4=n4095 ZN=n4096
.gate AOI21_X1  A=n3289 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE B2=n3123_1 ZN=n4097
.gate OAI21_X1  A=n4097 B1=n4096 B2=n3924 ZN=top^du_dat_cpu~5
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~38_FF_NODE ZN=n4099
.gate NAND2_X1  A1=n3185 A2=n4099 ZN=n4100
.gate OAI21_X1  A=n4100 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~6_FF_NODE B2=n3185 ZN=n4101
.gate OR2_X1    A1=n4045 A2=n4101 ZN=n4102
.gate AOI22_X1  A1=top^spr_dat_pm~6 A2=n4050 B1=n4030 B2=top^spr_dat_pic~6 ZN=n4103_1
.gate AOI22_X1  A1=n4018 A2=top^spr_dat_tt~6 B1=n4037 B2=top^spr_dat_du~6 ZN=n4104
.gate AOI22_X1  A1=top^spr_dat_dmmu~6 A2=n4032 B1=n4055 B2=top^spr_dat_immu~6 ZN=n4105
.gate AND4_X1   A1=n4102 A2=n4103_1 A3=n4104 A4=n4105 ZN=n4106
.gate AOI21_X1  A=n3309 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE B2=n3123_1 ZN=n4107
.gate OAI21_X1  A=n4107 B1=n4106 B2=n3924 ZN=top^du_dat_cpu~6
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~7_FF_NODE ZN=n4109
.gate NOR2_X1   A1=n3185 A2=n4109 ZN=n4110
.gate AOI21_X1  A=n4110 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~39_FF_NODE B2=n3185 ZN=n4111
.gate OR2_X1    A1=n4045 A2=n4111 ZN=n4112
.gate AOI22_X1  A1=n4032 A2=top^spr_dat_dmmu~7 B1=top^spr_dat_du~7 B2=n4037 ZN=n4113_1
.gate AOI22_X1  A1=top^spr_dat_pm~7 A2=n4050 B1=n4030 B2=top^spr_dat_pic~7 ZN=n4114
.gate AOI22_X1  A1=top^spr_dat_tt~7 A2=n4018 B1=n4055 B2=top^spr_dat_immu~7 ZN=n4115
.gate AND4_X1   A1=n4112 A2=n4114 A3=n4113_1 A4=n4115 ZN=n4116
.gate OAI221_X1 A=n3337 B1=top^du_read B2=n3339 C1=n4116 C2=n3924 ZN=top^du_dat_cpu~7
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~8_FF_NODE ZN=n4118_1
.gate NOR2_X1   A1=n3185 A2=n4118_1 ZN=n4119
.gate AOI21_X1  A=n4119 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~40_FF_NODE B2=n3185 ZN=n4120
.gate OR2_X1    A1=n4045 A2=n4120 ZN=n4121
.gate AOI22_X1  A1=top^spr_dat_pm~8 A2=n4050 B1=n4032 B2=top^spr_dat_dmmu~8 ZN=n4122_1
.gate AOI22_X1  A1=top^spr_dat_pic~8 A2=n4030 B1=n4018 B2=top^spr_dat_tt~8 ZN=n4123
.gate AOI22_X1  A1=n4055 A2=top^spr_dat_immu~8 B1=n4037 B2=top^spr_dat_du~8 ZN=n4124
.gate AND4_X1   A1=n4121 A2=n4122_1 A3=n4123 A4=n4124 ZN=n4125
.gate OAI221_X1 A=n3355 B1=n3354 B2=n3127 C1=n4125 C2=n3924 ZN=top^du_dat_cpu~8
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~9_FF_NODE ZN=n4127_1
.gate NAND2_X1  A1=n3185 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~41_FF_NODE ZN=n4128
.gate OAI21_X1  A=n4128 B1=n4127_1 B2=n3185 ZN=n4129
.gate NAND2_X1  A1=n4023_1 A2=n4129 ZN=n4130
.gate AOI22_X1  A1=top^spr_dat_tt~9 A2=n4018 B1=n4055 B2=top^spr_dat_immu~9 ZN=n4131
.gate AOI22_X1  A1=top^spr_dat_pm~9 A2=n4050 B1=n4030 B2=top^spr_dat_pic~9 ZN=n4132
.gate AOI22_X1  A1=n4032 A2=top^spr_dat_dmmu~9 B1=top^spr_dat_du~9 B2=n4037 ZN=n4133_1
.gate NAND4_X1  A1=n4132 A2=n4131 A3=n4130 A4=n4133_1 ZN=n4134
.gate NAND2_X1  A1=n4134 A2=n3923_1 ZN=n4135
.gate OAI211_X1 A=n4135 B=n3378_1 C1=n3377 C2=n3127 ZN=top^du_dat_cpu~9
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~10_FF_NODE ZN=n4137
.gate NAND2_X1  A1=n3185 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~42_FF_NODE ZN=n4138_1
.gate OAI21_X1  A=n4138_1 B1=n4137 B2=n3185 ZN=n4139
.gate NAND2_X1  A1=n4023_1 A2=n4139 ZN=n4140
.gate AOI22_X1  A1=top^spr_dat_dmmu~10 A2=n4032 B1=n4055 B2=top^spr_dat_immu~10 ZN=n4141
.gate AOI22_X1  A1=n4030 A2=top^spr_dat_pic~10 B1=top^spr_dat_du~10 B2=n4037 ZN=n4142
.gate AOI22_X1  A1=n4050 A2=top^spr_dat_pm~10 B1=n4018 B2=top^spr_dat_tt~10 ZN=n4143_1
.gate AND4_X1   A1=n4140 A2=n4143_1 A3=n4141 A4=n4142 ZN=n4144
.gate OAI221_X1 A=n3404 B1=n3403_1 B2=n3127 C1=n4144 C2=n3924 ZN=top^du_dat_cpu~10
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~11_FF_NODE ZN=n4146
.gate NOR2_X1   A1=n3185 A2=n4146 ZN=n4147
.gate AOI21_X1  A=n4147 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~43_FF_NODE B2=n3185 ZN=n4148_1
.gate AOI22_X1  A1=n4018 A2=top^spr_dat_tt~11 B1=n4037 B2=top^spr_dat_du~11 ZN=n4149
.gate OAI21_X1  A=n4149 B1=n4045 B2=n4148_1 ZN=n4150
.gate AOI22_X1  A1=top^spr_dat_pm~11 A2=n4050 B1=n4030 B2=top^spr_dat_pic~11 ZN=n4151
.gate AOI22_X1  A1=top^spr_dat_dmmu~11 A2=n4032 B1=n4055 B2=top^spr_dat_immu~11 ZN=n4152
.gate NAND2_X1  A1=n4151 A2=n4152 ZN=n4153_1
.gate OAI21_X1  A=n3923_1 B1=n4153_1 B2=n4150 ZN=n4154
.gate OAI211_X1 A=n4154 B=n3420 C1=n3419 C2=n3127 ZN=top^du_dat_cpu~11
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~44_FF_NODE ZN=n4156
.gate NAND2_X1  A1=n3185 A2=n4156 ZN=n4157
.gate OAI21_X1  A=n4157 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~12_FF_NODE B2=n3185 ZN=n4158_1
.gate AOI22_X1  A1=n4050 A2=top^spr_dat_pm~12 B1=top^spr_dat_du~12 B2=n4037 ZN=n4159
.gate OAI21_X1  A=n4159 B1=n4045 B2=n4158_1 ZN=n4160
.gate AOI22_X1  A1=top^spr_dat_pic~12 A2=n4030 B1=n4018 B2=top^spr_dat_tt~12 ZN=n4161
.gate AOI22_X1  A1=top^spr_dat_dmmu~12 A2=n4032 B1=n4055 B2=top^spr_dat_immu~12 ZN=n4162
.gate NAND2_X1  A1=n4161 A2=n4162 ZN=n4163_1
.gate OAI21_X1  A=n3923_1 B1=n4160 B2=n4163_1 ZN=n4164
.gate OAI211_X1 A=n4164 B=n3437 C1=n3436 C2=n3127 ZN=top^du_dat_cpu~12
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~45_FF_NODE ZN=n4166
.gate NAND2_X1  A1=n3185 A2=n4166 ZN=n4167
.gate OAI21_X1  A=n4167 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~13_FF_NODE B2=n3185 ZN=n4168_1
.gate AOI22_X1  A1=top^spr_dat_pm~13 A2=n4050 B1=n4030 B2=top^spr_dat_pic~13 ZN=n4169
.gate OAI21_X1  A=n4169 B1=n4045 B2=n4168_1 ZN=n4170
.gate AOI22_X1  A1=n4018 A2=top^spr_dat_tt~13 B1=n4037 B2=top^spr_dat_du~13 ZN=n4171
.gate AOI22_X1  A1=top^spr_dat_dmmu~13 A2=n4032 B1=n4055 B2=top^spr_dat_immu~13 ZN=n4172
.gate NAND2_X1  A1=n4172 A2=n4171 ZN=n4173_1
.gate OAI21_X1  A=n3923_1 B1=n4170 B2=n4173_1 ZN=n4174
.gate OAI211_X1 A=n4174 B=n3460 C1=top^du_read C2=n3461 ZN=top^du_dat_cpu~13
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~46_FF_NODE ZN=n4176
.gate NAND2_X1  A1=n3185 A2=n4176 ZN=n4177
.gate OAI21_X1  A=n4177 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~14_FF_NODE B2=n3185 ZN=n4178_1
.gate AOI22_X1  A1=top^spr_dat_dmmu~14 A2=n4032 B1=n4055 B2=top^spr_dat_immu~14 ZN=n4179
.gate OAI21_X1  A=n4179 B1=n4045 B2=n4178_1 ZN=n4180
.gate AOI22_X1  A1=n4030 A2=top^spr_dat_pic~14 B1=top^spr_dat_du~14 B2=n4037 ZN=n4181
.gate AOI22_X1  A1=n4050 A2=top^spr_dat_pm~14 B1=n4018 B2=top^spr_dat_tt~14 ZN=n4182
.gate NAND2_X1  A1=n4182 A2=n4181 ZN=n4183
.gate OAI21_X1  A=n3923_1 B1=n4180 B2=n4183 ZN=n4184
.gate OAI211_X1 A=n4184 B=n3482 C1=n3481 C2=n3127 ZN=top^du_dat_cpu~14
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~15_FF_NODE ZN=n4186
.gate NOR2_X1   A1=n3185 A2=n4186 ZN=n4187
.gate AOI21_X1  A=n4187 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~47_FF_NODE B2=n3185 ZN=n4188_1
.gate AOI22_X1  A1=top^spr_dat_pm~15 A2=n4050 B1=n4030 B2=top^spr_dat_pic~15 ZN=n4189
.gate OAI21_X1  A=n4189 B1=n4045 B2=n4188_1 ZN=n4190
.gate AOI22_X1  A1=top^spr_dat_dmmu~15 A2=n4032 B1=n4018 B2=top^spr_dat_tt~15 ZN=n4191
.gate AOI22_X1  A1=n4055 A2=top^spr_dat_immu~15 B1=n4037 B2=top^spr_dat_du~15 ZN=n4192
.gate NAND2_X1  A1=n4191 A2=n4192 ZN=n4193
.gate OAI21_X1  A=n3923_1 B1=n4190 B2=n4193 ZN=n4194
.gate OAI211_X1 A=n4194 B=n3502 C1=n3501 C2=n3127 ZN=top^du_dat_cpu~15
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~16_FF_NODE ZN=n4196
.gate NOR2_X1   A1=n3185 A2=n4196 ZN=n4197
.gate AOI21_X1  A=n4197 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~48_FF_NODE B2=n3185 ZN=n4198_1
.gate AOI22_X1  A1=top^spr_dat_pm~16 A2=n4050 B1=n4032 B2=top^spr_dat_dmmu~16 ZN=n4199
.gate OAI21_X1  A=n4199 B1=n4045 B2=n4198_1 ZN=n4200
.gate AOI22_X1  A1=top^spr_dat_pic~16 A2=n4030 B1=n4018 B2=top^spr_dat_tt~16 ZN=n4201
.gate AOI22_X1  A1=n4055 A2=top^spr_dat_immu~16 B1=n4037 B2=top^spr_dat_du~16 ZN=n4202
.gate NAND2_X1  A1=n4201 A2=n4202 ZN=n4203_1
.gate OAI21_X1  A=n3923_1 B1=n4200 B2=n4203_1 ZN=n4204
.gate OAI211_X1 A=n4204 B=n3523_1 C1=n3522 C2=n3127 ZN=top^du_dat_cpu~16
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~49_FF_NODE ZN=n4206
.gate NAND2_X1  A1=n3185 A2=n4206 ZN=n4207
.gate OAI21_X1  A=n4207 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~17_FF_NODE B2=n3185 ZN=n4208_1
.gate AOI22_X1  A1=n4050 A2=top^spr_dat_pm~17 B1=n4018 B2=top^spr_dat_tt~17 ZN=n4209
.gate OAI21_X1  A=n4209 B1=n4045 B2=n4208_1 ZN=n4210
.gate AOI22_X1  A1=n4055 A2=top^spr_dat_immu~17 B1=n4037 B2=top^spr_dat_du~17 ZN=n4211
.gate AOI22_X1  A1=top^spr_dat_pic~17 A2=n4030 B1=n4032 B2=top^spr_dat_dmmu~17 ZN=n4212
.gate NAND2_X1  A1=n4212 A2=n4211 ZN=n4213_1
.gate OAI21_X1  A=n3923_1 B1=n4210 B2=n4213_1 ZN=n4214
.gate OAI211_X1 A=n4214 B=n3547 C1=n3546 C2=n3127 ZN=top^du_dat_cpu~17
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~50_FF_NODE ZN=n4216
.gate NAND2_X1  A1=n3185 A2=n4216 ZN=n4217_1
.gate OAI21_X1  A=n4217_1 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~18_FF_NODE B2=n3185 ZN=n4218
.gate OR2_X1    A1=n4045 A2=n4218 ZN=n4219
.gate AOI22_X1  A1=top^spr_dat_pm~18 A2=n4050 B1=n4032 B2=top^spr_dat_dmmu~18 ZN=n4220
.gate AOI22_X1  A1=top^spr_dat_pic~18 A2=n4030 B1=n4055 B2=top^spr_dat_immu~18 ZN=n4221
.gate AOI22_X1  A1=n4018 A2=top^spr_dat_tt~18 B1=n4037 B2=top^spr_dat_du~18 ZN=n4222_1
.gate AND4_X1   A1=n4219 A2=n4220 A3=n4221 A4=n4222_1 ZN=n4223
.gate OAI221_X1 A=n3567 B1=n3566 B2=n3127 C1=n4223 C2=n3924 ZN=top^du_dat_cpu~18
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~19_FF_NODE ZN=n4225
.gate NAND2_X1  A1=n3185 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~51_FF_NODE ZN=n4226
.gate OAI21_X1  A=n4226 B1=n4225 B2=n3185 ZN=n4227
.gate NAND2_X1  A1=n4023_1 A2=n4227 ZN=n4228_1
.gate AOI22_X1  A1=top^spr_dat_tt~19 A2=n4018 B1=n4055 B2=top^spr_dat_immu~19 ZN=n4229
.gate AOI22_X1  A1=top^spr_dat_pm~19 A2=n4050 B1=n4030 B2=top^spr_dat_pic~19 ZN=n4230
.gate AOI22_X1  A1=n4032 A2=top^spr_dat_dmmu~19 B1=top^spr_dat_du~19 B2=n4037 ZN=n4231
.gate NAND4_X1  A1=n4230 A2=n4229 A3=n4228_1 A4=n4231 ZN=n4232
.gate NAND2_X1  A1=n4232 A2=n3923_1 ZN=n4233_1
.gate OAI211_X1 A=n4233_1 B=n3587 C1=n3586 C2=n3127 ZN=top^du_dat_cpu~19
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~20_FF_NODE ZN=n4235
.gate NAND2_X1  A1=n3185 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~52_FF_NODE ZN=n4236
.gate OAI21_X1  A=n4236 B1=n4235 B2=n3185 ZN=n4237
.gate NAND2_X1  A1=n4023_1 A2=n4237 ZN=n4238_1
.gate AOI22_X1  A1=top^spr_dat_pic~20 A2=n4030 B1=n4032 B2=top^spr_dat_dmmu~20 ZN=n4239
.gate AOI22_X1  A1=n4050 A2=top^spr_dat_pm~20 B1=n4018 B2=top^spr_dat_tt~20 ZN=n4240
.gate AOI22_X1  A1=n4055 A2=top^spr_dat_immu~20 B1=n4037 B2=top^spr_dat_du~20 ZN=n4241
.gate NAND4_X1  A1=n4239 A2=n4240 A3=n4238_1 A4=n4241 ZN=n4242
.gate NAND2_X1  A1=n4242 A2=n3923_1 ZN=n4243_1
.gate OAI211_X1 A=n4243_1 B=n3605 C1=n3604 C2=n3127 ZN=top^du_dat_cpu~20
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~21_FF_NODE ZN=n4245
.gate NAND2_X1  A1=n3185 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~53_FF_NODE ZN=n4246
.gate OAI21_X1  A=n4246 B1=n4245 B2=n3185 ZN=n4247
.gate NAND2_X1  A1=n4023_1 A2=n4247 ZN=n4248_1
.gate AOI22_X1  A1=top^spr_dat_pm~21 A2=n4050 B1=n4032 B2=top^spr_dat_dmmu~21 ZN=n4249
.gate AOI22_X1  A1=top^spr_dat_pic~21 A2=n4030 B1=n4018 B2=top^spr_dat_tt~21 ZN=n4250
.gate AOI22_X1  A1=n4055 A2=top^spr_dat_immu~21 B1=n4037 B2=top^spr_dat_du~21 ZN=n4251
.gate NAND4_X1  A1=n4249 A2=n4250 A3=n4248_1 A4=n4251 ZN=n4252
.gate NAND2_X1  A1=n4252 A2=n3923_1 ZN=n4253_1
.gate OAI211_X1 A=n4253_1 B=n3623_1 C1=n3622 C2=n3127 ZN=top^du_dat_cpu~21
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~54_FF_NODE ZN=n4255
.gate NAND2_X1  A1=n3185 A2=n4255 ZN=n4256
.gate OAI211_X1 A=n4023_1 B=n4256 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~22_FF_NODE C2=n3185 ZN=n4257
.gate AOI22_X1  A1=n4050 A2=top^spr_dat_pm~22 B1=n4018 B2=top^spr_dat_tt~22 ZN=n4258_1
.gate AOI22_X1  A1=top^spr_dat_dmmu~22 A2=n4032 B1=n4055 B2=top^spr_dat_immu~22 ZN=n4259
.gate AOI22_X1  A1=n4030 A2=top^spr_dat_pic~22 B1=top^spr_dat_du~22 B2=n4037 ZN=n4260
.gate NAND4_X1  A1=n4258_1 A2=n4259 A3=n4257 A4=n4260 ZN=n4261
.gate NAND2_X1  A1=n4261 A2=n3923_1 ZN=n4262
.gate OAI211_X1 A=n4262 B=n3642 C1=n3641 C2=n3127 ZN=top^du_dat_cpu~22
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~23_FF_NODE ZN=n4264
.gate NAND2_X1  A1=n3185 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~55_FF_NODE ZN=n4265
.gate OAI21_X1  A=n4265 B1=n4264 B2=n3185 ZN=n4266
.gate NAND2_X1  A1=n4023_1 A2=n4266 ZN=n4267
.gate AOI22_X1  A1=top^spr_dat_pm~23 A2=n4050 B1=n4030 B2=top^spr_dat_pic~23 ZN=n4268_1
.gate AOI22_X1  A1=top^spr_dat_dmmu~23 A2=n4032 B1=n4055 B2=top^spr_dat_immu~23 ZN=n4269
.gate AOI22_X1  A1=n4018 A2=top^spr_dat_tt~23 B1=n4037 B2=top^spr_dat_du~23 ZN=n4270
.gate NAND4_X1  A1=n4268_1 A2=n4269 A3=n4267 A4=n4270 ZN=n4271
.gate NAND2_X1  A1=n4271 A2=n3923_1 ZN=n4272
.gate OAI211_X1 A=n4272 B=n3661 C1=n3660 C2=n3127 ZN=top^du_dat_cpu~23
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~56_FF_NODE ZN=n4274
.gate NAND2_X1  A1=n3185 A2=n4274 ZN=n4275
.gate OAI211_X1 A=n4023_1 B=n4275 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~24_FF_NODE C2=n3185 ZN=n4276
.gate AOI22_X1  A1=top^spr_dat_pm~24 A2=n4050 B1=n4030 B2=top^spr_dat_pic~24 ZN=n4277
.gate AOI22_X1  A1=top^spr_dat_dmmu~24 A2=n4032 B1=n4018 B2=top^spr_dat_tt~24 ZN=n4278_1
.gate AOI22_X1  A1=n4055 A2=top^spr_dat_immu~24 B1=n4037 B2=top^spr_dat_du~24 ZN=n4279
.gate NAND4_X1  A1=n4277 A2=n4278_1 A3=n4276 A4=n4279 ZN=n4280
.gate NAND2_X1  A1=n4280 A2=n3923_1 ZN=n4281
.gate OAI211_X1 A=n4281 B=n3680 C1=n3679 C2=n3127 ZN=top^du_dat_cpu~24
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~57_FF_NODE ZN=n4283_1
.gate NAND2_X1  A1=n3185 A2=n4283_1 ZN=n4284
.gate OAI211_X1 A=n4023_1 B=n4284 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~25_FF_NODE C2=n3185 ZN=n4285
.gate AOI22_X1  A1=top^spr_dat_pm~25 A2=n4050 B1=n4030 B2=top^spr_dat_pic~25 ZN=n4286
.gate AOI22_X1  A1=top^spr_dat_tt~25 A2=n4018 B1=n4055 B2=top^spr_dat_immu~25 ZN=n4287
.gate AOI22_X1  A1=n4032 A2=top^spr_dat_dmmu~25 B1=top^spr_dat_du~25 B2=n4037 ZN=n4288_1
.gate NAND4_X1  A1=n4286 A2=n4287 A3=n4285 A4=n4288_1 ZN=n4289
.gate NAND2_X1  A1=n4289 A2=n3923_1 ZN=n4290
.gate OAI211_X1 A=n4290 B=n3700 C1=n3699 C2=n3127 ZN=top^du_dat_cpu~25
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~26_FF_NODE ZN=n4292
.gate NAND2_X1  A1=n3185 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~58_FF_NODE ZN=n4293_1
.gate OAI21_X1  A=n4293_1 B1=n4292 B2=n3185 ZN=n4294
.gate NAND2_X1  A1=n4023_1 A2=n4294 ZN=n4295
.gate AOI22_X1  A1=top^spr_dat_tt~26 A2=n4018 B1=n4055 B2=top^spr_dat_immu~26 ZN=n4296
.gate AOI22_X1  A1=top^spr_dat_pm~26 A2=n4050 B1=n4030 B2=top^spr_dat_pic~26 ZN=n4297
.gate AOI22_X1  A1=n4032 A2=top^spr_dat_dmmu~26 B1=top^spr_dat_du~26 B2=n4037 ZN=n4298_1
.gate NAND4_X1  A1=n4297 A2=n4296 A3=n4295 A4=n4298_1 ZN=n4299
.gate NAND2_X1  A1=n4299 A2=n3923_1 ZN=n4300
.gate OAI211_X1 A=n4300 B=n3721 C1=n3720 C2=n3127 ZN=top^du_dat_cpu~26
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~27_FF_NODE ZN=n4302
.gate NOR2_X1   A1=n3185 A2=n4302 ZN=n4303_1
.gate AOI21_X1  A=n4303_1 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~59_FF_NODE B2=n3185 ZN=n4304
.gate OR2_X1    A1=n4045 A2=n4304 ZN=n4305
.gate AOI22_X1  A1=top^spr_dat_pm~27 A2=n4050 B1=n4032 B2=top^spr_dat_dmmu~27 ZN=n4306
.gate AOI22_X1  A1=top^spr_dat_pic~27 A2=n4030 B1=n4018 B2=top^spr_dat_tt~27 ZN=n4307
.gate AOI22_X1  A1=n4055 A2=top^spr_dat_immu~27 B1=n4037 B2=top^spr_dat_du~27 ZN=n4308_1
.gate AND4_X1   A1=n4305 A2=n4306 A3=n4307 A4=n4308_1 ZN=n4309
.gate AOI21_X1  A=n3738_1 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~27_FF_NODE B2=n3123_1 ZN=n4310
.gate OAI21_X1  A=n4310 B1=n4309 B2=n3924 ZN=top^du_dat_cpu~27
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~28_FF_NODE ZN=n4312
.gate NOR2_X1   A1=n3185 A2=n4312 ZN=n4313_1
.gate AOI21_X1  A=n4313_1 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~60_FF_NODE B2=n3185 ZN=n4314
.gate OR2_X1    A1=n4045 A2=n4314 ZN=n4315
.gate AOI22_X1  A1=top^spr_dat_pm~28 A2=n4050 B1=n4030 B2=top^spr_dat_pic~28 ZN=n4316
.gate AOI22_X1  A1=top^spr_dat_dmmu~28 A2=n4032 B1=n4055 B2=top^spr_dat_immu~28 ZN=n4317
.gate AOI22_X1  A1=n4018 A2=top^spr_dat_tt~28 B1=n4037 B2=top^spr_dat_du~28 ZN=n4318_1
.gate AND4_X1   A1=n4315 A2=n4316 A3=n4317 A4=n4318_1 ZN=n4319
.gate AOI21_X1  A=n3758_1 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~28_FF_NODE B2=n3123_1 ZN=n4320
.gate OAI21_X1  A=n4320 B1=n4319 B2=n3924 ZN=top^du_dat_cpu~28
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~29_FF_NODE ZN=n4322
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~61_FF_NODE ZN=n4323_1
.gate NAND2_X1  A1=n3185 A2=n4323_1 ZN=n4324
.gate OAI211_X1 A=n4023_1 B=n4324 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~29_FF_NODE C2=n3185 ZN=n4325
.gate AOI22_X1  A1=top^spr_dat_pm~29 A2=n4050 B1=n4030 B2=top^spr_dat_pic~29 ZN=n4326
.gate AOI22_X1  A1=n4018 A2=top^spr_dat_tt~29 B1=n4037 B2=top^spr_dat_du~29 ZN=n4327
.gate AOI22_X1  A1=top^spr_dat_dmmu~29 A2=n4032 B1=n4055 B2=top^spr_dat_immu~29 ZN=n4328_1
.gate NAND4_X1  A1=n4326 A2=n4328_1 A3=n4325 A4=n4327 ZN=n4329
.gate NAND2_X1  A1=n4329 A2=n3923_1 ZN=n4330
.gate OAI221_X1 A=n4330 B1=n3778_1 B2=n3227 C1=n4322 C2=n3127 ZN=top^du_dat_cpu~29
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~30_FF_NODE ZN=n4332
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~62_FF_NODE ZN=n4333_1
.gate NAND2_X1  A1=n3185 A2=n4333_1 ZN=n4334
.gate OAI211_X1 A=n4023_1 B=n4334 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~30_FF_NODE C2=n3185 ZN=n4335
.gate AOI22_X1  A1=n4030 A2=top^spr_dat_pic~30 B1=top^spr_dat_du~30 B2=n4037 ZN=n4336
.gate AOI22_X1  A1=n4050 A2=top^spr_dat_pm~30 B1=n4055 B2=top^spr_dat_immu~30 ZN=n4337
.gate AOI22_X1  A1=top^spr_dat_dmmu~30 A2=n4032 B1=n4018 B2=top^spr_dat_tt~30 ZN=n4338_1
.gate NAND4_X1  A1=n4337 A2=n4338_1 A3=n4335 A4=n4336 ZN=n4339
.gate NAND2_X1  A1=n4339 A2=n3923_1 ZN=n4340
.gate OAI221_X1 A=n4340 B1=n3798_1 B2=n3227 C1=n4332 C2=n3127 ZN=top^du_dat_cpu~30
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~31_FF_NODE ZN=n4342
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~63_FF_NODE ZN=n4343_1
.gate NAND2_X1  A1=n3185 A2=n4343_1 ZN=n4344
.gate OAI211_X1 A=n4023_1 B=n4344 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~31_FF_NODE C2=n3185 ZN=n4345
.gate AOI22_X1  A1=top^spr_dat_pic~31 A2=n4030 B1=n4018 B2=top^spr_dat_tt~31 ZN=n4346
.gate AOI22_X1  A1=n4050 A2=top^spr_dat_pm~31 B1=n4055 B2=top^spr_dat_immu~31 ZN=n4347
.gate AOI22_X1  A1=n4032 A2=top^spr_dat_dmmu~31 B1=top^spr_dat_du~31 B2=n4037 ZN=n4348_1
.gate NAND4_X1  A1=n4347 A2=n4346 A3=n4345 A4=n4348_1 ZN=n4349
.gate NAND2_X1  A1=n4349 A2=n3923_1 ZN=n4350
.gate OAI221_X1 A=n4350 B1=n3823_1 B2=n3227 C1=n4342 C2=n3127 ZN=top^du_dat_cpu~31
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^rfwb_op~1_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^rfwb_op~2_FF_NODE ZN=n4352
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE ZN=n4353_1
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE ZN=n4354
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~6_FF_NODE ZN=n4355
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE ZN=n4356
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE ZN=n4357
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE ZN=n4358_1
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE ZN=n4359
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE B1=n3951 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE ZN=n4360
.gate OAI21_X1  A=n3989 B1=n4360 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~27_FF_NODE ZN=n4361
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~24_FF_NODE B1=n4361 B2=n3965 ZN=n4362
.gate OAI21_X1  A=n3983_1 B1=n4362 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE ZN=n4363_1
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE B1=n4363_1 B2=n3996 ZN=n4364
.gate OAI21_X1  A=n3986 B1=n4364 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE ZN=n4365
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~16_FF_NODE B1=n4365 B2=n4002 ZN=n4366
.gate OAI21_X1  A=n4359 B1=n4366 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~15_FF_NODE ZN=n4367
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~12_FF_NODE B1=n4367 B2=n4358_1 ZN=n4368_1
.gate OAI21_X1  A=n4357 B1=n4368_1 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~11_FF_NODE ZN=n4369
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE B1=n4369 B2=n4356 ZN=n4370
.gate OAI21_X1  A=n4355 B1=n4370 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~7_FF_NODE ZN=n4371
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE B1=n4371 B2=n4354 ZN=n4372
.gate OAI21_X1  A=n4353_1 B1=n4372 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE ZN=n4373_1
.gate NOR2_X1   A1=n3938_1 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE ZN=n4374
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE B1=n4373_1 B2=n4374 ZN=n4375
.gate INV_X1    A=n3119 ZN=n4376
.gate NOR2_X1   A1=n4376 A2=n3194 ZN=n4377
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^alu_op~0_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^alu_op~3_FF_NODE ZN=n4378_1
.gate NAND2_X1  A1=n4378_1 A2=top.or1200_ctrl+or1200_ctrl^alu_op~2_FF_NODE ZN=n4379
.gate NOR2_X1   A1=n4379 A2=top.or1200_ctrl+or1200_ctrl^alu_op~1_FF_NODE ZN=n4380
.gate NOR2_X1   A1=n4377 A2=n4380 ZN=n4381
.gate INV_X1    A=n4381 ZN=n4382
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~4_FF_NODE ZN=n4383_1
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~2_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~3_FF_NODE ZN=n4384
.gate NAND3_X1  A1=n4384 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~0_FF_NODE A3=n4383_1 ZN=n4385
.gate NOR2_X1   A1=n4385 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~1_FF_NODE ZN=n4386
.gate INV_X1    A=n4386 ZN=n4387
.gate NOR2_X1   A1=n4387 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~6_FF_NODE ZN=n4388_1
.gate INV_X1    A=n4388_1 ZN=n4389
.gate NOR2_X1   A1=n4389 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~5_FF_NODE ZN=n4390
.gate NOR2_X1   A1=n3113_1 A2=top.or1200_ctrl+or1200_ctrl^alu_op~3_FF_NODE ZN=n4391
.gate NAND2_X1  A1=n3935 A2=n4391 ZN=n4392
.gate NOR2_X1   A1=n4390 A2=n4392 ZN=n4393_1
.gate NOR2_X1   A1=n4393_1 A2=n4382 ZN=n4394
.gate NOR2_X1   A1=n4385 A2=n3277 ZN=n4395
.gate INV_X1    A=n4395 ZN=n4396
.gate NOR2_X1   A1=n4382 A2=n4396 ZN=n4397
.gate INV_X1    A=n4397 ZN=n4398_1
.gate NOR2_X1   A1=n4398_1 A2=n3348_1 ZN=n4399
.gate OAI21_X1  A=n3938_1 B1=n4399 B2=n4394 ZN=n4400
.gate INV_X1    A=n4400 ZN=n4401
.gate NOR2_X1   A1=n3221 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE ZN=n4402
.gate NOR2_X1   A1=n3843_1 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE ZN=n4403_1
.gate NOR2_X1   A1=n4402 A2=n4403_1 ZN=n4404
.gate INV_X1    A=n4404 ZN=n4405
.gate NOR2_X1   A1=n3912 A2=top.or1200_ctrl+or1200_ctrl^alu_op~1_FF_NODE ZN=n4406
.gate INV_X1    A=n4406 ZN=n4407
.gate NOR2_X1   A1=n4407 A2=top.or1200_ctrl+or1200_ctrl^alu_op~0_FF_NODE ZN=n4408_1
.gate XNOR2_X1  A=n4404 B=top.or1200_sprs+or1200_sprs^sr~10_FF_NODE ZN=n4409
.gate NOR2_X1   A1=n4407 A2=n3117 ZN=n4410
.gate AOI22_X1  A1=n4409 A2=n4410 B1=n4405 B2=n4408_1 ZN=n4411
.gate NOR2_X1   A1=n3117 A2=top.or1200_ctrl+or1200_ctrl^alu_op~1_FF_NODE ZN=n4412
.gate NAND2_X1  A1=n4412 A2=n4391 ZN=n4413_1
.gate NOR2_X1   A1=n3912 A2=n3118_1 ZN=n4414
.gate INV_X1    A=n4414 ZN=n4415
.gate AOI21_X1  A=n4404 B1=n4415 B2=n4413_1 ZN=n4416
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^alu_op~0_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^alu_op~1_FF_NODE ZN=n4417
.gate NOR2_X1   A1=n3114 A2=top.or1200_ctrl+or1200_ctrl^alu_op~2_FF_NODE ZN=n4418_1
.gate NAND2_X1  A1=n4418_1 A2=n4417 ZN=n4419
.gate NOR2_X1   A1=n3371 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~7_FF_NODE ZN=n4420
.gate INV_X1    A=n4420 ZN=n4421
.gate NOR2_X1   A1=n4419 A2=n4421 ZN=n4422
.gate AOI21_X1  A=n4416 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE B2=n4422 ZN=n4423_1
.gate NOR2_X1   A1=n4379 A2=n3934 ZN=n4424
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^ex_macrc_op_FF_NODE ZN=n4425
.gate NAND2_X1  A1=n3115 A2=n4417 ZN=n4426
.gate NOR2_X1   A1=n4426 A2=n4425 ZN=n4427
.gate AOI22_X1  A1=n4427 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~0_FF_NODE B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~0_FF_NODE B2=n4424 ZN=n4428_1
.gate NAND3_X1  A1=n4411 A2=n4423_1 A3=n4428_1 ZN=n4429
.gate INV_X1    A=n4392 ZN=n4430
.gate NAND2_X1  A1=n4390 A2=n4430 ZN=n4431
.gate INV_X1    A=n4431 ZN=n4432
.gate NOR2_X1   A1=n4376 A2=top.or1200_sprs+or1200_sprs^sr~9_FF_NODE ZN=n4433_1
.gate INV_X1    A=n4433_1 ZN=n4434
.gate NAND2_X1  A1=n3935 A2=n4418_1 ZN=n4435
.gate NAND2_X1  A1=n4434 A2=n4435 ZN=n4436
.gate NOR2_X1   A1=n4436 A2=n4380 ZN=n4437
.gate INV_X1    A=n4437 ZN=n4438_1
.gate NOR2_X1   A1=n4438_1 A2=n4432 ZN=n4439
.gate NOR2_X1   A1=n3934 A2=top.or1200_ctrl+or1200_ctrl^alu_op~2_FF_NODE ZN=n4440
.gate OAI21_X1  A=top.or1200_ctrl+or1200_ctrl^alu_op~3_FF_NODE B1=n3911 B2=n4412 ZN=n4441
.gate NAND3_X1  A1=n3935 A2=n3113_1 A3=n3114 ZN=n4442
.gate NAND2_X1  A1=n4441 A2=n4442 ZN=n4443_1
.gate NAND2_X1  A1=n4443_1 A2=n4440 ZN=n4444
.gate NAND2_X1  A1=n4444 A2=n3914 ZN=n4445
.gate INV_X1    A=n4445 ZN=n4446
.gate OAI21_X1  A=n4439 B1=n3843_1 B2=n4446 ZN=n4447
.gate AOI21_X1  A=n4429 B1=n4447 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE ZN=n4448_1
.gate OAI21_X1  A=n4448_1 B1=n4375 B2=n4401 ZN=n4449
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^rfwb_op~2_FF_NODE ZN=n4450
.gate NOR2_X1   A1=n3978 A2=top.or1200_ctrl+or1200_ctrl^rfwb_op~1_FF_NODE ZN=n4451
.gate INV_X1    A=n4451 ZN=n4452
.gate NOR2_X1   A1=n4452 A2=n4450 ZN=n4453_1
.gate INV_X1    A=n4453_1 ZN=n4454
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^rfwb_op~1_FF_NODE ZN=n4455
.gate NOR2_X1   A1=n4455 A2=top.or1200_ctrl+or1200_ctrl^rfwb_op~2_FF_NODE ZN=n4456
.gate INV_X1    A=top^dcpu_dat_i~0 ZN=n4457
.gate INV_X1    A=top^dcpu_dat_i~16 ZN=n4458_1
.gate NOR2_X1   A1=top^dcpu_adr_o~0 A2=n3838_1 ZN=n4459
.gate NAND2_X1  A1=n3854 A2=n4459 ZN=n4460
.gate NOR2_X1   A1=n4460 A2=n3840 ZN=n4461
.gate OAI21_X1  A=n3850 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~0_FF_NODE ZN=n4462
.gate NAND2_X1  A1=n4462 A2=n3841 ZN=n4463_1
.gate NOR2_X1   A1=n4463_1 A2=n3852 ZN=n4464
.gate AOI22_X1  A1=n4461 A2=top^dcpu_dat_i~24 B1=top^dcpu_dat_i~8 B2=n4464 ZN=n4465
.gate INV_X1    A=n3854 ZN=top^dcpu_adr_o~1
.gate NOR2_X1   A1=n4459 A2=n3841 ZN=n4467
.gate AOI211_X1 A=n4467 B=top^dcpu_adr_o~1 C1=top.or1200_ctrl+or1200_ctrl^lsu_op~1_FF_NODE C2=n3846 ZN=n4468_1
.gate INV_X1    A=n4468_1 ZN=n4469
.gate NAND2_X1  A1=n4460 A2=n4463_1 ZN=n4470
.gate OAI221_X1 A=n4465 B1=n4457 B2=n4470 C1=n4469 C2=n4458_1 ZN=n4471
.gate NOR2_X1   A1=n4455 A2=n4450 ZN=n4472
.gate AOI22_X1  A1=n4471 A2=n4456 B1=top.or1200_except+or1200_except^ex_pc~31_FF_NODE B2=n4472 ZN=n4473_1
.gate OAI21_X1  A=n4473_1 B1=n4043_1 B2=n4454 ZN=n4474
.gate AOI21_X1  A=n4474 B1=n4449 B2=n4352 ZN=n4475
.gate INV_X1    A=n4475 ZN=top^rf_dataw~0
.gate INV_X1    A=n4352 ZN=n4477
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE ZN=n4478_1
.gate INV_X1    A=n4478_1 ZN=n4479
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~7_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE ZN=n4480
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE ZN=n4481
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~11_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~12_FF_NODE ZN=n4482
.gate INV_X1    A=n4482 ZN=n4483_1
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~15_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~16_FF_NODE ZN=n4484
.gate INV_X1    A=n4484 ZN=n4485
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~18_FF_NODE ZN=n4486
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE ZN=n4487
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~24_FF_NODE ZN=n4488_1
.gate INV_X1    A=n4488_1 ZN=n4489
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~29_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE ZN=n4490
.gate INV_X1    A=n4490 ZN=n4491
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~27_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE ZN=n4492
.gate AOI211_X1 A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE B=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~26_FF_NODE C1=n4491 C2=n4492 ZN=n4493_1
.gate OAI211_X1 A=n3996 B=n3983_1 C1=n4493_1 C2=n4489 ZN=n4494
.gate NAND2_X1  A1=n4494 A2=n4487 ZN=n4495
.gate AOI21_X1  A=n4485 B1=n4495 B2=n4486 ZN=n4496
.gate NOR3_X1   A1=n4496 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE A3=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE ZN=n4497
.gate OAI21_X1  A=n4481 B1=n4497 B2=n4483_1 ZN=n4498_1
.gate AOI211_X1 A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE B=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~6_FF_NODE C1=n4498_1 C2=n4480 ZN=n4499
.gate NOR2_X1   A1=n4499 A2=n4479 ZN=n4500
.gate NOR3_X1   A1=n4500 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE A3=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE ZN=n4501
.gate NOR3_X1   A1=n4501 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE A3=n3938_1 ZN=n4502
.gate INV_X1    A=n4377 ZN=n4503_1
.gate OAI21_X1  A=n4393_1 B1=n3371 B2=n4396 ZN=n4504
.gate AOI21_X1  A=n3848_1 B1=n4504 B2=n4503_1 ZN=n4505
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE B1=n4432 B2=n4433_1 ZN=n4506
.gate AND2_X1   A1=n4405 A2=top.or1200_sprs+or1200_sprs^sr~10_FF_NODE ZN=n4507
.gate INV_X1    A=n4507 ZN=n4508_1
.gate NOR2_X1   A1=n3221 A2=n3843_1 ZN=n4509
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE ZN=n4510
.gate NOR2_X1   A1=n3848_1 A2=n4510 ZN=n4511
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE ZN=n4512
.gate NOR2_X1   A1=n4511 A2=n4512 ZN=n4513_1
.gate XNOR2_X1  A=n4513_1 B=n4509 ZN=n4514
.gate INV_X1    A=n4513_1 ZN=n4515
.gate NOR2_X1   A1=n4508_1 A2=n4515 ZN=n4516
.gate AOI21_X1  A=n4516 B1=n4514 B2=n4508_1 ZN=n4517
.gate NAND2_X1  A1=n4517 A2=n4410 ZN=n4518_1
.gate NAND2_X1  A1=n4422 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE ZN=n4519
.gate NOR2_X1   A1=n4419 A2=n3366 ZN=n4520
.gate NAND2_X1  A1=n4520 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE ZN=n4521
.gate NAND2_X1  A1=n4424 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~1_FF_NODE ZN=n4522
.gate NOR3_X1   A1=n4510 A2=n3117 A3=n3114 ZN=n4523_1
.gate OAI221_X1 A=n4440 B1=top.or1200_ctrl+or1200_ctrl^alu_op~0_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^alu_op~3_FF_NODE C1=n4523_1 C2=n4511 ZN=n4524
.gate NAND4_X1  A1=n4524 A2=n4521 A3=n4519 A4=n4522 ZN=n4525
.gate NAND2_X1  A1=n4513_1 A2=n4402 ZN=n4526
.gate AOI21_X1  A=n4402 B1=n3848_1 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE ZN=n4527
.gate INV_X1    A=n4527 ZN=n4528_1
.gate AOI21_X1  A=n4528_1 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE B2=n4510 ZN=n4529
.gate INV_X1    A=n4529 ZN=n4530
.gate NAND3_X1  A1=n4530 A2=n4414 A3=n4526 ZN=n4531
.gate INV_X1    A=n4413_1 ZN=n4532
.gate AOI22_X1  A1=n4427 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~1_FF_NODE B1=n4532 B2=n4513_1 ZN=n4533_1
.gate NAND2_X1  A1=n4531 A2=n4533_1 ZN=n4534
.gate INV_X1    A=n4408_1 ZN=n4535
.gate INV_X1    A=n4379 ZN=n4536
.gate AND2_X1   A1=n4523_1 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE ZN=n4537
.gate OAI221_X1 A=n3934 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE C1=n4537 C2=n4536 ZN=n4538_1
.gate OAI21_X1  A=n4538_1 B1=n4514 B2=n4535 ZN=n4539
.gate NOR3_X1   A1=n4534 A2=n4525 A3=n4539 ZN=n4540
.gate NAND3_X1  A1=n4506 A2=n4540 A3=n4518_1 ZN=n4541
.gate NOR3_X1   A1=n4502 A2=n4505 A3=n4541 ZN=n4542
.gate OAI21_X1  A=n4453_1 B1=n4052 B2=n4057 ZN=n4543_1
.gate INV_X1    A=top^dcpu_dat_i~1 ZN=n4544
.gate INV_X1    A=top^dcpu_dat_i~9 ZN=n4545
.gate INV_X1    A=n4464 ZN=n4546
.gate AOI22_X1  A1=n4468_1 A2=top^dcpu_dat_i~17 B1=top^dcpu_dat_i~25 B2=n4461 ZN=n4547
.gate OAI221_X1 A=n4547 B1=n4544 B2=n4470 C1=n4545 C2=n4546 ZN=n4548
.gate AOI22_X1  A1=n4548 A2=n4456 B1=top.or1200_except+or1200_except^ex_pc~30_FF_NODE B2=n4472 ZN=n4549
.gate OAI211_X1 A=n4543_1 B=n4549 C1=n4542 C2=n4477 ZN=top^rf_dataw~1
.gate AND2_X1   A1=n4480 A2=n4481 ZN=n4551
.gate NAND2_X1  A1=n4484 A2=n4486 ZN=n4552
.gate NOR3_X1   A1=n4489 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE A3=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~26_FF_NODE ZN=n4553_1
.gate NAND2_X1  A1=n4490 A2=n4492 ZN=n4554
.gate NAND3_X1  A1=n4487 A2=n3996 A3=n3983_1 ZN=n4555
.gate AOI21_X1  A=n4555 B1=n4553_1 B2=n4554 ZN=n4556
.gate NOR3_X1   A1=n4483_1 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE A3=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE ZN=n4557
.gate OAI21_X1  A=n4557 B1=n4556 B2=n4552 ZN=n4558_1
.gate NOR3_X1   A1=n4479 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE A3=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~6_FF_NODE ZN=n4559
.gate INV_X1    A=n4559 ZN=n4560
.gate AOI21_X1  A=n4560 B1=n4558_1 B2=n4551 ZN=n4561
.gate NOR3_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE A3=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE ZN=n4562
.gate INV_X1    A=n4562 ZN=n4563_1
.gate NOR3_X1   A1=n4561 A2=n3938_1 A3=n4563_1 ZN=n4564
.gate NOR2_X1   A1=n4353_1 A2=n3235 ZN=n4565
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE ZN=n4566
.gate NOR2_X1   A1=n4565 A2=n4566 ZN=n4567
.gate INV_X1    A=n4567 ZN=n4568_1
.gate NOR2_X1   A1=n4509 A2=n4511 ZN=n4569
.gate NOR2_X1   A1=n4569 A2=n4512 ZN=n4570
.gate XNOR2_X1  A=n4570 B=n4568_1 ZN=n4571
.gate NOR2_X1   A1=n4516 A2=n4571 ZN=n4572
.gate AND2_X1   A1=n4516 A2=n4571 ZN=n4573_1
.gate NOR2_X1   A1=n4573_1 A2=n4572 ZN=n4574
.gate NAND2_X1  A1=n4574 A2=n4410 ZN=n4575
.gate AOI21_X1  A=n4527 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE B2=n4510 ZN=n4576
.gate INV_X1    A=n4576 ZN=n4577
.gate AOI21_X1  A=n4415 B1=n4577 B2=n4568_1 ZN=n4578_1
.gate OAI21_X1  A=n4578_1 B1=n4568_1 B2=n4577 ZN=n4579
.gate NAND2_X1  A1=n4571 A2=n4408_1 ZN=n4580
.gate INV_X1    A=n4427 ZN=n4581
.gate OAI22_X1  A1=n4581 A2=n4062 B1=n4413_1 B2=n4568_1 ZN=n4582
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~2_FF_NODE ZN=n4583_1
.gate INV_X1    A=n4424 ZN=n4584
.gate INV_X1    A=n4419 ZN=n4585
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE B2=n3366 ZN=n4586
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~6_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~7_FF_NODE ZN=n4587
.gate INV_X1    A=n4587 ZN=n4588_1
.gate OAI22_X1  A1=n4421 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE B2=n4588_1 ZN=n4589
.gate OAI22_X1  A1=n4586 A2=n4589 B1=n4583_1 B2=n4584 ZN=n4590
.gate AOI211_X1 A=n4582 B=n4590 C1=n4382 C2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE ZN=n4591
.gate NAND4_X1  A1=n4575 A2=n4579 A3=n4580 A4=n4591 ZN=n4592
.gate NOR2_X1   A1=n4396 A2=n3366 ZN=n4593_1
.gate AOI22_X1  A1=n4432 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE B1=n4393_1 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE ZN=n4594
.gate AOI21_X1  A=n4438_1 B1=n4445 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE ZN=n4595
.gate OAI22_X1  A1=n4595 A2=n3235 B1=n4594 B2=n4593_1 ZN=n4596
.gate NOR3_X1   A1=n4596 A2=n4592 A3=n4564 ZN=n4597
.gate INV_X1    A=top^dcpu_dat_i~2 ZN=n4598_1
.gate INV_X1    A=top^dcpu_dat_i~10 ZN=n4599
.gate AOI22_X1  A1=n4468_1 A2=top^dcpu_dat_i~18 B1=top^dcpu_dat_i~26 B2=n4461 ZN=n4600
.gate OAI221_X1 A=n4600 B1=n4598_1 B2=n4470 C1=n4599 C2=n4546 ZN=n4601
.gate AOI22_X1  A1=n4601 A2=n4456 B1=top.or1200_except+or1200_except^ex_pc~29_FF_NODE B2=n4472 ZN=n4602
.gate OAI221_X1 A=n4602 B1=n4069 B2=n4454 C1=n4597 C2=n4477 ZN=top^rf_dataw~2
.gate XOR2_X1   A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE B=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE Z=n4604
.gate INV_X1    A=n4566 ZN=n4605
.gate AOI21_X1  A=n4565 B1=n4570 B2=n4605 ZN=n4606
.gate XNOR2_X1  A=n4606 B=n4604 ZN=n4607
.gate NOR2_X1   A1=n4573_1 A2=n4607 ZN=n4608_1
.gate NAND2_X1  A1=n4573_1 A2=n4607 ZN=n4609
.gate INV_X1    A=n4609 ZN=n4610
.gate NOR2_X1   A1=n4610 A2=n4608_1 ZN=n4611
.gate NAND2_X1  A1=n4611 A2=n4410 ZN=n4612
.gate OAI21_X1  A=n4381 B1=n4446 B2=n3258_1 ZN=n4613_1
.gate NAND2_X1  A1=n4613_1 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE ZN=n4614
.gate INV_X1    A=n4553_1 ZN=n4615
.gate NOR2_X1   A1=n4555 A2=n4552 ZN=n4616
.gate OAI21_X1  A=n4616 B1=n4615 B2=n4554 ZN=n4617
.gate NAND3_X1  A1=n4617 A2=n4551 A3=n4557 ZN=n4618_1
.gate NAND4_X1  A1=n4618_1 A2=n3937 A3=n4559 A4=n4562 ZN=n4619
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~3_FF_NODE ZN=n4620
.gate NOR2_X1   A1=n4584 A2=n4620 ZN=n4621
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~3_FF_NODE ZN=n4622
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE B2=n3366 ZN=n4623_1
.gate OAI22_X1  A1=n4421 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE B2=n4588_1 ZN=n4624
.gate OAI22_X1  A1=n4581 A2=n4622 B1=n4623_1 B2=n4624 ZN=n4625
.gate AOI211_X1 A=n4621 B=n4625 C1=n4532 C2=n4604 ZN=n4626
.gate OAI211_X1 A=n4626 B=n4619 C1=n3258_1 C2=n4437 ZN=n4627
.gate AOI21_X1  A=n4627 B1=n4408_1 B2=n4607 ZN=n4628_1
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE B1=n4577 B2=n3235 ZN=n4629
.gate OAI21_X1  A=n4629 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE B2=n4576 ZN=n4630
.gate INV_X1    A=n4630 ZN=n4631
.gate NOR2_X1   A1=n4631 A2=n4604 ZN=n4632
.gate INV_X1    A=n4632 ZN=n4633_1
.gate AOI21_X1  A=n4415 B1=n4631 B2=n4604 ZN=n4634
.gate NAND2_X1  A1=n4393_1 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE ZN=n4635
.gate NAND2_X1  A1=n4432 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE ZN=n4636
.gate AOI22_X1  A1=n4636 A2=n4635 B1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~8_FF_NODE B2=n4395 ZN=n4637
.gate AOI21_X1  A=n4637 B1=n4633_1 B2=n4634 ZN=n4638_1
.gate NAND4_X1  A1=n4638_1 A2=n4612 A3=n4614 A4=n4628_1 ZN=n4639
.gate AND2_X1   A1=n4639 A2=n4352 ZN=n4640
.gate INV_X1    A=top^dcpu_dat_i~3 ZN=n4641
.gate INV_X1    A=top^dcpu_dat_i~11 ZN=n4642
.gate AOI22_X1  A1=n4468_1 A2=top^dcpu_dat_i~19 B1=top^dcpu_dat_i~27 B2=n4461 ZN=n4643_1
.gate OAI221_X1 A=n4643_1 B1=n4641 B2=n4470 C1=n4642 C2=n4546 ZN=n4644
.gate AOI22_X1  A1=n4644 A2=n4456 B1=n3768_1 B2=n4472 ZN=n4645
.gate OAI21_X1  A=n4645 B1=n4078_1 B2=n4454 ZN=n4646
.gate NOR2_X1   A1=n4640 A2=n4646 ZN=n4647
.gate INV_X1    A=n4647 ZN=top^rf_dataw~3
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE ZN=n4649
.gate NOR2_X1   A1=n4649 A2=n3272 ZN=n4650
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~4_FF_NODE ZN=n4651
.gate NOR2_X1   A1=n4650 A2=n4651 ZN=n4652
.gate INV_X1    A=n4652 ZN=n4653_1
.gate OR2_X1    A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE ZN=n4654
.gate NAND2_X1  A1=n4606 A2=n4604 ZN=n4655
.gate NAND2_X1  A1=n4655 A2=n4654 ZN=n4656
.gate XNOR2_X1  A=n4656 B=n4653_1 ZN=n4657
.gate XNOR2_X1  A=n4610 B=n4657 ZN=n4658_1
.gate AND2_X1   A1=n4658_1 A2=n4410 ZN=n4659
.gate AOI21_X1  A=n4632 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE B2=n3258_1 ZN=n4660
.gate NOR2_X1   A1=n4660 A2=n4652 ZN=n4661
.gate INV_X1    A=n4660 ZN=n4662
.gate OAI21_X1  A=n4414 B1=n4662 B2=n4653_1 ZN=n4663_1
.gate NAND2_X1  A1=n4445 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE ZN=n4664
.gate AOI21_X1  A=n3272 B1=n4439 B2=n4664 ZN=n4665
.gate AOI211_X1 A=n4649 B=n4394 C1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~9_FF_NODE C2=n4397 ZN=n4666
.gate NOR2_X1   A1=n4560 A2=n4563_1 ZN=n4667
.gate NAND2_X1  A1=n4667 A2=n4480 ZN=n4668_1
.gate NOR3_X1   A1=n4668_1 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE A3=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE ZN=n4669
.gate NAND2_X1  A1=n4669 A2=n4557 ZN=n4670
.gate INV_X1    A=n4616 ZN=n4671
.gate NOR3_X1   A1=n4671 A2=n4615 A3=n4554 ZN=n4672
.gate NOR3_X1   A1=n4670 A2=n3938_1 A3=n4672 ZN=n4673_1
.gate NAND2_X1  A1=n4532 A2=n4652 ZN=n4674
.gate NOR3_X1   A1=n3277 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~0_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^spr_addrimm~4_FF_NODE ZN=n4675
.gate NAND3_X1  A1=n4430 A2=n4384 A3=n4675 ZN=n4676
.gate AOI22_X1  A1=n4427 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~4_FF_NODE B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~4_FF_NODE B2=n4424 ZN=n4677
.gate NOR2_X1   A1=n4588_1 A2=n4353_1 ZN=n4678_1
.gate NOR2_X1   A1=n4355 A2=n3371 ZN=n4679
.gate MUX2_X1   A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE B=n4679 S=n3366 Z=n4680
.gate OAI21_X1  A=n4585 B1=n4680 B2=n4678_1 ZN=n4681
.gate NAND4_X1  A1=n4681 A2=n4677 A3=n4674 A4=n4676 ZN=n4682
.gate NOR4_X1   A1=n4666 A2=n4665 A3=n4673_1 A4=n4682 ZN=n4683_1
.gate OAI221_X1 A=n4683_1 B1=n4535 B2=n4657 C1=n4661 C2=n4663_1 ZN=n4684
.gate OAI21_X1  A=n4352 B1=n4684 B2=n4659 ZN=n4685
.gate NOR2_X1   A1=n4087 A2=n4454 ZN=n4686
.gate INV_X1    A=top^dcpu_dat_i~4 ZN=n4687
.gate INV_X1    A=top^dcpu_dat_i~20 ZN=n4688_1
.gate AOI22_X1  A1=n4461 A2=top^dcpu_dat_i~28 B1=top^dcpu_dat_i~12 B2=n4464 ZN=n4689
.gate OAI221_X1 A=n4689 B1=n4687 B2=n4470 C1=n4469 C2=n4688_1 ZN=n4690
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~27_FF_NODE ZN=n4691
.gate NOR2_X1   A1=n4691 A2=n3768_1 ZN=n4692
.gate INV_X1    A=n4692 ZN=n4693_1
.gate INV_X1    A=n4472 ZN=n4694
.gate AOI21_X1  A=n4694 B1=n4691 B2=n3768_1 ZN=n4695
.gate AND2_X1   A1=n4695 A2=n4693_1 ZN=n4696
.gate AOI211_X1 A=n4696 B=n4686 C1=n4456 C2=n4690 ZN=n4697
.gate NAND2_X1  A1=n4685 A2=n4697 ZN=top^rf_dataw~4
.gate INV_X1    A=n4410 ZN=n4699
.gate INV_X1    A=n4651 ZN=n4700
.gate INV_X1    A=n4656 ZN=n4701
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE ZN=n4702
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE ZN=n4703_1
.gate NOR2_X1   A1=n4354 A2=n4703_1 ZN=n4704
.gate NOR2_X1   A1=n4704 A2=n4702 ZN=n4705
.gate INV_X1    A=n4705 ZN=n4706
.gate NOR3_X1   A1=n4701 A2=n4700 A3=n4706 ZN=n4707
.gate AOI21_X1  A=n4651 B1=n4656 B2=n4652 ZN=n4708_1
.gate XNOR2_X1  A=n4708_1 B=n4705 ZN=n4709
.gate NAND2_X1  A1=n4709 A2=n4609 ZN=n4710
.gate OAI21_X1  A=n4706 B1=n4701 B2=n4700 ZN=n4711
.gate NAND2_X1  A1=n4610 A2=n4711 ZN=n4712
.gate AOI21_X1  A=n4707 B1=n4710 B2=n4712 ZN=n4713_1
.gate AOI21_X1  A=n4661 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE B2=n3272 ZN=n4714
.gate NOR2_X1   A1=n4714 A2=n4705 ZN=n4715
.gate INV_X1    A=n4714 ZN=n4716
.gate OAI21_X1  A=n4414 B1=n4716 B2=n4706 ZN=n4717
.gate NOR2_X1   A1=n4709 A2=n4535 ZN=n4718_1
.gate OAI21_X1  A=n4427 B1=n4438_1 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~5_FF_NODE ZN=n4719
.gate NAND2_X1  A1=n4424 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~5_FF_NODE ZN=n4720
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE B2=n3366 ZN=n4721
.gate INV_X1    A=n3153_1 ZN=n4722
.gate OAI22_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE A2=n4588_1 B1=n4722 B2=n3371 ZN=n4723
.gate OAI221_X1 A=n4720 B1=n4413_1 B2=n4706 C1=n4721 C2=n4723 ZN=n4724
.gate AOI21_X1  A=n4724 B1=n4445 B2=n4704 ZN=n4725
.gate NAND2_X1  A1=n4719 A2=n4725 ZN=n4726
.gate OAI221_X1 A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE B1=n4382 B2=n4393_1 C1=n4398_1 C2=n3449 ZN=n4727
.gate INV_X1    A=n4670 ZN=n4728
.gate NAND3_X1  A1=n4728 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~31_FF_NODE A3=n4672 ZN=n4729
.gate OAI221_X1 A=n4727 B1=n4703_1 B2=n4439 C1=n3938_1 C2=n4729 ZN=n4730
.gate NOR3_X1   A1=n4730 A2=n4718_1 A3=n4726 ZN=n4731
.gate OAI221_X1 A=n4731 B1=n4699 B2=n4713_1 C1=n4717 C2=n4715 ZN=n4732
.gate NAND2_X1  A1=n4732 A2=n4352 ZN=n4733
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~26_FF_NODE ZN=n4734
.gate NOR2_X1   A1=n4693_1 A2=n4734 ZN=n4735
.gate OAI21_X1  A=top.or1200_ctrl+or1200_ctrl^rfwb_op~1_FF_NODE B1=n4692 B2=top.or1200_except+or1200_except^ex_pc~26_FF_NODE ZN=n4736
.gate OAI22_X1  A1=n4096 A2=n4452 B1=n4735 B2=n4736 ZN=n4737
.gate INV_X1    A=top^dcpu_dat_i~5 ZN=n4738
.gate INV_X1    A=top^dcpu_dat_i~13 ZN=n4739
.gate AOI22_X1  A1=n4468_1 A2=top^dcpu_dat_i~21 B1=top^dcpu_dat_i~29 B2=n4461 ZN=n4740
.gate OAI221_X1 A=n4740 B1=n4738 B2=n4470 C1=n4739 C2=n4546 ZN=n4741
.gate AOI22_X1  A1=n4737 A2=top.or1200_ctrl+or1200_ctrl^rfwb_op~2_FF_NODE B1=n4456 B2=n4741 ZN=n4742
.gate NAND2_X1  A1=n4733 A2=n4742 ZN=top^rf_dataw~5
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~6_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE ZN=n4744
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE ZN=n4745
.gate NOR2_X1   A1=n4355 A2=n4745 ZN=n4746
.gate NOR2_X1   A1=n4746 A2=n4744 ZN=n4747
.gate AOI21_X1  A=n4715 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE B2=n4703_1 ZN=n4748
.gate AOI21_X1  A=n4415 B1=n4748 B2=n4747 ZN=n4749
.gate OAI21_X1  A=n4749 B1=n4747 B2=n4748 ZN=n4750
.gate INV_X1    A=n4744 ZN=n4751
.gate INV_X1    A=n4380 ZN=n4752
.gate NAND2_X1  A1=n4431 A2=n4355 ZN=n4753
.gate NAND3_X1  A1=n4446 A2=n4503_1 A3=n4392 ZN=n4754
.gate AOI21_X1  A=n4436 B1=n4753 B2=n4754 ZN=n4755
.gate NOR3_X1   A1=n4393_1 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE A3=n4377 ZN=n4756
.gate OAI221_X1 A=n4752 B1=n4413_1 B2=n4746 C1=n4755 C2=n4756 ZN=n4757
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE B2=n3366 ZN=n4758
.gate OAI22_X1  A1=n4421 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE B2=n4588_1 ZN=n4759
.gate AOI22_X1  A1=n4427 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~6_FF_NODE B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~6_FF_NODE B2=n4424 ZN=n4760
.gate OAI21_X1  A=n4760 B1=n4758 B2=n4759 ZN=n4761
.gate AOI21_X1  A=n4761 B1=n4757 B2=n4751 ZN=n4762
.gate INV_X1    A=n4746 ZN=n4763
.gate NOR2_X1   A1=n4708_1 A2=n4706 ZN=n4764
.gate NOR2_X1   A1=n4764 A2=n4702 ZN=n4765
.gate INV_X1    A=n4765 ZN=n4766
.gate NAND2_X1  A1=n4765 A2=n4751 ZN=n4767
.gate NAND2_X1  A1=n4767 A2=n4763 ZN=n4768
.gate OAI21_X1  A=n4768 B1=n4763 B2=n4766 ZN=n4769
.gate AOI21_X1  A=n4535 B1=n4766 B2=n4744 ZN=n4770
.gate NOR3_X1   A1=n4609 A2=n4653_1 A3=n4706 ZN=n4771
.gate NOR2_X1   A1=n4765 A2=n4771 ZN=n4772
.gate XNOR2_X1  A=n4772 B=n4747 ZN=n4773
.gate AOI22_X1  A1=n4773 A2=n4410 B1=n4769 B2=n4770 ZN=n4774
.gate NAND3_X1  A1=n4750 A2=n4762 A3=n4774 ZN=n4775
.gate NAND2_X1  A1=n4775 A2=n4352 ZN=n4776
.gate INV_X1    A=top^dcpu_dat_i~6 ZN=n4777
.gate INV_X1    A=top^dcpu_dat_i~14 ZN=n4778
.gate AOI22_X1  A1=n4468_1 A2=top^dcpu_dat_i~22 B1=top^dcpu_dat_i~30 B2=n4461 ZN=n4779
.gate OAI221_X1 A=n4779 B1=n4777 B2=n4470 C1=n4778 C2=n4546 ZN=n4780
.gate INV_X1    A=n4735 ZN=n4781
.gate NAND2_X1  A1=n4781 A2=n3711 ZN=n4782
.gate NOR2_X1   A1=n4781 A2=n3711 ZN=n4783
.gate INV_X1    A=n4783 ZN=n4784
.gate NAND3_X1  A1=n4784 A2=top.or1200_ctrl+or1200_ctrl^rfwb_op~1_FF_NODE A3=n4782 ZN=n4785
.gate OAI21_X1  A=n4785 B1=n4106 B2=n4452 ZN=n4786
.gate AOI22_X1  A1=n4786 A2=top.or1200_ctrl+or1200_ctrl^rfwb_op~2_FF_NODE B1=n4456 B2=n4780 ZN=n4787
.gate NAND2_X1  A1=n4776 A2=n4787 ZN=top^rf_dataw~6
.gate NOR3_X1   A1=n4772 A2=n4744 A3=n4746 ZN=n4789
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~7_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~7_FF_NODE ZN=n4790
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~7_FF_NODE ZN=n4791
.gate NOR2_X1   A1=n4791 A2=n3325 ZN=n4792
.gate NOR2_X1   A1=n4792 A2=n4790 ZN=n4793
.gate INV_X1    A=n4793 ZN=n4794
.gate NAND2_X1  A1=n4789 A2=n4794 ZN=n4795
.gate XNOR2_X1  A=n4768 B=n4793 ZN=n4796
.gate OAI21_X1  A=n4795 B1=n4796 B2=n4789 ZN=n4797
.gate AND2_X1   A1=n4797 A2=n4410 ZN=n4798
.gate NOR2_X1   A1=n4748 A2=n4747 ZN=n4799
.gate AOI21_X1  A=n4799 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~6_FF_NODE B2=n4745 ZN=n4800
.gate NAND2_X1  A1=n4800 A2=n4793 ZN=n4801
.gate OR2_X1    A1=n4800 A2=n4793 ZN=n4802
.gate NAND3_X1  A1=n4802 A2=n4414 A3=n4801 ZN=n4803
.gate OAI21_X1  A=n4394 B1=n3325 B2=n4446 ZN=n4804
.gate NOR2_X1   A1=n4439 A2=n3325 ZN=n4805
.gate AOI22_X1  A1=n4427 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~7_FF_NODE B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~7_FF_NODE B2=n4424 ZN=n4806
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~6_FF_NODE B2=n3366 ZN=n4807
.gate OAI22_X1  A1=n4421 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE B2=n4588_1 ZN=n4808
.gate OAI221_X1 A=n4806 B1=n4413_1 B2=n4794 C1=n4807 C2=n4808 ZN=n4809
.gate AOI211_X1 A=n4809 B=n4805 C1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~7_FF_NODE C2=n4804 ZN=n4810
.gate OAI211_X1 A=n4803 B=n4810 C1=n4535 C2=n4796 ZN=n4811
.gate OAI21_X1  A=n4352 B1=n4811 B2=n4798 ZN=n4812
.gate NOR2_X1   A1=n4116 A2=n4454 ZN=n4813
.gate INV_X1    A=n4456 ZN=n4814
.gate INV_X1    A=top^dcpu_dat_i~31 ZN=n4815
.gate NOR2_X1   A1=top^dcpu_adr_o~1 A2=n4815 ZN=n4816
.gate INV_X1    A=top^dcpu_dat_i~15 ZN=n4817
.gate NOR2_X1   A1=n3854 A2=n4817 ZN=n4818
.gate OAI21_X1  A=n4459 B1=n4816 B2=n4818 ZN=n4819
.gate OR2_X1    A1=n4819 A2=n3840 ZN=n4820
.gate INV_X1    A=top^dcpu_dat_i~7 ZN=n4821
.gate NOR2_X1   A1=n4470 A2=n4821 ZN=n4822
.gate AOI21_X1  A=n4822 B1=n4468_1 B2=top^dcpu_dat_i~23 ZN=n4823
.gate AOI21_X1  A=n4814 B1=n4820 B2=n4823 ZN=n4824
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~24_FF_NODE ZN=n4825
.gate NOR2_X1   A1=n4784 A2=n4825 ZN=n4826
.gate INV_X1    A=n4826 ZN=n4827
.gate AOI21_X1  A=n4694 B1=n4784 B2=n4825 ZN=n4828
.gate AOI211_X1 A=n4824 B=n4813 C1=n4827 C2=n4828 ZN=n4829
.gate NAND2_X1  A1=n4812 A2=n4829 ZN=top^rf_dataw~7
.gate XNOR2_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE B=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~8_FF_NODE ZN=n4831
.gate NOR2_X1   A1=n4746 A2=n4792 ZN=n4832
.gate AOI21_X1  A=n4790 B1=n4767 B2=n4832 ZN=n4833
.gate XNOR2_X1  A=n4833 B=n4831 ZN=n4834
.gate NAND3_X1  A1=n4771 A2=n4747 A3=n4793 ZN=n4835
.gate XOR2_X1   A=n4834 B=n4835 Z=n4836
.gate OAI21_X1  A=n4802 B1=n4791 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~7_FF_NODE ZN=n4837
.gate NOR2_X1   A1=n4837 A2=n4831 ZN=n4838
.gate NAND2_X1  A1=n4837 A2=n4831 ZN=n4839
.gate NAND2_X1  A1=n4839 A2=n4414 ZN=n4840
.gate NAND2_X1  A1=n4445 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE ZN=n4841
.gate AOI21_X1  A=n3354 B1=n4437 B2=n4841 ZN=n4842
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE ZN=n4843
.gate NOR2_X1   A1=n4389 A2=n3348_1 ZN=n4844
.gate NOR2_X1   A1=n4844 A2=n4392 ZN=n4845
.gate NOR2_X1   A1=n4845 A2=n4382 ZN=n4846
.gate INV_X1    A=n4844 ZN=n4847
.gate NOR2_X1   A1=n4847 A2=n4392 ZN=n4848
.gate INV_X1    A=n4848 ZN=n4849
.gate NOR2_X1   A1=n4791 A2=n3366 ZN=n4850
.gate INV_X1    A=n4850 ZN=n4851
.gate INV_X1    A=n3166 ZN=n4852
.gate OAI211_X1 A=n4852 B=n3366 C1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE C2=n3371 ZN=n4853
.gate AOI21_X1  A=n4419 B1=n4853 B2=n4851 ZN=n4854
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~8_FF_NODE ZN=n4855
.gate OAI22_X1  A1=n4584 A2=n4855 B1=n4413_1 B2=n4831 ZN=n4856
.gate AOI211_X1 A=n4854 B=n4856 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~8_FF_NODE C2=n4427 ZN=n4857
.gate OAI221_X1 A=n4857 B1=n4846 B2=n4843 C1=n3221 C2=n4849 ZN=n4858
.gate AOI211_X1 A=n4842 B=n4858 C1=n4834 C2=n4408_1 ZN=n4859
.gate OAI221_X1 A=n4859 B1=n4699 B2=n4836 C1=n4840 C2=n4838 ZN=n4860
.gate NAND2_X1  A1=n4860 A2=n4352 ZN=n4861
.gate INV_X1    A=top^dcpu_dat_i~8 ZN=n4862
.gate INV_X1    A=n3841 ZN=n4863
.gate NOR2_X1   A1=top^dcpu_adr_o~1 A2=top^dcpu_adr_o~0 ZN=n4864
.gate NOR2_X1   A1=n3840 A2=top.or1200_ctrl+or1200_ctrl^lsu_op~2_FF_NODE ZN=n4865
.gate NAND2_X1  A1=n4864 A2=n4865 ZN=n4866
.gate NOR3_X1   A1=n3839 A2=top.or1200_ctrl+or1200_ctrl^lsu_op~0_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^lsu_op~1_FF_NODE ZN=n4867
.gate NAND2_X1  A1=n4864 A2=n4867 ZN=n4868
.gate NAND3_X1  A1=n4866 A2=n4868 A3=n4863 ZN=n4869
.gate INV_X1    A=n4868 ZN=n4870
.gate NAND2_X1  A1=n4870 A2=top^dcpu_dat_i~24 ZN=n4871
.gate NOR2_X1   A1=n3846 A2=n4863 ZN=n4872
.gate NAND2_X1  A1=n3850 A2=n4821 ZN=n4873
.gate OAI211_X1 A=n4872 B=n4873 C1=top^dcpu_dat_i~23 C2=n3850 ZN=n4874
.gate AND2_X1   A1=n4820 A2=n4874 ZN=n4875
.gate OAI211_X1 A=n4875 B=n4871 C1=n4862 C2=n4869 ZN=n4876
.gate NOR2_X1   A1=n4125 A2=n4454 ZN=n4877
.gate NOR2_X1   A1=n4826 A2=top.or1200_except+or1200_except^ex_pc~23_FF_NODE ZN=n4878
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~23_FF_NODE ZN=n4879
.gate NOR2_X1   A1=n4827 A2=n4879 ZN=n4880
.gate NOR3_X1   A1=n4880 A2=n4694 A3=n4878 ZN=n4881
.gate AOI211_X1 A=n4881 B=n4877 C1=n4456 C2=n4876 ZN=n4882
.gate NAND2_X1  A1=n4861 A2=n4882 ZN=top^rf_dataw~8
.gate AOI21_X1  A=top.or1200_ctrl+or1200_ctrl^rfwb_op~1_FF_NODE B1=n4134 B2=n3939 ZN=n4884
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~22_FF_NODE ZN=n4885
.gate INV_X1    A=n4880 ZN=n4886
.gate NOR2_X1   A1=n4886 A2=n4885 ZN=n4887
.gate NOR2_X1   A1=n4880 A2=top.or1200_except+or1200_except^ex_pc~22_FF_NODE ZN=n4888
.gate OAI21_X1  A=n4472 B1=n4887 B2=n4888 ZN=n4889
.gate AOI21_X1  A=top.or1200_ctrl+or1200_ctrl^rfwb_op~2_FF_NODE B1=n4870 B2=top^dcpu_dat_i~25 ZN=n4890
.gate OAI211_X1 A=n4875 B=n4890 C1=n4545 C2=n4869 ZN=n4891
.gate NAND2_X1  A1=n4891 A2=n4889 ZN=n4892
.gate OAI21_X1  A=n4477 B1=n4892 B2=n4884 ZN=n4893
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~9_FF_NODE ZN=n4894
.gate NOR2_X1   A1=n4356 A2=n3377 ZN=n4895
.gate NOR2_X1   A1=n4895 A2=n4894 ZN=n4896
.gate INV_X1    A=n4896 ZN=n4897
.gate OAI21_X1  A=n4839 B1=n4843 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~8_FF_NODE ZN=n4898
.gate NOR2_X1   A1=n4898 A2=n4897 ZN=n4899
.gate NAND2_X1  A1=n4898 A2=n4897 ZN=n4900
.gate NAND2_X1  A1=n4900 A2=n4414 ZN=n4901
.gate OAI21_X1  A=n4833 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~8_FF_NODE ZN=n4902
.gate OAI21_X1  A=n4902 B1=n4843 B2=n3354 ZN=n4903
.gate XNOR2_X1  A=n4903 B=n4897 ZN=n4904
.gate NOR2_X1   A1=n4835 A2=n4831 ZN=n4905
.gate NOR2_X1   A1=n4904 A2=n4905 ZN=n4906
.gate NAND2_X1  A1=n4904 A2=n4905 ZN=n4907
.gate INV_X1    A=n4907 ZN=n4908
.gate NOR2_X1   A1=n4908 A2=n4906 ZN=n4909
.gate INV_X1    A=n4909 ZN=n4910
.gate NAND2_X1  A1=n4845 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE ZN=n4911
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~9_FF_NODE ZN=n4912
.gate OAI221_X1 A=n4352 B1=n4897 B2=n4413_1 C1=n4912 C2=n4584 ZN=n4913
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE B2=n3366 ZN=n4914
.gate OAI22_X1  A1=n4421 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~11_FF_NODE B1=top.or1200_ctrl+or1200_ctrl^spr_addrimm~6_FF_NODE B2=n4722 ZN=n4915
.gate OAI22_X1  A1=n4503_1 A2=n4356 B1=n4914 B2=n4915 ZN=n4916
.gate OAI22_X1  A1=n4581 A2=n4127_1 B1=n4752 B2=n4894 ZN=n4917
.gate NOR3_X1   A1=n4916 A2=n4917 A3=n4913 ZN=n4918
.gate NAND2_X1  A1=n4848 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE ZN=n4919
.gate INV_X1    A=n4443_1 ZN=n4920
.gate NOR2_X1   A1=n4920 A2=n4356 ZN=n4921
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~9_FF_NODE B1=n4436 B2=n4921 ZN=n4922
.gate NAND4_X1  A1=n4919 A2=n4918 A3=n4911 A4=n4922 ZN=n4923
.gate AOI21_X1  A=n4923 B1=n4904 B2=n4408_1 ZN=n4924
.gate OAI221_X1 A=n4924 B1=n4699 B2=n4910 C1=n4901 C2=n4899 ZN=n4925
.gate NAND2_X1  A1=n4925 A2=n4893 ZN=n4926
.gate INV_X1    A=n4926 ZN=top^rf_dataw~9
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~21_FF_NODE ZN=n4928
.gate INV_X1    A=n4887 ZN=n4929
.gate NOR2_X1   A1=n4929 A2=n4928 ZN=n4930
.gate INV_X1    A=n4930 ZN=n4931
.gate AOI21_X1  A=n4694 B1=n4929 B2=n4928 ZN=n4932
.gate NAND2_X1  A1=n4931 A2=n4932 ZN=n4933
.gate NOR2_X1   A1=n4357 A2=n3403_1 ZN=n4934
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~10_FF_NODE ZN=n4935
.gate NOR2_X1   A1=n4934 A2=n4935 ZN=n4936
.gate INV_X1    A=n4900 ZN=n4937
.gate AOI21_X1  A=n4937 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE B2=n3377 ZN=n4938
.gate NAND2_X1  A1=n4938 A2=n4936 ZN=n4939
.gate NOR2_X1   A1=n4938 A2=n4936 ZN=n4940
.gate NOR2_X1   A1=n4940 A2=n4415 ZN=n4941
.gate INV_X1    A=n4936 ZN=n4942
.gate AOI21_X1  A=n4895 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~8_FF_NODE ZN=n4943
.gate AOI21_X1  A=n4894 B1=n4902 B2=n4943 ZN=n4944
.gate XNOR2_X1  A=n4944 B=n4942 ZN=n4945
.gate XNOR2_X1  A=n4907 B=n4945 ZN=n4946
.gate NAND2_X1  A1=n4946 A2=n4410 ZN=n4947
.gate NOR2_X1   A1=n4437 A2=n3403_1 ZN=n4948
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~12_FF_NODE ZN=n4949
.gate AOI22_X1  A1=n4420 A2=n4949 B1=n4587 B2=n4843 ZN=n4950
.gate OAI211_X1 A=n4585 B=n4950 C1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE C2=n3366 ZN=n4951
.gate AOI21_X1  A=n4477 B1=n4532 B2=n4936 ZN=n4952
.gate AOI22_X1  A1=n4427 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~10_FF_NODE B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~10_FF_NODE B2=n4424 ZN=n4953
.gate NAND3_X1  A1=n4953 A2=n4951 A3=n4952 ZN=n4954
.gate AOI211_X1 A=n4954 B=n4948 C1=n4445 C2=n4934 ZN=n4955
.gate OAI221_X1 A=n4955 B1=n4357 B2=n4846 C1=n3235 C2=n4849 ZN=n4956
.gate AOI21_X1  A=n4956 B1=n4945 B2=n4408_1 ZN=n4957
.gate NAND2_X1  A1=n4947 A2=n4957 ZN=n4958
.gate AOI21_X1  A=n4958 B1=n4941 B2=n4939 ZN=n4959
.gate OAI21_X1  A=top.or1200_ctrl+or1200_ctrl^rfwb_op~2_FF_NODE B1=n4144 B2=n4452 ZN=n4960
.gate AOI21_X1  A=n4455 B1=n4870 B2=top^dcpu_dat_i~26 ZN=n4961
.gate OAI211_X1 A=n4875 B=n4961 C1=n4599 C2=n4869 ZN=n4962
.gate NAND2_X1  A1=n4960 A2=n4962 ZN=n4963
.gate OAI21_X1  A=n4933 B1=n4959 B2=n4963 ZN=top^rf_dataw~10
.gate NAND2_X1  A1=n4908 A2=n4945 ZN=n4965
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~11_FF_NODE ZN=n4966
.gate NOR2_X1   A1=n4966 A2=n3419 ZN=n4967
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~11_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~11_FF_NODE ZN=n4968
.gate NOR2_X1   A1=n4967 A2=n4968 ZN=n4969
.gate INV_X1    A=n4944 ZN=n4970
.gate AOI21_X1  A=n4935 B1=n4970 B2=n4936 ZN=n4971
.gate XNOR2_X1  A=n4971 B=n4969 ZN=n4972
.gate XOR2_X1   A=n4965 B=n4972 Z=n4973
.gate NOR2_X1   A1=n4446 A2=n4966 ZN=n4974
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~11_FF_NODE B1=n4438_1 B2=n4974 ZN=n4975
.gate INV_X1    A=n4846 ZN=n4976
.gate NAND3_X1  A1=n4844 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE A3=n4430 ZN=n4977
.gate AOI22_X1  A1=n4420 A2=n4358_1 B1=n4587 B2=n4356 ZN=n4978
.gate OAI211_X1 A=n4585 B=n4978 C1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE C2=n3366 ZN=n4979
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~11_FF_NODE ZN=n4980
.gate INV_X1    A=n4969 ZN=n4981
.gate OAI221_X1 A=n4581 B1=n4413_1 B2=n4981 C1=n4980 C2=n4584 ZN=n4982
.gate INV_X1    A=n4982 ZN=n4983
.gate NAND3_X1  A1=n4977 A2=n4979 A3=n4983 ZN=n4984
.gate AOI21_X1  A=n4984 B1=n4976 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~11_FF_NODE ZN=n4985
.gate AOI22_X1  A1=n4985 A2=n4975 B1=n4146 B2=n4427 ZN=n4986
.gate NOR2_X1   A1=n4972 A2=n4535 ZN=n4987
.gate AOI211_X1 A=n4986 B=n4987 C1=n4973 C2=n4410 ZN=n4988
.gate AOI21_X1  A=n4940 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE B2=n3403_1 ZN=n4989
.gate NAND2_X1  A1=n4989 A2=n4969 ZN=n4990
.gate OR2_X1    A1=n4989 A2=n4969 ZN=n4991
.gate NAND3_X1  A1=n4991 A2=n4414 A3=n4990 ZN=n4992
.gate AOI21_X1  A=n4477 B1=n4992 B2=n4988 ZN=n4993
.gate NAND2_X1  A1=n4870 A2=top^dcpu_dat_i~27 ZN=n4994
.gate OAI211_X1 A=n4875 B=n4994 C1=n4642 C2=n4869 ZN=n4995
.gate NAND2_X1  A1=n4995 A2=n4456 ZN=n4996
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~20_FF_NODE ZN=n4997
.gate NOR2_X1   A1=n4931 A2=n4997 ZN=n4998
.gate OAI21_X1  A=n4472 B1=n4930 B2=top.or1200_except+or1200_except^ex_pc~20_FF_NODE ZN=n4999
.gate OAI21_X1  A=n4453_1 B1=n4153_1 B2=n4150 ZN=n5000
.gate OAI211_X1 A=n4996 B=n5000 C1=n4999 C2=n4998 ZN=n5001
.gate NOR2_X1   A1=n4993 A2=n5001 ZN=n5002
.gate INV_X1    A=n5002 ZN=top^rf_dataw~11
.gate NAND2_X1  A1=n4949 A2=n3436 ZN=n5004
.gate NOR2_X1   A1=n4949 A2=n3436 ZN=n5005
.gate INV_X1    A=n5005 ZN=n5006
.gate NAND2_X1  A1=n5006 A2=n5004 ZN=n5007
.gate OAI21_X1  A=n4991 B1=n4966 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~11_FF_NODE ZN=n5008
.gate AOI21_X1  A=n4415 B1=n5008 B2=n5007 ZN=n5009
.gate OAI21_X1  A=n5009 B1=n5007 B2=n5008 ZN=n5010
.gate NOR2_X1   A1=n4965 A2=n4972 ZN=n5011
.gate INV_X1    A=n4971 ZN=n5012
.gate AOI21_X1  A=n4968 B1=n5012 B2=n4969 ZN=n5013
.gate XNOR2_X1  A=n5013 B=n5007 ZN=n5014
.gate XOR2_X1   A=n5014 B=n5011 Z=n5015
.gate NAND2_X1  A1=n5015 A2=n4410 ZN=n5016
.gate NAND2_X1  A1=n4976 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~12_FF_NODE ZN=n5017
.gate NOR2_X1   A1=n4392 A2=n3272 ZN=n5018
.gate OAI21_X1  A=n5018 B1=n4844 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~12_FF_NODE ZN=n5019
.gate NAND2_X1  A1=n4438_1 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~12_FF_NODE ZN=n5020
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~12_FF_NODE ZN=n5021
.gate OAI22_X1  A1=n4581 A2=n5021 B1=n4413_1 B2=n5007 ZN=n5022
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~12_FF_NODE ZN=n5023
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~11_FF_NODE B2=n3366 ZN=n5024
.gate OAI22_X1  A1=n4421 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE B2=n4588_1 ZN=n5025
.gate OAI22_X1  A1=n5024 A2=n5025 B1=n5023 B2=n4584 ZN=n5026
.gate AOI211_X1 A=n5026 B=n5022 C1=n4443_1 C2=n5005 ZN=n5027
.gate NAND4_X1  A1=n5017 A2=n5019 A3=n5020 A4=n5027 ZN=n5028
.gate AOI21_X1  A=n5028 B1=n5014 B2=n4408_1 ZN=n5029
.gate AND2_X1   A1=n5016 A2=n5029 ZN=n5030
.gate AOI21_X1  A=n4477 B1=n5010 B2=n5030 ZN=n5031
.gate INV_X1    A=top^dcpu_dat_i~12 ZN=n5032
.gate NAND2_X1  A1=n4870 A2=top^dcpu_dat_i~28 ZN=n5033
.gate OAI211_X1 A=n4875 B=n5033 C1=n5032 C2=n4869 ZN=n5034
.gate NAND2_X1  A1=n5034 A2=n4456 ZN=n5035
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~19_FF_NODE ZN=n5036
.gate INV_X1    A=n4998 ZN=n5037
.gate NOR2_X1   A1=n5037 A2=n5036 ZN=n5038
.gate OAI21_X1  A=n4472 B1=n4998 B2=top.or1200_except+or1200_except^ex_pc~19_FF_NODE ZN=n5039
.gate OAI21_X1  A=n4453_1 B1=n4160 B2=n4163_1 ZN=n5040
.gate OAI211_X1 A=n5035 B=n5040 C1=n5039 C2=n5038 ZN=n5041
.gate NOR2_X1   A1=n5031 A2=n5041 ZN=n5042
.gate INV_X1    A=n5042 ZN=top^rf_dataw~12
.gate NAND2_X1  A1=n5008 A2=n5007 ZN=n5044
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~13_FF_NODE ZN=n5045
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~13_FF_NODE ZN=n5046
.gate NOR2_X1   A1=n4358_1 A2=n5046 ZN=n5047
.gate NOR2_X1   A1=n5047 A2=n5045 ZN=n5048
.gate NAND2_X1  A1=n3436 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~12_FF_NODE ZN=n5049
.gate NAND3_X1  A1=n5044 A2=n5048 A3=n5049 ZN=n5050
.gate INV_X1    A=n5048 ZN=n5051
.gate NAND2_X1  A1=n5044 A2=n5049 ZN=n5052
.gate AOI21_X1  A=n4415 B1=n5052 B2=n5051 ZN=n5053
.gate OAI21_X1  A=n5004 B1=n5013 B2=n5005 ZN=n5054
.gate XNOR2_X1  A=n5054 B=n5051 ZN=n5055
.gate INV_X1    A=n5055 ZN=n5056
.gate AND2_X1   A1=n5011 A2=n5004 ZN=n5057
.gate NAND2_X1  A1=n5057 A2=n5048 ZN=n5058
.gate OAI21_X1  A=n5058 B1=n5056 B2=n5057 ZN=n5059
.gate NOR2_X1   A1=n5059 A2=n4699 ZN=n5060
.gate AOI21_X1  A=n4438_1 B1=n4445 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE ZN=n5061
.gate AOI22_X1  A1=n4532 A2=n5048 B1=n4424 B2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~13_FF_NODE ZN=n5062
.gate AOI21_X1  A=n4419 B1=n4949 B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~7_FF_NODE ZN=n5063
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~15_FF_NODE ZN=n5064
.gate AOI22_X1  A1=n4420 A2=n5064 B1=n4587 B2=n4966 ZN=n5065
.gate AOI22_X1  A1=n5063 A2=n5065 B1=n4427 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~13_FF_NODE ZN=n5066
.gate OAI211_X1 A=n5062 B=n5066 C1=n4849 C2=n4703_1 ZN=n5067
.gate AOI21_X1  A=n5067 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE B2=n4976 ZN=n5068
.gate OAI221_X1 A=n5068 B1=n5046 B2=n5061 C1=n5055 C2=n4535 ZN=n5069
.gate AOI211_X1 A=n5060 B=n5069 C1=n5053 C2=n5050 ZN=n5070
.gate NOR2_X1   A1=n5070 A2=n4477 ZN=n5071
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~18_FF_NODE ZN=n5072
.gate INV_X1    A=n5038 ZN=n5073
.gate NAND2_X1  A1=n5073 A2=n5072 ZN=n5074
.gate NOR2_X1   A1=n5073 A2=n5072 ZN=n5075
.gate INV_X1    A=n5075 ZN=n5076
.gate NAND3_X1  A1=n5076 A2=n4472 A3=n5074 ZN=n5077
.gate OAI21_X1  A=n4453_1 B1=n4170 B2=n4173_1 ZN=n5078
.gate INV_X1    A=top^dcpu_dat_i~29 ZN=n5079
.gate OAI221_X1 A=n4875 B1=n4739 B2=n4869 C1=n5079 C2=n4868 ZN=n5080
.gate NAND2_X1  A1=n5080 A2=n4456 ZN=n5081
.gate NAND3_X1  A1=n5077 A2=n5078 A3=n5081 ZN=n5082
.gate NOR2_X1   A1=n5071 A2=n5082 ZN=n5083
.gate INV_X1    A=n5083 ZN=top^rf_dataw~13
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~14_FF_NODE ZN=n5085
.gate NOR2_X1   A1=n4359 A2=n3481 ZN=n5086
.gate NOR2_X1   A1=n5086 A2=n5085 ZN=n5087
.gate INV_X1    A=n5087 ZN=n5088
.gate NAND2_X1  A1=n5052 A2=n5051 ZN=n5089
.gate OAI21_X1  A=n5089 B1=n4358_1 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~13_FF_NODE ZN=n5090
.gate NOR2_X1   A1=n5090 A2=n5088 ZN=n5091
.gate NAND2_X1  A1=n5090 A2=n5088 ZN=n5092
.gate INV_X1    A=n5092 ZN=n5093
.gate NOR3_X1   A1=n5093 A2=n4415 A3=n5091 ZN=n5094
.gate NAND2_X1  A1=n5054 A2=n5048 ZN=n5095
.gate OAI21_X1  A=n5095 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~13_FF_NODE ZN=n5096
.gate XNOR2_X1  A=n5096 B=n5088 ZN=n5097
.gate NOR2_X1   A1=n5058 A2=n5005 ZN=n5098
.gate XNOR2_X1  A=n5097 B=n5098 ZN=n5099
.gate NOR2_X1   A1=n4392 A2=n4745 ZN=n5100
.gate INV_X1    A=n5100 ZN=n5101
.gate OAI211_X1 A=n4503_1 B=n5101 C1=n4844 C2=n4392 ZN=n5102
.gate NOR2_X1   A1=n4446 A2=n3481 ZN=n5103
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE B1=n5102 B2=n5103 ZN=n5104
.gate OAI22_X1  A1=n4421 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~16_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~12_FF_NODE B2=n4588_1 ZN=n5105
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE B2=n3366 ZN=n5106
.gate INV_X1    A=n5085 ZN=n5107
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~14_FF_NODE A2=n4424 B1=n4380 B2=n5107 ZN=n5108
.gate OAI21_X1  A=n5108 B1=n5105 B2=n5106 ZN=n5109
.gate INV_X1    A=n4436 ZN=n5110
.gate AOI22_X1  A1=n4427 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~14_FF_NODE B1=n4532 B2=n5087 ZN=n5111
.gate OAI21_X1  A=n5111 B1=n5110 B2=n3481 ZN=n5112
.gate AOI211_X1 A=n5109 B=n5112 C1=n4844 C2=n5100 ZN=n5113
.gate OAI211_X1 A=n5104 B=n5113 C1=n5097 C2=n4535 ZN=n5114
.gate AOI211_X1 A=n5114 B=n5094 C1=n4410 C2=n5099 ZN=n5115
.gate NOR2_X1   A1=n5115 A2=n4477 ZN=n5116
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~17_FF_NODE ZN=n5117
.gate NOR2_X1   A1=n5076 A2=n5117 ZN=n5118
.gate OAI21_X1  A=n4472 B1=n5075 B2=top.or1200_except+or1200_except^ex_pc~17_FF_NODE ZN=n5119
.gate OAI21_X1  A=n4453_1 B1=n4180 B2=n4183 ZN=n5120
.gate INV_X1    A=top^dcpu_dat_i~30 ZN=n5121
.gate OAI221_X1 A=n4875 B1=n4778 B2=n4869 C1=n5121 C2=n4868 ZN=n5122
.gate NAND2_X1  A1=n5122 A2=n4456 ZN=n5123
.gate OAI211_X1 A=n5120 B=n5123 C1=n5119 C2=n5118 ZN=n5124
.gate NOR2_X1   A1=n5116 A2=n5124 ZN=n5125
.gate INV_X1    A=n5125 ZN=top^rf_dataw~14
.gate NOR2_X1   A1=n5064 A2=n3501 ZN=n5127
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~15_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~15_FF_NODE ZN=n5128
.gate NOR2_X1   A1=n5127 A2=n5128 ZN=n5129
.gate AOI21_X1  A=n5093 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE B2=n3481 ZN=n5130
.gate NAND2_X1  A1=n5130 A2=n5129 ZN=n5131
.gate OR2_X1    A1=n5130 A2=n5129 ZN=n5132
.gate NAND3_X1  A1=n5132 A2=n4414 A3=n5131 ZN=n5133
.gate INV_X1    A=n5098 ZN=n5134
.gate NOR2_X1   A1=n5134 A2=n5097 ZN=n5135
.gate INV_X1    A=n5129 ZN=n5136
.gate INV_X1    A=n5096 ZN=n5137
.gate OAI21_X1  A=n5107 B1=n5137 B2=n5086 ZN=n5138
.gate XNOR2_X1  A=n5138 B=n5136 ZN=n5139
.gate XNOR2_X1  A=n5139 B=n5135 ZN=n5140
.gate NOR2_X1   A1=n5139 A2=n4535 ZN=n5141
.gate NAND2_X1  A1=n4438_1 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~15_FF_NODE ZN=n5142
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~15_FF_NODE ZN=n5143
.gate OAI22_X1  A1=n4584 A2=n5143 B1=n5136 B2=n4413_1 ZN=n5144
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE B2=n3366 ZN=n5145
.gate OAI22_X1  A1=n4421 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE B2=n4588_1 ZN=n5146
.gate OAI22_X1  A1=n4581 A2=n4186 B1=n5145 B2=n5146 ZN=n5147
.gate AOI211_X1 A=n5144 B=n5147 C1=n4382 C2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~15_FF_NODE ZN=n5148
.gate NAND2_X1  A1=n4445 A2=n5127 ZN=n5149
.gate AOI22_X1  A1=n4848 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~7_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~15_FF_NODE B2=n4845 ZN=n5150
.gate NAND4_X1  A1=n5150 A2=n5142 A3=n5148 A4=n5149 ZN=n5151
.gate AOI211_X1 A=n5141 B=n5151 C1=n5140 C2=n4410 ZN=n5152
.gate AOI21_X1  A=n4477 B1=n5133 B2=n5152 ZN=n5153
.gate INV_X1    A=n5118 ZN=n5154
.gate NOR2_X1   A1=n5154 A2=n3534 ZN=n5155
.gate OAI21_X1  A=n4472 B1=n5118 B2=top.or1200_except+or1200_except^ex_pc~16_FF_NODE ZN=n5156
.gate OAI21_X1  A=n4453_1 B1=n4190 B2=n4193 ZN=n5157
.gate OAI221_X1 A=n4875 B1=n4817 B2=n4869 C1=n4815 C2=n4868 ZN=n5158
.gate NAND2_X1  A1=n5158 A2=n4456 ZN=n5159
.gate OAI211_X1 A=n5157 B=n5159 C1=n5156 C2=n5155 ZN=n5160
.gate NOR2_X1   A1=n5153 A2=n5160 ZN=n5161
.gate INV_X1    A=n5161 ZN=top^rf_dataw~15
.gate XOR2_X1   A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~16_FF_NODE B=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~16_FF_NODE Z=n5163
.gate INV_X1    A=n5163 ZN=n5164
.gate OAI21_X1  A=n5132 B1=n5064 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~15_FF_NODE ZN=n5165
.gate NOR2_X1   A1=n5165 A2=n5164 ZN=n5166
.gate NAND2_X1  A1=n5165 A2=n5164 ZN=n5167
.gate INV_X1    A=n5167 ZN=n5168
.gate NOR3_X1   A1=n5168 A2=n4415 A3=n5166 ZN=n5169
.gate NOR3_X1   A1=n5139 A2=n5097 A3=n5134 ZN=n5170
.gate AOI21_X1  A=n5128 B1=n5138 B2=n5129 ZN=n5171
.gate OR2_X1    A1=n5171 A2=n5164 ZN=n5172
.gate NAND2_X1  A1=n5171 A2=n5164 ZN=n5173
.gate NAND2_X1  A1=n5172 A2=n5173 ZN=n5174
.gate XOR2_X1   A=n5170 B=n5174 Z=n5175
.gate AND2_X1   A1=n5175 A2=n4410 ZN=n5176
.gate INV_X1    A=n5174 ZN=n5177
.gate NOR2_X1   A1=n5177 A2=n4535 ZN=n5178
.gate AOI21_X1  A=n4438_1 B1=n4445 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~16_FF_NODE ZN=n5179
.gate NOR2_X1   A1=n4387 A2=n3371 ZN=n5180
.gate INV_X1    A=n5180 ZN=n5181
.gate NOR2_X1   A1=n5181 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~5_FF_NODE ZN=n5182
.gate INV_X1    A=n5182 ZN=n5183
.gate AOI21_X1  A=n4377 B1=n5183 B2=n4430 ZN=n5184
.gate INV_X1    A=n5184 ZN=n5185
.gate NOR2_X1   A1=n5185 A2=n4380 ZN=n5186
.gate NOR2_X1   A1=n4426 A2=top.or1200_ctrl+or1200_ctrl^ex_macrc_op_FF_NODE ZN=n5187
.gate INV_X1    A=n5187 ZN=n5188
.gate OAI21_X1  A=n5188 B1=n5183 B2=n4392 ZN=n5189
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~16_FF_NODE ZN=n5190
.gate NOR2_X1   A1=n4588_1 A2=n4359 ZN=n5191
.gate OAI22_X1  A1=n4421 A2=n3986 B1=n5064 B2=n3366 ZN=n5192
.gate OAI21_X1  A=n4585 B1=n5192 B2=n5191 ZN=n5193
.gate AOI22_X1  A1=n4427 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~16_FF_NODE B1=n4532 B2=n5163 ZN=n5194
.gate OAI211_X1 A=n5194 B=n5193 C1=n5190 C2=n4584 ZN=n5195
.gate AOI21_X1  A=n5195 B1=n5189 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE ZN=n5196
.gate OAI221_X1 A=n5196 B1=n5179 B2=n3522 C1=n5186 C2=n3954 ZN=n5197
.gate NOR4_X1   A1=n5169 A2=n5176 A3=n5178 A4=n5197 ZN=n5198
.gate NOR2_X1   A1=n5198 A2=n4477 ZN=n5199
.gate INV_X1    A=n5155 ZN=n5200
.gate NOR2_X1   A1=n5200 A2=n3512_1 ZN=n5201
.gate OAI21_X1  A=n4472 B1=n5155 B2=top.or1200_except+or1200_except^ex_pc~15_FF_NODE ZN=n5202
.gate NOR2_X1   A1=n3839 A2=top.or1200_ctrl+or1200_ctrl^lsu_op~1_FF_NODE ZN=n5203
.gate OAI21_X1  A=n4864 B1=n4865 B2=n5203 ZN=n5204
.gate NAND2_X1  A1=n5204 A2=n4467 ZN=n5205
.gate NOR2_X1   A1=n5205 A2=n4458_1 ZN=n5206
.gate NAND2_X1  A1=n4819 A2=n4874 ZN=n5207
.gate OAI21_X1  A=n4456 B1=n5206 B2=n5207 ZN=n5208
.gate OAI21_X1  A=n4453_1 B1=n4200 B2=n4203_1 ZN=n5209
.gate OAI211_X1 A=n5208 B=n5209 C1=n5202 C2=n5201 ZN=n5210
.gate NOR2_X1   A1=n5199 A2=n5210 ZN=n5211
.gate INV_X1    A=n5211 ZN=top^rf_dataw~16
.gate XOR2_X1   A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE B=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~17_FF_NODE Z=n5213
.gate INV_X1    A=n5213 ZN=n5214
.gate OAI21_X1  A=n5167 B1=n3954 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~16_FF_NODE ZN=n5215
.gate NOR2_X1   A1=n5215 A2=n5214 ZN=n5216
.gate NAND2_X1  A1=n5215 A2=n5214 ZN=n5217
.gate INV_X1    A=n5217 ZN=n5218
.gate NOR3_X1   A1=n5218 A2=n4415 A3=n5216 ZN=n5219
.gate INV_X1    A=n5170 ZN=n5220
.gate NOR2_X1   A1=n5220 A2=n5177 ZN=n5221
.gate OAI21_X1  A=n5172 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~16_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~16_FF_NODE ZN=n5222
.gate XNOR2_X1  A=n5222 B=n5214 ZN=n5223
.gate XNOR2_X1  A=n5223 B=n5221 ZN=n5224
.gate AND2_X1   A1=n5224 A2=n4410 ZN=n5225
.gate NOR2_X1   A1=n5223 A2=n4535 ZN=n5226
.gate AOI21_X1  A=n4438_1 B1=n4445 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE ZN=n5227
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~17_FF_NODE ZN=n5228
.gate AOI22_X1  A1=n4427 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~17_FF_NODE B1=n4532 B2=n5213 ZN=n5229
.gate AOI22_X1  A1=n4420 A2=n3971 B1=n4587 B2=n5064 ZN=n5230
.gate OAI211_X1 A=n4585 B=n5230 C1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~16_FF_NODE C2=n3366 ZN=n5231
.gate OAI211_X1 A=n5229 B=n5231 C1=n5228 C2=n4584 ZN=n5232
.gate AOI21_X1  A=n5232 B1=n5189 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE ZN=n5233
.gate OAI221_X1 A=n5233 B1=n5227 B2=n3546 C1=n5186 C2=n4002 ZN=n5234
.gate NOR4_X1   A1=n5219 A2=n5225 A3=n5226 A4=n5234 ZN=n5235
.gate NOR2_X1   A1=n5235 A2=n4477 ZN=n5236
.gate INV_X1    A=n5201 ZN=n5237
.gate NAND2_X1  A1=n5237 A2=n3492 ZN=n5238
.gate NOR2_X1   A1=n5237 A2=n3492 ZN=n5239
.gate INV_X1    A=n5239 ZN=n5240
.gate NAND3_X1  A1=n5240 A2=n4472 A3=n5238 ZN=n5241
.gate INV_X1    A=n5205 ZN=n5242
.gate AOI21_X1  A=n5207 B1=n5242 B2=top^dcpu_dat_i~17 ZN=n5243
.gate OAI21_X1  A=n4453_1 B1=n4210 B2=n4213_1 ZN=n5244
.gate OAI211_X1 A=n5241 B=n5244 C1=n4814 C2=n5243 ZN=n5245
.gate NOR2_X1   A1=n5236 A2=n5245 ZN=n5246
.gate INV_X1    A=n5246 ZN=top^rf_dataw~17
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~18_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~18_FF_NODE ZN=n5248
.gate NOR2_X1   A1=n3986 A2=n3566 ZN=n5249
.gate NOR2_X1   A1=n5249 A2=n5248 ZN=n5250
.gate INV_X1    A=n5250 ZN=n5251
.gate OAI21_X1  A=n5217 B1=n4002 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~17_FF_NODE ZN=n5252
.gate XNOR2_X1  A=n5252 B=n5251 ZN=n5253
.gate NOR2_X1   A1=n5253 A2=n4415 ZN=n5254
.gate NOR3_X1   A1=n5223 A2=n5220 A3=n5177 ZN=n5255
.gate NAND2_X1  A1=n5222 A2=n5213 ZN=n5256
.gate OAI21_X1  A=n5256 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~17_FF_NODE ZN=n5257
.gate NAND2_X1  A1=n5257 A2=n5250 ZN=n5258
.gate OR2_X1    A1=n5257 A2=n5250 ZN=n5259
.gate NAND2_X1  A1=n5259 A2=n5258 ZN=n5260
.gate XOR2_X1   A=n5260 B=n5255 Z=n5261
.gate INV_X1    A=n5261 ZN=n5262
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~18_FF_NODE ZN=n5263
.gate NOR2_X1   A1=n5183 A2=n4392 ZN=n5264
.gate NAND2_X1  A1=n5264 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE ZN=n5265
.gate NOR2_X1   A1=n5184 A2=n3986 ZN=n5266
.gate NOR2_X1   A1=n4588_1 A2=n3954 ZN=n5267
.gate OAI22_X1  A1=n4421 A2=n3960 B1=n4002 B2=n3366 ZN=n5268
.gate OAI21_X1  A=n4585 B1=n5268 B2=n5267 ZN=n5269
.gate INV_X1    A=n5248 ZN=n5270
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~18_FF_NODE ZN=n5271
.gate OAI221_X1 A=n4426 B1=n5251 B2=n4413_1 C1=n5271 C2=n4584 ZN=n5272
.gate AOI21_X1  A=n5272 B1=n4380 B2=n5270 ZN=n5273
.gate AOI21_X1  A=n4436 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~18_FF_NODE B2=n4443_1 ZN=n5274
.gate OAI211_X1 A=n5269 B=n5273 C1=n5274 C2=n3566 ZN=n5275
.gate OAI22_X1  A1=n5275 A2=n5266 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE B2=n5188 ZN=n5276
.gate AOI22_X1  A1=n5276 A2=n5265 B1=n5263 B2=n4427 ZN=n5277
.gate AOI21_X1  A=n5277 B1=n5260 B2=n4408_1 ZN=n5278
.gate OAI21_X1  A=n5278 B1=n5262 B2=n4699 ZN=n5279
.gate OAI21_X1  A=n4352 B1=n5254 B2=n5279 ZN=n5280
.gate NOR2_X1   A1=n5240 A2=n3472 ZN=n5281
.gate INV_X1    A=n5281 ZN=n5282
.gate AOI21_X1  A=n4694 B1=n5240 B2=n3472 ZN=n5283
.gate INV_X1    A=n5207 ZN=n5284
.gate NAND2_X1  A1=n5242 A2=top^dcpu_dat_i~18 ZN=n5285
.gate AOI21_X1  A=n4814 B1=n5285 B2=n5284 ZN=n5286
.gate NOR2_X1   A1=n4223 A2=n4454 ZN=n5287
.gate AOI211_X1 A=n5286 B=n5287 C1=n5282 C2=n5283 ZN=n5288
.gate NAND2_X1  A1=n5280 A2=n5288 ZN=top^rf_dataw~18
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~19_FF_NODE ZN=n5290
.gate NOR2_X1   A1=n3971 A2=n3586 ZN=n5291
.gate NOR2_X1   A1=n5291 A2=n5290 ZN=n5292
.gate INV_X1    A=n5292 ZN=n5293
.gate AOI21_X1  A=n5252 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~18_FF_NODE B2=n3566 ZN=n5294
.gate AOI21_X1  A=n5294 B1=n3986 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~18_FF_NODE ZN=n5295
.gate AOI21_X1  A=n4415 B1=n5295 B2=n5293 ZN=n5296
.gate OAI21_X1  A=n5296 B1=n5293 B2=n5295 ZN=n5297
.gate NAND2_X1  A1=n5260 A2=n5255 ZN=n5298
.gate NAND2_X1  A1=n5258 A2=n5270 ZN=n5299
.gate XNOR2_X1  A=n5299 B=n5293 ZN=n5300
.gate XOR2_X1   A=n5300 B=n5298 Z=n5301
.gate NAND2_X1  A1=n5301 A2=n4410 ZN=n5302
.gate INV_X1    A=n5186 ZN=n5303
.gate NOR2_X1   A1=n5300 A2=n4535 ZN=n5304
.gate NAND2_X1  A1=n5189 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE ZN=n5305
.gate AOI22_X1  A1=n4420 A2=n3996 B1=n4587 B2=n4002 ZN=n5306
.gate OAI211_X1 A=n4585 B=n5306 C1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~18_FF_NODE C2=n3366 ZN=n5307
.gate AOI22_X1  A1=n4427 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~19_FF_NODE B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~19_FF_NODE B2=n4424 ZN=n5308
.gate OAI211_X1 A=n5308 B=n5307 C1=n4413_1 C2=n5293 ZN=n5309
.gate AOI21_X1  A=n5309 B1=n4443_1 B2=n5291 ZN=n5310
.gate OAI211_X1 A=n5305 B=n5310 C1=n3586 C2=n4437 ZN=n5311
.gate AOI211_X1 A=n5311 B=n5304 C1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE C2=n5303 ZN=n5312
.gate AND2_X1   A1=n5312 A2=n5302 ZN=n5313
.gate AOI21_X1  A=n4477 B1=n5297 B2=n5313 ZN=n5314
.gate NOR2_X1   A1=n5282 A2=n3450 ZN=n5315
.gate OAI21_X1  A=n4472 B1=n5281 B2=top.or1200_except+or1200_except^ex_pc~12_FF_NODE ZN=n5316
.gate AOI21_X1  A=n5207 B1=n5242 B2=top^dcpu_dat_i~19 ZN=n5317
.gate NAND2_X1  A1=n4232 A2=n4453_1 ZN=n5318
.gate OAI221_X1 A=n5318 B1=n4814 B2=n5317 C1=n5315 C2=n5316 ZN=n5319
.gate NOR2_X1   A1=n5314 A2=n5319 ZN=n5320
.gate INV_X1    A=n5320 ZN=top^rf_dataw~19
.gate XOR2_X1   A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE B=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~20_FF_NODE Z=n5322
.gate NAND2_X1  A1=n5295 A2=n5293 ZN=n5323
.gate OAI21_X1  A=n5323 B1=n3971 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~19_FF_NODE ZN=n5324
.gate INV_X1    A=n5324 ZN=n5325
.gate NAND2_X1  A1=n5325 A2=n5322 ZN=n5326
.gate NOR2_X1   A1=n5325 A2=n5322 ZN=n5327
.gate INV_X1    A=n5327 ZN=n5328
.gate NAND3_X1  A1=n5328 A2=n4414 A3=n5326 ZN=n5329
.gate NOR2_X1   A1=n5300 A2=n5298 ZN=n5330
.gate AOI21_X1  A=n5290 B1=n5299 B2=n5292 ZN=n5331
.gate XNOR2_X1  A=n5331 B=n5322 ZN=n5332
.gate XNOR2_X1  A=n5332 B=n5330 ZN=n5333
.gate INV_X1    A=n5333 ZN=n5334
.gate INV_X1    A=n5332 ZN=n5335
.gate AOI21_X1  A=n4438_1 B1=n4445 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE ZN=n5336
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~20_FF_NODE ZN=n5337
.gate AOI22_X1  A1=n4427 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~20_FF_NODE B1=n4532 B2=n5322 ZN=n5338
.gate AOI22_X1  A1=n4420 A2=n3983_1 B1=n4587 B2=n3986 ZN=n5339
.gate OAI211_X1 A=n4585 B=n5339 C1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE C2=n3366 ZN=n5340
.gate OAI211_X1 A=n5338 B=n5340 C1=n5337 C2=n4584 ZN=n5341
.gate AOI21_X1  A=n5341 B1=n5189 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~4_FF_NODE ZN=n5342
.gate OAI221_X1 A=n5342 B1=n5336 B2=n3604 C1=n5186 C2=n3960 ZN=n5343
.gate AOI21_X1  A=n5343 B1=n5335 B2=n4408_1 ZN=n5344
.gate OAI211_X1 A=n5329 B=n5344 C1=n4699 C2=n5334 ZN=n5345
.gate NAND2_X1  A1=n5345 A2=n4352 ZN=n5346
.gate INV_X1    A=n5315 ZN=n5347
.gate NAND2_X1  A1=n5347 A2=n3431 ZN=n5348
.gate NOR2_X1   A1=n5347 A2=n3431 ZN=n5349
.gate INV_X1    A=n5349 ZN=n5350
.gate NAND3_X1  A1=n5350 A2=n4472 A3=n5348 ZN=n5351
.gate OAI21_X1  A=n5284 B1=n4688_1 B2=n5205 ZN=n5352
.gate AOI22_X1  A1=n4456 A2=n5352 B1=n4242 B2=n4453_1 ZN=n5353
.gate AND2_X1   A1=n5351 A2=n5353 ZN=n5354
.gate NAND2_X1  A1=n5346 A2=n5354 ZN=top^rf_dataw~20
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~21_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~21_FF_NODE ZN=n5356
.gate NOR2_X1   A1=n3996 A2=n3622 ZN=n5357
.gate NOR2_X1   A1=n5357 A2=n5356 ZN=n5358
.gate INV_X1    A=n5358 ZN=n5359
.gate OAI21_X1  A=n5328 B1=n3960 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~20_FF_NODE ZN=n5360
.gate NOR2_X1   A1=n5360 A2=n5359 ZN=n5361
.gate NAND2_X1  A1=n5360 A2=n5359 ZN=n5362
.gate NAND2_X1  A1=n5362 A2=n4414 ZN=n5363
.gate NAND2_X1  A1=n5335 A2=n5330 ZN=n5364
.gate NAND2_X1  A1=n3960 A2=n3604 ZN=n5365
.gate INV_X1    A=n5322 ZN=n5366
.gate OAI21_X1  A=n5365 B1=n5331 B2=n5366 ZN=n5367
.gate XNOR2_X1  A=n5367 B=n5359 ZN=n5368
.gate INV_X1    A=n5368 ZN=n5369
.gate XNOR2_X1  A=n5369 B=n5364 ZN=n5370
.gate NAND2_X1  A1=n5370 A2=n4410 ZN=n5371
.gate NAND2_X1  A1=n5189 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE ZN=n5372
.gate NOR2_X1   A1=n4920 A2=n3996 ZN=n5373
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~21_FF_NODE B1=n4438_1 B2=n5373 ZN=n5374
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~21_FF_NODE ZN=n5375
.gate OAI22_X1  A1=n4581 A2=n4245 B1=n5375 B2=n4584 ZN=n5376
.gate OAI22_X1  A1=n4421 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE B2=n4588_1 ZN=n5377
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE B2=n3366 ZN=n5378
.gate OAI22_X1  A1=n5378 A2=n5377 B1=n4413_1 B2=n5359 ZN=n5379
.gate NOR2_X1   A1=n5376 A2=n5379 ZN=n5380
.gate NAND2_X1  A1=n5303 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~21_FF_NODE ZN=n5381
.gate NAND4_X1  A1=n5381 A2=n5372 A3=n5374 A4=n5380 ZN=n5382
.gate AOI21_X1  A=n5382 B1=n5369 B2=n4408_1 ZN=n5383
.gate OAI211_X1 A=n5371 B=n5383 C1=n5363 C2=n5361 ZN=n5384
.gate NAND2_X1  A1=n5384 A2=n4352 ZN=n5385
.gate NOR2_X1   A1=n5349 A2=top.or1200_except+or1200_except^ex_pc~10_FF_NODE ZN=n5386
.gate NOR2_X1   A1=n5350 A2=n3397 ZN=n5387
.gate NOR3_X1   A1=n5387 A2=n4694 A3=n5386 ZN=n5388
.gate NAND2_X1  A1=n5242 A2=top^dcpu_dat_i~21 ZN=n5389
.gate AOI21_X1  A=n4814 B1=n5389 B2=n5284 ZN=n5390
.gate AOI211_X1 A=n5390 B=n5388 C1=n4252 C2=n4453_1 ZN=n5391
.gate NAND2_X1  A1=n5385 A2=n5391 ZN=top^rf_dataw~21
.gate NAND2_X1  A1=n3983_1 A2=n3641 ZN=n5393
.gate NAND2_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~22_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~22_FF_NODE ZN=n5394
.gate NAND2_X1  A1=n5393 A2=n5394 ZN=n5395
.gate OAI21_X1  A=n5362 B1=n3996 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~21_FF_NODE ZN=n5396
.gate NOR2_X1   A1=n5396 A2=n5395 ZN=n5397
.gate NAND2_X1  A1=n5396 A2=n5395 ZN=n5398
.gate INV_X1    A=n5398 ZN=n5399
.gate NOR3_X1   A1=n5399 A2=n5397 A3=n4415 ZN=n5400
.gate NOR2_X1   A1=n5364 A2=n5368 ZN=n5401
.gate INV_X1    A=n5395 ZN=n5402
.gate NAND2_X1  A1=n5367 A2=n5358 ZN=n5403
.gate OAI21_X1  A=n5403 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~21_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~21_FF_NODE ZN=n5404
.gate XNOR2_X1  A=n5404 B=n5402 ZN=n5405
.gate XOR2_X1   A=n5405 B=n5401 Z=n5406
.gate INV_X1    A=n5406 ZN=n5407
.gate NOR2_X1   A1=n4446 A2=n3983_1 ZN=n5408
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~22_FF_NODE B1=n4438_1 B2=n5408 ZN=n5409
.gate AOI22_X1  A1=n4587 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~21_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~7_FF_NODE ZN=n5410
.gate OAI21_X1  A=n5410 B1=n4421 B2=n3980 ZN=n5411
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~22_FF_NODE ZN=n5412
.gate OAI221_X1 A=n4426 B1=n4413_1 B2=n5395 C1=n4584 C2=n5412 ZN=n5413
.gate AOI21_X1  A=n5413 B1=n4585 B2=n5411 ZN=n5414
.gate OAI21_X1  A=n5414 B1=n5183 B2=n5101 ZN=n5415
.gate AOI21_X1  A=n5415 B1=n5303 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~22_FF_NODE ZN=n5416
.gate OAI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~22_FF_NODE A2=n4581 B1=n5188 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE ZN=n5417
.gate AOI21_X1  A=n5417 B1=n5416 B2=n5409 ZN=n5418
.gate AOI21_X1  A=n5418 B1=n5405 B2=n4408_1 ZN=n5419
.gate OAI21_X1  A=n5419 B1=n5407 B2=n4699 ZN=n5420
.gate OAI21_X1  A=n4352 B1=n5400 B2=n5420 ZN=n5421
.gate NOR2_X1   A1=n5387 A2=top.or1200_except+or1200_except^ex_pc~9_FF_NODE ZN=n5422
.gate NAND2_X1  A1=n5387 A2=top.or1200_except+or1200_except^ex_pc~9_FF_NODE ZN=n5423
.gate INV_X1    A=n5423 ZN=n5424
.gate NOR3_X1   A1=n5424 A2=n4694 A3=n5422 ZN=n5425
.gate NAND2_X1  A1=n5242 A2=top^dcpu_dat_i~22 ZN=n5426
.gate AOI21_X1  A=n4814 B1=n5426 B2=n5284 ZN=n5427
.gate AOI211_X1 A=n5427 B=n5425 C1=n4261 C2=n4453_1 ZN=n5428
.gate NAND2_X1  A1=n5421 A2=n5428 ZN=top^rf_dataw~22
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~23_FF_NODE ZN=n5430
.gate NOR2_X1   A1=n3993 A2=n3660 ZN=n5431
.gate NOR2_X1   A1=n5431 A2=n5430 ZN=n5432
.gate INV_X1    A=n5432 ZN=n5433
.gate OAI21_X1  A=n5398 B1=n3983_1 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~22_FF_NODE ZN=n5434
.gate NAND2_X1  A1=n5434 A2=n5433 ZN=n5435
.gate OR2_X1    A1=n5434 A2=n5433 ZN=n5436
.gate NAND3_X1  A1=n5436 A2=n4414 A3=n5435 ZN=n5437
.gate NAND2_X1  A1=n5404 A2=n5402 ZN=n5438
.gate NAND2_X1  A1=n5438 A2=n5393 ZN=n5439
.gate XNOR2_X1  A=n5439 B=n5433 ZN=n5440
.gate NOR2_X1   A1=n5440 A2=n4535 ZN=n5441
.gate NAND2_X1  A1=n5185 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE ZN=n5442
.gate NAND2_X1  A1=n5264 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~7_FF_NODE ZN=n5443
.gate NAND2_X1  A1=n4445 A2=n5431 ZN=n5444
.gate OAI221_X1 A=n4426 B1=n5433 B2=n4413_1 C1=n4752 C2=n5430 ZN=n5445
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~23_FF_NODE ZN=n5446
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~22_FF_NODE B2=n3366 ZN=n5447
.gate OAI22_X1  A1=n4421 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~21_FF_NODE B2=n4588_1 ZN=n5448
.gate OAI22_X1  A1=n5447 A2=n5448 B1=n5446 B2=n4584 ZN=n5449
.gate AOI211_X1 A=n5445 B=n5449 C1=n4436 C2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~23_FF_NODE ZN=n5450
.gate NAND4_X1  A1=n5442 A2=n5443 A3=n5444 A4=n5450 ZN=n5451
.gate AOI22_X1  A1=n4264 A2=n4427 B1=n5187 B2=n3325 ZN=n5452
.gate OAI21_X1  A=n5452 B1=n5441 B2=n5451 ZN=n5453
.gate NAND2_X1  A1=n5405 A2=n5401 ZN=n5454
.gate XOR2_X1   A=n5440 B=n5454 Z=n5455
.gate NAND2_X1  A1=n5455 A2=n4410 ZN=n5456
.gate NAND3_X1  A1=n5437 A2=n5453 A3=n5456 ZN=n5457
.gate NAND2_X1  A1=n5457 A2=n4352 ZN=n5458
.gate NOR2_X1   A1=n5424 A2=top.or1200_except+or1200_except^ex_pc~8_FF_NODE ZN=n5459
.gate NOR2_X1   A1=n5423 A2=n3372 ZN=n5460
.gate NOR3_X1   A1=n5459 A2=n4694 A3=n5460 ZN=n5461
.gate NAND2_X1  A1=n5242 A2=top^dcpu_dat_i~23 ZN=n5462
.gate AOI21_X1  A=n4814 B1=n5462 B2=n5284 ZN=n5463
.gate AOI211_X1 A=n5463 B=n5461 C1=n4271 C2=n4453_1 ZN=n5464
.gate NAND2_X1  A1=n5458 A2=n5464 ZN=top^rf_dataw~23
.gate NOR2_X1   A1=n5440 A2=n5454 ZN=n5466
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~24_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~24_FF_NODE ZN=n5467
.gate NOR2_X1   A1=n3980 A2=n3679 ZN=n5468
.gate NOR2_X1   A1=n5468 A2=n5467 ZN=n5469
.gate INV_X1    A=n5469 ZN=n5470
.gate NAND2_X1  A1=n5439 A2=n5432 ZN=n5471
.gate OAI21_X1  A=n5471 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~23_FF_NODE ZN=n5472
.gate INV_X1    A=n5472 ZN=n5473
.gate NOR2_X1   A1=n5473 A2=n5468 ZN=n5474
.gate AOI21_X1  A=n5474 B1=n5470 B2=n5473 ZN=n5475
.gate INV_X1    A=n5467 ZN=n5476
.gate NOR2_X1   A1=n5473 A2=n5476 ZN=n5477
.gate NOR2_X1   A1=n5475 A2=n5477 ZN=n5478
.gate INV_X1    A=n5477 ZN=n5479
.gate NAND2_X1  A1=n5479 A2=n5466 ZN=n5480
.gate OAI22_X1  A1=n5478 A2=n5466 B1=n5475 B2=n5480 ZN=n5481
.gate NOR2_X1   A1=n5481 A2=n4699 ZN=n5482
.gate OAI21_X1  A=n5435 B1=n3993 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~23_FF_NODE ZN=n5483
.gate NOR2_X1   A1=n5483 A2=n5470 ZN=n5484
.gate NAND2_X1  A1=n5483 A2=n5470 ZN=n5485
.gate NAND2_X1  A1=n5485 A2=n4414 ZN=n5486
.gate NAND2_X1  A1=n5478 A2=n4408_1 ZN=n5487
.gate NOR2_X1   A1=n5181 A2=n3348_1 ZN=n5488
.gate INV_X1    A=n5488 ZN=n5489
.gate AOI21_X1  A=n4377 B1=n5489 B2=n4430 ZN=n5490
.gate INV_X1    A=n5490 ZN=n5491
.gate NOR2_X1   A1=n5491 A2=n4380 ZN=n5492
.gate INV_X1    A=n5492 ZN=n5493
.gate NAND2_X1  A1=n5187 A2=n3354 ZN=n5494
.gate AOI21_X1  A=n4438_1 B1=n4445 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~24_FF_NODE ZN=n5495
.gate NOR2_X1   A1=n5489 A2=n4392 ZN=n5496
.gate NOR2_X1   A1=n4588_1 A2=n3983_1 ZN=n5497
.gate OAI22_X1  A1=n4421 A2=n3989 B1=n3993 B2=n3366 ZN=n5498
.gate OAI21_X1  A=n4585 B1=n5498 B2=n5497 ZN=n5499
.gate NAND2_X1  A1=n4424 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~24_FF_NODE ZN=n5500
.gate INV_X1    A=n4426 ZN=n5501
.gate OAI21_X1  A=n5501 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~24_FF_NODE B2=n4425 ZN=n5502
.gate NAND2_X1  A1=n4532 A2=n5469 ZN=n5503
.gate NAND4_X1  A1=n5499 A2=n5500 A3=n5502 A4=n5503 ZN=n5504
.gate AOI21_X1  A=n5504 B1=n5496 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE ZN=n5505
.gate OAI21_X1  A=n5505 B1=n5495 B2=n3679 ZN=n5506
.gate AOI22_X1  A1=n5506 A2=n5494 B1=n5493 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~24_FF_NODE ZN=n5507
.gate OAI211_X1 A=n5487 B=n5507 C1=n5486 C2=n5484 ZN=n5508
.gate OAI21_X1  A=n4352 B1=n5508 B2=n5482 ZN=n5509
.gate NOR2_X1   A1=n5460 A2=top.or1200_except+or1200_except^ex_pc~7_FF_NODE ZN=n5510
.gate INV_X1    A=n5460 ZN=n5511
.gate NOR2_X1   A1=n5511 A2=n3349 ZN=n5512
.gate NOR3_X1   A1=n5512 A2=n4694 A3=n5510 ZN=n5513
.gate NAND2_X1  A1=n5242 A2=top^dcpu_dat_i~24 ZN=n5514
.gate AOI21_X1  A=n4814 B1=n5514 B2=n5284 ZN=n5515
.gate AOI211_X1 A=n5515 B=n5513 C1=n4280 C2=n4453_1 ZN=n5516
.gate NAND2_X1  A1=n5509 A2=n5516 ZN=top^rf_dataw~24
.gate XNOR2_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE B=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE ZN=n5518
.gate OAI21_X1  A=n5485 B1=n3980 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~24_FF_NODE ZN=n5519
.gate AOI21_X1  A=n4415 B1=n5519 B2=n5518 ZN=n5520
.gate OAI21_X1  A=n5520 B1=n5518 B2=n5519 ZN=n5521
.gate OAI21_X1  A=n5480 B1=n5467 B2=n5474 ZN=n5522
.gate XNOR2_X1  A=n5522 B=n5518 ZN=n5523
.gate INV_X1    A=n5523 ZN=n5524
.gate NOR2_X1   A1=n5524 A2=n4699 ZN=n5525
.gate NOR2_X1   A1=n5474 A2=n5467 ZN=n5526
.gate XNOR2_X1  A=n5526 B=n5518 ZN=n5527
.gate AOI21_X1  A=n4438_1 B1=n4445 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE ZN=n5528
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~25_FF_NODE ZN=n5529
.gate OAI22_X1  A1=n4581 A2=n5529 B1=n4413_1 B2=n5518 ZN=n5530
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~25_FF_NODE ZN=n5531
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~24_FF_NODE B2=n3366 ZN=n5532
.gate OAI22_X1  A1=n4421 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~27_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE B2=n4588_1 ZN=n5533
.gate NAND2_X1  A1=n5187 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~9_FF_NODE ZN=n5534
.gate OAI221_X1 A=n5534 B1=n5531 B2=n4584 C1=n5532 C2=n5533 ZN=n5535
.gate AOI211_X1 A=n5530 B=n5535 C1=n5496 C2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE ZN=n5536
.gate OAI221_X1 A=n5536 B1=n5528 B2=n3699 C1=n5492 C2=n3965 ZN=n5537
.gate AOI211_X1 A=n5537 B=n5525 C1=n4408_1 C2=n5527 ZN=n5538
.gate AOI21_X1  A=n4477 B1=n5521 B2=n5538 ZN=n5539
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~6_FF_NODE ZN=n5540
.gate INV_X1    A=n5512 ZN=n5541
.gate NOR2_X1   A1=n5541 A2=n5540 ZN=n5542
.gate OAI21_X1  A=n4472 B1=n5512 B2=top.or1200_except+or1200_except^ex_pc~6_FF_NODE ZN=n5543
.gate AOI21_X1  A=n5207 B1=n5242 B2=top^dcpu_dat_i~25 ZN=n5544
.gate NAND2_X1  A1=n4289 A2=n4453_1 ZN=n5545
.gate OAI221_X1 A=n5545 B1=n4814 B2=n5544 C1=n5542 C2=n5543 ZN=n5546
.gate NOR2_X1   A1=n5539 A2=n5546 ZN=n5547
.gate INV_X1    A=n5547 ZN=top^rf_dataw~25
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~26_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~26_FF_NODE ZN=n5549
.gate NOR2_X1   A1=n3989 A2=n3720 ZN=n5550
.gate NOR2_X1   A1=n5550 A2=n5549 ZN=n5551
.gate INV_X1    A=n5551 ZN=n5552
.gate NAND2_X1  A1=n5519 A2=n5518 ZN=n5553
.gate OAI21_X1  A=n5553 B1=n3965 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE ZN=n5554
.gate AOI21_X1  A=n4415 B1=n5554 B2=n5552 ZN=n5555
.gate OAI21_X1  A=n5555 B1=n5552 B2=n5554 ZN=n5556
.gate NAND2_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE ZN=n5557
.gate OAI21_X1  A=n5526 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE ZN=n5558
.gate NAND3_X1  A1=n5558 A2=n5557 A3=n5551 ZN=n5559
.gate NAND2_X1  A1=n5558 A2=n5557 ZN=n5560
.gate NAND2_X1  A1=n5560 A2=n5552 ZN=n5561
.gate NAND2_X1  A1=n5561 A2=n5559 ZN=n5562
.gate NOR2_X1   A1=n5475 A2=n5480 ZN=n5563
.gate XNOR2_X1  A=n5518 B=n5468 ZN=n5564
.gate NAND2_X1  A1=n5563 A2=n5564 ZN=n5565
.gate XNOR2_X1  A=n5562 B=n5565 ZN=n5566
.gate NAND2_X1  A1=n5566 A2=n4410 ZN=n5567
.gate NAND2_X1  A1=n5491 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~26_FF_NODE ZN=n5568
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~26_FF_NODE ZN=n5569
.gate AOI21_X1  A=n5501 B1=n4532 B2=n5551 ZN=n5570
.gate OAI221_X1 A=n5570 B1=n5569 B2=n4584 C1=n4752 C2=n5549 ZN=n5571
.gate INV_X1    A=n5550 ZN=n5572
.gate AOI22_X1  A1=n4587 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~24_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~7_FF_NODE ZN=n5573
.gate OAI21_X1  A=n5573 B1=n4421 B2=n3974 ZN=n5574
.gate NAND2_X1  A1=n5574 A2=n4585 ZN=n5575
.gate OAI221_X1 A=n5575 B1=n4920 B2=n5572 C1=n5110 C2=n3720 ZN=n5576
.gate AOI211_X1 A=n5571 B=n5576 C1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE C2=n5496 ZN=n5577
.gate OAI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~26_FF_NODE A2=n4581 B1=n5188 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~10_FF_NODE ZN=n5578
.gate AOI21_X1  A=n5578 B1=n5577 B2=n5568 ZN=n5579
.gate AOI21_X1  A=n5579 B1=n5562 B2=n4408_1 ZN=n5580
.gate AND2_X1   A1=n5567 A2=n5580 ZN=n5581
.gate AOI21_X1  A=n4477 B1=n5556 B2=n5581 ZN=n5582
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~5_FF_NODE ZN=n5583
.gate INV_X1    A=n5542 ZN=n5584
.gate NOR2_X1   A1=n5584 A2=n5583 ZN=n5585
.gate OAI21_X1  A=n4472 B1=n5542 B2=top.or1200_except+or1200_except^ex_pc~5_FF_NODE ZN=n5586
.gate AOI21_X1  A=n5207 B1=n5242 B2=top^dcpu_dat_i~26 ZN=n5587
.gate NAND2_X1  A1=n4299 A2=n4453_1 ZN=n5588
.gate OAI221_X1 A=n5588 B1=n4814 B2=n5587 C1=n5585 C2=n5586 ZN=n5589
.gate NOR2_X1   A1=n5582 A2=n5589 ZN=n5590
.gate INV_X1    A=n5590 ZN=top^rf_dataw~26
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~27_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~27_FF_NODE ZN=n5592
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~27_FF_NODE ZN=n5593
.gate NOR2_X1   A1=n3968_1 A2=n5593 ZN=n5594
.gate NOR2_X1   A1=n5594 A2=n5592 ZN=n5595
.gate INV_X1    A=n5595 ZN=n5596
.gate NAND2_X1  A1=n5554 A2=n5552 ZN=n5597
.gate OAI21_X1  A=n5597 B1=n3989 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~26_FF_NODE ZN=n5598
.gate AOI21_X1  A=n4415 B1=n5598 B2=n5596 ZN=n5599
.gate OAI21_X1  A=n5599 B1=n5596 B2=n5598 ZN=n5600
.gate NAND3_X1  A1=n5562 A2=n5563 A3=n5564 ZN=n5601
.gate OAI21_X1  A=n5559 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~26_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~26_FF_NODE ZN=n5602
.gate XNOR2_X1  A=n5602 B=n5596 ZN=n5603
.gate XOR2_X1   A=n5603 B=n5601 Z=n5604
.gate NOR2_X1   A1=n5603 A2=n4535 ZN=n5605
.gate NAND2_X1  A1=n5491 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~27_FF_NODE ZN=n5606
.gate NOR2_X1   A1=n4920 A2=n3968_1 ZN=n5607
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~27_FF_NODE B1=n4436 B2=n5607 ZN=n5608
.gate NAND3_X1  A1=n5488 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE A3=n4430 ZN=n5609
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~27_FF_NODE A2=n4427 B1=n5187 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~11_FF_NODE ZN=n5610
.gate OAI21_X1  A=n5610 B1=n4752 B2=n5592 ZN=n5611
.gate NAND2_X1  A1=n4420 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~29_FF_NODE ZN=n5612
.gate AOI22_X1  A1=n4587 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~26_FF_NODE B2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~7_FF_NODE ZN=n5613
.gate AOI21_X1  A=n4419 B1=n5612 B2=n5613 ZN=n5614
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~27_FF_NODE ZN=n5615
.gate OAI22_X1  A1=n4584 A2=n5615 B1=n5596 B2=n4413_1 ZN=n5616
.gate NOR3_X1   A1=n5611 A2=n5614 A3=n5616 ZN=n5617
.gate NAND4_X1  A1=n5606 A2=n5608 A3=n5609 A4=n5617 ZN=n5618
.gate AOI211_X1 A=n5605 B=n5618 C1=n5604 C2=n4410 ZN=n5619
.gate AND2_X1   A1=n5600 A2=n5619 ZN=n5620
.gate INV_X1    A=top.or1200_except+or1200_except^ex_pc~4_FF_NODE ZN=n5621
.gate INV_X1    A=n5585 ZN=n5622
.gate NOR2_X1   A1=n5622 A2=n5621 ZN=n5623
.gate INV_X1    A=n5623 ZN=n5624
.gate AOI21_X1  A=n4694 B1=n5622 B2=n5621 ZN=n5625
.gate AOI21_X1  A=n5207 B1=n5242 B2=top^dcpu_dat_i~27 ZN=n5626
.gate OAI22_X1  A1=n4309 A2=n4454 B1=n4814 B2=n5626 ZN=n5627
.gate AOI21_X1  A=n5627 B1=n5624 B2=n5625 ZN=n5628
.gate OAI21_X1  A=n5628 B1=n5620 B2=n4477 ZN=top^rf_dataw~27
.gate XOR2_X1   A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE B=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~28_FF_NODE Z=n5630
.gate INV_X1    A=n5630 ZN=n5631
.gate NAND2_X1  A1=n5598 A2=n5596 ZN=n5632
.gate OAI21_X1  A=n5632 B1=n3968_1 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~27_FF_NODE ZN=n5633
.gate AOI21_X1  A=n4415 B1=n5633 B2=n5631 ZN=n5634
.gate OAI21_X1  A=n5634 B1=n5631 B2=n5633 ZN=n5635
.gate NOR2_X1   A1=n5603 A2=n5601 ZN=n5636
.gate INV_X1    A=n5594 ZN=n5637
.gate AOI21_X1  A=n5592 B1=n5602 B2=n5637 ZN=n5638
.gate XNOR2_X1  A=n5638 B=n5631 ZN=n5639
.gate XOR2_X1   A=n5639 B=n5636 Z=n5640
.gate NAND2_X1  A1=n5640 A2=n4410 ZN=n5641
.gate INV_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~28_FF_NODE ZN=n5642
.gate AOI21_X1  A=n4438_1 B1=n4445 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE ZN=n5643
.gate OAI22_X1  A1=n4581 A2=n4312 B1=n4413_1 B2=n5631 ZN=n5644
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~28_FF_NODE ZN=n5645
.gate NAND2_X1  A1=n5187 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~12_FF_NODE ZN=n5646
.gate OAI22_X1  A1=n4421 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~26_FF_NODE B2=n4588_1 ZN=n5647
.gate OAI21_X1  A=n4585 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~27_FF_NODE B2=n3366 ZN=n5648
.gate OAI221_X1 A=n5646 B1=n5645 B2=n4584 C1=n5648 C2=n5647 ZN=n5649
.gate AOI211_X1 A=n5644 B=n5649 C1=n5018 C2=n5488 ZN=n5650
.gate OAI221_X1 A=n5650 B1=n5643 B2=n5642 C1=n5492 C2=n3974 ZN=n5651
.gate AOI21_X1  A=n5651 B1=n5639 B2=n4408_1 ZN=n5652
.gate AND3_X1   A1=n5635 A2=n5641 A3=n5652 ZN=n5653
.gate NOR2_X1   A1=n5624 A2=n3278_1 ZN=n5654
.gate INV_X1    A=n5654 ZN=n5655
.gate AOI21_X1  A=n4694 B1=n5624 B2=n3278_1 ZN=n5656
.gate AOI21_X1  A=n5207 B1=n5242 B2=top^dcpu_dat_i~28 ZN=n5657
.gate OAI22_X1  A1=n4319 A2=n4454 B1=n4814 B2=n5657 ZN=n5658
.gate AOI21_X1  A=n5658 B1=n5655 B2=n5656 ZN=n5659
.gate OAI21_X1  A=n5659 B1=n5653 B2=n4477 ZN=top^rf_dataw~28
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~29_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~29_FF_NODE ZN=n5661
.gate NOR2_X1   A1=n3951 A2=n4322 ZN=n5662
.gate NOR2_X1   A1=n5662 A2=n5661 ZN=n5663
.gate INV_X1    A=n5663 ZN=n5664
.gate NAND2_X1  A1=n5633 A2=n5631 ZN=n5665
.gate OAI21_X1  A=n5665 B1=n3974 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~28_FF_NODE ZN=n5666
.gate AOI21_X1  A=n4415 B1=n5666 B2=n5664 ZN=n5667
.gate OAI21_X1  A=n5667 B1=n5664 B2=n5666 ZN=n5668
.gate NAND2_X1  A1=n5639 A2=n5636 ZN=n5669
.gate NAND2_X1  A1=n3974 A2=n5642 ZN=n5670
.gate OAI21_X1  A=n5670 B1=n5638 B2=n5631 ZN=n5671
.gate XNOR2_X1  A=n5671 B=n5664 ZN=n5672
.gate XNOR2_X1  A=n5672 B=n5669 ZN=n5673
.gate NOR2_X1   A1=n5673 A2=n4699 ZN=n5674
.gate NOR2_X1   A1=n5672 A2=n4535 ZN=n5675
.gate AOI21_X1  A=n4438_1 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~29_FF_NODE B2=n4443_1 ZN=n5676
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~29_FF_NODE ZN=n5677
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~29_FF_NODE ZN=n5678
.gate NAND2_X1  A1=n4422 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~31_FF_NODE ZN=n5679
.gate OAI221_X1 A=n5679 B1=n4584 B2=n5677 C1=n4581 C2=n5678 ZN=n5680
.gate AOI22_X1  A1=n4520 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE B1=n4532 B2=n5663 ZN=n5681
.gate NOR2_X1   A1=n4419 A2=n4588_1 ZN=n5682
.gate INV_X1    A=n5682 ZN=n5683
.gate OAI221_X1 A=n5681 B1=n3968_1 B2=n5683 C1=n5046 C2=n5188 ZN=n5684
.gate AOI211_X1 A=n5680 B=n5684 C1=n5496 C2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE ZN=n5685
.gate OAI221_X1 A=n5685 B1=n5676 B2=n4322 C1=n5492 C2=n3951 ZN=n5686
.gate NOR3_X1   A1=n5674 A2=n5675 A3=n5686 ZN=n5687
.gate AOI21_X1  A=n4477 B1=n5668 B2=n5687 ZN=n5688
.gate NAND2_X1  A1=n5654 A2=top.or1200_except+or1200_except^ex_pc~2_FF_NODE ZN=n5689
.gate NAND2_X1  A1=n5655 A2=n3251 ZN=n5690
.gate NAND3_X1  A1=n5690 A2=n4472 A3=n5689 ZN=n5691
.gate OAI21_X1  A=n5284 B1=n5079 B2=n5205 ZN=n5692
.gate AOI22_X1  A1=n4456 A2=n5692 B1=n4329 B2=n4453_1 ZN=n5693
.gate NAND2_X1  A1=n5691 A2=n5693 ZN=n5694
.gate NOR2_X1   A1=n5688 A2=n5694 ZN=n5695
.gate INV_X1    A=n5695 ZN=top^rf_dataw~29
.gate NOR2_X1   A1=n3999 A2=n4332 ZN=n5697
.gate NOR2_X1   A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~30_FF_NODE ZN=n5698
.gate NOR2_X1   A1=n5697 A2=n5698 ZN=n5699
.gate NAND2_X1  A1=n5666 A2=n5664 ZN=n5700
.gate OAI21_X1  A=n5700 B1=n3951 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~29_FF_NODE ZN=n5701
.gate XNOR2_X1  A=n5701 B=n5699 ZN=n5702
.gate NAND2_X1  A1=n5702 A2=n4414 ZN=n5703
.gate INV_X1    A=n5662 ZN=n5704
.gate AOI21_X1  A=n5661 B1=n5671 B2=n5704 ZN=n5705
.gate INV_X1    A=n5705 ZN=n5706
.gate OAI21_X1  A=n5706 B1=n5669 B2=n5661 ZN=n5707
.gate XNOR2_X1  A=n5707 B=n5699 ZN=n5708
.gate NOR2_X1   A1=n5708 A2=n4699 ZN=n5709
.gate INV_X1    A=n5699 ZN=n5710
.gate XNOR2_X1  A=n5705 B=n5710 ZN=n5711
.gate NAND2_X1  A1=n4445 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE ZN=n5712
.gate AOI21_X1  A=n4332 B1=n4437 B2=n5712 ZN=n5713
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~30_FF_NODE ZN=n5714
.gate AOI22_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE A2=n5682 B1=n4520 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~29_FF_NODE ZN=n5715
.gate OAI211_X1 A=n5715 B=n4426 C1=n5714 C2=n4584 ZN=n5716
.gate AOI21_X1  A=n5716 B1=n5100 B2=n5488 ZN=n5717
.gate OAI21_X1  A=n5717 B1=n5492 B2=n3999 ZN=n5718
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~30_FF_NODE ZN=n5719
.gate AOI22_X1  A1=n5719 A2=n4427 B1=n5187 B2=n3481 ZN=n5720
.gate OAI21_X1  A=n5720 B1=n5718 B2=n5713 ZN=n5721
.gate OAI21_X1  A=n5721 B1=n4413_1 B2=n5710 ZN=n5722
.gate AOI211_X1 A=n5722 B=n5709 C1=n4408_1 C2=n5711 ZN=n5723
.gate AOI21_X1  A=n4477 B1=n5703 B2=n5723 ZN=n5724
.gate OAI21_X1  A=n5284 B1=n5121 B2=n5205 ZN=n5725
.gate AOI22_X1  A1=n4456 A2=n5725 B1=n4339 B2=n4453_1 ZN=n5726
.gate OAI21_X1  A=n5726 B1=n5689 B2=n4694 ZN=n5727
.gate NOR2_X1   A1=n5724 A2=n5727 ZN=n5728
.gate INV_X1    A=n5728 ZN=top^rf_dataw~30
.gate XOR2_X1   A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~31_FF_NODE B=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~31_FF_NODE Z=n5730
.gate NAND2_X1  A1=n3999 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~30_FF_NODE ZN=n5731
.gate OAI21_X1  A=n5731 B1=n5701 B2=n5699 ZN=n5732
.gate AND2_X1   A1=n5732 A2=n5730 ZN=n5733
.gate OAI21_X1  A=n4414 B1=n5732 B2=n5730 ZN=n5734
.gate INV_X1    A=n5697 ZN=n5735
.gate AOI21_X1  A=n5698 B1=n5706 B2=n5735 ZN=n5736
.gate NOR2_X1   A1=n5736 A2=n5730 ZN=n5737
.gate NOR2_X1   A1=n5672 A2=n5669 ZN=n5738
.gate INV_X1    A=n5698 ZN=n5739
.gate OAI21_X1  A=n5738 B1=n5739 B2=n5705 ZN=n5740
.gate NAND2_X1  A1=n5736 A2=n5730 ZN=n5741
.gate NAND3_X1  A1=n5707 A2=n5699 A3=n5730 ZN=n5742
.gate NAND2_X1  A1=n5742 A2=n5741 ZN=n5743
.gate AOI21_X1  A=n5743 B1=n5737 B2=n5740 ZN=n5744
.gate NAND2_X1  A1=n5741 A2=n4408_1 ZN=n5745
.gate OAI21_X1  A=n4437 B1=n4446 B2=n3957 ZN=n5746
.gate INV_X1    A=n5730 ZN=n5747
.gate OAI22_X1  A1=n5683 A2=n3951 B1=n4413_1 B2=n5747 ZN=n5748
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~31_FF_NODE ZN=n5749
.gate AOI22_X1  A1=n4520 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE B1=n4424 B2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~31_FF_NODE ZN=n5750
.gate OAI221_X1 A=n5750 B1=n4581 B2=n5749 C1=n3501 C2=n5188 ZN=n5751
.gate AOI211_X1 A=n5748 B=n5751 C1=n5496 C2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~7_FF_NODE ZN=n5752
.gate OAI21_X1  A=n5752 B1=n5492 B2=n3957 ZN=n5753
.gate AOI21_X1  A=n5753 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~31_FF_NODE B2=n5746 ZN=n5754
.gate OAI21_X1  A=n5754 B1=n5745 B2=n5737 ZN=n5755
.gate AOI21_X1  A=n5755 B1=n5744 B2=n4410 ZN=n5756
.gate OAI21_X1  A=n5756 B1=n5733 B2=n5734 ZN=n5757
.gate NAND2_X1  A1=n5757 A2=n4352 ZN=n5758
.gate OAI21_X1  A=n5284 B1=n4815 B2=n5205 ZN=n5759
.gate AOI22_X1  A1=n4456 A2=n5759 B1=n4349 B2=n4453_1 ZN=n5760
.gate NAND2_X1  A1=n5758 A2=n5760 ZN=top^rf_dataw~31
.gate OAI21_X1  A=n3851 B1=n3848_1 B2=n3277 ZN=n5762
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~2_FF_NODE ZN=n5763
.gate NOR2_X1   A1=n4353_1 A2=n5763 ZN=n5764
.gate NOR2_X1   A1=n5764 A2=n3179 ZN=n5765
.gate XOR2_X1   A=n5762 B=n5765 Z=top^dcpu_adr_o~2
.gate INV_X1    A=n3176 ZN=n5767
.gate NAND2_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~3_FF_NODE ZN=n5768
.gate NAND2_X1  A1=n5767 A2=n5768 ZN=n5769
.gate AOI21_X1  A=n5764 B1=n5762 B2=n5765 ZN=n5770
.gate XOR2_X1   A=n5770 B=n5769 Z=top^dcpu_adr_o~3
.gate XOR2_X1   A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE B=top.or1200_ctrl+or1200_ctrl^spr_addrimm~4_FF_NODE Z=n5772
.gate OAI21_X1  A=n5768 B1=n5770 B2=n3176 ZN=n5773
.gate XOR2_X1   A=n5773 B=n5772 Z=top^dcpu_adr_o~4
.gate XOR2_X1   A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE B=top.or1200_ctrl+or1200_ctrl^spr_addrimm~5_FF_NODE Z=n5775
.gate NAND2_X1  A1=n5773 A2=n5772 ZN=n5776
.gate OAI21_X1  A=n5776 B1=n4649 B2=n4383_1 ZN=n5777
.gate XOR2_X1   A=n5777 B=n5775 Z=top^dcpu_adr_o~5
.gate NOR2_X1   A1=n4679 A2=n3166 ZN=n5779
.gate NAND2_X1  A1=n5777 A2=n5775 ZN=n5780
.gate OAI21_X1  A=n5780 B1=n4354 B2=n3348_1 ZN=n5781
.gate XOR2_X1   A=n5781 B=n5779 Z=top^dcpu_adr_o~6
.gate NOR2_X1   A1=n4850 A2=n3153_1 ZN=n5783
.gate AOI21_X1  A=n4679 B1=n5781 B2=n4852 ZN=n5784
.gate XNOR2_X1  A=n5784 B=n5783 ZN=top^dcpu_adr_o~7
.gate XOR2_X1   A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE B=top.or1200_ctrl+or1200_ctrl^spr_addrimm~8_FF_NODE Z=n5786
.gate OAI21_X1  A=n4851 B1=n5784 B2=n3153_1 ZN=n5787
.gate XOR2_X1   A=n5787 B=n5786 Z=top^dcpu_adr_o~8
.gate XOR2_X1   A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE B=top.or1200_ctrl+or1200_ctrl^spr_addrimm~9_FF_NODE Z=n5789
.gate NAND2_X1  A1=n5787 A2=n5786 ZN=n5790
.gate OAI21_X1  A=n5790 B1=n4843 B2=n3396 ZN=n5791
.gate XOR2_X1   A=n5791 B=n5789 Z=top^dcpu_adr_o~9
.gate NOR2_X1   A1=n4357 A2=n3449 ZN=n5793
.gate NOR2_X1   A1=n5793 A2=n3149 ZN=n5794
.gate NAND2_X1  A1=n5791 A2=n5789 ZN=n5795
.gate OAI21_X1  A=n5795 B1=n4356 B2=n3430 ZN=n5796
.gate XOR2_X1   A=n5796 B=n5794 Z=top^dcpu_adr_o~10
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~21_FF_NODE ZN=n5798
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^lsu_op~3_FF_NODE ZN=n5799
.gate NOR2_X1   A1=n5799 A2=top.or1200_ctrl+or1200_ctrl^lsu_op~0_FF_NODE ZN=n5800
.gate NAND2_X1  A1=n3860 A2=n5800 ZN=n5801
.gate OAI22_X1  A1=n5801 A2=n5798 B1=n3471 B2=top.or1200_ctrl+or1200_ctrl^lsu_op~3_FF_NODE ZN=n5802
.gate XNOR2_X1  A=n5802 B=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~11_FF_NODE ZN=n5803
.gate AOI21_X1  A=n5793 B1=n5796 B2=n5794 ZN=n5804
.gate XOR2_X1   A=n5804 B=n5803 Z=top^dcpu_adr_o~11
.gate INV_X1    A=n5801 ZN=n5806
.gate AOI22_X1  A1=n5806 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~22_FF_NODE B1=top.or1200_ctrl+or1200_ctrl^ex_insn~12_FF_NODE B2=n5799 ZN=n5807
.gate NAND2_X1  A1=n5802 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~11_FF_NODE ZN=n5808
.gate OAI21_X1  A=n5808 B1=n5804 B2=n5803 ZN=n5809
.gate XNOR2_X1  A=n5809 B=n4949 ZN=n5810
.gate XNOR2_X1  A=n5810 B=n5807 ZN=top^dcpu_adr_o~12
.gate AOI22_X1  A1=n5806 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~23_FF_NODE B1=top.or1200_ctrl+or1200_ctrl^ex_insn~13_FF_NODE B2=n5799 ZN=n5812
.gate NAND2_X1  A1=n5810 A2=n5807 ZN=n5813
.gate OAI21_X1  A=n5813 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~12_FF_NODE B2=n5809 ZN=n5814
.gate XNOR2_X1  A=n5814 B=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE ZN=n5815
.gate XNOR2_X1  A=n5815 B=n5812 ZN=top^dcpu_adr_o~13
.gate AOI22_X1  A1=n5806 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~24_FF_NODE B1=top.or1200_ctrl+or1200_ctrl^ex_insn~14_FF_NODE B2=n5799 ZN=n5817
.gate INV_X1    A=n5812 ZN=n5818
.gate NAND2_X1  A1=n5815 A2=n5818 ZN=n5819
.gate OAI21_X1  A=n5819 B1=n4358_1 B2=n5814 ZN=n5820
.gate XNOR2_X1  A=n5820 B=n4359 ZN=n5821
.gate XNOR2_X1  A=n5821 B=n5817 ZN=top^dcpu_adr_o~14
.gate NAND2_X1  A1=n5799 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~15_FF_NODE ZN=n5823
.gate OAI21_X1  A=n5823 B1=n5801 B2=n3741 ZN=n5824
.gate INV_X1    A=n5824 ZN=n5825
.gate NOR2_X1   A1=n5825 A2=n5064 ZN=n5826
.gate INV_X1    A=n5826 ZN=n5827
.gate NAND2_X1  A1=n5825 A2=n5064 ZN=n5828
.gate NAND2_X1  A1=n5827 A2=n5828 ZN=n5829
.gate OR2_X1    A1=n5820 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE ZN=n5830
.gate INV_X1    A=n5830 ZN=n5831
.gate AOI21_X1  A=n5831 B1=n5817 B2=n5821 ZN=n5832
.gate XNOR2_X1  A=n5832 B=n5829 ZN=top^dcpu_adr_o~15
.gate XNOR2_X1  A=n5824 B=n3954 ZN=n5834
.gate AOI21_X1  A=n5826 B1=n5832 B2=n5828 ZN=n5835
.gate XNOR2_X1  A=n5835 B=n5834 ZN=top^dcpu_adr_o~16
.gate NAND2_X1  A1=n5825 A2=n3954 ZN=n5837
.gate NAND2_X1  A1=n5835 A2=n5834 ZN=n5838
.gate NAND2_X1  A1=n5838 A2=n5837 ZN=n5839
.gate XNOR2_X1  A=n5839 B=n4002 ZN=n5840
.gate XNOR2_X1  A=n5840 B=n5824 ZN=top^dcpu_adr_o~17
.gate INV_X1    A=n5839 ZN=n5842
.gate NAND2_X1  A1=n5842 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE ZN=n5843
.gate AOI21_X1  A=n5825 B1=n5839 B2=n4002 ZN=n5844
.gate AOI21_X1  A=n5844 B1=n5843 B2=n5825 ZN=n5845
.gate XNOR2_X1  A=n5845 B=n3986 ZN=top^dcpu_adr_o~18
.gate XNOR2_X1  A=n5839 B=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE ZN=n5847
.gate AOI21_X1  A=n5839 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~18_FF_NODE ZN=n5848
.gate INV_X1    A=n5848 ZN=n5849
.gate NAND3_X1  A1=n5847 A2=n5849 A3=n5825 ZN=n5850
.gate NOR2_X1   A1=n5842 A2=n4486 ZN=n5851
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE B1=n5851 B2=n5848 ZN=n5852
.gate OAI21_X1  A=n5824 B1=n5842 B2=n4486 ZN=n5853
.gate OAI211_X1 A=n5850 B=n5852 C1=n5847 C2=n5853 ZN=top^dcpu_adr_o~19
.gate NOR2_X1   A1=n5839 A2=n3960 ZN=n5855
.gate INV_X1    A=n4486 ZN=n5856
.gate NOR3_X1   A1=n5842 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE A3=n5856 ZN=n5857
.gate AOI21_X1  A=n5855 B1=n5857 B2=n3960 ZN=n5858
.gate NOR4_X1   A1=n5839 A2=n4002 A3=n3986 A4=n3971 ZN=n5859
.gate NOR2_X1   A1=n5859 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE ZN=n5860
.gate INV_X1    A=n5855 ZN=n5861
.gate NOR2_X1   A1=n5857 A2=n5859 ZN=n5862
.gate AOI21_X1  A=n5862 B1=n5825 B2=n5861 ZN=n5863
.gate OAI22_X1  A1=n5863 A2=n5860 B1=n5858 B2=n5825 ZN=top^dcpu_adr_o~20
.gate XNOR2_X1  A=n5824 B=n3996 ZN=n5865
.gate AOI21_X1  A=n5825 B1=n5857 B2=n3960 ZN=n5866
.gate AOI21_X1  A=n5866 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE B2=n5859 ZN=n5867
.gate XNOR2_X1  A=n5867 B=n5865 ZN=top^dcpu_adr_o~21
.gate NAND2_X1  A1=n5825 A2=n3996 ZN=n5869
.gate NAND2_X1  A1=n5867 A2=n5865 ZN=n5870
.gate NAND2_X1  A1=n5870 A2=n5869 ZN=n5871
.gate XNOR2_X1  A=n5824 B=n3983_1 ZN=n5872
.gate XNOR2_X1  A=n5871 B=n5872 ZN=top^dcpu_adr_o~22
.gate NOR2_X1   A1=n5825 A2=n3983_1 ZN=n5874
.gate INV_X1    A=n5874 ZN=n5875
.gate OAI211_X1 A=n5870 B=n5869 C1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~22_FF_NODE C2=n5824 ZN=n5876
.gate NAND2_X1  A1=n5876 A2=n5875 ZN=n5877
.gate XNOR2_X1  A=n5877 B=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE ZN=n5878
.gate XNOR2_X1  A=n5878 B=n5824 ZN=top^dcpu_adr_o~23
.gate NAND3_X1  A1=n5877 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE A3=n5825 ZN=n5880
.gate INV_X1    A=n5877 ZN=n5881
.gate NAND3_X1  A1=n5881 A2=n3993 A3=n5824 ZN=n5882
.gate NAND2_X1  A1=n5882 A2=n5880 ZN=n5883
.gate XNOR2_X1  A=n5883 B=n3980 ZN=top^dcpu_adr_o~24
.gate XNOR2_X1  A=n5877 B=n3965 ZN=n5885
.gate NOR2_X1   A1=n3993 A2=n3980 ZN=n5886
.gate OAI211_X1 A=n5885 B=n5825 C1=n5881 C2=n5886 ZN=n5887
.gate NOR2_X1   A1=n5881 A2=n5886 ZN=n5888
.gate NOR2_X1   A1=n5877 A2=n4488_1 ZN=n5889
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE B1=n5888 B2=n5889 ZN=n5890
.gate OAI21_X1  A=n5824 B1=n5877 B2=n4488_1 ZN=n5891
.gate OAI211_X1 A=n5887 B=n5890 C1=n5885 C2=n5891 ZN=top^dcpu_adr_o~25
.gate NOR2_X1   A1=n5881 A2=n3989 ZN=n5893
.gate NOR2_X1   A1=n5877 A2=n4615 ZN=n5894
.gate OAI21_X1  A=n5824 B1=n5893 B2=n5894 ZN=n5895
.gate NOR2_X1   A1=n5881 A2=n3965 ZN=n5896
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~26_FF_NODE B1=n5896 B2=n5886 ZN=n5897
.gate NAND2_X1  A1=n5896 A2=n5886 ZN=n5898
.gate NOR2_X1   A1=n5893 A2=n5824 ZN=n5899
.gate NAND3_X1  A1=n5881 A2=n3965 A3=n4488_1 ZN=n5900
.gate AOI21_X1  A=n5899 B1=n5900 B2=n5898 ZN=n5901
.gate OAI21_X1  A=n5895 B1=n5901 B2=n5897 ZN=top^dcpu_adr_o~26
.gate XNOR2_X1  A=n5824 B=n3968_1 ZN=n5903
.gate NAND2_X1  A1=n5886 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE ZN=n5904
.gate OAI21_X1  A=n5904 B1=n5894 B2=n5825 ZN=n5905
.gate OAI21_X1  A=n5905 B1=n5824 B2=n5893 ZN=n5906
.gate XNOR2_X1  A=n5906 B=n5903 ZN=top^dcpu_adr_o~27
.gate NAND2_X1  A1=n5825 A2=n3968_1 ZN=n5908
.gate NAND2_X1  A1=n5906 A2=n5903 ZN=n5909
.gate NAND2_X1  A1=n5909 A2=n5908 ZN=n5910
.gate XNOR2_X1  A=n5910 B=n3974 ZN=n5911
.gate XNOR2_X1  A=n5911 B=n5824 ZN=top^dcpu_adr_o~28
.gate INV_X1    A=n5910 ZN=n5913
.gate NAND2_X1  A1=n5913 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE ZN=n5914
.gate AOI21_X1  A=n5825 B1=n5910 B2=n3974 ZN=n5915
.gate AOI21_X1  A=n5915 B1=n5914 B2=n5825 ZN=n5916
.gate XNOR2_X1  A=n5916 B=n3951 ZN=top^dcpu_adr_o~29
.gate XNOR2_X1  A=n5910 B=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE ZN=n5918
.gate AOI21_X1  A=n5910 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~29_FF_NODE ZN=n5919
.gate INV_X1    A=n5919 ZN=n5920
.gate NAND3_X1  A1=n5918 A2=n5920 A3=n5825 ZN=n5921
.gate AOI21_X1  A=n5913 B1=n3974 B2=n3951 ZN=n5922
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE B1=n5922 B2=n5919 ZN=n5923
.gate OR2_X1    A1=n5922 A2=n5825 ZN=n5924
.gate OAI211_X1 A=n5921 B=n5923 C1=n5924 C2=n5918 ZN=top^dcpu_adr_o~30
.gate NAND4_X1  A1=n5913 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE A3=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~29_FF_NODE A4=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE ZN=n5926
.gate OAI21_X1  A=n5824 B1=n5905 B2=n4554 ZN=n5927
.gate NAND2_X1  A1=n5926 A2=n5927 ZN=n5928
.gate XNOR2_X1  A=n5823 B=n3957 ZN=n5929
.gate XNOR2_X1  A=n5928 B=n5929 ZN=top^dcpu_adr_o~31
.gate INV_X1    A=n3850 ZN=n5931
.gate OAI211_X1 A=top^dcpu_adr_o~0 B=top.or1200_ctrl+or1200_ctrl^lsu_op~1_FF_NODE C1=top.or1200_ctrl+or1200_ctrl^lsu_op~0_FF_NODE C2=n3839 ZN=n5932
.gate NAND2_X1  A1=n3853_1 A2=n4462 ZN=n5933
.gate OAI21_X1  A=n5933 B1=n3840 B2=top^dcpu_adr_o~0 ZN=n5934
.gate OAI211_X1 A=n5934 B=n3842 C1=n3840 C2=n3854 ZN=n5935
.gate OAI21_X1  A=n5935 B1=n5931 B2=n5932 ZN=top^dcpu_sel_o~0
.gate NAND2_X1  A1=top^dcpu_adr_o~1 A2=n3860 ZN=n5937
.gate AOI21_X1  A=n3856 B1=n5937 B2=n3855 ZN=top^dcpu_sel_o~1
.gate NAND2_X1  A1=n4864 A2=n3842 ZN=n5939
.gate OAI21_X1  A=n5939 B1=n3850 B2=n5932 ZN=top^dcpu_sel_o~2
.gate NOR3_X1   A1=top^dcpu_adr_o~1 A2=top^dcpu_adr_o~0 A3=n3859 ZN=top^dcpu_sel_o~3
.gate NAND4_X1  A1=n3853_1 A2=n4462 A3=n4865 A4=n5800 ZN=n5945
.gate NOR2_X1   A1=n5945 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE ZN=n5946
.gate AOI21_X1  A=n5946 B1=n3354 B2=n5945 ZN=top^dcpu_dat_o~8
.gate NOR2_X1   A1=n5945 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE ZN=n5948
.gate AOI21_X1  A=n5948 B1=n3377 B2=n5945 ZN=top^dcpu_dat_o~9
.gate NOR2_X1   A1=n5945 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE ZN=n5950
.gate AOI21_X1  A=n5950 B1=n3403_1 B2=n5945 ZN=top^dcpu_dat_o~10
.gate NOR2_X1   A1=n5945 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE ZN=n5952
.gate AOI21_X1  A=n5952 B1=n3419 B2=n5945 ZN=top^dcpu_dat_o~11
.gate NOR2_X1   A1=n5945 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~4_FF_NODE ZN=n5954
.gate AOI21_X1  A=n5954 B1=n3436 B2=n5945 ZN=top^dcpu_dat_o~12
.gate NOR2_X1   A1=n5945 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE ZN=n5956
.gate AOI21_X1  A=n5956 B1=n5046 B2=n5945 ZN=top^dcpu_dat_o~13
.gate NOR2_X1   A1=n5945 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE ZN=n5958
.gate AOI21_X1  A=n5958 B1=n3481 B2=n5945 ZN=top^dcpu_dat_o~14
.gate NOR2_X1   A1=n5945 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~7_FF_NODE ZN=n5960
.gate AOI21_X1  A=n5960 B1=n3501 B2=n5945 ZN=top^dcpu_dat_o~15
.gate NOR2_X1   A1=n3855 A2=n5799 ZN=n5962
.gate NAND2_X1  A1=n4864 A2=n5962 ZN=n5963
.gate NOR2_X1   A1=n5963 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~16_FF_NODE ZN=n5964
.gate AOI21_X1  A=n5964 B1=n3221 B2=n5963 ZN=top^dcpu_dat_o~16
.gate NOR2_X1   A1=n5963 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~17_FF_NODE ZN=n5966
.gate AOI21_X1  A=n5966 B1=n4510 B2=n5963 ZN=top^dcpu_dat_o~17
.gate NOR2_X1   A1=n5963 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~18_FF_NODE ZN=n5968
.gate AOI21_X1  A=n5968 B1=n3235 B2=n5963 ZN=top^dcpu_dat_o~18
.gate NOR2_X1   A1=n5963 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~19_FF_NODE ZN=n5970
.gate AOI21_X1  A=n5970 B1=n3258_1 B2=n5963 ZN=top^dcpu_dat_o~19
.gate NOR2_X1   A1=n5963 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~20_FF_NODE ZN=n5972
.gate AOI21_X1  A=n5972 B1=n3272 B2=n5963 ZN=top^dcpu_dat_o~20
.gate NOR2_X1   A1=n5963 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~21_FF_NODE ZN=n5974
.gate AOI21_X1  A=n5974 B1=n4703_1 B2=n5963 ZN=top^dcpu_dat_o~21
.gate NOR2_X1   A1=n5963 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~22_FF_NODE ZN=n5976
.gate AOI21_X1  A=n5976 B1=n4745 B2=n5963 ZN=top^dcpu_dat_o~22
.gate NOR2_X1   A1=n5963 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~23_FF_NODE ZN=n5978
.gate AOI21_X1  A=n5978 B1=n3325 B2=n5963 ZN=top^dcpu_dat_o~23
.gate NOR3_X1   A1=n4866 A2=top.or1200_ctrl+or1200_ctrl^lsu_op~0_FF_NODE A3=n5799 ZN=n5980
.gate INV_X1    A=n5980 ZN=n5981
.gate NOR2_X1   A1=n4868 A2=n5799 ZN=n5982
.gate INV_X1    A=n5982 ZN=n5983
.gate NOR2_X1   A1=n5980 A2=n5982 ZN=n5984
.gate NAND2_X1  A1=n5984 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~24_FF_NODE ZN=n5985
.gate OAI221_X1 A=n5985 B1=n3221 B2=n5981 C1=n3354 C2=n5983 ZN=top^dcpu_dat_o~24
.gate NAND2_X1  A1=n5984 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE ZN=n5987
.gate OAI221_X1 A=n5987 B1=n4510 B2=n5981 C1=n3377 C2=n5983 ZN=top^dcpu_dat_o~25
.gate NAND2_X1  A1=n5984 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~26_FF_NODE ZN=n5989
.gate OAI221_X1 A=n5989 B1=n3235 B2=n5981 C1=n3403_1 C2=n5983 ZN=top^dcpu_dat_o~26
.gate NAND2_X1  A1=n5984 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~27_FF_NODE ZN=n5991
.gate OAI221_X1 A=n5991 B1=n3258_1 B2=n5981 C1=n3419 C2=n5983 ZN=top^dcpu_dat_o~27
.gate NAND2_X1  A1=n5984 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~28_FF_NODE ZN=n5993
.gate OAI221_X1 A=n5993 B1=n3272 B2=n5981 C1=n3436 C2=n5983 ZN=top^dcpu_dat_o~28
.gate NAND2_X1  A1=n5984 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~29_FF_NODE ZN=n5995
.gate OAI221_X1 A=n5995 B1=n4703_1 B2=n5981 C1=n5046 C2=n5983 ZN=top^dcpu_dat_o~29
.gate NAND2_X1  A1=n5984 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~30_FF_NODE ZN=n5997
.gate OAI221_X1 A=n5997 B1=n4745 B2=n5981 C1=n3481 C2=n5983 ZN=top^dcpu_dat_o~30
.gate NAND2_X1  A1=n5984 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~31_FF_NODE ZN=n5999
.gate OAI221_X1 A=n5999 B1=n3325 B2=n5981 C1=n3501 C2=n5983 ZN=top^dcpu_dat_o~31
.gate INV_X1    A=n3739 ZN=top^spr_dat_cpu~27
.gate INV_X1    A=n3759 ZN=top^spr_dat_cpu~28
.gate INV_X1    A=n3780 ZN=top^spr_dat_cpu~29
.gate INV_X1    A=n3800 ZN=top^spr_dat_cpu~30
.gate INV_X1    A=n3825 ZN=top^spr_dat_cpu~31
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~1_FF_NODE ZN=n6006
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~1_FF_NODE ZN=n6007
.gate AOI21_X1  A=n6007 B1=n6006 B2=n3928_1 ZN=top^spr_dat_npc~1
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~2_FF_NODE ZN=n6009
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~2_FF_NODE ZN=n6010
.gate AOI21_X1  A=n6010 B1=n6009 B2=n3928_1 ZN=top^spr_dat_npc~2
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~3_FF_NODE ZN=n6012
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~3_FF_NODE ZN=n6013
.gate AOI21_X1  A=n6013 B1=n6012 B2=n3928_1 ZN=top^spr_dat_npc~3
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~4_FF_NODE ZN=n6015
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~4_FF_NODE ZN=n6016
.gate AOI21_X1  A=n6016 B1=n6015 B2=n3928_1 ZN=top^spr_dat_npc~4
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~5_FF_NODE ZN=n6018
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~5_FF_NODE ZN=n6019
.gate AOI21_X1  A=n6019 B1=n6018 B2=n3928_1 ZN=top^spr_dat_npc~5
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~6_FF_NODE ZN=n6021
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~6_FF_NODE ZN=n6022
.gate AOI21_X1  A=n6022 B1=n6021 B2=n3928_1 ZN=top^spr_dat_npc~6
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~7_FF_NODE ZN=n6024
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~7_FF_NODE ZN=n6025
.gate AOI21_X1  A=n6025 B1=n6024 B2=n3928_1 ZN=top^spr_dat_npc~7
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~8_FF_NODE ZN=n6027
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~8_FF_NODE ZN=n6028
.gate AOI21_X1  A=n6028 B1=n6027 B2=n3928_1 ZN=top^spr_dat_npc~8
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~9_FF_NODE ZN=n6030
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~9_FF_NODE ZN=n6031
.gate AOI21_X1  A=n6031 B1=n6030 B2=n3928_1 ZN=top^spr_dat_npc~9
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~10_FF_NODE ZN=n6033
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~10_FF_NODE ZN=n6034
.gate AOI21_X1  A=n6034 B1=n6033 B2=n3928_1 ZN=top^spr_dat_npc~10
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~11_FF_NODE ZN=n6036
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~11_FF_NODE ZN=n6037
.gate AOI21_X1  A=n6037 B1=n6036 B2=n3928_1 ZN=top^spr_dat_npc~11
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~12_FF_NODE ZN=n6039
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~12_FF_NODE ZN=n6040
.gate AOI21_X1  A=n6040 B1=n6039 B2=n3928_1 ZN=top^spr_dat_npc~12
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~13_FF_NODE ZN=n6042
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~13_FF_NODE ZN=n6043
.gate AOI21_X1  A=n6043 B1=n6042 B2=n3928_1 ZN=top^spr_dat_npc~13
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~14_FF_NODE ZN=n6045
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~14_FF_NODE ZN=n6046
.gate AOI21_X1  A=n6046 B1=n6045 B2=n3928_1 ZN=top^spr_dat_npc~14
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~15_FF_NODE ZN=n6048
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~15_FF_NODE ZN=n6049
.gate AOI21_X1  A=n6049 B1=n6048 B2=n3928_1 ZN=top^spr_dat_npc~15
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~16_FF_NODE ZN=n6051
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~16_FF_NODE ZN=n6052
.gate AOI21_X1  A=n6052 B1=n6051 B2=n3928_1 ZN=top^spr_dat_npc~16
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~17_FF_NODE ZN=n6054
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~17_FF_NODE ZN=n6055
.gate AOI21_X1  A=n6055 B1=n6054 B2=n3928_1 ZN=top^spr_dat_npc~17
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~18_FF_NODE ZN=n6057
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~18_FF_NODE ZN=n6058
.gate AOI21_X1  A=n6058 B1=n6057 B2=n3928_1 ZN=top^spr_dat_npc~18
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~19_FF_NODE ZN=n6060
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~19_FF_NODE ZN=n6061
.gate AOI21_X1  A=n6061 B1=n6060 B2=n3928_1 ZN=top^spr_dat_npc~19
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~20_FF_NODE ZN=n6063
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~20_FF_NODE ZN=n6064
.gate AOI21_X1  A=n6064 B1=n6063 B2=n3928_1 ZN=top^spr_dat_npc~20
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~21_FF_NODE ZN=n6066
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~21_FF_NODE ZN=n6067
.gate AOI21_X1  A=n6067 B1=n6066 B2=n3928_1 ZN=top^spr_dat_npc~21
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~22_FF_NODE ZN=n6069
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~22_FF_NODE ZN=n6070
.gate AOI21_X1  A=n6070 B1=n6069 B2=n3928_1 ZN=top^spr_dat_npc~22
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~23_FF_NODE ZN=n6072
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~23_FF_NODE ZN=n6073
.gate AOI21_X1  A=n6073 B1=n6072 B2=n3928_1 ZN=top^spr_dat_npc~23
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~24_FF_NODE ZN=n6075
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~24_FF_NODE ZN=n6076
.gate AOI21_X1  A=n6076 B1=n6075 B2=n3928_1 ZN=top^spr_dat_npc~24
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~25_FF_NODE ZN=n6078
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~25_FF_NODE ZN=n6079
.gate AOI21_X1  A=n6079 B1=n6078 B2=n3928_1 ZN=top^spr_dat_npc~25
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~26_FF_NODE ZN=n6081
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~26_FF_NODE ZN=n6082
.gate AOI21_X1  A=n6082 B1=n6081 B2=n3928_1 ZN=top^spr_dat_npc~26
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~27_FF_NODE ZN=n6084
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~27_FF_NODE ZN=n6085
.gate AOI21_X1  A=n6085 B1=n6084 B2=n3928_1 ZN=top^spr_dat_npc~27
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~28_FF_NODE ZN=n6087
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~28_FF_NODE ZN=n6088
.gate AOI21_X1  A=n6088 B1=n6087 B2=n3928_1 ZN=top^spr_dat_npc~28
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~29_FF_NODE ZN=n6090
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~29_FF_NODE ZN=n6091
.gate AOI21_X1  A=n6091 B1=n6090 B2=n3928_1 ZN=top^spr_dat_npc~29
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~30_FF_NODE ZN=n6093
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~30_FF_NODE ZN=n6094
.gate AOI21_X1  A=n6094 B1=n6093 B2=n3928_1 ZN=top^spr_dat_npc~30
.gate INV_X1    A=top.or1200_except+or1200_except^id_pc~31_FF_NODE ZN=n6096
.gate NOR2_X1   A1=n3928_1 A2=top.or1200_except+or1200_except^ex_pc~31_FF_NODE ZN=n6097
.gate AOI21_X1  A=n6097 B1=n6096 B2=n3928_1 ZN=top^spr_dat_npc~31
.gate NOR2_X1   A1=top^spr_addr~15 A2=n3137 ZN=n6099
.gate NAND2_X1  A1=n6099 A2=top^spr_addr~11 ZN=n6100
.gate NOR2_X1   A1=n3136 A2=n6100 ZN=top^spr_cs~1
.gate NOR2_X1   A1=n3147 A2=n4054 ZN=top^spr_cs~2
.gate NOR2_X1   A1=n4054 A2=n6100 ZN=top^spr_cs~3
.gate INV_X1    A=n6099 ZN=n6104
.gate NAND2_X1  A1=n4021 A2=n4034 ZN=n6105
.gate NOR2_X1   A1=n6105 A2=n6104 ZN=top^spr_cs~4
.gate NOR2_X1   A1=n4045 A2=n3137 ZN=top^spr_cs~5
.gate NOR3_X1   A1=n4036 A2=n3137 A3=top^spr_addr~15 ZN=top^spr_cs~6
.gate NAND2_X1  A1=n4020 A2=n4035 ZN=n6109
.gate NOR2_X1   A1=n6109 A2=n6104 ZN=top^spr_cs~7
.gate NOR2_X1   A1=n3147 A2=n4049 ZN=top^spr_cs~8
.gate NOR2_X1   A1=n4029 A2=n3137 ZN=top^spr_cs~9
.gate NOR2_X1   A1=n3147 A2=n4017 ZN=top^spr_cs~10
.gate NOR2_X1   A1=n4017 A2=n6100 ZN=top^spr_cs~11
.gate NAND2_X1  A1=n4021 A2=top^spr_addr~14 ZN=n6115
.gate NOR2_X1   A1=n3147 A2=n6115 ZN=top^spr_cs~12
.gate NOR2_X1   A1=n6115 A2=n6100 ZN=top^spr_cs~13
.gate NAND2_X1  A1=n4035 A2=top^spr_addr~14 ZN=n6118
.gate NOR2_X1   A1=n3147 A2=n6118 ZN=top^spr_cs~14
.gate NOR2_X1   A1=n6118 A2=n6100 ZN=top^spr_cs~15
.gate INV_X1    A=top^spr_addr~15 ZN=n6121
.gate NOR2_X1   A1=n6121 A2=n3137 ZN=n6122
.gate NAND2_X1  A1=n6122 A2=n4019 ZN=n6123
.gate NOR2_X1   A1=n3136 A2=n6123 ZN=top^spr_cs~16
.gate NAND2_X1  A1=n6122 A2=top^spr_addr~11 ZN=n6125
.gate NOR2_X1   A1=n3136 A2=n6125 ZN=top^spr_cs~17
.gate NOR2_X1   A1=n4054 A2=n6123 ZN=top^spr_cs~18
.gate NOR2_X1   A1=n4054 A2=n6125 ZN=top^spr_cs~19
.gate INV_X1    A=n6122 ZN=n6129
.gate NOR2_X1   A1=n6105 A2=n6129 ZN=top^spr_cs~20
.gate NOR2_X1   A1=n4022 A2=n6129 ZN=top^spr_cs~21
.gate NOR2_X1   A1=n6129 A2=n4036 ZN=top^spr_cs~22
.gate NOR2_X1   A1=n6109 A2=n6129 ZN=top^spr_cs~23
.gate NOR2_X1   A1=n4049 A2=n6123 ZN=top^spr_cs~24
.gate NOR2_X1   A1=n4049 A2=n6125 ZN=top^spr_cs~25
.gate NOR2_X1   A1=n4017 A2=n6123 ZN=top^spr_cs~26
.gate NOR2_X1   A1=n4017 A2=n6125 ZN=top^spr_cs~27
.gate NOR2_X1   A1=n6115 A2=n6123 ZN=top^spr_cs~28
.gate NOR2_X1   A1=n6115 A2=n6125 ZN=top^spr_cs~29
.gate NOR2_X1   A1=n6123 A2=n6118 ZN=top^spr_cs~30
.gate NOR2_X1   A1=n6125 A2=n6118 ZN=top^spr_cs~31
.gate NAND2_X1  A1=n3913_1 A2=n3113_1 ZN=n6142
.gate NOR2_X1   A1=n3115 A2=n3118_1 ZN=n6143
.gate AOI211_X1 A=top.or1200_ctrl+or1200_ctrl^mac_op~0_FF_NODE B=top.or1200_ctrl+or1200_ctrl^mac_op~1_FF_NODE C1=n6143 C2=n3912 ZN=n6144
.gate NAND2_X1  A1=n6144 A2=n6142 ZN=n6145
.gate INV_X1    A=n6145 ZN=n6146
.gate NOR2_X1   A1=n6146 A2=n3843_1 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11157
.gate NOR2_X1   A1=n6142 A2=n3957 ZN=n6148
.gate INV_X1    A=n6148 ZN=n6149
.gate NOR3_X1   A1=n6149 A2=n3843_1 A3=n3848_1 ZN=n6150
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE B1=n6148 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE ZN=n6151
.gate NOR3_X1   A1=n6146 A2=n6150 A3=n6151 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11158
.gate NAND2_X1  A1=n6145 A2=n6149 ZN=n6153
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE ZN=n6154
.gate NOR2_X1   A1=n6149 A2=n4562 ZN=n6155
.gate NAND2_X1  A1=n6155 A2=n6154 ZN=n6156
.gate OAI21_X1  A=n6156 B1=n6153 B2=n4353_1 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11159
.gate NOR2_X1   A1=n6146 A2=n6155 ZN=n6158
.gate MUX2_X1   A=n6155 B=n6158 S=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE Z=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11160
.gate NOR2_X1   A1=n4563_1 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE ZN=n6160
.gate AOI21_X1  A=n6149 B1=n4649 B2=n6160 ZN=n6161
.gate OAI21_X1  A=n6161 B1=n4649 B2=n6160 ZN=n6162
.gate OAI21_X1  A=n6162 B1=n4649 B2=n6153 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11161
.gate INV_X1    A=n6161 ZN=n6164
.gate AOI21_X1  A=n4354 B1=n6164 B2=n6145 ZN=n6165
.gate AOI21_X1  A=n6165 B1=n4354 B2=n6164 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11162
.gate OAI211_X1 A=n6164 B=n6145 C1=n4354 C2=n6149 ZN=n6167
.gate NOR2_X1   A1=n4667 A2=n6149 ZN=n6168
.gate NOR2_X1   A1=n6168 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~6_FF_NODE ZN=n6169
.gate AOI21_X1  A=n6169 B1=n6167 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~6_FF_NODE ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11163
.gate NOR2_X1   A1=n6146 A2=n6168 ZN=n6171
.gate MUX2_X1   A=n6168 B=n6171 S=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~7_FF_NODE Z=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11164
.gate AOI21_X1  A=n6149 B1=n4791 B2=n4667 ZN=n6173
.gate NAND2_X1  A1=n6173 A2=n4843 ZN=n6174
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE ZN=n6175
.gate OAI21_X1  A=n6174 B1=n6173 B2=n6175 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11165
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE B1=n4668_1 B2=n6148 ZN=n6177
.gate AOI21_X1  A=n6146 B1=n4668_1 B2=n6148 ZN=n6178
.gate INV_X1    A=n6178 ZN=n6179
.gate AOI21_X1  A=n6177 B1=n6179 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11166
.gate OAI21_X1  A=n6178 B1=n4356 B2=n6149 ZN=n6181
.gate NOR2_X1   A1=n4669 A2=n6149 ZN=n6182
.gate NOR2_X1   A1=n6182 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE ZN=n6183
.gate AOI21_X1  A=n6183 B1=n6181 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11167
.gate INV_X1    A=n6182 ZN=n6185
.gate AOI21_X1  A=n4966 B1=n6185 B2=n6145 ZN=n6186
.gate AOI21_X1  A=n6186 B1=n4966 B2=n6185 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11168
.gate AOI21_X1  A=n6149 B1=n4669 B2=n4966 ZN=n6188
.gate NAND2_X1  A1=n6188 A2=n4949 ZN=n6189
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~12_FF_NODE ZN=n6190
.gate OAI21_X1  A=n6189 B1=n6188 B2=n6190 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11169
.gate AOI21_X1  A=n6149 B1=n4669 B2=n4482 ZN=n6192
.gate NOR2_X1   A1=n6192 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE ZN=n6193
.gate OR2_X1    A1=n6192 A2=n6146 ZN=n6194
.gate AOI21_X1  A=n6193 B1=n6194 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11170
.gate NOR2_X1   A1=n6193 A2=n6149 ZN=n6196
.gate NAND2_X1  A1=n6196 A2=n4359 ZN=n6197
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE ZN=n6198
.gate OAI21_X1  A=n6197 B1=n6196 B2=n6198 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11171
.gate OAI21_X1  A=n6145 B1=n4728 B2=n6149 ZN=n6200
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~15_FF_NODE B1=n4670 B2=n6148 ZN=n6201
.gate AOI21_X1  A=n6201 B1=n6200 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~15_FF_NODE ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11172
.gate NOR2_X1   A1=n6201 A2=n6149 ZN=n6203
.gate NAND2_X1  A1=n6203 A2=n3954 ZN=n6204
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~16_FF_NODE ZN=n6205
.gate OAI21_X1  A=n6204 B1=n6203 B2=n6205 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11173
.gate NOR2_X1   A1=n4670 A2=n4485 ZN=n6207
.gate INV_X1    A=n6207 ZN=n6208
.gate AOI21_X1  A=n6146 B1=n6208 B2=n6148 ZN=n6209
.gate INV_X1    A=n6209 ZN=n6210
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE B1=n6208 B2=n6148 ZN=n6211
.gate AOI21_X1  A=n6211 B1=n6210 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11174
.gate NOR2_X1   A1=n6211 A2=n6149 ZN=n6213
.gate NAND2_X1  A1=n6213 A2=n3986 ZN=n6214
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~18_FF_NODE ZN=n6215
.gate OAI21_X1  A=n6214 B1=n6213 B2=n6215 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11175
.gate NOR2_X1   A1=n6208 A2=n5856 ZN=n6217
.gate OAI21_X1  A=n6145 B1=n6217 B2=n6149 ZN=n6218
.gate INV_X1    A=n6217 ZN=n6219
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE B1=n6219 B2=n6148 ZN=n6220
.gate AOI21_X1  A=n6220 B1=n6218 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11176
.gate NOR2_X1   A1=n6220 A2=n6149 ZN=n6222
.gate NAND2_X1  A1=n6222 A2=n3960 ZN=n6223
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE ZN=n6224
.gate OAI21_X1  A=n6223 B1=n6222 B2=n6224 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11177
.gate INV_X1    A=n4487 ZN=n6226
.gate OAI21_X1  A=n6148 B1=n6219 B2=n6226 ZN=n6227
.gate AOI21_X1  A=n3996 B1=n6227 B2=n6145 ZN=n6228
.gate AOI21_X1  A=n6228 B1=n3996 B2=n6227 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11178
.gate NAND2_X1  A1=n6227 A2=n3996 ZN=n6230
.gate NAND2_X1  A1=n6230 A2=n6148 ZN=n6231
.gate NAND3_X1  A1=n6231 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~22_FF_NODE A3=n6145 ZN=n6232
.gate OAI21_X1  A=n6232 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~22_FF_NODE B2=n6231 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11179
.gate NOR2_X1   A1=n4670 A2=n4671 ZN=n6234
.gate INV_X1    A=n6234 ZN=n6235
.gate AOI21_X1  A=n6146 B1=n6235 B2=n6148 ZN=n6236
.gate INV_X1    A=n6236 ZN=n6237
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE B1=n6235 B2=n6148 ZN=n6238
.gate AOI21_X1  A=n6238 B1=n6237 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11180
.gate NOR2_X1   A1=n6238 A2=n6149 ZN=n6240
.gate NAND2_X1  A1=n6240 A2=n3980 ZN=n6241
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~24_FF_NODE ZN=n6242
.gate OAI21_X1  A=n6241 B1=n6240 B2=n6242 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11181
.gate AOI21_X1  A=n6149 B1=n6234 B2=n4488_1 ZN=n6244
.gate NOR2_X1   A1=n6244 A2=n6146 ZN=n6245
.gate INV_X1    A=n6245 ZN=n6246
.gate NOR2_X1   A1=n6244 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE ZN=n6247
.gate AOI21_X1  A=n6247 B1=n6246 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11182
.gate NOR2_X1   A1=n6247 A2=n6149 ZN=n6249
.gate NAND2_X1  A1=n6249 A2=n3989 ZN=n6250
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~26_FF_NODE ZN=n6251
.gate OAI21_X1  A=n6250 B1=n6249 B2=n6251 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11183
.gate NOR2_X1   A1=n6235 A2=n4615 ZN=n6253
.gate OAI21_X1  A=n6145 B1=n6253 B2=n6149 ZN=n6254
.gate INV_X1    A=n6253 ZN=n6255
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~27_FF_NODE B1=n6255 B2=n6148 ZN=n6256
.gate AOI21_X1  A=n6256 B1=n6254 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~27_FF_NODE ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11184
.gate NOR2_X1   A1=n6256 A2=n6149 ZN=n6258
.gate NAND2_X1  A1=n6258 A2=n3974 ZN=n6259
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE ZN=n6260
.gate OAI21_X1  A=n6259 B1=n6258 B2=n6260 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11185
.gate INV_X1    A=n4492 ZN=n6262
.gate OAI21_X1  A=n6148 B1=n6255 B2=n6262 ZN=n6263
.gate AOI21_X1  A=n3951 B1=n6263 B2=n6145 ZN=n6264
.gate AOI21_X1  A=n6264 B1=n3951 B2=n6263 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11186
.gate AOI21_X1  A=n6149 B1=n6263 B2=n3951 ZN=n6266
.gate NAND2_X1  A1=n6266 A2=n3999 ZN=n6267
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE ZN=n6268
.gate OAI21_X1  A=n6267 B1=n6266 B2=n6268 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11187
.gate INV_X1    A=n6142 ZN=n6270
.gate OR2_X1    A1=n6144 A2=n6270 ZN=n6271
.gate OAI22_X1  A1=n4729 A2=n6142 B1=n3957 B2=n6271 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11188
.gate NOR2_X1   A1=n6146 A2=n3221 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9745
.gate NOR2_X1   A1=n6142 A2=n4342 ZN=n6275
.gate NAND2_X1  A1=n3221 A2=n4510 ZN=n6276
.gate AND2_X1   A1=n6275 A2=n6276 ZN=n6277
.gate OAI21_X1  A=n6277 B1=n3221 B2=n4510 ZN=n6278
.gate INV_X1    A=n6275 ZN=n6279
.gate NAND3_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE A3=n6279 ZN=n6280
.gate NAND2_X1  A1=n6280 A2=n6278 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9746
.gate OAI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE B1=n6146 B2=n6277 ZN=n6282
.gate OR2_X1    A1=n6277 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE ZN=n6283
.gate NAND2_X1  A1=n6282 A2=n6283 ZN=n6284
.gate INV_X1    A=n6284 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9747
.gate OAI211_X1 A=n6275 B=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE C1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE C2=n6276 ZN=n6286
.gate NOR2_X1   A1=n6276 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE ZN=n6287
.gate OAI21_X1  A=n3258_1 B1=n6279 B2=n6287 ZN=n6288
.gate NAND3_X1  A1=n6288 A2=n6145 A3=n6286 ZN=n6289
.gate INV_X1    A=n6289 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9748
.gate NOR3_X1   A1=n6276 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE A3=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE ZN=n6291
.gate NOR2_X1   A1=n6291 A2=n3272 ZN=n6292
.gate NAND2_X1  A1=n6291 A2=n3272 ZN=n6293
.gate NAND2_X1  A1=n6275 A2=n6293 ZN=n6294
.gate NAND3_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~4_FF_NODE A3=n6279 ZN=n6295
.gate OAI21_X1  A=n6295 B1=n6292 B2=n6294 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9749
.gate AOI21_X1  A=n4703_1 B1=n6145 B2=n6294 ZN=n6297
.gate AOI21_X1  A=n6297 B1=n4703_1 B2=n6294 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9750
.gate NOR2_X1   A1=n6293 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE ZN=n6299
.gate NOR3_X1   A1=n6299 A2=n6279 A3=n4745 ZN=n6300
.gate INV_X1    A=n6299 ZN=n6301
.gate AOI21_X1  A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE B1=n6301 B2=n6275 ZN=n6302
.gate NOR3_X1   A1=n6302 A2=n6300 A3=n6146 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9751
.gate NOR2_X1   A1=n6301 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE ZN=n6304
.gate NOR2_X1   A1=n6304 A2=n6279 ZN=n6305
.gate NAND2_X1  A1=n6305 A2=n3325 ZN=n6306
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~7_FF_NODE ZN=n6307
.gate OAI21_X1  A=n6306 B1=n6305 B2=n6307 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9752
.gate NAND2_X1  A1=n6304 A2=n3325 ZN=n6309
.gate NAND2_X1  A1=n6309 A2=n6275 ZN=n6310
.gate NOR2_X1   A1=n6146 A2=n3354 ZN=n6311
.gate NAND2_X1  A1=n6310 A2=n6311 ZN=n6312
.gate OAI21_X1  A=n6312 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~8_FF_NODE B2=n6310 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9753
.gate NOR2_X1   A1=n6309 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~8_FF_NODE ZN=n6314
.gate NOR2_X1   A1=n6314 A2=n6279 ZN=n6315
.gate NAND2_X1  A1=n6315 A2=n3377 ZN=n6316
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~9_FF_NODE ZN=n6317
.gate OAI21_X1  A=n6316 B1=n6315 B2=n6317 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9754
.gate NAND2_X1  A1=n6314 A2=n3377 ZN=n6319
.gate NAND2_X1  A1=n6319 A2=n6275 ZN=n6320
.gate NAND3_X1  A1=n6320 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~10_FF_NODE A3=n6145 ZN=n6321
.gate OAI21_X1  A=n6321 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~10_FF_NODE B2=n6320 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9755
.gate NAND3_X1  A1=n6314 A2=n3377 A3=n3403_1 ZN=n6323
.gate NAND2_X1  A1=n6323 A2=n6275 ZN=n6324
.gate NAND3_X1  A1=n6324 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~11_FF_NODE A3=n6145 ZN=n6325
.gate OAI21_X1  A=n6325 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~11_FF_NODE B2=n6324 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9756
.gate NOR2_X1   A1=n6323 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~11_FF_NODE ZN=n6327
.gate INV_X1    A=n6327 ZN=n6328
.gate NAND2_X1  A1=n6328 A2=n6275 ZN=n6329
.gate NAND3_X1  A1=n6329 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~12_FF_NODE A3=n6145 ZN=n6330
.gate OAI21_X1  A=n6330 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~12_FF_NODE B2=n6329 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9757
.gate NOR2_X1   A1=n6328 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~12_FF_NODE ZN=n6332
.gate INV_X1    A=n6332 ZN=n6333
.gate NAND2_X1  A1=n6333 A2=n6275 ZN=n6334
.gate NAND3_X1  A1=n6334 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~13_FF_NODE A3=n6145 ZN=n6335
.gate OAI21_X1  A=n6335 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~13_FF_NODE B2=n6334 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9758
.gate NOR2_X1   A1=n6333 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~13_FF_NODE ZN=n6337
.gate NOR2_X1   A1=n6337 A2=n6279 ZN=n6338
.gate NAND2_X1  A1=n6338 A2=n3481 ZN=n6339
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~14_FF_NODE ZN=n6340
.gate OAI21_X1  A=n6339 B1=n6338 B2=n6340 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9759
.gate NAND2_X1  A1=n6337 A2=n3481 ZN=n6342
.gate NAND2_X1  A1=n6342 A2=n6275 ZN=n6343
.gate NOR2_X1   A1=n6146 A2=n3501 ZN=n6344
.gate NAND2_X1  A1=n6343 A2=n6344 ZN=n6345
.gate OAI21_X1  A=n6345 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~15_FF_NODE B2=n6343 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9760
.gate NOR2_X1   A1=n6342 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~15_FF_NODE ZN=n6347
.gate NOR2_X1   A1=n6347 A2=n6279 ZN=n6348
.gate NAND2_X1  A1=n6348 A2=n3522 ZN=n6349
.gate NAND2_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~16_FF_NODE ZN=n6350
.gate OAI21_X1  A=n6349 B1=n6348 B2=n6350 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9761
.gate NAND2_X1  A1=n6347 A2=n3522 ZN=n6352
.gate NAND2_X1  A1=n6352 A2=n6275 ZN=n6353
.gate NOR2_X1   A1=n6353 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~17_FF_NODE ZN=n6354
.gate NOR2_X1   A1=n6146 A2=n3546 ZN=n6355
.gate AOI21_X1  A=n6354 B1=n6353 B2=n6355 ZN=n6356
.gate INV_X1    A=n6356 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9762
.gate NOR2_X1   A1=n6352 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~17_FF_NODE ZN=n6358
.gate INV_X1    A=n6358 ZN=n6359
.gate NAND2_X1  A1=n6359 A2=n6275 ZN=n6360
.gate NAND3_X1  A1=n6360 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~18_FF_NODE A3=n6145 ZN=n6361
.gate OAI21_X1  A=n6361 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~18_FF_NODE B2=n6360 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9763
.gate NOR2_X1   A1=n6359 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~18_FF_NODE ZN=n6363
.gate INV_X1    A=n6363 ZN=n6364
.gate NAND2_X1  A1=n6364 A2=n6275 ZN=n6365
.gate NAND3_X1  A1=n6365 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~19_FF_NODE A3=n6145 ZN=n6366
.gate OAI21_X1  A=n6366 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~19_FF_NODE B2=n6365 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9764
.gate NOR2_X1   A1=n6364 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~19_FF_NODE ZN=n6368
.gate NOR2_X1   A1=n6368 A2=n6279 ZN=n6369
.gate NOR3_X1   A1=n6369 A2=n3604 A3=n6146 ZN=n6370
.gate AOI21_X1  A=n6370 B1=n3604 B2=n6369 ZN=n6371
.gate INV_X1    A=n6371 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9765
.gate AOI21_X1  A=n6279 B1=n6368 B2=n3604 ZN=n6373
.gate NOR3_X1   A1=n6373 A2=n3622 A3=n6146 ZN=n6374
.gate AOI21_X1  A=n6374 B1=n3622 B2=n6373 ZN=n6375
.gate INV_X1    A=n6375 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9766
.gate NOR4_X1   A1=n6364 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~19_FF_NODE A3=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~20_FF_NODE A4=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~21_FF_NODE ZN=n6377
.gate NOR2_X1   A1=n6377 A2=n6279 ZN=n6378
.gate NOR3_X1   A1=n6378 A2=n3641 A3=n6146 ZN=n6379
.gate AOI21_X1  A=n6379 B1=n3641 B2=n6378 ZN=n6380
.gate INV_X1    A=n6380 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9767
.gate NAND2_X1  A1=n6377 A2=n3641 ZN=n6382
.gate NAND2_X1  A1=n6382 A2=n6275 ZN=n6383
.gate NOR2_X1   A1=n6383 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~23_FF_NODE ZN=n6384
.gate NOR2_X1   A1=n6146 A2=n3660 ZN=n6385
.gate AOI21_X1  A=n6384 B1=n6383 B2=n6385 ZN=n6386
.gate INV_X1    A=n6386 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9768
.gate NOR2_X1   A1=n6382 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~23_FF_NODE ZN=n6388
.gate INV_X1    A=n6388 ZN=n6389
.gate NAND3_X1  A1=n6389 A2=n3679 A3=n6275 ZN=n6390
.gate INV_X1    A=n6390 ZN=n6391
.gate AOI211_X1 A=n3679 B=n6146 C1=n6389 C2=n6275 ZN=n6392
.gate NOR2_X1   A1=n6392 A2=n6391 ZN=n6393
.gate INV_X1    A=n6393 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9769
.gate NAND2_X1  A1=n6388 A2=n3679 ZN=n6395
.gate NAND3_X1  A1=n6395 A2=n3699 A3=n6275 ZN=n6396
.gate NAND2_X1  A1=n6395 A2=n6275 ZN=n6397
.gate NAND3_X1  A1=n6397 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE A3=n6145 ZN=n6398
.gate NAND2_X1  A1=n6398 A2=n6396 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9770
.gate OAI211_X1 A=n3720 B=n6275 C1=n6395 C2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE ZN=n6400
.gate NOR2_X1   A1=n6395 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE ZN=n6401
.gate OAI211_X1 A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~26_FF_NODE B=n6145 C1=n6401 C2=n6279 ZN=n6402
.gate NAND2_X1  A1=n6402 A2=n6400 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9771
.gate AOI21_X1  A=n6279 B1=n6401 B2=n3720 ZN=n6404
.gate NOR3_X1   A1=n6404 A2=n5593 A3=n6146 ZN=n6405
.gate AOI21_X1  A=n6405 B1=n5593 B2=n6404 ZN=n6406
.gate INV_X1    A=n6406 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9772
.gate NOR4_X1   A1=n6395 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE A3=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~26_FF_NODE A4=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~27_FF_NODE ZN=n6408
.gate NOR2_X1   A1=n6408 A2=n6279 ZN=n6409
.gate NOR3_X1   A1=n6409 A2=n5642 A3=n6146 ZN=n6410
.gate AOI21_X1  A=n6410 B1=n5642 B2=n6409 ZN=n6411
.gate INV_X1    A=n6411 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9773
.gate NAND2_X1  A1=n6408 A2=n5642 ZN=n6413
.gate NAND2_X1  A1=n6413 A2=n6275 ZN=n6414
.gate NOR2_X1   A1=n6414 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~29_FF_NODE ZN=n6415
.gate NOR2_X1   A1=n6146 A2=n4322 ZN=n6416
.gate AOI21_X1  A=n6415 B1=n6414 B2=n6416 ZN=n6417
.gate INV_X1    A=n6417 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9774
.gate OAI21_X1  A=n6275 B1=n6413 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~29_FF_NODE ZN=n6419
.gate NAND3_X1  A1=n6419 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~30_FF_NODE A3=n6145 ZN=n6420
.gate OAI21_X1  A=n6420 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~30_FF_NODE B2=n6419 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9775
.gate OR4_X1    A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~29_FF_NODE A2=n6413 A3=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~30_FF_NODE A4=n6142 ZN=n6422
.gate AOI21_X1  A=n4342 B1=n6422 B2=n6271 ZN=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9776
.gate INV_X1    A=top^rf_dataw~31 ZN=n6424
.gate NAND2_X1  A1=n3941 A2=top^spr_we ZN=n6425
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~31 ZN=n6426
.gate AOI21_X1  A=n6426 B1=n6424 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7678
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^rf_addrw~0_FF_NODE ZN=n6429
.gate NOR2_X1   A1=n6425 A2=top^spr_addr~0 ZN=n6430
.gate AOI21_X1  A=n6430 B1=n6429 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7506
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^rf_addrw~1_FF_NODE ZN=n6432
.gate NOR2_X1   A1=n6425 A2=top^spr_addr~1 ZN=n6433
.gate AOI21_X1  A=n6433 B1=n6432 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7507
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^rf_addrw~2_FF_NODE ZN=n6435
.gate NOR2_X1   A1=n6425 A2=top^spr_addr~2 ZN=n6436
.gate AOI21_X1  A=n6436 B1=n6435 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7508
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^rf_addrw~3_FF_NODE ZN=n6438
.gate NOR2_X1   A1=n6425 A2=top^spr_addr~3 ZN=n6439
.gate AOI21_X1  A=n6439 B1=n6438 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7509
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^rf_addrw~4_FF_NODE ZN=n6441
.gate NOR2_X1   A1=n6425 A2=top^spr_addr~4 ZN=n6442
.gate AOI21_X1  A=n6442 B1=n6441 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7510
.gate NAND2_X1  A1=n3941 A2=n3939 ZN=n6444
.gate OR2_X1    A1=n3110 A2=top.or1200_if+or1200_if^insn_saved~16_FF_NODE ZN=n6445
.gate NOR2_X1   A1=n3108_1 A2=top.or1200_if+or1200_if^saved_FF_NODE ZN=n6446
.gate INV_X1    A=n6446 ZN=n6447
.gate OR2_X1    A1=n6447 A2=top^icpu_dat_i~16 ZN=n6448
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^pre_branch_op~2_FF_NODE ZN=n6449
.gate NOR2_X1   A1=n6449 A2=top.or1200_ctrl+or1200_ctrl^pre_branch_op~0_FF_NODE ZN=n6450
.gate AOI21_X1  A=top^icpu_err_i B1=n6450 B2=top.or1200_ctrl+or1200_ctrl^pre_branch_op~1_FF_NODE ZN=n6451
.gate NAND2_X1  A1=n3210 A2=n6451 ZN=n6452
.gate AOI21_X1  A=n6452 B1=n6445 B2=n6448 ZN=n6453
.gate NOR2_X1   A1=n6444 A2=top^spr_addr~0 ZN=n6454
.gate AOI21_X1  A=n6454 B1=n6453 B2=n6444 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~838^MUX_2~7366
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~17_FF_NODE B1=n6446 B2=top^icpu_dat_i~17 ZN=n6456
.gate NOR2_X1   A1=n6452 A2=n6456 ZN=n6457
.gate NAND2_X1  A1=n6457 A2=n6444 ZN=n6458
.gate OAI21_X1  A=n6458 B1=n3908_1 B2=n6444 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~838^MUX_2~7367
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~18_FF_NODE B1=n6446 B2=top^icpu_dat_i~18 ZN=n6460
.gate NOR2_X1   A1=n6452 A2=n6460 ZN=n6461
.gate MUX2_X1   A=top^spr_addr~2 B=n6461 S=n6444 Z=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~838^MUX_2~7368
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~19_FF_NODE B1=n6446 B2=top^icpu_dat_i~19 ZN=n6463
.gate NOR2_X1   A1=n6452 A2=n6463 ZN=n6464
.gate MUX2_X1   A=top^spr_addr~3 B=n6464 S=n6444 Z=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~838^MUX_2~7369
.gate INV_X1    A=top^spr_addr~4 ZN=n6466
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~20_FF_NODE B1=n6446 B2=top^icpu_dat_i~20 ZN=n6467
.gate NOR2_X1   A1=n6452 A2=n6467 ZN=n6468
.gate NAND2_X1  A1=n6468 A2=n6444 ZN=n6469
.gate OAI21_X1  A=n6469 B1=n6466 B2=n6444 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~838^MUX_2~7370
.gate NOR2_X1   A1=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7506 A2=top.or1200_sprs+or1200_sprs^sr~0_FF_NODE ZN=n6471
.gate NOR4_X1   A1=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7507 A2=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7508 A3=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7509 A4=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~847^MUX_2~7510 ZN=n6472
.gate INV_X1    A=n6425 ZN=n6473
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^rfwb_op~0_FF_NODE ZN=n6474
.gate NOR2_X1   A1=top^ex_freeze A2=n6474 ZN=n6475
.gate OAI21_X1  A=top.or1200_rf+or1200_rf^rf_we_allow_FF_NODE B1=n6475 B2=n6473 ZN=n6476
.gate AOI21_X1  A=n6476 B1=n6471 B2=n6472 ZN=top.or1200_rf+or1200_rf^BITWISE_AND~903^LOGICAL_AND~7503
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~11_FF_NODE B1=n6446 B2=top^icpu_dat_i~11 ZN=n6478
.gate NOR2_X1   A1=n6452 A2=n6478 ZN=top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14899
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~12_FF_NODE B1=n6446 B2=top^icpu_dat_i~12 ZN=n6480
.gate NOR2_X1   A1=n6452 A2=n6480 ZN=top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14900
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~13_FF_NODE B1=n6446 B2=top^icpu_dat_i~13 ZN=n6482
.gate NOR2_X1   A1=n6452 A2=n6482 ZN=top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14901
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~14_FF_NODE B1=n6446 B2=top^icpu_dat_i~14 ZN=n6484
.gate NOR2_X1   A1=n6452 A2=n6484 ZN=top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14902
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~15_FF_NODE B1=n6446 B2=top^icpu_dat_i~15 ZN=n6486
.gate NOR2_X1   A1=n6452 A2=n6486 ZN=top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14903
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~0 ZN=n6488
.gate AOI21_X1  A=n6488 B1=n4475 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7647
.gate INV_X1    A=top^rf_dataw~1 ZN=n6490
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~1 ZN=n6491
.gate AOI21_X1  A=n6491 B1=n6490 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7648
.gate INV_X1    A=top^spr_dat_cpu~2 ZN=n6493
.gate NAND2_X1  A1=top^rf_dataw~2 A2=n6425 ZN=n6494
.gate OAI21_X1  A=n6494 B1=n6493 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7649
.gate NAND2_X1  A1=n6473 A2=top^spr_dat_cpu~3 ZN=n6496
.gate OAI21_X1  A=n6496 B1=n4647 B2=n6473 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7650
.gate INV_X1    A=top^rf_dataw~4 ZN=n6498
.gate NAND2_X1  A1=n6473 A2=top^spr_dat_cpu~4 ZN=n6499
.gate OAI21_X1  A=n6499 B1=n6498 B2=n6473 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7651
.gate INV_X1    A=top^rf_dataw~5 ZN=n6501
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~5 ZN=n6502
.gate AOI21_X1  A=n6502 B1=n6501 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7652
.gate INV_X1    A=top^rf_dataw~6 ZN=n6504
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~6 ZN=n6505
.gate AOI21_X1  A=n6505 B1=n6504 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7653
.gate INV_X1    A=top^rf_dataw~7 ZN=n6507
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~7 ZN=n6508
.gate AOI21_X1  A=n6508 B1=n6507 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7654
.gate INV_X1    A=top^rf_dataw~8 ZN=n6510
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~8 ZN=n6511
.gate AOI21_X1  A=n6511 B1=n6510 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7655
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~9 ZN=n6513
.gate AOI21_X1  A=n6513 B1=n4926 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7656
.gate INV_X1    A=top^rf_dataw~10 ZN=n6515
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~10 ZN=n6516
.gate AOI21_X1  A=n6516 B1=n6515 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7657
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~11 ZN=n6518
.gate AOI21_X1  A=n6518 B1=n5002 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7658
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~12 ZN=n6520
.gate AOI21_X1  A=n6520 B1=n5042 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7659
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~13 ZN=n6522
.gate AOI21_X1  A=n6522 B1=n5083 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7660
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~14 ZN=n6524
.gate AOI21_X1  A=n6524 B1=n5125 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7661
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~15 ZN=n6526
.gate AOI21_X1  A=n6526 B1=n5161 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7662
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~16 ZN=n6528
.gate AOI21_X1  A=n6528 B1=n5211 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7663
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~17 ZN=n6530
.gate AOI21_X1  A=n6530 B1=n5246 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7664
.gate INV_X1    A=top^rf_dataw~18 ZN=n6532
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~18 ZN=n6533
.gate AOI21_X1  A=n6533 B1=n6532 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7665
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~19 ZN=n6535
.gate AOI21_X1  A=n6535 B1=n5320 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7666
.gate INV_X1    A=top^rf_dataw~20 ZN=n6537
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~20 ZN=n6538
.gate AOI21_X1  A=n6538 B1=n6537 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7667
.gate INV_X1    A=top^rf_dataw~21 ZN=n6540
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~21 ZN=n6541
.gate AOI21_X1  A=n6541 B1=n6540 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7668
.gate INV_X1    A=top^rf_dataw~22 ZN=n6543
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~22 ZN=n6544
.gate AOI21_X1  A=n6544 B1=n6543 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7669
.gate INV_X1    A=top^rf_dataw~23 ZN=n6546
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~23 ZN=n6547
.gate AOI21_X1  A=n6547 B1=n6546 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7670
.gate INV_X1    A=top^rf_dataw~24 ZN=n6549
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~24 ZN=n6550
.gate AOI21_X1  A=n6550 B1=n6549 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7671
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~25 ZN=n6552
.gate AOI21_X1  A=n6552 B1=n5547 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7672
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~26 ZN=n6554
.gate AOI21_X1  A=n6554 B1=n5590 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7673
.gate INV_X1    A=top^rf_dataw~27 ZN=n6556
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~27 ZN=n6557
.gate AOI21_X1  A=n6557 B1=n6556 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7674
.gate INV_X1    A=top^rf_dataw~28 ZN=n6559
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~28 ZN=n6560
.gate AOI21_X1  A=n6560 B1=n6559 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7675
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~29 ZN=n6562
.gate AOI21_X1  A=n6562 B1=n5695 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7676
.gate NOR2_X1   A1=n6425 A2=top^spr_dat_cpu~30 ZN=n6564
.gate AOI21_X1  A=n6564 B1=n5728 B2=n6425 ZN=top.or1200_rf+or1200_rf^MULTI_PORT_MUX~855^MUX_2~7677
.gate OAI211_X1 A=top^icpu_cycstb_o B=n3109 C1=n3108_1 C2=n3110 ZN=n6566
.gate AND3_X1   A1=n3212 A2=n3187 A3=n6566 ZN=n6567
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~10_FF_NODE ZN=n6568
.gate OAI21_X1  A=n6568 B1=n3412 B2=n6567 ZN=n1372_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~11_FF_NODE ZN=n6570
.gate OAI21_X1  A=n6570 B1=n3426 B2=n6567 ZN=n1377_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~12_FF_NODE ZN=n6572
.gate OAI21_X1  A=n6572 B1=n3445 B2=n6567 ZN=n1382_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~13_FF_NODE ZN=n6574
.gate OAI21_X1  A=n6574 B1=n3466 B2=n6567 ZN=n1387_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~14_FF_NODE ZN=n6576
.gate OAI21_X1  A=n6576 B1=n3487 B2=n6567 ZN=n1392_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~15_FF_NODE ZN=n6578
.gate OAI21_X1  A=n6578 B1=n3507 B2=n6567 ZN=n1397_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~16_FF_NODE ZN=n6580
.gate OAI21_X1  A=n6580 B1=n3528_1 B2=n6567 ZN=n1402_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~17_FF_NODE ZN=n6582
.gate OAI21_X1  A=n6582 B1=n3552 B2=n6567 ZN=n1407_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~18_FF_NODE ZN=n6584
.gate OAI21_X1  A=n6584 B1=n3572 B2=n6567 ZN=n1412_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~19_FF_NODE ZN=n6586
.gate OAI21_X1  A=n6586 B1=n3592 B2=n6567 ZN=n1417_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~20_FF_NODE ZN=n6588
.gate OAI21_X1  A=n6588 B1=n3610 B2=n6567 ZN=n1422_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~21_FF_NODE ZN=n6590
.gate OAI21_X1  A=n6590 B1=n3628_1 B2=n6567 ZN=n1427_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~22_FF_NODE ZN=n6592
.gate OAI21_X1  A=n6592 B1=n3647 B2=n6567 ZN=n1432_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~23_FF_NODE ZN=n6594
.gate OAI21_X1  A=n6594 B1=n3666 B2=n6567 ZN=n1437_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~24_FF_NODE ZN=n6596
.gate OAI21_X1  A=n6596 B1=n3685 B2=n6567 ZN=n1442_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~25_FF_NODE ZN=n6598
.gate OAI21_X1  A=n6598 B1=n3706 B2=n6567 ZN=n1447_1
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~26_FF_NODE ZN=n6600
.gate OAI21_X1  A=n6600 B1=n3726 B2=n6567 ZN=n1452_1
.gate NAND2_X1  A1=n3212 A2=n6566 ZN=n6602
.gate NAND2_X1  A1=n6602 A2=n3187 ZN=n6603
.gate AOI211_X1 A=top^rst B=n3740 C1=n6567 C2=top.or1200_genpc+or1200_genpc^pcreg~27_FF_NODE ZN=n6604
.gate OAI21_X1  A=n6604 B1=n3746 B2=n6603 ZN=n1457_1
.gate AOI211_X1 A=top^rst B=n3760 C1=n6567 C2=top.or1200_genpc+or1200_genpc^pcreg~28_FF_NODE ZN=n6606
.gate OAI21_X1  A=n6606 B1=n3764 B2=n6603 ZN=n1462_1
.gate AOI211_X1 A=top^rst B=n3781 C1=n6567 C2=top.or1200_genpc+or1200_genpc^pcreg~29_FF_NODE ZN=n6608
.gate OAI21_X1  A=n6608 B1=n3785 B2=n6603 ZN=n1467_1
.gate AOI211_X1 A=top^rst B=n3801 C1=n6567 C2=top.or1200_genpc+or1200_genpc^pcreg~30_FF_NODE ZN=n6610
.gate OAI21_X1  A=n6610 B1=n3805 B2=n6603 ZN=n1472_1
.gate AOI211_X1 A=top^rst B=n3826 C1=n6567 C2=top.or1200_genpc+or1200_genpc^pcreg~31_FF_NODE ZN=n6612
.gate OAI21_X1  A=n6612 B1=n3822 B2=n6603 ZN=n1477_1
.gate INV_X1    A=top^rst ZN=n6614
.gate NAND2_X1  A1=n6567 A2=n3239 ZN=n6615
.gate OAI21_X1  A=n6615 B1=n3256 B2=n6567 ZN=n6616
.gate NAND2_X1  A1=n6616 A2=n6614 ZN=n1482_1
.gate INV_X1    A=top.or1200_genpc+or1200_genpc^pcreg~3_FF_NODE ZN=n6618
.gate NAND2_X1  A1=n6567 A2=n6618 ZN=n6619
.gate OAI21_X1  A=n6619 B1=n3270 B2=n6567 ZN=n6620
.gate NAND2_X1  A1=n6620 A2=n6614 ZN=n1487_1
.gate NAND2_X1  A1=n6567 A2=n3300 ZN=n6622
.gate OAI21_X1  A=n6622 B1=n3287 B2=n6567 ZN=n6623
.gate NAND2_X1  A1=n6623 A2=n6614 ZN=n1492_1
.gate NAND2_X1  A1=n6567 A2=n3299 ZN=n6625
.gate OAI21_X1  A=n6625 B1=n3307 B2=n6567 ZN=n6626
.gate NAND2_X1  A1=n6626 A2=n6614 ZN=n1497_1
.gate NAND2_X1  A1=n6567 A2=n3320 ZN=n6628
.gate OAI21_X1  A=n6628 B1=n3323_1 B2=n6567 ZN=n6629
.gate NAND2_X1  A1=n6629 A2=n6614 ZN=n1502_1
.gate MUX2_X1   A=n3343_1 B=n3326 S=n6567 Z=n6631
.gate NAND2_X1  A1=n6631 A2=n6614 ZN=n1507_1
.gate NAND2_X1  A1=n6567 A2=n3381 ZN=n6633
.gate OAI21_X1  A=n6633 B1=n3361 B2=n6567 ZN=n6634
.gate NAND2_X1  A1=n6634 A2=n6614 ZN=n1512_1
.gate INV_X1    A=n3390 ZN=n6636
.gate AOI21_X1  A=top^rst B1=n6567 B2=top.or1200_genpc+or1200_genpc^pcreg~9_FF_NODE ZN=n6637
.gate OAI21_X1  A=n6637 B1=n6636 B2=n6567 ZN=n1517_1
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~0_FF_NODE ZN=n6639
.gate INV_X1    A=top.or1200_except+or1200_except^state~2_FF_NODE ZN=n6640
.gate NOR2_X1   A1=top.or1200_except+or1200_except^state~0_FF_NODE A2=top.or1200_except+or1200_except^state~1_FF_NODE ZN=n6641
.gate NAND2_X1  A1=n6641 A2=n6640 ZN=n6642
.gate NOR2_X1   A1=n3921 A2=top^du_dsr~4 ZN=n6643
.gate INV_X1    A=n6643 ZN=n6644
.gate NOR2_X1   A1=n3918_1 A2=top^du_dsr~7 ZN=n6645
.gate INV_X1    A=n6645 ZN=n6646
.gate NAND2_X1  A1=n6646 A2=n6644 ZN=n6647
.gate AOI22_X1  A1=n3881 A2=top.or1200_ctrl+or1200_ctrl^sig_syscall_FF_NODE B1=n3884 B2=top.or1200_ctrl+or1200_ctrl^sig_trap_FF_NODE ZN=n6648
.gate AOI21_X1  A=top^du_dsr~1 B1=n3876 B2=n3897 ZN=n6649
.gate INV_X1    A=top.or1200_except+or1200_except^ex_exceptflags~0_FF_NODE ZN=n6650
.gate OAI21_X1  A=n3892 B1=n3890 B2=top^dcpu_tag_i~0 ZN=n6651
.gate AOI22_X1  A1=n3895 A2=top.or1200_ctrl+or1200_ctrl^except_illegal_FF_NODE B1=n3900 B2=top.or1200_except+or1200_except^ex_exceptflags~1_FF_NODE ZN=n6652
.gate OAI221_X1 A=n6652 B1=top^du_dsr~3 B2=n6650 C1=n3878_1 C2=n6651 ZN=n6653
.gate NOR2_X1   A1=n6653 A2=n6649 ZN=n6654
.gate OAI221_X1 A=n6654 B1=top^du_dsr~5 B2=n3857 C1=top^ex_freeze C2=n6648 ZN=n6655
.gate NOR2_X1   A1=n6647 A2=n6655 ZN=n6656
.gate NOR2_X1   A1=n6656 A2=n6642 ZN=n6657
.gate NOR3_X1   A1=n6657 A2=top.or1200_except+or1200_except^extend_flush_FF_NODE A3=n3215 ZN=n6658
.gate NAND2_X1  A1=n6658 A2=n6614 ZN=n6659
.gate NOR2_X1   A1=n6659 A2=n3870 ZN=n6660
.gate INV_X1    A=n6660 ZN=n6661
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~0_FF_NODE B1=n6446 B2=top^icpu_dat_i~0 ZN=n6662
.gate NOR2_X1   A1=n6659 A2=n3869 ZN=n6663
.gate INV_X1    A=n6663 ZN=n6664
.gate NOR2_X1   A1=n6664 A2=n6452 ZN=n6665
.gate INV_X1    A=n6665 ZN=n6666
.gate OAI22_X1  A1=n6666 A2=n6662 B1=n6639 B2=n6661 ZN=n1522_1
.gate NAND2_X1  A1=n6435 A2=top.or1200_ctrl+or1200_ctrl^id_insn~13_FF_NODE ZN=n6668
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~13_FF_NODE ZN=n6669
.gate AOI22_X1  A1=n6429 A2=top.or1200_ctrl+or1200_ctrl^id_insn~11_FF_NODE B1=n6669 B2=top.or1200_ctrl+or1200_ctrl^rf_addrw~2_FF_NODE ZN=n6670
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~12_FF_NODE ZN=n6671
.gate OAI22_X1  A1=n6429 A2=top.or1200_ctrl+or1200_ctrl^id_insn~11_FF_NODE B1=n6671 B2=top.or1200_ctrl+or1200_ctrl^rf_addrw~1_FF_NODE ZN=n6672
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~14_FF_NODE ZN=n6673
.gate OAI22_X1  A1=n6432 A2=top.or1200_ctrl+or1200_ctrl^id_insn~12_FF_NODE B1=n6673 B2=top.or1200_ctrl+or1200_ctrl^rf_addrw~3_FF_NODE ZN=n6674
.gate NOR2_X1   A1=n6672 A2=n6674 ZN=n6675
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~15_FF_NODE ZN=n6676
.gate OAI22_X1  A1=n6438 A2=top.or1200_ctrl+or1200_ctrl^id_insn~14_FF_NODE B1=n6676 B2=top.or1200_ctrl+or1200_ctrl^rf_addrw~4_FF_NODE ZN=n6677
.gate AOI211_X1 A=n6474 B=n6677 C1=top.or1200_ctrl+or1200_ctrl^rf_addrw~4_FF_NODE C2=n6676 ZN=n6678
.gate NAND4_X1  A1=n6678 A2=n6668 A3=n6670 A4=n6675 ZN=n6679
.gate NOR2_X1   A1=n6679 A2=top.or1200_ctrl+or1200_ctrl^sel_imm_FF_NODE ZN=n6680
.gate NAND2_X1  A1=top^rf_dataw~0 A2=n6680 ZN=n6681
.gate INV_X1    A=top.or1200_rf+or1200_rf^dataa_saved~32_FF_NODE ZN=n6682
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~0_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~0 ZN=n6683
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^sel_imm_FF_NODE ZN=n6684
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~2_FF_NODE ZN=n6685
.gate OAI22_X1  A1=n6685 A2=top.or1200_ctrl+or1200_ctrl^id_insn~13_FF_NODE B1=n6673 B2=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~3_FF_NODE ZN=n6686
.gate AOI21_X1  A=n6686 B1=n6685 B2=top.or1200_ctrl+or1200_ctrl^id_insn~13_FF_NODE ZN=n6687
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~1_FF_NODE ZN=n6688
.gate OAI22_X1  A1=n6688 A2=top.or1200_ctrl+or1200_ctrl^id_insn~12_FF_NODE B1=n6676 B2=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~4_FF_NODE ZN=n6689
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~3_FF_NODE ZN=n6690
.gate OAI22_X1  A1=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~1_FF_NODE A2=n6671 B1=n6690 B2=top.or1200_ctrl+or1200_ctrl^id_insn~14_FF_NODE ZN=n6691
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~0_FF_NODE ZN=n6692
.gate OAI211_X1 A=top.or1200_wbmux+or1200_wbmux^muxreg_valid_FF_NODE B=n6684 C1=n6692 C2=top.or1200_ctrl+or1200_ctrl^id_insn~11_FF_NODE ZN=n6693
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~4_FF_NODE ZN=n6694
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~11_FF_NODE ZN=n6695
.gate OAI22_X1  A1=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~0_FF_NODE A2=n6695 B1=n6694 B2=top.or1200_ctrl+or1200_ctrl^id_insn~15_FF_NODE ZN=n6696
.gate NOR4_X1   A1=n6689 A2=n6691 A3=n6696 A4=n6693 ZN=n6697
.gate NAND2_X1  A1=n6697 A2=n6687 ZN=n6698
.gate NAND3_X1  A1=n6679 A2=n6684 A3=n6698 ZN=n6699
.gate NOR2_X1   A1=n6699 A2=n6683 ZN=n6700
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~0_FF_NODE ZN=n6701
.gate NAND3_X1  A1=n6679 A2=n6687 A3=n6697 ZN=n6702
.gate OAI22_X1  A1=n6702 A2=n6701 B1=n6639 B2=n6684 ZN=n6703
.gate NOR3_X1   A1=top^ex_freeze A2=n6700 A3=n6703 ZN=n6704
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE ZN=n6705
.gate AOI21_X1  A=n6705 B1=n6681 B2=n6704 ZN=n1527_1
.gate INV_X1    A=n3910 ZN=n6707
.gate NAND2_X1  A1=n6707 A2=top^spr_dat_cpu~10 ZN=n6708
.gate NAND2_X1  A1=n3910 A2=top.or1200_sprs+or1200_sprs^sr~10_FF_NODE ZN=n6709
.gate AOI21_X1  A=n4406 B1=n6708 B2=n6709 ZN=n6710
.gate NAND2_X1  A1=n4411 A2=n3193_1 ZN=n6711
.gate OAI22_X1  A1=n6710 A2=n6711 B1=top.or1200_except+or1200_except^esr~10_FF_NODE B2=n3193_1 ZN=n6712
.gate OAI21_X1  A=n6614 B1=n3188_1 B2=top.or1200_sprs+or1200_sprs^sr~10_FF_NODE ZN=n6713
.gate AOI21_X1  A=n6713 B1=n6712 B2=n3188_1 ZN=n1532_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~10_FF_NODE ZN=n6715
.gate AOI21_X1  A=n6715 B1=n6515 B2=n3904 ZN=n1537_1
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~20_FF_NODE ZN=n6717
.gate AOI22_X1  A1=n6438 A2=top.or1200_ctrl+or1200_ctrl^id_insn~19_FF_NODE B1=n6717 B2=top.or1200_ctrl+or1200_ctrl^rf_addrw~4_FF_NODE ZN=n6718
.gate OAI21_X1  A=n6718 B1=top.or1200_ctrl+or1200_ctrl^rf_addrw~4_FF_NODE B2=n6717 ZN=n6719
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~16_FF_NODE ZN=n6720
.gate OAI22_X1  A1=top.or1200_ctrl+or1200_ctrl^rf_addrw~0_FF_NODE A2=n6720 B1=n6432 B2=top.or1200_ctrl+or1200_ctrl^id_insn~17_FF_NODE ZN=n6721
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~17_FF_NODE ZN=n6722
.gate OAI22_X1  A1=top.or1200_ctrl+or1200_ctrl^rf_addrw~1_FF_NODE A2=n6722 B1=n6438 B2=top.or1200_ctrl+or1200_ctrl^id_insn~19_FF_NODE ZN=n6723
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~18_FF_NODE ZN=n6724
.gate OAI22_X1  A1=n6429 A2=top.or1200_ctrl+or1200_ctrl^id_insn~16_FF_NODE B1=n6724 B2=top.or1200_ctrl+or1200_ctrl^rf_addrw~2_FF_NODE ZN=n6725
.gate AOI211_X1 A=n6474 B=n6725 C1=top.or1200_ctrl+or1200_ctrl^rf_addrw~2_FF_NODE C2=n6724 ZN=n6726
.gate INV_X1    A=n6726 ZN=n6727
.gate NOR4_X1   A1=n6727 A2=n6719 A3=n6721 A4=n6723 ZN=n6728
.gate INV_X1    A=n6728 ZN=n6729
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~10_FF_NODE ZN=n6730
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~10_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~10 ZN=n6731
.gate AOI22_X1  A1=n6690 A2=top.or1200_ctrl+or1200_ctrl^id_insn~19_FF_NODE B1=n6717 B2=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~4_FF_NODE ZN=n6732
.gate OAI21_X1  A=n6732 B1=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~4_FF_NODE B2=n6717 ZN=n6733
.gate OAI22_X1  A1=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~0_FF_NODE A2=n6720 B1=n6685 B2=top.or1200_ctrl+or1200_ctrl^id_insn~18_FF_NODE ZN=n6734
.gate OAI22_X1  A1=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~2_FF_NODE A2=n6724 B1=n6690 B2=top.or1200_ctrl+or1200_ctrl^id_insn~19_FF_NODE ZN=n6735
.gate OR2_X1    A1=n6734 A2=n6735 ZN=n6736
.gate OAI21_X1  A=top.or1200_wbmux+or1200_wbmux^muxreg_valid_FF_NODE B1=n6688 B2=top.or1200_ctrl+or1200_ctrl^id_insn~17_FF_NODE ZN=n6737
.gate OAI22_X1  A1=n6692 A2=top.or1200_ctrl+or1200_ctrl^id_insn~16_FF_NODE B1=n6722 B2=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~1_FF_NODE ZN=n6738
.gate NOR4_X1   A1=n6736 A2=n6733 A3=n6737 A4=n6738 ZN=n6739
.gate NOR2_X1   A1=n6728 A2=n6739 ZN=n6740
.gate NAND2_X1  A1=n6729 A2=n6739 ZN=n6741
.gate INV_X1    A=n6741 ZN=n6742
.gate AOI22_X1  A1=n6742 A2=n6730 B1=n6731 B2=n6740 ZN=n6743
.gate OAI21_X1  A=n6743 B1=top^rf_dataw~10 B2=n6729 ZN=n6744
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~10_FF_NODE ZN=n6745
.gate AOI21_X1  A=n6745 B1=n6744 B2=n3904 ZN=n1542_1
.gate NAND2_X1  A1=n5705 A2=n5710 ZN=n6747
.gate NAND3_X1  A1=n5706 A2=n5735 A3=n5730 ZN=n6748
.gate INV_X1    A=n5603 ZN=n6749
.gate INV_X1    A=n5223 ZN=n6750
.gate NOR3_X1   A1=n5013 A2=n5005 A3=n5051 ZN=n6751
.gate NAND3_X1  A1=n4766 A2=n4744 A3=n4794 ZN=n6752
.gate OAI21_X1  A=n6752 B1=n4769 B2=n4794 ZN=n6753
.gate NAND2_X1  A1=n4701 A2=n4650 ZN=n6754
.gate AOI22_X1  A1=n5004 A2=n5051 B1=n5747 B2=n5739 ZN=n6755
.gate NAND4_X1  A1=n6755 A2=n4514 A3=n4404 A4=n4408_1 ZN=n6756
.gate NOR3_X1   A1=n4607 A2=n4571 A3=n6756 ZN=n6757
.gate NAND3_X1  A1=n6757 A2=n4711 A3=n6754 ZN=n6758
.gate NOR3_X1   A1=n4834 A2=n4764 A3=n6758 ZN=n6759
.gate NAND2_X1  A1=n6759 A2=n6753 ZN=n6760
.gate NOR3_X1   A1=n4945 A2=n4904 A3=n6760 ZN=n6761
.gate NAND2_X1  A1=n4972 A2=n6761 ZN=n6762
.gate AOI211_X1 A=n6762 B=n6751 C1=n5007 C2=n5013 ZN=n6763
.gate NAND4_X1  A1=n5177 A2=n5097 A3=n5139 A4=n6763 ZN=n6764
.gate NOR3_X1   A1=n5260 A2=n6750 A3=n6764 ZN=n6765
.gate NAND3_X1  A1=n5332 A2=n5300 A3=n6765 ZN=n6766
.gate NOR3_X1   A1=n5405 A2=n5369 A3=n6766 ZN=n6767
.gate NAND2_X1  A1=n5440 A2=n6767 ZN=n6768
.gate AOI21_X1  A=n6768 B1=n5479 B2=n5518 ZN=n6769
.gate OAI21_X1  A=n6769 B1=n5475 B2=n5518 ZN=n6770
.gate NOR4_X1   A1=n5639 A2=n6749 A3=n5562 A4=n6770 ZN=n6771
.gate NAND4_X1  A1=n6748 A2=n5672 A3=n6771 A4=n6747 ZN=n6772
.gate NAND2_X1  A1=n3910 A2=top.or1200_sprs+or1200_sprs^sr~9_FF_NODE ZN=n6773
.gate NAND2_X1  A1=n6707 A2=top^spr_dat_cpu~9 ZN=n6774
.gate AOI21_X1  A=n3915 B1=n6774 B2=n6773 ZN=n6775
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^comp_op~1_FF_NODE ZN=n6776
.gate NOR4_X1   A1=n4530 A2=n4403_1 A3=n4567 A4=n5730 ZN=n6777
.gate XNOR2_X1  A=top.or1200_ctrl+or1200_ctrl^ex_insn~21_FF_NODE B=top.or1200_ctrl+or1200_ctrl^ex_insn~23_FF_NODE ZN=n6778
.gate NAND2_X1  A1=n6777 A2=n6778 ZN=n6779
.gate NOR2_X1   A1=n3957 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~24_FF_NODE ZN=n6780
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~24_FF_NODE ZN=n6781
.gate NOR2_X1   A1=n6781 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~31_FF_NODE ZN=n6782
.gate OAI21_X1  A=n5730 B1=n6780 B2=n6782 ZN=n6783
.gate OAI21_X1  A=n6783 B1=n4631 B2=n5730 ZN=n6784
.gate OR2_X1    A1=n6777 A2=n5798 ZN=n6785
.gate NAND3_X1  A1=n6785 A2=n3710 A3=n6779 ZN=n6786
.gate AOI22_X1  A1=n6786 A2=n6776 B1=n6779 B2=n6784 ZN=n6787
.gate NAND2_X1  A1=n6784 A2=n6779 ZN=n6788
.gate AOI21_X1  A=top.or1200_ctrl+or1200_ctrl^ex_insn~23_FF_NODE B1=n6785 B2=n6776 ZN=n6789
.gate OAI211_X1 A=top.or1200_ctrl+or1200_ctrl^alu_op~2_FF_NODE B=n3913_1 C1=n6789 C2=n6788 ZN=n6790
.gate AOI21_X1  A=n5697 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~31_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~31_FF_NODE ZN=n6791
.gate OAI211_X1 A=n6791 B=n5704 C1=n3974 C2=n5642 ZN=n6792
.gate INV_X1    A=n5468 ZN=n6793
.gate NAND4_X1  A1=n6793 A2=n5572 A3=n5637 A4=n5557 ZN=n6794
.gate AOI21_X1  A=n5357 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~20_FF_NODE ZN=n6795
.gate OAI211_X1 A=n6795 B=n5394 C1=n3993 C2=n3660 ZN=n6796
.gate NOR3_X1   A1=n6792 A2=n6796 A3=n6794 ZN=n6797
.gate NAND3_X1  A1=n4943 A2=n4569 A3=n4832 ZN=n6798
.gate AOI211_X1 A=n4565 B=n4442 C1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE C2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE ZN=n6799
.gate NOR4_X1   A1=n4650 A2=n4704 A3=n4934 A4=n4967 ZN=n6800
.gate NAND2_X1  A1=n6799 A2=n6800 ZN=n6801
.gate AOI22_X1  A1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~16_FF_NODE A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~16_FF_NODE B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~17_FF_NODE ZN=n6802
.gate NOR2_X1   A1=n5249 A2=n5291 ZN=n6803
.gate NOR2_X1   A1=n5005 A2=n5047 ZN=n6804
.gate NOR2_X1   A1=n5086 A2=n5127 ZN=n6805
.gate NAND4_X1  A1=n6803 A2=n6804 A3=n6805 A4=n6802 ZN=n6806
.gate NOR3_X1   A1=n6801 A2=n6798 A3=n6806 ZN=n6807
.gate AOI21_X1  A=n3192 B1=n6807 B2=n6797 ZN=n6808
.gate OAI21_X1  A=n6808 B1=n6790 B2=n6787 ZN=n6809
.gate NOR2_X1   A1=n6775 A2=n6809 ZN=n6810
.gate NAND2_X1  A1=n6772 A2=n6810 ZN=n6811
.gate INV_X1    A=n5301 ZN=n6812
.gate INV_X1    A=n5099 ZN=n6813
.gate OR3_X1    A1=n4517 A2=n4409 A3=n4699 ZN=n6814
.gate NOR4_X1   A1=n4658_1 A2=n4574 A3=n4611 A4=n6814 ZN=n6815
.gate NAND2_X1  A1=n6815 A2=n4713_1 ZN=n6816
.gate NOR3_X1   A1=n4797 A2=n4773 A3=n6816 ZN=n6817
.gate NAND3_X1  A1=n4910 A2=n4836 A3=n6817 ZN=n6818
.gate NOR4_X1   A1=n5015 A2=n4946 A3=n4973 A4=n6818 ZN=n6819
.gate NAND3_X1  A1=n6813 A2=n5059 A3=n6819 ZN=n6820
.gate NOR4_X1   A1=n5224 A2=n5140 A3=n5175 A4=n6820 ZN=n6821
.gate NAND4_X1  A1=n5334 A2=n5262 A3=n6812 A4=n6821 ZN=n6822
.gate NOR4_X1   A1=n5455 A2=n5370 A3=n5406 A4=n6822 ZN=n6823
.gate NAND3_X1  A1=n5524 A2=n5481 A3=n6823 ZN=n6824
.gate NOR4_X1   A1=n5640 A2=n5566 A3=n5604 A4=n6824 ZN=n6825
.gate NAND3_X1  A1=n6825 A2=n5708 A3=n5673 ZN=n6826
.gate NOR2_X1   A1=n6826 A2=n5744 ZN=n6827
.gate OAI22_X1  A1=n6827 A2=n6811 B1=top.or1200_except+or1200_except^esr~9_FF_NODE B2=n3193_1 ZN=n6828
.gate OAI21_X1  A=n6614 B1=n3188_1 B2=top.or1200_sprs+or1200_sprs^sr~9_FF_NODE ZN=n6829
.gate AOI21_X1  A=n6829 B1=n6828 B2=n3188_1 ZN=n1547_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~9_FF_NODE ZN=n6831
.gate AOI21_X1  A=n6831 B1=n4926 B2=n3904 ZN=n1552_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~9_FF_NODE ZN=n6833
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~9_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~9 ZN=n6834
.gate AOI22_X1  A1=n6742 A2=n6833 B1=n6740 B2=n6834 ZN=n6835
.gate OAI21_X1  A=n6835 B1=top^rf_dataw~9 B2=n6729 ZN=n6836
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~9_FF_NODE ZN=n6837
.gate AOI21_X1  A=n6837 B1=n6836 B2=n3904 ZN=n1557_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~11_FF_NODE ZN=n6839
.gate AOI21_X1  A=n6839 B1=n5002 B2=n3904 ZN=n1562_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~11_FF_NODE ZN=n6841
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~11_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~11 ZN=n6842
.gate AOI22_X1  A1=n6742 A2=n6841 B1=n6740 B2=n6842 ZN=n6843
.gate OAI21_X1  A=n6843 B1=top^rf_dataw~11 B2=n6729 ZN=n6844
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~11_FF_NODE ZN=n6845
.gate AOI21_X1  A=n6845 B1=n6844 B2=n3904 ZN=n1567_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~12_FF_NODE ZN=n6847
.gate AOI21_X1  A=n6847 B1=n5042 B2=n3904 ZN=n1572_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~12_FF_NODE ZN=n6849
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~12_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~12 ZN=n6850
.gate AOI22_X1  A1=n6742 A2=n6849 B1=n6740 B2=n6850 ZN=n6851
.gate OAI21_X1  A=n6851 B1=top^rf_dataw~12 B2=n6729 ZN=n6852
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~12_FF_NODE ZN=n6853
.gate AOI21_X1  A=n6853 B1=n6852 B2=n3904 ZN=n1577_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~13_FF_NODE ZN=n6855
.gate AOI21_X1  A=n6855 B1=n5083 B2=n3904 ZN=n1582_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~13_FF_NODE ZN=n6857
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~13_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~13 ZN=n6858
.gate AOI22_X1  A1=n6742 A2=n6857 B1=n6740 B2=n6858 ZN=n6859
.gate OAI21_X1  A=n6859 B1=top^rf_dataw~13 B2=n6729 ZN=n6860
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~13_FF_NODE ZN=n6861
.gate AOI21_X1  A=n6861 B1=n6860 B2=n3904 ZN=n1587_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~14_FF_NODE ZN=n6863
.gate AOI21_X1  A=n6863 B1=n5125 B2=n3904 ZN=n1592_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~14_FF_NODE ZN=n6865
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~14_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~14 ZN=n6866
.gate AOI22_X1  A1=n6742 A2=n6865 B1=n6740 B2=n6866 ZN=n6867
.gate OAI21_X1  A=n6867 B1=top^rf_dataw~14 B2=n6729 ZN=n6868
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~14_FF_NODE ZN=n6869
.gate AOI21_X1  A=n6869 B1=n6868 B2=n3904 ZN=n1597_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~15_FF_NODE ZN=n6871
.gate AOI21_X1  A=n6871 B1=n5161 B2=n3904 ZN=n1602_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~15_FF_NODE ZN=n6873
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~15_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~15 ZN=n6874
.gate AOI22_X1  A1=n6742 A2=n6873 B1=n6740 B2=n6874 ZN=n6875
.gate OAI21_X1  A=n6875 B1=top^rf_dataw~15 B2=n6729 ZN=n6876
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~15_FF_NODE ZN=n6877
.gate AOI21_X1  A=n6877 B1=n6876 B2=n3904 ZN=n1607_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~16_FF_NODE ZN=n6879
.gate AOI21_X1  A=n6879 B1=n5211 B2=n3904 ZN=n1612_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~16_FF_NODE ZN=n6881
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~16_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~16 ZN=n6882
.gate AOI22_X1  A1=n6742 A2=n6881 B1=n6740 B2=n6882 ZN=n6883
.gate OAI21_X1  A=n6883 B1=top^rf_dataw~16 B2=n6729 ZN=n6884
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~16_FF_NODE ZN=n6885
.gate AOI21_X1  A=n6885 B1=n6884 B2=n3904 ZN=n1617_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~17_FF_NODE ZN=n6887
.gate AOI21_X1  A=n6887 B1=n5246 B2=n3904 ZN=n1622_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~17_FF_NODE ZN=n6889
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~17_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~17 ZN=n6890
.gate AOI22_X1  A1=n6742 A2=n6889 B1=n6740 B2=n6890 ZN=n6891
.gate OAI21_X1  A=n6891 B1=top^rf_dataw~17 B2=n6729 ZN=n6892
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~17_FF_NODE ZN=n6893
.gate AOI21_X1  A=n6893 B1=n6892 B2=n3904 ZN=n1627_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~18_FF_NODE ZN=n6895
.gate AOI21_X1  A=n6895 B1=n6532 B2=n3904 ZN=n1632_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~18_FF_NODE ZN=n6897
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~18_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~18 ZN=n6898
.gate AOI22_X1  A1=n6742 A2=n6897 B1=n6740 B2=n6898 ZN=n6899
.gate OAI21_X1  A=n6899 B1=top^rf_dataw~18 B2=n6729 ZN=n6900
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~18_FF_NODE ZN=n6901
.gate AOI21_X1  A=n6901 B1=n6900 B2=n3904 ZN=n1637_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~19_FF_NODE ZN=n6903
.gate AOI21_X1  A=n6903 B1=n5320 B2=n3904 ZN=n1642_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~19_FF_NODE ZN=n6905
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~19_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~19 ZN=n6906
.gate AOI22_X1  A1=n6742 A2=n6905 B1=n6740 B2=n6906 ZN=n6907
.gate OAI21_X1  A=n6907 B1=top^rf_dataw~19 B2=n6729 ZN=n6908
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~19_FF_NODE ZN=n6909
.gate AOI21_X1  A=n6909 B1=n6908 B2=n3904 ZN=n1647_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~20_FF_NODE ZN=n6911
.gate AOI21_X1  A=n6911 B1=n6537 B2=n3904 ZN=n1652_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~20_FF_NODE ZN=n6913
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~20_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~20 ZN=n6914
.gate AOI22_X1  A1=n6742 A2=n6913 B1=n6740 B2=n6914 ZN=n6915
.gate OAI21_X1  A=n6915 B1=top^rf_dataw~20 B2=n6729 ZN=n6916
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~20_FF_NODE ZN=n6917
.gate AOI21_X1  A=n6917 B1=n6916 B2=n3904 ZN=n1657_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~21_FF_NODE ZN=n6919
.gate AOI21_X1  A=n6919 B1=n6540 B2=n3904 ZN=n1662_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~21_FF_NODE ZN=n6921
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~21_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~21 ZN=n6922
.gate AOI22_X1  A1=n6742 A2=n6921 B1=n6740 B2=n6922 ZN=n6923
.gate OAI21_X1  A=n6923 B1=top^rf_dataw~21 B2=n6729 ZN=n6924
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~21_FF_NODE ZN=n6925
.gate AOI21_X1  A=n6925 B1=n6924 B2=n3904 ZN=n1667_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~22_FF_NODE ZN=n6927
.gate AOI21_X1  A=n6927 B1=n6543 B2=n3904 ZN=n1672_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~22_FF_NODE ZN=n6929
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~22_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~22 ZN=n6930
.gate AOI22_X1  A1=n6742 A2=n6929 B1=n6740 B2=n6930 ZN=n6931
.gate OAI21_X1  A=n6931 B1=top^rf_dataw~22 B2=n6729 ZN=n6932
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~22_FF_NODE ZN=n6933
.gate AOI21_X1  A=n6933 B1=n6932 B2=n3904 ZN=n1677_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~23_FF_NODE ZN=n6935
.gate AOI21_X1  A=n6935 B1=n6546 B2=n3904 ZN=n1682_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~23_FF_NODE ZN=n6937
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~23_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~23 ZN=n6938
.gate AOI22_X1  A1=n6742 A2=n6937 B1=n6740 B2=n6938 ZN=n6939
.gate OAI21_X1  A=n6939 B1=top^rf_dataw~23 B2=n6729 ZN=n6940
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~23_FF_NODE ZN=n6941
.gate AOI21_X1  A=n6941 B1=n6940 B2=n3904 ZN=n1687_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~24_FF_NODE ZN=n6943
.gate AOI21_X1  A=n6943 B1=n6549 B2=n3904 ZN=n1692_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~24_FF_NODE ZN=n6945
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~24_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~24 ZN=n6946
.gate AOI22_X1  A1=n6742 A2=n6945 B1=n6740 B2=n6946 ZN=n6947
.gate OAI21_X1  A=n6947 B1=top^rf_dataw~24 B2=n6729 ZN=n6948
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~24_FF_NODE ZN=n6949
.gate AOI21_X1  A=n6949 B1=n6948 B2=n3904 ZN=n1697_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~25_FF_NODE ZN=n6951
.gate AOI21_X1  A=n6951 B1=n5547 B2=n3904 ZN=n1702_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~25_FF_NODE ZN=n6953
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~25_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~25 ZN=n6954
.gate AOI22_X1  A1=n6742 A2=n6953 B1=n6740 B2=n6954 ZN=n6955
.gate OAI21_X1  A=n6955 B1=top^rf_dataw~25 B2=n6729 ZN=n6956
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~25_FF_NODE ZN=n6957
.gate AOI21_X1  A=n6957 B1=n6956 B2=n3904 ZN=n1707_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~26_FF_NODE ZN=n6959
.gate AOI21_X1  A=n6959 B1=n5590 B2=n3904 ZN=n1712_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~26_FF_NODE ZN=n6961
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~26_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~26 ZN=n6962
.gate AOI22_X1  A1=n6742 A2=n6961 B1=n6740 B2=n6962 ZN=n6963
.gate OAI21_X1  A=n6963 B1=top^rf_dataw~26 B2=n6729 ZN=n6964
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~26_FF_NODE ZN=n6965
.gate AOI21_X1  A=n6965 B1=n6964 B2=n3904 ZN=n1717_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~27_FF_NODE ZN=n6967
.gate AOI21_X1  A=n6967 B1=n6556 B2=n3904 ZN=n1722_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~27_FF_NODE ZN=n6969
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~27_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~27 ZN=n6970
.gate AOI22_X1  A1=n6742 A2=n6969 B1=n6740 B2=n6970 ZN=n6971
.gate OAI21_X1  A=n6971 B1=top^rf_dataw~27 B2=n6729 ZN=n6972
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~27_FF_NODE ZN=n6973
.gate AOI21_X1  A=n6973 B1=n6972 B2=n3904 ZN=n1727_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~28_FF_NODE ZN=n6975
.gate AOI21_X1  A=n6975 B1=n6559 B2=n3904 ZN=n1732_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~28_FF_NODE ZN=n6977
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~28_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~28 ZN=n6978
.gate AOI22_X1  A1=n6742 A2=n6977 B1=n6740 B2=n6978 ZN=n6979
.gate OAI21_X1  A=n6979 B1=top^rf_dataw~28 B2=n6729 ZN=n6980
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~28_FF_NODE ZN=n6981
.gate AOI21_X1  A=n6981 B1=n6980 B2=n3904 ZN=n1737_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~29_FF_NODE ZN=n6983
.gate AOI21_X1  A=n6983 B1=n5695 B2=n3904 ZN=n1742_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~29_FF_NODE ZN=n6985
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~29_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~29 ZN=n6986
.gate AOI22_X1  A1=n6742 A2=n6985 B1=n6740 B2=n6986 ZN=n6987
.gate OAI21_X1  A=n6987 B1=top^rf_dataw~29 B2=n6729 ZN=n6988
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~29_FF_NODE ZN=n6989
.gate AOI21_X1  A=n6989 B1=n6988 B2=n3904 ZN=n1747_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~30_FF_NODE ZN=n6991
.gate AOI21_X1  A=n6991 B1=n5728 B2=n3904 ZN=n1752_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~30_FF_NODE ZN=n6993
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~30_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~30 ZN=n6994
.gate AOI22_X1  A1=n6742 A2=n6993 B1=n6740 B2=n6994 ZN=n6995
.gate OAI21_X1  A=n6995 B1=top^rf_dataw~30 B2=n6729 ZN=n6996
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~30_FF_NODE ZN=n6997
.gate AOI21_X1  A=n6997 B1=n6996 B2=n3904 ZN=n1757_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~31_FF_NODE ZN=n6999
.gate AOI21_X1  A=n6999 B1=n6424 B2=n3904 ZN=n1762_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~31_FF_NODE ZN=n7001
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~31_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~31 ZN=n7002
.gate AOI22_X1  A1=n6742 A2=n7001 B1=n6740 B2=n7002 ZN=n7003
.gate OAI21_X1  A=n7003 B1=top^rf_dataw~31 B2=n6729 ZN=n7004
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~31_FF_NODE ZN=n7005
.gate AOI21_X1  A=n7005 B1=n7004 B2=n3904 ZN=n1767_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~0_FF_NODE ZN=n7007
.gate AOI21_X1  A=n7007 B1=n4475 B2=n3904 ZN=n1772_1
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~0_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~0 ZN=n7009
.gate AOI22_X1  A1=n6742 A2=n6701 B1=n6740 B2=n7009 ZN=n7010
.gate OAI21_X1  A=n7010 B1=top^rf_dataw~0 B2=n6729 ZN=n7011
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~0_FF_NODE ZN=n7012
.gate AOI21_X1  A=n7012 B1=n7011 B2=n3904 ZN=n1777_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~1_FF_NODE ZN=n7014
.gate AOI21_X1  A=n7014 B1=n6490 B2=n3904 ZN=n1782_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~1_FF_NODE ZN=n7016
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~1_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~1 ZN=n7017
.gate AOI22_X1  A1=n6742 A2=n7016 B1=n6740 B2=n7017 ZN=n7018
.gate OAI21_X1  A=n7018 B1=top^rf_dataw~1 B2=n6729 ZN=n7019
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~1_FF_NODE ZN=n7020
.gate AOI21_X1  A=n7020 B1=n7019 B2=n3904 ZN=n1787_1
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_wbmux+or1200_wbmux^muxreg~2_FF_NODE ZN=n7022
.gate NAND2_X1  A1=top^rf_dataw~2 A2=n3904 ZN=n7023
.gate AOI21_X1  A=top^rst B1=n7023 B2=n7022 ZN=n1792_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~2_FF_NODE ZN=n7025
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~2_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~2 ZN=n7026
.gate AOI22_X1  A1=n6742 A2=n7025 B1=n6740 B2=n7026 ZN=n7027
.gate OAI21_X1  A=n7027 B1=top^rf_dataw~2 B2=n6729 ZN=n7028
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~2_FF_NODE ZN=n7029
.gate AOI21_X1  A=n7029 B1=n7028 B2=n3904 ZN=n1797_1
.gate NAND2_X1  A1=top^rf_dataw~3 A2=n3904 ZN=n7031
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_wbmux+or1200_wbmux^muxreg~3_FF_NODE ZN=n7032
.gate AOI21_X1  A=top^rst B1=n7031 B2=n7032 ZN=n1802_1
.gate NAND2_X1  A1=top^rf_dataw~3 A2=n6728 ZN=n7034
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~3_FF_NODE ZN=n7035
.gate INV_X1    A=n6740 ZN=n7036
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~3_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~3 ZN=n7037
.gate OAI22_X1  A1=n7036 A2=n7037 B1=n6741 B2=n7035 ZN=n7038
.gate NOR2_X1   A1=top^ex_freeze A2=n7038 ZN=n7039
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~3_FF_NODE ZN=n7040
.gate AOI21_X1  A=n7040 B1=n7034 B2=n7039 ZN=n1807_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~4_FF_NODE ZN=n7042
.gate AOI21_X1  A=n7042 B1=n6498 B2=n3904 ZN=n1812_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~4_FF_NODE ZN=n7044
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~4_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~4 ZN=n7045
.gate AOI22_X1  A1=n6742 A2=n7044 B1=n6740 B2=n7045 ZN=n7046
.gate OAI21_X1  A=n7046 B1=top^rf_dataw~4 B2=n6729 ZN=n7047
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~4_FF_NODE ZN=n7048
.gate AOI21_X1  A=n7048 B1=n7047 B2=n3904 ZN=n1817_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~5_FF_NODE ZN=n7050
.gate AOI21_X1  A=n7050 B1=n6501 B2=n3904 ZN=n1822_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~5_FF_NODE ZN=n7052
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~5_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~5 ZN=n7053
.gate AOI22_X1  A1=n6742 A2=n7052 B1=n6740 B2=n7053 ZN=n7054
.gate OAI21_X1  A=n7054 B1=top^rf_dataw~5 B2=n6729 ZN=n7055
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~5_FF_NODE ZN=n7056
.gate AOI21_X1  A=n7056 B1=n7055 B2=n3904 ZN=n1827_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~6_FF_NODE ZN=n7058
.gate AOI21_X1  A=n7058 B1=n6504 B2=n3904 ZN=n1832_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~6_FF_NODE ZN=n7060
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~6_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~6 ZN=n7061
.gate AOI22_X1  A1=n6742 A2=n7060 B1=n6740 B2=n7061 ZN=n7062
.gate OAI21_X1  A=n7062 B1=top^rf_dataw~6 B2=n6729 ZN=n7063
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~6_FF_NODE ZN=n7064
.gate AOI21_X1  A=n7064 B1=n7063 B2=n3904 ZN=n1837_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~7_FF_NODE ZN=n7066
.gate AOI21_X1  A=n7066 B1=n6507 B2=n3904 ZN=n1842_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~7_FF_NODE ZN=n7068
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~7_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~7 ZN=n7069
.gate AOI22_X1  A1=n6742 A2=n7068 B1=n6740 B2=n7069 ZN=n7070
.gate OAI21_X1  A=n7070 B1=top^rf_dataw~7 B2=n6729 ZN=n7071
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~7_FF_NODE ZN=n7072
.gate AOI21_X1  A=n7072 B1=n7071 B2=n3904 ZN=n1847_1
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_wbmux+or1200_wbmux^muxreg~8_FF_NODE ZN=n7074
.gate AOI21_X1  A=n7074 B1=n6510 B2=n3904 ZN=n1852_1
.gate INV_X1    A=top.or1200_wbmux+or1200_wbmux^muxreg~8_FF_NODE ZN=n7076
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^dataa_saved~8_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out1~8 ZN=n7077
.gate AOI22_X1  A1=n6742 A2=n7076 B1=n6740 B2=n7077 ZN=n7078
.gate OAI21_X1  A=n7078 B1=top^rf_dataw~8 B2=n6729 ZN=n7079
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_a~8_FF_NODE ZN=n7080
.gate AOI21_X1  A=n7080 B1=n7079 B2=n3904 ZN=n1857_1
.gate NOR3_X1   A1=top.or1200_mult_mac+or1200_mult_mac^div_cntr~0_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^div_cntr~1_FF_NODE A3=top.or1200_mult_mac+or1200_mult_mac^div_cntr~2_FF_NODE ZN=n7082
.gate INV_X1    A=n7082 ZN=n7083
.gate NOR2_X1   A1=n7083 A2=top.or1200_mult_mac+or1200_mult_mac^div_cntr~3_FF_NODE ZN=n7084
.gate INV_X1    A=n7084 ZN=n7085
.gate OR2_X1    A1=n7085 A2=top.or1200_mult_mac+or1200_mult_mac^div_cntr~4_FF_NODE ZN=n7086
.gate NOR2_X1   A1=n7086 A2=top.or1200_mult_mac+or1200_mult_mac^div_cntr~5_FF_NODE ZN=n7087
.gate NOR2_X1   A1=n7087 A2=top^rst ZN=n7088
.gate INV_X1    A=n7088 ZN=n7089
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~62_FF_NODE ZN=n7090
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9775 ZN=n7091
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~61_FF_NODE ZN=n7092
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~60_FF_NODE ZN=n7093
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9773 A2=n7093 ZN=n7094
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~59_FF_NODE ZN=n7095
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9773 A2=n7093 ZN=n7096
.gate INV_X1    A=n7096 ZN=n7097
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~58_FF_NODE ZN=n7098
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9771 A2=n7098 ZN=n7099
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9771 ZN=n7100
.gate NOR2_X1   A1=n7100 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~58_FF_NODE ZN=n7101
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~57_FF_NODE ZN=n7102
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9770 A2=n7102 ZN=n7103
.gate INV_X1    A=n7103 ZN=n7104
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9770 ZN=n7105
.gate NOR2_X1   A1=n7105 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~57_FF_NODE ZN=n7106
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~56_FF_NODE ZN=n7107
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9769 A2=n7107 ZN=n7108
.gate NOR2_X1   A1=n6393 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~56_FF_NODE ZN=n7109
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9764 ZN=n7110
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9763 ZN=n7111
.gate NOR2_X1   A1=n6278 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~33_FF_NODE ZN=n7112
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~32_FF_NODE ZN=n7113
.gate XNOR2_X1  A=n6275 B=n4510 ZN=n7114
.gate NAND3_X1  A1=n7114 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE A3=n7113 ZN=n7115
.gate NAND3_X1  A1=n6145 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE A3=n7113 ZN=n7116
.gate AOI22_X1  A1=n7115 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~33_FF_NODE B1=n6280 B2=n7116 ZN=n7117
.gate NOR3_X1   A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9747 A2=n7117 A3=n7112 ZN=n7118
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~34_FF_NODE ZN=n7119
.gate NOR2_X1   A1=n7117 A2=n7112 ZN=n7120
.gate NOR2_X1   A1=n7120 A2=n6284 ZN=n7121
.gate NOR2_X1   A1=n7121 A2=n7119 ZN=n7122
.gate NOR2_X1   A1=n7122 A2=n7118 ZN=n7123
.gate NOR2_X1   A1=n7123 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9748 ZN=n7124
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~35_FF_NODE ZN=n7125
.gate AOI21_X1  A=n7125 B1=n7123 B2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9748 ZN=n7126
.gate NOR2_X1   A1=n7126 A2=n7124 ZN=n7127
.gate OR2_X1    A1=n7127 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9749 ZN=n7128
.gate INV_X1    A=n7128 ZN=n7129
.gate NAND2_X1  A1=n7127 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9749 ZN=n7130
.gate NAND2_X1  A1=n7130 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~36_FF_NODE ZN=n7131
.gate INV_X1    A=n7131 ZN=n7132
.gate NOR2_X1   A1=n7132 A2=n7129 ZN=n7133
.gate NOR2_X1   A1=n7133 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9750 ZN=n7134
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~37_FF_NODE ZN=n7135
.gate AOI21_X1  A=n7135 B1=n7133 B2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9750 ZN=n7136
.gate NOR2_X1   A1=n7136 A2=n7134 ZN=n7137
.gate NOR2_X1   A1=n7137 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9751 ZN=n7138
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~38_FF_NODE ZN=n7139
.gate AOI21_X1  A=n7139 B1=n7137 B2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9751 ZN=n7140
.gate NOR2_X1   A1=n7140 A2=n7138 ZN=n7141
.gate OR2_X1    A1=n7141 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9752 ZN=n7142
.gate INV_X1    A=n7142 ZN=n7143
.gate NAND2_X1  A1=n7141 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9752 ZN=n7144
.gate NAND2_X1  A1=n7144 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~39_FF_NODE ZN=n7145
.gate INV_X1    A=n7145 ZN=n7146
.gate NOR2_X1   A1=n7146 A2=n7143 ZN=n7147
.gate NOR2_X1   A1=n7147 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9753 ZN=n7148
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~40_FF_NODE ZN=n7149
.gate AOI21_X1  A=n7149 B1=n7147 B2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9753 ZN=n7150
.gate NOR2_X1   A1=n7150 A2=n7148 ZN=n7151
.gate NOR2_X1   A1=n7151 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9754 ZN=n7152
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~41_FF_NODE ZN=n7153
.gate AOI21_X1  A=n7153 B1=n7151 B2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9754 ZN=n7154
.gate NOR2_X1   A1=n7154 A2=n7152 ZN=n7155
.gate NOR2_X1   A1=n7155 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9755 ZN=n7156
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~42_FF_NODE ZN=n7157
.gate AOI21_X1  A=n7157 B1=n7155 B2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9755 ZN=n7158
.gate NOR2_X1   A1=n7158 A2=n7156 ZN=n7159
.gate NOR2_X1   A1=n7159 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9756 ZN=n7160
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~43_FF_NODE ZN=n7161
.gate AOI21_X1  A=n7161 B1=n7159 B2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9756 ZN=n7162
.gate NOR2_X1   A1=n7162 A2=n7160 ZN=n7163
.gate NOR2_X1   A1=n7163 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9757 ZN=n7164
.gate NAND2_X1  A1=n7163 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9757 ZN=n7165
.gate NAND2_X1  A1=n7165 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~44_FF_NODE ZN=n7166
.gate INV_X1    A=n7166 ZN=n7167
.gate NOR2_X1   A1=n7167 A2=n7164 ZN=n7168
.gate NOR2_X1   A1=n7168 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9758 ZN=n7169
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~45_FF_NODE ZN=n7170
.gate AOI21_X1  A=n7170 B1=n7168 B2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9758 ZN=n7171
.gate NOR2_X1   A1=n7171 A2=n7169 ZN=n7172
.gate NOR2_X1   A1=n7172 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9759 ZN=n7173
.gate NAND2_X1  A1=n7172 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9759 ZN=n7174
.gate NAND2_X1  A1=n7174 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~46_FF_NODE ZN=n7175
.gate INV_X1    A=n7175 ZN=n7176
.gate NOR2_X1   A1=n7176 A2=n7173 ZN=n7177
.gate NOR2_X1   A1=n7177 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9760 ZN=n7178
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~47_FF_NODE ZN=n7179
.gate AOI21_X1  A=n7179 B1=n7177 B2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9760 ZN=n7180
.gate NOR2_X1   A1=n7180 A2=n7178 ZN=n7181
.gate NOR2_X1   A1=n7181 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9761 ZN=n7182
.gate NAND2_X1  A1=n7181 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9761 ZN=n7183
.gate NAND2_X1  A1=n7183 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~48_FF_NODE ZN=n7184
.gate INV_X1    A=n7184 ZN=n7185
.gate OAI21_X1  A=n6356 B1=n7185 B2=n7182 ZN=n7186
.gate INV_X1    A=n7182 ZN=n7187
.gate NAND3_X1  A1=n7184 A2=n7187 A3=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9762 ZN=n7188
.gate NAND2_X1  A1=n7188 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~49_FF_NODE ZN=n7189
.gate NAND2_X1  A1=n7189 A2=n7186 ZN=n7190
.gate NAND2_X1  A1=n7190 A2=n7111 ZN=n7191
.gate NAND3_X1  A1=n7189 A2=n7186 A3=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9763 ZN=n7192
.gate NAND2_X1  A1=n7192 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~50_FF_NODE ZN=n7193
.gate NAND2_X1  A1=n7193 A2=n7191 ZN=n7194
.gate NAND2_X1  A1=n7194 A2=n7110 ZN=n7195
.gate NAND3_X1  A1=n7193 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9764 A3=n7191 ZN=n7196
.gate NAND2_X1  A1=n7196 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~51_FF_NODE ZN=n7197
.gate NAND2_X1  A1=n7197 A2=n7195 ZN=n7198
.gate NAND2_X1  A1=n7198 A2=n6371 ZN=n7199
.gate NAND3_X1  A1=n7197 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9765 A3=n7195 ZN=n7200
.gate NAND2_X1  A1=n7200 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~52_FF_NODE ZN=n7201
.gate NAND2_X1  A1=n7201 A2=n7199 ZN=n7202
.gate NAND2_X1  A1=n7202 A2=n6375 ZN=n7203
.gate NAND3_X1  A1=n7201 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9766 A3=n7199 ZN=n7204
.gate NAND2_X1  A1=n7204 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~53_FF_NODE ZN=n7205
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9767 B1=n7205 B2=n7203 ZN=n7206
.gate INV_X1    A=n7206 ZN=n7207
.gate NAND3_X1  A1=n7205 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9767 A3=n7203 ZN=n7208
.gate NAND2_X1  A1=n7208 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~54_FF_NODE ZN=n7209
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9768 B1=n7209 B2=n7207 ZN=n7210
.gate NAND3_X1  A1=n7209 A2=n7207 A3=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9768 ZN=n7211
.gate NAND2_X1  A1=n7211 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~55_FF_NODE ZN=n7212
.gate INV_X1    A=n7212 ZN=n7213
.gate NOR2_X1   A1=n7213 A2=n7210 ZN=n7214
.gate NOR2_X1   A1=n7214 A2=n7109 ZN=n7215
.gate NOR2_X1   A1=n7215 A2=n7108 ZN=n7216
.gate OR2_X1    A1=n7216 A2=n7106 ZN=n7217
.gate AOI21_X1  A=n7101 B1=n7217 B2=n7104 ZN=n7218
.gate OAI21_X1  A=n6406 B1=n7218 B2=n7099 ZN=n7219
.gate NOR3_X1   A1=n7218 A2=n6406 A3=n7099 ZN=n7220
.gate OAI211_X1 A=n7097 B=n7219 C1=n7220 C2=n7095 ZN=n7221
.gate NAND3_X1  A1=n7221 A2=n6417 A3=n7094 ZN=n7222
.gate AOI21_X1  A=n6417 B1=n7221 B2=n7094 ZN=n7223
.gate OAI21_X1  A=n7222 B1=n7223 B2=n7092 ZN=n7224
.gate NAND2_X1  A1=n7224 A2=n7091 ZN=n7225
.gate OAI211_X1 A=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9775 B=n7222 C1=n7223 C2=n7092 ZN=n7226
.gate INV_X1    A=n7226 ZN=n7227
.gate OAI21_X1  A=n7225 B1=n7227 B2=n7090 ZN=n7228
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9776 B=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~63_FF_NODE ZN=n7229
.gate INV_X1    A=n7229 ZN=n7230
.gate XNOR2_X1  A=n7228 B=n7230 ZN=n7231
.gate INV_X1    A=n7087 ZN=n7232
.gate NOR2_X1   A1=n7232 A2=top^rst ZN=n7233
.gate INV_X1    A=n7233 ZN=n7234
.gate OAI211_X1 A=top.or1200_mult_mac+or1200_mult_mac^div_free_FF_NODE B=n4418_1 C1=n3911 C2=n4412 ZN=n7235
.gate INV_X1    A=n7235 ZN=n7236
.gate NOR2_X1   A1=n7234 A2=n7236 ZN=n7237
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~0_FF_NODE ZN=n7238
.gate NOR2_X1   A1=n3904 A2=top.or1200_mult_mac+or1200_mult_mac^div_free_FF_NODE ZN=n7239
.gate INV_X1    A=n7239 ZN=n7240
.gate NOR2_X1   A1=n7240 A2=n7238 ZN=n7241
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[0] ZN=n7242
.gate OAI21_X1  A=n7237 B1=n7242 B2=n7241 ZN=n7243
.gate OAI21_X1  A=n7243 B1=n7231 B2=n7089 ZN=n1862_1
.gate NOR2_X1   A1=n7239 A2=n7236 ZN=n7245
.gate AOI22_X1  A1=n7245 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[1] B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~1_FF_NODE B2=n7239 ZN=n7246
.gate NOR2_X1   A1=n7235 A2=top^rst ZN=n3767_2
.gate NAND2_X1  A1=n7087 A2=n3767_2 ZN=n7248
.gate INV_X1    A=n7248 ZN=n7249
.gate AOI22_X1  A1=n7249 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11157 B1=n7088 B2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~0_FF_NODE ZN=n7250
.gate OAI21_X1  A=n7250 B1=n7246 B2=n7234 ZN=n1867_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~1_FF_NODE ZN=n7252
.gate INV_X1    A=n7245 ZN=n7253
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[2] ZN=n7254
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11158 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~2_FF_NODE ZN=n7255
.gate OAI22_X1  A1=n7254 A2=n7255 B1=n7252 B2=n7089 ZN=n1872_1
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[3] ZN=n7257
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11159 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~3_FF_NODE ZN=n7258
.gate OAI22_X1  A1=n7257 A2=n7258 B1=n4583_1 B2=n7089 ZN=n1877_1
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[4] ZN=n7260
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11160 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~4_FF_NODE ZN=n7261
.gate OAI22_X1  A1=n7260 A2=n7261 B1=n4620 B2=n7089 ZN=n1882_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~4_FF_NODE ZN=n7263
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[5] ZN=n7264
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11161 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~5_FF_NODE ZN=n7265
.gate OAI22_X1  A1=n7264 A2=n7265 B1=n7263 B2=n7089 ZN=n1887_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~5_FF_NODE ZN=n7267
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[6] ZN=n7268
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11162 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~6_FF_NODE ZN=n7269
.gate OAI22_X1  A1=n7268 A2=n7269 B1=n7267 B2=n7089 ZN=n1892_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~6_FF_NODE ZN=n7271
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[7] ZN=n7272
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11163 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~7_FF_NODE ZN=n7273
.gate OAI22_X1  A1=n7272 A2=n7273 B1=n7271 B2=n7089 ZN=n1897_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~7_FF_NODE ZN=n7275
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[8] ZN=n7276
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11164 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~8_FF_NODE ZN=n7277
.gate OAI22_X1  A1=n7276 A2=n7277 B1=n7275 B2=n7089 ZN=n1902_1
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[9] ZN=n7279
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11165 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~9_FF_NODE ZN=n7280
.gate OAI22_X1  A1=n7279 A2=n7280 B1=n4855 B2=n7089 ZN=n1907_1
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[10] ZN=n7282
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11166 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~10_FF_NODE ZN=n7283
.gate OAI22_X1  A1=n7282 A2=n7283 B1=n4912 B2=n7089 ZN=n1912_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~10_FF_NODE ZN=n7285
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[11] ZN=n7286
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11167 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~11_FF_NODE ZN=n7287
.gate OAI22_X1  A1=n7286 A2=n7287 B1=n7285 B2=n7089 ZN=n1917_1
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[12] ZN=n7289
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11168 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~12_FF_NODE ZN=n7290
.gate OAI22_X1  A1=n7289 A2=n7290 B1=n4980 B2=n7089 ZN=n1922_1
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[13] ZN=n7292
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11169 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~13_FF_NODE ZN=n7293
.gate OAI22_X1  A1=n7292 A2=n7293 B1=n5023 B2=n7089 ZN=n1927_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~13_FF_NODE ZN=n7295
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[14] ZN=n7296
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11170 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~14_FF_NODE ZN=n7297
.gate OAI22_X1  A1=n7296 A2=n7297 B1=n7295 B2=n7089 ZN=n1932_1
.gate NAND2_X1  A1=n7088 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~14_FF_NODE ZN=n7299
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[15] ZN=n7300
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11171 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~15_FF_NODE ZN=n7301
.gate OAI21_X1  A=n7299 B1=n7300 B2=n7301 ZN=n1937_1
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[16] ZN=n7303
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11172 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~16_FF_NODE ZN=n7304
.gate OAI22_X1  A1=n7303 A2=n7304 B1=n5143 B2=n7089 ZN=n1942_1
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[17] ZN=n7306
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11173 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~17_FF_NODE ZN=n7307
.gate OAI22_X1  A1=n7306 A2=n7307 B1=n5190 B2=n7089 ZN=n1947_1
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[18] ZN=n7309
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11174 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~18_FF_NODE ZN=n7310
.gate OAI22_X1  A1=n7309 A2=n7310 B1=n5228 B2=n7089 ZN=n1952_1
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[19] ZN=n7312
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11175 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~19_FF_NODE ZN=n7313
.gate OAI22_X1  A1=n7312 A2=n7313 B1=n5271 B2=n7089 ZN=n1957_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~19_FF_NODE ZN=n7315
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[20] ZN=n7316
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11176 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~20_FF_NODE ZN=n7317
.gate OAI22_X1  A1=n7316 A2=n7317 B1=n7315 B2=n7089 ZN=n1962_1
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[21] ZN=n7319
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11177 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~21_FF_NODE ZN=n7320
.gate OAI22_X1  A1=n7320 A2=n7319 B1=n5337 B2=n7089 ZN=n1967_1
.gate AOI21_X1  A=n7237 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11178 B2=n7233 ZN=n7322
.gate OAI22_X1  A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[22] B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~22_FF_NODE B2=n7240 ZN=n7323
.gate OAI22_X1  A1=n7323 A2=n7322 B1=n5375 B2=n7089 ZN=n1972_1
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11179 A2=n7249 B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~22_FF_NODE B2=n7088 ZN=n7325
.gate NOR2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~23_FF_NODE ZN=n7326
.gate OAI21_X1  A=n7237 B1=n7239 B2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[23] ZN=n7327
.gate OAI21_X1  A=n7325 B1=n7326 B2=n7327 ZN=n1977_1
.gate NOR2_X1   A1=n7253 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[24] ZN=n7329
.gate OAI221_X1 A=n7233 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11180 B2=n7235 C1=n7240 C2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~24_FF_NODE ZN=n7330
.gate OAI22_X1  A1=n7329 A2=n7330 B1=n5446 B2=n7089 ZN=n1982_1
.gate NOR2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~25_FF_NODE ZN=n7332
.gate OAI21_X1  A=n7237 B1=n7239 B2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[25] ZN=n7333
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11181 A2=n7249 B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~24_FF_NODE B2=n7088 ZN=n7334
.gate OAI21_X1  A=n7334 B1=n7332 B2=n7333 ZN=n1987_1
.gate AND2_X1   A1=n7245 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[26] ZN=n7336
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11182 A2=n7236 ZN=n7337
.gate OAI21_X1  A=n7337 B1=n7240 B2=n5569 ZN=n7338
.gate OAI21_X1  A=n7233 B1=n7336 B2=n7338 ZN=n7339
.gate OAI21_X1  A=n7339 B1=n5531 B2=n7089 ZN=n1992_1
.gate AND2_X1   A1=n7245 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[27] ZN=n7341
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11183 A2=n7236 ZN=n7342
.gate OAI21_X1  A=n7342 B1=n7240 B2=n5615 ZN=n7343
.gate OAI21_X1  A=n7233 B1=n7341 B2=n7343 ZN=n7344
.gate OAI21_X1  A=n7344 B1=n5569 B2=n7089 ZN=n1997_1
.gate NOR2_X1   A1=n7240 A2=n5645 ZN=n7346
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[28] ZN=n7347
.gate OAI21_X1  A=n7237 B1=n7347 B2=n7346 ZN=n7348
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11184 A2=n7249 B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~27_FF_NODE B2=n7088 ZN=n7349
.gate NAND2_X1  A1=n7348 A2=n7349 ZN=n2002_1
.gate AND2_X1   A1=n7245 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[29] ZN=n7351
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11185 A2=n7236 ZN=n7352
.gate OAI21_X1  A=n7352 B1=n5677 B2=n7240 ZN=n7353
.gate OAI21_X1  A=n7233 B1=n7353 B2=n7351 ZN=n7354
.gate OAI21_X1  A=n7354 B1=n5645 B2=n7089 ZN=n2007_1
.gate NAND2_X1  A1=n7245 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[30] ZN=n7356
.gate OAI21_X1  A=n7087 B1=n7240 B2=n5714 ZN=n7357
.gate AOI21_X1  A=n7357 B1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11186 B2=n7236 ZN=n7358
.gate OAI21_X1  A=n6614 B1=n7087 B2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~29_FF_NODE ZN=n7359
.gate AOI21_X1  A=n7359 B1=n7358 B2=n7356 ZN=n2012_1
.gate AOI22_X1  A1=n7245 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[31] B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~31_FF_NODE B2=n7239 ZN=n7361
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11187 A2=n7249 B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~30_FF_NODE B2=n7088 ZN=n7362
.gate OAI21_X1  A=n7362 B1=n7361 B2=n7234 ZN=n2017_1
.gate NOR2_X1   A1=n7240 A2=n7113 ZN=n7364
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[32] ZN=n7365
.gate OAI21_X1  A=n7237 B1=n7365 B2=n7364 ZN=n7366
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1529^MUX_2~11188 A2=n7249 B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~31_FF_NODE B2=n7088 ZN=n7367
.gate NAND2_X1  A1=n7366 A2=n7367 ZN=n2022_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~33_FF_NODE ZN=n7369
.gate NOR2_X1   A1=n7240 A2=n7369 ZN=n7370
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[33] ZN=n7371
.gate OAI21_X1  A=n7237 B1=n7371 B2=n7370 ZN=n7372
.gate NOR2_X1   A1=n7228 A2=n7230 ZN=n7373
.gate AND2_X1   A1=n7228 A2=n7230 ZN=n7374
.gate NOR2_X1   A1=n7374 A2=n7373 ZN=n7375
.gate NAND3_X1  A1=n7375 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~32_FF_NODE A3=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9745 ZN=n7376
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9745 ZN=n7377
.gate OAI21_X1  A=n7113 B1=n7231 B2=n7377 ZN=n7378
.gate NAND3_X1  A1=n7378 A2=n7376 A3=n7088 ZN=n7379
.gate NAND2_X1  A1=n7379 A2=n7372 ZN=n2027_1
.gate NOR2_X1   A1=n7240 A2=n7119 ZN=n7381
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[34] ZN=n7382
.gate OAI21_X1  A=n7237 B1=n7382 B2=n7381 ZN=n7383
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9746 B=n7116 ZN=n7384
.gate NAND2_X1  A1=n7375 A2=n7384 ZN=n7385
.gate AOI21_X1  A=n7089 B1=n7385 B2=n7369 ZN=n7386
.gate OAI21_X1  A=n7386 B1=n7369 B2=n7385 ZN=n7387
.gate NAND2_X1  A1=n7387 A2=n7383 ZN=n2032_1
.gate NOR2_X1   A1=n7240 A2=n7125 ZN=n7389
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[35] ZN=n7390
.gate OAI21_X1  A=n7237 B1=n7390 B2=n7389 ZN=n7391
.gate NOR2_X1   A1=n7121 A2=n7118 ZN=n7392
.gate NAND2_X1  A1=n7375 A2=n7392 ZN=n7393
.gate AOI21_X1  A=n7089 B1=n7393 B2=n7119 ZN=n7394
.gate OAI21_X1  A=n7394 B1=n7119 B2=n7393 ZN=n7395
.gate NAND2_X1  A1=n7395 A2=n7391 ZN=n2037_1
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[36] ZN=n7397
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~36_FF_NODE ZN=n7398
.gate NOR2_X1   A1=n7240 A2=n7398 ZN=n7399
.gate OAI21_X1  A=n7237 B1=n7397 B2=n7399 ZN=n7400
.gate XNOR2_X1  A=n7123 B=n6289 ZN=n7401
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~35_FF_NODE B1=n7375 B2=n7401 ZN=n7402
.gate NAND3_X1  A1=n7375 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~35_FF_NODE A3=n7401 ZN=n7403
.gate NAND2_X1  A1=n7403 A2=n7088 ZN=n7404
.gate OAI21_X1  A=n7400 B1=n7404 B2=n7402 ZN=n2042_1
.gate NOR2_X1   A1=n7231 A2=n7129 ZN=n7406
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~36_FF_NODE B1=n7406 B2=n7130 ZN=n7407
.gate NAND2_X1  A1=n7406 A2=n7132 ZN=n7408
.gate NAND2_X1  A1=n7408 A2=n7088 ZN=n7409
.gate NOR2_X1   A1=n7240 A2=n7135 ZN=n7410
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[37] ZN=n7411
.gate OAI21_X1  A=n7237 B1=n7411 B2=n7410 ZN=n7412
.gate OAI21_X1  A=n7412 B1=n7409 B2=n7407 ZN=n2047_1
.gate XOR2_X1   A=n7133 B=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9750 Z=n7414
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~37_FF_NODE B1=n7375 B2=n7414 ZN=n7415
.gate NAND3_X1  A1=n7375 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~37_FF_NODE A3=n7414 ZN=n7416
.gate NAND2_X1  A1=n7416 A2=n7088 ZN=n7417
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[38] ZN=n7418
.gate NOR2_X1   A1=n7240 A2=n7139 ZN=n7419
.gate OAI21_X1  A=n7237 B1=n7418 B2=n7419 ZN=n7420
.gate OAI21_X1  A=n7420 B1=n7417 B2=n7415 ZN=n2052_1
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[39] ZN=n7422
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~39_FF_NODE ZN=n7423
.gate NOR2_X1   A1=n7240 A2=n7423 ZN=n7424
.gate OAI21_X1  A=n7237 B1=n7422 B2=n7424 ZN=n7425
.gate XOR2_X1   A=n7137 B=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9751 Z=n7426
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~38_FF_NODE B1=n7375 B2=n7426 ZN=n7427
.gate NAND3_X1  A1=n7375 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~38_FF_NODE A3=n7426 ZN=n7428
.gate NAND2_X1  A1=n7428 A2=n7088 ZN=n7429
.gate OAI21_X1  A=n7425 B1=n7429 B2=n7427 ZN=n2057_1
.gate NOR2_X1   A1=n7240 A2=n7149 ZN=n7431
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[40] ZN=n7432
.gate OAI21_X1  A=n7237 B1=n7432 B2=n7431 ZN=n7433
.gate NOR2_X1   A1=n7231 A2=n7143 ZN=n7434
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~39_FF_NODE B1=n7434 B2=n7144 ZN=n7435
.gate NAND2_X1  A1=n7434 A2=n7146 ZN=n7436
.gate NAND2_X1  A1=n7436 A2=n7088 ZN=n7437
.gate OAI21_X1  A=n7433 B1=n7437 B2=n7435 ZN=n2062_1
.gate XOR2_X1   A=n7147 B=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9753 Z=n7439
.gate NAND2_X1  A1=n7375 A2=n7439 ZN=n7440
.gate AOI21_X1  A=n7089 B1=n7440 B2=n7149 ZN=n7441
.gate OAI21_X1  A=n7441 B1=n7149 B2=n7440 ZN=n7442
.gate NOR2_X1   A1=n7240 A2=n7153 ZN=n7443
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[41] ZN=n7444
.gate OAI21_X1  A=n7237 B1=n7444 B2=n7443 ZN=n7445
.gate NAND2_X1  A1=n7442 A2=n7445 ZN=n2067_1
.gate XOR2_X1   A=n7151 B=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9754 Z=n7447
.gate NAND2_X1  A1=n7375 A2=n7447 ZN=n7448
.gate AOI21_X1  A=n7089 B1=n7448 B2=n7153 ZN=n7449
.gate OAI21_X1  A=n7449 B1=n7153 B2=n7448 ZN=n7450
.gate NOR2_X1   A1=n7240 A2=n7157 ZN=n7451
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[42] ZN=n7452
.gate OAI21_X1  A=n7237 B1=n7452 B2=n7451 ZN=n7453
.gate NAND2_X1  A1=n7450 A2=n7453 ZN=n2072_1
.gate NOR2_X1   A1=n7240 A2=n7161 ZN=n7455
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[43] ZN=n7456
.gate OAI21_X1  A=n7237 B1=n7456 B2=n7455 ZN=n7457
.gate NAND2_X1  A1=n7155 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9755 ZN=n7458
.gate NOR2_X1   A1=n7231 A2=n7156 ZN=n7459
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~42_FF_NODE B1=n7459 B2=n7458 ZN=n7460
.gate NAND2_X1  A1=n7459 A2=n7158 ZN=n7461
.gate NAND2_X1  A1=n7461 A2=n7088 ZN=n7462
.gate OAI21_X1  A=n7457 B1=n7462 B2=n7460 ZN=n2077_1
.gate NAND2_X1  A1=n7159 A2=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9756 ZN=n7464
.gate NOR2_X1   A1=n7231 A2=n7160 ZN=n7465
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~43_FF_NODE B1=n7465 B2=n7464 ZN=n7466
.gate NAND2_X1  A1=n7465 A2=n7162 ZN=n7467
.gate NAND2_X1  A1=n7467 A2=n7088 ZN=n7468
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~44_FF_NODE ZN=n7469
.gate NOR2_X1   A1=n7240 A2=n7469 ZN=n7470
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[44] ZN=n7471
.gate OAI21_X1  A=n7237 B1=n7471 B2=n7470 ZN=n7472
.gate OAI21_X1  A=n7472 B1=n7468 B2=n7466 ZN=n2082_1
.gate NOR2_X1   A1=n7240 A2=n7170 ZN=n7474
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[45] ZN=n7475
.gate OAI21_X1  A=n7237 B1=n7475 B2=n7474 ZN=n7476
.gate NOR2_X1   A1=n7231 A2=n7164 ZN=n7477
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~44_FF_NODE B1=n7477 B2=n7165 ZN=n7478
.gate NAND2_X1  A1=n7477 A2=n7167 ZN=n7479
.gate NAND2_X1  A1=n7479 A2=n7088 ZN=n7480
.gate OAI21_X1  A=n7476 B1=n7480 B2=n7478 ZN=n2087_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~46_FF_NODE ZN=n7482
.gate NOR2_X1   A1=n7240 A2=n7482 ZN=n7483
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[46] ZN=n7484
.gate OAI21_X1  A=n7237 B1=n7484 B2=n7483 ZN=n7485
.gate XOR2_X1   A=n7168 B=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9758 Z=n7486
.gate NAND2_X1  A1=n7375 A2=n7486 ZN=n7487
.gate AOI21_X1  A=n7089 B1=n7487 B2=n7170 ZN=n7488
.gate OAI21_X1  A=n7488 B1=n7170 B2=n7487 ZN=n7489
.gate NAND2_X1  A1=n7489 A2=n7485 ZN=n2092_1
.gate NOR2_X1   A1=n7240 A2=n7179 ZN=n7491
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[47] ZN=n7492
.gate OAI21_X1  A=n7237 B1=n7492 B2=n7491 ZN=n7493
.gate NOR2_X1   A1=n7231 A2=n7173 ZN=n7494
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~46_FF_NODE B1=n7494 B2=n7174 ZN=n7495
.gate NAND2_X1  A1=n7494 A2=n7176 ZN=n7496
.gate NAND2_X1  A1=n7496 A2=n7088 ZN=n7497
.gate OAI21_X1  A=n7493 B1=n7497 B2=n7495 ZN=n2097_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~48_FF_NODE ZN=n7499
.gate NOR2_X1   A1=n7240 A2=n7499 ZN=n7500
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[48] ZN=n7501
.gate OAI21_X1  A=n7237 B1=n7501 B2=n7500 ZN=n7502
.gate XOR2_X1   A=n7177 B=top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1572^MUX_2~9760 Z=n7503
.gate NAND2_X1  A1=n7375 A2=n7503 ZN=n7504
.gate AOI21_X1  A=n7089 B1=n7504 B2=n7179 ZN=n7505
.gate OAI21_X1  A=n7505 B1=n7179 B2=n7504 ZN=n7506
.gate NAND2_X1  A1=n7506 A2=n7502 ZN=n2102_1
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[49] ZN=n7508
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~49_FF_NODE ZN=n7509
.gate NOR2_X1   A1=n7240 A2=n7509 ZN=n7510
.gate OAI21_X1  A=n7237 B1=n7508 B2=n7510 ZN=n7511
.gate NOR2_X1   A1=n7231 A2=n7182 ZN=n7512
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~48_FF_NODE B1=n7512 B2=n7183 ZN=n7513
.gate INV_X1    A=n7512 ZN=n7514
.gate OAI21_X1  A=n7088 B1=n7514 B2=n7184 ZN=n7515
.gate OAI21_X1  A=n7511 B1=n7515 B2=n7513 ZN=n2107_1
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[50] ZN=n7517
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~50_FF_NODE ZN=n7518
.gate NOR2_X1   A1=n7240 A2=n7518 ZN=n7519
.gate OAI21_X1  A=n7237 B1=n7517 B2=n7519 ZN=n7520
.gate NAND2_X1  A1=n7375 A2=n7186 ZN=n7521
.gate INV_X1    A=n7521 ZN=n7522
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~49_FF_NODE B1=n7522 B2=n7188 ZN=n7523
.gate OAI21_X1  A=n7088 B1=n7521 B2=n7189 ZN=n7524
.gate OAI21_X1  A=n7520 B1=n7523 B2=n7524 ZN=n2112_1
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[51] ZN=n7526
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~51_FF_NODE ZN=n7527
.gate NOR2_X1   A1=n7240 A2=n7527 ZN=n7528
.gate OAI21_X1  A=n7237 B1=n7526 B2=n7528 ZN=n7529
.gate NAND2_X1  A1=n7375 A2=n7191 ZN=n7530
.gate INV_X1    A=n7530 ZN=n7531
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~50_FF_NODE B1=n7531 B2=n7192 ZN=n7532
.gate OAI21_X1  A=n7088 B1=n7530 B2=n7193 ZN=n7533
.gate OAI21_X1  A=n7529 B1=n7532 B2=n7533 ZN=n2117_1
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[52] ZN=n7535
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~52_FF_NODE ZN=n7536
.gate NOR2_X1   A1=n7240 A2=n7536 ZN=n7537
.gate OAI21_X1  A=n7237 B1=n7535 B2=n7537 ZN=n7538
.gate NAND2_X1  A1=n7375 A2=n7195 ZN=n7539
.gate INV_X1    A=n7539 ZN=n7540
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~51_FF_NODE B1=n7540 B2=n7196 ZN=n7541
.gate OAI21_X1  A=n7088 B1=n7539 B2=n7197 ZN=n7542
.gate OAI21_X1  A=n7538 B1=n7541 B2=n7542 ZN=n2122_1
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[53] ZN=n7544
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~53_FF_NODE ZN=n7545
.gate NOR2_X1   A1=n7240 A2=n7545 ZN=n7546
.gate OAI21_X1  A=n7237 B1=n7544 B2=n7546 ZN=n7547
.gate NAND2_X1  A1=n7375 A2=n7199 ZN=n7548
.gate INV_X1    A=n7548 ZN=n7549
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~52_FF_NODE B1=n7549 B2=n7200 ZN=n7550
.gate OAI21_X1  A=n7088 B1=n7548 B2=n7201 ZN=n7551
.gate OAI21_X1  A=n7547 B1=n7550 B2=n7551 ZN=n2127_1
.gate NAND2_X1  A1=n7375 A2=n7203 ZN=n7553
.gate INV_X1    A=n7553 ZN=n7554
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~53_FF_NODE B1=n7554 B2=n7204 ZN=n7555
.gate OAI21_X1  A=n7088 B1=n7553 B2=n7205 ZN=n7556
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~54_FF_NODE ZN=n7557
.gate NOR2_X1   A1=n7240 A2=n7557 ZN=n7558
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[54] ZN=n7559
.gate OAI21_X1  A=n7237 B1=n7559 B2=n7558 ZN=n7560
.gate OAI21_X1  A=n7560 B1=n7555 B2=n7556 ZN=n2132_1
.gate NOR2_X1   A1=n7231 A2=n7206 ZN=n7562
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~54_FF_NODE B1=n7562 B2=n7208 ZN=n7563
.gate INV_X1    A=n7562 ZN=n7564
.gate OAI21_X1  A=n7088 B1=n7564 B2=n7209 ZN=n7565
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~55_FF_NODE ZN=n7566
.gate NOR2_X1   A1=n7240 A2=n7566 ZN=n7567
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[55] ZN=n7568
.gate OAI21_X1  A=n7237 B1=n7568 B2=n7567 ZN=n7569
.gate OAI21_X1  A=n7569 B1=n7565 B2=n7563 ZN=n2137_1
.gate NOR2_X1   A1=n7240 A2=n7107 ZN=n7571
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[56] ZN=n7572
.gate OAI21_X1  A=n7237 B1=n7572 B2=n7571 ZN=n7573
.gate NOR2_X1   A1=n7231 A2=n7210 ZN=n7574
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~55_FF_NODE B1=n7574 B2=n7211 ZN=n7575
.gate NAND2_X1  A1=n7574 A2=n7213 ZN=n7576
.gate NAND2_X1  A1=n7576 A2=n7088 ZN=n7577
.gate OAI21_X1  A=n7573 B1=n7577 B2=n7575 ZN=n2142_1
.gate NOR2_X1   A1=n7240 A2=n7102 ZN=n7579
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[57] ZN=n7580
.gate OAI21_X1  A=n7237 B1=n7580 B2=n7579 ZN=n7581
.gate OR2_X1    A1=n7108 A2=n7109 ZN=n7582
.gate OAI21_X1  A=n7375 B1=n7210 B2=n7213 ZN=n7583
.gate NAND2_X1  A1=n7231 A2=n6393 ZN=n7584
.gate AOI21_X1  A=n7582 B1=n7583 B2=n7584 ZN=n7585
.gate OAI211_X1 A=n7584 B=n7582 C1=n7231 C2=n7214 ZN=n7586
.gate NAND2_X1  A1=n7586 A2=n7088 ZN=n7587
.gate OAI21_X1  A=n7581 B1=n7587 B2=n7585 ZN=n2147_1
.gate NOR2_X1   A1=n7240 A2=n7098 ZN=n7589
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[58] ZN=n7590
.gate OAI21_X1  A=n7237 B1=n7590 B2=n7589 ZN=n7591
.gate OAI21_X1  A=n7105 B1=n7374 B2=n7373 ZN=n7592
.gate OAI221_X1 A=n7592 B1=n7103 B2=n7106 C1=n7231 C2=n7216 ZN=n7593
.gate NOR2_X1   A1=n7106 A2=n7103 ZN=n7594
.gate OAI21_X1  A=n7592 B1=n7231 B2=n7216 ZN=n7595
.gate NAND2_X1  A1=n7595 A2=n7594 ZN=n7596
.gate NAND3_X1  A1=n7596 A2=n7593 A3=n7088 ZN=n7597
.gate NAND2_X1  A1=n7597 A2=n7591 ZN=n2152_1
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[59] ZN=n7599
.gate NOR2_X1   A1=n7240 A2=n7095 ZN=n7600
.gate OAI21_X1  A=n7237 B1=n7599 B2=n7600 ZN=n7601
.gate OR2_X1    A1=n7101 A2=n7099 ZN=n7602
.gate NAND2_X1  A1=n7217 A2=n7104 ZN=n7603
.gate NAND2_X1  A1=n7375 A2=n7603 ZN=n7604
.gate NAND2_X1  A1=n7231 A2=n7100 ZN=n7605
.gate AOI21_X1  A=n7602 B1=n7604 B2=n7605 ZN=n7606
.gate NAND3_X1  A1=n7604 A2=n7602 A3=n7605 ZN=n7607
.gate NAND2_X1  A1=n7607 A2=n7088 ZN=n7608
.gate OAI21_X1  A=n7601 B1=n7608 B2=n7606 ZN=n2157_1
.gate NOR2_X1   A1=n7240 A2=n7093 ZN=n7610
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[60] ZN=n7611
.gate OAI21_X1  A=n7237 B1=n7611 B2=n7610 ZN=n7612
.gate INV_X1    A=n7219 ZN=n7613
.gate NOR3_X1   A1=n7231 A2=n7613 A3=n7220 ZN=n7614
.gate NOR2_X1   A1=n7614 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~59_FF_NODE ZN=n7615
.gate NOR2_X1   A1=n7220 A2=n7095 ZN=n7616
.gate NAND3_X1  A1=n7375 A2=n7219 A3=n7616 ZN=n7617
.gate NAND2_X1  A1=n7617 A2=n7088 ZN=n7618
.gate OAI21_X1  A=n7612 B1=n7615 B2=n7618 ZN=n2162_1
.gate NOR2_X1   A1=n7240 A2=n7092 ZN=n7620
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[61] ZN=n7621
.gate OAI21_X1  A=n7237 B1=n7621 B2=n7620 ZN=n7622
.gate NOR2_X1   A1=n7616 A2=n7613 ZN=n7623
.gate NAND2_X1  A1=n7097 A2=n7094 ZN=n7624
.gate XOR2_X1   A=n7623 B=n7624 Z=n7625
.gate AOI21_X1  A=n7089 B1=n7231 B2=n7093 ZN=n7626
.gate OAI21_X1  A=n7626 B1=n7231 B2=n7625 ZN=n7627
.gate NAND2_X1  A1=n7627 A2=n7622 ZN=n2167_1
.gate NOR2_X1   A1=n7240 A2=n7090 ZN=n7629
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[62] ZN=n7630
.gate OAI21_X1  A=n7237 B1=n7630 B2=n7629 ZN=n7631
.gate INV_X1    A=n7222 ZN=n7632
.gate NOR2_X1   A1=n7632 A2=n7223 ZN=n7633
.gate NAND2_X1  A1=n7375 A2=n7633 ZN=n7634
.gate AOI21_X1  A=n7089 B1=n7634 B2=n7092 ZN=n7635
.gate OAI21_X1  A=n7635 B1=n7092 B2=n7634 ZN=n7636
.gate NAND2_X1  A1=n7636 A2=n7631 ZN=n2172_1
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~62_FF_NODE B1=n7225 B2=n7226 ZN=n7638
.gate NAND3_X1  A1=n7225 A2=n7226 A3=n7229 ZN=n7639
.gate NAND2_X1  A1=n7639 A2=n7088 ZN=n7640
.gate AND2_X1   A1=n7240 A2=top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~1695[63] ZN=n7641
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~63_FF_NODE ZN=n7642
.gate NOR2_X1   A1=n7240 A2=n7642 ZN=n7643
.gate OAI21_X1  A=n7237 B1=n7641 B2=n7643 ZN=n7644
.gate OAI21_X1  A=n7644 B1=n7640 B2=n7638 ZN=n2177_1
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_op_r3~1_FF_NODE ZN=n7646
.gate NOR2_X1   A1=n7646 A2=top.or1200_mult_mac+or1200_mult_mac^mac_op_r3~0_FF_NODE ZN=n7647
.gate NOR2_X1   A1=n7090 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~62_FF_NODE ZN=n7648
.gate INV_X1    A=n7648 ZN=n7649
.gate NOR2_X1   A1=n4333_1 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~62_FF_NODE ZN=n7650
.gate INV_X1    A=n7650 ZN=n7651
.gate NAND2_X1  A1=n4323_1 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~61_FF_NODE ZN=n7652
.gate NAND2_X1  A1=n7092 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~61_FF_NODE ZN=n7653
.gate NAND2_X1  A1=n7093 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~60_FF_NODE ZN=n7654
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~59_FF_NODE ZN=n7655
.gate NOR2_X1   A1=n7655 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~59_FF_NODE ZN=n7656
.gate NAND2_X1  A1=n7098 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~58_FF_NODE ZN=n7657
.gate NOR2_X1   A1=n4283_1 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~57_FF_NODE ZN=n7658
.gate NAND2_X1  A1=n7107 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~56_FF_NODE ZN=n7659
.gate NAND2_X1  A1=n4274 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~56_FF_NODE ZN=n7660
.gate AND2_X1   A1=n7659 A2=n7660 ZN=n7661
.gate NOR2_X1   A1=n7566 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~55_FF_NODE ZN=n7662
.gate INV_X1    A=n7662 ZN=n7663
.gate NAND2_X1  A1=n7566 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~55_FF_NODE ZN=n7664
.gate NOR2_X1   A1=n7545 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~53_FF_NODE ZN=n7665
.gate NAND2_X1  A1=n7545 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~53_FF_NODE ZN=n7666
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~52_FF_NODE ZN=n7667
.gate NAND2_X1  A1=n7667 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~52_FF_NODE ZN=n7668
.gate NAND2_X1  A1=n7536 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~52_FF_NODE ZN=n7669
.gate NAND2_X1  A1=n7527 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~51_FF_NODE ZN=n7670
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~51_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~51_FF_NODE ZN=n7671
.gate NAND2_X1  A1=n4216 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~50_FF_NODE ZN=n7672
.gate NOR2_X1   A1=n4216 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~50_FF_NODE ZN=n7673
.gate INV_X1    A=n7673 ZN=n7674
.gate NAND2_X1  A1=n7509 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~49_FF_NODE ZN=n7675
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~49_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~49_FF_NODE ZN=n7676
.gate NOR2_X1   A1=n7509 A2=n4206 ZN=n7677
.gate OR2_X1    A1=n7677 A2=n7676 ZN=n7678
.gate NAND2_X1  A1=n7179 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~47_FF_NODE ZN=n7679
.gate NOR2_X1   A1=n4176 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~46_FF_NODE ZN=n7680
.gate NAND2_X1  A1=n7170 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~45_FF_NODE ZN=n7681
.gate NOR2_X1   A1=n4156 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~44_FF_NODE ZN=n7682
.gate NAND2_X1  A1=n7161 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~43_FF_NODE ZN=n7683
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~42_FF_NODE ZN=n7684
.gate NOR2_X1   A1=n7684 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~42_FF_NODE ZN=n7685
.gate NAND2_X1  A1=n7153 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~41_FF_NODE ZN=n7686
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~40_FF_NODE ZN=n7687
.gate NOR2_X1   A1=n7687 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~40_FF_NODE ZN=n7688
.gate NAND2_X1  A1=n7423 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~39_FF_NODE ZN=n7689
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~39_FF_NODE ZN=n7690
.gate NAND2_X1  A1=n7690 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~39_FF_NODE ZN=n7691
.gate AND2_X1   A1=n7689 A2=n7691 ZN=n7692
.gate NOR2_X1   A1=n7139 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~38_FF_NODE ZN=n7693
.gate INV_X1    A=n7693 ZN=n7694
.gate NAND2_X1  A1=n7139 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~38_FF_NODE ZN=n7695
.gate NAND2_X1  A1=n7135 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~37_FF_NODE ZN=n7696
.gate NOR2_X1   A1=n4080 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~36_FF_NODE ZN=n7697
.gate NAND2_X1  A1=n7125 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~35_FF_NODE ZN=n7698
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~34_FF_NODE ZN=n7699
.gate NOR2_X1   A1=n7699 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~34_FF_NODE ZN=n7700
.gate NAND2_X1  A1=n7369 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~33_FF_NODE ZN=n7701
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~32_FF_NODE ZN=n7702
.gate NOR2_X1   A1=n7702 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~32_FF_NODE ZN=n7703
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~32_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~32_FF_NODE ZN=n7704
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~31_FF_NODE ZN=n7705
.gate NOR2_X1   A1=n7705 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~31_FF_NODE ZN=n7706
.gate NAND2_X1  A1=n7705 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~31_FF_NODE ZN=n7707
.gate NAND2_X1  A1=n5719 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~30_FF_NODE ZN=n7708
.gate NAND2_X1  A1=n5714 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~30_FF_NODE ZN=n7709
.gate NAND2_X1  A1=n5677 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~29_FF_NODE ZN=n7710
.gate NOR2_X1   A1=n5677 A2=n5678 ZN=n7711
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~29_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~29_FF_NODE ZN=n7712
.gate NOR2_X1   A1=n7711 A2=n7712 ZN=n7713
.gate INV_X1    A=n7713 ZN=n7714
.gate NAND2_X1  A1=n4312 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~28_FF_NODE ZN=n7715
.gate NOR2_X1   A1=n4312 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~28_FF_NODE ZN=n7716
.gate NOR2_X1   A1=n5615 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~27_FF_NODE ZN=n7717
.gate NAND2_X1  A1=n5615 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~27_FF_NODE ZN=n7718
.gate NAND2_X1  A1=n4292 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~26_FF_NODE ZN=n7719
.gate NAND2_X1  A1=n5569 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~26_FF_NODE ZN=n7720
.gate NAND2_X1  A1=n5531 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~25_FF_NODE ZN=n7721
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~24_FF_NODE ZN=n7722
.gate NOR2_X1   A1=n7722 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~24_FF_NODE ZN=n7723
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~24_FF_NODE ZN=n7724
.gate NOR2_X1   A1=n7724 A2=n7722 ZN=n7725
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~24_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~24_FF_NODE ZN=n7726
.gate OR2_X1    A1=n7725 A2=n7726 ZN=n7727
.gate NOR2_X1   A1=n5446 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~23_FF_NODE ZN=n7728
.gate NAND2_X1  A1=n5446 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~23_FF_NODE ZN=n7729
.gate OR2_X1    A1=n5412 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~22_FF_NODE ZN=n7730
.gate NAND2_X1  A1=n5412 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~22_FF_NODE ZN=n7731
.gate NAND2_X1  A1=n5375 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~21_FF_NODE ZN=n7732
.gate NAND2_X1  A1=n4245 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~21_FF_NODE ZN=n7733
.gate AND2_X1   A1=n7732 A2=n7733 ZN=n7734
.gate NOR2_X1   A1=n5337 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~20_FF_NODE ZN=n7735
.gate INV_X1    A=n7735 ZN=n7736
.gate NOR2_X1   A1=n4235 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~20_FF_NODE ZN=n7737
.gate INV_X1    A=n7737 ZN=n7738
.gate NAND2_X1  A1=n7315 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~19_FF_NODE ZN=n7739
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~19_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~19_FF_NODE ZN=n7740
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~19_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~19_FF_NODE ZN=n7741
.gate INV_X1    A=n7741 ZN=n7742
.gate NAND2_X1  A1=n7742 A2=n7740 ZN=n7743
.gate INV_X1    A=n7743 ZN=n7744
.gate NOR2_X1   A1=n5228 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~17_FF_NODE ZN=n7745
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~17_FF_NODE ZN=n7746
.gate NOR2_X1   A1=n7746 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~17_FF_NODE ZN=n7747
.gate NAND2_X1  A1=n4196 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~16_FF_NODE ZN=n7748
.gate NOR2_X1   A1=n4196 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~16_FF_NODE ZN=n7749
.gate INV_X1    A=n7749 ZN=n7750
.gate NAND2_X1  A1=n5143 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~15_FF_NODE ZN=n7751
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~14_FF_NODE ZN=n7752
.gate NOR2_X1   A1=n7752 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~14_FF_NODE ZN=n7753
.gate NAND2_X1  A1=n7295 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~13_FF_NODE ZN=n7754
.gate NOR2_X1   A1=n5021 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~12_FF_NODE ZN=n7755
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~12_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~12_FF_NODE ZN=n7756
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~12_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~12_FF_NODE ZN=n7757
.gate INV_X1    A=n7757 ZN=n7758
.gate NAND2_X1  A1=n7758 A2=n7756 ZN=n7759
.gate INV_X1    A=n7759 ZN=n7760
.gate NAND2_X1  A1=n4980 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~11_FF_NODE ZN=n7761
.gate NOR2_X1   A1=n4137 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~10_FF_NODE ZN=n7762
.gate NAND2_X1  A1=n4912 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~9_FF_NODE ZN=n7763
.gate NOR2_X1   A1=n4118_1 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~8_FF_NODE ZN=n7764
.gate NAND2_X1  A1=n7275 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~7_FF_NODE ZN=n7765
.gate NAND2_X1  A1=n4109 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~7_FF_NODE ZN=n7766
.gate AND2_X1   A1=n7765 A2=n7766 ZN=n7767
.gate NOR2_X1   A1=n7271 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~6_FF_NODE ZN=n7768
.gate INV_X1    A=n7768 ZN=n7769
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~6_FF_NODE ZN=n7770
.gate NOR2_X1   A1=n7770 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~6_FF_NODE ZN=n7771
.gate INV_X1    A=n7771 ZN=n7772
.gate NAND2_X1  A1=n7267 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~5_FF_NODE ZN=n7773
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~4_FF_NODE ZN=n7774
.gate NOR2_X1   A1=n7774 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~4_FF_NODE ZN=n7775
.gate NAND2_X1  A1=n4620 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~3_FF_NODE ZN=n7776
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~3_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~3_FF_NODE ZN=n7777
.gate NAND2_X1  A1=n4062 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~2_FF_NODE ZN=n7778
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~2_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~2_FF_NODE ZN=n7779
.gate NAND2_X1  A1=n7252 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~1_FF_NODE ZN=n7780
.gate OAI22_X1  A1=n7238 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~0_FF_NODE B1=n7252 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~1_FF_NODE ZN=n7781
.gate NAND3_X1  A1=n7779 A2=n7781 A3=n7780 ZN=n7782
.gate NAND3_X1  A1=n7782 A2=n7777 A3=n7778 ZN=n7783
.gate NAND2_X1  A1=n7783 A2=n7776 ZN=n7784
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~4_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~4_FF_NODE ZN=n7785
.gate AOI21_X1  A=n7775 B1=n7784 B2=n7785 ZN=n7786
.gate OR2_X1    A1=n7267 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~5_FF_NODE ZN=n7787
.gate AND2_X1   A1=n7787 A2=n7773 ZN=n7788
.gate INV_X1    A=n7788 ZN=n7789
.gate OAI211_X1 A=n7772 B=n7773 C1=n7786 C2=n7789 ZN=n7790
.gate NAND3_X1  A1=n7790 A2=n7767 A3=n7769 ZN=n7791
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~8_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~8_FF_NODE ZN=n7792
.gate INV_X1    A=n7792 ZN=n7793
.gate AOI21_X1  A=n7793 B1=n7791 B2=n7765 ZN=n7794
.gate XOR2_X1   A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~9_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~9_FF_NODE Z=n7795
.gate INV_X1    A=n7795 ZN=n7796
.gate OAI21_X1  A=n7796 B1=n7794 B2=n7764 ZN=n7797
.gate NOR2_X1   A1=n7285 A2=n4137 ZN=n7798
.gate INV_X1    A=n7798 ZN=n7799
.gate NAND2_X1  A1=n7285 A2=n4137 ZN=n7800
.gate NAND2_X1  A1=n7799 A2=n7800 ZN=n7801
.gate INV_X1    A=n7801 ZN=n7802
.gate AOI21_X1  A=n7802 B1=n7797 B2=n7763 ZN=n7803
.gate NAND2_X1  A1=n4146 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~11_FF_NODE ZN=n7804
.gate AND2_X1   A1=n7761 A2=n7804 ZN=n7805
.gate OAI21_X1  A=n7805 B1=n7803 B2=n7762 ZN=n7806
.gate AOI21_X1  A=n7760 B1=n7806 B2=n7761 ZN=n7807
.gate XOR2_X1   A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~13_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~13_FF_NODE Z=n7808
.gate INV_X1    A=n7808 ZN=n7809
.gate OAI21_X1  A=n7809 B1=n7807 B2=n7755 ZN=n7810
.gate NAND2_X1  A1=n7810 A2=n7754 ZN=n7811
.gate XOR2_X1   A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~14_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~14_FF_NODE Z=n7812
.gate INV_X1    A=n7812 ZN=n7813
.gate AOI21_X1  A=n7753 B1=n7811 B2=n7813 ZN=n7814
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~15_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~15_FF_NODE ZN=n7815
.gate INV_X1    A=n7815 ZN=n7816
.gate OAI211_X1 A=n7750 B=n7751 C1=n7814 C2=n7816 ZN=n7817
.gate AOI21_X1  A=n7747 B1=n7817 B2=n7748 ZN=n7818
.gate NOR3_X1   A1=n7818 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~18_FF_NODE A3=n7745 ZN=n7819
.gate OAI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~18_FF_NODE B1=n7818 B2=n7745 ZN=n7820
.gate AOI21_X1  A=n7819 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~18_FF_NODE B2=n7820 ZN=n7821
.gate OAI211_X1 A=n7738 B=n7739 C1=n7821 C2=n7744 ZN=n7822
.gate NAND3_X1  A1=n7822 A2=n7734 A3=n7736 ZN=n7823
.gate NAND3_X1  A1=n7823 A2=n7731 A3=n7732 ZN=n7824
.gate NAND2_X1  A1=n7824 A2=n7730 ZN=n7825
.gate AOI21_X1  A=n7728 B1=n7825 B2=n7729 ZN=n7826
.gate AOI21_X1  A=n7723 B1=n7826 B2=n7727 ZN=n7827
.gate NAND2_X1  A1=n5529 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~25_FF_NODE ZN=n7828
.gate AND2_X1   A1=n7721 A2=n7828 ZN=n7829
.gate INV_X1    A=n7829 ZN=n7830
.gate OAI211_X1 A=n7720 B=n7721 C1=n7827 C2=n7830 ZN=n7831
.gate NAND2_X1  A1=n7831 A2=n7719 ZN=n7832
.gate AOI21_X1  A=n7717 B1=n7832 B2=n7718 ZN=n7833
.gate OAI211_X1 A=n7714 B=n7715 C1=n7833 C2=n7716 ZN=n7834
.gate NAND3_X1  A1=n7834 A2=n7709 A3=n7710 ZN=n7835
.gate NAND2_X1  A1=n7835 A2=n7708 ZN=n7836
.gate AOI21_X1  A=n7706 B1=n7836 B2=n7707 ZN=n7837
.gate AOI21_X1  A=n7703 B1=n7837 B2=n7704 ZN=n7838
.gate NAND2_X1  A1=n4046 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~33_FF_NODE ZN=n7839
.gate AND2_X1   A1=n7701 A2=n7839 ZN=n7840
.gate INV_X1    A=n7840 ZN=n7841
.gate OAI21_X1  A=n7701 B1=n7838 B2=n7841 ZN=n7842
.gate XOR2_X1   A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~34_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~34_FF_NODE Z=n7843
.gate INV_X1    A=n7843 ZN=n7844
.gate AOI21_X1  A=n7700 B1=n7842 B2=n7844 ZN=n7845
.gate XOR2_X1   A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~35_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~35_FF_NODE Z=n7846
.gate OAI21_X1  A=n7698 B1=n7845 B2=n7846 ZN=n7847
.gate XOR2_X1   A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~36_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~36_FF_NODE Z=n7848
.gate INV_X1    A=n7848 ZN=n7849
.gate AOI21_X1  A=n7697 B1=n7847 B2=n7849 ZN=n7850
.gate NAND2_X1  A1=n4089 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~37_FF_NODE ZN=n7851
.gate AND2_X1   A1=n7696 A2=n7851 ZN=n7852
.gate INV_X1    A=n7852 ZN=n7853
.gate OAI211_X1 A=n7695 B=n7696 C1=n7850 C2=n7853 ZN=n7854
.gate NAND3_X1  A1=n7854 A2=n7692 A3=n7694 ZN=n7855
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~40_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~40_FF_NODE ZN=n7856
.gate INV_X1    A=n7856 ZN=n7857
.gate AOI21_X1  A=n7857 B1=n7855 B2=n7689 ZN=n7858
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~41_FF_NODE ZN=n7859
.gate NAND2_X1  A1=n7859 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~41_FF_NODE ZN=n7860
.gate AND2_X1   A1=n7686 A2=n7860 ZN=n7861
.gate OAI21_X1  A=n7861 B1=n7858 B2=n7688 ZN=n7862
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~42_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~42_FF_NODE ZN=n7863
.gate INV_X1    A=n7863 ZN=n7864
.gate AOI21_X1  A=n7864 B1=n7862 B2=n7686 ZN=n7865
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~43_FF_NODE ZN=n7866
.gate NAND2_X1  A1=n7866 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~43_FF_NODE ZN=n7867
.gate AND2_X1   A1=n7683 A2=n7867 ZN=n7868
.gate OAI21_X1  A=n7868 B1=n7865 B2=n7685 ZN=n7869
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~44_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~44_FF_NODE ZN=n7870
.gate INV_X1    A=n7870 ZN=n7871
.gate AOI21_X1  A=n7871 B1=n7869 B2=n7683 ZN=n7872
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~45_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~45_FF_NODE ZN=n7873
.gate INV_X1    A=n7873 ZN=n7874
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~45_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~45_FF_NODE ZN=n7875
.gate NAND2_X1  A1=n7874 A2=n7875 ZN=n7876
.gate OAI21_X1  A=n7876 B1=n7872 B2=n7682 ZN=n7877
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~46_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~46_FF_NODE ZN=n7878
.gate INV_X1    A=n7878 ZN=n7879
.gate AOI21_X1  A=n7879 B1=n7877 B2=n7681 ZN=n7880
.gate XOR2_X1   A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~47_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~47_FF_NODE Z=n7881
.gate INV_X1    A=n7881 ZN=n7882
.gate OAI21_X1  A=n7882 B1=n7880 B2=n7680 ZN=n7883
.gate NAND3_X1  A1=n7883 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~48_FF_NODE A3=n7679 ZN=n7884
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~48_FF_NODE B1=n7883 B2=n7679 ZN=n7885
.gate OAI211_X1 A=n7678 B=n7884 C1=n7885 C2=top.or1200_mult_mac+or1200_mult_mac^mac_r~48_FF_NODE ZN=n7886
.gate NAND3_X1  A1=n7886 A2=n7674 A3=n7675 ZN=n7887
.gate NAND3_X1  A1=n7887 A2=n7671 A3=n7672 ZN=n7888
.gate NAND3_X1  A1=n7888 A2=n7669 A3=n7670 ZN=n7889
.gate NAND2_X1  A1=n7889 A2=n7668 ZN=n7890
.gate AOI21_X1  A=n7665 B1=n7890 B2=n7666 ZN=n7891
.gate NAND2_X1  A1=n7891 A2=n7557 ZN=n7892
.gate INV_X1    A=n7665 ZN=n7893
.gate NAND2_X1  A1=n7890 A2=n7666 ZN=n7894
.gate AOI21_X1  A=n7557 B1=n7894 B2=n7893 ZN=n7895
.gate OAI211_X1 A=n7664 B=n7892 C1=n7895 C2=n4255 ZN=n7896
.gate NAND3_X1  A1=n7896 A2=n7661 A3=n7663 ZN=n7897
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~57_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~57_FF_NODE ZN=n7898
.gate INV_X1    A=n7898 ZN=n7899
.gate AOI21_X1  A=n7899 B1=n7897 B2=n7659 ZN=n7900
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~58_FF_NODE ZN=n7901
.gate NAND2_X1  A1=n7901 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~58_FF_NODE ZN=n7902
.gate AND2_X1   A1=n7657 A2=n7902 ZN=n7903
.gate OAI21_X1  A=n7903 B1=n7900 B2=n7658 ZN=n7904
.gate NAND2_X1  A1=n7904 A2=n7657 ZN=n7905
.gate XOR2_X1   A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~59_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~59_FF_NODE Z=n7906
.gate INV_X1    A=n7906 ZN=n7907
.gate AOI21_X1  A=n7656 B1=n7905 B2=n7907 ZN=n7908
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~60_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~60_FF_NODE ZN=n7909
.gate INV_X1    A=n7909 ZN=n7910
.gate OAI211_X1 A=n7653 B=n7654 C1=n7908 C2=n7910 ZN=n7911
.gate NAND2_X1  A1=n7911 A2=n7652 ZN=n7912
.gate NAND2_X1  A1=n7912 A2=n7651 ZN=n7913
.gate NAND3_X1  A1=n7913 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~63_FF_NODE A3=n7649 ZN=n7914
.gate AOI21_X1  A=n7650 B1=n7911 B2=n7652 ZN=n7915
.gate OAI21_X1  A=n7642 B1=n7915 B2=n7648 ZN=n7916
.gate NAND3_X1  A1=n7914 A2=n7647 A3=n7916 ZN=n7917
.gate NAND2_X1  A1=n7646 A2=top.or1200_mult_mac+or1200_mult_mac^mac_op_r3~0_FF_NODE ZN=n7918
.gate AOI21_X1  A=n7647 B1=n3904 B2=top.or1200_ctrl+or1200_ctrl^ex_macrc_op_FF_NODE ZN=n7919
.gate NAND2_X1  A1=n7919 A2=n7918 ZN=n7920
.gate NAND2_X1  A1=n7917 A2=n7920 ZN=n7921
.gate NAND2_X1  A1=n7921 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~63_FF_NODE ZN=n7922
.gate NAND2_X1  A1=n7090 A2=n4333_1 ZN=n7923
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~62_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~62_FF_NODE ZN=n7924
.gate NOR2_X1   A1=n7092 A2=n4323_1 ZN=n7925
.gate INV_X1    A=n7925 ZN=n7926
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~61_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~61_FF_NODE ZN=n7927
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~60_FF_NODE ZN=n7928
.gate NOR2_X1   A1=n7093 A2=n7928 ZN=n7929
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~59_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~59_FF_NODE ZN=n7930
.gate INV_X1    A=n7903 ZN=n7931
.gate NOR2_X1   A1=n7098 A2=n7901 ZN=n7932
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~57_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~57_FF_NODE ZN=n7933
.gate INV_X1    A=n7661 ZN=n7934
.gate NOR2_X1   A1=n7107 A2=n4274 ZN=n7935
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~55_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~55_FF_NODE ZN=n7936
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~55_FF_NODE ZN=n7937
.gate NOR2_X1   A1=n7566 A2=n7937 ZN=n7938
.gate INV_X1    A=n7938 ZN=n7939
.gate NOR2_X1   A1=n7557 A2=n4255 ZN=n7940
.gate XOR2_X1   A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~54_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~54_FF_NODE Z=n7941
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~53_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~53_FF_NODE ZN=n7942
.gate NAND2_X1  A1=n7893 A2=n7666 ZN=n7943
.gate NAND2_X1  A1=n7536 A2=n7667 ZN=n7944
.gate NOR2_X1   A1=n7536 A2=n7667 ZN=n7945
.gate INV_X1    A=n7945 ZN=n7946
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~51_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~51_FF_NODE ZN=n7947
.gate NOR2_X1   A1=n7518 A2=n4216 ZN=n7948
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~50_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~50_FF_NODE ZN=n7949
.gate INV_X1    A=n7949 ZN=n7950
.gate INV_X1    A=n7677 ZN=n7951
.gate INV_X1    A=top.or1200_mult_mac+or1200_mult_mac^mac_r~48_FF_NODE ZN=n7952
.gate NOR2_X1   A1=n7499 A2=n7952 ZN=n7953
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~48_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~48_FF_NODE ZN=n7954
.gate INV_X1    A=n7954 ZN=n7955
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~47_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~47_FF_NODE ZN=n7956
.gate NAND2_X1  A1=n7482 A2=n4176 ZN=n7957
.gate NAND2_X1  A1=n7469 A2=n4156 ZN=n7958
.gate INV_X1    A=n7868 ZN=n7959
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~43_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~43_FF_NODE ZN=n7960
.gate NOR2_X1   A1=n7157 A2=n7684 ZN=n7961
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~41_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~41_FF_NODE ZN=n7962
.gate INV_X1    A=n7861 ZN=n7963
.gate NOR2_X1   A1=n7149 A2=n7687 ZN=n7964
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~39_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~39_FF_NODE ZN=n7965
.gate INV_X1    A=n7692 ZN=n7966
.gate NAND2_X1  A1=n7139 A2=n4099 ZN=n7967
.gate NOR2_X1   A1=n7139 A2=n4099 ZN=n7968
.gate INV_X1    A=n7968 ZN=n7969
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~37_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~37_FF_NODE ZN=n7970
.gate NOR2_X1   A1=n7398 A2=n4080 ZN=n7971
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~35_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~35_FF_NODE ZN=n7972
.gate INV_X1    A=n7846 ZN=n7973
.gate NOR2_X1   A1=n7119 A2=n7699 ZN=n7974
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~33_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~33_FF_NODE ZN=n7975
.gate INV_X1    A=n7704 ZN=n7976
.gate NOR2_X1   A1=n7113 A2=n7702 ZN=n7977
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~31_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~31_FF_NODE ZN=n7978
.gate NOR2_X1   A1=n7705 A2=n5749 ZN=n7979
.gate INV_X1    A=n7979 ZN=n7980
.gate NAND2_X1  A1=n5714 A2=n5719 ZN=n7981
.gate NAND2_X1  A1=n7708 A2=n7709 ZN=n7982
.gate INV_X1    A=n7982 ZN=n7983
.gate INV_X1    A=n7711 ZN=n7984
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~28_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~28_FF_NODE ZN=n7985
.gate INV_X1    A=n7985 ZN=n7986
.gate NOR2_X1   A1=n5645 A2=n4312 ZN=n7987
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~27_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~27_FF_NODE ZN=n7988
.gate NOR2_X1   A1=n5615 A2=n4302 ZN=n7989
.gate INV_X1    A=n7989 ZN=n7990
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~26_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~26_FF_NODE ZN=n7991
.gate INV_X1    A=n7991 ZN=n7992
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~26_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~26_FF_NODE ZN=n7993
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~25_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~25_FF_NODE ZN=n7994
.gate INV_X1    A=n7726 ZN=n7995
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~23_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~23_FF_NODE ZN=n7996
.gate NOR2_X1   A1=n5446 A2=n4264 ZN=n7997
.gate INV_X1    A=n7997 ZN=n7998
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~22_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~22_FF_NODE ZN=n7999
.gate INV_X1    A=n7999 ZN=n8000
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~22_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~22_FF_NODE ZN=n8001
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~21_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~21_FF_NODE ZN=n8002
.gate INV_X1    A=n7734 ZN=n8003
.gate NAND2_X1  A1=n5337 A2=n4235 ZN=n8004
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~20_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~20_FF_NODE ZN=n8005
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~17_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~17_FF_NODE ZN=n8006
.gate INV_X1    A=n8006 ZN=n8007
.gate NOR2_X1   A1=n5228 A2=n7746 ZN=n8008
.gate INV_X1    A=n8008 ZN=n8009
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~16_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~16_FF_NODE ZN=n8010
.gate NOR2_X1   A1=n5143 A2=n4186 ZN=n8011
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~14_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~14_FF_NODE ZN=n8012
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~13_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~13_FF_NODE ZN=n8013
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~11_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~11_FF_NODE ZN=n8014
.gate INV_X1    A=n7805 ZN=n8015
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~9_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~9_FF_NODE ZN=n8016
.gate NOR2_X1   A1=n4855 A2=n4118_1 ZN=n8017
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~7_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~7_FF_NODE ZN=n8018
.gate INV_X1    A=n7767 ZN=n8019
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~6_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~6_FF_NODE ZN=n8020
.gate INV_X1    A=n8020 ZN=n8021
.gate NOR2_X1   A1=n7271 A2=n7770 ZN=n8022
.gate INV_X1    A=n8022 ZN=n8023
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~5_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~5_FF_NODE ZN=n8024
.gate NOR2_X1   A1=n7263 A2=n7774 ZN=n8025
.gate INV_X1    A=n7785 ZN=n8026
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~3_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~3_FF_NODE ZN=n8027
.gate NOR2_X1   A1=n4620 A2=n4622 ZN=n8028
.gate INV_X1    A=n8028 ZN=n8029
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~2_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~2_FF_NODE ZN=n8030
.gate INV_X1    A=n8030 ZN=n8031
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~2_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~2_FF_NODE ZN=n8032
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~1_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~1_FF_NODE ZN=n8033
.gate NAND2_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~0_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~0_FF_NODE ZN=n8034
.gate XNOR2_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~1_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~1_FF_NODE ZN=n8035
.gate OAI211_X1 A=n8032 B=n8033 C1=n8035 C2=n8034 ZN=n8036
.gate NAND2_X1  A1=n8036 A2=n8031 ZN=n8037
.gate AOI21_X1  A=n8027 B1=n8037 B2=n8029 ZN=n8038
.gate AOI21_X1  A=n8025 B1=n8038 B2=n8026 ZN=n8039
.gate OAI211_X1 A=n8023 B=n8024 C1=n8039 C2=n7788 ZN=n8040
.gate NAND3_X1  A1=n8040 A2=n8019 A3=n8021 ZN=n8041
.gate AOI21_X1  A=n7792 B1=n8041 B2=n8018 ZN=n8042
.gate OAI21_X1  A=n7795 B1=n8042 B2=n8017 ZN=n8043
.gate NAND3_X1  A1=n8043 A2=n8016 A3=n7799 ZN=n8044
.gate NAND3_X1  A1=n8044 A2=n7800 A3=n8015 ZN=n8045
.gate NAND3_X1  A1=n8045 A2=n7756 A3=n8014 ZN=n8046
.gate NAND3_X1  A1=n8046 A2=n7758 A3=n7808 ZN=n8047
.gate NAND2_X1  A1=n8047 A2=n8013 ZN=n8048
.gate NAND2_X1  A1=n8048 A2=n7812 ZN=n8049
.gate NAND2_X1  A1=n8049 A2=n8012 ZN=n8050
.gate AOI21_X1  A=n8011 B1=n8050 B2=n7816 ZN=n8051
.gate NAND2_X1  A1=n7750 A2=n7748 ZN=n8052
.gate INV_X1    A=n8052 ZN=n8053
.gate OAI211_X1 A=n8009 B=n8010 C1=n8051 C2=n8053 ZN=n8054
.gate NAND3_X1  A1=n8054 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~18_FF_NODE A3=n8007 ZN=n8055
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~18_FF_NODE B1=n8054 B2=n8007 ZN=n8056
.gate OAI211_X1 A=n8055 B=n7740 C1=n8056 C2=n5263 ZN=n8057
.gate NAND2_X1  A1=n8057 A2=n7742 ZN=n8058
.gate NAND2_X1  A1=n8058 A2=n8005 ZN=n8059
.gate NAND3_X1  A1=n8059 A2=n8003 A3=n8004 ZN=n8060
.gate NAND3_X1  A1=n8060 A2=n8001 A3=n8002 ZN=n8061
.gate NAND2_X1  A1=n8061 A2=n8000 ZN=n8062
.gate AOI21_X1  A=n7996 B1=n8062 B2=n7998 ZN=n8063
.gate OAI211_X1 A=n7995 B=n7830 C1=n8063 C2=n7725 ZN=n8064
.gate NAND3_X1  A1=n8064 A2=n7993 A3=n7994 ZN=n8065
.gate NAND2_X1  A1=n8065 A2=n7992 ZN=n8066
.gate AOI21_X1  A=n7988 B1=n8066 B2=n7990 ZN=n8067
.gate OAI21_X1  A=n7986 B1=n8067 B2=n7987 ZN=n8068
.gate AOI21_X1  A=n7712 B1=n8068 B2=n7984 ZN=n8069
.gate OAI21_X1  A=n7981 B1=n8069 B2=n7983 ZN=n8070
.gate AOI21_X1  A=n7978 B1=n8070 B2=n7980 ZN=n8071
.gate AOI21_X1  A=n7977 B1=n8071 B2=n7976 ZN=n8072
.gate OAI21_X1  A=n7975 B1=n8072 B2=n7840 ZN=n8073
.gate AOI21_X1  A=n7974 B1=n8073 B2=n7843 ZN=n8074
.gate OAI21_X1  A=n7972 B1=n8074 B2=n7973 ZN=n8075
.gate AOI21_X1  A=n7971 B1=n8075 B2=n7848 ZN=n8076
.gate OAI211_X1 A=n7969 B=n7970 C1=n8076 C2=n7852 ZN=n8077
.gate NAND3_X1  A1=n8077 A2=n7966 A3=n7967 ZN=n8078
.gate AOI21_X1  A=n7856 B1=n8078 B2=n7965 ZN=n8079
.gate OAI21_X1  A=n7963 B1=n8079 B2=n7964 ZN=n8080
.gate NAND2_X1  A1=n8080 A2=n7962 ZN=n8081
.gate AOI21_X1  A=n7961 B1=n8081 B2=n7864 ZN=n8082
.gate AOI21_X1  A=n7960 B1=n8082 B2=n7959 ZN=n8083
.gate OAI211_X1 A=n7874 B=n7958 C1=n8083 C2=n7870 ZN=n8084
.gate NAND3_X1  A1=n8084 A2=n7875 A3=n7879 ZN=n8085
.gate NAND2_X1  A1=n8085 A2=n7957 ZN=n8086
.gate AOI21_X1  A=n7956 B1=n8086 B2=n7881 ZN=n8087
.gate AOI21_X1  A=n7953 B1=n8087 B2=n7955 ZN=n8088
.gate OAI21_X1  A=n7951 B1=n8088 B2=n7676 ZN=n8089
.gate AOI21_X1  A=n7948 B1=n8089 B2=n7950 ZN=n8090
.gate OAI211_X1 A=n7946 B=n7947 C1=n8090 C2=n7671 ZN=n8091
.gate NAND3_X1  A1=n8091 A2=n7943 A3=n7944 ZN=n8092
.gate NAND2_X1  A1=n8092 A2=n7942 ZN=n8093
.gate AOI21_X1  A=n7940 B1=n8093 B2=n7941 ZN=n8094
.gate AOI21_X1  A=n7936 B1=n8094 B2=n7939 ZN=n8095
.gate AOI21_X1  A=n7935 B1=n8095 B2=n7934 ZN=n8096
.gate OAI21_X1  A=n7933 B1=n8096 B2=n7898 ZN=n8097
.gate AOI21_X1  A=n7932 B1=n8097 B2=n7931 ZN=n8098
.gate OAI21_X1  A=n7930 B1=n8098 B2=n7907 ZN=n8099
.gate AOI21_X1  A=n7929 B1=n8099 B2=n7910 ZN=n8100
.gate OAI211_X1 A=n7924 B=n7926 C1=n8100 C2=n7927 ZN=n8101
.gate XOR2_X1   A=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~63_FF_NODE B=top.or1200_mult_mac+or1200_mult_mac^mac_r~63_FF_NODE Z=n8102
.gate AND3_X1   A1=n8101 A2=n7923 A3=n8102 ZN=n8103
.gate AOI21_X1  A=n8102 B1=n8101 B2=n7923 ZN=n8104
.gate NOR3_X1   A1=n8103 A2=n8104 A3=n7918 ZN=n8105
.gate NAND2_X1  A1=n7647 A2=n4343_1 ZN=n8106
.gate AOI21_X1  A=n8106 B1=n7914 B2=n7916 ZN=n8107
.gate NOR2_X1   A1=n4045 A2=n3120 ZN=n8108
.gate NOR3_X1   A1=n8107 A2=n8105 A3=n8108 ZN=n8109
.gate INV_X1    A=n8108 ZN=n8110
.gate NOR2_X1   A1=n8110 A2=top^spr_addr~0 ZN=n8111
.gate INV_X1    A=n8111 ZN=n8112
.gate NOR2_X1   A1=n8110 A2=n3185 ZN=n8113
.gate INV_X1    A=n8113 ZN=n8114
.gate OAI221_X1 A=n6614 B1=n8112 B2=top^spr_dat_cpu~31 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~63_FF_NODE C2=n8114 ZN=n8115
.gate AOI21_X1  A=n8115 B1=n8109 B2=n7922 ZN=n2182_1
.gate NOR2_X1   A1=n7648 A2=n7650 ZN=n8117
.gate XNOR2_X1  A=n7912 B=n8117 ZN=n8118
.gate NAND2_X1  A1=n8118 A2=n7647 ZN=n8119
.gate INV_X1    A=n7918 ZN=n8120
.gate OAI21_X1  A=n7926 B1=n8100 B2=n7927 ZN=n8121
.gate XNOR2_X1  A=n8121 B=n8117 ZN=n8122
.gate OAI21_X1  A=n8110 B1=n7920 B2=n4333_1 ZN=n8123
.gate AOI21_X1  A=n8123 B1=n8122 B2=n8120 ZN=n8124
.gate OAI221_X1 A=n6614 B1=n8112 B2=top^spr_dat_cpu~30 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~62_FF_NODE C2=n8114 ZN=n8125
.gate AOI21_X1  A=n8125 B1=n8124 B2=n8119 ZN=n2187_1
.gate NOR2_X1   A1=n7925 A2=n7927 ZN=n8127
.gate XNOR2_X1  A=n8100 B=n8127 ZN=n8128
.gate NAND2_X1  A1=n8128 A2=n8120 ZN=n8129
.gate OR2_X1    A1=n7908 A2=n7910 ZN=n8130
.gate NAND2_X1  A1=n8130 A2=n7654 ZN=n8131
.gate XNOR2_X1  A=n8131 B=n8127 ZN=n8132
.gate OAI21_X1  A=n8110 B1=n7920 B2=n4323_1 ZN=n8133
.gate AOI21_X1  A=n8133 B1=n8132 B2=n7647 ZN=n8134
.gate OAI221_X1 A=n6614 B1=n8112 B2=top^spr_dat_cpu~29 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~61_FF_NODE C2=n8114 ZN=n8135
.gate AOI21_X1  A=n8135 B1=n8134 B2=n8129 ZN=n2192_1
.gate NAND2_X1  A1=n8113 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~60_FF_NODE ZN=n8137
.gate OAI21_X1  A=n8108 B1=top^spr_addr~0 B2=n3759 ZN=n8138
.gate NAND2_X1  A1=n8130 A2=n7647 ZN=n8139
.gate AOI21_X1  A=n8139 B1=n7908 B2=n7910 ZN=n8140
.gate AOI21_X1  A=n7918 B1=n8099 B2=n7910 ZN=n8141
.gate OAI21_X1  A=n8141 B1=n7910 B2=n8099 ZN=n8142
.gate OAI211_X1 A=n8142 B=n8112 C1=n7928 C2=n7920 ZN=n8143
.gate OAI21_X1  A=n8138 B1=n8140 B2=n8143 ZN=n8144
.gate AOI21_X1  A=top^rst B1=n8144 B2=n8137 ZN=n2197_1
.gate NAND2_X1  A1=n8113 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~59_FF_NODE ZN=n8146
.gate OAI21_X1  A=n8108 B1=top^spr_addr~0 B2=n3739 ZN=n8147
.gate NAND3_X1  A1=n7904 A2=n7657 A3=n7906 ZN=n8148
.gate INV_X1    A=n7647 ZN=n8149
.gate AOI21_X1  A=n8149 B1=n7905 B2=n7907 ZN=n8150
.gate AND2_X1   A1=n8150 A2=n8148 ZN=n8151
.gate AND2_X1   A1=n8098 A2=n7907 ZN=n8152
.gate OAI21_X1  A=n8120 B1=n8098 B2=n7907 ZN=n8153
.gate OAI221_X1 A=n8112 B1=n7655 B2=n7920 C1=n8152 C2=n8153 ZN=n8154
.gate OAI21_X1  A=n8147 B1=n8154 B2=n8151 ZN=n8155
.gate AOI21_X1  A=top^rst B1=n8155 B2=n8146 ZN=n2202_1
.gate INV_X1    A=n7919 ZN=n8157
.gate NOR3_X1   A1=n7900 A2=n7658 A3=n7903 ZN=n8158
.gate NAND2_X1  A1=n7904 A2=n7647 ZN=n8159
.gate OAI221_X1 A=n7918 B1=n7901 B2=n8157 C1=n8159 C2=n8158 ZN=n8160
.gate XNOR2_X1  A=n8097 B=n7903 ZN=n8161
.gate OAI211_X1 A=n8160 B=n8110 C1=n7918 C2=n8161 ZN=n8162
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~58_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~26 ZN=n8163
.gate AOI21_X1  A=top^rst B1=n8162 B2=n8163 ZN=n2207_1
.gate NOR2_X1   A1=n8096 A2=n7898 ZN=n8165
.gate INV_X1    A=n8165 ZN=n8166
.gate NAND2_X1  A1=n8096 A2=n7898 ZN=n8167
.gate NAND3_X1  A1=n8166 A2=n8120 A3=n8167 ZN=n8168
.gate INV_X1    A=n7900 ZN=n8169
.gate NAND3_X1  A1=n7897 A2=n7659 A3=n7899 ZN=n8170
.gate NAND3_X1  A1=n8169 A2=n7647 A3=n8170 ZN=n8171
.gate OAI211_X1 A=n8168 B=n8171 C1=n4283_1 C2=n7920 ZN=n8172
.gate NAND2_X1  A1=n8172 A2=n8110 ZN=n8173
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~57_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~25 ZN=n8174
.gate AOI21_X1  A=top^rst B1=n8173 B2=n8174 ZN=n2212_1
.gate AOI21_X1  A=n7661 B1=n7896 B2=n7663 ZN=n8176
.gate NAND2_X1  A1=n7897 A2=n7647 ZN=n8177
.gate OAI221_X1 A=n7918 B1=n4274 B2=n8157 C1=n8177 C2=n8176 ZN=n8178
.gate XNOR2_X1  A=n8095 B=n7661 ZN=n8179
.gate OAI211_X1 A=n8178 B=n8110 C1=n7918 C2=n8179 ZN=n8180
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~56_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~24 ZN=n8181
.gate AOI21_X1  A=top^rst B1=n8180 B2=n8181 ZN=n2217_1
.gate NOR2_X1   A1=n7938 A2=n7936 ZN=n8183
.gate INV_X1    A=n7892 ZN=n8184
.gate INV_X1    A=n7895 ZN=n8185
.gate AOI21_X1  A=n8184 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~54_FF_NODE B2=n8185 ZN=n8186
.gate NOR2_X1   A1=n8094 A2=n7918 ZN=n8187
.gate AOI21_X1  A=n8187 B1=n8186 B2=n7647 ZN=n8188
.gate OR2_X1    A1=n8188 A2=n8183 ZN=n8189
.gate OAI21_X1  A=n8110 B1=n7920 B2=n7937 ZN=n8190
.gate NAND2_X1  A1=n8093 A2=n7941 ZN=n8191
.gate NAND2_X1  A1=n8191 A2=n8120 ZN=n8192
.gate OAI22_X1  A1=n8186 A2=n8149 B1=n7940 B2=n8192 ZN=n8193
.gate AOI21_X1  A=n8190 B1=n8193 B2=n8183 ZN=n8194
.gate OAI221_X1 A=n6614 B1=n8112 B2=top^spr_dat_cpu~23 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~55_FF_NODE C2=n8114 ZN=n8195
.gate AOI21_X1  A=n8195 B1=n8189 B2=n8194 ZN=n2222_1
.gate NAND3_X1  A1=n8186 A2=n7647 A3=n8185 ZN=n8197
.gate OAI21_X1  A=n7647 B1=n8184 B2=n7895 ZN=n8198
.gate NAND2_X1  A1=n8198 A2=n7920 ZN=n8199
.gate NOR2_X1   A1=n8093 A2=n7941 ZN=n8200
.gate OAI21_X1  A=n8110 B1=n8192 B2=n8200 ZN=n8201
.gate AOI21_X1  A=n8201 B1=n8199 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~54_FF_NODE ZN=n8202
.gate OAI221_X1 A=n6614 B1=n8112 B2=top^spr_dat_cpu~22 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~54_FF_NODE C2=n8114 ZN=n8203
.gate AOI21_X1  A=n8203 B1=n8202 B2=n8197 ZN=n2227_1
.gate NAND2_X1  A1=n8091 A2=n7944 ZN=n8205
.gate NAND3_X1  A1=n8205 A2=n7893 A3=n7666 ZN=n8206
.gate NAND3_X1  A1=n8206 A2=n8120 A3=n8092 ZN=n8207
.gate INV_X1    A=n7920 ZN=n8208
.gate XNOR2_X1  A=n7890 B=n7943 ZN=n8209
.gate NOR2_X1   A1=n8209 A2=n8149 ZN=n8210
.gate AOI211_X1 A=n8108 B=n8210 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~53_FF_NODE C2=n8208 ZN=n8211
.gate OAI221_X1 A=n6614 B1=n8112 B2=top^spr_dat_cpu~21 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~53_FF_NODE C2=n8114 ZN=n8212
.gate AOI21_X1  A=n8212 B1=n8211 B2=n8207 ZN=n2232_1
.gate NOR2_X1   A1=n8090 A2=n7671 ZN=n8214
.gate INV_X1    A=n8214 ZN=n8215
.gate NAND2_X1  A1=n8215 A2=n7947 ZN=n8216
.gate NAND2_X1  A1=n7946 A2=n7944 ZN=n8217
.gate XOR2_X1   A=n8216 B=n8217 Z=n8218
.gate NOR2_X1   A1=n8218 A2=n7918 ZN=n8219
.gate NAND2_X1  A1=n7888 A2=n7670 ZN=n8220
.gate XNOR2_X1  A=n8220 B=n8217 ZN=n8221
.gate OAI22_X1  A1=n8221 A2=n8149 B1=n7667 B2=n7920 ZN=n8222
.gate OAI21_X1  A=n8110 B1=n8219 B2=n8222 ZN=n8223
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~52_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~20 ZN=n8224
.gate AOI21_X1  A=top^rst B1=n8223 B2=n8224 ZN=n2237_1
.gate NAND2_X1  A1=n8090 A2=n7671 ZN=n8226
.gate NAND3_X1  A1=n8215 A2=n8120 A3=n8226 ZN=n8227
.gate AND2_X1   A1=n7887 A2=n7672 ZN=n8228
.gate OR2_X1    A1=n8228 A2=n7671 ZN=n8229
.gate AND2_X1   A1=n7888 A2=n7647 ZN=n8230
.gate AND2_X1   A1=n8229 A2=n8230 ZN=n8231
.gate AOI211_X1 A=n8108 B=n8231 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~51_FF_NODE C2=n8208 ZN=n8232
.gate OAI221_X1 A=n6614 B1=n8112 B2=top^spr_dat_cpu~19 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~51_FF_NODE C2=n8114 ZN=n8233
.gate AOI21_X1  A=n8233 B1=n8232 B2=n8227 ZN=n2242_1
.gate NOR2_X1   A1=n7948 A2=n7949 ZN=n8235
.gate AND3_X1   A1=n7886 A2=n7647 A3=n7675 ZN=n8236
.gate AOI21_X1  A=n8236 B1=n8120 B2=n8089 ZN=n8237
.gate NOR2_X1   A1=n8089 A2=n7918 ZN=n8238
.gate AOI21_X1  A=n8149 B1=n7886 B2=n7675 ZN=n8239
.gate OAI21_X1  A=n8235 B1=n8238 B2=n8239 ZN=n8240
.gate OAI221_X1 A=n8240 B1=n4216 B2=n7920 C1=n8237 C2=n8235 ZN=n8241
.gate NAND2_X1  A1=n8241 A2=n8110 ZN=n8242
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~50_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~18 ZN=n8243
.gate AOI21_X1  A=top^rst B1=n8242 B2=n8243 ZN=n2247_1
.gate XNOR2_X1  A=n8088 B=n7678 ZN=n8245
.gate NOR2_X1   A1=n8245 A2=n7918 ZN=n8246
.gate INV_X1    A=n7885 ZN=n8247
.gate NAND2_X1  A1=n8247 A2=n7952 ZN=n8248
.gate AOI21_X1  A=n7678 B1=n8248 B2=n7884 ZN=n8249
.gate NAND2_X1  A1=n7886 A2=n7647 ZN=n8250
.gate OAI22_X1  A1=n8249 A2=n8250 B1=n4206 B2=n7920 ZN=n8251
.gate OAI21_X1  A=n8110 B1=n8246 B2=n8251 ZN=n8252
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~49_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~17 ZN=n8253
.gate AOI21_X1  A=top^rst B1=n8252 B2=n8253 ZN=n2252_1
.gate NOR2_X1   A1=n7953 A2=n7954 ZN=n8255
.gate XNOR2_X1  A=n8087 B=n8255 ZN=n8256
.gate NOR2_X1   A1=n8256 A2=n7918 ZN=n8257
.gate NAND3_X1  A1=n8247 A2=n7647 A3=n7884 ZN=n8258
.gate INV_X1    A=n7884 ZN=n8259
.gate OAI21_X1  A=n7647 B1=n8259 B2=n7885 ZN=n8260
.gate NOR2_X1   A1=n8208 A2=n7952 ZN=n8261
.gate AOI22_X1  A1=n8260 A2=n8261 B1=n8258 B2=n7952 ZN=n8262
.gate OAI21_X1  A=n8110 B1=n8262 B2=n8257 ZN=n8263
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~48_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~16 ZN=n8264
.gate AOI21_X1  A=top^rst B1=n8263 B2=n8264 ZN=n2257_1
.gate AOI21_X1  A=n7918 B1=n8086 B2=n7881 ZN=n8266
.gate OAI21_X1  A=n8266 B1=n7881 B2=n8086 ZN=n8267
.gate NOR3_X1   A1=n7880 A2=n7680 A3=n7882 ZN=n8268
.gate NAND2_X1  A1=n7883 A2=n7647 ZN=n8269
.gate AOI21_X1  A=n8120 B1=n7919 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~47_FF_NODE ZN=n8270
.gate OAI21_X1  A=n8270 B1=n8269 B2=n8268 ZN=n8271
.gate NAND3_X1  A1=n8271 A2=n8267 A3=n8110 ZN=n8272
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~47_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~15 ZN=n8273
.gate AOI21_X1  A=top^rst B1=n8272 B2=n8273 ZN=n2262_1
.gate AOI21_X1  A=n7879 B1=n8084 B2=n7875 ZN=n8275
.gate NAND2_X1  A1=n8085 A2=n8120 ZN=n8276
.gate AND3_X1   A1=n7877 A2=n7681 A3=n7879 ZN=n8277
.gate NOR3_X1   A1=n8277 A2=n7880 A3=n8149 ZN=n8278
.gate OAI21_X1  A=n7918 B1=n8157 B2=n4176 ZN=n8279
.gate OAI221_X1 A=n8110 B1=n8275 B2=n8276 C1=n8278 C2=n8279 ZN=n8280
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~46_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~14 ZN=n8281
.gate AOI21_X1  A=top^rst B1=n8280 B2=n8281 ZN=n2267_1
.gate NOR2_X1   A1=n8083 A2=n7870 ZN=n8283
.gate INV_X1    A=n8283 ZN=n8284
.gate NAND2_X1  A1=n8284 A2=n7958 ZN=n8285
.gate NOR2_X1   A1=n8285 A2=n7876 ZN=n8286
.gate AND2_X1   A1=n8285 A2=n7876 ZN=n8287
.gate NOR3_X1   A1=n8287 A2=n8286 A3=n7918 ZN=n8288
.gate NOR3_X1   A1=n7872 A2=n7682 A3=n7876 ZN=n8289
.gate NAND2_X1  A1=n7877 A2=n7647 ZN=n8290
.gate OAI22_X1  A1=n8290 A2=n8289 B1=n4166 B2=n7920 ZN=n8291
.gate OAI21_X1  A=n8110 B1=n8288 B2=n8291 ZN=n8292
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~45_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~13 ZN=n8293
.gate AOI21_X1  A=top^rst B1=n8292 B2=n8293 ZN=n2272_1
.gate NAND2_X1  A1=n8083 A2=n7870 ZN=n8295
.gate NAND3_X1  A1=n8284 A2=n8120 A3=n8295 ZN=n8296
.gate AND3_X1   A1=n7869 A2=n7683 A3=n7871 ZN=n8297
.gate NOR3_X1   A1=n8297 A2=n7872 A3=n8149 ZN=n8298
.gate OAI21_X1  A=n7918 B1=n8157 B2=n4156 ZN=n8299
.gate OAI211_X1 A=n8296 B=n8110 C1=n8298 C2=n8299 ZN=n8300
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~44_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~12 ZN=n8301
.gate AOI21_X1  A=top^rst B1=n8300 B2=n8301 ZN=n2277_1
.gate AND2_X1   A1=n8082 A2=n7959 ZN=n8303
.gate NOR2_X1   A1=n8082 A2=n7959 ZN=n8304
.gate OAI21_X1  A=n8120 B1=n8303 B2=n8304 ZN=n8305
.gate OR3_X1    A1=n7865 A2=n7685 A3=n7868 ZN=n8306
.gate AND2_X1   A1=n7869 A2=n7647 ZN=n8307
.gate OAI21_X1  A=n8110 B1=n7920 B2=n7866 ZN=n8308
.gate AOI21_X1  A=n8308 B1=n8307 B2=n8306 ZN=n8309
.gate OAI221_X1 A=n6614 B1=n8112 B2=top^spr_dat_cpu~11 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~43_FF_NODE C2=n8114 ZN=n8310
.gate AOI21_X1  A=n8310 B1=n8305 B2=n8309 ZN=n2282_1
.gate NAND3_X1  A1=n8080 A2=n7863 A3=n7962 ZN=n8312
.gate AOI21_X1  A=n7918 B1=n8081 B2=n7864 ZN=n8313
.gate AND2_X1   A1=n8313 A2=n8312 ZN=n8314
.gate INV_X1    A=n7865 ZN=n8315
.gate NAND3_X1  A1=n7862 A2=n7686 A3=n7864 ZN=n8316
.gate NAND3_X1  A1=n8315 A2=n7647 A3=n8316 ZN=n8317
.gate OAI21_X1  A=n8317 B1=n7684 B2=n7920 ZN=n8318
.gate OAI21_X1  A=n8110 B1=n8318 B2=n8314 ZN=n8319
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~42_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~10 ZN=n8320
.gate AOI21_X1  A=top^rst B1=n8319 B2=n8320 ZN=n2287_1
.gate INV_X1    A=n8080 ZN=n8322
.gate NOR3_X1   A1=n8079 A2=n7963 A3=n7964 ZN=n8323
.gate NOR3_X1   A1=n8322 A2=n7918 A3=n8323 ZN=n8324
.gate NOR3_X1   A1=n7858 A2=n7688 A3=n7861 ZN=n8325
.gate NAND2_X1  A1=n7862 A2=n7647 ZN=n8326
.gate OAI22_X1  A1=n8326 A2=n8325 B1=n7859 B2=n7920 ZN=n8327
.gate OAI21_X1  A=n8110 B1=n8324 B2=n8327 ZN=n8328
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~41_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~9 ZN=n8329
.gate AOI21_X1  A=top^rst B1=n8328 B2=n8329 ZN=n2292_1
.gate AND3_X1   A1=n8078 A2=n7856 A3=n7965 ZN=n8331
.gate NOR3_X1   A1=n8331 A2=n8079 A3=n7918 ZN=n8332
.gate INV_X1    A=n7858 ZN=n8333
.gate NAND3_X1  A1=n7855 A2=n7689 A3=n7857 ZN=n8334
.gate NAND3_X1  A1=n8333 A2=n7647 A3=n8334 ZN=n8335
.gate OAI21_X1  A=n8335 B1=n7687 B2=n7920 ZN=n8336
.gate OAI21_X1  A=n8110 B1=n8336 B2=n8332 ZN=n8337
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~40_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~8 ZN=n8338
.gate AOI21_X1  A=top^rst B1=n8337 B2=n8338 ZN=n2297_1
.gate AOI21_X1  A=n7966 B1=n8077 B2=n7967 ZN=n8340
.gate NAND2_X1  A1=n8078 A2=n8120 ZN=n8341
.gate NOR2_X1   A1=n8341 A2=n8340 ZN=n8342
.gate AOI21_X1  A=n7692 B1=n7854 B2=n7694 ZN=n8343
.gate NAND2_X1  A1=n7855 A2=n7647 ZN=n8344
.gate OAI221_X1 A=n8112 B1=n7690 B2=n7920 C1=n8344 C2=n8343 ZN=n8345
.gate OAI22_X1  A1=n8345 A2=n8342 B1=top^spr_dat_cpu~7 B2=n8110 ZN=n8346
.gate OAI21_X1  A=n6614 B1=n8114 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~39_FF_NODE ZN=n8347
.gate AOI21_X1  A=n8347 B1=n8346 B2=n8114 ZN=n2302_1
.gate AND2_X1   A1=n7969 A2=n7967 ZN=n8349
.gate NOR2_X1   A1=n7850 A2=n7853 ZN=n8350
.gate AOI21_X1  A=n8350 B1=n7135 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~37_FF_NODE ZN=n8351
.gate OR2_X1    A1=n8076 A2=n7852 ZN=n8352
.gate NAND2_X1  A1=n8352 A2=n7970 ZN=n8353
.gate AOI22_X1  A1=n8353 A2=n8120 B1=n8351 B2=n7647 ZN=n8354
.gate OAI22_X1  A1=n8353 A2=n7918 B1=n8351 B2=n8149 ZN=n8355
.gate AOI22_X1  A1=n8355 A2=n8349 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~38_FF_NODE B2=n8208 ZN=n8356
.gate OAI21_X1  A=n8356 B1=n8349 B2=n8354 ZN=n8357
.gate NAND2_X1  A1=n8357 A2=n8110 ZN=n8358
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~38_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~6 ZN=n8359
.gate AOI21_X1  A=top^rst B1=n8358 B2=n8359 ZN=n2307_1
.gate NAND2_X1  A1=n8352 A2=n8120 ZN=n8361
.gate AOI21_X1  A=n8361 B1=n7852 B2=n8076 ZN=n8362
.gate INV_X1    A=n8350 ZN=n8363
.gate NAND2_X1  A1=n7850 A2=n7853 ZN=n8364
.gate NAND3_X1  A1=n8363 A2=n7647 A3=n8364 ZN=n8365
.gate OAI211_X1 A=n8365 B=n8112 C1=n4089 C2=n7920 ZN=n8366
.gate OAI22_X1  A1=n8362 A2=n8366 B1=top^spr_dat_cpu~5 B2=n8110 ZN=n8367
.gate OAI21_X1  A=n6614 B1=n8114 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~37_FF_NODE ZN=n8368
.gate AOI21_X1  A=n8368 B1=n8367 B2=n8114 ZN=n2312_1
.gate AOI21_X1  A=n7918 B1=n8075 B2=n7848 ZN=n8370
.gate OAI21_X1  A=n8370 B1=n7848 B2=n8075 ZN=n8371
.gate OR2_X1    A1=n7847 A2=n7849 ZN=n8372
.gate AOI21_X1  A=n8149 B1=n7847 B2=n7849 ZN=n8373
.gate OAI21_X1  A=n8110 B1=n7920 B2=n4080 ZN=n8374
.gate AOI21_X1  A=n8374 B1=n8372 B2=n8373 ZN=n8375
.gate OAI221_X1 A=n6614 B1=n8112 B2=top^spr_dat_cpu~4 C1=top.or1200_mult_mac+or1200_mult_mac^mac_r~36_FF_NODE C2=n8114 ZN=n8376
.gate AOI21_X1  A=n8376 B1=n8371 B2=n8375 ZN=n2317_1
.gate OAI21_X1  A=n8120 B1=n8074 B2=n7973 ZN=n8378
.gate AOI21_X1  A=n8378 B1=n7973 B2=n8074 ZN=n8379
.gate NOR2_X1   A1=n7845 A2=n7846 ZN=n8380
.gate INV_X1    A=n8380 ZN=n8381
.gate NAND2_X1  A1=n7845 A2=n7846 ZN=n8382
.gate NAND3_X1  A1=n8381 A2=n7647 A3=n8382 ZN=n8383
.gate OAI21_X1  A=n8383 B1=n4071 B2=n7920 ZN=n8384
.gate OAI21_X1  A=n8110 B1=n8384 B2=n8379 ZN=n8385
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~35_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~3 ZN=n8386
.gate AOI21_X1  A=top^rst B1=n8385 B2=n8386 ZN=n2322_1
.gate NAND2_X1  A1=n8108 A2=n6493 ZN=n8388
.gate AOI21_X1  A=n7918 B1=n8073 B2=n7843 ZN=n8389
.gate OAI21_X1  A=n8389 B1=n7843 B2=n8073 ZN=n8390
.gate AOI21_X1  A=n8149 B1=n7842 B2=n7844 ZN=n8391
.gate OAI21_X1  A=n8391 B1=n7842 B2=n7844 ZN=n8392
.gate AOI21_X1  A=n8111 B1=n8208 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~34_FF_NODE ZN=n8393
.gate NAND3_X1  A1=n8390 A2=n8392 A3=n8393 ZN=n8394
.gate AOI21_X1  A=n8113 B1=n8394 B2=n8388 ZN=n8395
.gate AOI211_X1 A=top^rst B=n8395 C1=n7699 C2=n8113 ZN=n2327_1
.gate NAND2_X1  A1=n8108 A2=n3230 ZN=n8397
.gate OAI21_X1  A=n8120 B1=n8072 B2=n7840 ZN=n8398
.gate AOI21_X1  A=n8398 B1=n7840 B2=n8072 ZN=n8399
.gate INV_X1    A=n7838 ZN=n8400
.gate AOI21_X1  A=n8149 B1=n8400 B2=n7840 ZN=n8401
.gate OAI21_X1  A=n8401 B1=n8400 B2=n7840 ZN=n8402
.gate OAI211_X1 A=n8402 B=n8112 C1=n4046 C2=n7920 ZN=n8403
.gate OAI21_X1  A=n8397 B1=n8403 B2=n8399 ZN=n8404
.gate OAI21_X1  A=n6614 B1=n8114 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~33_FF_NODE ZN=n8405
.gate AOI21_X1  A=n8405 B1=n8404 B2=n8114 ZN=n2332_1
.gate AOI21_X1  A=n7918 B1=n8071 B2=n7976 ZN=n8407
.gate OAI21_X1  A=n8407 B1=n7976 B2=n8071 ZN=n8408
.gate AOI21_X1  A=n8149 B1=n7837 B2=n7704 ZN=n8409
.gate OAI21_X1  A=n8409 B1=n7704 B2=n7837 ZN=n8410
.gate OAI211_X1 A=n8408 B=n8410 C1=n7702 C2=n7920 ZN=n8411
.gate NAND2_X1  A1=n8411 A2=n8110 ZN=n8412
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~32_FF_NODE A2=n8113 B1=n8111 B2=top^spr_dat_cpu~0 ZN=n8413
.gate AOI21_X1  A=top^rst B1=n8412 B2=n8413 ZN=n2337_1
.gate NOR2_X1   A1=n7979 A2=n7978 ZN=n8415
.gate XOR2_X1   A=n8070 B=n8415 Z=n8416
.gate NOR2_X1   A1=n8416 A2=n7918 ZN=n8417
.gate XNOR2_X1  A=n7836 B=n8415 ZN=n8418
.gate OAI22_X1  A1=n8418 A2=n8149 B1=n5749 B2=n7920 ZN=n8419
.gate OAI21_X1  A=n8110 B1=n8417 B2=n8419 ZN=n8420
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~31_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~31 ZN=n8421
.gate AOI21_X1  A=top^rst B1=n8420 B2=n8421 ZN=n2342_1
.gate NOR2_X1   A1=n8069 A2=n7983 ZN=n8423
.gate INV_X1    A=n8423 ZN=n8424
.gate NAND2_X1  A1=n8069 A2=n7983 ZN=n8425
.gate AOI21_X1  A=n7918 B1=n8424 B2=n8425 ZN=n8426
.gate NAND2_X1  A1=n7834 A2=n7710 ZN=n8427
.gate XNOR2_X1  A=n8427 B=n7983 ZN=n8428
.gate NOR2_X1   A1=n8428 A2=n8149 ZN=n8429
.gate OAI21_X1  A=n8110 B1=n8429 B2=n8426 ZN=n8430
.gate AOI21_X1  A=n8113 B1=n7920 B2=n8110 ZN=n8431
.gate AOI22_X1  A1=n8431 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~30_FF_NODE B1=top^spr_dat_cpu~30 B2=n8113 ZN=n8432
.gate AOI21_X1  A=top^rst B1=n8430 B2=n8432 ZN=n2347_1
.gate NOR2_X1   A1=n8068 A2=n7714 ZN=n8434
.gate AND2_X1   A1=n8068 A2=n7714 ZN=n8435
.gate NOR3_X1   A1=n8435 A2=n8434 A3=n7918 ZN=n8436
.gate OAI21_X1  A=n7715 B1=n7833 B2=n7716 ZN=n8437
.gate AND2_X1   A1=n8437 A2=n7713 ZN=n8438
.gate NAND2_X1  A1=n7834 A2=n7647 ZN=n8439
.gate OAI22_X1  A1=n8438 A2=n8439 B1=n5678 B2=n7920 ZN=n8440
.gate OAI21_X1  A=n8110 B1=n8436 B2=n8440 ZN=n8441
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~29_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~29 ZN=n8442
.gate AOI21_X1  A=top^rst B1=n8441 B2=n8442 ZN=n2352_1
.gate NOR2_X1   A1=n7987 A2=n7985 ZN=n8444
.gate INV_X1    A=n7833 ZN=n8445
.gate AOI22_X1  A1=n8445 A2=n7647 B1=n8120 B2=n8067 ZN=n8446
.gate NOR2_X1   A1=n8067 A2=n7918 ZN=n8447
.gate NOR2_X1   A1=n8445 A2=n8149 ZN=n8448
.gate OAI21_X1  A=n8444 B1=n8448 B2=n8447 ZN=n8449
.gate OAI221_X1 A=n8449 B1=n4312 B2=n7920 C1=n8446 C2=n8444 ZN=n8450
.gate NAND2_X1  A1=n8450 A2=n8110 ZN=n8451
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~28_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~28 ZN=n8452
.gate AOI21_X1  A=top^rst B1=n8451 B2=n8452 ZN=n2357_1
.gate NOR2_X1   A1=n7989 A2=n7988 ZN=n8454
.gate INV_X1    A=n8066 ZN=n8455
.gate AOI22_X1  A1=n8455 A2=n8120 B1=n7647 B2=n7832 ZN=n8456
.gate NOR2_X1   A1=n8455 A2=n7918 ZN=n8457
.gate NOR2_X1   A1=n7832 A2=n8149 ZN=n8458
.gate OAI21_X1  A=n8454 B1=n8457 B2=n8458 ZN=n8459
.gate OAI221_X1 A=n8459 B1=n4302 B2=n7920 C1=n8456 C2=n8454 ZN=n8460
.gate NAND2_X1  A1=n8460 A2=n8110 ZN=n8461
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~27_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~27 ZN=n8462
.gate AOI21_X1  A=top^rst B1=n8461 B2=n8462 ZN=n2362_1
.gate NAND2_X1  A1=n7992 A2=n7993 ZN=n8464
.gate AOI21_X1  A=n7918 B1=n8064 B2=n7994 ZN=n8465
.gate OR2_X1    A1=n7827 A2=n7830 ZN=n8466
.gate AND3_X1   A1=n8466 A2=n7647 A3=n7721 ZN=n8467
.gate OAI21_X1  A=n8464 B1=n8467 B2=n8465 ZN=n8468
.gate NAND2_X1  A1=n8466 A2=n7721 ZN=n8469
.gate AND3_X1   A1=n8064 A2=n8120 A3=n7994 ZN=n8470
.gate AOI21_X1  A=n8470 B1=n8469 B2=n7647 ZN=n8471
.gate OAI221_X1 A=n8468 B1=n4292 B2=n7920 C1=n8464 C2=n8471 ZN=n8472
.gate NAND2_X1  A1=n8472 A2=n8110 ZN=n8473
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~26_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~26 ZN=n8474
.gate AOI21_X1  A=top^rst B1=n8473 B2=n8474 ZN=n2367_1
.gate NAND2_X1  A1=n8466 A2=n7647 ZN=n8476
.gate AOI21_X1  A=n8476 B1=n7827 B2=n7830 ZN=n8477
.gate OAI21_X1  A=n7995 B1=n8063 B2=n7725 ZN=n8478
.gate NAND2_X1  A1=n8064 A2=n8120 ZN=n8479
.gate AOI21_X1  A=n8479 B1=n7829 B2=n8478 ZN=n8480
.gate OAI21_X1  A=n8110 B1=n8477 B2=n8480 ZN=n8481
.gate AOI22_X1  A1=n8431 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~25_FF_NODE B1=top^spr_dat_cpu~25 B2=n8113 ZN=n8482
.gate AOI21_X1  A=top^rst B1=n8481 B2=n8482 ZN=n2372_1
.gate XOR2_X1   A=n8063 B=n7727 Z=n8484
.gate NOR2_X1   A1=n8484 A2=n7918 ZN=n8485
.gate AOI21_X1  A=n8149 B1=n7826 B2=n7727 ZN=n8486
.gate OAI21_X1  A=n8486 B1=n7727 B2=n7826 ZN=n8487
.gate OAI21_X1  A=n8487 B1=n7722 B2=n7920 ZN=n8488
.gate OAI21_X1  A=n8110 B1=n8485 B2=n8488 ZN=n8489
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~24_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~24 ZN=n8490
.gate AOI21_X1  A=top^rst B1=n8489 B2=n8490 ZN=n2377_1
.gate NOR2_X1   A1=n8062 A2=n7918 ZN=n8492
.gate AOI21_X1  A=n8149 B1=n7824 B2=n7730 ZN=n8493
.gate OAI22_X1  A1=n8492 A2=n8493 B1=n7996 B2=n7997 ZN=n8494
.gate NOR2_X1   A1=n7997 A2=n7996 ZN=n8495
.gate OAI21_X1  A=n8110 B1=n7920 B2=n4264 ZN=n8496
.gate NAND2_X1  A1=n8062 A2=n8120 ZN=n8497
.gate OAI21_X1  A=n8497 B1=n8149 B2=n7825 ZN=n8498
.gate AOI21_X1  A=n8496 B1=n8498 B2=n8495 ZN=n8499
.gate OAI221_X1 A=n6614 B1=n8112 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~23_FF_NODE C1=top^spr_dat_cpu~23 C2=n8114 ZN=n8500
.gate AOI21_X1  A=n8500 B1=n8499 B2=n8494 ZN=n2382_1
.gate NAND2_X1  A1=n8060 A2=n8002 ZN=n8502
.gate NAND2_X1  A1=n8000 A2=n8001 ZN=n8503
.gate XOR2_X1   A=n8502 B=n8503 Z=n8504
.gate NOR2_X1   A1=n8504 A2=n7918 ZN=n8505
.gate NAND2_X1  A1=n7823 A2=n7732 ZN=n8506
.gate XNOR2_X1  A=n8506 B=n8503 ZN=n8507
.gate NOR2_X1   A1=n8507 A2=n8149 ZN=n8508
.gate OAI21_X1  A=n8110 B1=n8505 B2=n8508 ZN=n8509
.gate AOI22_X1  A1=n8431 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~22_FF_NODE B1=top^spr_dat_cpu~22 B2=n8113 ZN=n8510
.gate AOI21_X1  A=top^rst B1=n8509 B2=n8510 ZN=n2387_1
.gate INV_X1    A=n7823 ZN=n8512
.gate AOI21_X1  A=n7734 B1=n7822 B2=n7736 ZN=n8513
.gate NOR3_X1   A1=n8512 A2=n8149 A3=n8513 ZN=n8514
.gate INV_X1    A=n8060 ZN=n8515
.gate AOI21_X1  A=n8003 B1=n8059 B2=n8004 ZN=n8516
.gate NOR3_X1   A1=n8515 A2=n8516 A3=n7918 ZN=n8517
.gate OAI21_X1  A=n8110 B1=n8517 B2=n8514 ZN=n8518
.gate AOI22_X1  A1=n8431 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~21_FF_NODE B1=top^spr_dat_cpu~21 B2=n8113 ZN=n8519
.gate AOI21_X1  A=top^rst B1=n8518 B2=n8519 ZN=n2392_1
.gate NOR2_X1   A1=n7821 A2=n7744 ZN=n8521
.gate INV_X1    A=n8521 ZN=n8522
.gate NAND2_X1  A1=n8522 A2=n7739 ZN=n8523
.gate XNOR2_X1  A=n8523 B=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~20_FF_NODE ZN=n8524
.gate OR2_X1    A1=n8524 A2=n8149 ZN=n8525
.gate AOI21_X1  A=n4235 B1=n8525 B2=n8157 ZN=n8526
.gate NAND3_X1  A1=n8524 A2=n4235 A3=n7647 ZN=n8527
.gate NAND2_X1  A1=n8527 A2=n7918 ZN=n8528
.gate NOR3_X1   A1=n8058 A2=n7735 A3=n7737 ZN=n8529
.gate OAI21_X1  A=n8058 B1=n7735 B2=n7737 ZN=n8530
.gate NAND2_X1  A1=n8530 A2=n8120 ZN=n8531
.gate OAI221_X1 A=n8110 B1=n8529 B2=n8531 C1=n8526 C2=n8528 ZN=n8532
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~20_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~20 ZN=n8533
.gate AOI21_X1  A=top^rst B1=n8532 B2=n8533 ZN=n2397_1
.gate INV_X1    A=n8055 ZN=n8535
.gate NOR3_X1   A1=n8535 A2=n5263 A3=n8056 ZN=n8536
.gate NOR2_X1   A1=n8536 A2=n8535 ZN=n8537
.gate OAI21_X1  A=n8120 B1=n8537 B2=n7743 ZN=n8538
.gate AOI21_X1  A=n8538 B1=n7743 B2=n8537 ZN=n8539
.gate AND2_X1   A1=n7821 A2=n7744 ZN=n8540
.gate NAND2_X1  A1=n8522 A2=n7647 ZN=n8541
.gate OAI22_X1  A1=n8541 A2=n8540 B1=n4225 B2=n7920 ZN=n8542
.gate OAI21_X1  A=n8110 B1=n8539 B2=n8542 ZN=n8543
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~19_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~19 ZN=n8544
.gate AOI21_X1  A=top^rst B1=n8543 B2=n8544 ZN=n2402_1
.gate INV_X1    A=n7820 ZN=n8546
.gate NOR2_X1   A1=n8546 A2=n7819 ZN=n8547
.gate AOI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^mac_r~18_FF_NODE B1=n8547 B2=n7647 ZN=n8548
.gate OAI21_X1  A=n7647 B1=n8546 B2=n7819 ZN=n8549
.gate NOR2_X1   A1=n8208 A2=n5263 ZN=n8550
.gate AOI21_X1  A=n8548 B1=n8549 B2=n8550 ZN=n8551
.gate NOR2_X1   A1=n8535 A2=n8056 ZN=n8552
.gate NOR2_X1   A1=n8552 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~18_FF_NODE ZN=n8553
.gate NOR3_X1   A1=n8553 A2=n7918 A3=n8536 ZN=n8554
.gate OAI21_X1  A=n8110 B1=n8551 B2=n8554 ZN=n8555
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~18_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~18 ZN=n8556
.gate AOI21_X1  A=top^rst B1=n8555 B2=n8556 ZN=n2407_1
.gate OAI21_X1  A=n8010 B1=n8051 B2=n8053 ZN=n8558
.gate NOR2_X1   A1=n8008 A2=n8006 ZN=n8559
.gate XNOR2_X1  A=n8558 B=n8559 ZN=n8560
.gate NAND2_X1  A1=n7817 A2=n7748 ZN=n8561
.gate XOR2_X1   A=n8561 B=n8559 Z=n8562
.gate AOI22_X1  A1=n8562 A2=n7647 B1=top.or1200_mult_mac+or1200_mult_mac^mac_r~17_FF_NODE B2=n8208 ZN=n8563
.gate OAI21_X1  A=n8563 B1=n7918 B2=n8560 ZN=n8564
.gate NAND2_X1  A1=n8564 A2=n8110 ZN=n8565
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~17_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~17 ZN=n8566
.gate AOI21_X1  A=top^rst B1=n8565 B2=n8566 ZN=n2412_1
.gate XNOR2_X1  A=n8051 B=n8052 ZN=n8568
.gate OR2_X1    A1=n7814 A2=n7816 ZN=n8569
.gate NAND2_X1  A1=n8569 A2=n7751 ZN=n8570
.gate XNOR2_X1  A=n8570 B=n8053 ZN=n8571
.gate NOR2_X1   A1=n8571 A2=n8149 ZN=n8572
.gate OAI21_X1  A=n7918 B1=n8157 B2=n4196 ZN=n8573
.gate OAI221_X1 A=n8110 B1=n7918 B2=n8568 C1=n8572 C2=n8573 ZN=n8574
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~16_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~16 ZN=n8575
.gate AOI21_X1  A=top^rst B1=n8574 B2=n8575 ZN=n2417_1
.gate AOI21_X1  A=n7918 B1=n8050 B2=n7816 ZN=n8577
.gate OAI21_X1  A=n8577 B1=n7816 B2=n8050 ZN=n8578
.gate NAND2_X1  A1=n7814 A2=n7816 ZN=n8579
.gate NAND3_X1  A1=n8569 A2=n7647 A3=n8579 ZN=n8580
.gate NAND2_X1  A1=n8578 A2=n8580 ZN=n8581
.gate NAND2_X1  A1=n8581 A2=n8110 ZN=n8582
.gate AOI22_X1  A1=n8431 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~15_FF_NODE B1=top^spr_dat_cpu~15 B2=n8113 ZN=n8583
.gate AOI21_X1  A=top^rst B1=n8582 B2=n8583 ZN=n2422_1
.gate NAND3_X1  A1=n8047 A2=n8013 A3=n7813 ZN=n8585
.gate NAND3_X1  A1=n8049 A2=n8120 A3=n8585 ZN=n8586
.gate NAND3_X1  A1=n7810 A2=n7754 A3=n7812 ZN=n8587
.gate AOI21_X1  A=n8149 B1=n7811 B2=n7813 ZN=n8588
.gate OAI21_X1  A=n8110 B1=n7920 B2=n7752 ZN=n8589
.gate AOI21_X1  A=n8589 B1=n8588 B2=n8587 ZN=n8590
.gate OAI221_X1 A=n6614 B1=n8112 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~14_FF_NODE C1=top^spr_dat_cpu~14 C2=n8114 ZN=n8591
.gate AOI21_X1  A=n8591 B1=n8590 B2=n8586 ZN=n2427_1
.gate NOR3_X1   A1=n7807 A2=n7755 A3=n7809 ZN=n8593
.gate NAND2_X1  A1=n7810 A2=n7647 ZN=n8594
.gate AOI21_X1  A=n7808 B1=n8046 B2=n7758 ZN=n8595
.gate NAND2_X1  A1=n8047 A2=n8120 ZN=n8596
.gate OAI22_X1  A1=n8594 A2=n8593 B1=n8596 B2=n8595 ZN=n8597
.gate NAND2_X1  A1=n8597 A2=n8110 ZN=n8598
.gate AOI22_X1  A1=n8431 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~13_FF_NODE B1=top^spr_dat_cpu~13 B2=n8113 ZN=n8599
.gate AOI21_X1  A=top^rst B1=n8598 B2=n8599 ZN=n2432_1
.gate NAND2_X1  A1=n8045 A2=n8014 ZN=n8601
.gate XNOR2_X1  A=n8601 B=n7760 ZN=n8602
.gate NOR2_X1   A1=n8602 A2=n7918 ZN=n8603
.gate INV_X1    A=n7807 ZN=n8604
.gate NAND3_X1  A1=n7806 A2=n7760 A3=n7761 ZN=n8605
.gate NAND3_X1  A1=n8604 A2=n7647 A3=n8605 ZN=n8606
.gate OAI21_X1  A=n8606 B1=n5021 B2=n7920 ZN=n8607
.gate OAI21_X1  A=n8110 B1=n8603 B2=n8607 ZN=n8608
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~12_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~12 ZN=n8609
.gate AOI21_X1  A=top^rst B1=n8608 B2=n8609 ZN=n2437_1
.gate INV_X1    A=n8045 ZN=n8611
.gate AOI21_X1  A=n8015 B1=n8044 B2=n7800 ZN=n8612
.gate NOR3_X1   A1=n8611 A2=n7918 A3=n8612 ZN=n8613
.gate NAND2_X1  A1=n7919 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~11_FF_NODE ZN=n8614
.gate OR3_X1    A1=n7803 A2=n7762 A3=n7805 ZN=n8615
.gate NAND3_X1  A1=n8615 A2=n7647 A3=n7806 ZN=n8616
.gate AOI21_X1  A=n8120 B1=n8614 B2=n8616 ZN=n8617
.gate OAI21_X1  A=n8110 B1=n8617 B2=n8613 ZN=n8618
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~11_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~11 ZN=n8619
.gate AOI21_X1  A=top^rst B1=n8618 B2=n8619 ZN=n2442_1
.gate NAND2_X1  A1=n8043 A2=n8016 ZN=n8621
.gate XNOR2_X1  A=n8621 B=n7802 ZN=n8622
.gate NOR2_X1   A1=n8622 A2=n7918 ZN=n8623
.gate INV_X1    A=n7803 ZN=n8624
.gate NAND3_X1  A1=n7797 A2=n7763 A3=n7802 ZN=n8625
.gate NAND3_X1  A1=n8624 A2=n7647 A3=n8625 ZN=n8626
.gate OAI21_X1  A=n8626 B1=n7920 B2=n4137 ZN=n8627
.gate OAI21_X1  A=n8110 B1=n8627 B2=n8623 ZN=n8628
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~10_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~10 ZN=n8629
.gate AOI21_X1  A=top^rst B1=n8628 B2=n8629 ZN=n2447_1
.gate NOR3_X1   A1=n7794 A2=n7764 A3=n7796 ZN=n8631
.gate NAND2_X1  A1=n7797 A2=n7647 ZN=n8632
.gate NOR3_X1   A1=n8042 A2=n7795 A3=n8017 ZN=n8633
.gate NAND2_X1  A1=n8043 A2=n8120 ZN=n8634
.gate OAI22_X1  A1=n8634 A2=n8633 B1=n8631 B2=n8632 ZN=n8635
.gate NAND2_X1  A1=n8635 A2=n8110 ZN=n8636
.gate AOI22_X1  A1=n8431 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~9_FF_NODE B1=top^spr_dat_cpu~9 B2=n8113 ZN=n8637
.gate AOI21_X1  A=top^rst B1=n8637 B2=n8636 ZN=n2452_1
.gate AND3_X1   A1=n7791 A2=n7765 A3=n7793 ZN=n8639
.gate NOR3_X1   A1=n8639 A2=n7794 A3=n8149 ZN=n8640
.gate AND3_X1   A1=n8041 A2=n7792 A3=n8018 ZN=n8641
.gate NOR3_X1   A1=n8641 A2=n8042 A3=n7918 ZN=n8642
.gate OAI21_X1  A=n8110 B1=n8642 B2=n8640 ZN=n8643
.gate AOI22_X1  A1=n8431 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~8_FF_NODE B1=top^spr_dat_cpu~8 B2=n8113 ZN=n8644
.gate AOI21_X1  A=top^rst B1=n8644 B2=n8643 ZN=n2457_1
.gate AOI21_X1  A=n7767 B1=n7790 B2=n7769 ZN=n8646
.gate NAND2_X1  A1=n7791 A2=n7647 ZN=n8647
.gate AOI21_X1  A=n8019 B1=n8040 B2=n8021 ZN=n8648
.gate NAND2_X1  A1=n8041 A2=n8120 ZN=n8649
.gate OAI22_X1  A1=n8649 A2=n8648 B1=n8646 B2=n8647 ZN=n8650
.gate NAND2_X1  A1=n8650 A2=n8110 ZN=n8651
.gate AOI22_X1  A1=n8431 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~7_FF_NODE B1=top^spr_dat_cpu~7 B2=n8113 ZN=n8652
.gate AOI21_X1  A=top^rst B1=n8652 B2=n8651 ZN=n2462_1
.gate AOI21_X1  A=n7768 B1=n7920 B2=n7771 ZN=n8654
.gate NOR2_X1   A1=n8039 A2=n7788 ZN=n8655
.gate INV_X1    A=n8655 ZN=n8656
.gate NAND2_X1  A1=n8656 A2=n8024 ZN=n8657
.gate OR2_X1    A1=n7786 A2=n7789 ZN=n8658
.gate NAND2_X1  A1=n8658 A2=n7773 ZN=n8659
.gate NAND2_X1  A1=n8659 A2=n7647 ZN=n8660
.gate OAI21_X1  A=n8660 B1=n8657 B2=n7918 ZN=n8661
.gate AOI21_X1  A=n8020 B1=n7920 B2=n8022 ZN=n8662
.gate NAND2_X1  A1=n8657 A2=n8120 ZN=n8663
.gate OAI21_X1  A=n8663 B1=n8149 B2=n8659 ZN=n8664
.gate OAI221_X1 A=n8110 B1=n8654 B2=n8661 C1=n8662 C2=n8664 ZN=n8665
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~6_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~6 ZN=n8666
.gate AOI21_X1  A=top^rst B1=n8665 B2=n8666 ZN=n2467_1
.gate NAND2_X1  A1=n8208 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~5_FF_NODE ZN=n8668
.gate NAND2_X1  A1=n8039 A2=n7788 ZN=n8669
.gate NAND3_X1  A1=n8656 A2=n8120 A3=n8669 ZN=n8670
.gate NAND2_X1  A1=n7786 A2=n7789 ZN=n8671
.gate NAND3_X1  A1=n8658 A2=n7647 A3=n8671 ZN=n8672
.gate AND3_X1   A1=n8670 A2=n8110 A3=n8672 ZN=n8673
.gate OAI221_X1 A=n6614 B1=n8112 B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~5_FF_NODE C1=top^spr_dat_cpu~5 C2=n8114 ZN=n8674
.gate AOI21_X1  A=n8674 B1=n8668 B2=n8673 ZN=n2472_1
.gate NAND2_X1  A1=n8431 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~4_FF_NODE ZN=n8676
.gate AOI21_X1  A=n8149 B1=n7784 B2=n7785 ZN=n8677
.gate OAI21_X1  A=n8677 B1=n7784 B2=n7785 ZN=n8678
.gate AOI21_X1  A=n7918 B1=n8038 B2=n8026 ZN=n8679
.gate OAI21_X1  A=n8679 B1=n8026 B2=n8038 ZN=n8680
.gate AOI21_X1  A=n8108 B1=n8680 B2=n8678 ZN=n8681
.gate AOI21_X1  A=n8681 B1=n8113 B2=top^spr_dat_cpu~4 ZN=n8682
.gate AOI21_X1  A=top^rst B1=n8676 B2=n8682 ZN=n2477_1
.gate NAND2_X1  A1=n8431 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~3_FF_NODE ZN=n8684
.gate AOI21_X1  A=n7777 B1=n7782 B2=n7778 ZN=n8685
.gate NAND2_X1  A1=n7783 A2=n7647 ZN=n8686
.gate XNOR2_X1  A=n8037 B=n7777 ZN=n8687
.gate OAI22_X1  A1=n8687 A2=n7918 B1=n8685 B2=n8686 ZN=n8688
.gate AOI22_X1  A1=n8113 A2=top^spr_dat_cpu~3 B1=n8110 B2=n8688 ZN=n8689
.gate AOI21_X1  A=top^rst B1=n8684 B2=n8689 ZN=n2482_1
.gate NAND2_X1  A1=n8208 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~2_FF_NODE ZN=n8691
.gate NOR2_X1   A1=n8035 A2=n8034 ZN=n8692
.gate AOI21_X1  A=n8692 B1=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~1_FF_NODE B2=top.or1200_mult_mac+or1200_mult_mac^mac_r~1_FF_NODE ZN=n8693
.gate NAND2_X1  A1=n8693 A2=n7779 ZN=n8694
.gate OR2_X1    A1=n8693 A2=n7779 ZN=n8695
.gate NAND3_X1  A1=n8695 A2=n8120 A3=n8694 ZN=n8696
.gate INV_X1    A=n7782 ZN=n8697
.gate AOI21_X1  A=n7779 B1=n7780 B2=n7781 ZN=n8698
.gate OAI21_X1  A=n7647 B1=n8697 B2=n8698 ZN=n8699
.gate AND3_X1   A1=n8110 A2=n8696 A3=n8699 ZN=n8700
.gate OAI221_X1 A=n6614 B1=n3185 B2=n8388 C1=n8112 C2=top.or1200_mult_mac+or1200_mult_mac^mac_r~2_FF_NODE ZN=n8701
.gate AOI21_X1  A=n8701 B1=n8691 B2=n8700 ZN=n2487_1
.gate NAND2_X1  A1=n8431 A2=top.or1200_mult_mac+or1200_mult_mac^mac_r~1_FF_NODE ZN=n8703
.gate NAND2_X1  A1=n4024 A2=top.or1200_mult_mac+or1200_mult_mac^mul_prod_r~0_FF_NODE ZN=n8704
.gate OR2_X1    A1=n8035 A2=n8704 ZN=n8705
.gate INV_X1    A=n7781 ZN=n8706
.gate AOI21_X1  A=n8149 B1=n8706 B2=n7780 ZN=n8707
.gate NAND2_X1  A1=n8035 A2=n8034 ZN=n8708
.gate NOR2_X1   A1=n8692 A2=n7918 ZN=n8709
.gate AOI22_X1  A1=n8709 A2=n8708 B1=n8707 B2=n8705 ZN=n8710
.gate NAND2_X1  A1=n8110 A2=n8710 ZN=n8711
.gate NAND3_X1  A1=n8112 A2=n8397 A3=n8711 ZN=n8712
.gate AOI21_X1  A=top^rst B1=n8703 B2=n8712 ZN=n2492_1
.gate OAI21_X1  A=n7238 B1=n8120 B2=n7647 ZN=n8714
.gate AOI21_X1  A=n4024 B1=n7920 B2=n8714 ZN=n8715
.gate AOI21_X1  A=n8704 B1=n8149 B2=n7918 ZN=n8716
.gate OAI21_X1  A=n8110 B1=n8715 B2=n8716 ZN=n8717
.gate AOI22_X1  A1=top.or1200_mult_mac+or1200_mult_mac^mac_r~0_FF_NODE A2=n8111 B1=n8113 B2=top^spr_dat_cpu~0 ZN=n8718
.gate AOI21_X1  A=top^rst B1=n8717 B2=n8718 ZN=n2497_1
.gate INV_X1    A=top.or1200_except+or1200_except^id_exceptflags~0_FF_NODE ZN=n8720
.gate NOR2_X1   A1=n3211 A2=n3865 ZN=n8721
.gate INV_X1    A=top^icpu_tag_i~2 ZN=n8722
.gate NOR2_X1   A1=n8722 A2=top^icpu_tag_i~1 ZN=n8723
.gate NAND4_X1  A1=n6663 A2=top^icpu_tag_i~3 A3=n8721 A4=n8723 ZN=n8724
.gate OAI22_X1  A1=n8724 A2=top^icpu_tag_i~0 B1=n8720 B2=n6661 ZN=n2502_1
.gate NOR2_X1   A1=n6659 A2=n3904 ZN=n8726
.gate INV_X1    A=n8726 ZN=n8727
.gate NAND2_X1  A1=n6658 A2=n3904 ZN=n8728
.gate NOR2_X1   A1=n8728 A2=top^rst ZN=n8729
.gate INV_X1    A=n8729 ZN=n8730
.gate OAI22_X1  A1=n8720 A2=n8730 B1=n8727 B2=n6650 ZN=n2507_1
.gate INV_X1    A=top.or1200_except+or1200_except^eear~0_FF_NODE ZN=n8732
.gate INV_X1    A=n6656 ZN=n8733
.gate NAND2_X1  A1=n3946 A2=top^spr_we ZN=n8734
.gate OR4_X1    A1=n6466 A2=n8733 A3=n6642 A4=n8734 ZN=n8735
.gate NOR2_X1   A1=n8735 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE ZN=n8736
.gate AOI211_X1 A=top^rst B=n8736 C1=n8732 C2=n8735 ZN=n2512_1
.gate NOR2_X1   A1=n8734 A2=top^spr_addr~4 ZN=n8738
.gate OAI22_X1  A1=n8733 A2=n8738 B1=n6643 B2=n6646 ZN=n8739
.gate OR2_X1    A1=n8739 A2=n6642 ZN=n8740
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~0_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8741
.gate OAI21_X1  A=n8741 B1=n3925 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8742
.gate NOR2_X1   A1=n6646 A2=n6643 ZN=n8743
.gate NOR2_X1   A1=n6656 A2=n8743 ZN=n8744
.gate INV_X1    A=n8744 ZN=n8745
.gate NOR2_X1   A1=n8745 A2=n6642 ZN=n8746
.gate INV_X1    A=n8746 ZN=n8747
.gate NAND2_X1  A1=n6656 A2=n8738 ZN=n8748
.gate NOR2_X1   A1=n8748 A2=n6642 ZN=n8749
.gate INV_X1    A=n8749 ZN=n8750
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE B2=n8750 C1=n8747 C2=n8742 ZN=n8751
.gate AOI21_X1  A=n8751 B1=n3214 B2=n8740 ZN=n2517
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~1_FF_NODE ZN=n8753
.gate INV_X1    A=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8754
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~1_FF_NODE ZN=n8755
.gate AOI21_X1  A=n8755 B1=n8754 B2=n6006 ZN=n8756
.gate AOI22_X1  A1=n8746 A2=n8756 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE B2=n8749 ZN=n8757
.gate AOI21_X1  A=top^rst B1=n8753 B2=n8757 ZN=n2522
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~10_FF_NODE ZN=n8759
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~10_FF_NODE ZN=n8760
.gate AOI21_X1  A=n8760 B1=n8754 B2=n6033 ZN=n8761
.gate AOI22_X1  A1=n8746 A2=n8761 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~10_FF_NODE B2=n8749 ZN=n8762
.gate AOI21_X1  A=top^rst B1=n8759 B2=n8762 ZN=n2527
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~11_FF_NODE ZN=n8764
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~11_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8765
.gate OAI21_X1  A=n8765 B1=n6036 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8766
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~11_FF_NODE B2=n8750 C1=n8747 C2=n8766 ZN=n8767
.gate AOI21_X1  A=n8767 B1=n8764 B2=n8740 ZN=n2532
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~12_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8769
.gate OAI21_X1  A=n8769 B1=n6039 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8770
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~12_FF_NODE B2=n8750 C1=n8747 C2=n8770 ZN=n8771
.gate AOI21_X1  A=n8771 B1=n3435 B2=n8740 ZN=n2537
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~13_FF_NODE ZN=n8773
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~13_FF_NODE ZN=n8774
.gate AOI21_X1  A=n8774 B1=n8754 B2=n6042 ZN=n8775
.gate AOI22_X1  A1=n8746 A2=n8775 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~13_FF_NODE B2=n8749 ZN=n8776
.gate AOI21_X1  A=top^rst B1=n8773 B2=n8776 ZN=n2542
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~14_FF_NODE ZN=n8778
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~14_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8779
.gate OAI21_X1  A=n8779 B1=n6045 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8780
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~14_FF_NODE B2=n8750 C1=n8747 C2=n8780 ZN=n8781
.gate AOI21_X1  A=n8781 B1=n8778 B2=n8740 ZN=n2547
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~15_FF_NODE ZN=n8783
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~15_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8784
.gate OAI21_X1  A=n8784 B1=n6048 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8785
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~15_FF_NODE B2=n8750 C1=n8747 C2=n8785 ZN=n8786
.gate AOI21_X1  A=n8786 B1=n8783 B2=n8740 ZN=n2552
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~16_FF_NODE ZN=n8788
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~16_FF_NODE ZN=n8789
.gate AOI21_X1  A=n8789 B1=n8754 B2=n6051 ZN=n8790
.gate AOI22_X1  A1=n8746 A2=n8790 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~16_FF_NODE B2=n8749 ZN=n8791
.gate AOI21_X1  A=top^rst B1=n8788 B2=n8791 ZN=n2557
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~17_FF_NODE ZN=n8793
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~17_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8794
.gate OAI21_X1  A=n8794 B1=n6054 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8795
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~17_FF_NODE B2=n8750 C1=n8747 C2=n8795 ZN=n8796
.gate AOI21_X1  A=n8796 B1=n8793 B2=n8740 ZN=n2562
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~18_FF_NODE ZN=n8798
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~18_FF_NODE ZN=n8799
.gate AOI21_X1  A=n8799 B1=n8754 B2=n6057 ZN=n8800
.gate AOI22_X1  A1=n8746 A2=n8800 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~18_FF_NODE B2=n8749 ZN=n8801
.gate AOI21_X1  A=top^rst B1=n8798 B2=n8801 ZN=n2567
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~19_FF_NODE ZN=n8803
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~19_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8804
.gate OAI21_X1  A=n8804 B1=n6060 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8805
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~19_FF_NODE B2=n8750 C1=n8747 C2=n8805 ZN=n8806
.gate AOI21_X1  A=n8806 B1=n8803 B2=n8740 ZN=n2572
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~2_FF_NODE ZN=n8808
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~2_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8809
.gate OAI21_X1  A=n8809 B1=n6009 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8810
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE B2=n8750 C1=n8747 C2=n8810 ZN=n8811
.gate AOI21_X1  A=n8811 B1=n8808 B2=n8740 ZN=n2577
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~20_FF_NODE ZN=n8813
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~20_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8814
.gate OAI21_X1  A=n8814 B1=n6063 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8815
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~20_FF_NODE B2=n8750 C1=n8747 C2=n8815 ZN=n8816
.gate AOI21_X1  A=n8816 B1=n8813 B2=n8740 ZN=n2582
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~21_FF_NODE ZN=n8818
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~21_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8819
.gate OAI21_X1  A=n8819 B1=n6066 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8820
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~21_FF_NODE B2=n8750 C1=n8747 C2=n8820 ZN=n8821
.gate AOI21_X1  A=n8821 B1=n8818 B2=n8740 ZN=n2587
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~22_FF_NODE ZN=n8823
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~22_FF_NODE ZN=n8824
.gate AOI21_X1  A=n8824 B1=n8754 B2=n6069 ZN=n8825
.gate AOI22_X1  A1=n8746 A2=n8825 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~22_FF_NODE B2=n8749 ZN=n8826
.gate AOI21_X1  A=top^rst B1=n8823 B2=n8826 ZN=n2592
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~23_FF_NODE ZN=n8828
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~23_FF_NODE ZN=n8829
.gate AOI21_X1  A=n8829 B1=n8754 B2=n6072 ZN=n8830
.gate AOI22_X1  A1=n8746 A2=n8830 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~23_FF_NODE B2=n8749 ZN=n8831
.gate AOI21_X1  A=top^rst B1=n8828 B2=n8831 ZN=n2597
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~24_FF_NODE ZN=n8833
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~24_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8834
.gate OAI21_X1  A=n8834 B1=n6075 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8835
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~24_FF_NODE B2=n8750 C1=n8747 C2=n8835 ZN=n8836
.gate AOI21_X1  A=n8836 B1=n8833 B2=n8740 ZN=n2602
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~25_FF_NODE ZN=n8838
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~25_FF_NODE ZN=n8839
.gate AOI21_X1  A=n8839 B1=n8754 B2=n6078 ZN=n8840
.gate AOI22_X1  A1=n8746 A2=n8840 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE B2=n8749 ZN=n8841
.gate AOI21_X1  A=top^rst B1=n8838 B2=n8841 ZN=n2607
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~26_FF_NODE ZN=n8843
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~26_FF_NODE ZN=n8844
.gate AOI21_X1  A=n8844 B1=n8754 B2=n6081 ZN=n8845
.gate AOI22_X1  A1=n8746 A2=n8845 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~26_FF_NODE B2=n8749 ZN=n8846
.gate AOI21_X1  A=top^rst B1=n8843 B2=n8846 ZN=n2612
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~27_FF_NODE ZN=n8848
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~27_FF_NODE ZN=n8849
.gate AOI21_X1  A=n8849 B1=n8754 B2=n6084 ZN=n8850
.gate AOI22_X1  A1=n8746 A2=n8850 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~27_FF_NODE B2=n8749 ZN=n8851
.gate AOI21_X1  A=top^rst B1=n8848 B2=n8851 ZN=n2617
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~28_FF_NODE ZN=n8853
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~28_FF_NODE ZN=n8854
.gate AOI21_X1  A=n8854 B1=n8754 B2=n6087 ZN=n8855
.gate AOI22_X1  A1=n8746 A2=n8855 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~28_FF_NODE B2=n8749 ZN=n8856
.gate AOI21_X1  A=top^rst B1=n8853 B2=n8856 ZN=n2622
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~29_FF_NODE ZN=n8858
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~29_FF_NODE ZN=n8859
.gate AOI21_X1  A=n8859 B1=n8754 B2=n6090 ZN=n8860
.gate AOI22_X1  A1=n8746 A2=n8860 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~29_FF_NODE B2=n8749 ZN=n8861
.gate AOI21_X1  A=top^rst B1=n8858 B2=n8861 ZN=n2627
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~3_FF_NODE ZN=n8863
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~3_FF_NODE ZN=n8864
.gate AOI21_X1  A=n8864 B1=n8754 B2=n6012 ZN=n8865
.gate AOI22_X1  A1=n8746 A2=n8865 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE B2=n8749 ZN=n8866
.gate AOI21_X1  A=top^rst B1=n8863 B2=n8866 ZN=n2632
.gate NAND2_X1  A1=n8739 A2=top.or1200_except+or1200_except^epcr~30_FF_NODE ZN=n8868
.gate NOR2_X1   A1=n8748 A2=n4332 ZN=n8869
.gate MUX2_X1   A=top.or1200_except+or1200_except^id_pc~30_FF_NODE B=top.or1200_except+or1200_except^wb_pc~30_FF_NODE S=top.or1200_except+or1200_except^ex_dslot_FF_NODE Z=n8870
.gate AOI211_X1 A=n6642 B=n8869 C1=n8744 C2=n8870 ZN=n8871
.gate INV_X1    A=n6642 ZN=n8872
.gate OAI21_X1  A=n6614 B1=n8872 B2=top.or1200_except+or1200_except^epcr~30_FF_NODE ZN=n8873
.gate AOI21_X1  A=n8873 B1=n8871 B2=n8868 ZN=n2637
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~31_FF_NODE ZN=n8875
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~31_FF_NODE ZN=n8876
.gate AOI21_X1  A=n8876 B1=n8754 B2=n6096 ZN=n8877
.gate AOI22_X1  A1=n8746 A2=n8877 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~31_FF_NODE B2=n8749 ZN=n8878
.gate AOI21_X1  A=top^rst B1=n8875 B2=n8878 ZN=n2642
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~4_FF_NODE ZN=n8880
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~4_FF_NODE ZN=n8881
.gate AOI21_X1  A=n8881 B1=n8754 B2=n6015 ZN=n8882
.gate AOI22_X1  A1=n8746 A2=n8882 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~4_FF_NODE B2=n8749 ZN=n8883
.gate AOI21_X1  A=top^rst B1=n8880 B2=n8883 ZN=n2647
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~5_FF_NODE ZN=n8885
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~5_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8886
.gate OAI21_X1  A=n8886 B1=n6018 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8887
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE B2=n8750 C1=n8747 C2=n8887 ZN=n8888
.gate AOI21_X1  A=n8888 B1=n8885 B2=n8740 ZN=n2652
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~6_FF_NODE ZN=n8890
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~6_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8891
.gate OAI21_X1  A=n8891 B1=n6021 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8892
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE B2=n8750 C1=n8747 C2=n8892 ZN=n8893
.gate AOI21_X1  A=n8893 B1=n8890 B2=n8740 ZN=n2657
.gate NAND2_X1  A1=n8740 A2=top.or1200_except+or1200_except^epcr~7_FF_NODE ZN=n8895
.gate NOR2_X1   A1=n8754 A2=top.or1200_except+or1200_except^wb_pc~7_FF_NODE ZN=n8896
.gate AOI21_X1  A=n8896 B1=n8754 B2=n6024 ZN=n8897
.gate AOI22_X1  A1=n8746 A2=n8897 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~7_FF_NODE B2=n8749 ZN=n8898
.gate AOI21_X1  A=top^rst B1=n8895 B2=n8898 ZN=n2662
.gate INV_X1    A=top.or1200_except+or1200_except^epcr~8_FF_NODE ZN=n8900
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~8_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8901
.gate OAI21_X1  A=n8901 B1=n6027 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8902
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~8_FF_NODE B2=n8750 C1=n8747 C2=n8902 ZN=n8903
.gate AOI21_X1  A=n8903 B1=n8900 B2=n8740 ZN=n2667
.gate NAND2_X1  A1=top.or1200_except+or1200_except^wb_pc~9_FF_NODE A2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8905
.gate OAI21_X1  A=n8905 B1=n6030 B2=top.or1200_except+or1200_except^ex_dslot_FF_NODE ZN=n8906
.gate OAI221_X1 A=n6614 B1=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~9_FF_NODE B2=n8750 C1=n8747 C2=n8906 ZN=n8907
.gate AOI21_X1  A=n8907 B1=n3387 B2=n8740 ZN=n2672_1
.gate OAI21_X1  A=n6656 B1=n3120 B2=n4041 ZN=n8909
.gate NAND2_X1  A1=n8909 A2=n8872 ZN=n8910
.gate NAND2_X1  A1=n8910 A2=top.or1200_except+or1200_except^esr~0_FF_NODE ZN=n8911
.gate OR3_X1    A1=n8733 A2=n3120 A3=n4041 ZN=n8912
.gate NOR2_X1   A1=n8912 A2=n6642 ZN=n8913
.gate INV_X1    A=n8913 ZN=n8914
.gate NOR2_X1   A1=n6707 A2=top.or1200_sprs+or1200_sprs^sr~0_FF_NODE ZN=n8915
.gate OAI21_X1  A=n3193_1 B1=n3910 B2=top^spr_dat_cpu~0 ZN=n8916
.gate OAI22_X1  A1=n8915 A2=n8916 B1=n4015 B2=n3193_1 ZN=n8917
.gate AOI21_X1  A=top^rst B1=n6657 B2=n8917 ZN=n8918
.gate OAI211_X1 A=n8911 B=n8918 C1=n8914 C2=n3221 ZN=n2677_1
.gate NAND2_X1  A1=n3188_1 A2=n6614 ZN=n8920
.gate OR2_X1    A1=n8917 A2=n8920 ZN=n2682_1
.gate NOR2_X1   A1=n3870 A2=top^rst ZN=n4207_1
.gate INV_X1    A=n4207_1 ZN=n8923
.gate NOR2_X1   A1=n8923 A2=n7002 ZN=n2687_1
.gate NAND2_X1  A1=top^rf_dataw~31 A2=n6680 ZN=n8925
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~29_FF_NODE ZN=n8926
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~30_FF_NODE ZN=n8927
.gate NOR2_X1   A1=n8927 A2=top.or1200_ctrl+or1200_ctrl^id_insn~28_FF_NODE ZN=n8928
.gate NOR2_X1   A1=n3203_1 A2=top.or1200_ctrl+or1200_ctrl^id_insn~31_FF_NODE ZN=n8929
.gate NAND4_X1  A1=n8928 A2=n8929 A3=top.or1200_ctrl+or1200_ctrl^id_insn~27_FF_NODE A4=n8926 ZN=n8930
.gate NOR2_X1   A1=n3203_1 A2=top.or1200_ctrl+or1200_ctrl^id_insn~27_FF_NODE ZN=n8931
.gate NOR2_X1   A1=n3202 A2=top.or1200_ctrl+or1200_ctrl^id_insn~26_FF_NODE ZN=n8932
.gate NOR2_X1   A1=n8931 A2=n8932 ZN=n8933
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~31_FF_NODE ZN=n8934
.gate NOR2_X1   A1=n8934 A2=top.or1200_ctrl+or1200_ctrl^id_insn~30_FF_NODE ZN=n8935
.gate OAI211_X1 A=n8933 B=n8935 C1=top.or1200_ctrl+or1200_ctrl^id_insn~29_FF_NODE C2=n3205 ZN=n8936
.gate AOI21_X1  A=n6676 B1=n8936 B2=n8930 ZN=n8937
.gate OR2_X1    A1=top^ex_freeze A2=n8937 ZN=n8938
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~31_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~31 ZN=n8939
.gate OAI22_X1  A1=n7001 A2=n6702 B1=n6699 B2=n8939 ZN=n8940
.gate NOR2_X1   A1=n8938 A2=n8940 ZN=n8941
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~31_FF_NODE ZN=n8942
.gate AOI21_X1  A=n8942 B1=n8925 B2=n8941 ZN=n2692_1
.gate NOR2_X1   A1=n8923 A2=n8939 ZN=n2697_1
.gate NOR2_X1   A1=n8923 A2=n7009 ZN=n2702_1
.gate NOR2_X1   A1=n8923 A2=n7017 ZN=n2707_1
.gate NOR2_X1   A1=n8923 A2=n7026 ZN=n2712_1
.gate NOR2_X1   A1=n8923 A2=n7037 ZN=n2717_1
.gate NOR2_X1   A1=n8923 A2=n7045 ZN=n2722_1
.gate NOR2_X1   A1=n8923 A2=n7053 ZN=n2727_1
.gate NOR2_X1   A1=n8923 A2=n7061 ZN=n2732_1
.gate NOR2_X1   A1=n8923 A2=n7069 ZN=n2737_1
.gate NOR2_X1   A1=n8923 A2=n7077 ZN=n2742_1
.gate NOR2_X1   A1=n8923 A2=n6834 ZN=n2747_1
.gate NOR2_X1   A1=n8923 A2=n6731 ZN=n2752_1
.gate NOR2_X1   A1=n8923 A2=n6842 ZN=n2757_1
.gate NOR2_X1   A1=n8923 A2=n6850 ZN=n2762_1
.gate NOR2_X1   A1=n8923 A2=n6858 ZN=n2767_1
.gate NOR2_X1   A1=n8923 A2=n6866 ZN=n2772_1
.gate NOR2_X1   A1=n8923 A2=n6874 ZN=n2777_1
.gate NOR2_X1   A1=n8923 A2=n6882 ZN=n2782_1
.gate NOR2_X1   A1=n8923 A2=n6890 ZN=n2787_1
.gate NOR2_X1   A1=n8923 A2=n6898 ZN=n2792_1
.gate NOR2_X1   A1=n8923 A2=n6906 ZN=n2797_1
.gate NOR2_X1   A1=n8923 A2=n6914 ZN=n2802_1
.gate NOR2_X1   A1=n8923 A2=n6922 ZN=n2807_1
.gate NOR2_X1   A1=n8923 A2=n6930 ZN=n2812_1
.gate NOR2_X1   A1=n8923 A2=n6938 ZN=n2817_1
.gate NOR2_X1   A1=n8923 A2=n6946 ZN=n2822_1
.gate NOR2_X1   A1=n8923 A2=n6954 ZN=n2827_1
.gate NOR2_X1   A1=n8923 A2=n6962 ZN=n2832_1
.gate NOR2_X1   A1=n8923 A2=n6970 ZN=n2837_1
.gate NOR2_X1   A1=n8923 A2=n6978 ZN=n2842_1
.gate NOR2_X1   A1=n8923 A2=n6986 ZN=n2847_1
.gate NOR2_X1   A1=n8923 A2=n6994 ZN=n2852_1
.gate NOR2_X1   A1=n8923 A2=n6683 ZN=n2857_1
.gate NAND2_X1  A1=top^rf_dataw~1 A2=n6680 ZN=n8977
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~1_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~1 ZN=n8978
.gate NOR2_X1   A1=n6699 A2=n8978 ZN=n8979
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~1_FF_NODE ZN=n8980
.gate OAI22_X1  A1=n6702 A2=n7016 B1=n8980 B2=n6684 ZN=n8981
.gate NOR3_X1   A1=top^ex_freeze A2=n8979 A3=n8981 ZN=n8982
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE ZN=n8983
.gate AOI21_X1  A=n8983 B1=n8977 B2=n8982 ZN=n2862_1
.gate OR2_X1    A1=n6707 A2=top.or1200_sprs+or1200_sprs^sr~1_FF_NODE ZN=n8985
.gate AOI21_X1  A=n3192 B1=n6707 B2=n3230 ZN=n8986
.gate AOI22_X1  A1=n8985 A2=n8986 B1=top.or1200_except+or1200_except^esr~1_FF_NODE B2=n3192 ZN=n8987
.gate NOR2_X1   A1=n8987 A2=n8920 ZN=n2867_1
.gate AOI21_X1  A=n6640 B1=n3864 B2=n3867 ZN=n8989
.gate NOR2_X1   A1=n8989 A2=top.or1200_except+or1200_except^state~1_FF_NODE ZN=n8990
.gate OAI21_X1  A=top.or1200_except+or1200_except^state~0_FF_NODE B1=top.or1200_except+or1200_except^state~1_FF_NODE B2=top.or1200_except+or1200_except^state~2_FF_NODE ZN=n8991
.gate INV_X1    A=n8991 ZN=n8992
.gate OAI21_X1  A=n8990 B1=n8872 B2=n8992 ZN=n8993
.gate NAND2_X1  A1=n8993 A2=top.or1200_except+or1200_except^except_type~0_FF_NODE ZN=n8994
.gate NAND2_X1  A1=n6643 A2=n8872 ZN=n8995
.gate AOI21_X1  A=top^rst B1=n8995 B2=n8994 ZN=n2872_1
.gate INV_X1    A=top.or1200_sprs+or1200_sprs^sr~2_FF_NODE ZN=n8997
.gate NAND2_X1  A1=n3910 A2=n8997 ZN=n8998
.gate AOI21_X1  A=n3192 B1=n6707 B2=n6493 ZN=n8999
.gate AOI22_X1  A1=n8999 A2=n8998 B1=top.or1200_except+or1200_except^esr~2_FF_NODE B2=n3192 ZN=n9000
.gate NOR2_X1   A1=n9000 A2=n8920 ZN=n2877_1
.gate INV_X1    A=top.or1200_except+or1200_except^esr~2_FF_NODE ZN=n9002
.gate INV_X1    A=n6657 ZN=n9003
.gate INV_X1    A=n9000 ZN=n9004
.gate OAI221_X1 A=n6614 B1=n9003 B2=n9004 C1=n8914 C2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE ZN=n9005
.gate AOI21_X1  A=n9005 B1=n9002 B2=n8910 ZN=n2882_1
.gate NAND2_X1  A1=n8993 A2=top.or1200_except+or1200_except^except_type~3_FF_NODE ZN=n9007
.gate NAND3_X1  A1=n6657 A2=n6644 A3=n6646 ZN=n9008
.gate AOI21_X1  A=top^rst B1=n9008 B2=n9007 ZN=n2887_1
.gate NOR2_X1   A1=n8997 A2=top^rst ZN=n2892_1
.gate AND2_X1   A1=n2892_1 A2=top.or1200_except+or1200_except^delayed_iee~0_FF_NODE ZN=n2897_1
.gate AND2_X1   A1=n2892_1 A2=top.or1200_except+or1200_except^delayed_iee~1_FF_NODE ZN=n2902_1
.gate INV_X1    A=top.or1200_sprs+or1200_sprs^sr~3_FF_NODE ZN=n9013
.gate AOI21_X1  A=n3192 B1=n3910 B2=n9013 ZN=n9014
.gate OR2_X1    A1=n3910 A2=top^spr_dat_cpu~3 ZN=n9015
.gate AOI22_X1  A1=n9015 A2=n9014 B1=top.or1200_except+or1200_except^esr~3_FF_NODE B2=n3192 ZN=n9016
.gate OAI21_X1  A=n6614 B1=n3188_1 B2=top.or1200_sprs+or1200_sprs^sr~3_FF_NODE ZN=n9017
.gate AOI21_X1  A=n9017 B1=n9016 B2=n3188_1 ZN=n2907_1
.gate OR2_X1    A1=n8912 A2=n3258_1 ZN=n9019
.gate INV_X1    A=top.or1200_except+or1200_except^esr~3_FF_NODE ZN=n9020
.gate NOR2_X1   A1=n8909 A2=n9020 ZN=n9021
.gate OAI21_X1  A=n8872 B1=n6656 B2=n9016 ZN=n9022
.gate NOR2_X1   A1=n9021 A2=n9022 ZN=n9023
.gate OAI21_X1  A=n6614 B1=n8872 B2=top.or1200_except+or1200_except^esr~3_FF_NODE ZN=n9024
.gate AOI21_X1  A=n9024 B1=n9019 B2=n9023 ZN=n2912_1
.gate INV_X1    A=top.or1200_except+or1200_except^esr~4_FF_NODE ZN=n9026
.gate NOR2_X1   A1=n6707 A2=top.or1200_sprs+or1200_sprs^sr~4_FF_NODE ZN=n9027
.gate OAI21_X1  A=n3193_1 B1=n3910 B2=top^spr_dat_cpu~4 ZN=n9028
.gate OAI22_X1  A1=n9027 A2=n9028 B1=n9026 B2=n3193_1 ZN=n9029
.gate INV_X1    A=n9029 ZN=n9030
.gate OAI21_X1  A=n6614 B1=n3188_1 B2=top.or1200_sprs+or1200_sprs^sr~4_FF_NODE ZN=n9031
.gate AOI21_X1  A=n9031 B1=n9030 B2=n3188_1 ZN=n2917_1
.gate NOR2_X1   A1=n8914 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~4_FF_NODE ZN=n9033
.gate OAI21_X1  A=n6614 B1=n9003 B2=n9029 ZN=n9034
.gate AOI211_X1 A=n9034 B=n9033 C1=n9026 C2=n8910 ZN=n2922_1
.gate NAND2_X1  A1=n6707 A2=n3290 ZN=n9036
.gate INV_X1    A=top.or1200_sprs+or1200_sprs^sr~5_FF_NODE ZN=n9037
.gate AOI21_X1  A=n3192 B1=n3910 B2=n9037 ZN=n9038
.gate AOI22_X1  A1=n9036 A2=n9038 B1=top.or1200_except+or1200_except^esr~5_FF_NODE B2=n3192 ZN=n9039
.gate NOR2_X1   A1=n9039 A2=n8920 ZN=n2927_1
.gate AOI21_X1  A=top.or1200_except+or1200_except^esr~5_FF_NODE B1=n8909 B2=n8872 ZN=n9041
.gate INV_X1    A=n9039 ZN=n9042
.gate OAI21_X1  A=n6614 B1=n9003 B2=n9042 ZN=n9043
.gate AOI211_X1 A=n9041 B=n9043 C1=n8913 C2=n4703_1 ZN=n2932_1
.gate INV_X1    A=top.or1200_sprs+or1200_sprs^sr~6_FF_NODE ZN=n9045
.gate AOI21_X1  A=n3192 B1=n3910 B2=n9045 ZN=n9046
.gate NAND2_X1  A1=n6707 A2=n3310 ZN=n9047
.gate AOI22_X1  A1=n9047 A2=n9046 B1=top.or1200_except+or1200_except^esr~6_FF_NODE B2=n3192 ZN=n9048
.gate NOR2_X1   A1=n9048 A2=n8920 ZN=n2937_1
.gate INV_X1    A=top.or1200_except+or1200_except^esr~6_FF_NODE ZN=n9050
.gate INV_X1    A=n9048 ZN=n9051
.gate OAI221_X1 A=n6614 B1=n9003 B2=n9051 C1=n8914 C2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE ZN=n9052
.gate AOI21_X1  A=n9052 B1=n9050 B2=n8910 ZN=n2942_1
.gate INV_X1    A=top.or1200_except+or1200_except^esr~1_FF_NODE ZN=n9054
.gate INV_X1    A=n8987 ZN=n9055
.gate OAI221_X1 A=n6614 B1=n9003 B2=n9055 C1=n8914 C2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE ZN=n9056
.gate AOI21_X1  A=n9056 B1=n9054 B2=n8910 ZN=n2947_1
.gate NOR2_X1   A1=n8923 A2=n8978 ZN=n2952_1
.gate NAND2_X1  A1=top^rf_dataw~2 A2=n6680 ZN=n9059
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~2_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~2 ZN=n9060
.gate NOR2_X1   A1=n6699 A2=n9060 ZN=n9061
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~2_FF_NODE ZN=n9062
.gate OAI22_X1  A1=n6702 A2=n7025 B1=n9062 B2=n6684 ZN=n9063
.gate NOR3_X1   A1=top^ex_freeze A2=n9061 A3=n9063 ZN=n9064
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE ZN=n9065
.gate AOI21_X1  A=n9065 B1=n9059 B2=n9064 ZN=n2957_1
.gate NOR2_X1   A1=n8923 A2=n9060 ZN=n2962_1
.gate NAND2_X1  A1=top^rf_dataw~3 A2=n6680 ZN=n9068
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~3_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~3 ZN=n9069
.gate NOR2_X1   A1=n6699 A2=n9069 ZN=n9070
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~3_FF_NODE ZN=n9071
.gate OAI22_X1  A1=n6702 A2=n7035 B1=n9071 B2=n6684 ZN=n9072
.gate NOR3_X1   A1=top^ex_freeze A2=n9070 A3=n9072 ZN=n9073
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE ZN=n9074
.gate AOI21_X1  A=n9074 B1=n9068 B2=n9073 ZN=n2967_1
.gate NOR2_X1   A1=n8923 A2=n9069 ZN=n2972_1
.gate NAND2_X1  A1=top^rf_dataw~4 A2=n6680 ZN=n9077
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~4_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~4 ZN=n9078
.gate NOR2_X1   A1=n6699 A2=n9078 ZN=n9079
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~4_FF_NODE ZN=n9080
.gate OAI22_X1  A1=n6702 A2=n7044 B1=n9080 B2=n6684 ZN=n9081
.gate NOR3_X1   A1=top^ex_freeze A2=n9079 A3=n9081 ZN=n9082
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~4_FF_NODE ZN=n9083
.gate AOI21_X1  A=n9083 B1=n9077 B2=n9082 ZN=n2977_1
.gate NOR2_X1   A1=n8923 A2=n9078 ZN=n2982_1
.gate NAND2_X1  A1=top^rf_dataw~5 A2=n6680 ZN=n9086
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~5_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~5 ZN=n9087
.gate NOR2_X1   A1=n6699 A2=n9087 ZN=n9088
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~5_FF_NODE ZN=n9089
.gate OAI22_X1  A1=n6702 A2=n7052 B1=n9089 B2=n6684 ZN=n9090
.gate NOR3_X1   A1=top^ex_freeze A2=n9088 A3=n9090 ZN=n9091
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE ZN=n9092
.gate AOI21_X1  A=n9092 B1=n9086 B2=n9091 ZN=n2987_1
.gate NOR2_X1   A1=n8923 A2=n9087 ZN=n2992_1
.gate NAND2_X1  A1=top^rf_dataw~6 A2=n6680 ZN=n9095
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~6_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~6 ZN=n9096
.gate NOR2_X1   A1=n6699 A2=n9096 ZN=n9097
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~6_FF_NODE ZN=n9098
.gate OAI22_X1  A1=n6702 A2=n7060 B1=n9098 B2=n6684 ZN=n9099
.gate NOR3_X1   A1=top^ex_freeze A2=n9097 A3=n9099 ZN=n9100
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE ZN=n9101
.gate AOI21_X1  A=n9101 B1=n9095 B2=n9100 ZN=n2997_1
.gate NOR2_X1   A1=n8923 A2=n9096 ZN=n3002_1
.gate NAND2_X1  A1=top^rf_dataw~7 A2=n6680 ZN=n9104
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~7_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~7 ZN=n9105
.gate NOR2_X1   A1=n6699 A2=n9105 ZN=n9106
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~7_FF_NODE ZN=n9107
.gate OAI22_X1  A1=n6702 A2=n7068 B1=n9107 B2=n6684 ZN=n9108
.gate NOR3_X1   A1=top^ex_freeze A2=n9106 A3=n9108 ZN=n9109
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~7_FF_NODE ZN=n9110
.gate AOI21_X1  A=n9110 B1=n9104 B2=n9109 ZN=n3007_1
.gate NOR2_X1   A1=n8923 A2=n9105 ZN=n3012_1
.gate NAND2_X1  A1=top^rf_dataw~8 A2=n6680 ZN=n9113
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~8_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~8 ZN=n9114
.gate NOR2_X1   A1=n6699 A2=n9114 ZN=n9115
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~8_FF_NODE ZN=n9116
.gate OAI22_X1  A1=n6702 A2=n7076 B1=n9116 B2=n6684 ZN=n9117
.gate NOR3_X1   A1=top^ex_freeze A2=n9115 A3=n9117 ZN=n9118
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~8_FF_NODE ZN=n9119
.gate AOI21_X1  A=n9119 B1=n9113 B2=n9118 ZN=n3017_1
.gate NOR2_X1   A1=n8923 A2=n9114 ZN=n3022_1
.gate NAND2_X1  A1=top^rf_dataw~9 A2=n6680 ZN=n9122
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~9_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~9 ZN=n9123
.gate NOR2_X1   A1=n6699 A2=n9123 ZN=n9124
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~9_FF_NODE ZN=n9125
.gate OAI22_X1  A1=n6702 A2=n6833 B1=n9125 B2=n6684 ZN=n9126
.gate NOR3_X1   A1=top^ex_freeze A2=n9124 A3=n9126 ZN=n9127
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~9_FF_NODE ZN=n9128
.gate AOI21_X1  A=n9128 B1=n9122 B2=n9127 ZN=n3027_1
.gate OR2_X1    A1=n6828 A2=n9003 ZN=n9130
.gate AOI22_X1  A1=n8913 A2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~9_FF_NODE B1=top.or1200_except+or1200_except^esr~9_FF_NODE B2=n8910 ZN=n9131
.gate AOI21_X1  A=top^rst B1=n9130 B2=n9131 ZN=n3032
.gate NOR2_X1   A1=n8923 A2=n9123 ZN=n3037
.gate NAND2_X1  A1=top^rf_dataw~10 A2=n6680 ZN=n9134
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~10_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~10 ZN=n9135
.gate NOR2_X1   A1=n6699 A2=n9135 ZN=n9136
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~10_FF_NODE ZN=n9137
.gate OAI22_X1  A1=n6702 A2=n6730 B1=n9137 B2=n6684 ZN=n9138
.gate NOR3_X1   A1=top^ex_freeze A2=n9136 A3=n9138 ZN=n9139
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~10_FF_NODE ZN=n9140
.gate AOI21_X1  A=n9140 B1=n9134 B2=n9139 ZN=n3042
.gate INV_X1    A=top.or1200_except+or1200_except^esr~10_FF_NODE ZN=n9142
.gate NAND2_X1  A1=n6657 A2=n6712 ZN=n9143
.gate OAI211_X1 A=n6614 B=n9143 C1=n8914 C2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~10_FF_NODE ZN=n9144
.gate AOI21_X1  A=n9144 B1=n9142 B2=n8910 ZN=n3047
.gate NOR2_X1   A1=n8923 A2=n9135 ZN=n3052
.gate NAND2_X1  A1=top^rf_dataw~11 A2=n6680 ZN=n9147
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~11_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~11 ZN=n9148
.gate NOR2_X1   A1=n6699 A2=n9148 ZN=n9149
.gate OAI22_X1  A1=n6702 A2=n6841 B1=n6695 B2=n6684 ZN=n9150
.gate NOR3_X1   A1=top^ex_freeze A2=n9149 A3=n9150 ZN=n9151
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~11_FF_NODE ZN=n9152
.gate AOI21_X1  A=n9152 B1=n9147 B2=n9151 ZN=n3057
.gate NOR2_X1   A1=n8923 A2=n9148 ZN=n3062
.gate NAND2_X1  A1=top^rf_dataw~12 A2=n6680 ZN=n9155
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~12_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~12 ZN=n9156
.gate NOR2_X1   A1=n6699 A2=n9156 ZN=n9157
.gate OAI22_X1  A1=n6702 A2=n6849 B1=n6671 B2=n6684 ZN=n9158
.gate NOR3_X1   A1=top^ex_freeze A2=n9157 A3=n9158 ZN=n9159
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~12_FF_NODE ZN=n9160
.gate AOI21_X1  A=n9160 B1=n9155 B2=n9159 ZN=n3067
.gate NOR2_X1   A1=n8923 A2=n9156 ZN=n3072
.gate NAND2_X1  A1=top^rf_dataw~13 A2=n6680 ZN=n9163
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~13_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~13 ZN=n9164
.gate NOR2_X1   A1=n6699 A2=n9164 ZN=n9165
.gate OAI22_X1  A1=n6702 A2=n6857 B1=n6669 B2=n6684 ZN=n9166
.gate NOR3_X1   A1=top^ex_freeze A2=n9165 A3=n9166 ZN=n9167
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~13_FF_NODE ZN=n9168
.gate AOI21_X1  A=n9168 B1=n9163 B2=n9167 ZN=n3077
.gate NOR2_X1   A1=n8923 A2=n9164 ZN=n3082_1
.gate NAND2_X1  A1=top^rf_dataw~14 A2=n6680 ZN=n9171
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~14_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~14 ZN=n9172
.gate NOR2_X1   A1=n6699 A2=n9172 ZN=n9173
.gate OAI22_X1  A1=n6702 A2=n6865 B1=n6673 B2=n6684 ZN=n9174
.gate NOR3_X1   A1=top^ex_freeze A2=n9173 A3=n9174 ZN=n9175
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~14_FF_NODE ZN=n9176
.gate AOI21_X1  A=n9176 B1=n9171 B2=n9175 ZN=n3087_1
.gate NOR2_X1   A1=n8923 A2=n9172 ZN=n3092
.gate NAND2_X1  A1=top^rf_dataw~15 A2=n6680 ZN=n9179
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~15_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~15 ZN=n9180
.gate NOR2_X1   A1=n6699 A2=n9180 ZN=n9181
.gate OAI22_X1  A1=n6702 A2=n6873 B1=n6676 B2=n6684 ZN=n9182
.gate NOR3_X1   A1=top^ex_freeze A2=n9181 A3=n9182 ZN=n9183
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~15_FF_NODE ZN=n9184
.gate AOI21_X1  A=n9184 B1=n9179 B2=n9183 ZN=n3097
.gate NOR2_X1   A1=n8923 A2=n9180 ZN=n3102_1
.gate NAND2_X1  A1=top^rf_dataw~16 A2=n6680 ZN=n9187
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~16_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~16 ZN=n9188
.gate OAI22_X1  A1=n6881 A2=n6702 B1=n6699 B2=n9188 ZN=n9189
.gate NOR2_X1   A1=n8938 A2=n9189 ZN=n9190
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~16_FF_NODE ZN=n9191
.gate AOI21_X1  A=n9191 B1=n9187 B2=n9190 ZN=n3107_1
.gate NOR2_X1   A1=n8923 A2=n9188 ZN=n3112_2
.gate NAND2_X1  A1=top^rf_dataw~17 A2=n6680 ZN=n9194
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~17_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~17 ZN=n9195
.gate OAI22_X1  A1=n6889 A2=n6702 B1=n6699 B2=n9195 ZN=n9196
.gate NOR2_X1   A1=n8938 A2=n9196 ZN=n9197
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~17_FF_NODE ZN=n9198
.gate AOI21_X1  A=n9198 B1=n9194 B2=n9197 ZN=n3117_2
.gate NOR2_X1   A1=n8923 A2=n9195 ZN=n3122_2
.gate NAND2_X1  A1=top^rf_dataw~18 A2=n6680 ZN=n9201
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~18_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~18 ZN=n9202
.gate OAI22_X1  A1=n6897 A2=n6702 B1=n6699 B2=n9202 ZN=n9203
.gate NOR2_X1   A1=n8938 A2=n9203 ZN=n9204
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~18_FF_NODE ZN=n9205
.gate AOI21_X1  A=n9205 B1=n9201 B2=n9204 ZN=n3127_2
.gate NOR2_X1   A1=n8923 A2=n9202 ZN=n3132_2
.gate NAND2_X1  A1=top^rf_dataw~19 A2=n6680 ZN=n9208
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~19_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~19 ZN=n9209
.gate OAI22_X1  A1=n6905 A2=n6702 B1=n6699 B2=n9209 ZN=n9210
.gate NOR2_X1   A1=n8938 A2=n9210 ZN=n9211
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~19_FF_NODE ZN=n9212
.gate AOI21_X1  A=n9212 B1=n9208 B2=n9211 ZN=n3137_1
.gate NOR2_X1   A1=n8923 A2=n9209 ZN=n3142_2
.gate NAND2_X1  A1=top^rf_dataw~20 A2=n6680 ZN=n9215
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~20_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~20 ZN=n9216
.gate OAI22_X1  A1=n6913 A2=n6702 B1=n6699 B2=n9216 ZN=n9217
.gate NOR2_X1   A1=n8938 A2=n9217 ZN=n9218
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~20_FF_NODE ZN=n9219
.gate AOI21_X1  A=n9219 B1=n9215 B2=n9218 ZN=n3147_1
.gate NOR2_X1   A1=n8923 A2=n9216 ZN=n3152_1
.gate NAND2_X1  A1=top^rf_dataw~21 A2=n6680 ZN=n9222
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~21_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~21 ZN=n9223
.gate OAI22_X1  A1=n6921 A2=n6702 B1=n6699 B2=n9223 ZN=n9224
.gate NOR2_X1   A1=n8938 A2=n9224 ZN=n9225
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~21_FF_NODE ZN=n9226
.gate AOI21_X1  A=n9226 B1=n9222 B2=n9225 ZN=n3157_1
.gate NOR2_X1   A1=n8923 A2=n9223 ZN=n3162_1
.gate NAND2_X1  A1=top^rf_dataw~22 A2=n6680 ZN=n9229
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~22_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~22 ZN=n9230
.gate OAI22_X1  A1=n6929 A2=n6702 B1=n6699 B2=n9230 ZN=n9231
.gate NOR2_X1   A1=n8938 A2=n9231 ZN=n9232
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~22_FF_NODE ZN=n9233
.gate AOI21_X1  A=n9233 B1=n9229 B2=n9232 ZN=n3167_1
.gate NOR2_X1   A1=n8923 A2=n9230 ZN=n3172_1
.gate NAND2_X1  A1=top^rf_dataw~23 A2=n6680 ZN=n9236
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~23_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~23 ZN=n9237
.gate OAI22_X1  A1=n6937 A2=n6702 B1=n6699 B2=n9237 ZN=n9238
.gate NOR2_X1   A1=n8938 A2=n9238 ZN=n9239
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~23_FF_NODE ZN=n9240
.gate AOI21_X1  A=n9240 B1=n9236 B2=n9239 ZN=n3177
.gate NOR2_X1   A1=n8923 A2=n9237 ZN=n3182_1
.gate NAND2_X1  A1=top^rf_dataw~24 A2=n6680 ZN=n9243
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~24_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~24 ZN=n9244
.gate OAI22_X1  A1=n6945 A2=n6702 B1=n6699 B2=n9244 ZN=n9245
.gate NOR2_X1   A1=n8938 A2=n9245 ZN=n9246
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~24_FF_NODE ZN=n9247
.gate AOI21_X1  A=n9247 B1=n9243 B2=n9246 ZN=n3187_1
.gate NOR2_X1   A1=n8923 A2=n9244 ZN=n3192_2
.gate NAND2_X1  A1=top^rf_dataw~25 A2=n6680 ZN=n9250
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~25_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~25 ZN=n9251
.gate OAI22_X1  A1=n6953 A2=n6702 B1=n6699 B2=n9251 ZN=n9252
.gate NOR2_X1   A1=n8938 A2=n9252 ZN=n9253
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~25_FF_NODE ZN=n9254
.gate AOI21_X1  A=n9254 B1=n9250 B2=n9253 ZN=n3197_1
.gate NOR2_X1   A1=n8923 A2=n9251 ZN=n3202_2
.gate NAND2_X1  A1=top^rf_dataw~26 A2=n6680 ZN=n9257
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~26_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~26 ZN=n9258
.gate OAI22_X1  A1=n6961 A2=n6702 B1=n6699 B2=n9258 ZN=n9259
.gate NOR2_X1   A1=n8938 A2=n9259 ZN=n9260
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~26_FF_NODE ZN=n9261
.gate AOI21_X1  A=n9261 B1=n9257 B2=n9260 ZN=n3207_2
.gate NOR2_X1   A1=n8923 A2=n9258 ZN=n3212_2
.gate NAND2_X1  A1=top^rf_dataw~27 A2=n6680 ZN=n9264
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~27_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~27 ZN=n9265
.gate OAI22_X1  A1=n6969 A2=n6702 B1=n6699 B2=n9265 ZN=n9266
.gate NOR2_X1   A1=n8938 A2=n9266 ZN=n9267
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~27_FF_NODE ZN=n9268
.gate AOI21_X1  A=n9268 B1=n9264 B2=n9267 ZN=n3217_1
.gate NOR2_X1   A1=n8923 A2=n9265 ZN=n3222_2
.gate NAND2_X1  A1=top^rf_dataw~28 A2=n6680 ZN=n9271
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~28_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~28 ZN=n9272
.gate OAI22_X1  A1=n6977 A2=n6702 B1=n6699 B2=n9272 ZN=n9273
.gate NOR2_X1   A1=n8938 A2=n9273 ZN=n9274
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~28_FF_NODE ZN=n9275
.gate AOI21_X1  A=n9275 B1=n9271 B2=n9274 ZN=n3227_2
.gate NOR2_X1   A1=n8923 A2=n9272 ZN=n3232_1
.gate NAND2_X1  A1=top^rf_dataw~29 A2=n6680 ZN=n9278
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~29_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~29 ZN=n9279
.gate OAI22_X1  A1=n6985 A2=n6702 B1=n6699 B2=n9279 ZN=n9280
.gate NOR2_X1   A1=n8938 A2=n9280 ZN=n9281
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~29_FF_NODE ZN=n9282
.gate AOI21_X1  A=n9282 B1=n9278 B2=n9281 ZN=n3237_2
.gate NOR2_X1   A1=n8923 A2=n9279 ZN=n3242_2
.gate NAND2_X1  A1=top^rf_dataw~30 A2=n6680 ZN=n9285
.gate AOI21_X1  A=top.or1200_rf+or1200_rf^datab_saved~30_FF_NODE B1=n6682 B2=top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out1~30 ZN=n9286
.gate OAI22_X1  A1=n6993 A2=n6702 B1=n6699 B2=n9286 ZN=n9287
.gate NOR2_X1   A1=n8938 A2=n9287 ZN=n9288
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~30_FF_NODE ZN=n9289
.gate AOI21_X1  A=n9289 B1=n9285 B2=n9288 ZN=n3247_2
.gate NOR2_X1   A1=n8923 A2=n9286 ZN=n3252_1
.gate NOR2_X1   A1=n6640 A2=top.or1200_except+or1200_except^state~1_FF_NODE ZN=n9292
.gate AOI211_X1 A=top^rst B=n9292 C1=n6658 C2=n6641 ZN=n3257_2
.gate NOR2_X1   A1=n6661 A2=n3866 ZN=n3262_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~1_FF_NODE B1=n6446 B2=top^icpu_dat_i~1 ZN=n9295
.gate OAI22_X1  A1=n6666 A2=n9295 B1=n8980 B2=n6661 ZN=n3267_2
.gate OAI22_X1  A1=n8980 A2=n8730 B1=n8727 B2=n3277 ZN=n3272_1
.gate NOR2_X1   A1=n3201 A2=n3202 ZN=n9298
.gate NOR3_X1   A1=n8934 A2=top.or1200_ctrl+or1200_ctrl^id_insn~26_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^id_insn~29_FF_NODE ZN=n9299
.gate OR2_X1    A1=n9298 A2=n9299 ZN=n9300
.gate NAND2_X1  A1=top.or1200_ctrl+or1200_ctrl^id_insn~30_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^id_insn~31_FF_NODE ZN=n9301
.gate NAND2_X1  A1=n3205 A2=top.or1200_ctrl+or1200_ctrl^id_insn~29_FF_NODE ZN=n9302
.gate AOI21_X1  A=n3202 B1=n9302 B2=n9301 ZN=n9303
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^id_insn~26_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^id_insn~27_FF_NODE ZN=n9304
.gate OAI21_X1  A=n8934 B1=n9304 B2=top.or1200_ctrl+or1200_ctrl^id_insn~29_FF_NODE ZN=n9305
.gate AOI21_X1  A=n8929 B1=n8926 B2=top.or1200_ctrl+or1200_ctrl^id_insn~30_FF_NODE ZN=n9306
.gate OAI21_X1  A=n9305 B1=n9306 B2=n3204 ZN=n9307
.gate AOI211_X1 A=n9303 B=n9307 C1=n3204 C2=n9300 ZN=n9308
.gate NAND3_X1  A1=n9308 A2=top.or1200_ctrl+or1200_ctrl^id_insn~16_FF_NODE A3=n9298 ZN=n9309
.gate OAI22_X1  A1=n8727 A2=n4425 B1=n8730 B2=n9309 ZN=n3277_1
.gate OAI22_X1  A1=n6639 A2=n8730 B1=n8727 B2=n3250 ZN=n3282_2
.gate OAI22_X1  A1=n3449 A2=n8727 B1=n8730 B2=n9137 ZN=n3287_2
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~11_FF_NODE ZN=n9313
.gate INV_X1    A=n8931 ZN=n9314
.gate NOR2_X1   A1=n8926 A2=n8934 ZN=n9315
.gate NAND3_X1  A1=n9315 A2=top.or1200_ctrl+or1200_ctrl^id_insn~28_FF_NODE A3=n8927 ZN=n9316
.gate NOR2_X1   A1=n9316 A2=n9314 ZN=n9317
.gate INV_X1    A=n9317 ZN=n9318
.gate NOR2_X1   A1=n9318 A2=top.or1200_ctrl+or1200_ctrl^id_insn~11_FF_NODE ZN=n9319
.gate OAI21_X1  A=n8729 B1=top.or1200_ctrl+or1200_ctrl^id_insn~21_FF_NODE B2=n9317 ZN=n9320
.gate OAI21_X1  A=n9313 B1=n9320 B2=n9319 ZN=n3292_1
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~12_FF_NODE ZN=n9322
.gate NAND2_X1  A1=n9317 A2=n6671 ZN=n9323
.gate OAI21_X1  A=n9323 B1=top.or1200_ctrl+or1200_ctrl^id_insn~22_FF_NODE B2=n9317 ZN=n9324
.gate OAI21_X1  A=n9322 B1=n8730 B2=n9324 ZN=n3297_2
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~13_FF_NODE ZN=n9326
.gate NOR2_X1   A1=n9318 A2=top.or1200_ctrl+or1200_ctrl^id_insn~13_FF_NODE ZN=n9327
.gate OAI21_X1  A=n8729 B1=top.or1200_ctrl+or1200_ctrl^id_insn~23_FF_NODE B2=n9317 ZN=n9328
.gate OAI21_X1  A=n9326 B1=n9328 B2=n9327 ZN=n3302_2
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~14_FF_NODE ZN=n9330
.gate NAND2_X1  A1=n9317 A2=n6673 ZN=n9331
.gate OAI21_X1  A=n9331 B1=top.or1200_ctrl+or1200_ctrl^id_insn~24_FF_NODE B2=n9317 ZN=n9332
.gate OAI21_X1  A=n9330 B1=n8730 B2=n9332 ZN=n3307_2
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~15_FF_NODE ZN=n9334
.gate NOR2_X1   A1=n9318 A2=top.or1200_ctrl+or1200_ctrl^id_insn~15_FF_NODE ZN=n9335
.gate OAI21_X1  A=n8729 B1=top.or1200_ctrl+or1200_ctrl^id_insn~25_FF_NODE B2=n9317 ZN=n9336
.gate OAI21_X1  A=n9334 B1=n9336 B2=n9335 ZN=n3312_2
.gate OAI22_X1  A1=n5763 A2=n8727 B1=n8730 B2=n9062 ZN=n3317_2
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^spr_addrimm~3_FF_NODE ZN=n9339
.gate OAI21_X1  A=n9339 B1=n8730 B2=n9071 ZN=n3322_1
.gate OAI22_X1  A1=n4383_1 A2=n8727 B1=n8730 B2=n9080 ZN=n3327_2
.gate OAI22_X1  A1=n3348_1 A2=n8727 B1=n8730 B2=n9089 ZN=n3332_2
.gate OAI22_X1  A1=n3371 A2=n8727 B1=n8730 B2=n9098 ZN=n3337_1
.gate OAI22_X1  A1=n3366 A2=n8727 B1=n8730 B2=n9107 ZN=n3342_2
.gate OAI22_X1  A1=n3396 A2=n8727 B1=n8730 B2=n9116 ZN=n3347_2
.gate OAI22_X1  A1=n3430 A2=n8727 B1=n8730 B2=n9125 ZN=n3352_1
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~21_FF_NODE ZN=n9347
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^pre_branch_op~1_FF_NODE ZN=n9348
.gate NOR2_X1   A1=n6450 A2=n9348 ZN=n9349
.gate NOR2_X1   A1=top^ex_freeze A2=n9349 ZN=n9350
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_ctrl+or1200_ctrl^rf_addrw~0_FF_NODE ZN=n9351
.gate AOI21_X1  A=n9351 B1=n9347 B2=n9350 ZN=n3357_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_ctrl+or1200_ctrl^rf_addrw~0_FF_NODE ZN=n9353
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~0_FF_NODE ZN=n9354
.gate AOI21_X1  A=top^rst B1=n9353 B2=n9354 ZN=n3362_2
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_ctrl+or1200_ctrl^rf_addrw~1_FF_NODE ZN=n9356
.gate NAND2_X1  A1=n3904 A2=top.or1200_ctrl+or1200_ctrl^id_insn~22_FF_NODE ZN=n9357
.gate OR2_X1    A1=n9357 A2=n9349 ZN=n9358
.gate AOI21_X1  A=top^rst B1=n9358 B2=n9356 ZN=n3367_2
.gate NAND2_X1  A1=n3904 A2=top.or1200_ctrl+or1200_ctrl^rf_addrw~1_FF_NODE ZN=n9360
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~1_FF_NODE ZN=n9361
.gate AOI21_X1  A=top^rst B1=n9360 B2=n9361 ZN=n3372_1
.gate AOI22_X1  A1=n9350 A2=top.or1200_ctrl+or1200_ctrl^id_insn~23_FF_NODE B1=top.or1200_ctrl+or1200_ctrl^rf_addrw~2_FF_NODE B2=top^ex_freeze ZN=n9363
.gate NOR2_X1   A1=n9363 A2=top^rst ZN=n3377_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_ctrl+or1200_ctrl^rf_addrw~2_FF_NODE ZN=n9365
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~2_FF_NODE ZN=n9366
.gate AOI21_X1  A=top^rst B1=n9365 B2=n9366 ZN=n3382_2
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~24_FF_NODE ZN=n9368
.gate OAI21_X1  A=n6614 B1=n3904 B2=top.or1200_ctrl+or1200_ctrl^rf_addrw~3_FF_NODE ZN=n9369
.gate AOI21_X1  A=n9369 B1=n9368 B2=n9350 ZN=n3387_2
.gate NAND2_X1  A1=n3904 A2=top.or1200_ctrl+or1200_ctrl^rf_addrw~3_FF_NODE ZN=n9371
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~3_FF_NODE ZN=n9372
.gate AOI21_X1  A=top^rst B1=n9371 B2=n9372 ZN=n3392_2
.gate AOI22_X1  A1=n9350 A2=top.or1200_ctrl+or1200_ctrl^id_insn~25_FF_NODE B1=top.or1200_ctrl+or1200_ctrl^rf_addrw~4_FF_NODE B2=top^ex_freeze ZN=n9374
.gate NOR2_X1   A1=n9374 A2=top^rst ZN=n3397_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_ctrl+or1200_ctrl^rf_addrw~4_FF_NODE ZN=n9376
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_ctrl+or1200_ctrl^wb_rfaddrw~4_FF_NODE ZN=n9377
.gate AOI21_X1  A=top^rst B1=n9376 B2=n9377 ZN=n3402_1
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~10_FF_NODE B1=n6446 B2=top^icpu_dat_i~10 ZN=n9379
.gate OAI22_X1  A1=n6666 A2=n9379 B1=n9137 B2=n6661 ZN=n3407_2
.gate NAND2_X1  A1=n6663 A2=top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14899 ZN=n9381
.gate OAI21_X1  A=n9381 B1=n6661 B2=n6695 ZN=n3412_1
.gate OAI22_X1  A1=n6695 A2=n8730 B1=n8727 B2=n3471 ZN=n3417_2
.gate NAND2_X1  A1=n6663 A2=top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14900 ZN=n9384
.gate OAI21_X1  A=n9384 B1=n6661 B2=n6671 ZN=n3422_2
.gate OAI22_X1  A1=n6671 A2=n8730 B1=n8727 B2=n3491 ZN=n3427_2
.gate NAND2_X1  A1=n6663 A2=top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14901 ZN=n9387
.gate OAI21_X1  A=n9387 B1=n6661 B2=n6669 ZN=n3432_2
.gate OAI22_X1  A1=n6669 A2=n8730 B1=n8727 B2=n3511 ZN=n3437_2
.gate NAND2_X1  A1=n6663 A2=top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14902 ZN=n9390
.gate OAI21_X1  A=n9390 B1=n6661 B2=n6673 ZN=n3442_1
.gate OAI22_X1  A1=n6673 A2=n8730 B1=n8727 B2=n3533_1 ZN=n3447_1
.gate NAND2_X1  A1=n6663 A2=top.or1200_if+or1200_if^MULTI_PORT_MUX~153^MUX_2~14903 ZN=n9393
.gate OAI21_X1  A=n9393 B1=n6661 B2=n6676 ZN=n3452_1
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~15_FF_NODE ZN=n9395
.gate OAI21_X1  A=n9395 B1=n8730 B2=n6676 ZN=n3457_1
.gate AOI22_X1  A1=n6720 A2=n6660 B1=n6663 B2=n6453 ZN=n3462_1
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^mac_op~0_FF_NODE ZN=n9398
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^mac_op~1_FF_NODE ZN=n9399
.gate NOR4_X1   A1=top.or1200_mult_mac+or1200_mult_mac^mac_op_r1~0_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^mac_op_r2~0_FF_NODE A3=top.or1200_mult_mac+or1200_mult_mac^mac_op_r1~1_FF_NODE A4=top.or1200_mult_mac+or1200_mult_mac^mac_op_r2~1_FF_NODE ZN=n9400
.gate NAND3_X1  A1=n9400 A2=n9398 A3=n9399 ZN=n9401
.gate NAND2_X1  A1=n9401 A2=n6614 ZN=n9402
.gate OAI21_X1  A=n7089 B1=n9309 B2=n9402 ZN=n3467_1
.gate AOI21_X1  A=top^rst B1=top^ex_freeze B2=top.or1200_rf+or1200_rf^rf_we_allow_FF_NODE ZN=n9404
.gate NAND2_X1  A1=n8728 A2=n9404 ZN=n3472_1
.gate AOI21_X1  A=n6475 B1=top.or1200_wbmux+or1200_wbmux^muxreg_valid_FF_NODE B2=top^ex_freeze ZN=n9406
.gate NOR2_X1   A1=n9406 A2=top^rst ZN=n3477_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~0_FF_NODE ZN=n9408
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~0_FF_NODE ZN=n9409
.gate AOI21_X1  A=top^rst B1=n9408 B2=n9409 ZN=n3482_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~1_FF_NODE ZN=n9411
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~1_FF_NODE ZN=n9412
.gate AOI21_X1  A=top^rst B1=n9411 B2=n9412 ZN=n3487_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~10_FF_NODE ZN=n9414
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~10_FF_NODE ZN=n9415
.gate AOI21_X1  A=top^rst B1=n9414 B2=n9415 ZN=n3492_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~11_FF_NODE ZN=n9417
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~11_FF_NODE ZN=n9418
.gate AOI21_X1  A=top^rst B1=n9417 B2=n9418 ZN=n3497_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~12_FF_NODE ZN=n9420
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~12_FF_NODE ZN=n9421
.gate AOI21_X1  A=top^rst B1=n9420 B2=n9421 ZN=n3502_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~13_FF_NODE ZN=n9423
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~13_FF_NODE ZN=n9424
.gate AOI21_X1  A=top^rst B1=n9423 B2=n9424 ZN=n3507_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~14_FF_NODE ZN=n9426
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~14_FF_NODE ZN=n9427
.gate AOI21_X1  A=top^rst B1=n9426 B2=n9427 ZN=n3512
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~15_FF_NODE ZN=n9429
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~15_FF_NODE ZN=n9430
.gate AOI21_X1  A=top^rst B1=n9429 B2=n9430 ZN=n3517_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~16_FF_NODE ZN=n9432
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~16_FF_NODE ZN=n9433
.gate AOI21_X1  A=top^rst B1=n9432 B2=n9433 ZN=n3522_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~17_FF_NODE ZN=n9435
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~17_FF_NODE ZN=n9436
.gate AOI21_X1  A=top^rst B1=n9435 B2=n9436 ZN=n3527_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~18_FF_NODE ZN=n9438
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~18_FF_NODE ZN=n9439
.gate AOI21_X1  A=top^rst B1=n9438 B2=n9439 ZN=n3532_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~19_FF_NODE ZN=n9441
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~19_FF_NODE ZN=n9442
.gate AOI21_X1  A=top^rst B1=n9441 B2=n9442 ZN=n3537_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~2_FF_NODE ZN=n9444
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~2_FF_NODE ZN=n9445
.gate AOI21_X1  A=top^rst B1=n9444 B2=n9445 ZN=n3542_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~20_FF_NODE ZN=n9447
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~20_FF_NODE ZN=n9448
.gate AOI21_X1  A=top^rst B1=n9447 B2=n9448 ZN=n3547_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~21_FF_NODE ZN=n9450
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~21_FF_NODE ZN=n9451
.gate AOI21_X1  A=top^rst B1=n9450 B2=n9451 ZN=n3552_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~22_FF_NODE ZN=n9453
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~22_FF_NODE ZN=n9454
.gate AOI21_X1  A=top^rst B1=n9453 B2=n9454 ZN=n3557_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~23_FF_NODE ZN=n9456
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~23_FF_NODE ZN=n9457
.gate AOI21_X1  A=top^rst B1=n9456 B2=n9457 ZN=n3562_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~24_FF_NODE ZN=n9459
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~24_FF_NODE ZN=n9460
.gate AOI21_X1  A=top^rst B1=n9459 B2=n9460 ZN=n3567_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~25_FF_NODE ZN=n9462
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~25_FF_NODE ZN=n9463
.gate AOI21_X1  A=top^rst B1=n9462 B2=n9463 ZN=n3572_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~26_FF_NODE ZN=n9465
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~26_FF_NODE ZN=n9466
.gate AOI21_X1  A=top^rst B1=n9465 B2=n9466 ZN=n3577_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~27_FF_NODE ZN=n9468
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~27_FF_NODE ZN=n9469
.gate AOI21_X1  A=top^rst B1=n9468 B2=n9469 ZN=n3582_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~28_FF_NODE ZN=n9471
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~28_FF_NODE ZN=n9472
.gate AOI21_X1  A=top^rst B1=n9471 B2=n9472 ZN=n3587_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~29_FF_NODE ZN=n9474
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~29_FF_NODE ZN=n9475
.gate AOI21_X1  A=top^rst B1=n9474 B2=n9475 ZN=n3592_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~3_FF_NODE ZN=n9477
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~3_FF_NODE ZN=n9478
.gate AOI21_X1  A=top^rst B1=n9477 B2=n9478 ZN=n3597_2
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~30_FF_NODE ZN=n9480
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~30_FF_NODE ZN=n9481
.gate AOI21_X1  A=top^rst B1=n9480 B2=n9481 ZN=n3602_1
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~31_FF_NODE ZN=n9483
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~31_FF_NODE ZN=n9484
.gate AOI21_X1  A=top^rst B1=n9483 B2=n9484 ZN=n3607_2
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~4_FF_NODE ZN=n9486
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~4_FF_NODE ZN=n9487
.gate AOI21_X1  A=top^rst B1=n9486 B2=n9487 ZN=n3612_2
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~5_FF_NODE ZN=n9489
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~5_FF_NODE ZN=n9490
.gate AOI21_X1  A=top^rst B1=n9489 B2=n9490 ZN=n3617_2
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~6_FF_NODE ZN=n9492
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~6_FF_NODE ZN=n9493
.gate AOI21_X1  A=top^rst B1=n9492 B2=n9493 ZN=n3622_2
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~7_FF_NODE ZN=n9495
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~7_FF_NODE ZN=n9496
.gate AOI21_X1  A=top^rst B1=n9495 B2=n9496 ZN=n3627_2
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~8_FF_NODE ZN=n9498
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~8_FF_NODE ZN=n9499
.gate AOI21_X1  A=top^rst B1=n9498 B2=n9499 ZN=n3632_2
.gate NAND2_X1  A1=n3904 A2=top.or1200_except+or1200_except^ex_pc~9_FF_NODE ZN=n9501
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_except+or1200_except^wb_pc~9_FF_NODE ZN=n9502
.gate AOI21_X1  A=top^rst B1=n9501 B2=n9502 ZN=n3637_2
.gate INV_X1    A=top.or1200_freeze+or1200_freeze^multicycle_cnt~0_FF_NODE ZN=n9504
.gate NAND2_X1  A1=n9504 A2=top.or1200_freeze+or1200_freeze^multicycle_cnt~1_FF_NODE ZN=n9505
.gate NOR3_X1   A1=n8926 A2=top.or1200_ctrl+or1200_ctrl^id_insn~26_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^id_insn~28_FF_NODE ZN=n9506
.gate NAND2_X1  A1=n9506 A2=n3202 ZN=n9507
.gate NOR2_X1   A1=n9507 A2=n9301 ZN=n9508
.gate INV_X1    A=n9508 ZN=n9509
.gate NOR2_X1   A1=n9509 A2=n9116 ZN=n9510
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^id_insn~26_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^id_insn~28_FF_NODE ZN=n9511
.gate NOR4_X1   A1=n9511 A2=n8934 A3=top.or1200_ctrl+or1200_ctrl^id_insn~29_FF_NODE A4=top.or1200_ctrl+or1200_ctrl^id_insn~30_FF_NODE ZN=n9512
.gate OAI21_X1  A=n9512 B1=n3204 B2=n9304 ZN=n9513
.gate INV_X1    A=n8933 ZN=n9514
.gate NAND2_X1  A1=n9514 A2=n9512 ZN=n9515
.gate NOR3_X1   A1=n8927 A2=n8934 A3=top.or1200_ctrl+or1200_ctrl^id_insn~29_FF_NODE ZN=n9516
.gate OAI211_X1 A=n9516 B=top.or1200_ctrl+or1200_ctrl^id_insn~28_FF_NODE C1=top.or1200_ctrl+or1200_ctrl^id_insn~26_FF_NODE C2=top.or1200_ctrl+or1200_ctrl^id_insn~27_FF_NODE ZN=n9517
.gate NAND3_X1  A1=n9515 A2=n9513 A3=n9517 ZN=n9518
.gate OAI21_X1  A=n3904 B1=n9510 B2=n9518 ZN=n9519
.gate AOI21_X1  A=top^rst B1=n9519 B2=n9505 ZN=n3642_2
.gate NAND2_X1  A1=top.or1200_freeze+or1200_freeze^multicycle_cnt~0_FF_NODE A2=top.or1200_freeze+or1200_freeze^multicycle_cnt~1_FF_NODE ZN=n9521
.gate NAND3_X1  A1=n3904 A2=top.or1200_ctrl+or1200_ctrl^id_insn~9_FF_NODE A3=n9508 ZN=n9522
.gate AOI21_X1  A=top^rst B1=n9522 B2=n9521 ZN=n3647_2
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~16_FF_NODE ZN=n9524
.gate AOI22_X1  A1=n6720 A2=n8729 B1=n8726 B2=n9524 ZN=n3652
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~17_FF_NODE ZN=n9526
.gate OAI21_X1  A=n9526 B1=n8730 B2=n6722 ZN=n3657_2
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~18_FF_NODE ZN=n9528
.gate OAI21_X1  A=n9528 B1=n8730 B2=n6724 ZN=n3662_2
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~19_FF_NODE ZN=n9530
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~19_FF_NODE ZN=n9531
.gate OAI21_X1  A=n9531 B1=n8730 B2=n9530 ZN=n3667_2
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~20_FF_NODE ZN=n9533
.gate OAI21_X1  A=n9533 B1=n8730 B2=n6717 ZN=n3672_2
.gate OAI22_X1  A1=n5798 A2=n8727 B1=n8730 B2=n9347 ZN=n3677_1
.gate INV_X1    A=n6659 ZN=n9536
.gate NAND2_X1  A1=top^ex_freeze A2=top.or1200_ctrl+or1200_ctrl^ex_insn~22_FF_NODE ZN=n9537
.gate NAND3_X1  A1=n9536 A2=n9357 A3=n9537 ZN=n3682_2
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~23_FF_NODE ZN=n9539
.gate OAI22_X1  A1=n3710 A2=n8727 B1=n8730 B2=n9539 ZN=n3687_2
.gate NOR2_X1   A1=top^ex_freeze A2=top.or1200_ctrl+or1200_ctrl^id_insn~24_FF_NODE ZN=n9541
.gate AOI211_X1 A=n9541 B=n6659 C1=n6781 C2=top^ex_freeze ZN=n3692_2
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~25_FF_NODE ZN=n9543
.gate OAI22_X1  A1=n3741 A2=n8727 B1=n8730 B2=n9543 ZN=n3697_1
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~26_FF_NODE ZN=n9545
.gate OAI21_X1  A=n9545 B1=n8730 B2=n3203_1 ZN=n3702_2
.gate OAI22_X1  A1=n3926 A2=n8727 B1=n8730 B2=n3202 ZN=n3707_2
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~28_FF_NODE ZN=n9548
.gate NAND2_X1  A1=n8729 A2=top.or1200_ctrl+or1200_ctrl^id_insn~28_FF_NODE ZN=n9549
.gate OAI21_X1  A=n9549 B1=n8727 B2=n9548 ZN=n3712_2
.gate NOR2_X1   A1=n3904 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~29_FF_NODE ZN=n9551
.gate AOI211_X1 A=n9551 B=n6659 C1=n8926 C2=n3904 ZN=n3717_2
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~30_FF_NODE ZN=n9553
.gate OAI21_X1  A=n9553 B1=n8730 B2=n8927 ZN=n3722_2
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^ex_insn~31_FF_NODE ZN=n9555
.gate OAI21_X1  A=n9555 B1=n8730 B2=n8934 ZN=n3727_2
.gate AOI21_X1  A=n6659 B1=n3871 B2=top^ex_freeze ZN=n3732_2
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^id_insn~27_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^id_insn~28_FF_NODE ZN=n9558
.gate OAI21_X1  A=top.or1200_ctrl+or1200_ctrl^id_insn~26_FF_NODE B1=n9558 B2=n8927 ZN=n9559
.gate NOR2_X1   A1=n3204 A2=top.or1200_ctrl+or1200_ctrl^id_insn~30_FF_NODE ZN=n9560
.gate OR4_X1    A1=top.or1200_ctrl+or1200_ctrl^id_insn~27_FF_NODE A2=n3205 A3=n8928 A4=n9560 ZN=n9561
.gate NAND2_X1  A1=n9561 A2=n9559 ZN=n9562
.gate NAND2_X1  A1=n9562 A2=n9315 ZN=n9563
.gate NAND3_X1  A1=n3200 A2=n9558 A3=n8926 ZN=n9564
.gate OAI211_X1 A=n9563 B=n9564 C1=n9509 C2=n6639 ZN=n9565
.gate NAND2_X1  A1=n8729 A2=n9565 ZN=n9566
.gate OAI21_X1  A=n9566 B1=n8727 B2=n3117 ZN=n3737_2
.gate OR2_X1    A1=n7089 A2=top.or1200_mult_mac+or1200_mult_mac^div_cntr~0_FF_NODE ZN=n9568
.gate INV_X1    A=n9568 ZN=n3742_2
.gate NOR2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^div_cntr~0_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^div_cntr~1_FF_NODE ZN=n9570
.gate AND2_X1   A1=top.or1200_mult_mac+or1200_mult_mac^div_cntr~0_FF_NODE A2=top.or1200_mult_mac+or1200_mult_mac^div_cntr~1_FF_NODE ZN=n9571
.gate OAI21_X1  A=n7088 B1=n9570 B2=n9571 ZN=n9572
.gate INV_X1    A=n9572 ZN=n3747_2
.gate OAI21_X1  A=top.or1200_mult_mac+or1200_mult_mac^div_cntr~2_FF_NODE B1=top.or1200_mult_mac+or1200_mult_mac^div_cntr~0_FF_NODE B2=top.or1200_mult_mac+or1200_mult_mac^div_cntr~1_FF_NODE ZN=n9574
.gate AOI21_X1  A=n7089 B1=n7083 B2=n9574 ZN=n3752_2
.gate NAND2_X1  A1=n7083 A2=top.or1200_mult_mac+or1200_mult_mac^div_cntr~3_FF_NODE ZN=n9576
.gate AOI21_X1  A=n7089 B1=n7085 B2=n9576 ZN=n3757_2
.gate NAND2_X1  A1=n7085 A2=top.or1200_mult_mac+or1200_mult_mac^div_cntr~4_FF_NODE ZN=n9578
.gate AOI21_X1  A=n7089 B1=n7086 B2=n9578 ZN=n3762_2
.gate OAI21_X1  A=n6614 B1=n7253 B2=n7232 ZN=n3772_1
.gate NAND2_X1  A1=top.or1200_ctrl+or1200_ctrl^id_insn~26_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^id_insn~30_FF_NODE ZN=n9581
.gate NAND3_X1  A1=n9581 A2=n3202 A3=top.or1200_ctrl+or1200_ctrl^id_insn~31_FF_NODE ZN=n9582
.gate NOR2_X1   A1=n9506 A2=n9582 ZN=n9583
.gate OAI21_X1  A=n9583 B1=top.or1200_ctrl+or1200_ctrl^id_insn~29_FF_NODE B2=n8928 ZN=n9584
.gate OAI211_X1 A=n9564 B=n9584 C1=n9509 C2=n8980 ZN=n9585
.gate NAND2_X1  A1=n8729 A2=n9585 ZN=n9586
.gate OAI21_X1  A=n9586 B1=n8727 B2=n3934 ZN=n3777_1
.gate INV_X1    A=n9516 ZN=n9588
.gate INV_X1    A=n9558 ZN=n9589
.gate NOR3_X1   A1=n9588 A2=n9589 A3=top.or1200_ctrl+or1200_ctrl^id_insn~26_FF_NODE ZN=n9590
.gate AOI21_X1  A=n9590 B1=n9308 B2=n9298 ZN=n9591
.gate NOR2_X1   A1=top.or1200_ctrl+or1200_ctrl^id_insn~28_FF_NODE A2=top.or1200_ctrl+or1200_ctrl^id_insn~30_FF_NODE ZN=n9592
.gate OAI21_X1  A=n9589 B1=n9304 B2=n9592 ZN=n9593
.gate OAI21_X1  A=n9593 B1=n9559 B2=n9592 ZN=n9594
.gate AOI22_X1  A1=n9315 A2=n9594 B1=n9508 B2=top.or1200_ctrl+or1200_ctrl^id_insn~2_FF_NODE ZN=n9595
.gate AND2_X1   A1=n9591 A2=n9595 ZN=n9596
.gate OAI22_X1  A1=n3113_1 A2=n8727 B1=n8730 B2=n9596 ZN=n3782_2
.gate OAI21_X1  A=n9564 B1=n9316 B2=n9304 ZN=n9598
.gate AOI21_X1  A=n9598 B1=n9508 B2=top.or1200_ctrl+or1200_ctrl^id_insn~3_FF_NODE ZN=n9599
.gate OAI211_X1 A=n9591 B=n9599 C1=n9563 C2=n9581 ZN=n9600
.gate NAND2_X1  A1=n8729 A2=n9600 ZN=n9601
.gate OAI21_X1  A=n9601 B1=n8727 B2=n3114 ZN=n3787_2
.gate NAND4_X1  A1=n9516 A2=top.or1200_ctrl+or1200_ctrl^id_insn~0_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^id_insn~26_FF_NODE A4=n9558 ZN=n9603
.gate AOI21_X1  A=n8730 B1=n8930 B2=n9603 ZN=n3792_2
.gate NOR2_X1   A1=n9398 A2=top^rst ZN=n3797_2
.gate AND2_X1   A1=n6614 A2=top.or1200_mult_mac+or1200_mult_mac^mac_op_r1~0_FF_NODE ZN=n3802_2
.gate AND2_X1   A1=n6614 A2=top.or1200_mult_mac+or1200_mult_mac^mac_op_r2~0_FF_NODE ZN=n3807_2
.gate NOR4_X1   A1=n8730 A2=n8980 A3=n9588 A4=n9559 ZN=n3812_2
.gate NOR2_X1   A1=n9399 A2=top^rst ZN=n3817_2
.gate AND2_X1   A1=n6614 A2=top.or1200_mult_mac+or1200_mult_mac^mac_op_r1~1_FF_NODE ZN=n3822_2
.gate AND2_X1   A1=n6614 A2=top.or1200_mult_mac+or1200_mult_mac^mac_op_r2~1_FF_NODE ZN=n3827_2
.gate NAND3_X1  A1=n8729 A2=n9308 A3=n9581 ZN=n9612
.gate OAI21_X1  A=n9612 B1=n6474 B2=n8727 ZN=n3832_2
.gate OAI21_X1  A=top.or1200_ctrl+or1200_ctrl^id_insn~27_FF_NODE B1=n3205 B2=n8934 ZN=n9614
.gate AOI211_X1 A=top.or1200_ctrl+or1200_ctrl^id_insn~30_FF_NODE B=n9511 C1=top.or1200_ctrl+or1200_ctrl^id_insn~28_FF_NODE C2=n8934 ZN=n9615
.gate NOR3_X1   A1=n8927 A2=top.or1200_ctrl+or1200_ctrl^id_insn~28_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^id_insn~31_FF_NODE ZN=n9616
.gate AOI22_X1  A1=n9615 A2=n9614 B1=n9616 B2=n8932 ZN=n9617
.gate OR3_X1    A1=top^ex_freeze A2=top.or1200_ctrl+or1200_ctrl^id_insn~29_FF_NODE A3=n9617 ZN=n9618
.gate OAI22_X1  A1=n8727 A2=n4455 B1=n6659 B2=n9618 ZN=n3837_2
.gate AOI22_X1  A1=top.or1200_ctrl+or1200_ctrl^rfwb_op~2_FF_NODE A2=n8726 B1=n8729 B2=n9317 ZN=n9620
.gate OAI21_X1  A=n9620 B1=n9306 B2=n9612 ZN=n3842_2
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^pre_branch_op~0_FF_NODE ZN=n9622
.gate OAI22_X1  A1=n3196 A2=n8727 B1=n8730 B2=n9622 ZN=n3847_2
.gate OAI22_X1  A1=n3190 A2=n8727 B1=n8730 B2=n9348 ZN=n3852_2
.gate OAI22_X1  A1=n3191 A2=n8727 B1=n8730 B2=n6449 ZN=n3857_2
.gate NAND3_X1  A1=n8729 A2=n9299 A3=n9560 ZN=n9626
.gate OAI21_X1  A=n9626 B1=n3838_1 B2=n8727 ZN=n3862_2
.gate NAND2_X1  A1=n8726 A2=top.or1200_ctrl+or1200_ctrl^lsu_op~1_FF_NODE ZN=n9628
.gate NAND2_X1  A1=n9514 A2=n9516 ZN=n9629
.gate OAI221_X1 A=n9628 B1=n8730 B2=n9513 C1=n9549 C2=n9629 ZN=n3867_1
.gate AOI22_X1  A1=n9514 A2=n9512 B1=n3205 B2=n9516 ZN=n9631
.gate OAI22_X1  A1=n3839 A2=n8727 B1=n8730 B2=n9631 ZN=n3872_1
.gate OAI22_X1  A1=n8727 A2=n5799 B1=n8730 B2=n9517 ZN=n3877_2
.gate OAI22_X1  A1=n8727 A2=n6776 B1=n6659 B2=n9357 ZN=n3882_2
.gate NOR4_X1   A1=n9507 A2=top.or1200_ctrl+or1200_ctrl^id_insn~23_FF_NODE A3=top.or1200_ctrl+or1200_ctrl^id_insn~25_FF_NODE A4=n3201 ZN=n9635
.gate NAND3_X1  A1=n9536 A2=n9541 A3=n9635 ZN=n9636
.gate OAI21_X1  A=n9636 B1=n8727 B2=n3882 ZN=n3887_2
.gate AOI21_X1  A=top^du_hwbkpt B1=n9635 B2=top.or1200_ctrl+or1200_ctrl^id_insn~24_FF_NODE ZN=n9638
.gate OAI22_X1  A1=n3885 A2=n8727 B1=n8730 B2=n9638 ZN=n3892_2
.gate OAI22_X1  A1=n8754 A2=n8727 B1=n8730 B2=n3199 ZN=n3897_1
.gate INV_X1    A=top.or1200_except+or1200_except^id_exceptflags~1_FF_NODE ZN=n9641
.gate OAI22_X1  A1=n3901 A2=n8727 B1=n8730 B2=n9641 ZN=n3902_2
.gate INV_X1    A=top.or1200_except+or1200_except^id_exceptflags~2_FF_NODE ZN=n9643
.gate OAI22_X1  A1=n3897 A2=n8727 B1=n8730 B2=n9643 ZN=n3907_2
.gate NAND2_X1  A1=n8726 A2=top.or1200_except+or1200_except^ex_pc~0_FF_NODE ZN=n9645
.gate OAI21_X1  A=n9645 B1=n8730 B2=n3925 ZN=n3912_2
.gate NAND2_X1  A1=n8726 A2=top.or1200_except+or1200_except^ex_pc~1_FF_NODE ZN=n9647
.gate OAI21_X1  A=n9647 B1=n8730 B2=n6006 ZN=n3917_2
.gate OAI22_X1  A1=n3397 A2=n8727 B1=n8730 B2=n6033 ZN=n3922_1
.gate OAI22_X1  A1=n3431 A2=n8727 B1=n8730 B2=n6036 ZN=n3927_2
.gate OAI22_X1  A1=n3450 A2=n8727 B1=n8730 B2=n6039 ZN=n3932_2
.gate OAI22_X1  A1=n3472 A2=n8727 B1=n8730 B2=n6042 ZN=n3937_2
.gate OAI22_X1  A1=n3492 A2=n8727 B1=n8730 B2=n6045 ZN=n3942_2
.gate OAI22_X1  A1=n3512_1 A2=n8727 B1=n8730 B2=n6048 ZN=n3947_2
.gate OAI22_X1  A1=n3534 A2=n8727 B1=n8730 B2=n6051 ZN=n3952_1
.gate OAI22_X1  A1=n5117 A2=n8727 B1=n8730 B2=n6054 ZN=n3957_2
.gate OAI22_X1  A1=n5072 A2=n8727 B1=n8730 B2=n6057 ZN=n3962_2
.gate OAI22_X1  A1=n5036 A2=n8727 B1=n8730 B2=n6060 ZN=n3967_2
.gate OAI22_X1  A1=n3251 A2=n8727 B1=n8730 B2=n6009 ZN=n3972_2
.gate OAI22_X1  A1=n4997 A2=n8727 B1=n8730 B2=n6063 ZN=n3977_1
.gate OAI22_X1  A1=n4928 A2=n8727 B1=n8730 B2=n6066 ZN=n3982_2
.gate OAI22_X1  A1=n4885 A2=n8727 B1=n8730 B2=n6069 ZN=n3987_2
.gate OAI22_X1  A1=n4879 A2=n8727 B1=n8730 B2=n6072 ZN=n3992
.gate OAI22_X1  A1=n4825 A2=n8727 B1=n8730 B2=n6075 ZN=n3997_1
.gate OAI22_X1  A1=n3711 A2=n8727 B1=n8730 B2=n6078 ZN=n4002_1
.gate OAI22_X1  A1=n4734 A2=n8727 B1=n8730 B2=n6081 ZN=n4007
.gate OAI22_X1  A1=n4691 A2=n8727 B1=n8730 B2=n6084 ZN=n4012_1
.gate OAI22_X1  A1=n3768_1 A2=n8727 B1=n8730 B2=n6087 ZN=n4017_1
.gate OAI22_X1  A1=n3767 A2=n8727 B1=n8730 B2=n6090 ZN=n4022_1
.gate OAI22_X1  A1=n3278_1 A2=n8727 B1=n8730 B2=n6012 ZN=n4027_2
.gate OAI22_X1  A1=n3808_1 A2=n8727 B1=n8730 B2=n6093 ZN=n4032_1
.gate OAI22_X1  A1=n3812 A2=n8727 B1=n8730 B2=n6096 ZN=n4037_2
.gate OAI22_X1  A1=n5621 A2=n8727 B1=n8730 B2=n6015 ZN=n4042_2
.gate OAI22_X1  A1=n5583 A2=n8727 B1=n8730 B2=n6018 ZN=n4047_1
.gate OAI22_X1  A1=n5540 A2=n8727 B1=n8730 B2=n6021 ZN=n4052_2
.gate OAI22_X1  A1=n3349 A2=n8727 B1=n8730 B2=n6024 ZN=n4057_1
.gate OAI22_X1  A1=n3372 A2=n8727 B1=n8730 B2=n6027 ZN=n4062_2
.gate OAI22_X1  A1=n3367 A2=n8727 B1=n8730 B2=n6030 ZN=n4067_1
.gate NAND2_X1  A1=n6663 A2=n6457 ZN=n9679
.gate OAI21_X1  A=n9679 B1=n6661 B2=n6722 ZN=n4072_2
.gate NAND2_X1  A1=n6663 A2=n6461 ZN=n9681
.gate OAI21_X1  A=n9681 B1=n6661 B2=n6724 ZN=n4077_2
.gate NAND2_X1  A1=n6663 A2=n6464 ZN=n9683
.gate OAI21_X1  A=n9683 B1=n6661 B2=n9530 ZN=n4082_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~2_FF_NODE B1=n6446 B2=top^icpu_dat_i~2 ZN=n9685
.gate OAI22_X1  A1=n6666 A2=n9685 B1=n9062 B2=n6661 ZN=n4087_2
.gate NAND2_X1  A1=n6663 A2=n6468 ZN=n9687
.gate OAI21_X1  A=n9687 B1=n6661 B2=n6717 ZN=n4092_1
.gate AND2_X1   A1=n3110 A2=top^icpu_dat_i~21 ZN=n9689
.gate NOR3_X1   A1=n9689 A2=top.or1200_if+or1200_if^insn_saved~21_FF_NODE A3=n3866 ZN=n9690
.gate OAI22_X1  A1=n6666 A2=n9690 B1=n9347 B2=n6661 ZN=n4097_2
.gate INV_X1    A=top.or1200_ctrl+or1200_ctrl^id_insn~22_FF_NODE ZN=n9692
.gate OR2_X1    A1=n6447 A2=top^icpu_dat_i~22 ZN=n9693
.gate OAI21_X1  A=n9693 B1=n3110 B2=top.or1200_if+or1200_if^insn_saved~22_FF_NODE ZN=n9694
.gate AOI22_X1  A1=n6665 A2=n9694 B1=n9692 B2=n6660 ZN=n4102_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~23_FF_NODE B1=n6446 B2=top^icpu_dat_i~23 ZN=n9696
.gate OAI22_X1  A1=n6666 A2=n9696 B1=n9539 B2=n6661 ZN=n4107_1
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~24_FF_NODE B1=n6446 B2=top^icpu_dat_i~24 ZN=n9698
.gate OAI22_X1  A1=n6666 A2=n9698 B1=n9368 B2=n6661 ZN=n4112_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~25_FF_NODE B1=n6446 B2=top^icpu_dat_i~25 ZN=n9700
.gate OAI22_X1  A1=n6666 A2=n9700 B1=n9543 B2=n6661 ZN=n4117_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~26_FF_NODE B1=n6446 B2=top^icpu_dat_i~26 ZN=n9702
.gate NOR2_X1   A1=n6452 A2=n9702 ZN=n9703
.gate INV_X1    A=n9703 ZN=n9704
.gate OAI22_X1  A1=n3203_1 A2=n6661 B1=n6664 B2=n9704 ZN=n4122
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~27_FF_NODE B1=n6446 B2=top^icpu_dat_i~27 ZN=n9706
.gate OAI22_X1  A1=n6666 A2=n9706 B1=n3202 B2=n6661 ZN=n4127
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~28_FF_NODE B1=n6446 B2=top^icpu_dat_i~28 ZN=n9708
.gate OAI22_X1  A1=n6666 A2=n9708 B1=n3204 B2=n6661 ZN=n4132_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~29_FF_NODE B1=n6446 B2=top^icpu_dat_i~29 ZN=n9710
.gate NOR2_X1   A1=n6452 A2=n9710 ZN=n9711
.gate INV_X1    A=n9711 ZN=n9712
.gate OAI22_X1  A1=n8926 A2=n6661 B1=n6664 B2=n9712 ZN=n4137_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~3_FF_NODE B1=n6446 B2=top^icpu_dat_i~3 ZN=n9714
.gate OAI22_X1  A1=n6666 A2=n9714 B1=n9071 B2=n6661 ZN=n4142_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~30_FF_NODE B1=n6446 B2=top^icpu_dat_i~30 ZN=n9716
.gate NOR2_X1   A1=n6452 A2=n9716 ZN=n9717
.gate INV_X1    A=n9717 ZN=n9718
.gate OAI22_X1  A1=n8927 A2=n6661 B1=n6664 B2=n9718 ZN=n4147_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~31_FF_NODE B1=n6446 B2=top^icpu_dat_i~31 ZN=n9720
.gate OAI22_X1  A1=n6666 A2=n9720 B1=n8934 B2=n6661 ZN=n4152_1
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~4_FF_NODE B1=n6446 B2=top^icpu_dat_i~4 ZN=n9722
.gate OAI22_X1  A1=n6666 A2=n9722 B1=n9080 B2=n6661 ZN=n4157_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~5_FF_NODE B1=n6446 B2=top^icpu_dat_i~5 ZN=n9724
.gate OAI22_X1  A1=n6666 A2=n9724 B1=n9089 B2=n6661 ZN=n4162_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~6_FF_NODE B1=n6446 B2=top^icpu_dat_i~6 ZN=n9726
.gate OAI22_X1  A1=n6666 A2=n9726 B1=n9098 B2=n6661 ZN=n4167_1
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~7_FF_NODE B1=n6446 B2=top^icpu_dat_i~7 ZN=n9728
.gate OAI22_X1  A1=n6666 A2=n9728 B1=n9107 B2=n6661 ZN=n4172_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~8_FF_NODE B1=n6446 B2=top^icpu_dat_i~8 ZN=n9730
.gate OAI22_X1  A1=n6666 A2=n9730 B1=n9116 B2=n6661 ZN=n4177_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~9_FF_NODE B1=n6446 B2=top^icpu_dat_i~9 ZN=n9732
.gate OAI22_X1  A1=n6666 A2=n9732 B1=n9125 B2=n6661 ZN=n4182_1
.gate INV_X1    A=n9708 ZN=n9734
.gate NOR2_X1   A1=n9712 A2=n9734 ZN=n9735
.gate NOR2_X1   A1=n9704 A2=n9708 ZN=n9736
.gate OAI221_X1 A=n9706 B1=n9704 B2=n9710 C1=n9735 C2=n9736 ZN=n9737
.gate NOR2_X1   A1=n9734 A2=n9706 ZN=n9738
.gate INV_X1    A=n9706 ZN=n9739
.gate NOR2_X1   A1=n9739 A2=n9708 ZN=n9740
.gate INV_X1    A=n9740 ZN=n9741
.gate NAND2_X1  A1=n9741 A2=n9710 ZN=n9742
.gate INV_X1    A=n9702 ZN=n9743
.gate NAND3_X1  A1=n9735 A2=n9743 A3=n9706 ZN=n9744
.gate OAI211_X1 A=n9737 B=n9744 C1=n9738 C2=n9742 ZN=n9745
.gate NAND2_X1  A1=n9745 A2=n9717 ZN=n9746
.gate AOI211_X1 A=n9741 B=n9712 C1=n9704 C2=n9716 ZN=n9747
.gate OAI21_X1  A=n9747 B1=n9702 B2=n9718 ZN=n9748
.gate AOI21_X1  A=n9720 B1=n9746 B2=n9748 ZN=n9749
.gate NAND2_X1  A1=n9716 A2=n9720 ZN=n9750
.gate INV_X1    A=n9750 ZN=n9751
.gate NOR2_X1   A1=n6452 A2=n9751 ZN=n9752
.gate OAI21_X1  A=n3870 B1=n9744 B2=n9752 ZN=n9753
.gate INV_X1    A=n9753 ZN=n9754
.gate XOR2_X1   A=n9702 B=n9706 Z=n9755
.gate AND2_X1   A1=n9708 A2=n9710 ZN=n9756
.gate NAND4_X1  A1=n9717 A2=n9720 A3=n9755 A4=n9756 ZN=n9757
.gate NAND2_X1  A1=n9754 A2=n9757 ZN=n9758
.gate INV_X1    A=n9758 ZN=n9759
.gate OAI211_X1 A=n9759 B=n6614 C1=n9737 C2=n9752 ZN=n9760
.gate OAI22_X1  A1=n9760 A2=n9749 B1=n6684 B2=n8923 ZN=n4187_2
.gate INV_X1    A=n6452 ZN=n9762
.gate NAND3_X1  A1=n9751 A2=n9706 A3=n9756 ZN=n9763
.gate NAND2_X1  A1=n9762 A2=n9763 ZN=n9764
.gate AOI21_X1  A=n6452 B1=n9710 B2=n9751 ZN=n9765
.gate NAND2_X1  A1=n9703 A2=n9738 ZN=n9766
.gate NOR2_X1   A1=n9766 A2=n9765 ZN=n9767
.gate OAI21_X1  A=n6663 B1=n9764 B2=n9767 ZN=n9768
.gate OAI21_X1  A=n9768 B1=n9622 B2=n6661 ZN=n4192_1
.gate NOR2_X1   A1=n9758 A2=n9764 ZN=n9770
.gate AOI211_X1 A=n6659 B=n9770 C1=n9348 C2=n3869 ZN=n4197_1
.gate NAND3_X1  A1=n9762 A2=n9702 A3=n9740 ZN=n9772
.gate AOI21_X1  A=n9765 B1=n9766 B2=n9772 ZN=n9773
.gate NOR2_X1   A1=n9753 A2=n9773 ZN=n9774
.gate AOI211_X1 A=n9774 B=n6659 C1=n6449 C2=n3869 ZN=n4202_2
.gate INV_X1    A=top^icpu_tag_i~0 ZN=n9776
.gate OAI22_X1  A1=n8724 A2=n9776 B1=n9641 B2=n6661 ZN=n4212_1
.gate NAND2_X1  A1=n6663 A2=top^icpu_tag_i~3 ZN=n9778
.gate NAND4_X1  A1=n8721 A2=top^icpu_tag_i~0 A3=top^icpu_tag_i~1 A4=n8722 ZN=n9779
.gate OAI22_X1  A1=n9778 A2=n9779 B1=n6661 B2=n9643 ZN=n4217
.gate INV_X1    A=top^icpu_adr_i~0 ZN=n9781
.gate NAND2_X1  A1=n9781 A2=n3110 ZN=n9782
.gate OAI21_X1  A=n9782 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~0_FF_NODE ZN=n9783
.gate OAI22_X1  A1=n3925 A2=n6661 B1=n6664 B2=n9783 ZN=n4222
.gate INV_X1    A=top^icpu_adr_i~1 ZN=n9785
.gate NAND2_X1  A1=n9785 A2=n3110 ZN=n9786
.gate OAI21_X1  A=n9786 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~1_FF_NODE ZN=n9787
.gate OAI22_X1  A1=n6006 A2=n6661 B1=n6664 B2=n9787 ZN=n4227_1
.gate INV_X1    A=top^icpu_adr_i~10 ZN=n9789
.gate NAND2_X1  A1=n9789 A2=n3110 ZN=n9790
.gate OAI21_X1  A=n9790 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~10_FF_NODE ZN=n9791
.gate OAI22_X1  A1=n6033 A2=n6661 B1=n6664 B2=n9791 ZN=n4232_2
.gate INV_X1    A=top^icpu_adr_i~11 ZN=n9793
.gate NAND2_X1  A1=n9793 A2=n3110 ZN=n9794
.gate OAI21_X1  A=n9794 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~11_FF_NODE ZN=n9795
.gate OAI22_X1  A1=n6036 A2=n6661 B1=n6664 B2=n9795 ZN=n4237_1
.gate INV_X1    A=top^icpu_adr_i~12 ZN=n9797
.gate NAND2_X1  A1=n9797 A2=n3110 ZN=n9798
.gate OAI21_X1  A=n9798 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~12_FF_NODE ZN=n9799
.gate OAI22_X1  A1=n6039 A2=n6661 B1=n6664 B2=n9799 ZN=n4242_1
.gate INV_X1    A=top^icpu_adr_i~13 ZN=n9801
.gate NAND2_X1  A1=n9801 A2=n3110 ZN=n9802
.gate OAI21_X1  A=n9802 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~13_FF_NODE ZN=n9803
.gate OAI22_X1  A1=n6042 A2=n6661 B1=n6664 B2=n9803 ZN=n4247_1
.gate INV_X1    A=top^icpu_adr_i~14 ZN=n9805
.gate NAND2_X1  A1=n9805 A2=n3110 ZN=n9806
.gate OAI21_X1  A=n9806 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~14_FF_NODE ZN=n9807
.gate OAI22_X1  A1=n6045 A2=n6661 B1=n6664 B2=n9807 ZN=n4252_1
.gate INV_X1    A=top^icpu_adr_i~15 ZN=n9809
.gate NAND2_X1  A1=n9809 A2=n3110 ZN=n9810
.gate OAI21_X1  A=n9810 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~15_FF_NODE ZN=n9811
.gate OAI22_X1  A1=n6048 A2=n6661 B1=n6664 B2=n9811 ZN=n4257_2
.gate INV_X1    A=top^icpu_adr_i~16 ZN=n9813
.gate NAND2_X1  A1=n9813 A2=n3110 ZN=n9814
.gate OAI21_X1  A=n9814 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~16_FF_NODE ZN=n9815
.gate OAI22_X1  A1=n6051 A2=n6661 B1=n6664 B2=n9815 ZN=n4262_1
.gate INV_X1    A=top^icpu_adr_i~17 ZN=n9817
.gate NAND2_X1  A1=n9817 A2=n3110 ZN=n9818
.gate OAI21_X1  A=n9818 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~17_FF_NODE ZN=n9819
.gate OAI22_X1  A1=n6054 A2=n6661 B1=n6664 B2=n9819 ZN=n4267_1
.gate INV_X1    A=top^icpu_adr_i~18 ZN=n9821
.gate NAND2_X1  A1=n9821 A2=n3110 ZN=n9822
.gate OAI21_X1  A=n9822 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~18_FF_NODE ZN=n9823
.gate OAI22_X1  A1=n6057 A2=n6661 B1=n6664 B2=n9823 ZN=n4272_1
.gate INV_X1    A=top^icpu_adr_i~19 ZN=n9825
.gate NAND2_X1  A1=n9825 A2=n3110 ZN=n9826
.gate OAI21_X1  A=n9826 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~19_FF_NODE ZN=n9827
.gate OAI22_X1  A1=n6060 A2=n6661 B1=n6664 B2=n9827 ZN=n4277_1
.gate INV_X1    A=top^icpu_adr_i~2 ZN=n9829
.gate NAND2_X1  A1=n9829 A2=n3110 ZN=n9830
.gate OAI21_X1  A=n9830 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~2_FF_NODE ZN=n9831
.gate OAI22_X1  A1=n6009 A2=n6661 B1=n6664 B2=n9831 ZN=n4282_1
.gate INV_X1    A=top^icpu_adr_i~20 ZN=n9833
.gate NAND2_X1  A1=n9833 A2=n3110 ZN=n9834
.gate OAI21_X1  A=n9834 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~20_FF_NODE ZN=n9835
.gate OAI22_X1  A1=n6063 A2=n6661 B1=n6664 B2=n9835 ZN=n4287_1
.gate INV_X1    A=top^icpu_adr_i~21 ZN=n9837
.gate NAND2_X1  A1=n9837 A2=n3110 ZN=n9838
.gate OAI21_X1  A=n9838 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~21_FF_NODE ZN=n9839
.gate OAI22_X1  A1=n6066 A2=n6661 B1=n6664 B2=n9839 ZN=n4292_1
.gate INV_X1    A=top^icpu_adr_i~22 ZN=n9841
.gate NAND2_X1  A1=n9841 A2=n3110 ZN=n9842
.gate OAI21_X1  A=n9842 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~22_FF_NODE ZN=n9843
.gate OAI22_X1  A1=n6069 A2=n6661 B1=n6664 B2=n9843 ZN=n4297_1
.gate INV_X1    A=top^icpu_adr_i~23 ZN=n9845
.gate NAND2_X1  A1=n9845 A2=n3110 ZN=n9846
.gate OAI21_X1  A=n9846 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~23_FF_NODE ZN=n9847
.gate OAI22_X1  A1=n6072 A2=n6661 B1=n6664 B2=n9847 ZN=n4302_1
.gate INV_X1    A=top^icpu_adr_i~24 ZN=n9849
.gate NAND2_X1  A1=n9849 A2=n3110 ZN=n9850
.gate OAI21_X1  A=n9850 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~24_FF_NODE ZN=n9851
.gate OAI22_X1  A1=n6075 A2=n6661 B1=n6664 B2=n9851 ZN=n4307_1
.gate INV_X1    A=top^icpu_adr_i~25 ZN=n9853
.gate NAND2_X1  A1=n9853 A2=n3110 ZN=n9854
.gate OAI21_X1  A=n9854 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~25_FF_NODE ZN=n9855
.gate OAI22_X1  A1=n6078 A2=n6661 B1=n6664 B2=n9855 ZN=n4312_1
.gate INV_X1    A=top^icpu_adr_i~26 ZN=n9857
.gate NAND2_X1  A1=n9857 A2=n3110 ZN=n9858
.gate OAI21_X1  A=n9858 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~26_FF_NODE ZN=n9859
.gate OAI22_X1  A1=n6081 A2=n6661 B1=n6664 B2=n9859 ZN=n4317_1
.gate INV_X1    A=top^icpu_adr_i~27 ZN=n9861
.gate NAND2_X1  A1=n9861 A2=n3110 ZN=n9862
.gate OAI21_X1  A=n9862 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~27_FF_NODE ZN=n9863
.gate OAI22_X1  A1=n6084 A2=n6661 B1=n6664 B2=n9863 ZN=n4322_1
.gate INV_X1    A=top^icpu_adr_i~28 ZN=n9865
.gate NAND2_X1  A1=n9865 A2=n3110 ZN=n9866
.gate OAI21_X1  A=n9866 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~28_FF_NODE ZN=n9867
.gate OAI22_X1  A1=n6087 A2=n6661 B1=n6664 B2=n9867 ZN=n4327_1
.gate INV_X1    A=top^icpu_adr_i~29 ZN=n9869
.gate NAND2_X1  A1=n9869 A2=n3110 ZN=n9870
.gate OAI21_X1  A=n9870 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~29_FF_NODE ZN=n9871
.gate OAI22_X1  A1=n6090 A2=n6661 B1=n6664 B2=n9871 ZN=n4332_1
.gate INV_X1    A=top^icpu_adr_i~3 ZN=n9873
.gate NAND2_X1  A1=n9873 A2=n3110 ZN=n9874
.gate OAI21_X1  A=n9874 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~3_FF_NODE ZN=n9875
.gate OAI22_X1  A1=n6012 A2=n6661 B1=n6664 B2=n9875 ZN=n4337_1
.gate INV_X1    A=top^icpu_adr_i~30 ZN=n9877
.gate NAND2_X1  A1=n9877 A2=n3110 ZN=n9878
.gate OAI21_X1  A=n9878 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~30_FF_NODE ZN=n9879
.gate OAI22_X1  A1=n6093 A2=n6661 B1=n6664 B2=n9879 ZN=n4342_1
.gate NAND2_X1  A1=n3807 A2=n3110 ZN=n9881
.gate OAI21_X1  A=n9881 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~31_FF_NODE ZN=n9882
.gate OAI22_X1  A1=n6096 A2=n6661 B1=n6664 B2=n9882 ZN=n4347_1
.gate INV_X1    A=top^icpu_adr_i~4 ZN=n9884
.gate NAND2_X1  A1=n9884 A2=n3110 ZN=n9885
.gate OAI21_X1  A=n9885 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~4_FF_NODE ZN=n9886
.gate OAI22_X1  A1=n6015 A2=n6661 B1=n6664 B2=n9886 ZN=n4352_2
.gate INV_X1    A=top^icpu_adr_i~5 ZN=n9888
.gate NAND2_X1  A1=n9888 A2=n3110 ZN=n9889
.gate OAI21_X1  A=n9889 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~5_FF_NODE ZN=n9890
.gate OAI22_X1  A1=n6018 A2=n6661 B1=n6664 B2=n9890 ZN=n4357_1
.gate INV_X1    A=top^icpu_adr_i~6 ZN=n9892
.gate NAND2_X1  A1=n9892 A2=n3110 ZN=n9893
.gate OAI21_X1  A=n9893 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~6_FF_NODE ZN=n9894
.gate OAI22_X1  A1=n6021 A2=n6661 B1=n6664 B2=n9894 ZN=n4362_2
.gate INV_X1    A=top^icpu_adr_i~7 ZN=n9896
.gate NAND2_X1  A1=n9896 A2=n3110 ZN=n9897
.gate OAI21_X1  A=n9897 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~7_FF_NODE ZN=n9898
.gate OAI22_X1  A1=n6024 A2=n6661 B1=n6664 B2=n9898 ZN=n4367_1
.gate NAND2_X1  A1=n3362 A2=n3110 ZN=n9900
.gate OAI21_X1  A=n9900 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~8_FF_NODE ZN=n9901
.gate OAI22_X1  A1=n6027 A2=n6661 B1=n6664 B2=n9901 ZN=n4372_2
.gate NAND2_X1  A1=n3391 A2=n3110 ZN=n9903
.gate OAI21_X1  A=n9903 B1=n3110 B2=top.or1200_if+or1200_if^addr_saved~9_FF_NODE ZN=n9904
.gate OAI22_X1  A1=n6030 A2=n6661 B1=n6664 B2=n9904 ZN=n4377_1
.gate OR2_X1    A1=n6658 A2=n6642 ZN=n9906
.gate NOR2_X1   A1=top.or1200_except+or1200_except^state~1_FF_NODE A2=top.or1200_except+or1200_except^state~2_FF_NODE ZN=n9907
.gate NOR2_X1   A1=top^icpu_ack_i A2=top^icpu_err_i ZN=n9908
.gate NAND3_X1  A1=top^icpu_cycstb_o A2=n9908 A3=top.or1200_except+or1200_except^state~0_FF_NODE ZN=n9909
.gate AOI21_X1  A=n8992 B1=n9909 B2=n9907 ZN=n9910
.gate NOR2_X1   A1=n8989 A2=n9910 ZN=n9911
.gate AOI21_X1  A=top^rst B1=n9906 B2=n9911 ZN=n4382_1
.gate INV_X1    A=n9909 ZN=n9913
.gate NOR4_X1   A1=n9913 A2=top^rst A3=n6641 A4=n8992 ZN=n4387_2
.gate OAI21_X1  A=n6614 B1=n9292 B2=top.or1200_except+or1200_except^state~0_FF_NODE ZN=n9915
.gate AOI21_X1  A=n9915 B1=n8990 B2=top.or1200_except+or1200_except^state~0_FF_NODE ZN=n4392_1
.gate NOR2_X1   A1=n6661 A2=n6662 ZN=n4397_1
.gate NOR2_X1   A1=n6661 A2=n9295 ZN=n4402_1
.gate NOR2_X1   A1=n6661 A2=n9379 ZN=n4407_1
.gate NOR2_X1   A1=n6661 A2=n6478 ZN=n4412_2
.gate NOR2_X1   A1=n6661 A2=n6480 ZN=n4417_1
.gate NOR2_X1   A1=n6661 A2=n6482 ZN=n4422_2
.gate NOR2_X1   A1=n6661 A2=n6484 ZN=n4427_1
.gate NOR2_X1   A1=n6661 A2=n6486 ZN=n4432_2
.gate OAI21_X1  A=n6448 B1=top.or1200_if+or1200_if^insn_saved~16_FF_NODE B2=n6446 ZN=n9925
.gate NAND2_X1  A1=n6660 A2=n9925 ZN=n4437_1
.gate NOR2_X1   A1=n6661 A2=n6456 ZN=n4442_1
.gate NOR2_X1   A1=n6661 A2=n6460 ZN=n4447_1
.gate NOR2_X1   A1=n6661 A2=n6463 ZN=n4452_1
.gate NOR2_X1   A1=n6661 A2=n9685 ZN=n4457_2
.gate NOR2_X1   A1=n6661 A2=n6467 ZN=n4462_2
.gate AOI21_X1  A=top.or1200_if+or1200_if^insn_saved~21_FF_NODE B1=n9689 B2=top^icpu_ack_i ZN=n9932
.gate NOR2_X1   A1=n6661 A2=n9932 ZN=n4467_1
.gate OAI21_X1  A=n9693 B1=top.or1200_if+or1200_if^insn_saved~22_FF_NODE B2=n6446 ZN=n9934
.gate NAND2_X1  A1=n6660 A2=n9934 ZN=n4472_1
.gate NOR2_X1   A1=n6661 A2=n9696 ZN=n4477_1
.gate NOR2_X1   A1=n6661 A2=n9698 ZN=n4482_1
.gate NOR2_X1   A1=n6661 A2=n9700 ZN=n4487_1
.gate NOR2_X1   A1=n6661 A2=n9702 ZN=n4492_1
.gate NOR2_X1   A1=n6661 A2=n9706 ZN=n4497_1
.gate NOR2_X1   A1=n6661 A2=n9708 ZN=n4502_1
.gate NOR2_X1   A1=n6661 A2=n9710 ZN=n4507_1
.gate NOR2_X1   A1=n6661 A2=n9714 ZN=n4512_1
.gate NOR2_X1   A1=n6661 A2=n9716 ZN=n4517_1
.gate NOR2_X1   A1=n6661 A2=n9720 ZN=n4522_1
.gate NOR2_X1   A1=n6661 A2=n9722 ZN=n4527_1
.gate NOR2_X1   A1=n6661 A2=n9724 ZN=n4532_1
.gate NOR2_X1   A1=n6661 A2=n9726 ZN=n4537_2
.gate NOR2_X1   A1=n6661 A2=n9728 ZN=n4542_2
.gate NOR2_X1   A1=n6661 A2=n9730 ZN=n4547_1
.gate NOR2_X1   A1=n6661 A2=n9732 ZN=n4552_2
.gate OAI21_X1  A=n6447 B1=n3869 B2=top.or1200_except+or1200_except^extend_flush_FF_NODE ZN=n9952
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~0_FF_NODE ZN=n9953
.gate AOI211_X1 A=n9953 B=n6659 C1=n9781 C2=n9952 ZN=n4557_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~1_FF_NODE ZN=n9955
.gate AOI211_X1 A=n9955 B=n6659 C1=n9785 C2=n9952 ZN=n4562_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~10_FF_NODE ZN=n9957
.gate AOI211_X1 A=n9957 B=n6659 C1=n9789 C2=n9952 ZN=n4567_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~11_FF_NODE ZN=n9959
.gate AOI211_X1 A=n9959 B=n6659 C1=n9793 C2=n9952 ZN=n4572_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~12_FF_NODE ZN=n9961
.gate AOI211_X1 A=n9961 B=n6659 C1=n9797 C2=n9952 ZN=n4577_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~13_FF_NODE ZN=n9963
.gate AOI211_X1 A=n9963 B=n6659 C1=n9801 C2=n9952 ZN=n4582_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~14_FF_NODE ZN=n9965
.gate AOI211_X1 A=n9965 B=n6659 C1=n9805 C2=n9952 ZN=n4587_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~15_FF_NODE ZN=n9967
.gate AOI211_X1 A=n9967 B=n6659 C1=n9809 C2=n9952 ZN=n4592_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~16_FF_NODE ZN=n9969
.gate AOI211_X1 A=n9969 B=n6659 C1=n9813 C2=n9952 ZN=n4597_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~17_FF_NODE ZN=n9971
.gate AOI211_X1 A=n9971 B=n6659 C1=n9817 C2=n9952 ZN=n4602_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~18_FF_NODE ZN=n9973
.gate AOI211_X1 A=n9973 B=n6659 C1=n9821 C2=n9952 ZN=n4607_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~19_FF_NODE ZN=n9975
.gate AOI211_X1 A=n9975 B=n6659 C1=n9825 C2=n9952 ZN=n4612_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~2_FF_NODE ZN=n9977
.gate AOI211_X1 A=n9977 B=n6659 C1=n9829 C2=n9952 ZN=n4617_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~20_FF_NODE ZN=n9979
.gate AOI211_X1 A=n9979 B=n6659 C1=n9833 C2=n9952 ZN=n4622_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~21_FF_NODE ZN=n9981
.gate AOI211_X1 A=n9981 B=n6659 C1=n9837 C2=n9952 ZN=n4627_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~22_FF_NODE ZN=n9983
.gate AOI211_X1 A=n9983 B=n6659 C1=n9841 C2=n9952 ZN=n4632_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~23_FF_NODE ZN=n9985
.gate AOI211_X1 A=n9985 B=n6659 C1=n9845 C2=n9952 ZN=n4637_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~24_FF_NODE ZN=n9987
.gate AOI211_X1 A=n9987 B=n6659 C1=n9849 C2=n9952 ZN=n4642_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~25_FF_NODE ZN=n9989
.gate AOI211_X1 A=n9989 B=n6659 C1=n9853 C2=n9952 ZN=n4647_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~26_FF_NODE ZN=n9991
.gate AOI211_X1 A=n9991 B=n6659 C1=n9857 C2=n9952 ZN=n4652_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~27_FF_NODE ZN=n9993
.gate AOI211_X1 A=n9993 B=n6659 C1=n9861 C2=n9952 ZN=n4657_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~28_FF_NODE ZN=n9995
.gate AOI211_X1 A=n9995 B=n6659 C1=n9865 C2=n9952 ZN=n4662_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~29_FF_NODE ZN=n9997
.gate AOI211_X1 A=n9997 B=n6659 C1=n9869 C2=n9952 ZN=n4667_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~3_FF_NODE ZN=n9999
.gate AOI211_X1 A=n9999 B=n6659 C1=n9873 C2=n9952 ZN=n4672_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~30_FF_NODE ZN=n10001
.gate AOI211_X1 A=n10001 B=n6659 C1=n9877 C2=n9952 ZN=n4677_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~31_FF_NODE ZN=n10003
.gate AOI211_X1 A=n10003 B=n6659 C1=n3807 C2=n9952 ZN=n4682_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~4_FF_NODE ZN=n10005
.gate AOI211_X1 A=n10005 B=n6659 C1=n9884 C2=n9952 ZN=n4687_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~5_FF_NODE ZN=n10007
.gate AOI211_X1 A=n10007 B=n6659 C1=n9888 C2=n9952 ZN=n4692_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~6_FF_NODE ZN=n10009
.gate AOI211_X1 A=n10009 B=n6659 C1=n9892 C2=n9952 ZN=n4697_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~7_FF_NODE ZN=n10011
.gate AOI211_X1 A=n10011 B=n6659 C1=n9896 C2=n9952 ZN=n4702_2
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~8_FF_NODE ZN=n10013
.gate AOI211_X1 A=n10013 B=n6659 C1=n3362 C2=n9952 ZN=n4707_1
.gate NOR2_X1   A1=n9952 A2=top.or1200_if+or1200_if^addr_saved~9_FF_NODE ZN=n10015
.gate AOI211_X1 A=n10015 B=n6659 C1=n3391 C2=n9952 ZN=n4712_1
.gate INV_X1    A=top.or1200_freeze+or1200_freeze^flushpipe_r_FF_NODE ZN=n10017
.gate AOI211_X1 A=top^rst B=n6658 C1=n10017 C2=n9908 ZN=n4717_2
.gate _const1_  z=top^icpu_sel_o~0
.gate _const1_  z=top^icpu_sel_o~1
.gate _const1_  z=top^icpu_sel_o~2
.gate _const1_  z=top^icpu_sel_o~3
.gate _const1_  z=top^icpu_tag_o~0
.gate _const0_  z=top^icpu_tag_o~1
.gate _const0_  z=top^icpu_tag_o~2
.gate _const0_  z=top^icpu_tag_o~3
.gate _const0_  z=top^du_except~2
.gate _const0_  z=top^dcpu_tag_o~1
.gate _const0_  z=top^dcpu_tag_o~2
.gate _const0_  z=top^dcpu_tag_o~3
.gate _const0_  z=unconn
.gate _const0_  z=gnd
.gate BUF_X1    A=top.or1200_sprs+or1200_sprs^sr~4_FF_NODE Z=top^ic_en
.gate BUF_X1    A=top.or1200_sprs+or1200_sprs^sr~6_FF_NODE Z=top^immu_en
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~0_FF_NODE Z=top^ex_insn~0
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~1_FF_NODE Z=top^ex_insn~1
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~2_FF_NODE Z=top^ex_insn~2
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~3_FF_NODE Z=top^ex_insn~3
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~4_FF_NODE Z=top^ex_insn~4
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~5_FF_NODE Z=top^ex_insn~5
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~6_FF_NODE Z=top^ex_insn~6
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~7_FF_NODE Z=top^ex_insn~7
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~8_FF_NODE Z=top^ex_insn~8
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~9_FF_NODE Z=top^ex_insn~9
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^spr_addrimm~10_FF_NODE Z=top^ex_insn~10
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~11_FF_NODE Z=top^ex_insn~11
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~12_FF_NODE Z=top^ex_insn~12
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~13_FF_NODE Z=top^ex_insn~13
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~14_FF_NODE Z=top^ex_insn~14
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~15_FF_NODE Z=top^ex_insn~15
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~16_FF_NODE Z=top^ex_insn~16
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~17_FF_NODE Z=top^ex_insn~17
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~18_FF_NODE Z=top^ex_insn~18
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~19_FF_NODE Z=top^ex_insn~19
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~20_FF_NODE Z=top^ex_insn~20
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~21_FF_NODE Z=top^ex_insn~21
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~22_FF_NODE Z=top^ex_insn~22
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~23_FF_NODE Z=top^ex_insn~23
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~24_FF_NODE Z=top^ex_insn~24
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~25_FF_NODE Z=top^ex_insn~25
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~26_FF_NODE Z=top^ex_insn~26
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~27_FF_NODE Z=top^ex_insn~27
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~28_FF_NODE Z=top^ex_insn~28
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~29_FF_NODE Z=top^ex_insn~29
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~30_FF_NODE Z=top^ex_insn~30
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^ex_insn~31_FF_NODE Z=top^ex_insn~31
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~0_FF_NODE Z=top^id_pc~0
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~1_FF_NODE Z=top^id_pc~1
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~2_FF_NODE Z=top^id_pc~2
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~3_FF_NODE Z=top^id_pc~3
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~4_FF_NODE Z=top^id_pc~4
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~5_FF_NODE Z=top^id_pc~5
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~6_FF_NODE Z=top^id_pc~6
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~7_FF_NODE Z=top^id_pc~7
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~8_FF_NODE Z=top^id_pc~8
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~9_FF_NODE Z=top^id_pc~9
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~10_FF_NODE Z=top^id_pc~10
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~11_FF_NODE Z=top^id_pc~11
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~12_FF_NODE Z=top^id_pc~12
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~13_FF_NODE Z=top^id_pc~13
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~14_FF_NODE Z=top^id_pc~14
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~15_FF_NODE Z=top^id_pc~15
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~16_FF_NODE Z=top^id_pc~16
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~17_FF_NODE Z=top^id_pc~17
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~18_FF_NODE Z=top^id_pc~18
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~19_FF_NODE Z=top^id_pc~19
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~20_FF_NODE Z=top^id_pc~20
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~21_FF_NODE Z=top^id_pc~21
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~22_FF_NODE Z=top^id_pc~22
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~23_FF_NODE Z=top^id_pc~23
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~24_FF_NODE Z=top^id_pc~24
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~25_FF_NODE Z=top^id_pc~25
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~26_FF_NODE Z=top^id_pc~26
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~27_FF_NODE Z=top^id_pc~27
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~28_FF_NODE Z=top^id_pc~28
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~29_FF_NODE Z=top^id_pc~29
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~30_FF_NODE Z=top^id_pc~30
.gate BUF_X1    A=top.or1200_except+or1200_except^id_pc~31_FF_NODE Z=top^id_pc~31
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^branch_op~0_FF_NODE Z=top^branch_op~0
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^branch_op~1_FF_NODE Z=top^branch_op~1
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^branch_op~2_FF_NODE Z=top^branch_op~2
.gate BUF_X1    A=top.or1200_ctrl+or1200_ctrl^lsu_op~3_FF_NODE Z=top^dcpu_we_o
.gate NOR4_X1   A1=n3858_1 A2=top^du_stall A3=top^dcpu_ack_i A4=n3861 ZN=top^dcpu_tag_o~0
.gate BUF_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~0_FF_NODE Z=top^dcpu_dat_o~0
.gate BUF_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~1_FF_NODE Z=top^dcpu_dat_o~1
.gate BUF_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~2_FF_NODE Z=top^dcpu_dat_o~2
.gate BUF_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~3_FF_NODE Z=top^dcpu_dat_o~3
.gate BUF_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~4_FF_NODE Z=top^dcpu_dat_o~4
.gate BUF_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~5_FF_NODE Z=top^dcpu_dat_o~5
.gate BUF_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~6_FF_NODE Z=top^dcpu_dat_o~6
.gate BUF_X1    A=top.or1200_operandmuxes+or1200_operandmuxes^operand_b~7_FF_NODE Z=top^dcpu_dat_o~7
.gate BUF_X1    A=top.or1200_sprs+or1200_sprs^sr~3_FF_NODE Z=top^dc_en
.gate BUF_X1    A=top.or1200_sprs+or1200_sprs^sr~5_FF_NODE Z=top^dmmu_en
.gate BUF_X1    A=top.or1200_sprs+or1200_sprs^sr~0_FF_NODE Z=top^supv
.end
