// Seed: 3082517478
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  assign module_1.id_21 = 0;
  output wire id_1;
  logic id_3;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    output supply0 id_3,
    output supply1 id_4,
    output tri1 id_5,
    input wor id_6,
    output wand id_7
    , id_27,
    input tri0 id_8,
    output wor id_9,
    input tri1 id_10,
    input tri0 id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output wand id_15,
    output wor id_16,
    input tri0 id_17,
    input tri1 id_18,
    output wand id_19,
    output uwire id_20,
    input tri1 id_21,
    output wire id_22,
    output tri1 id_23,
    input supply1 id_24,
    input tri id_25
);
  logic id_28;
  module_0 modCall_1 (
      id_28,
      id_28
  );
endmodule
