$date
	Sat May 11 16:58:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_file_tb $end
$var wire 32 ! rs2Data [31:0] $end
$var wire 32 " rs1Data [31:0] $end
$var parameter 32 # T $end
$var reg 1 $ clock $end
$var reg 1 % enable $end
$var reg 5 & rdAdrs [4:0] $end
$var reg 32 ' rdData [31:0] $end
$var reg 5 ( rs1Adrs [4:0] $end
$var reg 5 ) rs2Adrs [4:0] $end
$scope module dut $end
$var wire 1 $ clock $end
$var wire 1 % enable $end
$var wire 5 * rdAdrs [4:0] $end
$var wire 32 + rdData [31:0] $end
$var wire 5 , rs1Adrs [4:0] $end
$var wire 5 - rs2Adrs [4:0] $end
$var reg 32 . rs1Data [31:0] $end
$var reg 32 / rs2Data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
bx /
bx .
b100 -
b11 ,
b10100 +
b1 *
b100 )
b11 (
b10100 '
b1 &
1%
1$
bx "
bx !
$end
#5
0$
#10
b10100 "
b10100 .
1$
b10 )
b10 -
b1 (
b1 ,
b100011110 '
b100011110 +
b10 &
b10 *
#15
0$
#20
b100011110 !
b100011110 /
1$
b10000000000 '
b10000000000 +
b100 &
b100 *
#25
0$
#30
b10000000000 !
b10000000000 /
b100011110 "
b100011110 .
1$
b100 )
b100 -
b10 (
b10 ,
b1100 '
b1100 +
b101 &
b101 *
0%
#35
0$
#40
bx !
bx /
bx "
bx .
1$
b101 )
b101 -
b101 (
b101 ,
1%
#45
0$
#50
b1100 !
b1100 /
b1100 "
b1100 .
1$
b0 '
b0 +
b0 &
b0 *
#55
0$
#60
1$
