"Timeout waiting for reg 0x%X\n"	,	L_1
ENOMEM	,	V_70
parent	,	V_77
bcma_device	,	V_1
BGMAC_PA_START	,	V_27
BCMA_GMAC_CMN_PA_REG_MASK	,	V_22
phy_init_hw	,	F_12
bcma_mdio_mii_unregister	,	F_21
mdiobus_free	,	F_19
BGMAC_PC_MCT_SHIFT	,	V_33
dev	,	V_9
bcma_write32	,	F_7
tmp	,	V_14
BUILD_BUG_ON	,	F_6
BGMAC_PA_DATA_MASK	,	V_15
phy_mask	,	V_78
BCMA_GMAC_CMN_PA_ADDR_SHIFT	,	V_20
bcma_mdio_mii_read	,	F_14
id	,	V_38
BCMA_CORE_4706_MAC_GBIT	,	V_39
write	,	V_75
val	,	V_7
mdiobus_unregister	,	F_22
BCMA_GMAC_CMN_PA_DATA_MASK	,	V_16
bcma_mdio_phy_read	,	F_5
bcma_chipco_chipctl_maskset	,	F_11
BCMA_GMAC_CMN_PC_MCT_SHIFT	,	V_34
BGMAC_PC_MTE	,	V_35
BCMA_GMAC_CMN_PA_WRITE	,	V_26
reset	,	V_76
regnum	,	V_68
bcma_read32	,	F_2
phy_ctl_addr	,	V_13
BGMAC_PA_WRITE	,	V_25
BCMA_CHIP_ID_BCM5357	,	V_53
BCMA_CHIP_ID_BCM5356	,	V_52
BCMA_GMAC_CMN_PC_EPA_MASK	,	V_30
BGMAC_PA_REG_SHIFT	,	V_23
core_unit	,	V_73
phy_access_addr	,	V_12
bcma_mdio_wait_value	,	F_1
"bcma_mdio mii bus"	,	L_6
BMCR_RESET	,	V_66
u16	,	T_1
mdiobus_alloc	,	F_17
BCMA_GMAC_CMN_PA_ADDR_MASK	,	V_18
BCMA_GMAC_CMN_PHY_CTL	,	V_43
bcma_mdio_phy_write	,	F_8
cc	,	V_58
u8	,	T_3
err	,	V_69
bcma_mdio_phy_reset	,	F_13
ci	,	V_50
"bcma_mdio"	,	L_8
i	,	V_8
BGMAC_PC_MCT_MASK	,	V_31
BGMAC_PA_ADDR_MASK	,	V_17
drv_cc	,	V_59
udelay	,	F_3
bgmac	,	V_10
ERR_PTR	,	F_20
bus	,	V_40
MII_BMCR	,	V_65
BGMAC_PHY_NOREGS	,	V_64
drv_gmac_cmn	,	V_41
num	,	V_72
BGMAC_PA_REG_MASK	,	V_21
BCMA_CHIP_ID_BCM53572	,	V_56
reg	,	V_3
u32	,	T_2
BCMA_GMAC_CMN_PA_REG_SHIFT	,	V_24
priv	,	V_63
BCMA_GMAC_CMN_PHY_ACCESS	,	V_42
err_free_bus	,	V_79
"Writing to PHY %d register 0x%X failed\n"	,	L_4
mdiobus_register	,	F_18
read	,	V_74
BGMAC_PC_EPA_MASK	,	V_29
net_dev	,	V_60
mii_bus	,	V_62
bcma_mdio_phy_init	,	F_10
core	,	V_2
ETIMEDOUT	,	V_48
mii_id	,	V_67
BGMAC_PA_ADDR_SHIFT	,	V_19
name	,	V_71
bcma	,	V_37
bcma_drv_cc	,	V_57
BGMAC_INT_STATUS	,	V_46
"Registration of mii bus failed\n"	,	L_9
BCMA_GMAC_CMN_PC_MTE	,	V_36
"Reading PHY %d register 0x%X failed\n"	,	L_2
bcma_mdio_mii_write	,	F_15
pkg	,	V_54
BCMA_CHIP_ID_BCM4749	,	V_55
timeout	,	V_6
dev_err	,	F_4
"PHY reset failed\n"	,	L_5
value	,	V_5
chipinfo	,	V_51
mask	,	V_4
BGMAC_IS_MDIO	,	V_47
phydev	,	V_61
BGMAC_PHY_ACCESS	,	V_44
dev_warn	,	F_9
"%s-%d-%d"	,	L_7
BGMAC_PHY_CNTL	,	V_45
BCMA_GMAC_CMN_PC_MCT_MASK	,	V_32
BCMA_GMAC_CMN_PA_START	,	V_28
bcma_mdio_mii_register	,	F_16
"Error setting MDIO int\n"	,	L_3
phyaddr	,	V_11
bcma_chipinfo	,	V_49
