# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fir_test.srcs/sources_1/ip/fir_compiler_0/sim/fir_compiler_0.vhd" \
"../../../../fir_test.srcs/sources_1/ip/c_addsub_0/sim/c_addsub_0.vhd" \
"../../../../fir_test.srcs/sources_1/ip/dds_compiler_20M/sim/dds_compiler_20M.vhd" \
"../../../../fir_test.srcs/sources_1/ip/dds_compiler_5M/sim/dds_compiler_5M.vhd" \

# Do not sort compile order
nosort
