
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.115000                       # Number of seconds simulated
sim_ticks                                114999653000                       # Number of ticks simulated
final_tick                               114999653000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  68477                       # Simulator instruction rate (inst/s)
host_op_rate                                    71250                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19552538                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666348                       # Number of bytes of host memory used
host_seconds                                  5881.57                       # Real time elapsed on the host
sim_insts                                   402752520                       # Number of instructions simulated
sim_ops                                     419059513                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           70464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        97728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             201472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        70464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         70464                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3148                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             612732                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             289392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        849811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1751936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        612732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           612732                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            612732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            289392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       849811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1751936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3148                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3148                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 201472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  201472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  114999588500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3148                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          553                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    362.010850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.207339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   379.125777                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          218     39.42%     39.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          102     18.44%     57.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           42      7.59%     65.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      6.87%     72.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      2.71%     75.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      2.17%     77.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.90%     78.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.72%     78.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          117     21.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          553                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    134011945                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               193036945                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42570.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61320.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2590                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   36531000.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1870680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   982905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11852400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         142596480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41370030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9167040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       275459910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       223196160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      27326594100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            28033162245                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            243.767364                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         114884861544                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     19045000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      60746000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 113699575000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    581236238                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      34967706                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    604083056                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2113440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1115730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10624320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         209592240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             51778800                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             13769280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       421984110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       315225120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      27202931700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            28229134740                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            245.471478                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         114849670804                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     28602500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      89290000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 113103947000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    820903250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      31485946                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    925424304                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                60215481                       # Number of BP lookups
system.cpu.branchPred.condPredicted          51367310                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2276471                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             45588621                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                43944553                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.393688                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3933200                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             107036                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          244796                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             244286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              510                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          538                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        229999307                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2291718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      465831633                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    60215481                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           48122039                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     225224341                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4616444                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  806                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           317                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1274                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 141987304                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1654                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          229826678                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.128311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.014634                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  8100464      3.52%      3.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 81147185     35.31%     38.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 13741669      5.98%     44.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                126837360     55.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            229826678                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.261807                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.025361                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  8094714                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10418187                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 204262450                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               4806117                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2245210                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             42388025                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 63053                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              469497950                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               9860542                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2245210                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 17395274                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 2843146                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2148821                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 199744215                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               5450012                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              460041182                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               4349872                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                378336                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2846132                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    644                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  41231                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           638377792                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2293346438                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        763900348                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576947938                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 61429853                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             155348                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          31580                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9016792                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             39601308                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            38476144                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            318732                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            90180                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  455599317                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               32164                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 431779378                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2710713                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        36571967                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    116871645                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             56                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     229826678                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.878717                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.881971                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            24441787     10.63%     10.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            31265087     13.60%     24.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           122270000     53.20%     77.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            51424943     22.38%     99.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              424843      0.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  18      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       229826678                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                69450314     85.08%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     85.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5352004      6.56%     91.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6829867      8.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                10      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             352996964     81.75%     81.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1724366      0.40%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.04%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38890022      9.01%     91.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            38013319      8.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              431779378                       # Type of FU issued
system.cpu.iq.rate                           1.877307                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    81632220                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.189060                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1177728321                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         492204259                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    428377482                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              513411558                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           305282                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      2412599                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1371                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          827                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       774003                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        35983                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2077                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2245210                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 2678733                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   414                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           455631487                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              39601308                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             38476144                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              31580                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     52                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   152                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            827                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1463688                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       832248                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2295936                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             428888958                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              37957586                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2890420                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             6                       # number of nop insts executed
system.cpu.iew.exec_refs                     75855515                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 49845135                       # Number of branches executed
system.cpu.iew.exec_stores                   37897929                       # Number of stores executed
system.cpu.iew.exec_rate                     1.864740                       # Inst execution rate
system.cpu.iew.wb_sent                      428415861                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     428377498                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 316252870                       # num instructions producing a value
system.cpu.iew.wb_consumers                 773854412                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.862516                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.408672                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        31752844                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2213465                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    224909001                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.863240                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.017661                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     57638729     25.63%     25.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     61213153     27.22%     52.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     62278339     27.69%     80.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8723817      3.88%     84.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      4930872      2.19%     86.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     17247885      7.67%     94.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       604449      0.27%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       645432      0.29%     94.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     11626325      5.17%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    224909001                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752520                       # Number of instructions committed
system.cpu.commit.committedOps              419059513                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890850                       # Number of memory references committed
system.cpu.commit.loads                      37188709                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961079                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724794                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239999                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342417093     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188709      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702125      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059513                       # Class of committed instruction
system.cpu.commit.bw_lim_events              11626325                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    664063913                       # The number of ROB reads
system.cpu.rob.rob_writes                   906511511                       # The number of ROB writes
system.cpu.timesIdled                            1028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          172629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752520                       # Number of Instructions Simulated
system.cpu.committedOps                     419059513                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.571069                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.571069                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.751103                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.751103                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                700786775                       # number of integer regfile reads
system.cpu.int_regfile_writes               302252828                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1401898472                       # number of cc regfile reads
system.cpu.cc_regfile_writes                289423932                       # number of cc regfile writes
system.cpu.misc_regfile_reads                75644723                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  33258                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              6055                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.089608                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58532701                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7079                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8268.498517                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            166500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.089608                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998134                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998134                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117130163                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117130163                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     36854033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36854033                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677499                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677499                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          586                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          586                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      58531532                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58531532                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     58531532                       # number of overall hits
system.cpu.dcache.overall_hits::total        58531532                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4970                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4970                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23869                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23869                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28839                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28839                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28839                       # number of overall misses
system.cpu.dcache.overall_misses::total         28839                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    131488000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    131488000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    213154000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    213154000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        71000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    344642000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    344642000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    344642000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    344642000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     36859003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36859003                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          588                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     58560371                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58560371                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     58560371                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58560371                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000135                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000135                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001100                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.003401                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003401                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000492                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000492                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000492                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000492                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26456.338028                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26456.338028                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8930.160459                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  8930.160459                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        35500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        35500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 11950.553070                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11950.553070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 11950.553070                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11950.553070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21080                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2210                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.538462                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         6055                       # number of writebacks
system.cpu.dcache.writebacks::total              6055                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1640                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1640                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        20120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20120                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21760                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21760                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21760                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21760                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3330                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3749                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7079                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7079                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7079                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7079                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     94934500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     94934500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     42970000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     42970000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    137904500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    137904500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    137904500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    137904500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000121                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000121                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000121                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 28508.858859                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28508.858859                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11461.723126                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11461.723126                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19480.788247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19480.788247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19480.788247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19480.788247                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              4626                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.345995                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           141981864                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4882                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29082.725113                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.345995                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.997445                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997445                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         283979468                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        283979468                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    141981864                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       141981864                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     141981864                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        141981864                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    141981864                       # number of overall hits
system.cpu.icache.overall_hits::total       141981864                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5429                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5429                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5429                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5429                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5429                       # number of overall misses
system.cpu.icache.overall_misses::total          5429                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    189972974                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    189972974                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    189972974                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    189972974                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    189972974                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    189972974                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    141987293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    141987293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    141987293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    141987293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    141987293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    141987293                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000038                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000038                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34992.258980                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34992.258980                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34992.258980                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34992.258980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34992.258980                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34992.258980                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        39773                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               571                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.654991                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         4626                       # number of writebacks
system.cpu.icache.writebacks::total              4626                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          546                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          546                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          546                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          546                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          546                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          546                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4883                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4883                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4883                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4883                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4883                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4883                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    163594981                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    163594981                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    163594981                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    163594981                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    163594981                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    163594981                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 33502.965595                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33502.965595                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 33502.965595                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33502.965595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 33502.965595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33502.965595                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18773                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18773                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2475                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   859.454691                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1512                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2721000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      840.463230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.991462                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.205191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004637                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.209828                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          552                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004639                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.364502                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    190067                       # Number of tag accesses
system.l2.tags.data_accesses                   190067                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5046                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5046                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5270                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5270                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3628                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3628                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            3781                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3781                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2893                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2893                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  3781                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6521                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10302                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3781                       # number of overall hits
system.l2.overall_hits::cpu.data                 6521                       # number of overall hits
system.l2.overall_hits::total                   10302                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              121                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 121                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1102                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1102                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          437                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             437                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1102                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 558                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1660                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1102                       # number of overall misses
system.l2.overall_misses::cpu.data                558                       # number of overall misses
system.l2.overall_misses::total                  1660                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     13303000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      13303000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    133830500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    133830500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     70991500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     70991500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     133830500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      84294500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        218125000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    133830500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     84294500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       218125000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5046                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5046                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5270                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5270                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3749                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         4883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4883                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3330                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              4883                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7079                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11962                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             4883                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7079                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11962                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.032275                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.032275                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.225681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.225681                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.131231                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.131231                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.225681                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.078825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.138773                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.225681                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.078825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.138773                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 109942.148760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109942.148760                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 121443.284936                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 121443.284936                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 162451.945080                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 162451.945080                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 121443.284936                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 151065.412186                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 131400.602410                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 121443.284936                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 151065.412186                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 131400.602410                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            29                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               29                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  39                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 39                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3572                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3572                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             92                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1101                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1101                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          428                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          428                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1621                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5193                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     94670395                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     94670395                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     11527500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     11527500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    127159000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127159000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     67859000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     67859000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    127159000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     79386500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    206545500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    127159000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     79386500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     94670395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    301215895                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.024540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.024540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.225476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.225476                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.128529                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.128529                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.225476                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.073457                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.135512                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.225476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.073457                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.434125                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 26503.470045                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 26503.470045                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 125298.913043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125298.913043                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 115494.096276                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 115494.096276                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 158549.065421                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 158549.065421                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 115494.096276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 152666.346154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 127418.568785                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 115494.096276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 152666.346154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 26503.470045                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 58004.216253                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3148                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3056                       # Transaction distribution
system.membus.trans_dist::ReadExReq                92                       # Transaction distribution
system.membus.trans_dist::ReadExResp               92                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3056                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       201472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  201472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3148                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3148    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3148                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4644678                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16524511                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        22643                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        10692                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          365                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2045                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2045                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 114999653000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8212                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         5046                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5635                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3804                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3749                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3749                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4883                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3330                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       608512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       840576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1449088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3804                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            15766                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.153558                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.360536                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13345     84.64%     84.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2421     15.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              15766                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22002500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7323499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10623490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
