	#==================================================================================================
	#
	# This test program was automatically generated by the MicroTESK tool
	# Generation started: Wed Oct 16 14:32:42 MSK 2019
	#
	# Ivannikov Institute for System Programming of the Russian Academy of Sciences (ISP RAS)
	# 25 Alexander Solzhenitsyn st., Moscow, 109004, Russia
	#
	# http://www.microtesk.org
	# http://forge.ispras.ru/projects/microtesk
	#
	#==================================================================================================

	#==================================================================================================
	# Prologue (riscv_test.rb:231)

	#====================================== .section .text.init =======================================
	.section .text.init
	.align 6
	.weak stvec_handler
	.weak mtvec_handler
	.globl _start
_start:
	j reset_vector
	.align 2
trap_vector:
	csrr t5, mcause
	li t6, 0x8
	beq t5, t6, write_tohost
	li t6, 0x9
	beq t5, t6, write_tohost
	li t6, 0xb
	beq t5, t6, write_tohost
	la t5, mtvec_handler
	beqz t5, 1f
	jr t5
1:
	csrr t5, mcause
	bgez t5, handle_exception
	j other_exception
handle_exception:
other_exception:
1:
	ori gp, gp, 1337
write_tohost:
	nop
	sw gp, tohost, t5
	nop
	j write_tohost
reset_vector:
	csrr a0, mhartid
1:
	bnez a0, 1b
	la t0, 1f
	csrw mtvec, t0
	csrwi satp, 0x0
	.align 2
1:
	la t0, 1f
	csrw mtvec, t0
	li t0, 0xffffffffffffffff
	csrw pmpaddr0, t0
	li t0, 0x1f
	csrw pmpcfg0, t0
	.align 2
1:
	la t0, 1f
	csrw mtvec, t0
	csrwi medeleg, 0x0
	csrwi mideleg, 0x0
	csrwi mie, 0x0
	.align 2
1:
	li gp, 0x0
	la t0, trap_vector
	csrw mtvec, t0
	li a0, 0x1
	slli a0, a0, 0x1f
	bgez a0, 1f
	fence
	li gp, 0x1
	ecall
1:
	la t0, stvec_handler
	beqz t0, 1f
	csrw stvec, t0
	li t0, 0xb109
	csrw medeleg, t0
	csrr t1, medeleg
	bne t0, t1, other_exception
1:
	csrwi mstatus, 0x0
	la t0, 1f
	csrw mepc, t0
	csrr a0, mhartid
	mret
1:

	#==================================================================================================
	# External Code (rv32v_x_vl32e32m4d1_selfcheck.rb:48)

	addi a0, zero, 32
	vsetvli t0, a0, e32, m4

	#==================================================================================================
	# Test Case 0 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 0

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 1 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 1

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 2 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 2

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 3 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 3

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 4 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 4

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 5 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 5

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 6 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 6

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 7 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 0(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 7

	li sp, 0x80022000
	bne sp, t0, fail
	bne zero, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	bne zero, a1, fail
	bne zero, a2, fail
	bne zero, a3, fail
	bne zero, a4, fail
	bne zero, a5, fail
	bne zero, a6, fail
	bne zero, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 8 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 8

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x4000
	bne sp, a1, fail
	li sp, 0x7fc000
	bne sp, a2, fail
	li sp, 0x7f8000
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x4000
	bne sp, a5, fail
	li sp, 0x7fc000
	bne sp, a6, fail
	li sp, 0x7f8000
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x10000000
	bne sp, s3, fail
	li sp, 0x10000000
	bne sp, s4, fail
	li sp, 0x40000000
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 9 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 9

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x400000
	bne sp, a0, fail
	ori sp, zero, 128
	bne sp, a1, fail
	li sp, 0x7f8080
	bne sp, a2, fail
	ori sp, zero, 256
	bne sp, a3, fail
	li sp, 0x400000
	bne sp, a4, fail
	ori sp, zero, 128
	bne sp, a5, fail
	li sp, 0x7f8080
	bne sp, a6, fail
	ori sp, zero, 256
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x4000
	bne sp, s3, fail
	li sp, 0xffffffffbf804000
	bne sp, s4, fail
	li sp, 0x10000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x200000
	bne sp, s7, fail
	li sp, 0xffffffffc0200000
	bne sp, s8, fail
	li sp, 0x800000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 10 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 10

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 384
	bne sp, a0, fail
	ori sp, zero, 896
	bne sp, a1, fail
	ori sp, zero, 1024
	bne sp, a2, fail
	ori sp, zero, 1792
	bne sp, a3, fail
	ori sp, zero, 384
	bne sp, a4, fail
	ori sp, zero, 896
	bne sp, a5, fail
	ori sp, zero, 1024
	bne sp, a6, fail
	ori sp, zero, 1792
	bne sp, a7, fail
	li sp, 0x24000
	bne sp, s2, fail
	li sp, 0xc4000
	bne sp, s3, fail
	li sp, 0x100000
	bne sp, s4, fail
	li sp, 0x310000
	bne sp, s5, fail
	li sp, 0x1200000
	bne sp, s6, fail
	li sp, 0x6200000
	bne sp, s7, fail
	li sp, 0x8000000
	bne sp, s8, fail
	li sp, 0x18800000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 11 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 11

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1920
	bne sp, a0, fail
	li sp, 0x7ff800
	bne sp, a1, fail
	li sp, 0x7ff880
	bne sp, a2, fail
	li sp, 0x7ffb80
	bne sp, a3, fail
	ori sp, zero, 1920
	bne sp, a4, fail
	li sp, 0x7ff800
	bne sp, a5, fail
	li sp, 0x7ff880
	bne sp, a6, fail
	li sp, 0x7ffb80
	bne sp, a7, fail
	li sp, 0x384000
	bne sp, s2, fail
	li sp, 0x400000
	bne sp, s3, fail
	li sp, 0xffffffff80384000
	bne sp, s4, fail
	li sp, 0xffffffff80144000
	bne sp, s5, fail
	li sp, 0x1c200000
	bne sp, s6, fail
	li sp, 0x20000000
	bne sp, s7, fail
	li sp, 0x1c200000
	bne sp, s8, fail
	li sp, 0xa200000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 12 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 12

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ffc00
	bne sp, a0, fail
	li sp, 0x7ffe00
	bne sp, a1, fail
	li sp, 0x7ffe80
	bne sp, a2, fail
	li sp, 0x7fff00
	bne sp, a3, fail
	li sp, 0x7ffc00
	bne sp, a4, fail
	li sp, 0x7ffe00
	bne sp, a5, fail
	li sp, 0x7ffe80
	bne sp, a6, fail
	li sp, 0x7fff00
	bne sp, a7, fail
	li sp, 0x100000
	bne sp, s2, fail
	li sp, 0x40000
	bne sp, s3, fail
	li sp, 0xffffffff80024000
	bne sp, s4, fail
	li sp, 0x10000
	bne sp, s5, fail
	li sp, 0x8000000
	bne sp, s6, fail
	li sp, 0x2000000
	bne sp, s7, fail
	li sp, 0x1200000
	bne sp, s8, fail
	li sp, 0x800000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 13 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 13

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7f00
	bne sp, a0, fail
	li sp, 0x7fff80
	bne sp, a1, fail
	li sp, 0x3f80
	bne sp, a2, fail
	li sp, 0x7f80
	bne sp, a3, fail
	li sp, 0x7f00
	bne sp, a4, fail
	li sp, 0x7fff80
	bne sp, a5, fail
	li sp, 0x3f80
	bne sp, a6, fail
	li sp, 0x7f80
	bne sp, a7, fail
	li sp, 0x3f010000
	bne sp, s2, fail
	li sp, 0xffffffff80004000
	bne sp, s3, fail
	li sp, 0xfc04000
	bne sp, s4, fail
	li sp, 0x3f804000
	bne sp, s5, fail
	li sp, 0xffffffff80800000
	bne sp, s6, fail
	li sp, 0x200000
	bne sp, s7, fail
	li sp, 0xffffffffe0200000
	bne sp, s8, fail
	li sp, 0xffffffffc0200000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 14 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 14

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7fbf80
	bne sp, a0, fail
	li sp, 0x3fff80
	bne sp, a1, fail
	li sp, 0xffffffffc6e01700
	bne sp, a2, fail
	li sp, 0xfffffffff3b57b00
	bne sp, a3, fail
	li sp, 0x7fbf80
	bne sp, a4, fail
	li sp, 0x3fff80
	bne sp, a5, fail
	li sp, 0xffffffffc6e01700
	bne sp, a6, fail
	li sp, 0xfffffffff3b57b00
	bne sp, a7, fail
	li sp, 0xffffffff90404000
	bne sp, s2, fail
	li sp, 0xffffffffc0004000
	bne sp, s3, fail
	li sp, 0x42110000
	bne sp, s4, fail
	li sp, 0x29190000
	bne sp, s5, fail
	li sp, 0x20200000
	bne sp, s6, fail
	li sp, 0x200000
	bne sp, s7, fail
	li sp, 0x8800000
	bne sp, s8, fail
	li sp, 0xffffffff8c800000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 15 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 4(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 15

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 128
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x22625500
	bne sp, a0, fail
	li sp, 0x5fb5c880
	bne sp, a1, fail
	li sp, 0xffffffffaf49c780
	bne sp, a2, fail
	li sp, 0x39fa9100
	bne sp, a3, fail
	li sp, 0x22625500
	bne sp, a4, fail
	li sp, 0x5fb5c880
	bne sp, a5, fail
	li sp, 0xffffffffaf49c780
	bne sp, a6, fail
	li sp, 0x39fa9100
	bne sp, a7, fail
	li sp, 0x30390000
	bne sp, s2, fail
	li sp, 0x22084000
	bne sp, s3, fail
	li sp, 0x62784000
	bne sp, s4, fail
	li sp, 0xffffffff86210000
	bne sp, s5, fail
	li sp, 0x1c800000
	bne sp, s6, fail
	li sp, 0x4200000
	bne sp, s7, fail
	li sp, 0x3c200000
	bne sp, s8, fail
	li sp, 0x10800000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 16 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 16

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7fc000
	bne sp, a1, fail
	li sp, 0xffffffffff004000
	bne sp, a2, fail
	li sp, 0xfffffffffe808000
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7fc000
	bne sp, a5, fail
	li sp, 0xffffffffff004000
	bne sp, a6, fail
	li sp, 0xfffffffffe808000
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x10000000
	bne sp, s3, fail
	li sp, 0x10000000
	bne sp, s4, fail
	li sp, 0x40000000
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 17 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 17

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7fc00000
	bne sp, a0, fail
	li sp, 0xff80
	bne sp, a1, fail
	li sp, 0xfffffffffe817f80
	bne sp, a2, fail
	li sp, 0x1ff00
	bne sp, a3, fail
	li sp, 0x7fc00000
	bne sp, a4, fail
	li sp, 0xff80
	bne sp, a5, fail
	li sp, 0xfffffffffe817f80
	bne sp, a6, fail
	li sp, 0x1ff00
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffffff004000
	bne sp, s3, fail
	li sp, 0xffffffffbe804000
	bne sp, s4, fail
	li sp, 0xfffffffffc010000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffffbfe00000
	bne sp, s7, fail
	li sp, 0xffffffffffe00000
	bne sp, s8, fail
	li sp, 0xffffffffff800000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 18 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 18

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2fe80
	bne sp, a0, fail
	li sp, 0x6fc80
	bne sp, a1, fail
	li sp, 0x7fc00
	bne sp, a2, fail
	li sp, 0xdf900
	bne sp, a3, fail
	li sp, 0x2fe80
	bne sp, a4, fail
	li sp, 0x6fc80
	bne sp, a5, fail
	li sp, 0x7fc00
	bne sp, a6, fail
	li sp, 0xdf900
	bne sp, a7, fail
	li sp, 0xfffffffff7024000
	bne sp, s2, fail
	li sp, 0xffffffffcf0c4000
	bne sp, s3, fail
	li sp, 0xffffffffc0100000
	bne sp, s4, fail
	li sp, 0x3c310000
	bne sp, s5, fail
	li sp, 0xffffffffbee00000
	bne sp, s6, fail
	li sp, 0xffffffffb9e00000
	bne sp, s7, fail
	li sp, 0xfffffffff8000000
	bne sp, s8, fail
	li sp, 0xffffffffe7800000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 19 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 19

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xef880
	bne sp, a0, fail
	li sp, 0xffffffffff700800
	bne sp, a1, fail
	li sp, 0xffffffffff710780
	bne sp, a2, fail
	li sp, 0xffffffffff770480
	bne sp, a3, fail
	li sp, 0xef880
	bne sp, a4, fail
	li sp, 0xffffffffff700800
	bne sp, a5, fail
	li sp, 0xffffffffff710780
	bne sp, a6, fail
	li sp, 0xffffffffff770480
	bne sp, a7, fail
	li sp, 0x1f384000
	bne sp, s2, fail
	li sp, 0x400000
	bne sp, s3, fail
	li sp, 0xffffffff9f384000
	bne sp, s4, fail
	li sp, 0x2f144000
	bne sp, s5, fail
	li sp, 0xffffffffa3e00000
	bne sp, s6, fail
	li sp, 0xffffffffe0000000
	bne sp, s7, fail
	li sp, 0xffffffffa3e00000
	bne sp, s8, fail
	li sp, 0xffffffffb5e00000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 20 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 20

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffff780400
	bne sp, a0, fail
	li sp, 0xffffffffff7c0200
	bne sp, a1, fail
	li sp, 0xffffffffff7d0180
	bne sp, a2, fail
	li sp, 0xffffffffff7e0100
	bne sp, a3, fail
	li sp, 0xffffffffff780400
	bne sp, a4, fail
	li sp, 0xffffffffff7c0200
	bne sp, a5, fail
	li sp, 0xffffffffff7d0180
	bne sp, a6, fail
	li sp, 0xffffffffff7e0100
	bne sp, a7, fail
	li sp, 0xffffffffc0100000
	bne sp, s2, fail
	li sp, 0xfffffffff0040000
	bne sp, s3, fail
	li sp, 0x77024000
	bne sp, s4, fail
	li sp, 0xfffffffffc010000
	bne sp, s5, fail
	li sp, 0xfffffffff8000000
	bne sp, s6, fail
	li sp, 0xfffffffffe000000
	bne sp, s7, fail
	li sp, 0xffffffffbee00000
	bne sp, s8, fail
	li sp, 0xffffffffff800000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 21 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 21

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfd8100
	bne sp, a0, fail
	li sp, 0xffffffffff7f0080
	bne sp, a1, fail
	li sp, 0x7ec080
	bne sp, a2, fail
	li sp, 0xfe8080
	bne sp, a3, fail
	li sp, 0xfd8100
	bne sp, a4, fail
	li sp, 0xffffffffff7f0080
	bne sp, a5, fail
	li sp, 0x7ec080
	bne sp, a6, fail
	li sp, 0xfe8080
	bne sp, a7, fail
	li sp, 0x3b010000
	bne sp, s2, fail
	li sp, 0x7f004000
	bne sp, s3, fail
	li sp, 0xec04000
	bne sp, s4, fail
	li sp, 0x3e804000
	bne sp, s5, fail
	li sp, 0x7f800000
	bne sp, s6, fail
	li sp, 0xffffffffbfe00000
	bne sp, s7, fail
	li sp, 0xffffffffdfe00000
	bne sp, s8, fail
	li sp, 0xffffffffffe00000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 22 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 22

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffeff4080
	bne sp, a0, fail
	li sp, 0x7fbf0080
	bne sp, a1, fail
	li sp, 0xfffffffff94de900
	bne sp, a2, fail
	li sp, 0x77408500
	bne sp, a3, fail
	li sp, 0xfffffffffeff4080
	bne sp, a4, fail
	li sp, 0x7fbf0080
	bne sp, a5, fail
	li sp, 0xfffffffff94de900
	bne sp, a6, fail
	li sp, 0x77408500
	bne sp, a7, fail
	li sp, 0xffffffff8f404000
	bne sp, s2, fail
	li sp, 0xffffffffbf004000
	bne sp, s3, fail
	li sp, 0xfffffffffe110000
	bne sp, s4, fail
	li sp, 0xffffffffc5190000
	bne sp, s5, fail
	li sp, 0xffffffff9fe00000
	bne sp, s6, fail
	li sp, 0xffffffffbfe00000
	bne sp, s7, fail
	li sp, 0xfffffffff7800000
	bne sp, s8, fail
	li sp, 0x73800000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 23 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 8(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 23

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff80
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffa247ab00
	bne sp, a0, fail
	li sp, 0xbdb3780
	bne sp, a1, fail
	li sp, 0xffffffffe4453880
	bne sp, a2, fail
	li sp, 0xffffffffbb276f00
	bne sp, a3, fail
	li sp, 0xffffffffa247ab00
	bne sp, a4, fail
	li sp, 0xbdb3780
	bne sp, a5, fail
	li sp, 0xffffffffe4453880
	bne sp, a6, fail
	li sp, 0xffffffffbb276f00
	bne sp, a7, fail
	li sp, 0x4c390000
	bne sp, s2, fail
	li sp, 0x1084000
	bne sp, s3, fail
	li sp, 0xffffffff81784000
	bne sp, s4, fail
	li sp, 0x2210000
	bne sp, s5, fail
	li sp, 0xffffffffe3800000
	bne sp, s6, fail
	li sp, 0xffffffffbbe00000
	bne sp, s7, fail
	li sp, 0xffffffff83e00000
	bne sp, s8, fail
	li sp, 0xffffffffef800000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 24 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 24

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7f8000
	bne sp, a1, fail
	li sp, 0xfffffffffe808000
	bne sp, a2, fail
	li sp, 0xfffffffffe010000
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7f8000
	bne sp, a5, fail
	li sp, 0xfffffffffe808000
	bne sp, a6, fail
	li sp, 0xfffffffffe010000
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x40000000
	bne sp, s3, fail
	li sp, 0x40000000
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 25 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 25

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7f800000
	bne sp, a0, fail
	li sp, 0xff00
	bne sp, a1, fail
	li sp, 0xfffffffffe01ff00
	bne sp, a2, fail
	li sp, 0x1fe00
	bne sp, a3, fail
	li sp, 0x7f800000
	bne sp, a4, fail
	li sp, 0xff00
	bne sp, a5, fail
	li sp, 0xfffffffffe01ff00
	bne sp, a6, fail
	li sp, 0x1fe00
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xfffffffffe010000
	bne sp, s3, fail
	li sp, 0xfffffffffc010000
	bne sp, s4, fail
	li sp, 0xfffffffff8040000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffffff000000
	bne sp, s7, fail
	li sp, 0xffffffffff000000
	bne sp, s8, fail
	li sp, 0xfffffffffc000000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 26 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 26

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2fd00
	bne sp, a0, fail
	li sp, 0x6f900
	bne sp, a1, fail
	li sp, 0x7f800
	bne sp, a2, fail
	li sp, 0xdf200
	bne sp, a3, fail
	li sp, 0x2fd00
	bne sp, a4, fail
	li sp, 0x6f900
	bne sp, a5, fail
	li sp, 0x7f800
	bne sp, a6, fail
	li sp, 0xdf200
	bne sp, a7, fail
	li sp, 0xffffffffee090000
	bne sp, s2, fail
	li sp, 0xffffffff9e310000
	bne sp, s3, fail
	li sp, 0xffffffff80400000
	bne sp, s4, fail
	li sp, 0x78c40000
	bne sp, s5, fail
	li sp, 0xfffffffff7000000
	bne sp, s6, fail
	li sp, 0xffffffffcf000000
	bne sp, s7, fail
	li sp, 0xffffffffc0000000
	bne sp, s8, fail
	li sp, 0x3c000000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 27 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 27

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xef100
	bne sp, a0, fail
	li sp, 0xfffffffffef01000
	bne sp, a1, fail
	li sp, 0xfffffffffef10f00
	bne sp, a2, fail
	li sp, 0xfffffffffef70900
	bne sp, a3, fail
	li sp, 0xef100
	bne sp, a4, fail
	li sp, 0xfffffffffef01000
	bne sp, a5, fail
	li sp, 0xfffffffffef10f00
	bne sp, a6, fail
	li sp, 0xfffffffffef70900
	bne sp, a7, fail
	li sp, 0x3ee10000
	bne sp, s2, fail
	li sp, 0x1000000
	bne sp, s3, fail
	li sp, 0x3ee10000
	bne sp, s4, fail
	li sp, 0x5e510000
	bne sp, s5, fail
	li sp, 0x1f000000
	bne sp, s6, fail
	bne zero, s7, fail
	li sp, 0x1f000000
	bne sp, s8, fail
	li sp, 0xffffffffaf000000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 28 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 28

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffef80800
	bne sp, a0, fail
	li sp, 0xfffffffffefc0400
	bne sp, a1, fail
	li sp, 0xfffffffffefd0300
	bne sp, a2, fail
	li sp, 0xfffffffffefe0200
	bne sp, a3, fail
	li sp, 0xfffffffffef80800
	bne sp, a4, fail
	li sp, 0xfffffffffefc0400
	bne sp, a5, fail
	li sp, 0xfffffffffefd0300
	bne sp, a6, fail
	li sp, 0xfffffffffefe0200
	bne sp, a7, fail
	li sp, 0xffffffff80400000
	bne sp, s2, fail
	li sp, 0xffffffffe0100000
	bne sp, s3, fail
	li sp, 0xffffffffee090000
	bne sp, s4, fail
	li sp, 0xfffffffff8040000
	bne sp, s5, fail
	li sp, 0xffffffffc0000000
	bne sp, s6, fail
	li sp, 0xfffffffff0000000
	bne sp, s7, fail
	li sp, 0xfffffffff7000000
	bne sp, s8, fail
	li sp, 0xfffffffffc000000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 29 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 29

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfd0200
	bne sp, a0, fail
	li sp, 0xfffffffffeff0100
	bne sp, a1, fail
	li sp, 0x7e8100
	bne sp, a2, fail
	li sp, 0xfe0100
	bne sp, a3, fail
	li sp, 0xfd0200
	bne sp, a4, fail
	li sp, 0xfffffffffeff0100
	bne sp, a5, fail
	li sp, 0x7e8100
	bne sp, a6, fail
	li sp, 0xfe0100
	bne sp, a7, fail
	li sp, 0xfffffffff4040000
	bne sp, s2, fail
	li sp, 0xfffffffffe010000
	bne sp, s3, fail
	li sp, 0x3d010000
	bne sp, s4, fail
	li sp, 0xfffffffffc010000
	bne sp, s5, fail
	li sp, 0xfffffffffc000000
	bne sp, s6, fail
	li sp, 0xffffffffff000000
	bne sp, s7, fail
	li sp, 0xffffffffff000000
	bne sp, s8, fail
	li sp, 0xffffffffff000000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 30 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 30

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffe7f8100
	bne sp, a0, fail
	li sp, 0x7f7f0100
	bne sp, a1, fail
	li sp, 0x326dd200
	bne sp, a2, fail
	li sp, 0xffffffff838b0a00
	bne sp, a3, fail
	li sp, 0xfffffffffe7f8100
	bne sp, a4, fail
	li sp, 0x7f7f0100
	bne sp, a5, fail
	li sp, 0x326dd200
	bne sp, a6, fail
	li sp, 0xffffffff838b0a00
	bne sp, a7, fail
	li sp, 0x3f010000
	bne sp, s2, fail
	li sp, 0xfffffffffe010000
	bne sp, s3, fail
	li sp, 0xffffffff80440000
	bne sp, s4, fail
	li sp, 0xffffffffdc640000
	bne sp, s5, fail
	li sp, 0xffffffffff000000
	bne sp, s6, fail
	li sp, 0xffffffffff000000
	bne sp, s7, fail
	li sp, 0xffffffffbc000000
	bne sp, s8, fail
	li sp, 0xffffffff9c000000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 31 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 12(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 31

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff00
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7fe55600
	bne sp, a0, fail
	li sp, 0xffffffffac256f00
	bne sp, a1, fail
	li sp, 0x34fb7100
	bne sp, a2, fail
	li sp, 0xffffffff812cde00
	bne sp, a3, fail
	li sp, 0x7fe55600
	bne sp, a4, fail
	li sp, 0xffffffffac256f00
	bne sp, a5, fail
	li sp, 0x34fb7100
	bne sp, a6, fail
	li sp, 0xffffffff812cde00
	bne sp, a7, fail
	li sp, 0xfffffffff8e40000
	bne sp, s2, fail
	li sp, 0x46210000
	bne sp, s3, fail
	li sp, 0xffffffffc7e10000
	bne sp, s4, fail
	li sp, 0x10840000
	bne sp, s5, fail
	li sp, 0x1c000000
	bne sp, s6, fail
	li sp, 0xffffffffdf000000
	bne sp, s7, fail
	li sp, 0x1f000000
	bne sp, s8, fail
	li sp, 0x7c000000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 32 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 32

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x400000
	bne sp, a1, fail
	li sp, 0x7fc00000
	bne sp, a2, fail
	li sp, 0x7f800000
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x400000
	bne sp, a5, fail
	li sp, 0x7fc00000
	bne sp, a6, fail
	li sp, 0x7f800000
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 33 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 33

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x40000000
	bne sp, a0, fail
	li sp, 0x8000
	bne sp, a1, fail
	li sp, 0x7f808000
	bne sp, a2, fail
	li sp, 0x10000
	bne sp, a3, fail
	li sp, 0x40000000
	bne sp, a4, fail
	li sp, 0x8000
	bne sp, a5, fail
	li sp, 0x7f808000
	bne sp, a6, fail
	li sp, 0x10000
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x40000000
	bne sp, s3, fail
	li sp, 0x40000000
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 34 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 34

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x18000
	bne sp, a0, fail
	li sp, 0x38000
	bne sp, a1, fail
	li sp, 0x40000
	bne sp, a2, fail
	li sp, 0x70000
	bne sp, a3, fail
	li sp, 0x18000
	bne sp, a4, fail
	li sp, 0x38000
	bne sp, a5, fail
	li sp, 0x40000
	bne sp, a6, fail
	li sp, 0x70000
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0x40000000
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 35 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 35

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x78000
	bne sp, a0, fail
	li sp, 0x7ff80000
	bne sp, a1, fail
	li sp, 0x7ff88000
	bne sp, a2, fail
	li sp, 0x7ffb8000
	bne sp, a3, fail
	li sp, 0x78000
	bne sp, a4, fail
	li sp, 0x7ff80000
	bne sp, a5, fail
	li sp, 0x7ff88000
	bne sp, a6, fail
	li sp, 0x7ffb8000
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	bne zero, s3, fail
	li sp, 0x40000000
	bne sp, s4, fail
	li sp, 0x40000000
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 36 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 36

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ffc0000
	bne sp, a0, fail
	li sp, 0x7ffe0000
	bne sp, a1, fail
	li sp, 0x7ffe8000
	bne sp, a2, fail
	li sp, 0x7fff0000
	bne sp, a3, fail
	li sp, 0x7ffc0000
	bne sp, a4, fail
	li sp, 0x7ffe0000
	bne sp, a5, fail
	li sp, 0x7ffe8000
	bne sp, a6, fail
	li sp, 0x7fff0000
	bne sp, a7, fail
	bne zero, s2, fail
	bne zero, s3, fail
	li sp, 0x40000000
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 37 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 37

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7f0000
	bne sp, a0, fail
	li sp, 0x7fff8000
	bne sp, a1, fail
	li sp, 0x3f8000
	bne sp, a2, fail
	li sp, 0x7f8000
	bne sp, a3, fail
	li sp, 0x7f0000
	bne sp, a4, fail
	li sp, 0x7fff8000
	bne sp, a5, fail
	li sp, 0x3f8000
	bne sp, a6, fail
	li sp, 0x7f8000
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x40000000
	bne sp, s3, fail
	li sp, 0x40000000
	bne sp, s4, fail
	li sp, 0x40000000
	bne sp, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 38 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 38

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7fbf8000
	bne sp, a0, fail
	li sp, 0x3fff8000
	bne sp, a1, fail
	li sp, 0xffffffffe0170000
	bne sp, a2, fail
	li sp, 0xffffffffb57b0000
	bne sp, a3, fail
	li sp, 0x7fbf8000
	bne sp, a4, fail
	li sp, 0x3fff8000
	bne sp, a5, fail
	li sp, 0xffffffffe0170000
	bne sp, a6, fail
	li sp, 0xffffffffb57b0000
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0x40000000
	bne sp, s3, fail
	bne zero, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 39 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 16(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 39

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x8000
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x62550000
	bne sp, a0, fail
	li sp, 0xffffffffb5c88000
	bne sp, a1, fail
	li sp, 0x49c78000
	bne sp, a2, fail
	li sp, 0xfffffffffa910000
	bne sp, a3, fail
	li sp, 0x62550000
	bne sp, a4, fail
	li sp, 0xffffffffb5c88000
	bne sp, a5, fail
	li sp, 0x49c78000
	bne sp, a6, fail
	li sp, 0xfffffffffa910000
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x40000000
	bne sp, s3, fail
	li sp, 0x40000000
	bne sp, s4, fail
	bne zero, s5, fail
	bne zero, s6, fail
	bne zero, s7, fail
	bne zero, s8, fail
	bne zero, s9, fail

	#==================================================================================================
	# Test Case 40 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 40

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 128
	bne sp, a1, fail
	li sp, 0xff80
	bne sp, a2, fail
	li sp, 0xff00
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 128
	bne sp, a5, fail
	li sp, 0xff80
	bne sp, a6, fail
	li sp, 0xff00
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x4000
	bne sp, s3, fail
	li sp, 0xffffffffff004000
	bne sp, s4, fail
	li sp, 0xfffffffffe010000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x4000
	bne sp, s7, fail
	li sp, 0xffffffffff004000
	bne sp, s8, fail
	li sp, 0xfffffffffe010000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 41 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 41

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x8000
	bne sp, a0, fail
	ori sp, zero, 1
	bne sp, a1, fail
	li sp, 0xff01
	bne sp, a2, fail
	ori sp, zero, 2
	bne sp, a3, fail
	li sp, 0x8000
	bne sp, a4, fail
	ori sp, zero, 1
	bne sp, a5, fail
	li sp, 0xff01
	bne sp, a6, fail
	ori sp, zero, 2
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	ori sp, zero, 1
	bne sp, s3, fail
	li sp, 0xfffffffffe02fe01
	bne sp, s4, fail
	ori sp, zero, 4
	bne sp, s5, fail
	li sp, 0x40000000
	bne sp, s6, fail
	ori sp, zero, 1
	bne sp, s7, fail
	li sp, 0xfffffffffe02fe01
	bne sp, s8, fail
	ori sp, zero, 4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 42 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 42

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 3
	bne sp, a0, fail
	ori sp, zero, 7
	bne sp, a1, fail
	ori sp, zero, 8
	bne sp, a2, fail
	ori sp, zero, 14
	bne sp, a3, fail
	ori sp, zero, 3
	bne sp, a4, fail
	ori sp, zero, 7
	bne sp, a5, fail
	ori sp, zero, 8
	bne sp, a6, fail
	ori sp, zero, 14
	bne sp, a7, fail
	ori sp, zero, 9
	bne sp, s2, fail
	ori sp, zero, 49
	bne sp, s3, fail
	ori sp, zero, 64
	bne sp, s4, fail
	ori sp, zero, 196
	bne sp, s5, fail
	ori sp, zero, 9
	bne sp, s6, fail
	ori sp, zero, 49
	bne sp, s7, fail
	ori sp, zero, 64
	bne sp, s8, fail
	ori sp, zero, 196
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 43 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 43

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 15
	bne sp, a0, fail
	li sp, 0xfff0
	bne sp, a1, fail
	li sp, 0xfff1
	bne sp, a2, fail
	li sp, 0xfff7
	bne sp, a3, fail
	ori sp, zero, 15
	bne sp, a4, fail
	li sp, 0xfff0
	bne sp, a5, fail
	li sp, 0xfff1
	bne sp, a6, fail
	li sp, 0xfff7
	bne sp, a7, fail
	ori sp, zero, 225
	bne sp, s2, fail
	li sp, 0xffffffffffe00100
	bne sp, s3, fail
	li sp, 0xffffffffffe200e1
	bne sp, s4, fail
	li sp, 0xffffffffffee0051
	bne sp, s5, fail
	ori sp, zero, 225
	bne sp, s6, fail
	li sp, 0xffffffffffe00100
	bne sp, s7, fail
	li sp, 0xffffffffffe200e1
	bne sp, s8, fail
	li sp, 0xffffffffffee0051
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 44 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 44

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfff8
	bne sp, a0, fail
	li sp, 0xfffc
	bne sp, a1, fail
	li sp, 0xfffd
	bne sp, a2, fail
	li sp, 0xfffe
	bne sp, a3, fail
	li sp, 0xfff8
	bne sp, a4, fail
	li sp, 0xfffc
	bne sp, a5, fail
	li sp, 0xfffd
	bne sp, a6, fail
	li sp, 0xfffe
	bne sp, a7, fail
	li sp, 0xfffffffffff00040
	bne sp, s2, fail
	li sp, 0xfffffffffff80010
	bne sp, s3, fail
	li sp, 0xfffffffffffa0009
	bne sp, s4, fail
	li sp, 0xfffffffffffc0004
	bne sp, s5, fail
	li sp, 0xfffffffffff00040
	bne sp, s6, fail
	li sp, 0xfffffffffff80010
	bne sp, s7, fail
	li sp, 0xfffffffffffa0009
	bne sp, s8, fail
	li sp, 0xfffffffffffc0004
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 45 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 45

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 254
	bne sp, a0, fail
	li sp, 0xffff
	bne sp, a1, fail
	ori sp, zero, 127
	bne sp, a2, fail
	ori sp, zero, 255
	bne sp, a3, fail
	ori sp, zero, 254
	bne sp, a4, fail
	li sp, 0xffff
	bne sp, a5, fail
	ori sp, zero, 127
	bne sp, a6, fail
	ori sp, zero, 255
	bne sp, a7, fail
	li sp, 0xfc04
	bne sp, s2, fail
	li sp, 0xfffffffffffe0001
	bne sp, s3, fail
	li sp, 0x3f01
	bne sp, s4, fail
	li sp, 0xfe01
	bne sp, s5, fail
	li sp, 0xfc04
	bne sp, s6, fail
	li sp, 0xfffffffffffe0001
	bne sp, s7, fail
	li sp, 0x3f01
	bne sp, s8, fail
	li sp, 0xfe01
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 46 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 46

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xff7f
	bne sp, a0, fail
	li sp, 0x7fff
	bne sp, a1, fail
	li sp, 0x58dc02e
	bne sp, a2, fail
	li sp, 0xffffffff99e76af6
	bne sp, a3, fail
	li sp, 0xff7f
	bne sp, a4, fail
	li sp, 0x7fff
	bne sp, a5, fail
	li sp, 0x58dc02e
	bne sp, a6, fail
	li sp, 0xffffffff99e76af6
	bne sp, a7, fail
	li sp, 0xfffffffffefe4101
	bne sp, s2, fail
	li sp, 0x3fff0001
	bne sp, s3, fail
	li sp, 0xef10844
	bne sp, s4, fail
	li sp, 0x40a4a464
	bne sp, s5, fail
	li sp, 0xfffffffffefe4101
	bne sp, s6, fail
	li sp, 0x3fff0001
	bne sp, s7, fail
	li sp, 0xef10844
	bne sp, s8, fail
	li sp, 0x40a4a464
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 47 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 20(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 47

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff044c4aa
	bne sp, a0, fail
	li sp, 0x46bf6b91
	bne sp, a1, fail
	li sp, 0xffffffffc15e938f
	bne sp, a2, fail
	li sp, 0x5273f522
	bne sp, a3, fail
	li sp, 0xfffffffff044c4aa
	bne sp, a4, fail
	li sp, 0x46bf6b91
	bne sp, a5, fail
	li sp, 0xffffffffc15e938f
	bne sp, a6, fail
	li sp, 0x5273f522
	bne sp, a7, fail
	li sp, 0xffffffffd164c0e4
	bne sp, s2, fail
	li sp, 0xfffffffffb908821
	bne sp, s3, fail
	li sp, 0x501189e1
	bne sp, s4, fail
	li sp, 0xffffffffef461884
	bne sp, s5, fail
	li sp, 0xffffffffd164c0e4
	bne sp, s6, fail
	li sp, 0xfffffffffb908821
	bne sp, s7, fail
	li sp, 0x501189e1
	bne sp, s8, fail
	li sp, 0xffffffffef461884
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 48 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 48

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7f8080
	bne sp, a1, fail
	li sp, 0xfffffffffe817f80
	bne sp, a2, fail
	li sp, 0xfffffffffe01ff00
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7f8080
	bne sp, a5, fail
	li sp, 0xfffffffffe817f80
	bne sp, a6, fail
	li sp, 0xfffffffffe01ff00
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffffbf804000
	bne sp, s3, fail
	li sp, 0xffffffffbe804000
	bne sp, s4, fail
	li sp, 0xfffffffffc010000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x7f404000
	bne sp, s7, fail
	li sp, 0x7e404000
	bne sp, s8, fail
	li sp, 0xfffffffffb010000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 49 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 49

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7f808000
	bne sp, a0, fail
	li sp, 0xff01
	bne sp, a1, fail
	li sp, 0xfffffffffe02fe01
	bne sp, a2, fail
	li sp, 0x1fe02
	bne sp, a3, fail
	li sp, 0x7f808000
	bne sp, a4, fail
	li sp, 0xff01
	bne sp, a5, fail
	li sp, 0xfffffffffe02fe01
	bne sp, a6, fail
	li sp, 0x1fe02
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0xfffffffffe02fe01
	bne sp, s3, fail
	li sp, 0xfffffffff009fc01
	bne sp, s4, fail
	li sp, 0xfffffffff80bf804
	bne sp, s5, fail
	li sp, 0x40000000
	bne sp, s6, fail
	li sp, 0xfffffffff905fd01
	bne sp, s7, fail
	li sp, 0xffffffffe20efb01
	bne sp, s8, fail
	li sp, 0xffffffffe417f404
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 50 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 50

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2fd03
	bne sp, a0, fail
	li sp, 0x6f907
	bne sp, a1, fail
	li sp, 0x7f808
	bne sp, a2, fail
	li sp, 0xdf20e
	bne sp, a3, fail
	li sp, 0x2fd03
	bne sp, a4, fail
	li sp, 0x6f907
	bne sp, a5, fail
	li sp, 0x7f808
	bne sp, a6, fail
	li sp, 0xdf20e
	bne sp, a7, fail
	li sp, 0xffffffffee1aee09
	bne sp, s2, fail
	li sp, 0xffffffff9e929e31
	bne sp, s3, fail
	li sp, 0xffffffff80bf8040
	bne sp, s4, fail
	li sp, 0x7a4a78c4
	bne sp, s5, fail
	li sp, 0xffffffffc135e509
	bne sp, s6, fail
	li sp, 0xffffffffaa256d31
	bne sp, s7, fail
	li sp, 0x417f4040
	bne sp, s8, fail
	li sp, 0xffffffffa895b4c4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 51 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 51

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xef10f
	bne sp, a0, fail
	li sp, 0xfffffffffef10ff0
	bne sp, a1, fail
	li sp, 0xfffffffffef20ef1
	bne sp, a2, fail
	li sp, 0xfffffffffef808f7
	bne sp, a3, fail
	li sp, 0xef10f
	bne sp, a4, fail
	li sp, 0xfffffffffef10ff0
	bne sp, a5, fail
	li sp, 0xfffffffffef20ef1
	bne sp, a6, fail
	li sp, 0xfffffffffef808f7
	bne sp, a7, fail
	li sp, 0x40a13ee1
	bne sp, s2, fail
	li sp, 0x42de0100
	bne sp, s3, fail
	li sp, 0x7c833ee1
	bne sp, s4, fail
	li sp, 0xffffffff82e05e51
	bne sp, s5, fail
	li sp, 0xffffffffde435de1
	bne sp, s6, fail
	li sp, 0x65dd0100
	bne sp, s7, fail
	li sp, 0x38255de1
	bne sp, s8, fail
	li sp, 0xd30d51
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 52 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 52

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffef907f8
	bne sp, a0, fail
	li sp, 0xfffffffffefd03fc
	bne sp, a1, fail
	li sp, 0xfffffffffefe02fd
	bne sp, a2, fail
	li sp, 0xfffffffffeff01fe
	bne sp, a3, fail
	li sp, 0xfffffffffef907f8
	bne sp, a4, fail
	li sp, 0xfffffffffefd03fc
	bne sp, a5, fail
	li sp, 0xfffffffffefe02fd
	bne sp, a6, fail
	li sp, 0xfffffffffeff01fe
	bne sp, a7, fail
	li sp, 0xffffffffa0af8040
	bne sp, s2, fail
	li sp, 0xfffffffff027e010
	bne sp, s3, fail
	li sp, 0xfffffffffa14ee09
	bne sp, s4, fail
	li sp, 0x7f804
	bne sp, s5, fail
	li sp, 0x716f4040
	bne sp, s6, fail
	li sp, 0xffffffffa857d010
	bne sp, s7, fail
	li sp, 0xffffffffd32fe509
	bne sp, s8, fail
	li sp, 0xfffffffff013f404
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 53 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 53

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfd02fe
	bne sp, a0, fail
	li sp, 0xffffffffff0000ff
	bne sp, a1, fail
	li sp, 0x7e817f
	bne sp, a2, fail
	li sp, 0xfe01ff
	bne sp, a3, fail
	li sp, 0xfd02fe
	bne sp, a4, fail
	li sp, 0xffffffffff0000ff
	bne sp, a5, fail
	li sp, 0x7e817f
	bne sp, a6, fail
	li sp, 0xfe01ff
	bne sp, a7, fail
	li sp, 0xffffffffea14f404
	bne sp, s2, fail
	li sp, 0x200fe01
	bne sp, s3, fail
	li sp, 0xffffffffba853d01
	bne sp, s4, fail
	li sp, 0xfffffffff607fc01
	bne sp, s5, fail
	li sp, 0xffffffffc924f004
	bne sp, s6, fail
	li sp, 0xffffffffff03fd01
	bne sp, s7, fail
	li sp, 0x72493c01
	bne sp, s8, fail
	li sp, 0xffffffffea0cfb01
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 54 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 54

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffe80807f
	bne sp, a0, fail
	li sp, 0x7f7f80ff
	bne sp, a1, fail
	li sp, 0x37fb922e
	bne sp, a2, fail
	li sp, 0x1d7274f6
	bne sp, a3, fail
	li sp, 0xfffffffffe80807f
	bne sp, a4, fail
	li sp, 0x7f7f80ff
	bne sp, a5, fail
	li sp, 0x37fb922e
	bne sp, a6, fail
	li sp, 0x1d7274f6
	bne sp, a7, fail
	li sp, 0xffffffffc37f3f01
	bne sp, s2, fail
	li sp, 0x4001fe01
	bne sp, s3, fail
	li sp, 0xffffffffbdac8044
	bne sp, s4, fail
	li sp, 0x1c87dc64
	bne sp, s5, fail
	li sp, 0xffffffff83413e01
	bne sp, s6, fail
	li sp, 0x3c04fd01
	bne sp, s7, fail
	li sp, 0xffffffff91703c44
	bne sp, s8, fail
	li sp, 0x710f7864
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 55 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 24(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 55

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff01
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x702a1aaa
	bne sp, a0, fail
	li sp, 0xfffffffff2e4da91
	bne sp, a1, fail
	li sp, 0xfffffffff65a048f
	bne sp, a2, fail
	li sp, 0xffffffffd3a0d322
	bne sp, a3, fail
	li sp, 0x702a1aaa
	bne sp, a4, fail
	li sp, 0xfffffffff2e4da91
	bne sp, a5, fail
	li sp, 0xfffffffff65a048f
	bne sp, a6, fail
	li sp, 0xffffffffd3a0d322
	bne sp, a7, fail
	li sp, 0xffffffff828ef8e4
	bne sp, s2, fail
	li sp, 0x30e34621
	bne sp, s3, fail
	li sp, 0x8a0c7e1
	bne sp, s4, fail
	li sp, 0xffffffffa4a11084
	bne sp, s5, fail
	li sp, 0xffffffffec7a14e4
	bne sp, s6, fail
	li sp, 0xffffffff93be2521
	bne sp, s7, fail
	li sp, 0x2fb9e6e1
	bne sp, s8, fail
	li sp, 0x14148c84
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 56 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 56

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 256
	bne sp, a1, fail
	li sp, 0x1ff00
	bne sp, a2, fail
	li sp, 0x1fe00
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 256
	bne sp, a5, fail
	li sp, 0x1ff00
	bne sp, a6, fail
	li sp, 0x1fe00
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x10000
	bne sp, s3, fail
	li sp, 0xfffffffffc010000
	bne sp, s4, fail
	li sp, 0xfffffffff8040000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x20000
	bne sp, s7, fail
	li sp, 0xfffffffff8020000
	bne sp, s8, fail
	li sp, 0xfffffffff0080000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 57 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 57

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10000
	bne sp, a0, fail
	ori sp, zero, 2
	bne sp, a1, fail
	li sp, 0x1fe02
	bne sp, a2, fail
	ori sp, zero, 4
	bne sp, a3, fail
	li sp, 0x10000
	bne sp, a4, fail
	ori sp, zero, 2
	bne sp, a5, fail
	li sp, 0x1fe02
	bne sp, a6, fail
	ori sp, zero, 4
	bne sp, a7, fail
	bne zero, s2, fail
	ori sp, zero, 4
	bne sp, s3, fail
	li sp, 0xfffffffff80bf804
	bne sp, s4, fail
	ori sp, zero, 16
	bne sp, s5, fail
	bne zero, s6, fail
	ori sp, zero, 8
	bne sp, s7, fail
	li sp, 0xfffffffff017f008
	bne sp, s8, fail
	ori sp, zero, 32
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 58 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 58

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 6
	bne sp, a0, fail
	ori sp, zero, 14
	bne sp, a1, fail
	ori sp, zero, 16
	bne sp, a2, fail
	ori sp, zero, 28
	bne sp, a3, fail
	ori sp, zero, 6
	bne sp, a4, fail
	ori sp, zero, 14
	bne sp, a5, fail
	ori sp, zero, 16
	bne sp, a6, fail
	ori sp, zero, 28
	bne sp, a7, fail
	ori sp, zero, 36
	bne sp, s2, fail
	ori sp, zero, 196
	bne sp, s3, fail
	ori sp, zero, 256
	bne sp, s4, fail
	ori sp, zero, 784
	bne sp, s5, fail
	ori sp, zero, 72
	bne sp, s6, fail
	ori sp, zero, 392
	bne sp, s7, fail
	ori sp, zero, 512
	bne sp, s8, fail
	ori sp, zero, 1568
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 59 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 59

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 30
	bne sp, a0, fail
	li sp, 0x1ffe0
	bne sp, a1, fail
	li sp, 0x1ffe2
	bne sp, a2, fail
	li sp, 0x1ffee
	bne sp, a3, fail
	ori sp, zero, 30
	bne sp, a4, fail
	li sp, 0x1ffe0
	bne sp, a5, fail
	li sp, 0x1ffe2
	bne sp, a6, fail
	li sp, 0x1ffee
	bne sp, a7, fail
	ori sp, zero, 900
	bne sp, s2, fail
	li sp, 0xffffffffff800400
	bne sp, s3, fail
	li sp, 0xffffffffff880384
	bne sp, s4, fail
	li sp, 0xffffffffffb80144
	bne sp, s5, fail
	ori sp, zero, 1800
	bne sp, s6, fail
	li sp, 0xffffffffff000800
	bne sp, s7, fail
	li sp, 0xffffffffff100708
	bne sp, s8, fail
	li sp, 0xffffffffff700288
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 60 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 60

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fff0
	bne sp, a0, fail
	li sp, 0x1fff8
	bne sp, a1, fail
	li sp, 0x1fffa
	bne sp, a2, fail
	li sp, 0x1fffc
	bne sp, a3, fail
	li sp, 0x1fff0
	bne sp, a4, fail
	li sp, 0x1fff8
	bne sp, a5, fail
	li sp, 0x1fffa
	bne sp, a6, fail
	li sp, 0x1fffc
	bne sp, a7, fail
	li sp, 0xffffffffffc00100
	bne sp, s2, fail
	li sp, 0xffffffffffe00040
	bne sp, s3, fail
	li sp, 0xffffffffffe80024
	bne sp, s4, fail
	li sp, 0xfffffffffff00010
	bne sp, s5, fail
	li sp, 0xffffffffff800200
	bne sp, s6, fail
	li sp, 0xffffffffffc00080
	bne sp, s7, fail
	li sp, 0xffffffffffd00048
	bne sp, s8, fail
	li sp, 0xffffffffffe00020
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 61 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 61

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 508
	bne sp, a0, fail
	li sp, 0x1fffe
	bne sp, a1, fail
	ori sp, zero, 254
	bne sp, a2, fail
	ori sp, zero, 510
	bne sp, a3, fail
	ori sp, zero, 508
	bne sp, a4, fail
	li sp, 0x1fffe
	bne sp, a5, fail
	ori sp, zero, 254
	bne sp, a6, fail
	ori sp, zero, 510
	bne sp, a7, fail
	li sp, 0x3f010
	bne sp, s2, fail
	li sp, 0xfffffffffff80004
	bne sp, s3, fail
	li sp, 0xfc04
	bne sp, s4, fail
	li sp, 0x3f804
	bne sp, s5, fail
	li sp, 0x7e020
	bne sp, s6, fail
	li sp, 0xfffffffffff00008
	bne sp, s7, fail
	li sp, 0x1f808
	bne sp, s8, fail
	li sp, 0x7f008
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 62 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 62

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x1fefe
	bne sp, a0, fail
	li sp, 0xfffe
	bne sp, a1, fail
	li sp, 0xb1b805c
	bne sp, a2, fail
	li sp, 0x33ced5ec
	bne sp, a3, fail
	li sp, 0x1fefe
	bne sp, a4, fail
	li sp, 0xfffe
	bne sp, a5, fail
	li sp, 0xb1b805c
	bne sp, a6, fail
	li sp, 0x33ced5ec
	bne sp, a7, fail
	li sp, 0xfffffffffbf90404
	bne sp, s2, fail
	li sp, 0xfffffffffffc0004
	bne sp, s3, fail
	li sp, 0x3bc42110
	bne sp, s4, fail
	li sp, 0x2929190
	bne sp, s5, fail
	li sp, 0xfffffffff7f20808
	bne sp, s6, fail
	li sp, 0xfffffffffff80008
	bne sp, s7, fail
	li sp, 0x77884220
	bne sp, s8, fail
	li sp, 0x5252320
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 63 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 28(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 63

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 2
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffe0898954
	bne sp, a0, fail
	li sp, 0xffffffff8d7ed722
	bne sp, a1, fail
	li sp, 0xffffffff82bd271e
	bne sp, a2, fail
	li sp, 0xffffffffa4e7ea44
	bne sp, a3, fail
	li sp, 0xffffffffe0898954
	bne sp, a4, fail
	li sp, 0xffffffff8d7ed722
	bne sp, a5, fail
	li sp, 0xffffffff82bd271e
	bne sp, a6, fail
	li sp, 0xffffffffa4e7ea44
	bne sp, a7, fail
	li sp, 0x45930390
	bne sp, s2, fail
	li sp, 0xffffffffee422084
	bne sp, s3, fail
	li sp, 0x40462784
	bne sp, s4, fail
	li sp, 0xffffffffbd186210
	bne sp, s5, fail
	li sp, 0xffffffff8b260720
	bne sp, s6, fail
	li sp, 0xffffffffdc844108
	bne sp, s7, fail
	li sp, 0xffffffff808c4f08
	bne sp, s8, fail
	li sp, 0x7a30c420
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 64 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 64

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 384
	bne sp, a1, fail
	li sp, 0x2fe80
	bne sp, a2, fail
	li sp, 0x2fd00
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 384
	bne sp, a5, fail
	li sp, 0x2fe80
	bne sp, a6, fail
	li sp, 0x2fd00
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x24000
	bne sp, s3, fail
	li sp, 0xfffffffff7024000
	bne sp, s4, fail
	li sp, 0xffffffffee090000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x6c000
	bne sp, s7, fail
	li sp, 0xffffffffe506c000
	bne sp, s8, fail
	li sp, 0xffffffffca1b0000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 65 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 65

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x18000
	bne sp, a0, fail
	ori sp, zero, 3
	bne sp, a1, fail
	li sp, 0x2fd03
	bne sp, a2, fail
	ori sp, zero, 6
	bne sp, a3, fail
	li sp, 0x18000
	bne sp, a4, fail
	ori sp, zero, 3
	bne sp, a5, fail
	li sp, 0x2fd03
	bne sp, a6, fail
	ori sp, zero, 6
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	ori sp, zero, 9
	bne sp, s3, fail
	li sp, 0xffffffffee1aee09
	bne sp, s4, fail
	ori sp, zero, 36
	bne sp, s5, fail
	li sp, 0xffffffffc0000000
	bne sp, s6, fail
	ori sp, zero, 27
	bne sp, s7, fail
	li sp, 0xffffffffca50ca1b
	bne sp, s8, fail
	ori sp, zero, 108
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 66 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 66

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 9
	bne sp, a0, fail
	ori sp, zero, 21
	bne sp, a1, fail
	ori sp, zero, 24
	bne sp, a2, fail
	ori sp, zero, 42
	bne sp, a3, fail
	ori sp, zero, 9
	bne sp, a4, fail
	ori sp, zero, 21
	bne sp, a5, fail
	ori sp, zero, 24
	bne sp, a6, fail
	ori sp, zero, 42
	bne sp, a7, fail
	ori sp, zero, 81
	bne sp, s2, fail
	ori sp, zero, 441
	bne sp, s3, fail
	ori sp, zero, 576
	bne sp, s4, fail
	ori sp, zero, 1764
	bne sp, s5, fail
	ori sp, zero, 243
	bne sp, s6, fail
	ori sp, zero, 1323
	bne sp, s7, fail
	ori sp, zero, 1728
	bne sp, s8, fail
	li sp, 0x14ac
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 67 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 67

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 45
	bne sp, a0, fail
	li sp, 0x2ffd0
	bne sp, a1, fail
	li sp, 0x2ffd3
	bne sp, a2, fail
	li sp, 0x2ffe5
	bne sp, a3, fail
	ori sp, zero, 45
	bne sp, a4, fail
	li sp, 0x2ffd0
	bne sp, a5, fail
	li sp, 0x2ffd3
	bne sp, a6, fail
	li sp, 0x2ffe5
	bne sp, a7, fail
	ori sp, zero, 2025
	bne sp, s2, fail
	li sp, 0xfffffffffee00900
	bne sp, s3, fail
	li sp, 0xfffffffffef207e9
	bne sp, s4, fail
	li sp, 0xffffffffff5e02d9
	bne sp, s5, fail
	li sp, 0x17bb
	bne sp, s6, fail
	li sp, 0xfffffffffca01b00
	bne sp, s7, fail
	li sp, 0xfffffffffcd617bb
	bne sp, s8, fail
	li sp, 0xfffffffffe1a088b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 68 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 68

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2ffe8
	bne sp, a0, fail
	li sp, 0x2fff4
	bne sp, a1, fail
	li sp, 0x2fff7
	bne sp, a2, fail
	li sp, 0x2fffa
	bne sp, a3, fail
	li sp, 0x2ffe8
	bne sp, a4, fail
	li sp, 0x2fff4
	bne sp, a5, fail
	li sp, 0x2fff7
	bne sp, a6, fail
	li sp, 0x2fffa
	bne sp, a7, fail
	li sp, 0xffffffffff700240
	bne sp, s2, fail
	li sp, 0xffffffffffb80090
	bne sp, s3, fail
	li sp, 0xffffffffffca0051
	bne sp, s4, fail
	li sp, 0xffffffffffdc0024
	bne sp, s5, fail
	li sp, 0xfffffffffe5006c0
	bne sp, s6, fail
	li sp, 0xffffffffff2801b0
	bne sp, s7, fail
	li sp, 0xffffffffff5e00f3
	bne sp, s8, fail
	li sp, 0xffffffffff94006c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 69 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 69

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 762
	bne sp, a0, fail
	li sp, 0x2fffd
	bne sp, a1, fail
	ori sp, zero, 381
	bne sp, a2, fail
	ori sp, zero, 765
	bne sp, a3, fail
	ori sp, zero, 762
	bne sp, a4, fail
	li sp, 0x2fffd
	bne sp, a5, fail
	ori sp, zero, 381
	bne sp, a6, fail
	ori sp, zero, 765
	bne sp, a7, fail
	li sp, 0x8dc24
	bne sp, s2, fail
	li sp, 0xffffffffffee0009
	bne sp, s3, fail
	li sp, 0x23709
	bne sp, s4, fail
	li sp, 0x8ee09
	bne sp, s5, fail
	li sp, 0x1a946c
	bne sp, s6, fail
	li sp, 0xffffffffffca001b
	bne sp, s7, fail
	li sp, 0x6a51b
	bne sp, s8, fail
	li sp, 0x1aca1b
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 70 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 70

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2fe7d
	bne sp, a0, fail
	li sp, 0x17ffd
	bne sp, a1, fail
	li sp, 0x10a9408a
	bne sp, a2, fail
	li sp, 0xffffffffcdb640e2
	bne sp, a3, fail
	li sp, 0x2fe7d
	bne sp, a4, fail
	li sp, 0x17ffd
	bne sp, a5, fail
	li sp, 0x10a9408a
	bne sp, a6, fail
	li sp, 0xffffffffcdb640e2
	bne sp, a7, fail
	li sp, 0xfffffffff6f04909
	bne sp, s2, fail
	li sp, 0x3ff70009
	bne sp, s3, fail
	li sp, 0xffffffff86794a64
	bne sp, s4, fail
	li sp, 0x45c9c784
	bne sp, s5, fail
	li sp, 0xffffffffe4d0db1b
	bne sp, s6, fail
	li sp, 0xffffffffbfe5001b
	bne sp, s7, fail
	li sp, 0xffffffff936bdf2c
	bne sp, s8, fail
	li sp, 0xffffffffd15d568c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 71 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 32(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 71

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 3
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffd0ce4dfe
	bne sp, a0, fail
	li sp, 0xffffffffd43e42b3
	bne sp, a1, fail
	li sp, 0x441bbaad
	bne sp, a2, fail
	li sp, 0xfffffffff75bdf66
	bne sp, a3, fail
	li sp, 0xffffffffd0ce4dfe
	bne sp, a4, fail
	li sp, 0xffffffffd43e42b3
	bne sp, a5, fail
	li sp, 0x441bbaad
	bne sp, a6, fail
	li sp, 0xfffffffff75bdf66
	bne sp, a7, fail
	li sp, 0x5c8ac804
	bne sp, s2, fail
	li sp, 0xffffffffd814c929
	bne sp, s3, fail
	li sp, 0xffffffffd09dd8e9
	bne sp, s4, fail
	li sp, 0x6976dca4
	bne sp, s5, fail
	li sp, 0x15a0580c
	bne sp, s6, fail
	li sp, 0xffffffff883e5b7b
	bne sp, s7, fail
	li sp, 0x71d98abb
	bne sp, s8, fail
	li sp, 0x3c6495ec
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 72 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 72

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 896
	bne sp, a1, fail
	li sp, 0x6fc80
	bne sp, a2, fail
	li sp, 0x6f900
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 896
	bne sp, a5, fail
	li sp, 0x6fc80
	bne sp, a6, fail
	li sp, 0x6f900
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xc4000
	bne sp, s3, fail
	li sp, 0xffffffffcf0c4000
	bne sp, s4, fail
	li sp, 0xffffffff9e310000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x55c000
	bne sp, s7, fail
	li sp, 0xffffffffa955c000
	bne sp, s8, fail
	li sp, 0x53570000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 73 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 73

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x38000
	bne sp, a0, fail
	ori sp, zero, 7
	bne sp, a1, fail
	li sp, 0x6f907
	bne sp, a2, fail
	ori sp, zero, 14
	bne sp, a3, fail
	li sp, 0x38000
	bne sp, a4, fail
	ori sp, zero, 7
	bne sp, a5, fail
	li sp, 0x6f907
	bne sp, a6, fail
	ori sp, zero, 14
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	ori sp, zero, 49
	bne sp, s3, fail
	li sp, 0xffffffff9e929e31
	bne sp, s4, fail
	ori sp, zero, 196
	bne sp, s5, fail
	li sp, 0xffffffffc0000000
	bne sp, s6, fail
	ori sp, zero, 343
	bne sp, s7, fail
	li sp, 0x56025357
	bne sp, s8, fail
	ori sp, zero, 1372
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 74 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 74

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 21
	bne sp, a0, fail
	ori sp, zero, 49
	bne sp, a1, fail
	ori sp, zero, 56
	bne sp, a2, fail
	ori sp, zero, 98
	bne sp, a3, fail
	ori sp, zero, 21
	bne sp, a4, fail
	ori sp, zero, 49
	bne sp, a5, fail
	ori sp, zero, 56
	bne sp, a6, fail
	ori sp, zero, 98
	bne sp, a7, fail
	ori sp, zero, 441
	bne sp, s2, fail
	li sp, 0x961
	bne sp, s3, fail
	li sp, 0xc40
	bne sp, s4, fail
	li sp, 0x2584
	bne sp, s5, fail
	li sp, 0xc0f
	bne sp, s6, fail
	li sp, 0x41a7
	bne sp, s7, fail
	li sp, 0x55c0
	bne sp, s8, fail
	li sp, 0x1069c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 75 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 75

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 105
	bne sp, a0, fail
	li sp, 0x6ff90
	bne sp, a1, fail
	li sp, 0x6ff97
	bne sp, a2, fail
	li sp, 0x6ffc1
	bne sp, a3, fail
	ori sp, zero, 105
	bne sp, a4, fail
	li sp, 0x6ff90
	bne sp, a5, fail
	li sp, 0x6ff97
	bne sp, a6, fail
	li sp, 0x6ffc1
	bne sp, a7, fail
	li sp, 0x2b11
	bne sp, s2, fail
	li sp, 0xfffffffff9e03100
	bne sp, s3, fail
	li sp, 0xfffffffffa422b11
	bne sp, s4, fail
	li sp, 0xfffffffffc8e0f81
	bne sp, s5, fail
	li sp, 0x12d77
	bne sp, s6, fail
	li sp, 0xffffffffd5215700
	bne sp, s7, fail
	li sp, 0xffffffffd7cf2d77
	bne sp, s8, fail
	li sp, 0xffffffffe7e26c87
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 76 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 76

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x6ffc8
	bne sp, a0, fail
	li sp, 0x6ffe4
	bne sp, a1, fail
	li sp, 0x6ffeb
	bne sp, a2, fail
	li sp, 0x6fff2
	bne sp, a3, fail
	li sp, 0x6ffc8
	bne sp, a4, fail
	li sp, 0x6ffe4
	bne sp, a5, fail
	li sp, 0x6ffeb
	bne sp, a6, fail
	li sp, 0x6fff2
	bne sp, a7, fail
	li sp, 0xfffffffffcf00c40
	bne sp, s2, fail
	li sp, 0xfffffffffe780310
	bne sp, s3, fail
	li sp, 0xfffffffffeda01b9
	bne sp, s4, fail
	li sp, 0xffffffffff3c00c4
	bne sp, s5, fail
	li sp, 0xffffffffea9055c0
	bne sp, s6, fail
	li sp, 0xfffffffff5481570
	bne sp, s7, fail
	li sp, 0xfffffffff7f60c0f
	bne sp, s8, fail
	li sp, 0xfffffffffaa4055c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 77 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 77

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1778
	bne sp, a0, fail
	li sp, 0x6fff9
	bne sp, a1, fail
	ori sp, zero, 889
	bne sp, a2, fail
	ori sp, zero, 1785
	bne sp, a3, fail
	ori sp, zero, 1778
	bne sp, a4, fail
	li sp, 0x6fff9
	bne sp, a5, fail
	ori sp, zero, 889
	bne sp, a6, fail
	ori sp, zero, 1785
	bne sp, a7, fail
	li sp, 0x303cc4
	bne sp, s2, fail
	li sp, 0xffffffffff9e0031
	bne sp, s3, fail
	li sp, 0xc0f31
	bne sp, s4, fail
	li sp, 0x309e31
	bne sp, s5, fail
	li sp, 0x151a95c
	bne sp, s6, fail
	li sp, 0xfffffffffd520157
	bne sp, s7, fail
	li sp, 0x546a57
	bne sp, s8, fail
	li sp, 0x1545357
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 78 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 78

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x6fc79
	bne sp, a0, fail
	li sp, 0x37ff9
	bne sp, a1, fail
	li sp, 0x26e04142
	bne sp, a2, fail
	li sp, 0x3553ecba
	bne sp, a3, fail
	li sp, 0x6fc79
	bne sp, a4, fail
	li sp, 0x37ff9
	bne sp, a5, fail
	li sp, 0x26e04142
	bne sp, a6, fail
	li sp, 0x3553ecba
	bne sp, a7, fail
	li sp, 0xffffffffceaa7131
	bne sp, s2, fail
	li sp, 0x3fcf0031
	bne sp, s3, fail
	li sp, 0xffffffffdc229504
	bne sp, s4, fail
	li sp, 0x5f837724
	bne sp, s5, fail
	li sp, 0xffffffffa6a91857
	bne sp, s6, fail
	li sp, 0xffffffffbea90157
	bne sp, s7, fail
	li sp, 0x4f2131c
	bne sp, s8, fail
	li sp, 0xffffffff9c9841fc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 79 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 36(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 79

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff91e160a6
	bne sp, a0, fail
	li sp, 0xffffffffef3bf0f7
	bne sp, a1, fail
	li sp, 0x499608e9
	bne sp, a2, fail
	li sp, 0x412bb3ee
	bne sp, a3, fail
	li sp, 0xffffffff91e160a6
	bne sp, a4, fail
	li sp, 0xffffffffef3bf0f7
	bne sp, a5, fail
	li sp, 0x499608e9
	bne sp, a6, fail
	li sp, 0x412bb3ee
	bne sp, a7, fail
	li sp, 0x1448eba4
	bne sp, s2, fail
	li sp, 0x26aa0e51
	bne sp, s3, fail
	li sp, 0x535b6411
	bne sp, s4, fail
	li sp, 0xffffffffcc6ab144
	bne sp, s5, fail
	li sp, 0xffffffff8dfe717c
	bne sp, s6, fail
	li sp, 0xea66437
	bne sp, s7, fail
	li sp, 0x477fbc77
	bne sp, s8, fail
	li sp, 0xffffffff96ead8dc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 80 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 80

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1024
	bne sp, a1, fail
	li sp, 0x7fc00
	bne sp, a2, fail
	li sp, 0x7f800
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 1024
	bne sp, a5, fail
	li sp, 0x7fc00
	bne sp, a6, fail
	li sp, 0x7f800
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x100000
	bne sp, s3, fail
	li sp, 0xffffffffc0100000
	bne sp, s4, fail
	li sp, 0xffffffff80400000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x800000
	bne sp, s7, fail
	li sp, 0x800000
	bne sp, s8, fail
	li sp, 0x2000000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 81 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 81

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x40000
	bne sp, a0, fail
	ori sp, zero, 8
	bne sp, a1, fail
	li sp, 0x7f808
	bne sp, a2, fail
	ori sp, zero, 16
	bne sp, a3, fail
	li sp, 0x40000
	bne sp, a4, fail
	ori sp, zero, 8
	bne sp, a5, fail
	li sp, 0x7f808
	bne sp, a6, fail
	ori sp, zero, 16
	bne sp, a7, fail
	bne zero, s2, fail
	ori sp, zero, 64
	bne sp, s3, fail
	li sp, 0xffffffff80bf8040
	bne sp, s4, fail
	ori sp, zero, 256
	bne sp, s5, fail
	bne zero, s6, fail
	ori sp, zero, 512
	bne sp, s7, fail
	li sp, 0x5fc0200
	bne sp, s8, fail
	li sp, 0x800
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 82 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 82

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 24
	bne sp, a0, fail
	ori sp, zero, 56
	bne sp, a1, fail
	ori sp, zero, 64
	bne sp, a2, fail
	ori sp, zero, 112
	bne sp, a3, fail
	ori sp, zero, 24
	bne sp, a4, fail
	ori sp, zero, 56
	bne sp, a5, fail
	ori sp, zero, 64
	bne sp, a6, fail
	ori sp, zero, 112
	bne sp, a7, fail
	ori sp, zero, 576
	bne sp, s2, fail
	li sp, 0xc40
	bne sp, s3, fail
	li sp, 0x1000
	bne sp, s4, fail
	li sp, 0x3100
	bne sp, s5, fail
	li sp, 0x1200
	bne sp, s6, fail
	li sp, 0x6200
	bne sp, s7, fail
	li sp, 0x8000
	bne sp, s8, fail
	li sp, 0x18800
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 83 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 83

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 120
	bne sp, a0, fail
	li sp, 0x7ff80
	bne sp, a1, fail
	li sp, 0x7ff88
	bne sp, a2, fail
	li sp, 0x7ffb8
	bne sp, a3, fail
	ori sp, zero, 120
	bne sp, a4, fail
	li sp, 0x7ff80
	bne sp, a5, fail
	li sp, 0x7ff88
	bne sp, a6, fail
	li sp, 0x7ffb8
	bne sp, a7, fail
	li sp, 0x3840
	bne sp, s2, fail
	li sp, 0xfffffffff8004000
	bne sp, s3, fail
	li sp, 0xfffffffff8803840
	bne sp, s4, fail
	li sp, 0xfffffffffb801440
	bne sp, s5, fail
	li sp, 0x1c200
	bne sp, s6, fail
	li sp, 0xffffffffc0020000
	bne sp, s7, fail
	li sp, 0xffffffffc401c200
	bne sp, s8, fail
	li sp, 0xffffffffdc00a200
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 84 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 84

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ffc0
	bne sp, a0, fail
	li sp, 0x7ffe0
	bne sp, a1, fail
	li sp, 0x7ffe8
	bne sp, a2, fail
	li sp, 0x7fff0
	bne sp, a3, fail
	li sp, 0x7ffc0
	bne sp, a4, fail
	li sp, 0x7ffe0
	bne sp, a5, fail
	li sp, 0x7ffe8
	bne sp, a6, fail
	li sp, 0x7fff0
	bne sp, a7, fail
	li sp, 0xfffffffffc001000
	bne sp, s2, fail
	li sp, 0xfffffffffe000400
	bne sp, s3, fail
	li sp, 0xfffffffffe800240
	bne sp, s4, fail
	li sp, 0xffffffffff000100
	bne sp, s5, fail
	li sp, 0xffffffffe0008000
	bne sp, s6, fail
	li sp, 0xfffffffff0002000
	bne sp, s7, fail
	li sp, 0xfffffffff4001200
	bne sp, s8, fail
	li sp, 0xfffffffff8000800
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 85 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 85

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 2032
	bne sp, a0, fail
	li sp, 0x7fff8
	bne sp, a1, fail
	ori sp, zero, 1016
	bne sp, a2, fail
	ori sp, zero, 2040
	bne sp, a3, fail
	ori sp, zero, 2032
	bne sp, a4, fail
	li sp, 0x7fff8
	bne sp, a5, fail
	ori sp, zero, 1016
	bne sp, a6, fail
	ori sp, zero, 2040
	bne sp, a7, fail
	li sp, 0x3f0100
	bne sp, s2, fail
	li sp, 0xffffffffff800040
	bne sp, s3, fail
	li sp, 0xfc040
	bne sp, s4, fail
	li sp, 0x3f8040
	bne sp, s5, fail
	li sp, 0x1f80800
	bne sp, s6, fail
	li sp, 0xfffffffffc000200
	bne sp, s7, fail
	li sp, 0x7e0200
	bne sp, s8, fail
	li sp, 0x1fc0200
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 86 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 86

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7fbf8
	bne sp, a0, fail
	li sp, 0x3fff8
	bne sp, a1, fail
	li sp, 0x2c6e0170
	bne sp, a2, fail
	li sp, 0xffffffffcf3b57b0
	bne sp, a3, fail
	li sp, 0x7fbf8
	bne sp, a4, fail
	li sp, 0x3fff8
	bne sp, a5, fail
	li sp, 0x2c6e0170
	bne sp, a6, fail
	li sp, 0xffffffffcf3b57b0
	bne sp, a7, fail
	li sp, 0xffffffffbf904040
	bne sp, s2, fail
	li sp, 0xffffffffffc00040
	bne sp, s3, fail
	li sp, 0xffffffffbc421100
	bne sp, s4, fail
	li sp, 0x29291900
	bne sp, s5, fail
	li sp, 0xfffffffffc820200
	bne sp, s6, fail
	li sp, 0xfffffffffe000200
	bne sp, s7, fail
	li sp, 0xffffffffe2108800
	bne sp, s8, fail
	li sp, 0x4948c800
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 87 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 40(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 87

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff82262550
	bne sp, a0, fail
	li sp, 0x35fb5c88
	bne sp, a1, fail
	li sp, 0xaf49c78
	bne sp, a2, fail
	li sp, 0xffffffff939fa910
	bne sp, a3, fail
	li sp, 0xffffffff82262550
	bne sp, a4, fail
	li sp, 0x35fb5c88
	bne sp, a5, fail
	li sp, 0xaf49c78
	bne sp, a6, fail
	li sp, 0xffffffff939fa910
	bne sp, a7, fail
	li sp, 0x59303900
	bne sp, s2, fail
	li sp, 0xffffffffe4220840
	bne sp, s3, fail
	li sp, 0x4627840
	bne sp, s4, fail
	li sp, 0xffffffffd1862100
	bne sp, s5, fail
	li sp, 0xffffffffc981c800
	bne sp, s6, fail
	li sp, 0x21104200
	bne sp, s7, fail
	li sp, 0x2313c200
	bne sp, s8, fail
	li sp, 0xffffffff8c310800
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 88 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 88

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1792
	bne sp, a1, fail
	li sp, 0xdf900
	bne sp, a2, fail
	li sp, 0xdf200
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 1792
	bne sp, a5, fail
	li sp, 0xdf900
	bne sp, a6, fail
	li sp, 0xdf200
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x310000
	bne sp, s3, fail
	li sp, 0x3c310000
	bne sp, s4, fail
	li sp, 0x78c40000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x2ae0000
	bne sp, s7, fail
	li sp, 0x4aae0000
	bne sp, s8, fail
	li sp, 0xffffffff9ab80000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 89 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 89

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x70000
	bne sp, a0, fail
	ori sp, zero, 14
	bne sp, a1, fail
	li sp, 0xdf20e
	bne sp, a2, fail
	ori sp, zero, 28
	bne sp, a3, fail
	li sp, 0x70000
	bne sp, a4, fail
	ori sp, zero, 14
	bne sp, a5, fail
	li sp, 0xdf20e
	bne sp, a6, fail
	ori sp, zero, 28
	bne sp, a7, fail
	bne zero, s2, fail
	ori sp, zero, 196
	bne sp, s3, fail
	li sp, 0x7a4a78c4
	bne sp, s4, fail
	ori sp, zero, 784
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xab8
	bne sp, s7, fail
	li sp, 0xffffffffb0129ab8
	bne sp, s8, fail
	li sp, 0x2ae0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 90 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 90

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 42
	bne sp, a0, fail
	ori sp, zero, 98
	bne sp, a1, fail
	ori sp, zero, 112
	bne sp, a2, fail
	ori sp, zero, 196
	bne sp, a3, fail
	ori sp, zero, 42
	bne sp, a4, fail
	ori sp, zero, 98
	bne sp, a5, fail
	ori sp, zero, 112
	bne sp, a6, fail
	ori sp, zero, 196
	bne sp, a7, fail
	ori sp, zero, 1764
	bne sp, s2, fail
	li sp, 0x2584
	bne sp, s3, fail
	li sp, 0x3100
	bne sp, s4, fail
	li sp, 0x9610
	bne sp, s5, fail
	li sp, 0x6078
	bne sp, s6, fail
	li sp, 0x20d38
	bne sp, s7, fail
	li sp, 0x2ae00
	bne sp, s8, fail
	li sp, 0x834e0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 91 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 91

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 210
	bne sp, a0, fail
	li sp, 0xdff20
	bne sp, a1, fail
	li sp, 0xdff2e
	bne sp, a2, fail
	li sp, 0xdff82
	bne sp, a3, fail
	ori sp, zero, 210
	bne sp, a4, fail
	li sp, 0xdff20
	bne sp, a5, fail
	li sp, 0xdff2e
	bne sp, a6, fail
	li sp, 0xdff82
	bne sp, a7, fail
	li sp, 0xac44
	bne sp, s2, fail
	li sp, 0xffffffffe780c400
	bne sp, s3, fail
	li sp, 0xffffffffe908ac44
	bne sp, s4, fail
	li sp, 0xfffffffff2383e04
	bne sp, s5, fail
	li sp, 0x96bb8
	bne sp, s6, fail
	li sp, 0xffffffffa90ab800
	bne sp, s7, fail
	li sp, 0xffffffffbe796bb8
	bne sp, s8, fail
	li sp, 0x3f136438
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 92 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 92

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xdff90
	bne sp, a0, fail
	li sp, 0xdffc8
	bne sp, a1, fail
	li sp, 0xdffd6
	bne sp, a2, fail
	li sp, 0xdffe4
	bne sp, a3, fail
	li sp, 0xdff90
	bne sp, a4, fail
	li sp, 0xdffc8
	bne sp, a5, fail
	li sp, 0xdffd6
	bne sp, a6, fail
	li sp, 0xdffe4
	bne sp, a7, fail
	li sp, 0xfffffffff3c03100
	bne sp, s2, fail
	li sp, 0xfffffffff9e00c40
	bne sp, s3, fail
	li sp, 0xfffffffffb6806e4
	bne sp, s4, fail
	li sp, 0xfffffffffcf00310
	bne sp, s5, fail
	li sp, 0x5482ae00
	bne sp, s6, fail
	li sp, 0xffffffffaa40ab80
	bne sp, s7, fail
	li sp, 0xffffffffbfb06078
	bne sp, s8, fail
	li sp, 0xffffffffd5202ae0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 93 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 93

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xde4
	bne sp, a0, fail
	li sp, 0xdfff2
	bne sp, a1, fail
	ori sp, zero, 1778
	bne sp, a2, fail
	li sp, 0xdf2
	bne sp, a3, fail
	li sp, 0xde4
	bne sp, a4, fail
	li sp, 0xdfff2
	bne sp, a5, fail
	ori sp, zero, 1778
	bne sp, a6, fail
	li sp, 0xdf2
	bne sp, a7, fail
	li sp, 0xc0f310
	bne sp, s2, fail
	li sp, 0xfffffffffe7800c4
	bne sp, s3, fail
	li sp, 0x303cc4
	bne sp, s4, fail
	li sp, 0xc278c4
	bne sp, s5, fail
	li sp, 0xa8d4ae0
	bne sp, s6, fail
	li sp, 0xffffffffea900ab8
	bne sp, s7, fail
	li sp, 0x2a352b8
	bne sp, s8, fail
	li sp, 0xaa29ab8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 94 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 94

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xdf8f2
	bne sp, a0, fail
	li sp, 0x6fff2
	bne sp, a1, fail
	li sp, 0x4dc08284
	bne sp, a2, fail
	li sp, 0x6aa7d974
	bne sp, a3, fail
	li sp, 0xdf8f2
	bne sp, a4, fail
	li sp, 0x6fff2
	bne sp, a5, fail
	li sp, 0x4dc08284
	bne sp, a6, fail
	li sp, 0x6aa7d974
	bne sp, a7, fail
	li sp, 0x3aa9c4c4
	bne sp, s2, fail
	li sp, 0xffffffffff3c00c4
	bne sp, s3, fail
	li sp, 0x708a5410
	bne sp, s4, fail
	li sp, 0x7e0ddc90
	bne sp, s5, fail
	li sp, 0x3548c2b8
	bne sp, s6, fail
	li sp, 0xfffffffff5480ab8
	bne sp, s7, fail
	li sp, 0x279098e0
	bne sp, s8, fail
	li sp, 0xffffffffe4c20fe0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 95 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 44(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 95

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 14
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x23c2c14c
	bne sp, a0, fail
	li sp, 0xffffffffde77e1ee
	bne sp, a1, fail
	li sp, 0xffffffff932c11d2
	bne sp, a2, fail
	li sp, 0xffffffff825767dc
	bne sp, a3, fail
	li sp, 0x23c2c14c
	bne sp, a4, fail
	li sp, 0xffffffffde77e1ee
	bne sp, a5, fail
	li sp, 0xffffffff932c11d2
	bne sp, a6, fail
	li sp, 0xffffffff825767dc
	bne sp, a7, fail
	li sp, 0x5123ae90
	bne sp, s2, fail
	li sp, 0xffffffff9aa83944
	bne sp, s3, fail
	li sp, 0x4d6d9044
	bne sp, s4, fail
	li sp, 0x31aac510
	bne sp, s5, fail
	li sp, 0x6ff38be0
	bne sp, s6, fail
	li sp, 0x753321b8
	bne sp, s7, fail
	li sp, 0x3bfde3b8
	bne sp, s8, fail
	li sp, 0xffffffffb756c6e0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 96 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 96

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	ori sp, zero, 1920
	bne sp, a1, fail
	li sp, 0xef880
	bne sp, a2, fail
	li sp, 0xef100
	bne sp, a3, fail
	bne zero, a4, fail
	ori sp, zero, 1920
	bne sp, a5, fail
	li sp, 0xef880
	bne sp, a6, fail
	li sp, 0xef100
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x384000
	bne sp, s3, fail
	li sp, 0x1f384000
	bne sp, s4, fail
	li sp, 0x3ee10000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x34bc000
	bne sp, s7, fail
	li sp, 0xffffffffd44bc000
	bne sp, s8, fail
	li sp, 0xffffffffaf2f0000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 97 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 97

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x78000
	bne sp, a0, fail
	ori sp, zero, 15
	bne sp, a1, fail
	li sp, 0xef10f
	bne sp, a2, fail
	ori sp, zero, 30
	bne sp, a3, fail
	li sp, 0x78000
	bne sp, a4, fail
	ori sp, zero, 15
	bne sp, a5, fail
	li sp, 0xef10f
	bne sp, a6, fail
	ori sp, zero, 30
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	ori sp, zero, 225
	bne sp, s3, fail
	li sp, 0x40a13ee1
	bne sp, s4, fail
	ori sp, zero, 900
	bne sp, s5, fail
	li sp, 0xffffffffc0000000
	bne sp, s6, fail
	li sp, 0xd2f
	bne sp, s7, fail
	li sp, 0xffffffffc972af2f
	bne sp, s8, fail
	li sp, 0x34bc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 98 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 98

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 45
	bne sp, a0, fail
	ori sp, zero, 105
	bne sp, a1, fail
	ori sp, zero, 120
	bne sp, a2, fail
	ori sp, zero, 210
	bne sp, a3, fail
	ori sp, zero, 45
	bne sp, a4, fail
	ori sp, zero, 105
	bne sp, a5, fail
	ori sp, zero, 120
	bne sp, a6, fail
	ori sp, zero, 210
	bne sp, a7, fail
	ori sp, zero, 2025
	bne sp, s2, fail
	li sp, 0x2b11
	bne sp, s3, fail
	li sp, 0x3840
	bne sp, s4, fail
	li sp, 0xac44
	bne sp, s5, fail
	li sp, 0x76a7
	bne sp, s6, fail
	li sp, 0x285ff
	bne sp, s7, fail
	li sp, 0x34bc0
	bne sp, s8, fail
	li sp, 0xa17fc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 99 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 99

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 225
	bne sp, a0, fail
	li sp, 0xeff10
	bne sp, a1, fail
	li sp, 0xeff1f
	bne sp, a2, fail
	li sp, 0xeff79
	bne sp, a3, fail
	ori sp, zero, 225
	bne sp, a4, fail
	li sp, 0xeff10
	bne sp, a5, fail
	li sp, 0xeff1f
	bne sp, a6, fail
	li sp, 0xeff79
	bne sp, a7, fail
	li sp, 0xc5c1
	bne sp, s2, fail
	li sp, 0xffffffffe3e0e100
	bne sp, s3, fail
	li sp, 0xffffffffe5a2c5c1
	bne sp, s4, fail
	li sp, 0xfffffffff02e4731
	bne sp, s5, fail
	li sp, 0xb964f
	bne sp, s6, fail
	li sp, 0x5a2d2f00
	bne sp, s7, fail
	li sp, 0x7489964f
	bne sp, s8, fail
	li sp, 0x12b62bdf
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 100 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 100

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xeff88
	bne sp, a0, fail
	li sp, 0xeffc4
	bne sp, a1, fail
	li sp, 0xeffd3
	bne sp, a2, fail
	li sp, 0xeffe2
	bne sp, a3, fail
	li sp, 0xeff88
	bne sp, a4, fail
	li sp, 0xeffc4
	bne sp, a5, fail
	li sp, 0xeffd3
	bne sp, a6, fail
	li sp, 0xeffe2
	bne sp, a7, fail
	li sp, 0xfffffffff1f03840
	bne sp, s2, fail
	li sp, 0xfffffffff8f80e10
	bne sp, s3, fail
	li sp, 0xfffffffffaba07e9
	bne sp, s4, fail
	li sp, 0xfffffffffc7c0384
	bne sp, s5, fail
	li sp, 0x2d134bc0
	bne sp, s6, fail
	li sp, 0xffffffff9688d2f0
	bne sp, s7, fail
	li sp, 0xffffffffb0e676a7
	bne sp, s8, fail
	li sp, 0xffffffffcb4434bc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 101 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 101

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xee2
	bne sp, a0, fail
	li sp, 0xefff1
	bne sp, a1, fail
	ori sp, zero, 1905
	bne sp, a2, fail
	li sp, 0xef1
	bne sp, a3, fail
	li sp, 0xee2
	bne sp, a4, fail
	li sp, 0xefff1
	bne sp, a5, fail
	ori sp, zero, 1905
	bne sp, a6, fail
	li sp, 0xef1
	bne sp, a7, fail
	li sp, 0xdd7f84
	bne sp, s2, fail
	li sp, 0xfffffffffe3e00e1
	bne sp, s3, fail
	li sp, 0x375fe1
	bne sp, s4, fail
	li sp, 0xdf3ee1
	bne sp, s5, fail
	li sp, 0xcfa78bc
	bne sp, s6, fail
	li sp, 0xffffffffe5a20d2f
	bne sp, s7, fail
	li sp, 0x33e9e2f
	bne sp, s8, fail
	li sp, 0xd14af2f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 102 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 102

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xef871
	bne sp, a0, fail
	li sp, 0x77ff1
	bne sp, a1, fail
	li sp, 0x534e42b2
	bne sp, a2, fail
	li sp, 0x48f446a
	bne sp, a3, fail
	li sp, 0xef871
	bne sp, a4, fail
	li sp, 0x77ff1
	bne sp, a5, fail
	li sp, 0x534e42b2
	bne sp, a6, fail
	li sp, 0x48f446a
	bne sp, a7, fail
	li sp, 0x1d7721e1
	bne sp, s2, fail
	li sp, 0x3f1f00e1
	bne sp, s3, fail
	li sp, 0x21d843c4
	bne sp, s4, fail
	li sp, 0xffffffffd0b47be4
	bne sp, s5, fail
	li sp, 0xffffffffb9fafc2f
	bne sp, s6, fail
	li sp, 0xffffffffb2d10d2f
	bne sp, s7, fail
	li sp, 0xfffffffffbabf87c
	bne sp, s8, fail
	li sp, 0x3a93425c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 103 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 48(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 103

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 15
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x140785f6
	bne sp, a0, fail
	li sp, 0x25374d7f
	bne sp, a1, fail
	li sp, 0x548aa561
	bne sp, a2, fail
	li sp, 0xffffffffd4cb5cfe
	bne sp, a3, fail
	li sp, 0x140785f6
	bne sp, a4, fail
	li sp, 0x25374d7f
	bne sp, a5, fail
	li sp, 0x548aa561
	bne sp, a6, fail
	li sp, 0xffffffffd4cb5cfe
	bne sp, a7, fail
	li sp, 0x98d8864
	bne sp, s2, fail
	li sp, 0x1a07a501
	bne sp, s3, fail
	li sp, 0x5f6a2ec1
	bne sp, s4, fail
	li sp, 0x4c9b8c04
	bne sp, s5, fail
	li sp, 0xffffffff8f4afddc
	bne sp, s6, fail
	li sp, 0xffffffff8672ab0f
	bne sp, s7, fail
	li sp, 0xffffffff9738bd4f
	bne sp, s8, fail
	li sp, 0x7d1d343c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 104 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 104

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7ff800
	bne sp, a1, fail
	li sp, 0xffffffffff700800
	bne sp, a2, fail
	li sp, 0xfffffffffef01000
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7ff800
	bne sp, a5, fail
	li sp, 0xffffffffff700800
	bne sp, a6, fail
	li sp, 0xfffffffffef01000
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x400000
	bne sp, s3, fail
	li sp, 0x400000
	bne sp, s4, fail
	li sp, 0x1000000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xfffffffffc000000
	bne sp, s7, fail
	li sp, 0xfffffffffc000000
	bne sp, s8, fail
	li sp, 0xfffffffff0000000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 105 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 105

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ff80000
	bne sp, a0, fail
	li sp, 0xfff0
	bne sp, a1, fail
	li sp, 0xfffffffffef10ff0
	bne sp, a2, fail
	li sp, 0x1ffe0
	bne sp, a3, fail
	li sp, 0x7ff80000
	bne sp, a4, fail
	li sp, 0xfff0
	bne sp, a5, fail
	li sp, 0xfffffffffef10ff0
	bne sp, a6, fail
	li sp, 0x1ffe0
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffffffe00100
	bne sp, s3, fail
	li sp, 0x42de0100
	bne sp, s4, fail
	li sp, 0xffffffffff800400
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x2fff000
	bne sp, s7, fail
	li sp, 0xffffffffd31ff000
	bne sp, s8, fail
	li sp, 0xbffc000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 106 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 106

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2ffd0
	bne sp, a0, fail
	li sp, 0x6ff90
	bne sp, a1, fail
	li sp, 0x7ff80
	bne sp, a2, fail
	li sp, 0xdff20
	bne sp, a3, fail
	li sp, 0x2ffd0
	bne sp, a4, fail
	li sp, 0x6ff90
	bne sp, a5, fail
	li sp, 0x7ff80
	bne sp, a6, fail
	li sp, 0xdff20
	bne sp, a7, fail
	li sp, 0xfffffffffee00900
	bne sp, s2, fail
	li sp, 0xfffffffff9e03100
	bne sp, s3, fail
	li sp, 0xfffffffff8004000
	bne sp, s4, fail
	li sp, 0xffffffffe780c400
	bne sp, s5, fail
	li sp, 0x1aff7000
	bne sp, s6, fail
	li sp, 0xffffffff92fcf000
	bne sp, s7, fail
	li sp, 0xffffffffbffc0000
	bne sp, s8, fail
	li sp, 0x4bf3c000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 107 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 107

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xeff10
	bne sp, a0, fail
	li sp, 0xffffffffffe00100
	bne sp, a1, fail
	li sp, 0xffffffffffe100f0
	bne sp, a2, fail
	li sp, 0xffffffffffe70090
	bne sp, a3, fail
	li sp, 0xeff10
	bne sp, a4, fail
	li sp, 0xffffffffffe00100
	bne sp, a5, fail
	li sp, 0xffffffffffe100f0
	bne sp, a6, fail
	li sp, 0xffffffffffe70090
	bne sp, a7, fail
	li sp, 0xffffffffe3e0e100
	bne sp, s2, fail
	li sp, 0xffffffffc0010000
	bne sp, s3, fail
	li sp, 0xffffffffc5e0e100
	bne sp, s4, fail
	li sp, 0xffffffffe3e05100
	bne sp, s5, fail
	li sp, 0xffffffffa2f1f000
	bne sp, s6, fail
	li sp, 0xfffffffffff00000
	bne sp, s7, fail
	li sp, 0xffffffff82f1f000
	bne sp, s8, fail
	li sp, 0x12faf000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 108 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 108

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffe80080
	bne sp, a0, fail
	li sp, 0xffffffffffec0040
	bne sp, a1, fail
	li sp, 0xffffffffffed0030
	bne sp, a2, fail
	li sp, 0xffffffffffee0020
	bne sp, a3, fail
	li sp, 0xffffffffffe80080
	bne sp, a4, fail
	li sp, 0xffffffffffec0040
	bne sp, a5, fail
	li sp, 0xffffffffffed0030
	bne sp, a6, fail
	li sp, 0xffffffffffee0020
	bne sp, a7, fail
	li sp, 0xffffffffe8004000
	bne sp, s2, fail
	li sp, 0xfffffffff6001000
	bne sp, s3, fail
	li sp, 0xfffffffff8e00900
	bne sp, s4, fail
	li sp, 0xfffffffffb800400
	bne sp, s5, fail
	li sp, 0xffffffffbffc0000
	bne sp, s6, fail
	li sp, 0xffffffffafff0000
	bne sp, s7, fail
	li sp, 0x7aff7000
	bne sp, s8, fail
	li sp, 0x4bffc000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 109 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 109

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfdf020
	bne sp, a0, fail
	li sp, 0xffffffffffef0010
	bne sp, a1, fail
	li sp, 0x7ef810
	bne sp, a2, fail
	li sp, 0xfef010
	bne sp, a3, fail
	li sp, 0xfdf020
	bne sp, a4, fail
	li sp, 0xffffffffffef0010
	bne sp, a5, fail
	li sp, 0x7ef810
	bne sp, a6, fail
	li sp, 0xfef010
	bne sp, a7, fail
	li sp, 0xffffffff807c0400
	bne sp, s2, fail
	li sp, 0xfffffffffde00100
	bne sp, s3, fail
	li sp, 0x201f0100
	bne sp, s4, fail
	li sp, 0x40de0100
	bne sp, s5, fail
	li sp, 0xfffffffffc3fc000
	bne sp, s6, fail
	li sp, 0x22fff000
	bne sp, s7, fail
	li sp, 0xffffffffff0ff000
	bne sp, s8, fail
	li sp, 0xfffffffff31ff000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 110 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 110

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffff6f0810
	bne sp, a0, fail
	li sp, 0x7ff70010
	bne sp, a1, fail
	li sp, 0x6751fd20
	bne sp, a2, fail
	li sp, 0xffffffffcc7f50a0
	bne sp, a3, fail
	li sp, 0xffffffffff6f0810
	bne sp, a4, fail
	li sp, 0x7ff70010
	bne sp, a5, fail
	li sp, 0x6751fd20
	bne sp, a6, fail
	li sp, 0xffffffffcc7f50a0
	bne sp, a7, fail
	li sp, 0xffffffffde210100
	bne sp, s2, fail
	li sp, 0xfffffffffee00100
	bne sp, s3, fail
	li sp, 0xffffffffe8884400
	bne sp, s4, fail
	li sp, 0x18246400
	bne sp, s5, fail
	li sp, 0x1eeff000
	bne sp, s6, fail
	li sp, 0x12fff000
	bne sp, s7, fail
	li sp, 0xffffffffbb7bc000
	bne sp, s8, fail
	li sp, 0xffffffffe1b9c000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 111 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 52(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 111

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff0
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffc05db560
	bne sp, a0, fail
	li sp, 0xffffffffff9a46f0
	bne sp, a1, fail
	li sp, 0x7da5c710
	bne sp, a2, fail
	li sp, 0xffffffffcde2ade0
	bne sp, a3, fail
	li sp, 0xffffffffc05db560
	bne sp, a4, fail
	li sp, 0xffffffffff9a46f0
	bne sp, a5, fail
	li sp, 0x7da5c710
	bne sp, a6, fail
	li sp, 0xffffffffcde2ade0
	bne sp, a7, fail
	li sp, 0x4840e400
	bne sp, s2, fail
	li sp, 0xffffffff8c682100
	bne sp, s3, fail
	li sp, 0xffffffffd569e100
	bne sp, s4, fail
	li sp, 0x35988400
	bne sp, s5, fail
	li sp, 0x5ff1c000
	bne sp, s6, fail
	li sp, 0x5a7df000
	bne sp, s7, fail
	li sp, 0xffffffff8a61f000
	bne sp, s8, fail
	li sp, 0x2a77c000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 112 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 112

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7ff880
	bne sp, a1, fail
	li sp, 0xffffffffff710780
	bne sp, a2, fail
	li sp, 0xfffffffffef10f00
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7ff880
	bne sp, a5, fail
	li sp, 0xffffffffff710780
	bne sp, a6, fail
	li sp, 0xfffffffffef10f00
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffff80384000
	bne sp, s3, fail
	li sp, 0xffffffff9f384000
	bne sp, s4, fail
	li sp, 0x3ee10000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffffbcb44000
	bne sp, s7, fail
	li sp, 0xffffffffebb44000
	bne sp, s8, fail
	li sp, 0x50d10000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 113 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 113

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ff88000
	bne sp, a0, fail
	li sp, 0xfff1
	bne sp, a1, fail
	li sp, 0xfffffffffef20ef1
	bne sp, a2, fail
	li sp, 0x1ffe2
	bne sp, a3, fail
	li sp, 0x7ff88000
	bne sp, a4, fail
	li sp, 0xfff1
	bne sp, a5, fail
	li sp, 0xfffffffffef20ef1
	bne sp, a6, fail
	li sp, 0x1ffe2
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0xffffffffffe200e1
	bne sp, s3, fail
	li sp, 0x7c833ee1
	bne sp, s4, fail
	li sp, 0xffffffffff880384
	bne sp, s5, fail
	li sp, 0x40000000
	bne sp, s6, fail
	li sp, 0x2a2f2d1
	bne sp, s7, fail
	li sp, 0xfffffffff33050d1
	bne sp, s8, fail
	li sp, 0xa8bcb44
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 114 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 114

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2ffd3
	bne sp, a0, fail
	li sp, 0x6ff97
	bne sp, a1, fail
	li sp, 0x7ff88
	bne sp, a2, fail
	li sp, 0xdff2e
	bne sp, a3, fail
	li sp, 0x2ffd3
	bne sp, a4, fail
	li sp, 0x6ff97
	bne sp, a5, fail
	li sp, 0x7ff88
	bne sp, a6, fail
	li sp, 0xdff2e
	bne sp, a7, fail
	li sp, 0xfffffffffef207e9
	bne sp, s2, fail
	li sp, 0xfffffffffa422b11
	bne sp, s3, fail
	li sp, 0xfffffffff8803840
	bne sp, s4, fail
	li sp, 0xffffffffe908ac44
	bne sp, s5, fail
	li sp, 0x17ba8959
	bne sp, s6, fail
	li sp, 0xffffffff81307a01
	bne sp, s7, fail
	li sp, 0xffffffffa8bcb440
	bne sp, s8, fail
	li sp, 0x4c1e804
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 115 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 115

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xeff1f
	bne sp, a0, fail
	li sp, 0xffffffffffe100f0
	bne sp, a1, fail
	li sp, 0xffffffffffe200e1
	bne sp, a2, fail
	li sp, 0xffffffffffe80087
	bne sp, a3, fail
	li sp, 0xeff1f
	bne sp, a4, fail
	li sp, 0xffffffffffe100f0
	bne sp, a5, fail
	li sp, 0xffffffffffe200e1
	bne sp, a6, fail
	li sp, 0xffffffffffe80087
	bne sp, a7, fail
	li sp, 0xffffffffe5a2c5c1
	bne sp, s2, fail
	li sp, 0xffffffffc5e0e100
	bne sp, s3, fail
	li sp, 0xffffffffcb44c5c1
	bne sp, s4, fail
	li sp, 0xffffffffe6b04731
	bne sp, s5, fail
	li sp, 0x513769b1
	bne sp, s6, fail
	li sp, 0x48d2d100
	bne sp, s7, fail
	li sp, 0xffffffffdcb969b1
	bne sp, s8, fail
	li sp, 0xffffffffc2dcd421
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 116 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 116

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffe90078
	bne sp, a0, fail
	li sp, 0xffffffffffed003c
	bne sp, a1, fail
	li sp, 0xffffffffffee002d
	bne sp, a2, fail
	li sp, 0xffffffffffef001e
	bne sp, a3, fail
	li sp, 0xffffffffffe90078
	bne sp, a4, fail
	li sp, 0xffffffffffed003c
	bne sp, a5, fail
	li sp, 0xffffffffffee002d
	bne sp, a6, fail
	li sp, 0xffffffffffef001e
	bne sp, a7, fail
	li sp, 0xffffffffea703840
	bne sp, s2, fail
	li sp, 0xfffffffff7180e10
	bne sp, s3, fail
	li sp, 0xfffffffff9ac07e9
	bne sp, s4, fail
	li sp, 0xfffffffffc040384
	bne sp, s5, fail
	li sp, 0x7bacb440
	bne sp, s6, fail
	li sp, 0xffffffff93a72d10
	bne sp, s7, fail
	li sp, 0x66d48959
	bne sp, s8, fail
	li sp, 0x3f47cb44
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 117 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 117

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfdf11e
	bne sp, a0, fail
	li sp, 0xfffffffffff0000f
	bne sp, a1, fail
	li sp, 0x7ef88f
	bne sp, a2, fail
	li sp, 0xfef10f
	bne sp, a3, fail
	li sp, 0xfdf11e
	bne sp, a4, fail
	li sp, 0xfffffffffff0000f
	bne sp, a5, fail
	li sp, 0x7ef88f
	bne sp, a6, fail
	li sp, 0xfef10f
	bne sp, a7, fail
	li sp, 0x78657f84
	bne sp, s2, fail
	li sp, 0xfffffffffe2000e1
	bne sp, s3, fail
	li sp, 0xffffffff9e195fe1
	bne sp, s4, fail
	li sp, 0x3cc13ee1
	bne sp, s5, fail
	li sp, 0x71918744
	bne sp, s6, fail
	li sp, 0x1d00f2d1
	bne sp, s7, fail
	li sp, 0x1c6461d1
	bne sp, s8, fail
	li sp, 0xffffffffaf8e50d1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 118 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 118

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffff70078f
	bne sp, a0, fail
	li sp, 0x7ff7800f
	bne sp, a1, fail
	li sp, 0x6cdfbd4e
	bne sp, a2, fail
	li sp, 0x6666bb96
	bne sp, a3, fail
	li sp, 0xffffffffff70078f
	bne sp, a4, fail
	li sp, 0x7ff7800f
	bne sp, a5, fail
	li sp, 0x6cdfbd4e
	bne sp, a6, fail
	li sp, 0x6666bb96
	bne sp, a7, fail
	li sp, 0x7f5921e1
	bne sp, s2, fail
	li sp, 0x3f0100e1
	bne sp, s3, fail
	li sp, 0x29e043c4
	bne sp, s4, fail
	li sp, 0xffffffff8cfc7be4
	bne sp, s5, fail
	li sp, 0xffffffffaba803d1
	bne sp, s6, fail
	li sp, 0x4fd1f2d1
	bne sp, s7, fail
	li sp, 0xffffffffcfa00784
	bne sp, s8, fail
	li sp, 0x3918bda4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 119 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 56(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 119

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff1
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb0a27a0a
	bne sp, a0, fail
	li sp, 0x4659b281
	bne sp, a1, fail
	li sp, 0x3f045a9f
	bne sp, a2, fail
	li sp, 0x2056a302
	bne sp, a3, fail
	li sp, 0xffffffffb0a27a0a
	bne sp, a4, fail
	li sp, 0x4659b281
	bne sp, a5, fail
	li sp, 0x3f045a9f
	bne sp, a6, fail
	li sp, 0x2056a302
	bne sp, a7, fail
	li sp, 0x6ed58864
	bne sp, s2, fail
	li sp, 0x2629a501
	bne sp, s3, fail
	li sp, 0x370c2ec1
	bne sp, s4, fail
	li sp, 0x6d238c04
	bne sp, s5, fail
	li sp, 0x9e10224
	bne sp, s6, fail
	li sp, 0x689054f1
	bne sp, s7, fail
	li sp, 0xfffffffff50a42b1
	bne sp, s8, fail
	li sp, 0x26eecbc4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 120 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 120

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7ffb80
	bne sp, a1, fail
	li sp, 0xffffffffff770480
	bne sp, a2, fail
	li sp, 0xfffffffffef70900
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7ffb80
	bne sp, a5, fail
	li sp, 0xffffffffff770480
	bne sp, a6, fail
	li sp, 0xfffffffffef70900
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffff80144000
	bne sp, s3, fail
	li sp, 0x2f144000
	bne sp, s4, fail
	li sp, 0x5e510000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffffbf49c000
	bne sp, s7, fail
	li sp, 0xffffffff9849c000
	bne sp, s8, fail
	li sp, 0xffffffffaf270000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 121 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 121

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ffb8000
	bne sp, a0, fail
	li sp, 0xfff7
	bne sp, a1, fail
	li sp, 0xfffffffffef808f7
	bne sp, a2, fail
	li sp, 0x1ffee
	bne sp, a3, fail
	li sp, 0x7ffb8000
	bne sp, a4, fail
	li sp, 0xfff7
	bne sp, a5, fail
	li sp, 0xfffffffffef808f7
	bne sp, a6, fail
	li sp, 0x1ffee
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0xffffffffffee0051
	bne sp, s3, fail
	li sp, 0xffffffff82e05e51
	bne sp, s4, fail
	li sp, 0xffffffffffb80144
	bne sp, s5, fail
	li sp, 0xffffffffc0000000
	bne sp, s6, fail
	li sp, 0xf2fd27
	bne sp, s7, fail
	li sp, 0xffffffffc46daf27
	bne sp, s8, fail
	li sp, 0x3cbf49c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 122 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 122

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2ffe5
	bne sp, a0, fail
	li sp, 0x6ffc1
	bne sp, a1, fail
	li sp, 0x7ffb8
	bne sp, a2, fail
	li sp, 0xdff82
	bne sp, a3, fail
	li sp, 0x2ffe5
	bne sp, a4, fail
	li sp, 0x6ffc1
	bne sp, a5, fail
	li sp, 0x7ffb8
	bne sp, a6, fail
	li sp, 0xdff82
	bne sp, a7, fail
	li sp, 0xffffffffff5e02d9
	bne sp, s2, fail
	li sp, 0xfffffffffc8e0f81
	bne sp, s3, fail
	li sp, 0xfffffffffb801440
	bne sp, s4, fail
	li sp, 0xfffffffff2383e04
	bne sp, s5, fail
	li sp, 0x88ae65f
	bne sp, s6, fail
	li sp, 0x2e827477
	bne sp, s7, fail
	li sp, 0x3cbf49c0
	bne sp, s8, fail
	li sp, 0xffffffffba09d1dc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 123 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 123

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xeff79
	bne sp, a0, fail
	li sp, 0xffffffffffe70090
	bne sp, a1, fail
	li sp, 0xffffffffffe80087
	bne sp, a2, fail
	li sp, 0xffffffffffee0051
	bne sp, a3, fail
	li sp, 0xeff79
	bne sp, a4, fail
	li sp, 0xffffffffffe70090
	bne sp, a5, fail
	li sp, 0xffffffffffe80087
	bne sp, a6, fail
	li sp, 0xffffffffffee0051
	bne sp, a7, fail
	li sp, 0xfffffffff02e4731
	bne sp, s2, fail
	li sp, 0xffffffffe3e05100
	bne sp, s3, fail
	li sp, 0xffffffffe6b04731
	bne sp, s4, fail
	li sp, 0xfffffffff49c19a1
	bne sp, s5, fail
	li sp, 0xffffffffd5907f47
	bne sp, s6, fail
	li sp, 0x4e1d2700
	bne sp, s7, fail
	li sp, 0x2afe7f47
	bne sp, s8, fail
	li sp, 0xffffffff80241957
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 124 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 124

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffffef0048
	bne sp, a0, fail
	li sp, 0xfffffffffff30024
	bne sp, a1, fail
	li sp, 0xfffffffffff4001b
	bne sp, a2, fail
	li sp, 0xfffffffffff50012
	bne sp, a3, fail
	li sp, 0xffffffffffef0048
	bne sp, a4, fail
	li sp, 0xfffffffffff30024
	bne sp, a5, fail
	li sp, 0xfffffffffff4001b
	bne sp, a6, fail
	li sp, 0xfffffffffff50012
	bne sp, a7, fail
	li sp, 0xfffffffff6701440
	bne sp, s2, fail
	li sp, 0xfffffffffc580510
	bne sp, s3, fail
	li sp, 0xfffffffffd7802d9
	bne sp, s4, fail
	li sp, 0xfffffffffe740144
	bne sp, s5, fail
	li sp, 0x6a4f49c0
	bne sp, s6, fail
	li sp, 0x25f7d270
	bne sp, s7, fail
	li sp, 0x19a0e65f
	bne sp, s8, fail
	li sp, 0xf2ff49c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 125 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 125

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfdf712
	bne sp, a0, fail
	li sp, 0xfffffffffff60009
	bne sp, a1, fail
	li sp, 0x7efb89
	bne sp, a2, fail
	li sp, 0xfef709
	bne sp, a3, fail
	li sp, 0xfdf712
	bne sp, a4, fail
	li sp, 0xfffffffffff60009
	bne sp, a5, fail
	li sp, 0x7efb89
	bne sp, a6, fail
	li sp, 0xfef709
	bne sp, a7, fail
	li sp, 0x4807bd44
	bne sp, s2, fail
	li sp, 0xffffffffff4c0051
	bne sp, s3, fail
	li sp, 0xffffffff9201ef51
	bne sp, s4, fail
	li sp, 0x243e5e51
	bne sp, s5, fail
	li sp, 0x34fe589c
	bne sp, s6, fail
	li sp, 0x6a4fd27
	bne sp, s7, fail
	li sp, 0xffffffffcd3f9627
	bne sp, s8, fail
	li sp, 0x181faf27
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 126 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 126

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffff760489
	bne sp, a0, fail
	li sp, 0x7ffa8009
	bne sp, a1, fail
	li sp, 0xffffffff8e323e62
	bne sp, a2, fail
	li sp, 0x1d33d5a
	bne sp, a3, fail
	li sp, 0xffffffffff760489
	bne sp, a4, fail
	li sp, 0x7ffa8009
	bne sp, a5, fail
	li sp, 0xffffffff8e323e62
	bne sp, a6, fail
	li sp, 0x1d33d5a
	bne sp, a7, fail
	li sp, 0x1c609151
	bne sp, s2, fail
	li sp, 0x3f9d0051
	bne sp, s3, fail
	li sp, 0x257b9d84
	bne sp, s4, fail
	li sp, 0xffffffffe51003a4
	bne sp, s5, fail
	li sp, 0xffffffff91ebe427
	bne sp, s6, fail
	li sp, 0xffffffffc3cbfd27
	bne sp, s7, fail
	li sp, 0x4c2b765c
	bne sp, s8, fail
	li sp, 0xfffffffff613df3c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 127 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 60(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 127

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff7
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x523f1606
	bne sp, a0, fail
	li sp, 0xffffffffeed637e7
	bne sp, a1, fail
	li sp, 0xffffffffc73bcff9
	bne sp, a2, fail
	li sp, 0xf0e61ce
	bne sp, a3, fail
	li sp, 0x523f1606
	bne sp, a4, fail
	li sp, 0xffffffffeed637e7
	bne sp, a5, fail
	li sp, 0xffffffffc73bcff9
	bne sp, a6, fail
	li sp, 0xf0e61ce
	bne sp, a7, fail
	li sp, 0xffffffffb0d90824
	bne sp, s2, fail
	li sp, 0x6691271
	bne sp, s3, fail
	li sp, 0xffffffffa3baa031
	bne sp, s4, fail
	li sp, 0xfffffffffbe5c1c4
	bne sp, s5, fail
	li sp, 0xffffffffd082b6bc
	bne sp, s6, fail
	li sp, 0xffffffffd8bf5a07
	bne sp, s7, fail
	li sp, 0xffffffffdea15e47
	bne sp, s8, fail
	li sp, 0xffffffffe6b0301c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 128 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 128

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7ffc00
	bne sp, a1, fail
	li sp, 0xffffffffff780400
	bne sp, a2, fail
	li sp, 0xfffffffffef80800
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7ffc00
	bne sp, a5, fail
	li sp, 0xffffffffff780400
	bne sp, a6, fail
	li sp, 0xfffffffffef80800
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x100000
	bne sp, s3, fail
	li sp, 0xffffffffc0100000
	bne sp, s4, fail
	li sp, 0xffffffff80400000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffffff800000
	bne sp, s7, fail
	li sp, 0xffffffffff800000
	bne sp, s8, fail
	li sp, 0xfffffffffe000000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 129 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 129

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ffc0000
	bne sp, a0, fail
	li sp, 0xfff8
	bne sp, a1, fail
	li sp, 0xfffffffffef907f8
	bne sp, a2, fail
	li sp, 0x1fff0
	bne sp, a3, fail
	li sp, 0x7ffc0000
	bne sp, a4, fail
	li sp, 0xfff8
	bne sp, a5, fail
	li sp, 0xfffffffffef907f8
	bne sp, a6, fail
	li sp, 0x1fff0
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xfffffffffff00040
	bne sp, s3, fail
	li sp, 0xffffffffa0af8040
	bne sp, s4, fail
	li sp, 0xffffffffffc00100
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xbffe00
	bne sp, s7, fail
	li sp, 0x7ac3fe00
	bne sp, s8, fail
	li sp, 0x2fff800
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 130 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 130

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2ffe8
	bne sp, a0, fail
	li sp, 0x6ffc8
	bne sp, a1, fail
	li sp, 0x7ffc0
	bne sp, a2, fail
	li sp, 0xdff90
	bne sp, a3, fail
	li sp, 0x2ffe8
	bne sp, a4, fail
	li sp, 0x6ffc8
	bne sp, a5, fail
	li sp, 0x7ffc0
	bne sp, a6, fail
	li sp, 0xdff90
	bne sp, a7, fail
	li sp, 0xffffffffff700240
	bne sp, s2, fail
	li sp, 0xfffffffffcf00c40
	bne sp, s3, fail
	li sp, 0xfffffffffc001000
	bne sp, s4, fail
	li sp, 0xfffffffff3c03100
	bne sp, s5, fail
	li sp, 0x6bfee00
	bne sp, s6, fail
	li sp, 0x24bf9e00
	bne sp, s7, fail
	li sp, 0x2fff8000
	bne sp, s8, fail
	li sp, 0xffffffff92fe7800
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 131 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 131

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xeff88
	bne sp, a0, fail
	li sp, 0xffffffffffe80080
	bne sp, a1, fail
	li sp, 0xffffffffffe90078
	bne sp, a2, fail
	li sp, 0xffffffffffef0048
	bne sp, a3, fail
	li sp, 0xeff88
	bne sp, a4, fail
	li sp, 0xffffffffffe80080
	bne sp, a5, fail
	li sp, 0xffffffffffe90078
	bne sp, a6, fail
	li sp, 0xffffffffffef0048
	bne sp, a7, fail
	li sp, 0xfffffffff1f03840
	bne sp, s2, fail
	li sp, 0xffffffffe8004000
	bne sp, s3, fail
	li sp, 0xffffffffea703840
	bne sp, s4, fail
	li sp, 0xfffffffff6701440
	bne sp, s5, fail
	li sp, 0xffffffffa8be3e00
	bne sp, s6, fail
	li sp, 0xfffffffffffe0000
	bne sp, s7, fail
	li sp, 0xffffffffe4be3e00
	bne sp, s8, fail
	li sp, 0x60bf5e00
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 132 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 132

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffff00040
	bne sp, a0, fail
	li sp, 0xfffffffffff40020
	bne sp, a1, fail
	li sp, 0xfffffffffff50018
	bne sp, a2, fail
	li sp, 0xfffffffffff60010
	bne sp, a3, fail
	li sp, 0xfffffffffff00040
	bne sp, a4, fail
	li sp, 0xfffffffffff40020
	bne sp, a5, fail
	li sp, 0xfffffffffff50018
	bne sp, a6, fail
	li sp, 0xfffffffffff60010
	bne sp, a7, fail
	li sp, 0xfffffffff8001000
	bne sp, s2, fail
	li sp, 0xfffffffffd000400
	bne sp, s3, fail
	li sp, 0xfffffffffdf00240
	bne sp, s4, fail
	li sp, 0xfffffffffec00100
	bne sp, s5, fail
	li sp, 0x4fff8000
	bne sp, s6, fail
	li sp, 0x1bffe000
	bne sp, s7, fail
	li sp, 0x12bfee00
	bne sp, s8, fail
	li sp, 0xafff800
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 133 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 133

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfdf810
	bne sp, a0, fail
	li sp, 0xfffffffffff70008
	bne sp, a1, fail
	li sp, 0x7efc08
	bne sp, a2, fail
	li sp, 0xfef808
	bne sp, a3, fail
	li sp, 0xfdf810
	bne sp, a4, fail
	li sp, 0xfffffffffff70008
	bne sp, a5, fail
	li sp, 0x7efc08
	bne sp, a6, fail
	li sp, 0xfef808
	bne sp, a7, fail
	li sp, 0x3fff0100
	bne sp, s2, fail
	li sp, 0xffffffffff700040
	bne sp, s3, fail
	li sp, 0xfffc040
	bne sp, s4, fail
	li sp, 0x202f8040
	bne sp, s5, fail
	li sp, 0x107f800
	bne sp, s6, fail
	li sp, 0x4bffe00
	bne sp, s7, fail
	li sp, 0x4041fe00
	bne sp, s8, fail
	li sp, 0x7ec3fe00
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 134 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 134

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffff770408
	bne sp, a0, fail
	li sp, 0x7ffb0008
	bne sp, a1, fail
	li sp, 0xffffffff93bffe90
	bne sp, a2, fail
	li sp, 0xffffffff9bbaa850
	bne sp, a3, fail
	li sp, 0xffffffffff770408
	bne sp, a4, fail
	li sp, 0x7ffb0008
	bne sp, a5, fail
	li sp, 0xffffffff93bffe90
	bne sp, a6, fail
	li sp, 0xffffffff9bbaa850
	bne sp, a7, fail
	li sp, 0xffffffffaf804040
	bne sp, s2, fail
	li sp, 0xffffffffffb00040
	bne sp, s3, fail
	li sp, 0x38021100
	bne sp, s4, fail
	li sp, 0xffffffffe2e91900
	bne sp, s5, fail
	li sp, 0xffffffffc43dfe00
	bne sp, s6, fail
	li sp, 0x2bffe00
	bne sp, s7, fail
	li sp, 0x50ef7800
	bne sp, s8, fail
	li sp, 0x1b73800
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 135 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 64(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 135

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfff8
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x4283dab0
	bne sp, a0, fail
	li sp, 0x3595a378
	bne sp, a1, fail
	li sp, 0xffffffff889a6388
	bne sp, a2, fail
	li sp, 0x618256f0
	bne sp, a3, fail
	li sp, 0x4283dab0
	bne sp, a4, fail
	li sp, 0x3595a378
	bne sp, a5, fail
	li sp, 0xffffffff889a6388
	bne sp, a6, fail
	li sp, 0x618256f0
	bne sp, a7, fail
	li sp, 0x4af03900
	bne sp, s2, fail
	li sp, 0x62120840
	bne sp, s3, fail
	li sp, 0x66527840
	bne sp, s4, fail
	li sp, 0x49462100
	bne sp, s5, fail
	li sp, 0xffffffffe17e3800
	bne sp, s6, fail
	li sp, 0xfffffffff7afbe00
	bne sp, s7, fail
	li sp, 0x45ac3e00
	bne sp, s8, fail
	li sp, 0xffffffffd6cef800
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 136 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 136

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7ffe00
	bne sp, a1, fail
	li sp, 0xffffffffff7c0200
	bne sp, a2, fail
	li sp, 0xfffffffffefc0400
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7ffe00
	bne sp, a5, fail
	li sp, 0xffffffffff7c0200
	bne sp, a6, fail
	li sp, 0xfffffffffefc0400
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x40000
	bne sp, s3, fail
	li sp, 0xfffffffff0040000
	bne sp, s4, fail
	li sp, 0xffffffffe0100000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xfffffffffff00000
	bne sp, s7, fail
	li sp, 0x3ff00000
	bne sp, s8, fail
	li sp, 0x7fc00000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 137 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 137

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ffe0000
	bne sp, a0, fail
	li sp, 0xfffc
	bne sp, a1, fail
	li sp, 0xfffffffffefd03fc
	bne sp, a2, fail
	li sp, 0x1fff8
	bne sp, a3, fail
	li sp, 0x7ffe0000
	bne sp, a4, fail
	li sp, 0xfffc
	bne sp, a5, fail
	li sp, 0xfffffffffefd03fc
	bne sp, a6, fail
	li sp, 0x1fff8
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xfffffffffff80010
	bne sp, s3, fail
	li sp, 0xfffffffff027e010
	bne sp, s4, fail
	li sp, 0xffffffffffe00040
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x2fffc0
	bne sp, s7, fail
	li sp, 0x1f707fc0
	bne sp, s8, fail
	li sp, 0xbfff00
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 138 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 138

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2fff4
	bne sp, a0, fail
	li sp, 0x6ffe4
	bne sp, a1, fail
	li sp, 0x7ffe0
	bne sp, a2, fail
	li sp, 0xdffc8
	bne sp, a3, fail
	li sp, 0x2fff4
	bne sp, a4, fail
	li sp, 0x6ffe4
	bne sp, a5, fail
	li sp, 0x7ffe0
	bne sp, a6, fail
	li sp, 0xdffc8
	bne sp, a7, fail
	li sp, 0xffffffffffb80090
	bne sp, s2, fail
	li sp, 0xfffffffffe780310
	bne sp, s3, fail
	li sp, 0xfffffffffe000400
	bne sp, s4, fail
	li sp, 0xfffffffff9e00c40
	bne sp, s5, fail
	li sp, 0x1affdc0
	bne sp, s6, fail
	li sp, 0x92ff3c0
	bne sp, s7, fail
	li sp, 0xbfff000
	bne sp, s8, fail
	li sp, 0x24bfcf00
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 139 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 139

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xeffc4
	bne sp, a0, fail
	li sp, 0xffffffffffec0040
	bne sp, a1, fail
	li sp, 0xffffffffffed003c
	bne sp, a2, fail
	li sp, 0xfffffffffff30024
	bne sp, a3, fail
	li sp, 0xeffc4
	bne sp, a4, fail
	li sp, 0xffffffffffec0040
	bne sp, a5, fail
	li sp, 0xffffffffffed003c
	bne sp, a6, fail
	li sp, 0xfffffffffff30024
	bne sp, a7, fail
	li sp, 0xfffffffff8f80e10
	bne sp, s2, fail
	li sp, 0xfffffffff6001000
	bne sp, s3, fail
	li sp, 0xfffffffff7180e10
	bne sp, s4, fail
	li sp, 0xfffffffffc580510
	bne sp, s5, fail
	li sp, 0x2a2fc7c0
	bne sp, s6, fail
	li sp, 0x37ffc000
	bne sp, s7, fail
	li sp, 0x31afc7c0
	bne sp, s8, fail
	li sp, 0x13afebc0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 140 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 140

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffff40020
	bne sp, a0, fail
	li sp, 0xfffffffffff80010
	bne sp, a1, fail
	li sp, 0xfffffffffff9000c
	bne sp, a2, fail
	li sp, 0xfffffffffffa0008
	bne sp, a3, fail
	li sp, 0xfffffffffff40020
	bne sp, a4, fail
	li sp, 0xfffffffffff80010
	bne sp, a5, fail
	li sp, 0xfffffffffff9000c
	bne sp, a6, fail
	li sp, 0xfffffffffffa0008
	bne sp, a7, fail
	li sp, 0xfffffffffd000400
	bne sp, s2, fail
	li sp, 0xffffffffff000100
	bne sp, s3, fail
	li sp, 0xffffffffff580090
	bne sp, s4, fail
	li sp, 0xffffffffffa00040
	bne sp, s5, fail
	li sp, 0xffff000
	bne sp, s6, fail
	li sp, 0x4fffc00
	bne sp, s7, fail
	li sp, 0x32ffdc0
	bne sp, s8, fail
	li sp, 0x1bfff00
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 141 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 141

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfdfc08
	bne sp, a0, fail
	li sp, 0xfffffffffffb0004
	bne sp, a1, fail
	li sp, 0x7efe04
	bne sp, a2, fail
	li sp, 0xfefc04
	bne sp, a3, fail
	li sp, 0xfdfc08
	bne sp, a4, fail
	li sp, 0xfffffffffffb0004
	bne sp, a5, fail
	li sp, 0x7efe04
	bne sp, a6, fail
	li sp, 0xfefc04
	bne sp, a7, fail
	li sp, 0x1fefc040
	bne sp, s2, fail
	li sp, 0xffffffffffd80010
	bne sp, s3, fail
	li sp, 0x7fbf010
	bne sp, s4, fail
	li sp, 0x1007e010
	bne sp, s5, fail
	li sp, 0x4080ff00
	bne sp, s6, fail
	li sp, 0xafffc0
	bne sp, s7, fail
	li sp, 0xffffffffd0203fc0
	bne sp, s8, fail
	li sp, 0xffffffff9ff07fc0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 142 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 142

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffff7b0204
	bne sp, a0, fail
	li sp, 0x7ffd0004
	bne sp, a1, fail
	li sp, 0xffffffffa9f6ff48
	bne sp, a2, fail
	li sp, 0x3585428
	bne sp, a3, fail
	li sp, 0xffffffffff7b0204
	bne sp, a4, fail
	li sp, 0x7ffd0004
	bne sp, a5, fail
	li sp, 0xffffffffa9f6ff48
	bne sp, a6, fail
	li sp, 0x3585428
	bne sp, a7, fail
	li sp, 0xffffffffe7dc1010
	bne sp, s2, fail
	li sp, 0xffffffffffe80010
	bne sp, s3, fail
	li sp, 0xffffffffacf08440
	bne sp, s4, fail
	li sp, 0xffffffffe72a4640
	bne sp, s5, fail
	li sp, 0x709fbfc0
	bne sp, s6, fail
	li sp, 0x6fffc0
	bne sp, s7, fail
	li sp, 0xffffffffd07def00
	bne sp, s8, fail
	li sp, 0xffffffffa996e700
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 143 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 68(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 143

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffc
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x396ed58
	bne sp, a0, fail
	li sp, 0x509351bc
	bne sp, a1, fail
	li sp, 0xffffffff8e14b1c4
	bne sp, a2, fail
	li sp, 0xffffffffab522b78
	bne sp, a3, fail
	li sp, 0x396ed58
	bne sp, a4, fail
	li sp, 0x509351bc
	bne sp, a5, fail
	li sp, 0xffffffff8e14b1c4
	bne sp, a6, fail
	li sp, 0xffffffffab522b78
	bne sp, a7, fail
	li sp, 0xf2c0e40
	bne sp, s2, fail
	li sp, 0x78008210
	bne sp, s3, fail
	li sp, 0xffffffffb2109e10
	bne sp, s4, fail
	li sp, 0x30418840
	bne sp, s5, fail
	li sp, 0xffffffffd18fc700
	bne sp, s6, fail
	li sp, 0xffffffffa20df7c0
	bne sp, s7, fail
	li sp, 0xffffffffd5cd87c0
	bne sp, s8, fail
	li sp, 0xffffffffc739df00
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 144 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 144

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7ffe80
	bne sp, a1, fail
	li sp, 0xffffffffff7d0180
	bne sp, a2, fail
	li sp, 0xfffffffffefd0300
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7ffe80
	bne sp, a5, fail
	li sp, 0xffffffffff7d0180
	bne sp, a6, fail
	li sp, 0xfffffffffefd0300
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffff80024000
	bne sp, s3, fail
	li sp, 0x77024000
	bne sp, s4, fail
	li sp, 0xffffffffee090000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffffbff94000
	bne sp, s7, fail
	li sp, 0xffffffffdaf94000
	bne sp, s8, fail
	li sp, 0x35e50000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 145 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 145

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ffe8000
	bne sp, a0, fail
	li sp, 0xfffd
	bne sp, a1, fail
	li sp, 0xfffffffffefe02fd
	bne sp, a2, fail
	li sp, 0x1fffa
	bne sp, a3, fail
	li sp, 0x7ffe8000
	bne sp, a4, fail
	li sp, 0xfffd
	bne sp, a5, fail
	li sp, 0xfffffffffefe02fd
	bne sp, a6, fail
	li sp, 0x1fffa
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0xfffffffffffa0009
	bne sp, s3, fail
	li sp, 0xfffffffffa14ee09
	bne sp, s4, fail
	li sp, 0xffffffffffe80024
	bne sp, s5, fail
	li sp, 0x40000000
	bne sp, s6, fail
	li sp, 0x1affe5
	bne sp, s7, fail
	li sp, 0xffffffffffca35e5
	bne sp, s8, fail
	li sp, 0x6bff94
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 146 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 146

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2fff7
	bne sp, a0, fail
	li sp, 0x6ffeb
	bne sp, a1, fail
	li sp, 0x7ffe8
	bne sp, a2, fail
	li sp, 0xdffd6
	bne sp, a3, fail
	li sp, 0x2fff7
	bne sp, a4, fail
	li sp, 0x6ffeb
	bne sp, a5, fail
	li sp, 0x7ffe8
	bne sp, a6, fail
	li sp, 0xdffd6
	bne sp, a7, fail
	li sp, 0xffffffffffca0051
	bne sp, s2, fail
	li sp, 0xfffffffffeda01b9
	bne sp, s3, fail
	li sp, 0xfffffffffe800240
	bne sp, s4, fail
	li sp, 0xfffffffffb6806e4
	bne sp, s5, fail
	li sp, 0xf2ff0d
	bne sp, s6, fail
	li sp, 0x52afad5
	bne sp, s7, fail
	li sp, 0x6bff940
	bne sp, s8, fail
	li sp, 0x14abeb54
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 147 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 147

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xeffd3
	bne sp, a0, fail
	li sp, 0xffffffffffed0030
	bne sp, a1, fail
	li sp, 0xffffffffffee002d
	bne sp, a2, fail
	li sp, 0xfffffffffff4001b
	bne sp, a3, fail
	li sp, 0xeffd3
	bne sp, a4, fail
	li sp, 0xffffffffffed0030
	bne sp, a5, fail
	li sp, 0xffffffffffee002d
	bne sp, a6, fail
	li sp, 0xfffffffffff4001b
	bne sp, a7, fail
	li sp, 0xfffffffffaba07e9
	bne sp, s2, fail
	li sp, 0xfffffffff8e00900
	bne sp, s3, fail
	li sp, 0xfffffffff9ac07e9
	bne sp, s4, fail
	li sp, 0xfffffffffd7802d9
	bne sp, s5, fail
	li sp, 0x17bae845
	bne sp, s6, fail
	li sp, 0x1e5fe500
	bne sp, s7, fail
	li sp, 0x1ae4e845
	bne sp, s8, fail
	li sp, 0xa70f775
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 148 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 148

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffff50018
	bne sp, a0, fail
	li sp, 0xfffffffffff9000c
	bne sp, a1, fail
	li sp, 0xfffffffffffa0009
	bne sp, a2, fail
	li sp, 0xfffffffffffb0006
	bne sp, a3, fail
	li sp, 0xfffffffffff50018
	bne sp, a4, fail
	li sp, 0xfffffffffff9000c
	bne sp, a5, fail
	li sp, 0xfffffffffffa0009
	bne sp, a6, fail
	li sp, 0xfffffffffffb0006
	bne sp, a7, fail
	li sp, 0xfffffffffdf00240
	bne sp, s2, fail
	li sp, 0xffffffffff580090
	bne sp, s3, fail
	li sp, 0xffffffffff940051
	bne sp, s4, fail
	li sp, 0xffffffffffc40024
	bne sp, s5, fail
	li sp, 0x86ff940
	bne sp, s6, fail
	li sp, 0x287fe50
	bne sp, s7, fail
	li sp, 0x194ff0d
	bne sp, s8, fail
	li sp, 0xd7ff94
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 149 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 149

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfdfd06
	bne sp, a0, fail
	li sp, 0xfffffffffffc0003
	bne sp, a1, fail
	li sp, 0x7efe83
	bne sp, a2, fail
	li sp, 0xfefd03
	bne sp, a3, fail
	li sp, 0xfdfd06
	bne sp, a4, fail
	li sp, 0xfffffffffffc0003
	bne sp, a5, fail
	li sp, 0x7efe83
	bne sp, a6, fail
	li sp, 0xfefd03
	bne sp, a7, fail
	li sp, 0x17f0dc24
	bne sp, s2, fail
	li sp, 0xffffffffffe80009
	bne sp, s3, fail
	li sp, 0xffffffff85fc3709
	bne sp, s4, fail
	li sp, 0xc02ee09
	bne sp, s5, fail
	li sp, 0xffffffff94516b94
	bne sp, s6, fail
	li sp, 0x50ffe5
	bne sp, s7, fail
	li sp, 0xffffffffa5145ae5
	bne sp, s8, fail
	li sp, 0xffffffffca0035e5
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 150 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 150

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffff7c0183
	bne sp, a0, fail
	li sp, 0x7ffd8003
	bne sp, a1, fail
	li sp, 0xffffffffaf84bf76
	bne sp, a2, fail
	li sp, 0xffffffff9d3fbf1e
	bne sp, a3, fail
	li sp, 0xffffffffff7c0183
	bne sp, a4, fail
	li sp, 0x7ffd8003
	bne sp, a5, fail
	li sp, 0xffffffffaf84bf76
	bne sp, a6, fail
	li sp, 0xffffffff9d3fbf1e
	bne sp, a7, fail
	li sp, 0x70ea4909
	bne sp, s2, fail
	li sp, 0x3ff10009
	bne sp, s3, fail
	li sp, 0x54e14a64
	bne sp, s4, fail
	li sp, 0x6b71c784
	bne sp, s5, fail
	li sp, 0xfffffffff64a24e5
	bne sp, s6, fail
	li sp, 0x4035ffe5
	bne sp, s7, fail
	li sp, 0x4bc020d4
	bne sp, s8, fail
	li sp, 0xffffffff852ea974
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 151 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 72(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 151

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffd
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff3dbb202
	bne sp, a0, fail
	li sp, 0xffffffff9752bd4d
	bne sp, a1, fail
	li sp, 0x4f734553
	bne sp, a2, fail
	li sp, 0xfffffffffdc6209a
	bne sp, a3, fail
	li sp, 0xfffffffff3dbb202
	bne sp, a4, fail
	li sp, 0xffffffff9752bd4d
	bne sp, a5, fail
	li sp, 0x4f734553
	bne sp, a6, fail
	li sp, 0xfffffffffdc6209a
	bne sp, a7, fail
	li sp, 0xffffffffd732c804
	bne sp, s2, fail
	li sp, 0xffffffffa74ec929
	bne sp, s3, fail
	li sp, 0xffffffff9557d8e9
	bne sp, s4, fail
	li sp, 0xffffffffd65edca4
	bne sp, s5, fail
	li sp, 0x426ba7f4
	bne sp, s6, fail
	li sp, 0xffffffffd33ca485
	bne sp, s7, fail
	li sp, 0x18e17545
	bne sp, s8, fail
	li sp, 0x59876a14
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 152 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 152

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7fff00
	bne sp, a1, fail
	li sp, 0xffffffffff7e0100
	bne sp, a2, fail
	li sp, 0xfffffffffefe0200
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7fff00
	bne sp, a5, fail
	li sp, 0xffffffffff7e0100
	bne sp, a6, fail
	li sp, 0xfffffffffefe0200
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x10000
	bne sp, s3, fail
	li sp, 0xfffffffffc010000
	bne sp, s4, fail
	li sp, 0xfffffffff8040000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xfffffffffffe0000
	bne sp, s7, fail
	li sp, 0x7fe0000
	bne sp, s8, fail
	li sp, 0xff80000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 153 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 153

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7fff0000
	bne sp, a0, fail
	li sp, 0xfffe
	bne sp, a1, fail
	li sp, 0xfffffffffeff01fe
	bne sp, a2, fail
	li sp, 0x1fffc
	bne sp, a3, fail
	li sp, 0x7fff0000
	bne sp, a4, fail
	li sp, 0xfffe
	bne sp, a5, fail
	li sp, 0xfffffffffeff01fe
	bne sp, a6, fail
	li sp, 0x1fffc
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xfffffffffffc0004
	bne sp, s3, fail
	li sp, 0x7f804
	bne sp, s4, fail
	li sp, 0xfffffffffff00010
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xbfff8
	bne sp, s7, fail
	li sp, 0xfffffffff7f40ff8
	bne sp, s8, fail
	li sp, 0x2fffe0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 154 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 154

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2fffa
	bne sp, a0, fail
	li sp, 0x6fff2
	bne sp, a1, fail
	li sp, 0x7fff0
	bne sp, a2, fail
	li sp, 0xdffe4
	bne sp, a3, fail
	li sp, 0x2fffa
	bne sp, a4, fail
	li sp, 0x6fff2
	bne sp, a5, fail
	li sp, 0x7fff0
	bne sp, a6, fail
	li sp, 0xdffe4
	bne sp, a7, fail
	li sp, 0xffffffffffdc0024
	bne sp, s2, fail
	li sp, 0xffffffffff3c00c4
	bne sp, s3, fail
	li sp, 0xffffffffff000100
	bne sp, s4, fail
	li sp, 0xfffffffffcf00310
	bne sp, s5, fail
	li sp, 0x6bffb8
	bne sp, s6, fail
	li sp, 0x24bfe78
	bne sp, s7, fail
	li sp, 0x2fffe00
	bne sp, s8, fail
	li sp, 0x92ff9e0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 155 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 155

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xeffe2
	bne sp, a0, fail
	li sp, 0xffffffffffee0020
	bne sp, a1, fail
	li sp, 0xffffffffffef001e
	bne sp, a2, fail
	li sp, 0xfffffffffff50012
	bne sp, a3, fail
	li sp, 0xeffe2
	bne sp, a4, fail
	li sp, 0xffffffffffee0020
	bne sp, a5, fail
	li sp, 0xffffffffffef001e
	bne sp, a6, fail
	li sp, 0xfffffffffff50012
	bne sp, a7, fail
	li sp, 0xfffffffffc7c0384
	bne sp, s2, fail
	li sp, 0xfffffffffb800400
	bne sp, s3, fail
	li sp, 0xfffffffffc040384
	bne sp, s4, fail
	li sp, 0xfffffffffe740144
	bne sp, s5, fail
	li sp, 0xa8bf8f8
	bne sp, s6, fail
	li sp, 0xcfff800
	bne sp, s7, fail
	li sp, 0xb7bf8f8
	bne sp, s8, fail
	li sp, 0x45bfd78
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 156 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 156

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffff60010
	bne sp, a0, fail
	li sp, 0xfffffffffffa0008
	bne sp, a1, fail
	li sp, 0xfffffffffffb0006
	bne sp, a2, fail
	li sp, 0xfffffffffffc0004
	bne sp, a3, fail
	li sp, 0xfffffffffff60010
	bne sp, a4, fail
	li sp, 0xfffffffffffa0008
	bne sp, a5, fail
	li sp, 0xfffffffffffb0006
	bne sp, a6, fail
	li sp, 0xfffffffffffc0004
	bne sp, a7, fail
	li sp, 0xfffffffffec00100
	bne sp, s2, fail
	li sp, 0xffffffffffa00040
	bne sp, s3, fail
	li sp, 0xffffffffffc40024
	bne sp, s4, fail
	li sp, 0xffffffffffe00010
	bne sp, s5, fail
	li sp, 0x37ffe00
	bne sp, s6, fail
	li sp, 0xffff80
	bne sp, s7, fail
	li sp, 0x9bffb8
	bne sp, s8, fail
	li sp, 0x4fffe0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 157 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 157

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfdfe04
	bne sp, a0, fail
	li sp, 0xfffffffffffd0002
	bne sp, a1, fail
	li sp, 0x7eff02
	bne sp, a2, fail
	li sp, 0xfefe02
	bne sp, a3, fail
	li sp, 0xfdfe04
	bne sp, a4, fail
	li sp, 0xfffffffffffd0002
	bne sp, a5, fail
	li sp, 0x7eff02
	bne sp, a6, fail
	li sp, 0xfefe02
	bne sp, a7, fail
	li sp, 0xff3f010
	bne sp, s2, fail
	li sp, 0xfffffffffff40004
	bne sp, s3, fail
	li sp, 0x3fcfc04
	bne sp, s4, fail
	li sp, 0x7fff804
	bne sp, s5, fail
	li sp, 0xffffffffd0281fe0
	bne sp, s6, fail
	li sp, 0x1bfff8
	bne sp, s7, fail
	li sp, 0xfffffffff40a07f8
	bne sp, s8, fail
	li sp, 0xffffffffe8040ff8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 158 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 158

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffff7d0102
	bne sp, a0, fail
	li sp, 0x7ffe0002
	bne sp, a1, fail
	li sp, 0xffffffffb5127fa4
	bne sp, a2, fail
	li sp, 0x37272a14
	bne sp, a3, fail
	li sp, 0xffffffffff7d0102
	bne sp, a4, fail
	li sp, 0x7ffe0002
	bne sp, a5, fail
	li sp, 0xffffffffb5127fa4
	bne sp, a6, fail
	li sp, 0x37272a14
	bne sp, a7, fail
	li sp, 0xfffffffff7f50404
	bne sp, s2, fail
	li sp, 0xfffffffffff80004
	bne sp, s3, fail
	li sp, 0x1ab42110
	bne sp, s4, fail
	li sp, 0x71029190
	bne sp, s5, fail
	li sp, 0x1419f7f8
	bne sp, s6, fail
	li sp, 0x13fff8
	bne sp, s7, fail
	li sp, 0xffffffffeba7bde0
	bne sp, s8, fail
	li sp, 0xffffffffaf8adce0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 159 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 76(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 159

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffe
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffe42076ac
	bne sp, a0, fail
	li sp, 0xffffffffde1228de
	bne sp, a1, fail
	li sp, 0x10d1d8e2
	bne sp, a2, fail
	li sp, 0x503a15bc
	bne sp, a3, fail
	li sp, 0xffffffffe42076ac
	bne sp, a4, fail
	li sp, 0xffffffffde1228de
	bne sp, a5, fail
	li sp, 0x10d1d8e2
	bne sp, a6, fail
	li sp, 0x503a15bc
	bne sp, a7, fail
	li sp, 0x42030390
	bne sp, s2, fail
	li sp, 0xffffffffcdbe2084
	bne sp, s3, fail
	li sp, 0x18c22784
	bne sp, s4, fail
	li sp, 0x5b086210
	bne sp, s5, fail
	li sp, 0x7f89f8e0
	bne sp, s6, fail
	li sp, 0xffffffff8507bef8
	bne sp, s7, fail
	li sp, 0xfffffffff5ffb0f8
	bne sp, s8, fail
	li sp, 0xffffffffabff3be0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 160 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 160

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7f00
	bne sp, a1, fail
	li sp, 0xfd8100
	bne sp, a2, fail
	li sp, 0xfd0200
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7f00
	bne sp, a5, fail
	li sp, 0xfd8100
	bne sp, a6, fail
	li sp, 0xfd0200
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x3f010000
	bne sp, s3, fail
	li sp, 0x3b010000
	bne sp, s4, fail
	li sp, 0xfffffffff4040000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffff82fe0000
	bne sp, s7, fail
	li sp, 0xffffffff8afe0000
	bne sp, s8, fail
	li sp, 0x1bf80000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 161 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 161

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7f0000
	bne sp, a0, fail
	ori sp, zero, 254
	bne sp, a1, fail
	li sp, 0xfd02fe
	bne sp, a2, fail
	ori sp, zero, 508
	bne sp, a3, fail
	li sp, 0x7f0000
	bne sp, a4, fail
	ori sp, zero, 254
	bne sp, a5, fail
	li sp, 0xfd02fe
	bne sp, a6, fail
	ori sp, zero, 508
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xfc04
	bne sp, s3, fail
	li sp, 0xffffffffea14f404
	bne sp, s4, fail
	li sp, 0x3f010
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xfa0bf8
	bne sp, s7, fail
	li sp, 0x40ca1bf8
	bne sp, s8, fail
	li sp, 0x3e82fe0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 162 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 162

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 762
	bne sp, a0, fail
	ori sp, zero, 1778
	bne sp, a1, fail
	ori sp, zero, 2032
	bne sp, a2, fail
	li sp, 0xde4
	bne sp, a3, fail
	ori sp, zero, 762
	bne sp, a4, fail
	ori sp, zero, 1778
	bne sp, a5, fail
	ori sp, zero, 2032
	bne sp, a6, fail
	li sp, 0xde4
	bne sp, a7, fail
	li sp, 0x8dc24
	bne sp, s2, fail
	li sp, 0x303cc4
	bne sp, s3, fail
	li sp, 0x3f0100
	bne sp, s4, fail
	li sp, 0xc0f310
	bne sp, s5, fail
	li sp, 0x8ca6bb8
	bne sp, s6, fail
	li sp, 0x2fdc4a78
	bne sp, s7, fail
	li sp, 0x3e82fe00
	bne sp, s8, fail
	li sp, 0xffffffffbf7129e0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 163 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 163

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xee2
	bne sp, a0, fail
	li sp, 0xfdf020
	bne sp, a1, fail
	li sp, 0xfdf11e
	bne sp, a2, fail
	li sp, 0xfdf712
	bne sp, a3, fail
	li sp, 0xee2
	bne sp, a4, fail
	li sp, 0xfdf020
	bne sp, a5, fail
	li sp, 0xfdf11e
	bne sp, a6, fail
	li sp, 0xfdf712
	bne sp, a7, fail
	li sp, 0xdd7f84
	bne sp, s2, fail
	li sp, 0xffffffff807c0400
	bne sp, s3, fail
	li sp, 0x78657f84
	bne sp, s4, fail
	li sp, 0x4807bd44
	bne sp, s5, fail
	li sp, 0xffffffffdbc484f8
	bne sp, s6, fail
	li sp, 0x7b0bf800
	bne sp, s7, fail
	li sp, 0x74b484f8
	bne sp, s8, fail
	li sp, 0x77adc978
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 164 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 164

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfdf810
	bne sp, a0, fail
	li sp, 0xfdfc08
	bne sp, a1, fail
	li sp, 0xfdfd06
	bne sp, a2, fail
	li sp, 0xfdfe04
	bne sp, a3, fail
	li sp, 0xfdf810
	bne sp, a4, fail
	li sp, 0xfdfc08
	bne sp, a5, fail
	li sp, 0xfdfd06
	bne sp, a6, fail
	li sp, 0xfdfe04
	bne sp, a7, fail
	li sp, 0x3fff0100
	bne sp, s2, fail
	li sp, 0x1fefc040
	bne sp, s3, fail
	li sp, 0x17f0dc24
	bne sp, s4, fail
	li sp, 0xff3f010
	bne sp, s5, fail
	li sp, 0x7f02fe00
	bne sp, s6, fail
	li sp, 0xffffffffafe0bf80
	bne sp, s7, fail
	li sp, 0xffffffffc0fa6bb8
	bne sp, s8, fail
	li sp, 0xffffffffd4082fe0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 165 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 165

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfc04
	bne sp, a0, fail
	li sp, 0xfdff02
	bne sp, a1, fail
	li sp, 0x7e02
	bne sp, a2, fail
	li sp, 0xfd02
	bne sp, a3, fail
	li sp, 0xfc04
	bne sp, a4, fail
	li sp, 0xfdff02
	bne sp, a5, fail
	li sp, 0x7e02
	bne sp, a6, fail
	li sp, 0xfd02
	bne sp, a7, fail
	li sp, 0xfffffffff817e010
	bne sp, s2, fail
	li sp, 0x7f8fc04
	bne sp, s3, fail
	li sp, 0x3e05f804
	bne sp, s4, fail
	li sp, 0xfffffffffa0cf404
	bne sp, s5, fail
	li sp, 0x27b04fe0
	bne sp, s6, fail
	li sp, 0xffffffffe90a0bf8
	bne sp, s7, fail
	li sp, 0xffffffff89ec13f8
	bne sp, s8, fail
	li sp, 0x18da1bf8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 166 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 166

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfd8002
	bne sp, a0, fail
	li sp, 0x7eff02
	bne sp, a1, fail
	li sp, 0xffffffff82a4ada4
	bne sp, a2, fail
	li sp, 0xffffffffb39c2014
	bne sp, a3, fail
	li sp, 0xfd8002
	bne sp, a4, fail
	li sp, 0x7eff02
	bne sp, a5, fail
	li sp, 0xffffffff82a4ada4
	bne sp, a6, fail
	li sp, 0xffffffffb39c2014
	bne sp, a7, fail
	li sp, 0x43f60004
	bne sp, s2, fail
	li sp, 0x3fcfc04
	bne sp, s3, fail
	li sp, 0x7fe71110
	bne sp, s4, fail
	li sp, 0x14650190
	bne sp, s5, fail
	li sp, 0x6e1403f8
	bne sp, s6, fail
	li sp, 0xfffffffff5020bf8
	bne sp, s7, fail
	li sp, 0xffffffffe742ede0
	bne sp, s8, fail
	li sp, 0x3c378ce0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 167 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 80(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 167

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 254
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x643b20ac
	bne sp, a0, fail
	li sp, 0x31ecb9de
	bne sp, a1, fail
	li sp, 0xffffffffdbd667e2
	bne sp, a2, fail
	li sp, 0xffffffffcf0d37bc
	bne sp, a3, fail
	li sp, 0x643b20ac
	bne sp, a4, fail
	li sp, 0x31ecb9de
	bne sp, a5, fail
	li sp, 0xffffffffdbd667e2
	bne sp, a6, fail
	li sp, 0xffffffffcf0d37bc
	bne sp, a7, fail
	li sp, 0x73737390
	bne sp, s2, fail
	li sp, 0x34429c84
	bne sp, s3, fail
	li sp, 0xffffffff83ffa384
	bne sp, s4, fail
	li sp, 0xffffffffbd3a5210
	bne sp, s5, fail
	li sp, 0xffffffff8c8ca8e0
	bne sp, s6, fail
	li sp, 0xffffffffda174af8
	bne sp, s7, fail
	li sp, 0xfffffffff7a43cf8
	bne sp, s8, fail
	li sp, 0xffffffffbfdd6be0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 168 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 168

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7fff80
	bne sp, a1, fail
	li sp, 0xffffffffff7f0080
	bne sp, a2, fail
	li sp, 0xfffffffffeff0100
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7fff80
	bne sp, a5, fail
	li sp, 0xffffffffff7f0080
	bne sp, a6, fail
	li sp, 0xfffffffffeff0100
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffff80004000
	bne sp, s3, fail
	li sp, 0x7f004000
	bne sp, s4, fail
	li sp, 0xfffffffffe010000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffffbfffc000
	bne sp, s7, fail
	li sp, 0xffffffffc0ffc000
	bne sp, s8, fail
	li sp, 0x1ff0000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 169 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 169

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7fff8000
	bne sp, a0, fail
	li sp, 0xffff
	bne sp, a1, fail
	li sp, 0xffffffffff0000ff
	bne sp, a2, fail
	li sp, 0x1fffe
	bne sp, a3, fail
	li sp, 0x7fff8000
	bne sp, a4, fail
	li sp, 0xffff
	bne sp, a5, fail
	li sp, 0xffffffffff0000ff
	bne sp, a6, fail
	li sp, 0x1fffe
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0xfffffffffffe0001
	bne sp, s3, fail
	li sp, 0x200fe01
	bne sp, s4, fail
	li sp, 0xfffffffffff80004
	bne sp, s5, fail
	li sp, 0xffffffffc0000000
	bne sp, s6, fail
	li sp, 0x2ffff
	bne sp, s7, fail
	li sp, 0xfffffffffc0001ff
	bne sp, s8, fail
	li sp, 0xbfffc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 170 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 170

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2fffd
	bne sp, a0, fail
	li sp, 0x6fff9
	bne sp, a1, fail
	li sp, 0x7fff8
	bne sp, a2, fail
	li sp, 0xdfff2
	bne sp, a3, fail
	li sp, 0x2fffd
	bne sp, a4, fail
	li sp, 0x6fff9
	bne sp, a5, fail
	li sp, 0x7fff8
	bne sp, a6, fail
	li sp, 0xdfff2
	bne sp, a7, fail
	li sp, 0xffffffffffee0009
	bne sp, s2, fail
	li sp, 0xffffffffff9e0031
	bne sp, s3, fail
	li sp, 0xffffffffff800040
	bne sp, s4, fail
	li sp, 0xfffffffffe7800c4
	bne sp, s5, fail
	li sp, 0x1afff7
	bne sp, s6, fail
	li sp, 0x92ffcf
	bne sp, s7, fail
	li sp, 0xbfffc0
	bne sp, s8, fail
	li sp, 0x24bff3c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 171 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 171

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xefff1
	bne sp, a0, fail
	li sp, 0xffffffffffef0010
	bne sp, a1, fail
	li sp, 0xfffffffffff0000f
	bne sp, a2, fail
	li sp, 0xfffffffffff60009
	bne sp, a3, fail
	li sp, 0xefff1
	bne sp, a4, fail
	li sp, 0xffffffffffef0010
	bne sp, a5, fail
	li sp, 0xfffffffffff0000f
	bne sp, a6, fail
	li sp, 0xfffffffffff60009
	bne sp, a7, fail
	li sp, 0xfffffffffe3e00e1
	bne sp, s2, fail
	li sp, 0xfffffffffde00100
	bne sp, s3, fail
	li sp, 0xfffffffffe2000e1
	bne sp, s4, fail
	li sp, 0xffffffffff4c0051
	bne sp, s5, fail
	li sp, 0x2a2ff1f
	bne sp, s6, fail
	li sp, 0x31fff00
	bne sp, s7, fail
	li sp, 0x2c0ff1f
	bne sp, s8, fail
	li sp, 0x104ffaf
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 172 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 172

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffff70008
	bne sp, a0, fail
	li sp, 0xfffffffffffb0004
	bne sp, a1, fail
	li sp, 0xfffffffffffc0003
	bne sp, a2, fail
	li sp, 0xfffffffffffd0002
	bne sp, a3, fail
	li sp, 0xfffffffffff70008
	bne sp, a4, fail
	li sp, 0xfffffffffffb0004
	bne sp, a5, fail
	li sp, 0xfffffffffffc0003
	bne sp, a6, fail
	li sp, 0xfffffffffffd0002
	bne sp, a7, fail
	li sp, 0xffffffffff700040
	bne sp, s2, fail
	li sp, 0xffffffffffd80010
	bne sp, s3, fail
	li sp, 0xffffffffffe80009
	bne sp, s4, fail
	li sp, 0xfffffffffff40004
	bne sp, s5, fail
	li sp, 0xcfffc0
	bne sp, s6, fail
	li sp, 0x37fff0
	bne sp, s7, fail
	li sp, 0x20fff7
	bne sp, s8, fail
	li sp, 0xffffc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 173 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 173

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfdff02
	bne sp, a0, fail
	li sp, 0xfffffffffffe0001
	bne sp, a1, fail
	li sp, 0x7eff81
	bne sp, a2, fail
	li sp, 0xfeff01
	bne sp, a3, fail
	li sp, 0xfdff02
	bne sp, a4, fail
	li sp, 0xfffffffffffe0001
	bne sp, a5, fail
	li sp, 0x7eff81
	bne sp, a6, fail
	li sp, 0xfeff01
	bne sp, a7, fail
	li sp, 0x7f8fc04
	bne sp, s2, fail
	li sp, 0xfffffffffffc0001
	bne sp, s3, fail
	li sp, 0xffffffff81fe3f01
	bne sp, s4, fail
	li sp, 0x3fefe01
	bne sp, s5, fail
	li sp, 0xfffffffff40b03fc
	bne sp, s6, fail
	li sp, 0x4ffff
	bne sp, s7, fail
	li sp, 0xffffffffbd02c0ff
	bne sp, s8, fail
	li sp, 0xfffffffffa0201ff
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 174 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 174

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffff7e0081
	bne sp, a0, fail
	li sp, 0x7ffe8001
	bne sp, a1, fail
	li sp, 0xffffffffbaa03fd2
	bne sp, a2, fail
	li sp, 0xffffffffd10e950a
	bne sp, a3, fail
	li sp, 0xffffffffff7e0081
	bne sp, a4, fail
	li sp, 0x7ffe8001
	bne sp, a5, fail
	li sp, 0xffffffffbaa03fd2
	bne sp, a6, fail
	li sp, 0xffffffffd10e950a
	bne sp, a7, fail
	li sp, 0x7cfc4101
	bne sp, s2, fail
	li sp, 0x3ffd0001
	bne sp, s3, fail
	li sp, 0xfffffffffe690844
	bne sp, s4, fail
	li sp, 0xfffffffff7dca464
	bne sp, s5, fail
	li sp, 0xffffffffc404beff
	bne sp, s6, fail
	li sp, 0xffffffffc003ffff
	bne sp, s7, fail
	li sp, 0x9daf7bc
	bne sp, s8, fail
	li sp, 0xffffffffac875b9c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 175 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 84(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 175

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffd4653b56
	bne sp, a0, fail
	li sp, 0x24d1946f
	bne sp, a1, fail
	li sp, 0xffffffffd2306c71
	bne sp, a2, fail
	li sp, 0xffffffffa2ae0ade
	bne sp, a3, fail
	li sp, 0xffffffffd4653b56
	bne sp, a4, fail
	li sp, 0x24d1946f
	bne sp, a5, fail
	li sp, 0xffffffffd2306c71
	bne sp, a6, fail
	li sp, 0xffffffffa2ae0ade
	bne sp, a7, fail
	li sp, 0x4f9cc0e4
	bne sp, s2, fail
	li sp, 0xffffffffeb4e8821
	bne sp, s3, fail
	li sp, 0x3c4f89e1
	bne sp, s4, fail
	li sp, 0xffffffffbe3e1884
	bne sp, s5, fail
	li sp, 0x71473f1c
	bne sp, s6, fail
	li sp, 0xffffffff9cd277df
	bne sp, s7, fail
	li sp, 0x4d91761f
	bne sp, s8, fail
	li sp, 0x5a45e77c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 176 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 176

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x3f80
	bne sp, a1, fail
	li sp, 0x7ec080
	bne sp, a2, fail
	li sp, 0x7e8100
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x3f80
	bne sp, a5, fail
	li sp, 0x7ec080
	bne sp, a6, fail
	li sp, 0x7e8100
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xfc04000
	bne sp, s3, fail
	li sp, 0xec04000
	bne sp, s4, fail
	li sp, 0x3d010000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffffd05fc000
	bne sp, s7, fail
	li sp, 0x515fc000
	bne sp, s8, fail
	li sp, 0x437f0000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 177 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 177

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x3f8000
	bne sp, a0, fail
	ori sp, zero, 127
	bne sp, a1, fail
	li sp, 0x7e817f
	bne sp, a2, fail
	ori sp, zero, 254
	bne sp, a3, fail
	li sp, 0x3f8000
	bne sp, a4, fail
	ori sp, zero, 127
	bne sp, a5, fail
	li sp, 0x7e817f
	bne sp, a6, fail
	ori sp, zero, 254
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0x3f01
	bne sp, s3, fail
	li sp, 0xffffffffba853d01
	bne sp, s4, fail
	li sp, 0xfc04
	bne sp, s5, fail
	li sp, 0xffffffffc0000000
	bne sp, s6, fail
	li sp, 0x1f417f
	bne sp, s7, fail
	li sp, 0xffffffff8819437f
	bne sp, s8, fail
	li sp, 0x7d05fc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 178 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 178

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 381
	bne sp, a0, fail
	ori sp, zero, 889
	bne sp, a1, fail
	ori sp, zero, 1016
	bne sp, a2, fail
	ori sp, zero, 1778
	bne sp, a3, fail
	ori sp, zero, 381
	bne sp, a4, fail
	ori sp, zero, 889
	bne sp, a5, fail
	ori sp, zero, 1016
	bne sp, a6, fail
	ori sp, zero, 1778
	bne sp, a7, fail
	li sp, 0x23709
	bne sp, s2, fail
	li sp, 0xc0f31
	bne sp, s3, fail
	li sp, 0xfc040
	bne sp, s4, fail
	li sp, 0x303cc4
	bne sp, s5, fail
	li sp, 0x1194d77
	bne sp, s6, fail
	li sp, 0x5fb894f
	bne sp, s7, fail
	li sp, 0x7d05fc0
	bne sp, s8, fail
	li sp, 0x17ee253c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 179 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 179

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 1905
	bne sp, a0, fail
	li sp, 0x7ef810
	bne sp, a1, fail
	li sp, 0x7ef88f
	bne sp, a2, fail
	li sp, 0x7efb89
	bne sp, a3, fail
	ori sp, zero, 1905
	bne sp, a4, fail
	li sp, 0x7ef810
	bne sp, a5, fail
	li sp, 0x7ef88f
	bne sp, a6, fail
	li sp, 0x7efb89
	bne sp, a7, fail
	li sp, 0x375fe1
	bne sp, s2, fail
	li sp, 0x201f0100
	bne sp, s3, fail
	li sp, 0xffffffff9e195fe1
	bne sp, s4, fail
	li sp, 0xffffffff9201ef51
	bne sp, s5, fail
	li sp, 0x1b78909f
	bne sp, s6, fail
	li sp, 0xffffffffef617f00
	bne sp, s7, fail
	li sp, 0x6e96909f
	bne sp, s8, fail
	li sp, 0x6ef5b92f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 180 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 180

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7efc08
	bne sp, a0, fail
	li sp, 0x7efe04
	bne sp, a1, fail
	li sp, 0x7efe83
	bne sp, a2, fail
	li sp, 0x7eff02
	bne sp, a3, fail
	li sp, 0x7efc08
	bne sp, a4, fail
	li sp, 0x7efe04
	bne sp, a5, fail
	li sp, 0x7efe83
	bne sp, a6, fail
	li sp, 0x7eff02
	bne sp, a7, fail
	li sp, 0xfffc040
	bne sp, s2, fail
	li sp, 0x7fbf010
	bne sp, s3, fail
	li sp, 0xffffffff85fc3709
	bne sp, s4, fail
	li sp, 0x3fcfc04
	bne sp, s5, fail
	li sp, 0xffffffffefe05fc0
	bne sp, s6, fail
	li sp, 0xfffffffff5fc17f0
	bne sp, s7, fail
	li sp, 0x781f4d77
	bne sp, s8, fail
	li sp, 0xfffffffffa8105fc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 181 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 181

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7e02
	bne sp, a0, fail
	li sp, 0x7eff81
	bne sp, a1, fail
	li sp, 0x3f01
	bne sp, a2, fail
	li sp, 0x7e81
	bne sp, a3, fail
	li sp, 0x7e02
	bne sp, a4, fail
	li sp, 0x7eff81
	bne sp, a5, fail
	li sp, 0x3f01
	bne sp, a6, fail
	li sp, 0x7e81
	bne sp, a7, fail
	li sp, 0x3e05f804
	bne sp, s2, fail
	li sp, 0xffffffff81fe3f01
	bne sp, s3, fail
	li sp, 0xf817e01
	bne sp, s4, fail
	li sp, 0x3e833d01
	bne sp, s5, fail
	li sp, 0xffffffffc4f609fc
	bne sp, s6, fail
	li sp, 0x7d21417f
	bne sp, s7, fail
	li sp, 0xffffffffb13d827f
	bne sp, s8, fail
	li sp, 0x31b437f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 182 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 182

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ec001
	bne sp, a0, fail
	li sp, 0x3f7f81
	bne sp, a1, fail
	li sp, 0xffffffffc15256d2
	bne sp, a2, fail
	li sp, 0x59ce100a
	bne sp, a3, fail
	li sp, 0x7ec001
	bne sp, a4, fail
	li sp, 0x3f7f81
	bne sp, a5, fail
	li sp, 0xffffffffc15256d2
	bne sp, a6, fail
	li sp, 0x59ce100a
	bne sp, a7, fail
	li sp, 0xffffffff90fd8001
	bne sp, s2, fail
	li sp, 0xff3f01
	bne sp, s3, fail
	li sp, 0x5ff9c444
	bne sp, s4, fail
	li sp, 0xffffffffc5194064
	bne sp, s5, fail
	li sp, 0xffffffffedc2807f
	bne sp, s6, fail
	li sp, 0x7ea0417f
	bne sp, s7, fail
	li sp, 0xffffffff9ce85dbc
	bne sp, s8, fail
	li sp, 0xffffffffc786f19c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 183 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 88(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 183

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 127
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x321d9056
	bne sp, a0, fail
	li sp, 0x18f65cef
	bne sp, a1, fail
	li sp, 0xffffffffedeb33f1
	bne sp, a2, fail
	li sp, 0xffffffffe7869bde
	bne sp, a3, fail
	li sp, 0x321d9056
	bne sp, a4, fail
	li sp, 0x18f65cef
	bne sp, a5, fail
	li sp, 0xffffffffedeb33f1
	bne sp, a6, fail
	li sp, 0xffffffffe7869bde
	bne sp, a7, fail
	li sp, 0xffffffff9cdcdce4
	bne sp, s2, fail
	li sp, 0xffffffff8d10a721
	bne sp, s3, fail
	li sp, 0xffffffffa0ffe8e1
	bne sp, s4, fail
	li sp, 0x2f4e9484
	bne sp, s5, fail
	li sp, 0xffffffffd191951c
	bne sp, s6, fail
	li sp, 0xfffffffffb42e95f
	bne sp, s7, fail
	li sp, 0xffffffffdef4879f
	bne sp, s8, fail
	li sp, 0x77fbad7c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 184 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 184

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7f80
	bne sp, a1, fail
	li sp, 0xfe8080
	bne sp, a2, fail
	li sp, 0xfe0100
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7f80
	bne sp, a5, fail
	li sp, 0xfe8080
	bne sp, a6, fail
	li sp, 0xfe0100
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x3f804000
	bne sp, s3, fail
	li sp, 0x3e804000
	bne sp, s4, fail
	li sp, 0xfffffffffc010000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x40bfc000
	bne sp, s7, fail
	li sp, 0x41bfc000
	bne sp, s8, fail
	li sp, 0x4ff0000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 185 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 185

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7f8000
	bne sp, a0, fail
	ori sp, zero, 255
	bne sp, a1, fail
	li sp, 0xfe01ff
	bne sp, a2, fail
	ori sp, zero, 510
	bne sp, a3, fail
	li sp, 0x7f8000
	bne sp, a4, fail
	ori sp, zero, 255
	bne sp, a5, fail
	li sp, 0xfe01ff
	bne sp, a6, fail
	ori sp, zero, 510
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0xfe01
	bne sp, s3, fail
	li sp, 0xfffffffff607fc01
	bne sp, s4, fail
	li sp, 0x3f804
	bne sp, s5, fail
	li sp, 0xffffffffc0000000
	bne sp, s6, fail
	li sp, 0xfd02ff
	bne sp, s7, fail
	li sp, 0x11f404ff
	bne sp, s8, fail
	li sp, 0x3f40bfc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 186 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 186

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	ori sp, zero, 765
	bne sp, a0, fail
	ori sp, zero, 1785
	bne sp, a1, fail
	ori sp, zero, 2040
	bne sp, a2, fail
	li sp, 0xdf2
	bne sp, a3, fail
	ori sp, zero, 765
	bne sp, a4, fail
	ori sp, zero, 1785
	bne sp, a5, fail
	ori sp, zero, 2040
	bne sp, a6, fail
	li sp, 0xdf2
	bne sp, a7, fail
	li sp, 0x8ee09
	bne sp, s2, fail
	li sp, 0x309e31
	bne sp, s3, fail
	li sp, 0x3f8040
	bne sp, s4, fail
	li sp, 0xc278c4
	bne sp, s5, fail
	li sp, 0x8e51af7
	bne sp, s6, fail
	li sp, 0x306d92cf
	bne sp, s7, fail
	li sp, 0x3f40bfc0
	bne sp, s8, fail
	li sp, 0xffffffffc1b64b3c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 187 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 187

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xef1
	bne sp, a0, fail
	li sp, 0xfef010
	bne sp, a1, fail
	li sp, 0xfef10f
	bne sp, a2, fail
	li sp, 0xfef709
	bne sp, a3, fail
	li sp, 0xef1
	bne sp, a4, fail
	li sp, 0xfef010
	bne sp, a5, fail
	li sp, 0xfef10f
	bne sp, a6, fail
	li sp, 0xfef709
	bne sp, a7, fail
	li sp, 0xdf3ee1
	bne sp, s2, fail
	li sp, 0x40de0100
	bne sp, s3, fail
	li sp, 0x3cc13ee1
	bne sp, s4, fail
	li sp, 0x243e5e51
	bne sp, s5, fail
	li sp, 0xffffffffde5fa21f
	bne sp, s6, fail
	li sp, 0xffffffff9d22ff00
	bne sp, s7, fail
	li sp, 0xffffffff847da21f
	bne sp, s8, fail
	li sp, 0x1a1ff2af
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 188 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 188

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfef808
	bne sp, a0, fail
	li sp, 0xfefc04
	bne sp, a1, fail
	li sp, 0xfefd03
	bne sp, a2, fail
	li sp, 0xfefe02
	bne sp, a3, fail
	li sp, 0xfef808
	bne sp, a4, fail
	li sp, 0xfefc04
	bne sp, a5, fail
	li sp, 0xfefd03
	bne sp, a6, fail
	li sp, 0xfefe02
	bne sp, a7, fail
	li sp, 0x202f8040
	bne sp, s2, fail
	li sp, 0x1007e010
	bne sp, s3, fail
	li sp, 0xc02ee09
	bne sp, s4, fail
	li sp, 0x7fff804
	bne sp, s5, fail
	li sp, 0xf50bfc0
	bne sp, s6, fail
	li sp, 0xfffffffff7d82ff0
	bne sp, s7, fail
	li sp, 0xfffffffff6eb1af7
	bne sp, s8, fail
	li sp, 0xfffffffff7f80bfc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 189 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 189

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfd02
	bne sp, a0, fail
	li sp, 0xfeff01
	bne sp, a1, fail
	li sp, 0x7e81
	bne sp, a2, fail
	li sp, 0xfe01
	bne sp, a3, fail
	li sp, 0xfd02
	bne sp, a4, fail
	li sp, 0xfeff01
	bne sp, a5, fail
	li sp, 0x7e81
	bne sp, a6, fail
	li sp, 0xfe01
	bne sp, a7, fail
	li sp, 0xfffffffffa0cf404
	bne sp, s2, fail
	li sp, 0x3fefe01
	bne sp, s3, fail
	li sp, 0x3e833d01
	bne sp, s4, fail
	li sp, 0xfffffffffc05fc01
	bne sp, s5, fail
	li sp, 0x12e70ffc
	bne sp, s6, fail
	li sp, 0xfffffffffaff02ff
	bne sp, s7, fail
	li sp, 0x44b9c3ff
	bne sp, s8, fail
	li sp, 0x9f604ff
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 190 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 190

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfe7f81
	bne sp, a0, fail
	li sp, 0x7f7f01
	bne sp, a1, fail
	li sp, 0xffffffff88326dd2
	bne sp, a2, fail
	li sp, 0x4d838b0a
	bne sp, a3, fail
	li sp, 0xfe7f81
	bne sp, a4, fail
	li sp, 0x7f7f01
	bne sp, a5, fail
	li sp, 0xffffffff88326dd2
	bne sp, a6, fail
	li sp, 0x4d838b0a
	bne sp, a7, fail
	li sp, 0x437d3f01
	bne sp, s2, fail
	li sp, 0x41fffe01
	bne sp, s3, fail
	li sp, 0x35248044
	bne sp, s4, fail
	li sp, 0xffffffff9bbfdc64
	bne sp, s5, fail
	li sp, 0x39c1c1ff
	bne sp, s6, fail
	li sp, 0xffffffffbdfe02ff
	bne sp, s7, fail
	li sp, 0xffffffffef5bc3bc
	bne sp, s8, fail
	li sp, 0x241c879c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 191 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 92(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 191

	li sp, 0x80022000
	bne sp, t0, fail
	ori sp, zero, 255
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x547fe556
	bne sp, a0, fail
	li sp, 0x78ac256f
	bne sp, a1, fail
	li sp, 0xffffffff9d34fb71
	bne sp, a2, fail
	li sp, 0x21812cde
	bne sp, a3, fail
	li sp, 0x547fe556
	bne sp, a4, fail
	li sp, 0x78ac256f
	bne sp, a5, fail
	li sp, 0xffffffff9d34fb71
	bne sp, a6, fail
	li sp, 0x21812cde
	bne sp, a7, fail
	li sp, 0xffffffffc8c6f8e4
	bne sp, s2, fail
	li sp, 0x62a14621
	bne sp, s3, fail
	li sp, 0xffffffffb6dec7e1
	bne sp, s4, fail
	li sp, 0x7b991084
	bne sp, s5, fail
	li sp, 0xfffffffffe31eb1c
	bne sp, s6, fail
	li sp, 0x3ea4dadf
	bne sp, s7, fail
	li sp, 0x27e9191f
	bne sp, s8, fail
	li sp, 0x1d77737c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 192 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 192

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x7fbf80
	bne sp, a1, fail
	li sp, 0xfffffffffeff4080
	bne sp, a2, fail
	li sp, 0xfffffffffe7f8100
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x7fbf80
	bne sp, a5, fail
	li sp, 0xfffffffffeff4080
	bne sp, a6, fail
	li sp, 0xfffffffffe7f8100
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffff90404000
	bne sp, s3, fail
	li sp, 0xffffffff8f404000
	bne sp, s4, fail
	li sp, 0x3f010000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffff8f9fc000
	bne sp, s7, fail
	li sp, 0x109fc000
	bne sp, s8, fail
	li sp, 0x407f0000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 193 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 193

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7fbf8000
	bne sp, a0, fail
	li sp, 0xff7f
	bne sp, a1, fail
	li sp, 0xfffffffffe80807f
	bne sp, a2, fail
	li sp, 0x1fefe
	bne sp, a3, fail
	li sp, 0x7fbf8000
	bne sp, a4, fail
	li sp, 0xff7f
	bne sp, a5, fail
	li sp, 0xfffffffffe80807f
	bne sp, a6, fail
	li sp, 0x1fefe
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0xfffffffffefe4101
	bne sp, s3, fail
	li sp, 0xffffffffc37f3f01
	bne sp, s4, fail
	li sp, 0xfffffffffbf90404
	bne sp, s5, fail
	li sp, 0xffffffffc0000000
	bne sp, s6, fail
	li sp, 0xffffffffc2e23e7f
	bne sp, s7, fail
	li sp, 0xffffffffbbe2407f
	bne sp, s8, fail
	li sp, 0xb88f9fc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 194 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 194

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x2fe7d
	bne sp, a0, fail
	li sp, 0x6fc79
	bne sp, a1, fail
	li sp, 0x7fbf8
	bne sp, a2, fail
	li sp, 0xdf8f2
	bne sp, a3, fail
	li sp, 0x2fe7d
	bne sp, a4, fail
	li sp, 0x6fc79
	bne sp, a5, fail
	li sp, 0x7fbf8
	bne sp, a6, fail
	li sp, 0xdf8f2
	bne sp, a7, fail
	li sp, 0xfffffffff6f04909
	bne sp, s2, fail
	li sp, 0xffffffffceaa7131
	bne sp, s3, fail
	li sp, 0xffffffffbf904040
	bne sp, s4, fail
	li sp, 0x3aa9c4c4
	bne sp, s5, fail
	li sp, 0xffffffffd9f43277
	bne sp, s6, fail
	li sp, 0x4d4df64f
	bne sp, s7, fail
	li sp, 0xffffffffb88f9fc0
	bne sp, s8, fail
	li sp, 0x3537d93c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 195 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 195

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xef871
	bne sp, a0, fail
	li sp, 0xffffffffff6f0810
	bne sp, a1, fail
	li sp, 0xffffffffff70078f
	bne sp, a2, fail
	li sp, 0xffffffffff760489
	bne sp, a3, fail
	li sp, 0xef871
	bne sp, a4, fail
	li sp, 0xffffffffff6f0810
	bne sp, a5, fail
	li sp, 0xffffffffff70078f
	bne sp, a6, fail
	li sp, 0xffffffffff760489
	bne sp, a7, fail
	li sp, 0x1d7721e1
	bne sp, s2, fail
	li sp, 0xffffffffde210100
	bne sp, s3, fail
	li sp, 0x7f5921e1
	bne sp, s4, fail
	li sp, 0x1c609151
	bne sp, s5, fail
	li sp, 0x48d8ed9f
	bne sp, s6, fail
	li sp, 0x125e7f00
	bne sp, s7, fail
	li sp, 0xfffffffff5f6ed9f
	bne sp, s8, fail
	li sp, 0x44a7c62f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 196 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 196

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffff770408
	bne sp, a0, fail
	li sp, 0xffffffffff7b0204
	bne sp, a1, fail
	li sp, 0xffffffffff7c0183
	bne sp, a2, fail
	li sp, 0xffffffffff7d0102
	bne sp, a3, fail
	li sp, 0xffffffffff770408
	bne sp, a4, fail
	li sp, 0xffffffffff7b0204
	bne sp, a5, fail
	li sp, 0xffffffffff7c0183
	bne sp, a6, fail
	li sp, 0xffffffffff7d0102
	bne sp, a7, fail
	li sp, 0xffffffffaf804040
	bne sp, s2, fail
	li sp, 0xffffffffe7dc1010
	bne sp, s3, fail
	li sp, 0x70ea4909
	bne sp, s4, fail
	li sp, 0xfffffffff7f50404
	bne sp, s5, fail
	li sp, 0xffffffffd09f9fc0
	bne sp, s6, fail
	li sp, 0x3a2be7f0
	bne sp, s7, fail
	li sp, 0x62fa3277
	bne sp, s8, fail
	li sp, 0x118cf9fc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 197 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 197

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfd8002
	bne sp, a0, fail
	li sp, 0xffffffffff7e0081
	bne sp, a1, fail
	li sp, 0x7ec001
	bne sp, a2, fail
	li sp, 0xfe7f81
	bne sp, a3, fail
	li sp, 0xfd8002
	bne sp, a4, fail
	li sp, 0xffffffffff7e0081
	bne sp, a5, fail
	li sp, 0x7ec001
	bne sp, a6, fail
	li sp, 0xfe7f81
	bne sp, a7, fail
	li sp, 0x43f60004
	bne sp, s2, fail
	li sp, 0x7cfc4101
	bne sp, s3, fail
	li sp, 0xffffffff90fd8001
	bne sp, s4, fail
	li sp, 0x437d3f01
	bne sp, s5, fail
	li sp, 0xffffffffc10dfdfc
	bne sp, s6, fail
	li sp, 0x45e43e7f
	bne sp, s7, fail
	li sp, 0x70437f7f
	bne sp, s8, fail
	li sp, 0x3ce4407f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 198 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 198

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffefe4101
	bne sp, a0, fail
	li sp, 0x7fbe8081
	bne sp, a1, fail
	li sp, 0xfffffffff3c028d2
	bne sp, a2, fail
	li sp, 0xffffffffdd591a0a
	bne sp, a3, fail
	li sp, 0xfffffffffefe4101
	bne sp, a4, fail
	li sp, 0x7fbe8081
	bne sp, a5, fail
	li sp, 0xfffffffff3c028d2
	bne sp, a6, fail
	li sp, 0xffffffffdd591a0a
	bne sp, a7, fail
	li sp, 0xa7d8201
	bne sp, s2, fail
	li sp, 0xfffffffffdfd4101
	bne sp, s3, fail
	li sp, 0xffffffffed824c44
	bne sp, s4, fail
	li sp, 0x619a0864
	bne sp, s5, fail
	li sp, 0x38c27d7f
	bne sp, s6, fail
	li sp, 0x44633e7f
	bne sp, s7, fail
	li sp, 0xffffffff9d9b91bc
	bne sp, s8, fail
	li sp, 0xffffffffd9c5c59c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 199 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 96(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 199

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xff7f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb202e656
	bne sp, a0, fail
	li sp, 0xffffffffc51bcbef
	bne sp, a1, fail
	li sp, 0x22e6a4f1
	bne sp, a2, fail
	li sp, 0x68b379de
	bne sp, a3, fail
	li sp, 0xffffffffb202e656
	bne sp, a4, fail
	li sp, 0xffffffffc51bcbef
	bne sp, a5, fail
	li sp, 0x22e6a4f1
	bne sp, a6, fail
	li sp, 0x68b379de
	bne sp, a7, fail
	li sp, 0x96a4e4
	bne sp, s2, fail
	li sp, 0x7cdee921
	bne sp, s3, fail
	li sp, 0xffffffffcf51aae1
	bne sp, s4, fail
	li sp, 0x6779c84
	bne sp, s5, fail
	li sp, 0x58fae91c
	bne sp, s6, fail
	li sp, 0xfffffffffccd865f
	bne sp, s7, fail
	li sp, 0x32b9e49f
	bne sp, s8, fail
	li sp, 0x5a3e217c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 200 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 200

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x3fff80
	bne sp, a1, fail
	li sp, 0x7fbf0080
	bne sp, a2, fail
	li sp, 0x7f7f0100
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x3fff80
	bne sp, a5, fail
	li sp, 0x7fbf0080
	bne sp, a6, fail
	li sp, 0x7f7f0100
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffffc0004000
	bne sp, s3, fail
	li sp, 0xffffffffbf004000
	bne sp, s4, fail
	li sp, 0xfffffffffe010000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x5fffc000
	bne sp, s7, fail
	li sp, 0x60ffc000
	bne sp, s8, fail
	li sp, 0xffffffff81ff0000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 201 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 201

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x3fff8000
	bne sp, a0, fail
	li sp, 0x7fff
	bne sp, a1, fail
	li sp, 0x7f7f80ff
	bne sp, a2, fail
	li sp, 0xfffe
	bne sp, a3, fail
	li sp, 0x3fff8000
	bne sp, a4, fail
	li sp, 0x7fff
	bne sp, a5, fail
	li sp, 0x7f7f80ff
	bne sp, a6, fail
	li sp, 0xfffe
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0x3fff0001
	bne sp, s3, fail
	li sp, 0x4001fe01
	bne sp, s4, fail
	li sp, 0xfffffffffffc0004
	bne sp, s5, fail
	li sp, 0xffffffffc0000000
	bne sp, s6, fail
	li sp, 0x40017fff
	bne sp, s7, fail
	li sp, 0xffffffffbefe81ff
	bne sp, s8, fail
	li sp, 0x5fffc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 202 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 202

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x17ffd
	bne sp, a0, fail
	li sp, 0x37ff9
	bne sp, a1, fail
	li sp, 0x3fff8
	bne sp, a2, fail
	li sp, 0x6fff2
	bne sp, a3, fail
	li sp, 0x17ffd
	bne sp, a4, fail
	li sp, 0x37ff9
	bne sp, a5, fail
	li sp, 0x3fff8
	bne sp, a6, fail
	li sp, 0x6fff2
	bne sp, a7, fail
	li sp, 0x3ff70009
	bne sp, s2, fail
	li sp, 0x3fcf0031
	bne sp, s3, fail
	li sp, 0xffffffffffc00040
	bne sp, s4, fail
	li sp, 0xffffffffff3c00c4
	bne sp, s5, fail
	li sp, 0x400d7ff7
	bne sp, s6, fail
	li sp, 0x40497fcf
	bne sp, s7, fail
	li sp, 0x5fffc0
	bne sp, s8, fail
	li sp, 0x125ff3c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 203 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 203

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x77ff1
	bne sp, a0, fail
	li sp, 0x7ff70010
	bne sp, a1, fail
	li sp, 0x7ff7800f
	bne sp, a2, fail
	li sp, 0x7ffa8009
	bne sp, a3, fail
	li sp, 0x77ff1
	bne sp, a4, fail
	li sp, 0x7ff70010
	bne sp, a5, fail
	li sp, 0x7ff7800f
	bne sp, a6, fail
	li sp, 0x7ffa8009
	bne sp, a7, fail
	li sp, 0x3f1f00e1
	bne sp, s2, fail
	li sp, 0xfffffffffee00100
	bne sp, s3, fail
	li sp, 0x3f0100e1
	bne sp, s4, fail
	li sp, 0x3f9d0051
	bne sp, s5, fail
	li sp, 0x41517f1f
	bne sp, s6, fail
	li sp, 0x19fff00
	bne sp, s7, fail
	li sp, 0x416f7f1f
	bne sp, s8, fail
	li sp, 0x408b7faf
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 204 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 204

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7ffb0008
	bne sp, a0, fail
	li sp, 0x7ffd0004
	bne sp, a1, fail
	li sp, 0x7ffd8003
	bne sp, a2, fail
	li sp, 0x7ffe0002
	bne sp, a3, fail
	li sp, 0x7ffb0008
	bne sp, a4, fail
	li sp, 0x7ffd0004
	bne sp, a5, fail
	li sp, 0x7ffd8003
	bne sp, a6, fail
	li sp, 0x7ffe0002
	bne sp, a7, fail
	li sp, 0xffffffffffb00040
	bne sp, s2, fail
	li sp, 0xffffffffffe80010
	bne sp, s3, fail
	li sp, 0x3ff10009
	bne sp, s4, fail
	li sp, 0xfffffffffff80004
	bne sp, s5, fail
	li sp, 0x6fffc0
	bne sp, s6, fail
	li sp, 0x1ffff0
	bne sp, s7, fail
	li sp, 0x40137ff7
	bne sp, s8, fail
	li sp, 0x9fffc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 205 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 205

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7eff02
	bne sp, a0, fail
	li sp, 0x7ffe8001
	bne sp, a1, fail
	li sp, 0x3f7f81
	bne sp, a2, fail
	li sp, 0x7f7f01
	bne sp, a3, fail
	li sp, 0x7eff02
	bne sp, a4, fail
	li sp, 0x7ffe8001
	bne sp, a5, fail
	li sp, 0x3f7f81
	bne sp, a6, fail
	li sp, 0x7f7f01
	bne sp, a7, fail
	li sp, 0x3fcfc04
	bne sp, s2, fail
	li sp, 0x3ffd0001
	bne sp, s3, fail
	li sp, 0xff3f01
	bne sp, s4, fail
	li sp, 0x41fffe01
	bne sp, s5, fail
	li sp, 0x7a0503fc
	bne sp, s6, fail
	li sp, 0x40037fff
	bne sp, s7, fail
	li sp, 0xffffffff9e8140ff
	bne sp, s8, fail
	li sp, 0xffffffffbd0081ff
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 206 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 206

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x7fbe8081
	bne sp, a0, fail
	li sp, 0x3fff0001
	bne sp, a1, fail
	li sp, 0xffffffffda893fd2
	bne sp, a2, fail
	li sp, 0x1b93950a
	bne sp, a3, fail
	li sp, 0x7fbe8081
	bne sp, a4, fail
	li sp, 0x3fff0001
	bne sp, a5, fail
	li sp, 0xffffffffda893fd2
	bne sp, a6, fail
	li sp, 0x1b93950a
	bne sp, a7, fail
	li sp, 0xfffffffffdfd4101
	bne sp, s2, fail
	li sp, 0x7ffe0001
	bne sp, s3, fail
	li sp, 0x6ad0844
	bne sp, s4, fail
	li sp, 0xffffffff9c40a464
	bne sp, s5, fail
	li sp, 0xffffffffa2833eff
	bne sp, s6, fail
	li sp, 0xffffffff80027fff
	bne sp, s7, fail
	li sp, 0x7d74f7bc
	bne sp, s8, fail
	li sp, 0xffffffffb5f15b9c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 207 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 100(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 207

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x7fff
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x72103b56
	bne sp, a0, fail
	li sp, 0x6f09146f
	bne sp, a1, fail
	li sp, 0xffffffff8868ec71
	bne sp, a2, fail
	li sp, 0xffffffffa81d0ade
	bne sp, a3, fail
	li sp, 0x72103b56
	bne sp, a4, fail
	li sp, 0x6f09146f
	bne sp, a5, fail
	li sp, 0xffffffff8868ec71
	bne sp, a6, fail
	li sp, 0xffffffffa81d0ade
	bne sp, a7, fail
	li sp, 0x1080c0e4
	bne sp, s2, fail
	li sp, 0xffffffffb36f8821
	bne sp, s3, fail
	li sp, 0x63089e1
	bne sp, s4, fail
	li sp, 0xffffffffd6c21884
	bne sp, s5, fail
	li sp, 0x4ff13f1c
	bne sp, s6, fail
	li sp, 0x10a0f7df
	bne sp, s7, fail
	li sp, 0x3ebff61f
	bne sp, s8, fail
	li sp, 0x357fe77c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 208 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 208

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0xffffffffc6e01700
	bne sp, a1, fail
	li sp, 0xfffffffff94de900
	bne sp, a2, fail
	li sp, 0x326dd200
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0xffffffffc6e01700
	bne sp, a5, fail
	li sp, 0xfffffffff94de900
	bne sp, a6, fail
	li sp, 0x326dd200
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x42110000
	bne sp, s3, fail
	li sp, 0xfffffffffe110000
	bne sp, s4, fail
	li sp, 0xffffffff80440000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffff9f0e0000
	bne sp, s7, fail
	li sp, 0x670e0000
	bne sp, s8, fail
	li sp, 0xc380000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 209 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 209

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffe0170000
	bne sp, a0, fail
	li sp, 0x58dc02e
	bne sp, a1, fail
	li sp, 0x37fb922e
	bne sp, a2, fail
	li sp, 0xb1b805c
	bne sp, a3, fail
	li sp, 0xffffffffe0170000
	bne sp, a4, fail
	li sp, 0x58dc02e
	bne sp, a5, fail
	li sp, 0x37fb922e
	bne sp, a6, fail
	li sp, 0xb1b805c
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xef10844
	bne sp, s3, fail
	li sp, 0xffffffffbdac8044
	bne sp, s4, fail
	li sp, 0x3bc42110
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x56f67c38
	bne sp, s7, fail
	li sp, 0x6ea60c38
	bne sp, s8, fail
	li sp, 0x5bd9f0e0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 210 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 210

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x10a9408a
	bne sp, a0, fail
	li sp, 0x26e04142
	bne sp, a1, fail
	li sp, 0x2c6e0170
	bne sp, a2, fail
	li sp, 0x4dc08284
	bne sp, a3, fail
	li sp, 0x10a9408a
	bne sp, a4, fail
	li sp, 0x26e04142
	bne sp, a5, fail
	li sp, 0x2c6e0170
	bne sp, a6, fail
	li sp, 0x4dc08284
	bne sp, a7, fail
	li sp, 0xffffffff86794a64
	bne sp, s2, fail
	li sp, 0xffffffffdc229504
	bne sp, s3, fail
	li sp, 0xffffffffbc421100
	bne sp, s4, fail
	li sp, 0x708a5410
	bne sp, s5, fail
	li sp, 0xeaa5df8
	bne sp, s6, fail
	li sp, 0xffffffffa52dc6b8
	bne sp, s7, fail
	li sp, 0xffffffffbd9f0e00
	bne sp, s8, fail
	li sp, 0xffffffff94b71ae0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 211 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 211

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x534e42b2
	bne sp, a0, fail
	li sp, 0x6751fd20
	bne sp, a1, fail
	li sp, 0x6cdfbd4e
	bne sp, a2, fail
	li sp, 0xffffffff8e323e62
	bne sp, a3, fail
	li sp, 0x534e42b2
	bne sp, a4, fail
	li sp, 0x6751fd20
	bne sp, a5, fail
	li sp, 0x6cdfbd4e
	bne sp, a6, fail
	li sp, 0xffffffff8e323e62
	bne sp, a7, fail
	li sp, 0x21d843c4
	bne sp, s2, fail
	li sp, 0xffffffffe8884400
	bne sp, s3, fail
	li sp, 0x29e043c4
	bne sp, s4, fail
	li sp, 0x257b9d84
	bne sp, s5, fail
	li sp, 0x6ea32d38
	bne sp, s6, fail
	li sp, 0x6f7c3800
	bne sp, s7, fail
	li sp, 0xffffffffe0132d38
	bne sp, s8, fail
	li sp, 0xffffffffc80d4db8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 212 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 212

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff93bffe90
	bne sp, a0, fail
	li sp, 0xffffffffa9f6ff48
	bne sp, a1, fail
	li sp, 0xffffffffaf84bf76
	bne sp, a2, fail
	li sp, 0xffffffffb5127fa4
	bne sp, a3, fail
	li sp, 0xffffffff93bffe90
	bne sp, a4, fail
	li sp, 0xffffffffa9f6ff48
	bne sp, a5, fail
	li sp, 0xffffffffaf84bf76
	bne sp, a6, fail
	li sp, 0xffffffffb5127fa4
	bne sp, a7, fail
	li sp, 0x38021100
	bne sp, s2, fail
	li sp, 0xffffffffacf08440
	bne sp, s3, fail
	li sp, 0x54e14a64
	bne sp, s4, fail
	li sp, 0x1ab42110
	bne sp, s5, fail
	li sp, 0xfffffffffa1f0e00
	bne sp, s6, fail
	li sp, 0xffffffff8da7c380
	bne sp, s7, fail
	li sp, 0x255a5df8
	bne sp, s8, fail
	li sp, 0x6af9f0e0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 213 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 213

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff82a4ada4
	bne sp, a0, fail
	li sp, 0xffffffffbaa03fd2
	bne sp, a1, fail
	li sp, 0xffffffffc15256d2
	bne sp, a2, fail
	li sp, 0xffffffff88326dd2
	bne sp, a3, fail
	li sp, 0xffffffff82a4ada4
	bne sp, a4, fail
	li sp, 0xffffffffbaa03fd2
	bne sp, a5, fail
	li sp, 0xffffffffc15256d2
	bne sp, a6, fail
	li sp, 0xffffffff88326dd2
	bne sp, a7, fail
	li sp, 0x7fe71110
	bne sp, s2, fail
	li sp, 0xfffffffffe690844
	bne sp, s3, fail
	li sp, 0x5ff9c444
	bne sp, s4, fail
	li sp, 0x35248044
	bne sp, s5, fail
	li sp, 0xfffffffffe2110e0
	bne sp, s6, fail
	li sp, 0x5e867c38
	bne sp, s7, fail
	li sp, 0xffffffffff884438
	bne sp, s8, fail
	li sp, 0xffffffffe6360c38
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 214 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 214

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff3c028d2
	bne sp, a0, fail
	li sp, 0xffffffffda893fd2
	bne sp, a1, fail
	li sp, 0xef10844
	bne sp, a2, fail
	li sp, 0xffffffffef4bb834
	bne sp, a3, fail
	li sp, 0xfffffffff3c028d2
	bne sp, a4, fail
	li sp, 0xffffffffda893fd2
	bne sp, a5, fail
	li sp, 0xef10844
	bne sp, a6, fail
	li sp, 0xffffffffef4bb834
	bne sp, a7, fail
	li sp, 0xffffffffed824c44
	bne sp, s2, fail
	li sp, 0x6ad0844
	bne sp, s3, fail
	li sp, 0x4c5210
	bne sp, s4, fail
	li sp, 0xffffffff8b02ca90
	bne sp, s5, fail
	li sp, 0xffffffffbc10b438
	bne sp, s6, fail
	li sp, 0xffffffffdabe7c38
	bne sp, s7, fail
	li sp, 0xffffffffce12bee0
	bne sp, s8, fail
	li sp, 0x73bc65e0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 215 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 104(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 215

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x58dc02e
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x637cd68c
	bne sp, a0, fail
	li sp, 0x5aef140e
	bne sp, a1, fail
	li sp, 0xffffffffbe6cc3b2
	bne sp, a2, fail
	li sp, 0x76698c1c
	bne sp, a3, fail
	li sp, 0x637cd68c
	bne sp, a4, fail
	li sp, 0x5aef140e
	bne sp, a5, fail
	li sp, 0xffffffffbe6cc3b2
	bne sp, a6, fail
	li sp, 0x76698c1c
	bne sp, a7, fail
	li sp, 0xffffffffd36e5c90
	bne sp, s2, fail
	li sp, 0x4bb630c4
	bne sp, s3, fail
	li sp, 0xffffffffebc8a7c4
	bne sp, s4, fail
	li sp, 0xba6a310
	bne sp, s5, fail
	li sp, 0xffffffff8e90a1e0
	bne sp, s6, fail
	li sp, 0xffffffffef43c338
	bne sp, s7, fail
	li sp, 0x16d52538
	bne sp, s8, fail
	li sp, 0x320d4ce0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 216 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 216

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0xfffffffff3b57b00
	bne sp, a1, fail
	li sp, 0x77408500
	bne sp, a2, fail
	li sp, 0xffffffff838b0a00
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0xfffffffff3b57b00
	bne sp, a5, fail
	li sp, 0x77408500
	bne sp, a6, fail
	li sp, 0xffffffff838b0a00
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x29190000
	bne sp, s3, fail
	li sp, 0xffffffffc5190000
	bne sp, s4, fail
	li sp, 0xffffffffdc640000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffffd8060000
	bne sp, s7, fail
	li sp, 0xffffffffc0060000
	bne sp, s8, fail
	li sp, 0x30180000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 217 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 217

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb57b0000
	bne sp, a0, fail
	li sp, 0xffffffff99e76af6
	bne sp, a1, fail
	li sp, 0x1d7274f6
	bne sp, a2, fail
	li sp, 0x33ced5ec
	bne sp, a3, fail
	li sp, 0xffffffffb57b0000
	bne sp, a4, fail
	li sp, 0xffffffff99e76af6
	bne sp, a5, fail
	li sp, 0x1d7274f6
	bne sp, a6, fail
	li sp, 0x33ced5ec
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x40a4a464
	bne sp, s3, fail
	li sp, 0x1c87dc64
	bne sp, s4, fail
	li sp, 0x2929190
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x64836018
	bne sp, s7, fail
	li sp, 0x4e0b3018
	bne sp, s8, fail
	li sp, 0xffffffff920d8060
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 218 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 218

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffcdb640e2
	bne sp, a0, fail
	li sp, 0x3553ecba
	bne sp, a1, fail
	li sp, 0xffffffffcf3b57b0
	bne sp, a2, fail
	li sp, 0x6aa7d974
	bne sp, a3, fail
	li sp, 0xffffffffcdb640e2
	bne sp, a4, fail
	li sp, 0x3553ecba
	bne sp, a5, fail
	li sp, 0xffffffffcf3b57b0
	bne sp, a6, fail
	li sp, 0x6aa7d974
	bne sp, a7, fail
	li sp, 0x45c9c784
	bne sp, s2, fail
	li sp, 0x5f837724
	bne sp, s3, fail
	li sp, 0x29291900
	bne sp, s4, fail
	li sp, 0x7e0ddc90
	bne sp, s5, fail
	li sp, 0xffffffff889e60d8
	bne sp, s6, fail
	li sp, 0x3d256498
	bne sp, s7, fail
	li sp, 0x20d80600
	bne sp, s8, fail
	li sp, 0xfffffffff4959260
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 219 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 219

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x48f446a
	bne sp, a0, fail
	li sp, 0xffffffffcc7f50a0
	bne sp, a1, fail
	li sp, 0x6666bb96
	bne sp, a2, fail
	li sp, 0x1d33d5a
	bne sp, a3, fail
	li sp, 0x48f446a
	bne sp, a4, fail
	li sp, 0xffffffffcc7f50a0
	bne sp, a5, fail
	li sp, 0x6666bb96
	bne sp, a6, fail
	li sp, 0x1d33d5a
	bne sp, a7, fail
	li sp, 0xffffffffd0b47be4
	bne sp, s2, fail
	li sp, 0x18246400
	bne sp, s3, fail
	li sp, 0xffffffff8cfc7be4
	bne sp, s4, fail
	li sp, 0xffffffffe51003a4
	bne sp, s5, fail
	li sp, 0x57777518
	bne sp, s6, fail
	li sp, 0xffffffff80601800
	bne sp, s7, fail
	li sp, 0x14a77518
	bne sp, s8, fail
	li sp, 0xbe16798
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 220 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 220

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff9bbaa850
	bne sp, a0, fail
	li sp, 0x3585428
	bne sp, a1, fail
	li sp, 0xffffffff9d3fbf1e
	bne sp, a2, fail
	li sp, 0x37272a14
	bne sp, a3, fail
	li sp, 0xffffffff9bbaa850
	bne sp, a4, fail
	li sp, 0x3585428
	bne sp, a5, fail
	li sp, 0xffffffff9d3fbf1e
	bne sp, a6, fail
	li sp, 0x37272a14
	bne sp, a7, fail
	li sp, 0xffffffffe2e91900
	bne sp, s2, fail
	li sp, 0xffffffffe72a4640
	bne sp, s3, fail
	li sp, 0x6b71c784
	bne sp, s4, fail
	li sp, 0x71029190
	bne sp, s5, fail
	li sp, 0x1f580600
	bne sp, s6, fail
	li sp, 0x47760180
	bne sp, s7, fail
	li sp, 0x480e60d8
	bne sp, s8, fail
	li sp, 0x11ad8060
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 221 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 221

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb39c2014
	bne sp, a0, fail
	li sp, 0xffffffffd10e950a
	bne sp, a1, fail
	li sp, 0x59ce100a
	bne sp, a2, fail
	li sp, 0x4d838b0a
	bne sp, a3, fail
	li sp, 0xffffffffb39c2014
	bne sp, a4, fail
	li sp, 0xffffffffd10e950a
	bne sp, a5, fail
	li sp, 0x59ce100a
	bne sp, a6, fail
	li sp, 0x4d838b0a
	bne sp, a7, fail
	li sp, 0x14650190
	bne sp, s2, fail
	li sp, 0xfffffffff7dca464
	bne sp, s3, fail
	li sp, 0xffffffffc5194064
	bne sp, s4, fail
	li sp, 0xffffffff9bbfdc64
	bne sp, s5, fail
	li sp, 0xffffffffe4a52060
	bne sp, s6, fail
	li sp, 0xffffffffa4536018
	bne sp, s7, fail
	li sp, 0xffffffffb9294818
	bne sp, s8, fail
	li sp, 0xffffffffbddb3018
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 222 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 222

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffdd591a0a
	bne sp, a0, fail
	li sp, 0x1b93950a
	bne sp, a1, fail
	li sp, 0xffffffffef4bb834
	bne sp, a2, fail
	li sp, 0x40a4a464
	bne sp, a3, fail
	li sp, 0xffffffffdd591a0a
	bne sp, a4, fail
	li sp, 0x1b93950a
	bne sp, a5, fail
	li sp, 0xffffffffef4bb834
	bne sp, a6, fail
	li sp, 0x40a4a464
	bne sp, a7, fail
	li sp, 0x619a0864
	bne sp, s2, fail
	li sp, 0xffffffff9c40a464
	bne sp, s3, fail
	li sp, 0xffffffff8b02ca90
	bne sp, s4, fail
	li sp, 0x9b04710
	bne sp, s5, fail
	li sp, 0xffffffffe7b97818
	bne sp, s6, fail
	li sp, 0x46b6018
	bne sp, s7, fail
	li sp, 0xffffffff947e4660
	bne sp, s8, fail
	li sp, 0xfffffffffc40e960
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 223 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 108(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 223

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffff99e76af6
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x6ae95f5c
	bne sp, a0, fail
	li sp, 0xfffffffff7526756
	bne sp, a1, fail
	li sp, 0xffffffff9704016a
	bne sp, a2, fail
	li sp, 0xffffffffc29ba2ac
	bne sp, a3, fail
	li sp, 0x6ae95f5c
	bne sp, a4, fail
	li sp, 0xfffffffff7526756
	bne sp, a5, fail
	li sp, 0xffffffff9704016a
	bne sp, a6, fail
	li sp, 0xffffffffc29ba2ac
	bne sp, a7, fail
	li sp, 0xffffffffe8fd6910
	bne sp, s2, fail
	li sp, 0x50ce50e4
	bne sp, s3, fail
	li sp, 0x1751ffe4
	bne sp, s4, fail
	li sp, 0x13a62390
	bne sp, s5, fail
	li sp, 0x2e739560
	bne sp, s6, fail
	li sp, 0x557c2318
	bne sp, s7, fail
	li sp, 0xffffffff877c4d18
	bne sp, s8, fail
	li sp, 0xffffffffd34fcc60
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 224 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 224

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x22625500
	bne sp, a1, fail
	li sp, 0xffffffffa247ab00
	bne sp, a2, fail
	li sp, 0x7fe55600
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x22625500
	bne sp, a5, fail
	li sp, 0xffffffffa247ab00
	bne sp, a6, fail
	li sp, 0x7fe55600
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x30390000
	bne sp, s3, fail
	li sp, 0x4c390000
	bne sp, s4, fail
	li sp, 0xfffffffff8e40000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffffa9da0000
	bne sp, s7, fail
	li sp, 0x41da0000
	bne sp, s8, fail
	li sp, 0xffffffffd7680000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 225 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 225

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x62550000
	bne sp, a0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, a1, fail
	li sp, 0x702a1aaa
	bne sp, a2, fail
	li sp, 0xffffffffe0898954
	bne sp, a3, fail
	li sp, 0x62550000
	bne sp, a4, fail
	li sp, 0xfffffffff044c4aa
	bne sp, a5, fail
	li sp, 0x702a1aaa
	bne sp, a6, fail
	li sp, 0xffffffffe0898954
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffffd164c0e4
	bne sp, s3, fail
	li sp, 0xffffffff828ef8e4
	bne sp, s4, fail
	li sp, 0x45930390
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x2d26a768
	bne sp, s7, fail
	li sp, 0x60fd768
	bne sp, s8, fail
	li sp, 0xffffffffb49a9da0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 226 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 226

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffd0ce4dfe
	bne sp, a0, fail
	li sp, 0xffffffff91e160a6
	bne sp, a1, fail
	li sp, 0xffffffff82262550
	bne sp, a2, fail
	li sp, 0x23c2c14c
	bne sp, a3, fail
	li sp, 0xffffffffd0ce4dfe
	bne sp, a4, fail
	li sp, 0xffffffff91e160a6
	bne sp, a5, fail
	li sp, 0xffffffff82262550
	bne sp, a6, fail
	li sp, 0x23c2c14c
	bne sp, a7, fail
	li sp, 0x5c8ac804
	bne sp, s2, fail
	li sp, 0x1448eba4
	bne sp, s3, fail
	li sp, 0x59303900
	bne sp, s4, fail
	li sp, 0x5123ae90
	bne sp, s5, fail
	li sp, 0xffffffff965be2a8
	bne sp, s6, fail
	li sp, 0xffffffffa4660ae8
	bne sp, s7, fail
	li sp, 0x49a9da00
	bne sp, s8, fail
	li sp, 0xffffffff91982ba0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 227 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 227

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x140785f6
	bne sp, a0, fail
	li sp, 0xffffffffc05db560
	bne sp, a1, fail
	li sp, 0xffffffffb0a27a0a
	bne sp, a2, fail
	li sp, 0x523f1606
	bne sp, a3, fail
	li sp, 0x140785f6
	bne sp, a4, fail
	li sp, 0xffffffffc05db560
	bne sp, a5, fail
	li sp, 0xffffffffb0a27a0a
	bne sp, a6, fail
	li sp, 0x523f1606
	bne sp, a7, fail
	li sp, 0x98d8864
	bne sp, s2, fail
	li sp, 0x4840e400
	bne sp, s3, fail
	li sp, 0x6ed58864
	bne sp, s4, fail
	li sp, 0xffffffffb0d90824
	bne sp, s5, fail
	li sp, 0xffffffffaef92268
	bne sp, s6, fail
	li sp, 0x39a76800
	bne sp, s7, fail
	li sp, 0x10c92268
	bne sp, s8, fail
	li sp, 0xffffffff83eaf7e8
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 228 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 228

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x4283dab0
	bne sp, a0, fail
	li sp, 0x396ed58
	bne sp, a1, fail
	li sp, 0xfffffffff3dbb202
	bne sp, a2, fail
	li sp, 0xffffffffe42076ac
	bne sp, a3, fail
	li sp, 0x4283dab0
	bne sp, a4, fail
	li sp, 0x396ed58
	bne sp, a5, fail
	li sp, 0xfffffffff3dbb202
	bne sp, a6, fail
	li sp, 0xffffffffe42076ac
	bne sp, a7, fail
	li sp, 0x4af03900
	bne sp, s2, fail
	li sp, 0xf2c0e40
	bne sp, s3, fail
	li sp, 0xffffffffd732c804
	bne sp, s4, fail
	li sp, 0x42030390
	bne sp, s5, fail
	li sp, 0xffffffffd329da00
	bne sp, s6, fail
	li sp, 0xffffffff972a7680
	bne sp, s7, fail
	li sp, 0xffffffffa9ebe2a8
	bne sp, s8, fail
	li sp, 0x16fa9da0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 229 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 229

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x643b20ac
	bne sp, a0, fail
	li sp, 0xffffffffd4653b56
	bne sp, a1, fail
	li sp, 0x321d9056
	bne sp, a2, fail
	li sp, 0x547fe556
	bne sp, a3, fail
	li sp, 0x643b20ac
	bne sp, a4, fail
	li sp, 0xffffffffd4653b56
	bne sp, a5, fail
	li sp, 0x321d9056
	bne sp, a6, fail
	li sp, 0x547fe556
	bne sp, a7, fail
	li sp, 0x73737390
	bne sp, s2, fail
	li sp, 0x4f9cc0e4
	bne sp, s3, fail
	li sp, 0xffffffff9cdcdce4
	bne sp, s4, fail
	li sp, 0xffffffffc8c6f8e4
	bne sp, s5, fail
	li sp, 0xffffffffc164fda0
	bne sp, s6, fail
	li sp, 0xffffffffde56a768
	bne sp, s7, fail
	li sp, 0xffffffffb0593f68
	bne sp, s8, fail
	li sp, 0xffffffff873fd768
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 230 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 230

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb202e656
	bne sp, a0, fail
	li sp, 0x72103b56
	bne sp, a1, fail
	li sp, 0x637cd68c
	bne sp, a2, fail
	li sp, 0x6ae95f5c
	bne sp, a3, fail
	li sp, 0xffffffffb202e656
	bne sp, a4, fail
	li sp, 0x72103b56
	bne sp, a5, fail
	li sp, 0x637cd68c
	bne sp, a6, fail
	li sp, 0x6ae95f5c
	bne sp, a7, fail
	li sp, 0x96a4e4
	bne sp, s2, fail
	li sp, 0x1080c0e4
	bne sp, s3, fail
	li sp, 0xffffffffd36e5c90
	bne sp, s4, fail
	li sp, 0xffffffffe8fd6910
	bne sp, s5, fail
	li sp, 0x46d80f68
	bne sp, s6, fail
	li sp, 0xffffffff85bea768
	bne sp, s7, fail
	li sp, 0x7c67b7a0
	bne sp, s8, fail
	li sp, 0xffffffffa4f804a0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 231 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 112(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 231

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xfffffffff044c4aa
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffd164c0e4
	bne sp, a0, fail
	li sp, 0xbfc724a
	bne sp, a1, fail
	li sp, 0x13c378f6
	bne sp, a2, fail
	li sp, 0xffffffff85b6d094
	bne sp, a3, fail
	li sp, 0xffffffffd164c0e4
	bne sp, a4, fail
	li sp, 0xbfc724a
	bne sp, a5, fail
	li sp, 0x13c378f6
	bne sp, a6, fail
	li sp, 0xffffffff85b6d094
	bne sp, a7, fail
	li sp, 0xffffffff8b76cb10
	bne sp, s2, fail
	li sp, 0xffffffff90b5fd64
	bne sp, s3, fail
	li sp, 0x3eb8c64
	bne sp, s4, fail
	li sp, 0x460d590
	bne sp, s5, fail
	li sp, 0xffffffff809b18a0
	bne sp, s6, fail
	li sp, 0x7d6ad468
	bne sp, s7, fail
	li sp, 0xfffffffffc77ca68
	bne sp, s8, fail
	li sp, 0xffffffffc61011a0
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 232 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 232

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x5fb5c880
	bne sp, a1, fail
	li sp, 0xbdb3780
	bne sp, a2, fail
	li sp, 0xffffffffac256f00
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x5fb5c880
	bne sp, a5, fail
	li sp, 0xbdb3780
	bne sp, a6, fail
	li sp, 0xffffffffac256f00
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x22084000
	bne sp, s3, fail
	li sp, 0x1084000
	bne sp, s4, fail
	li sp, 0x46210000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x796c4000
	bne sp, s7, fail
	li sp, 0xffffffffc86c4000
	bne sp, s8, fail
	li sp, 0xffffffff83b10000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 233 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 233

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffb5c88000
	bne sp, a0, fail
	li sp, 0x46bf6b91
	bne sp, a1, fail
	li sp, 0xfffffffff2e4da91
	bne sp, a2, fail
	li sp, 0xffffffff8d7ed722
	bne sp, a3, fail
	li sp, 0xffffffffb5c88000
	bne sp, a4, fail
	li sp, 0x46bf6b91
	bne sp, a5, fail
	li sp, 0xfffffffff2e4da91
	bne sp, a6, fail
	li sp, 0xffffffff8d7ed722
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0xfffffffffb908821
	bne sp, s3, fail
	li sp, 0x30e34621
	bne sp, s4, fail
	li sp, 0xffffffffee422084
	bne sp, s5, fail
	li sp, 0x40000000
	bne sp, s6, fail
	li sp, 0x7c61e5b1
	bne sp, s7, fail
	li sp, 0x7a983b1
	bne sp, s8, fail
	li sp, 0xfffffffff18796c4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 234 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 234

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffd43e42b3
	bne sp, a0, fail
	li sp, 0xffffffffef3bf0f7
	bne sp, a1, fail
	li sp, 0x35fb5c88
	bne sp, a2, fail
	li sp, 0xffffffffde77e1ee
	bne sp, a3, fail
	li sp, 0xffffffffd43e42b3
	bne sp, a4, fail
	li sp, 0xffffffffef3bf0f7
	bne sp, a5, fail
	li sp, 0x35fb5c88
	bne sp, a6, fail
	li sp, 0xffffffffde77e1ee
	bne sp, a7, fail
	li sp, 0xffffffffd814c929
	bne sp, s2, fail
	li sp, 0x26aa0e51
	bne sp, s3, fail
	li sp, 0xffffffffe4220840
	bne sp, s4, fail
	li sp, 0xffffffff9aa83944
	bne sp, s5, fail
	li sp, 0x5f711339
	bne sp, s6, fail
	li sp, 0xffffffffcebcf6e1
	bne sp, s7, fail
	li sp, 0x18796c40
	bne sp, s8, fail
	li sp, 0x3af3db84
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 235 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 235

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x25374d7f
	bne sp, a0, fail
	li sp, 0xffffffffff9a46f0
	bne sp, a1, fail
	li sp, 0x4659b281
	bne sp, a2, fail
	li sp, 0xffffffffeed637e7
	bne sp, a3, fail
	li sp, 0x25374d7f
	bne sp, a4, fail
	li sp, 0xffffffffff9a46f0
	bne sp, a5, fail
	li sp, 0x4659b281
	bne sp, a6, fail
	li sp, 0xffffffffeed637e7
	bne sp, a7, fail
	li sp, 0x1a07a501
	bne sp, s2, fail
	li sp, 0xffffffff8c682100
	bne sp, s3, fail
	li sp, 0x2629a501
	bne sp, s4, fail
	li sp, 0x6691271
	bne sp, s5, fail
	li sp, 0x520ae091
	bne sp, s6, fail
	li sp, 0xffffffffabc5b100
	bne sp, s7, fail
	li sp, 0x674ce091
	bne sp, s8, fail
	li sp, 0x3487ad01
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 236 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 236

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x3595a378
	bne sp, a0, fail
	li sp, 0x509351bc
	bne sp, a1, fail
	li sp, 0xffffffff9752bd4d
	bne sp, a2, fail
	li sp, 0xffffffffde1228de
	bne sp, a3, fail
	li sp, 0x3595a378
	bne sp, a4, fail
	li sp, 0x509351bc
	bne sp, a5, fail
	li sp, 0xffffffff9752bd4d
	bne sp, a6, fail
	li sp, 0xffffffffde1228de
	bne sp, a7, fail
	li sp, 0x62120840
	bne sp, s2, fail
	li sp, 0x78008210
	bne sp, s3, fail
	li sp, 0xffffffffa74ec929
	bne sp, s4, fail
	li sp, 0xffffffffcdbe2084
	bne sp, s5, fail
	li sp, 0xffffffffbd696c40
	bne sp, s6, fail
	li sp, 0xffffffff98965b10
	bne sp, s7, fail
	li sp, 0xfffffffffd4b1339
	bne sp, s8, fail
	li sp, 0x5ac396c4
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 237 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 237

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x31ecb9de
	bne sp, a0, fail
	li sp, 0x24d1946f
	bne sp, a1, fail
	li sp, 0x18f65cef
	bne sp, a2, fail
	li sp, 0x78ac256f
	bne sp, a3, fail
	li sp, 0x31ecb9de
	bne sp, a4, fail
	li sp, 0x24d1946f
	bne sp, a5, fail
	li sp, 0x18f65cef
	bne sp, a6, fail
	li sp, 0x78ac256f
	bne sp, a7, fail
	li sp, 0x34429c84
	bne sp, s2, fail
	li sp, 0xffffffffeb4e8821
	bne sp, s3, fail
	li sp, 0xffffffff8d10a721
	bne sp, s4, fail
	li sp, 0x62a14621
	bne sp, s5, fail
	li sp, 0x4fa1d2c4
	bne sp, s6, fail
	li sp, 0xffffffffb0ffe5b1
	bne sp, s7, fail
	li sp, 0xffffffff93e874b1
	bne sp, s8, fail
	li sp, 0xffffffff9e4783b1
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 238 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 238

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffc51bcbef
	bne sp, a0, fail
	li sp, 0x6f09146f
	bne sp, a1, fail
	li sp, 0x5aef140e
	bne sp, a2, fail
	li sp, 0xfffffffff7526756
	bne sp, a3, fail
	li sp, 0xffffffffc51bcbef
	bne sp, a4, fail
	li sp, 0x6f09146f
	bne sp, a5, fail
	li sp, 0x5aef140e
	bne sp, a6, fail
	li sp, 0xfffffffff7526756
	bne sp, a7, fail
	li sp, 0x7cdee921
	bne sp, s2, fail
	li sp, 0xffffffffb36f8821
	bne sp, s3, fail
	li sp, 0x4bb630c4
	bne sp, s4, fail
	li sp, 0x50ce50e4
	bne sp, s5, fail
	li sp, 0xffffffffdb51d6b1
	bne sp, s6, fail
	li sp, 0xffffffffd6b0e5b1
	bne sp, s7, fail
	li sp, 0x2cf8b04
	bne sp, s8, fail
	li sp, 0xffffffffb2c71d24
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 239 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 116(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 239

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x46bf6b91
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xbfc724a
	bne sp, a0, fail
	li sp, 0xfffffffffb908821
	bne sp, a1, fail
	li sp, 0x3fef58ff
	bne sp, a2, fail
	li sp, 0x5b810e42
	bne sp, a3, fail
	li sp, 0xbfc724a
	bne sp, a4, fail
	li sp, 0xfffffffffb908821
	bne sp, a5, fail
	li sp, 0x3fef58ff
	bne sp, a6, fail
	li sp, 0x5b810e42
	bne sp, a7, fail
	li sp, 0xffffffff90b5fd64
	bne sp, s2, fail
	li sp, 0x23831441
	bne sp, s3, fail
	li sp, 0xffffffffcd124e01
	bne sp, s4, fail
	li sp, 0x4b4f4904
	bne sp, s5, fail
	li sp, 0x6d9951a4
	bne sp, s6, fail
	li sp, 0xffffffffc934a3d1
	bne sp, s7, fail
	li sp, 0x46b79991
	bne sp, s8, fail
	li sp, 0x5d690744
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 240 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 240

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0xffffffffaf49c780
	bne sp, a1, fail
	li sp, 0xffffffffe4453880
	bne sp, a2, fail
	li sp, 0x34fb7100
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0xffffffffaf49c780
	bne sp, a5, fail
	li sp, 0xffffffffe4453880
	bne sp, a6, fail
	li sp, 0x34fb7100
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0x62784000
	bne sp, s3, fail
	li sp, 0xffffffff81784000
	bne sp, s4, fail
	li sp, 0xffffffffc7e10000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0xffffffff8debc000
	bne sp, s7, fail
	li sp, 0xffffffffdeebc000
	bne sp, s8, fail
	li sp, 0xffffffffd9af0000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 241 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 241

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x49c78000
	bne sp, a0, fail
	li sp, 0xffffffffc15e938f
	bne sp, a1, fail
	li sp, 0xfffffffff65a048f
	bne sp, a2, fail
	li sp, 0xffffffff82bd271e
	bne sp, a3, fail
	li sp, 0x49c78000
	bne sp, a4, fail
	li sp, 0xffffffffc15e938f
	bne sp, a5, fail
	li sp, 0xfffffffff65a048f
	bne sp, a6, fail
	li sp, 0xffffffff82bd271e
	bne sp, a7, fail
	li sp, 0x40000000
	bne sp, s2, fail
	li sp, 0x501189e1
	bne sp, s3, fail
	li sp, 0x8a0c7e1
	bne sp, s4, fail
	li sp, 0x40462784
	bne sp, s5, fail
	li sp, 0xffffffffc0000000
	bne sp, s6, fail
	li sp, 0xd9637af
	bne sp, s7, fail
	li sp, 0x2a33d9af
	bne sp, s8, fail
	li sp, 0x3658debc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 242 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 242

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x441bbaad
	bne sp, a0, fail
	li sp, 0x499608e9
	bne sp, a1, fail
	li sp, 0xaf49c78
	bne sp, a2, fail
	li sp, 0xffffffff932c11d2
	bne sp, a3, fail
	li sp, 0x441bbaad
	bne sp, a4, fail
	li sp, 0x499608e9
	bne sp, a5, fail
	li sp, 0xaf49c78
	bne sp, a6, fail
	li sp, 0xffffffff932c11d2
	bne sp, a7, fail
	li sp, 0xffffffffd09dd8e9
	bne sp, s2, fail
	li sp, 0x535b6411
	bne sp, s3, fail
	li sp, 0x4627840
	bne sp, s4, fail
	li sp, 0x4d6d9044
	bne sp, s5, fail
	li sp, 0x7a47f527
	bne sp, s6, fail
	li sp, 0xffffffff99c0a87f
	bne sp, s7, fail
	li sp, 0x658debc0
	bne sp, s8, fail
	li sp, 0x6702a1fc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 243 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 243

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x548aa561
	bne sp, a0, fail
	li sp, 0x7da5c710
	bne sp, a1, fail
	li sp, 0x3f045a9f
	bne sp, a2, fail
	li sp, 0xffffffffc73bcff9
	bne sp, a3, fail
	li sp, 0x548aa561
	bne sp, a4, fail
	li sp, 0x7da5c710
	bne sp, a5, fail
	li sp, 0x3f045a9f
	bne sp, a6, fail
	li sp, 0xffffffffc73bcff9
	bne sp, a7, fail
	li sp, 0x5f6a2ec1
	bne sp, s2, fail
	li sp, 0xffffffffd569e100
	bne sp, s3, fail
	li sp, 0x370c2ec1
	bne sp, s4, fail
	li sp, 0xffffffffa3baa031
	bne sp, s5, fail
	li sp, 0xfffffffff106f0cf
	bne sp, s6, fail
	li sp, 0xffffffffa057af00
	bne sp, s7, fail
	li sp, 0x6a84f0cf
	bne sp, s8, fail
	li sp, 0x62399e5f
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 244 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 244

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff889a6388
	bne sp, a0, fail
	li sp, 0xffffffff8e14b1c4
	bne sp, a1, fail
	li sp, 0x4f734553
	bne sp, a2, fail
	li sp, 0x10d1d8e2
	bne sp, a3, fail
	li sp, 0xffffffff889a6388
	bne sp, a4, fail
	li sp, 0xffffffff8e14b1c4
	bne sp, a5, fail
	li sp, 0x4f734553
	bne sp, a6, fail
	li sp, 0x10d1d8e2
	bne sp, a7, fail
	li sp, 0x66527840
	bne sp, s2, fail
	li sp, 0xffffffffb2109e10
	bne sp, s3, fail
	li sp, 0xffffffff9557d8e9
	bne sp, s4, fail
	li sp, 0x18c22784
	bne sp, s5, fail
	li sp, 0xffffffffea9debc0
	bne sp, s6, fail
	li sp, 0x1beb7af0
	bne sp, s7, fail
	li sp, 0x2c2df527
	bne sp, s8, fail
	li sp, 0x579cdebc
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 245 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 245

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffdbd667e2
	bne sp, a0, fail
	li sp, 0xffffffffd2306c71
	bne sp, a1, fail
	li sp, 0xffffffffedeb33f1
	bne sp, a2, fail
	li sp, 0xffffffff9d34fb71
	bne sp, a3, fail
	li sp, 0xffffffffdbd667e2
	bne sp, a4, fail
	li sp, 0xffffffffd2306c71
	bne sp, a5, fail
	li sp, 0xffffffffedeb33f1
	bne sp, a6, fail
	li sp, 0xffffffff9d34fb71
	bne sp, a7, fail
	li sp, 0xffffffff83ffa384
	bne sp, s2, fail
	li sp, 0x3c4f89e1
	bne sp, s3, fail
	li sp, 0xffffffffa0ffe8e1
	bne sp, s4, fail
	li sp, 0xffffffffb6dec7e1
	bne sp, s5, fail
	li sp, 0x152922bc
	bne sp, s6, fail
	li sp, 0xffffffff9e3837af
	bne sp, s7, fail
	li sp, 0x54a48af
	bne sp, s8, fail
	li sp, 0x18d5d9af
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 246 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 246

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x22e6a4f1
	bne sp, a0, fail
	li sp, 0xffffffff8868ec71
	bne sp, a1, fail
	li sp, 0xffffffffbe6cc3b2
	bne sp, a2, fail
	li sp, 0xffffffff9704016a
	bne sp, a3, fail
	li sp, 0x22e6a4f1
	bne sp, a4, fail
	li sp, 0xffffffff8868ec71
	bne sp, a5, fail
	li sp, 0xffffffffbe6cc3b2
	bne sp, a6, fail
	li sp, 0xffffffff9704016a
	bne sp, a7, fail
	li sp, 0xffffffffcf51aae1
	bne sp, s2, fail
	li sp, 0x63089e1
	bne sp, s3, fail
	li sp, 0xffffffffebc8a7c4
	bne sp, s4, fail
	li sp, 0x1751ffe4
	bne sp, s5, fail
	li sp, 0x135ba6af
	bne sp, s6, fail
	li sp, 0xffffffff95e737af
	bne sp, s7, fail
	li sp, 0x4b63427c
	bne sp, s8, fail
	li sp, 0xfffffffff675dc5c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 247 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 120(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 247

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0xffffffffc15e938f
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x13c378f6
	bne sp, a0, fail
	li sp, 0x3fef58ff
	bne sp, a1, fail
	li sp, 0x501189e1
	bne sp, a2, fail
	li sp, 0x490473fe
	bne sp, a3, fail
	li sp, 0x13c378f6
	bne sp, a4, fail
	li sp, 0x3fef58ff
	bne sp, a5, fail
	li sp, 0x501189e1
	bne sp, a6, fail
	li sp, 0x490473fe
	bne sp, a7, fail
	li sp, 0x3eb8c64
	bne sp, s2, fail
	li sp, 0xffffffffcd124e01
	bne sp, s3, fail
	li sp, 0x3a2497c1
	bne sp, s4, fail
	li sp, 0xffffffffb07e3004
	bne sp, s5, fail
	li sp, 0x62e8d7dc
	bne sp, s6, fail
	li sp, 0x7562258f
	bne sp, s7, fail
	li sp, 0xffffffffb77297cf
	bne sp, s8, fail
	li sp, 0xffffffffb1871e3c
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 248 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 0
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 248

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	bne zero, a0, fail
	li sp, 0x39fa9100
	bne sp, a1, fail
	li sp, 0xffffffffbb276f00
	bne sp, a2, fail
	li sp, 0xffffffff812cde00
	bne sp, a3, fail
	bne zero, a4, fail
	li sp, 0x39fa9100
	bne sp, a5, fail
	li sp, 0xffffffffbb276f00
	bne sp, a6, fail
	li sp, 0xffffffff812cde00
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffff86210000
	bne sp, s3, fail
	li sp, 0x2210000
	bne sp, s4, fail
	li sp, 0x10840000
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x65620000
	bne sp, s7, fail
	li sp, 0xffffffffdd620000
	bne sp, s8, fail
	li sp, 0xffffffff85880000
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 249 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 16
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 249

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffffa910000
	bne sp, a0, fail
	li sp, 0x5273f522
	bne sp, a1, fail
	li sp, 0xffffffffd3a0d322
	bne sp, a2, fail
	li sp, 0xffffffffa4e7ea44
	bne sp, a3, fail
	li sp, 0xfffffffffa910000
	bne sp, a4, fail
	li sp, 0x5273f522
	bne sp, a5, fail
	li sp, 0xffffffffd3a0d322
	bne sp, a6, fail
	li sp, 0xffffffffa4e7ea44
	bne sp, a7, fail
	bne zero, s2, fail
	li sp, 0xffffffffef461884
	bne sp, s3, fail
	li sp, 0xffffffffa4a11084
	bne sp, s4, fail
	li sp, 0xffffffffbd186210
	bne sp, s5, fail
	bne zero, s6, fail
	li sp, 0x28119588
	bne sp, s7, fail
	li sp, 0xffffffffb57e8588
	bne sp, s8, fail
	li sp, 0xffffffffa0465620
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 250 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 32
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 250

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xfffffffff75bdf66
	bne sp, a0, fail
	li sp, 0x412bb3ee
	bne sp, a1, fail
	li sp, 0xffffffff939fa910
	bne sp, a2, fail
	li sp, 0xffffffff825767dc
	bne sp, a3, fail
	li sp, 0xfffffffff75bdf66
	bne sp, a4, fail
	li sp, 0x412bb3ee
	bne sp, a5, fail
	li sp, 0xffffffff939fa910
	bne sp, a6, fail
	li sp, 0xffffffff825767dc
	bne sp, a7, fail
	li sp, 0x6976dca4
	bne sp, s2, fail
	li sp, 0xffffffffcc6ab144
	bne sp, s3, fail
	li sp, 0xffffffffd1862100
	bne sp, s4, fail
	li sp, 0x31aac510
	bne sp, s5, fail
	li sp, 0x689e41c8
	bne sp, s6, fail
	li sp, 0xffffffffab5d9f08
	bne sp, s7, fail
	li sp, 0x4656200
	bne sp, s8, fail
	li sp, 0xffffffffad767c20
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 251 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 48
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 251

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffd4cb5cfe
	bne sp, a0, fail
	li sp, 0xffffffffcde2ade0
	bne sp, a1, fail
	li sp, 0x2056a302
	bne sp, a2, fail
	li sp, 0xf0e61ce
	bne sp, a3, fail
	li sp, 0xffffffffd4cb5cfe
	bne sp, a4, fail
	li sp, 0xffffffffcde2ade0
	bne sp, a5, fail
	li sp, 0x2056a302
	bne sp, a6, fail
	li sp, 0xf0e61ce
	bne sp, a7, fail
	li sp, 0x4c9b8c04
	bne sp, s2, fail
	li sp, 0x35988400
	bne sp, s3, fail
	li sp, 0x6d238c04
	bne sp, s4, fail
	li sp, 0xfffffffffbe5c1c4
	bne sp, s5, fail
	li sp, 0x37746c88
	bne sp, s6, fail
	li sp, 0x60958800
	bne sp, s7, fail
	li sp, 0xffffffffb1846c88
	bne sp, s8, fail
	li sp, 0x2a005008
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 252 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 64
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 252

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x618256f0
	bne sp, a0, fail
	li sp, 0xffffffffab522b78
	bne sp, a1, fail
	li sp, 0xfffffffffdc6209a
	bne sp, a2, fail
	li sp, 0x503a15bc
	bne sp, a3, fail
	li sp, 0x618256f0
	bne sp, a4, fail
	li sp, 0xffffffffab522b78
	bne sp, a5, fail
	li sp, 0xfffffffffdc6209a
	bne sp, a6, fail
	li sp, 0x503a15bc
	bne sp, a7, fail
	li sp, 0x49462100
	bne sp, s2, fail
	li sp, 0x30418840
	bne sp, s3, fail
	li sp, 0xffffffffd65edca4
	bne sp, s4, fail
	li sp, 0x5b086210
	bne sp, s5, fail
	li sp, 0xffffffffabe56200
	bne sp, s6, fail
	li sp, 0xffffffffd4d95880
	bne sp, s7, fail
	li sp, 0xffffffffe76e41c8
	bne sp, s8, fail
	li sp, 0x4a265620
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 253 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 80
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 253

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffffcf0d37bc
	bne sp, a0, fail
	li sp, 0xffffffffa2ae0ade
	bne sp, a1, fail
	li sp, 0xffffffffe7869bde
	bne sp, a2, fail
	li sp, 0x21812cde
	bne sp, a3, fail
	li sp, 0xffffffffcf0d37bc
	bne sp, a4, fail
	li sp, 0xffffffffa2ae0ade
	bne sp, a5, fail
	li sp, 0xffffffffe7869bde
	bne sp, a6, fail
	li sp, 0x21812cde
	bne sp, a7, fail
	li sp, 0xffffffffbd3a5210
	bne sp, s2, fail
	li sp, 0xffffffffbe3e1884
	bne sp, s3, fail
	li sp, 0x2f4e9484
	bne sp, s4, fail
	li sp, 0x7b991084
	bne sp, s5, fail
	li sp, 0xffffffffef783620
	bne sp, s6, fail
	li sp, 0xfffffffffd019588
	bne sp, s7, fail
	li sp, 0x7bde0d88
	bne sp, s8, fail
	li sp, 0xffffffff9a6e8588
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 254 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 96
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 254

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0x68b379de
	bne sp, a0, fail
	li sp, 0xffffffffa81d0ade
	bne sp, a1, fail
	li sp, 0x76698c1c
	bne sp, a2, fail
	li sp, 0xffffffffc29ba2ac
	bne sp, a3, fail
	li sp, 0x68b379de
	bne sp, a4, fail
	li sp, 0xffffffffa81d0ade
	bne sp, a5, fail
	li sp, 0x76698c1c
	bne sp, a6, fail
	li sp, 0xffffffffc29ba2ac
	bne sp, a7, fail
	li sp, 0x6779c84
	bne sp, s2, fail
	li sp, 0xffffffffd6c21884
	bne sp, s3, fail
	li sp, 0xba6a310
	bne sp, s4, fail
	li sp, 0x13a62390
	bne sp, s5, fail
	li sp, 0xffffffffebf91d88
	bne sp, s6, fail
	li sp, 0xffffffff92899588
	bne sp, s7, fail
	li sp, 0x665ff820
	bne sp, s8, fail
	li sp, 0xffffffffb5c98920
	bne sp, s9, fail

	#==================================================================================================
	# Test Case 255 (rv32v_x_vl32e32m4d1_selfcheck.rb:56)

	la t0, data
	lw t2, 124(t0)
	la t1, end
	sw t2, 0(t1)
	sw t2, 4(t1)
	sw t2, 8(t1)
	sw t2, 12(t1)
	vlw.v v28, (t1)
	la t1, data
	addi t1, t1, 112
	vlw.v v8, (t1)
	vlw.v v12, (t1)
	vmul.vv v0, v8, v28
	vmul.vv v4, v28, v12
	vmul.vv v8, v0, v4
	vmul.vv v12, v8, v28
	la t1, end
	vsw.v v0, (t1)
	addi t1, t1, 16
	vsw.v v4, (t1)
	addi t1, t1, 16
	vsw.v v8, (t1)
	addi t1, t1, 16
	vsw.v v12, (t1)
	addi t1, t1, 16
	la t1, end
	lw a0, 0(t1)
	lw a1, 4(t1)
	lw a2, 8(t1)
	lw a3, 12(t1)
	lw a4, 16(t1)
	lw a5, 20(t1)
	lw a6, 24(t1)
	lw a7, 28(t1)
	lw s2, 32(t1)
	lw s3, 36(t1)
	lw s4, 40(t1)
	lw s5, 44(t1)
	lw s6, 48(t1)
	lw s7, 52(t1)
	lw s8, 56(t1)
	lw s9, 60(t1)

	#==================================================================================================
	# Self-Checks for Test Case 255

	li sp, 0x80022000
	bne sp, t0, fail
	li sp, 0x5273f522
	bne sp, t2, fail
	li sp, 0x80022080
	bne sp, t1, fail
	li sp, 0xffffffff85b6d094
	bne sp, a0, fail
	li sp, 0x5b810e42
	bne sp, a1, fail
	li sp, 0x490473fe
	bne sp, a2, fail
	li sp, 0xffffffffef461884
	bne sp, a3, fail
	li sp, 0xffffffff85b6d094
	bne sp, a4, fail
	li sp, 0x5b810e42
	bne sp, a5, fail
	li sp, 0x490473fe
	bne sp, a6, fail
	li sp, 0xffffffffef461884
	bne sp, a7, fail
	li sp, 0x460d590
	bne sp, s2, fail
	li sp, 0x4b4f4904
	bne sp, s3, fail
	li sp, 0xffffffffb07e3004
	bne sp, s4, fail
	li sp, 0xffffffffe2890410
	bne sp, s5, fail
	li sp, 0x50ef2d20
	bne sp, s6, fail
	li sp, 0xfffffffff6348688
	bne sp, s7, fail
	li sp, 0xe823488
	bne sp, s8, fail
	li sp, 0x2a45da20
	bne sp, s9, fail

	#==================================================================================================
	# External Code (null)


	#==================================================================================================
	# Epilogue (riscv_base.rb:290)

	j pass
fail:
	fence
1:
	beqz gp, 1b
	sll gp, gp, ra
	or gp, gp, ra
	ecall
pass:
	fence
	li gp, 0x1
	ecall
	unimp

	#==================================================================================================
	# Data

	#============================================= .data ==============================================
	.data

	#========================================== Global Data ===========================================
	.align 4
	.pushsection .tohost,"aw",@progbits
	.align 8; .global tohost; tohost: .dword 0;
	.align 8; .global fromhost; fromhost: .dword 0;
	.popsection;
	.align 4
	.globl begin_signature
begin_signature:

data:
	.word 0x0, 0x80, 0xFF80, 0xFF00, 0x8000, 0x1, 0xFF01, 0x2
	.word 0x3, 0x7, 0x8, 0xE, 0xF, 0xFFF0, 0xFFF1, 0xFFF7
	.word 0xFFF8, 0xFFFC, 0xFFFD, 0xFFFE, 0xFE, 0xFFFF, 0x7F, 0xFF
	.word 0xFF7F, 0x7FFF
	.word 0x58DC02E, 0x99E76AF6
	.word 0xF044C4AA, 0x46BF6B91
	.word 0xC15E938F, 0x5273F522
end:
	.skip 1

	.align 4
	.globl end_signature
end_signature:
	.align 8; .global begin_regstate; begin_regstate:
	.word 128;
	.align 8; .global end_regstate; end_regstate:
	.word 4;
