Screen_Array_BRAM.v,verilog,xil_defaultlib,../../../../../ECEN340_Final/ECEN340_Final.srcs/sources_1/ip/Screen_Array_BRAM/sim/Screen_Array_BRAM.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
