/******************************************************************************
 * Copyright (C) 2022, Advanced Micro Devices, Inc.
 * All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 *  1. Redistributions of source code must retain the above copyright notice,
 *     this list of conditions and the following disclaimer.
 *
 *  2. Redistributions in binary form must reproduce the above copyright
 *     notice, this list of conditions and the following disclaimer in the
 *     documentation and/or other materials provided with the distribution.
 *
 *  3. Neither the name of the copyright holder nor the names of its
 *     contributors may be used to endorse or promote products derived from
 *     this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR
 * CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO,
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS;
 * OR BUSINESS INTERRUPTION). HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR
 * OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF
 * ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * @brief	Rotational Positional Embedding.
 * @author	Josh Monson <joshmonson@microsoft.com>
 *****************************************************************************/

module vv_op #(
	parameter int unsigned  SIMD = 1,
	parameter int unsigned  ELEM_BITS = 32,
	parameter               OP = "mul",
	localparam int unsigned  STREAM_BITS = 8*(1 + (SIMD*ELEM_BITS-1)/8)
) (
	//- Global Control ------------------
	input	logic  ap_clk,
	input	logic  ap_rst_n,

	//- AXI Stream - Input --------------
	output	logic  s_axis_a_tready,
	input	logic  s_axis_a_tvalid,
	input	logic [STREAM_BITS-1:0]  s_axis_a_tdata,

	//- AXI Stream - Input --------------
	output	logic  s_axis_b_tready,
	input	logic  s_axis_b_tvalid,
	input	logic [STREAM_BITS-1:0]  s_axis_b_tdata,

	//- AXI Stream - Output -------------
	input	logic  m_axis_c_tready,
	output	logic  m_axis_c_tvalid,
	output	logic [STREAM_BITS-1:0]  m_axis_c_tdata
);

	logic [ELEM_BITS-1 : 0] results[SIMD];
	logic                           valid;
	logic                          active;

	assign active = s_axis_a_tvalid && s_axis_b_tvalid && m_axis_c_tready;

    genvar i;
	generate
		for (i=0; i<SIMD; i=i+1) begin : vv_mul
			always_ff @(posedge ap_clk) begin
				if (active) begin
					if (OP == "mul") begin
						results[i] <= s_axis_a_tdata[i*ELEM_BITS +: ELEM_BITS] * s_axis_b_tdata[i*ELEM_BITS +: ELEM_BITS];
					end else if (OP == "add") begin
						results[i] <= s_axis_a_tdata[i*ELEM_BITS +: ELEM_BITS] + s_axis_b_tdata[i*ELEM_BITS +: ELEM_BITS];
					end else begin
						results[i] <= 0;
					end
				end
				if (!ap_rst_n) begin
					results[i] <= 0;
				end
			end
			assign m_axis_c_tdata[i*ELEM_BITS +: ELEM_BITS] = results[i];
		end
	endgenerate

	always_ff @(posedge ap_clk) begin
		if (active) begin
			valid <= 1;
		end else begin
			valid <= 0;
		end
		if (!ap_rst_n) begin
			valid <= 0;
		end
	end

	assign m_axis_c_tvalid = valid;
	assign s_axis_a_tready = 1'b1;
	assign s_axis_b_tready = 1'b1;

endmodule

module rope_axi #(
	int unsigned  SEQ_LEN,
	int unsigned  HIDDEN_DIM,
	int unsigned  SIMD,
	int unsigned  ELEM_BITS,

	// INITIALIZE WEIGHTS
	parameter COS_INIT_FILE = "",
	parameter SIN_INIT_FILE = "",

	localparam int unsigned  STREAM_BITS = 8*(1 + (SIMD*ELEM_BITS-1)/8),
	localparam int unsigned  WEIGHT_DEPTH = SEQ_LEN * HIDDEN_DIM
)(
	//- Global Control ------------------
	input	logic  ap_clk,
	input	logic  ap_rst_n,

	//- AXI Stream - Input --------------
	output	logic  s_axis_tready,
	input	logic  s_axis_tvalid,
	input	logic [STREAM_BITS-1:0]  s_axis_tdata,

	//- AXI Stream - Output -------------
	input	logic  m_axis_tready,
	output	logic  m_axis_tvalid,
	output	logic [STREAM_BITS-1:0]  m_axis_tdata
);

  logic  m_axis_c_weights_tready;
  logic  m_axis_c_weights_tvalid;
  logic [STREAM_BITS-1:0]  m_axis_c_weights_tdata;

  memstream #(
	.DEPTH(WEIGHT_DEPTH),
	.WIDTH(STREAM_BITS),
	.INIT_FILE(COS_INIT_FILE),
	.RAM_STYLE("auto")
  ) c_weight (
	.clk(ap_clk),
	.rst(~ap_rst_n),

	// Configuration and readback interface - compatible with ap_memory
	.config_ce(),
	.config_we(),
	.config_address(),
	.config_d0(),

	.config_rack(),
	.config_q0(),

	// Continuous output stream
	.ordy(m_axis_c_weights_tready),
	.ovld(m_axis_c_weights_tvalid),
	.odat(m_axis_c_weights_tdata)
);

  logic  m_axis_c_mul_tready;
  logic  m_axis_c_mul_tvalid;
  logic [STREAM_BITS-1:0]  m_axis_c_mul_tdata;

  vv_op #(
	.SIMD(SIMD),
	.ELEM_BITS(ELEM_BITS),
	.OP("mul")
  ) vv_c_mul_array (
	//- Global Control ------------------
	.ap_clk(ap_clk),
	.ap_rst_n(ap_rst_n),

	//- AXI Stream - Input --------------
	.s_axis_a_tready(s_axis_tready),
	.s_axis_a_tvalid(s_axis_tvalid),
	.s_axis_a_tdata(s_axis_tdata),

	//- AXI Stream - Input --------------
	.s_axis_b_tready(m_axis_c_weights_tready),
	.s_axis_b_tvalid(m_axis_c_weights_tvalid),
	.s_axis_b_tdata(m_axis_c_weights_tdata),

	//- AXI Stream - Output -------------
	.m_axis_c_tready(m_axis_c_mul_tready),
	.m_axis_c_tvalid(m_axis_c_mul_tvalid),
	.m_axis_c_tdata(m_axis_c_mul_tdata)
  );

  logic  m_axis_s_weights_tready;
  logic  m_axis_s_weights_tvalid;
  logic [STREAM_BITS-1:0]  m_axis_s_weights_tdata;

  memstream #(
	.DEPTH(WEIGHT_DEPTH),
	.WIDTH(STREAM_BITS),
	.INIT_FILE(SIN_INIT_FILE),
	.RAM_STYLE("auto")
  ) s_weight (
	.clk(ap_clk),
	.rst(~ap_rst_n),

	// Configuration and readback interface - compatible with ap_memory
	.config_ce(),
	.config_we(),
	.config_address(),
	.config_d0(),

	.config_rack(),
	.config_q0(),

	// Continuous output stream
	.ordy(m_axis_s_weights_tready),
	.ovld(m_axis_s_weights_tvalid),
	.odat(m_axis_s_weights_tdata)
);

  logic  m_axis_s_mul_tready;
  logic  m_axis_s_mul_tvalid;
  logic [STREAM_BITS-1:0]  m_axis_s_mul_tdata;

  vv_op #(
	.SIMD(SIMD),
	.ELEM_BITS(ELEM_BITS),
	.OP("mul")
  ) vv_s_mul_array (
	//- Global Control ------------------
	.ap_clk(ap_clk),
	.ap_rst_n(ap_rst_n),

	//- AXI Stream - Input --------------
	.s_axis_a_tready(s_axis_tready),
	.s_axis_a_tvalid(s_axis_tvalid),
	.s_axis_a_tdata(s_axis_tdata),

	//- AXI Stream - Input --------------
	.s_axis_b_tready(m_axis_s_weights_tready),
	.s_axis_b_tvalid(m_axis_s_weights_tvalid),
	.s_axis_b_tdata(m_axis_s_weights_tdata),

	//- AXI Stream - Output -------------
	.m_axis_c_tready(m_axis_s_mul_tready),
	.m_axis_c_tvalid(m_axis_s_mul_tvalid),
	.m_axis_c_tdata(m_axis_s_mul_tdata)
  );

  vv_op #(
	.SIMD(SIMD),
	.ELEM_BITS(ELEM_BITS),
	.OP("add")
  ) vv_add_array (
	//- Global Control ------------------
	.ap_clk(ap_clk),
	.ap_rst_n(ap_rst_n),

	//- AXI Stream - Input --------------
	.s_axis_a_tready(m_axis_c_mul_tready),
	.s_axis_a_tvalid(m_axis_c_mul_tvalid),
	.s_axis_a_tdata(m_axis_c_mul_tdata),

	//- AXI Stream - Input --------------
	.s_axis_b_tready(m_axis_s_mul_tready),
	.s_axis_b_tvalid(m_axis_s_mul_tvalid),
	.s_axis_b_tdata(m_axis_s_mul_tdata),

	//- AXI Stream - Output -------------
	.m_axis_c_tready(m_axis_tready),
	.m_axis_c_tvalid(m_axis_tvalid),
	.m_axis_c_tdata(m_axis_tdata)
);

endmodule : rope_axi
