// Seed: 3143206557
module module_0 (
    id_1,
    id_2
);
  inout tri id_2;
  output wire id_1;
  assign #(id_2) id_2 = id_2 == id_2;
endmodule
module module_1 #(
    parameter id_22 = 32'd38
) (
    output wire id_0,
    input tri0 id_1,
    output tri1 id_2,
    output wor id_3,
    output tri0 id_4,
    input uwire id_5,
    input supply1 id_6,
    output tri id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri id_10,
    input wor id_11,
    input tri0 id_12,
    input wire id_13,
    output wor id_14
    , id_21,
    input wire id_15,
    output logic id_16,
    output tri1 id_17,
    output supply0 id_18,
    input wand id_19
);
  always force id_17 = id_11 == 1;
  wire _id_22;
  logic [1 'b0 : 1 'b0] id_23 = "";
  always @(posedge -1'b0 & -1) $signed(38);
  ;
  wire [id_22 : {  1  {  -1  ==  1  }  }] id_24 = id_1;
  assign id_14 = id_8;
  wand id_25 = -1;
  always @(id_15 | id_22) id_21 <= -1;
  assign id_24 = id_10;
  module_0 modCall_1 (
      id_24,
      id_25
  );
  assign modCall_1.id_2 = 0;
  supply1 id_26 = (-1);
  always @(posedge id_12 or posedge -1'd0) id_16 = {id_26{-1'b0 == {id_25{1}}}};
endmodule
