/* Generated by Yosys 0.60+95 (git sha1 991e70489, g++ 14.3.0 -fPIC -O3) */

module Q2aFSM2(clk, resetn, r, g);
  input clk;
  wire clk;
  input resetn;
  wire resetn;
  input [3:1] r;
  wire [3:1] r;
  output [3:1] g;
  wire [3:1] g;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [1:0] _06_;
  wire [1:0] _07_;
  wire [1:0] _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire [7:0] _16_;
  wire [7:0] _17_;
  wire [3:0] _18_;
  wire [1:0] _19_;
  wire _20_;
  wire [1:0] _21_;
  wire [1:0] _22_;
  wire [1:0] next_state;
  reg [1:0] state;
  always @(posedge clk)
    if (!resetn) state[0] <= 1'h0;
    else state[0] <= next_state[0];
  always @(posedge clk)
    if (!resetn) state[1] <= 1'h0;
    else state[1] <= next_state[1];
  assign _04_ = ~state[0];
  assign _05_ = ~state[1];
  assign _01_ = _00_ & _15_;
  assign _00_ = _13_ & _14_;
  assign _02_ = _00_ & r[3];
  assign _03_ = _13_ & r[2];
  assign _17_[6] = _16_[6] & _18_[3];
  assign _17_[7] = _16_[7] & _18_[3];
  assign _17_[4] = r[1] & g[1];
  assign _17_[3] = r[2] & g[2];
  assign _17_[1] = r[3] & g[3];
  assign _10_ = _04_ | _05_;
  assign _11_ = state[0] | _05_;
  assign _12_ = _04_ | state[1];
  assign _06_[0] = _17_[1] | _17_[3];
  assign _19_[1] = _06_[0] | _17_[7];
  assign _07_[1] = _17_[4] | _17_[6];
  assign _19_[0] = _17_[1] | _07_[1];
  assign _08_[0] = g[3] | g[2];
  assign _08_[1] = g[1] | _18_[3];
  assign _20_ = _08_[0] | _08_[1];
  assign _09_ = state[0] | state[1];
  assign g[3] = ~_10_;
  assign g[2] = ~_11_;
  assign g[1] = ~_12_;
  assign _18_[3] = ~_09_;
  assign _22_[0] = _03_ ? 1'h0 : r[1];
  assign _21_[0] = _02_ ? 1'h1 : _22_[0];
  assign _21_[1] = _02_ ? 1'h1 : _03_;
  assign _16_[6] = _01_ ? 1'h0 : _21_[0];
  assign _16_[7] = _01_ ? 1'h0 : _21_[1];
  assign next_state[0] = _20_ ? _19_[0] : 1'hx;
  assign next_state[1] = _20_ ? _19_[1] : 1'hx;
  assign _13_ = ~r[1];
  assign _14_ = ~r[2];
  assign _15_ = ~r[3];
  assign _06_[1] = _17_[7];
  assign _07_[0] = _17_[1];
  assign _16_[5:0] = { 1'h0, r[1], r[2], 1'h0, r[3], r[3] };
  assign { _17_[5], _17_[2], _17_[0] } = { 2'h0, _17_[1] };
  assign _18_[2:0] = { g[1], g[2], g[3] };
  assign _22_[1] = _03_;
endmodule
