`timescale 1ns/1ps

module tb_ttl_74x52;
    logic a1, b1, c1, a2, b2, a3, b3, a4, b4;
    logic y, expected;
    ttl_74x52 dut (
        .a1(a1), .b1(b1), .c1(c1),
        .a2(a2), .b2(b2),
        .a3(a3), .b3(b3),
        .a4(a4), .b4(b4),
        .y(y)
    );
    int errors;
    initial begin
        errors = 0;
        for (int i = 0; i < 512; i++) begin
            {b4,a4,b3,a3,b2,a2,c1,b1,a1} = i[8:0]; #1;
            expected = (a1 & b1 & c1) | (a2 & b2) | (a3 & b3) | (a4 & b4);
            if (y !== expected) errors++;
        end
        if (errors != 0) $fatal(1, "tb_ttl_74x52: %0d mismatches", errors);
        $display("PASS: tb_ttl_74x52 (512 vectors)");
        $finish;
    end
endmodule
