set_io clk 35        # FPGA Bank 0 Clock (Use 22 if using Bank 1)
set_io speaker 42    # Using AUDIO RIGHT as the speaker output
