 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10
Design : tv80s
Version: W-2024.09-SP2
Date   : Tue May  6 09:34:52 2025
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  4.29%

Information: Percent of CCS-based delays =  1.11%

  Startpoint: i_tv80_core/IR_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/IncDecZ_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/IR_reg[3]/CLK (DFFX1_RVT)                   0.00       0.00 r
  i_tv80_core/IR_reg[3]/Q (DFFX1_RVT)                     0.31       0.31 r
  i_tv80_core/U19/Y (INVX2_RVT)                           0.16 &     0.46 f
  i_tv80_core/i_mcode/IR[3] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.46 f
  i_tv80_core/i_mcode/U524/Y (AND2X1_RVT)                 0.14 &     0.60 f
  i_tv80_core/i_mcode/U489/Y (NAND2X0_RVT)                0.11 &     0.71 r
  i_tv80_core/i_mcode/U763/Y (INVX0_RVT)                  0.10 &     0.80 f
  i_tv80_core/i_mcode/U317/Y (NAND2X0_RVT)                0.18 &     0.99 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.14 &     1.13 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08 &     1.21 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.09 &     1.31 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.09 &     1.40 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07 &     1.47 r
  i_tv80_core/i_mcode/U147/Y (OA21X1_RVT)                 0.07 &     1.55 r
  i_tv80_core/i_mcode/U224/Y (OA22X1_RVT)                 0.09 &     1.64 r
  i_tv80_core/i_mcode/U731/Y (NAND3X0_RVT)                0.18 &     1.82 f
  i_tv80_core/i_mcode/IncDec_16[1] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       1.82 f
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.18 &     2.01 r
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.07 &     2.08 f
  i_tv80_core/U869/Y (OR2X1_RVT)                          0.09 &     2.17 f
  i_tv80_core/U3/Y (OA22X2_RVT)                           0.09 &     2.26 f
  i_tv80_core/U366/Y (OAI22X1_RVT)                        0.10 &     2.36 r
  i_tv80_core/i_reg/AddrA[2] (tv80_reg)                   0.00       2.36 r
  i_tv80_core/i_reg/U20/Y (NBUFFX2_RVT)                   0.06 &     2.42 r
  i_tv80_core/i_reg/U340/Y (AND2X1_RVT)                   0.07 &     2.48 r
  i_tv80_core/i_reg/U122/Y (NAND2X0_RVT)                  0.10 &     2.58 f
  i_tv80_core/i_reg/U39/Y (INVX2_RVT)                     0.11 &     2.69 r
  i_tv80_core/i_reg/U345/Y (AO22X1_RVT)                   0.11 &     2.80 r
  i_tv80_core/i_reg/U346/Y (AO221X1_RVT)                  0.09 &     2.90 r
  i_tv80_core/i_reg/U13/Y (OR2X1_RVT)                     0.10 &     3.00 r
  i_tv80_core/i_reg/DOAL[1] (tv80_reg)                    0.00       3.00 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.13 &     3.13 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.11 &     3.24 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.11 &     3.35 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.11 &     3.46 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.11 &     3.57 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.11 &     3.68 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.11 &     3.79 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.11 &     3.90 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.11 &     4.01 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.11 &     4.11 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.11 &     4.22 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.11 &     4.33 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.11 &     4.44 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.10 &     4.54 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.14 &     4.69 f
  i_tv80_core/U349/Y (OR4X1_RVT)                          0.16 &     4.85 f
  i_tv80_core/U530/Y (NOR4X1_RVT)                         0.15 &     5.00 r
  i_tv80_core/U782/Y (OAI22X1_RVT)                        0.10 &     5.10 f
  i_tv80_core/U781/Y (AO22X1_RVT)                         0.05 &     5.15 f
  i_tv80_core/IncDecZ_reg/D (DFFX1_RVT)                   0.00 &     5.15 f
  data arrival time                                                  5.15

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/IncDecZ_reg/CLK (DFFX1_RVT)                 0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -5.15
  --------------------------------------------------------------------------
  slack (MET)                                                        4.59


  Startpoint: i_tv80_core/IR_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[5][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/IR_reg[3]/CLK (DFFX1_RVT)                   0.00       0.00 r
  i_tv80_core/IR_reg[3]/Q (DFFX1_RVT)                     0.31       0.31 r
  i_tv80_core/U19/Y (INVX2_RVT)                           0.16 &     0.46 f
  i_tv80_core/i_mcode/IR[3] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.46 f
  i_tv80_core/i_mcode/U524/Y (AND2X1_RVT)                 0.14 &     0.60 f
  i_tv80_core/i_mcode/U489/Y (NAND2X0_RVT)                0.11 &     0.71 r
  i_tv80_core/i_mcode/U763/Y (INVX0_RVT)                  0.10 &     0.80 f
  i_tv80_core/i_mcode/U317/Y (NAND2X0_RVT)                0.18 &     0.99 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.14 &     1.13 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08 &     1.21 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.09 &     1.31 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.09 &     1.40 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07 &     1.47 r
  i_tv80_core/i_mcode/U147/Y (OA21X1_RVT)                 0.07 &     1.55 r
  i_tv80_core/i_mcode/U224/Y (OA22X1_RVT)                 0.09 &     1.64 r
  i_tv80_core/i_mcode/U731/Y (NAND3X0_RVT)                0.18 &     1.82 f
  i_tv80_core/i_mcode/IncDec_16[1] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       1.82 f
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.18 &     2.01 r
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.07 &     2.08 f
  i_tv80_core/U869/Y (OR2X1_RVT)                          0.09 &     2.17 f
  i_tv80_core/U3/Y (OA22X2_RVT)                           0.09 &     2.26 f
  i_tv80_core/U366/Y (OAI22X1_RVT)                        0.10 &     2.36 r
  i_tv80_core/i_reg/AddrA[2] (tv80_reg)                   0.00       2.36 r
  i_tv80_core/i_reg/U20/Y (NBUFFX2_RVT)                   0.06 &     2.42 r
  i_tv80_core/i_reg/U340/Y (AND2X1_RVT)                   0.07 &     2.48 r
  i_tv80_core/i_reg/U122/Y (NAND2X0_RVT)                  0.10 &     2.58 f
  i_tv80_core/i_reg/U39/Y (INVX2_RVT)                     0.11 &     2.69 r
  i_tv80_core/i_reg/U345/Y (AO22X1_RVT)                   0.11 &     2.80 r
  i_tv80_core/i_reg/U346/Y (AO221X1_RVT)                  0.09 &     2.90 r
  i_tv80_core/i_reg/U13/Y (OR2X1_RVT)                     0.10 &     3.00 r
  i_tv80_core/i_reg/DOAL[1] (tv80_reg)                    0.00       3.00 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.13 &     3.13 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.11 &     3.24 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.11 &     3.35 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.11 &     3.46 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.11 &     3.57 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.11 &     3.68 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.11 &     3.79 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.11 &     3.90 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.11 &     4.01 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.11 &     4.11 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.11 &     4.22 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.11 &     4.33 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.11 &     4.44 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.10 &     4.54 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.14 &     4.69 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.13 &     4.82 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       4.82 f
  i_tv80_core/i_reg/U487/Y (NBUFFX2_RVT)                  0.07 &     4.89 f
  i_tv80_core/i_reg/U508/Y (AO22X1_RVT)                   0.08 &     4.98 f
  i_tv80_core/i_reg/RegsH_reg[5][7]/D (DFFX1_RVT)         0.00 &     4.98 f
  data arrival time                                                  4.98

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[5][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -4.98
  --------------------------------------------------------------------------
  slack (MET)                                                        4.76


  Startpoint: i_tv80_core/IR_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[4][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/IR_reg[3]/CLK (DFFX1_RVT)                   0.00       0.00 r
  i_tv80_core/IR_reg[3]/Q (DFFX1_RVT)                     0.31       0.31 r
  i_tv80_core/U19/Y (INVX2_RVT)                           0.16 &     0.46 f
  i_tv80_core/i_mcode/IR[3] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.46 f
  i_tv80_core/i_mcode/U524/Y (AND2X1_RVT)                 0.14 &     0.60 f
  i_tv80_core/i_mcode/U489/Y (NAND2X0_RVT)                0.11 &     0.71 r
  i_tv80_core/i_mcode/U763/Y (INVX0_RVT)                  0.10 &     0.80 f
  i_tv80_core/i_mcode/U317/Y (NAND2X0_RVT)                0.18 &     0.99 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.14 &     1.13 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08 &     1.21 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.09 &     1.31 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.09 &     1.40 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07 &     1.47 r
  i_tv80_core/i_mcode/U147/Y (OA21X1_RVT)                 0.07 &     1.55 r
  i_tv80_core/i_mcode/U224/Y (OA22X1_RVT)                 0.09 &     1.64 r
  i_tv80_core/i_mcode/U731/Y (NAND3X0_RVT)                0.18 &     1.82 f
  i_tv80_core/i_mcode/IncDec_16[1] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       1.82 f
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.18 &     2.01 r
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.07 &     2.08 f
  i_tv80_core/U869/Y (OR2X1_RVT)                          0.09 &     2.17 f
  i_tv80_core/U3/Y (OA22X2_RVT)                           0.09 &     2.26 f
  i_tv80_core/U366/Y (OAI22X1_RVT)                        0.10 &     2.36 r
  i_tv80_core/i_reg/AddrA[2] (tv80_reg)                   0.00       2.36 r
  i_tv80_core/i_reg/U20/Y (NBUFFX2_RVT)                   0.06 &     2.42 r
  i_tv80_core/i_reg/U340/Y (AND2X1_RVT)                   0.07 &     2.48 r
  i_tv80_core/i_reg/U122/Y (NAND2X0_RVT)                  0.10 &     2.58 f
  i_tv80_core/i_reg/U39/Y (INVX2_RVT)                     0.11 &     2.69 r
  i_tv80_core/i_reg/U345/Y (AO22X1_RVT)                   0.11 &     2.80 r
  i_tv80_core/i_reg/U346/Y (AO221X1_RVT)                  0.09 &     2.90 r
  i_tv80_core/i_reg/U13/Y (OR2X1_RVT)                     0.10 &     3.00 r
  i_tv80_core/i_reg/DOAL[1] (tv80_reg)                    0.00       3.00 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.13 &     3.13 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.11 &     3.24 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.11 &     3.35 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.11 &     3.46 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.11 &     3.57 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.11 &     3.68 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.11 &     3.79 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.11 &     3.90 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.11 &     4.01 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.11 &     4.11 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.11 &     4.22 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.11 &     4.33 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.11 &     4.44 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.10 &     4.54 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.14 &     4.69 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.13 &     4.82 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       4.82 f
  i_tv80_core/i_reg/U486/Y (NBUFFX2_RVT)                  0.08 &     4.90 f
  i_tv80_core/i_reg/U509/Y (AO22X1_RVT)                   0.09 &     4.98 f
  i_tv80_core/i_reg/RegsH_reg[4][7]/D (DFFX1_RVT)         0.00 &     4.98 f
  data arrival time                                                  4.98

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[4][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -4.98
  --------------------------------------------------------------------------
  slack (MET)                                                        4.76


  Startpoint: i_tv80_core/IR_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[6][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/IR_reg[3]/CLK (DFFX1_RVT)                   0.00       0.00 r
  i_tv80_core/IR_reg[3]/Q (DFFX1_RVT)                     0.31       0.31 r
  i_tv80_core/U19/Y (INVX2_RVT)                           0.16 &     0.46 f
  i_tv80_core/i_mcode/IR[3] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.46 f
  i_tv80_core/i_mcode/U524/Y (AND2X1_RVT)                 0.14 &     0.60 f
  i_tv80_core/i_mcode/U489/Y (NAND2X0_RVT)                0.11 &     0.71 r
  i_tv80_core/i_mcode/U763/Y (INVX0_RVT)                  0.10 &     0.80 f
  i_tv80_core/i_mcode/U317/Y (NAND2X0_RVT)                0.18 &     0.99 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.14 &     1.13 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08 &     1.21 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.09 &     1.31 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.09 &     1.40 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07 &     1.47 r
  i_tv80_core/i_mcode/U147/Y (OA21X1_RVT)                 0.07 &     1.55 r
  i_tv80_core/i_mcode/U224/Y (OA22X1_RVT)                 0.09 &     1.64 r
  i_tv80_core/i_mcode/U731/Y (NAND3X0_RVT)                0.18 &     1.82 f
  i_tv80_core/i_mcode/IncDec_16[1] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       1.82 f
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.18 &     2.01 r
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.07 &     2.08 f
  i_tv80_core/U869/Y (OR2X1_RVT)                          0.09 &     2.17 f
  i_tv80_core/U3/Y (OA22X2_RVT)                           0.09 &     2.26 f
  i_tv80_core/U366/Y (OAI22X1_RVT)                        0.10 &     2.36 r
  i_tv80_core/i_reg/AddrA[2] (tv80_reg)                   0.00       2.36 r
  i_tv80_core/i_reg/U20/Y (NBUFFX2_RVT)                   0.06 &     2.42 r
  i_tv80_core/i_reg/U340/Y (AND2X1_RVT)                   0.07 &     2.48 r
  i_tv80_core/i_reg/U122/Y (NAND2X0_RVT)                  0.10 &     2.58 f
  i_tv80_core/i_reg/U39/Y (INVX2_RVT)                     0.11 &     2.69 r
  i_tv80_core/i_reg/U345/Y (AO22X1_RVT)                   0.11 &     2.80 r
  i_tv80_core/i_reg/U346/Y (AO221X1_RVT)                  0.09 &     2.90 r
  i_tv80_core/i_reg/U13/Y (OR2X1_RVT)                     0.10 &     3.00 r
  i_tv80_core/i_reg/DOAL[1] (tv80_reg)                    0.00       3.00 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.13 &     3.13 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.11 &     3.24 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.11 &     3.35 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.11 &     3.46 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.11 &     3.57 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.11 &     3.68 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.11 &     3.79 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.11 &     3.90 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.11 &     4.01 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.11 &     4.11 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.11 &     4.22 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.11 &     4.33 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.11 &     4.44 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.10 &     4.54 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.14 &     4.69 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.13 &     4.82 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       4.82 f
  i_tv80_core/i_reg/U486/Y (NBUFFX2_RVT)                  0.08 &     4.90 f
  i_tv80_core/i_reg/U507/Y (AO22X1_RVT)                   0.09 &     4.98 f
  i_tv80_core/i_reg/RegsH_reg[6][7]/D (DFFX1_RVT)         0.00 &     4.98 f
  data arrival time                                                  4.98

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[6][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -4.98
  --------------------------------------------------------------------------
  slack (MET)                                                        4.76


  Startpoint: i_tv80_core/IR_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[7][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/IR_reg[3]/CLK (DFFX1_RVT)                   0.00       0.00 r
  i_tv80_core/IR_reg[3]/Q (DFFX1_RVT)                     0.31       0.31 r
  i_tv80_core/U19/Y (INVX2_RVT)                           0.16 &     0.46 f
  i_tv80_core/i_mcode/IR[3] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.46 f
  i_tv80_core/i_mcode/U524/Y (AND2X1_RVT)                 0.14 &     0.60 f
  i_tv80_core/i_mcode/U489/Y (NAND2X0_RVT)                0.11 &     0.71 r
  i_tv80_core/i_mcode/U763/Y (INVX0_RVT)                  0.10 &     0.80 f
  i_tv80_core/i_mcode/U317/Y (NAND2X0_RVT)                0.18 &     0.99 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.14 &     1.13 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08 &     1.21 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.09 &     1.31 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.09 &     1.40 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07 &     1.47 r
  i_tv80_core/i_mcode/U147/Y (OA21X1_RVT)                 0.07 &     1.55 r
  i_tv80_core/i_mcode/U224/Y (OA22X1_RVT)                 0.09 &     1.64 r
  i_tv80_core/i_mcode/U731/Y (NAND3X0_RVT)                0.18 &     1.82 f
  i_tv80_core/i_mcode/IncDec_16[1] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       1.82 f
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.18 &     2.01 r
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.07 &     2.08 f
  i_tv80_core/U869/Y (OR2X1_RVT)                          0.09 &     2.17 f
  i_tv80_core/U3/Y (OA22X2_RVT)                           0.09 &     2.26 f
  i_tv80_core/U366/Y (OAI22X1_RVT)                        0.10 &     2.36 r
  i_tv80_core/i_reg/AddrA[2] (tv80_reg)                   0.00       2.36 r
  i_tv80_core/i_reg/U20/Y (NBUFFX2_RVT)                   0.06 &     2.42 r
  i_tv80_core/i_reg/U340/Y (AND2X1_RVT)                   0.07 &     2.48 r
  i_tv80_core/i_reg/U122/Y (NAND2X0_RVT)                  0.10 &     2.58 f
  i_tv80_core/i_reg/U39/Y (INVX2_RVT)                     0.11 &     2.69 r
  i_tv80_core/i_reg/U345/Y (AO22X1_RVT)                   0.11 &     2.80 r
  i_tv80_core/i_reg/U346/Y (AO221X1_RVT)                  0.09 &     2.90 r
  i_tv80_core/i_reg/U13/Y (OR2X1_RVT)                     0.10 &     3.00 r
  i_tv80_core/i_reg/DOAL[1] (tv80_reg)                    0.00       3.00 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.13 &     3.13 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.11 &     3.24 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.11 &     3.35 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.11 &     3.46 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.11 &     3.57 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.11 &     3.68 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.11 &     3.79 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.11 &     3.90 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.11 &     4.01 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.11 &     4.11 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.11 &     4.22 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.11 &     4.33 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.11 &     4.44 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.10 &     4.54 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.14 &     4.69 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.13 &     4.82 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       4.82 f
  i_tv80_core/i_reg/U486/Y (NBUFFX2_RVT)                  0.08 &     4.90 f
  i_tv80_core/i_reg/U506/Y (AO22X1_RVT)                   0.08 &     4.98 f
  i_tv80_core/i_reg/RegsH_reg[7][7]/D (DFFX1_RVT)         0.00 &     4.98 f
  data arrival time                                                  4.98

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[7][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -4.98
  --------------------------------------------------------------------------
  slack (MET)                                                        4.76


  Startpoint: i_tv80_core/IR_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[0][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/IR_reg[3]/CLK (DFFX1_RVT)                   0.00       0.00 r
  i_tv80_core/IR_reg[3]/Q (DFFX1_RVT)                     0.31       0.31 r
  i_tv80_core/U19/Y (INVX2_RVT)                           0.16 &     0.46 f
  i_tv80_core/i_mcode/IR[3] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.46 f
  i_tv80_core/i_mcode/U524/Y (AND2X1_RVT)                 0.14 &     0.60 f
  i_tv80_core/i_mcode/U489/Y (NAND2X0_RVT)                0.11 &     0.71 r
  i_tv80_core/i_mcode/U763/Y (INVX0_RVT)                  0.10 &     0.80 f
  i_tv80_core/i_mcode/U317/Y (NAND2X0_RVT)                0.18 &     0.99 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.14 &     1.13 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08 &     1.21 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.09 &     1.31 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.09 &     1.40 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07 &     1.47 r
  i_tv80_core/i_mcode/U147/Y (OA21X1_RVT)                 0.07 &     1.55 r
  i_tv80_core/i_mcode/U224/Y (OA22X1_RVT)                 0.09 &     1.64 r
  i_tv80_core/i_mcode/U731/Y (NAND3X0_RVT)                0.18 &     1.82 f
  i_tv80_core/i_mcode/IncDec_16[1] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       1.82 f
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.18 &     2.01 r
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.07 &     2.08 f
  i_tv80_core/U869/Y (OR2X1_RVT)                          0.09 &     2.17 f
  i_tv80_core/U3/Y (OA22X2_RVT)                           0.09 &     2.26 f
  i_tv80_core/U366/Y (OAI22X1_RVT)                        0.10 &     2.36 r
  i_tv80_core/i_reg/AddrA[2] (tv80_reg)                   0.00       2.36 r
  i_tv80_core/i_reg/U20/Y (NBUFFX2_RVT)                   0.06 &     2.42 r
  i_tv80_core/i_reg/U340/Y (AND2X1_RVT)                   0.07 &     2.48 r
  i_tv80_core/i_reg/U122/Y (NAND2X0_RVT)                  0.10 &     2.58 f
  i_tv80_core/i_reg/U39/Y (INVX2_RVT)                     0.11 &     2.69 r
  i_tv80_core/i_reg/U345/Y (AO22X1_RVT)                   0.11 &     2.80 r
  i_tv80_core/i_reg/U346/Y (AO221X1_RVT)                  0.09 &     2.90 r
  i_tv80_core/i_reg/U13/Y (OR2X1_RVT)                     0.10 &     3.00 r
  i_tv80_core/i_reg/DOAL[1] (tv80_reg)                    0.00       3.00 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.13 &     3.13 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.11 &     3.24 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.11 &     3.35 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.11 &     3.46 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.11 &     3.57 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.11 &     3.68 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.11 &     3.79 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.11 &     3.90 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.11 &     4.01 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.11 &     4.11 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.11 &     4.22 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.11 &     4.33 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.11 &     4.44 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.10 &     4.54 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.14 &     4.69 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.13 &     4.82 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       4.82 f
  i_tv80_core/i_reg/U487/Y (NBUFFX2_RVT)                  0.07 &     4.89 f
  i_tv80_core/i_reg/U513/Y (AO22X1_RVT)                   0.08 &     4.97 f
  i_tv80_core/i_reg/RegsH_reg[0][7]/D (DFFX1_RVT)         0.00 &     4.97 f
  data arrival time                                                  4.97

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[0][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -4.97
  --------------------------------------------------------------------------
  slack (MET)                                                        4.77


  Startpoint: i_tv80_core/IR_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[1][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/IR_reg[3]/CLK (DFFX1_RVT)                   0.00       0.00 r
  i_tv80_core/IR_reg[3]/Q (DFFX1_RVT)                     0.31       0.31 r
  i_tv80_core/U19/Y (INVX2_RVT)                           0.16 &     0.46 f
  i_tv80_core/i_mcode/IR[3] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.46 f
  i_tv80_core/i_mcode/U524/Y (AND2X1_RVT)                 0.14 &     0.60 f
  i_tv80_core/i_mcode/U489/Y (NAND2X0_RVT)                0.11 &     0.71 r
  i_tv80_core/i_mcode/U763/Y (INVX0_RVT)                  0.10 &     0.80 f
  i_tv80_core/i_mcode/U317/Y (NAND2X0_RVT)                0.18 &     0.99 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.14 &     1.13 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08 &     1.21 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.09 &     1.31 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.09 &     1.40 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07 &     1.47 r
  i_tv80_core/i_mcode/U147/Y (OA21X1_RVT)                 0.07 &     1.55 r
  i_tv80_core/i_mcode/U224/Y (OA22X1_RVT)                 0.09 &     1.64 r
  i_tv80_core/i_mcode/U731/Y (NAND3X0_RVT)                0.18 &     1.82 f
  i_tv80_core/i_mcode/IncDec_16[1] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       1.82 f
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.18 &     2.01 r
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.07 &     2.08 f
  i_tv80_core/U869/Y (OR2X1_RVT)                          0.09 &     2.17 f
  i_tv80_core/U3/Y (OA22X2_RVT)                           0.09 &     2.26 f
  i_tv80_core/U366/Y (OAI22X1_RVT)                        0.10 &     2.36 r
  i_tv80_core/i_reg/AddrA[2] (tv80_reg)                   0.00       2.36 r
  i_tv80_core/i_reg/U20/Y (NBUFFX2_RVT)                   0.06 &     2.42 r
  i_tv80_core/i_reg/U340/Y (AND2X1_RVT)                   0.07 &     2.48 r
  i_tv80_core/i_reg/U122/Y (NAND2X0_RVT)                  0.10 &     2.58 f
  i_tv80_core/i_reg/U39/Y (INVX2_RVT)                     0.11 &     2.69 r
  i_tv80_core/i_reg/U345/Y (AO22X1_RVT)                   0.11 &     2.80 r
  i_tv80_core/i_reg/U346/Y (AO221X1_RVT)                  0.09 &     2.90 r
  i_tv80_core/i_reg/U13/Y (OR2X1_RVT)                     0.10 &     3.00 r
  i_tv80_core/i_reg/DOAL[1] (tv80_reg)                    0.00       3.00 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.13 &     3.13 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.11 &     3.24 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.11 &     3.35 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.11 &     3.46 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.11 &     3.57 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.11 &     3.68 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.11 &     3.79 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.11 &     3.90 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.11 &     4.01 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.11 &     4.11 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.11 &     4.22 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.11 &     4.33 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.11 &     4.44 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.10 &     4.54 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.14 &     4.69 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.13 &     4.82 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       4.82 f
  i_tv80_core/i_reg/U485/Y (NBUFFX2_RVT)                  0.07 &     4.89 f
  i_tv80_core/i_reg/U512/Y (AO22X1_RVT)                   0.08 &     4.97 f
  i_tv80_core/i_reg/RegsH_reg[1][7]/D (DFFX1_RVT)         0.00 &     4.97 f
  data arrival time                                                  4.97

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[1][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -4.97
  --------------------------------------------------------------------------
  slack (MET)                                                        4.77


  Startpoint: i_tv80_core/IR_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[2][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/IR_reg[3]/CLK (DFFX1_RVT)                   0.00       0.00 r
  i_tv80_core/IR_reg[3]/Q (DFFX1_RVT)                     0.31       0.31 r
  i_tv80_core/U19/Y (INVX2_RVT)                           0.16 &     0.46 f
  i_tv80_core/i_mcode/IR[3] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.46 f
  i_tv80_core/i_mcode/U524/Y (AND2X1_RVT)                 0.14 &     0.60 f
  i_tv80_core/i_mcode/U489/Y (NAND2X0_RVT)                0.11 &     0.71 r
  i_tv80_core/i_mcode/U763/Y (INVX0_RVT)                  0.10 &     0.80 f
  i_tv80_core/i_mcode/U317/Y (NAND2X0_RVT)                0.18 &     0.99 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.14 &     1.13 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08 &     1.21 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.09 &     1.31 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.09 &     1.40 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07 &     1.47 r
  i_tv80_core/i_mcode/U147/Y (OA21X1_RVT)                 0.07 &     1.55 r
  i_tv80_core/i_mcode/U224/Y (OA22X1_RVT)                 0.09 &     1.64 r
  i_tv80_core/i_mcode/U731/Y (NAND3X0_RVT)                0.18 &     1.82 f
  i_tv80_core/i_mcode/IncDec_16[1] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       1.82 f
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.18 &     2.01 r
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.07 &     2.08 f
  i_tv80_core/U869/Y (OR2X1_RVT)                          0.09 &     2.17 f
  i_tv80_core/U3/Y (OA22X2_RVT)                           0.09 &     2.26 f
  i_tv80_core/U366/Y (OAI22X1_RVT)                        0.10 &     2.36 r
  i_tv80_core/i_reg/AddrA[2] (tv80_reg)                   0.00       2.36 r
  i_tv80_core/i_reg/U20/Y (NBUFFX2_RVT)                   0.06 &     2.42 r
  i_tv80_core/i_reg/U340/Y (AND2X1_RVT)                   0.07 &     2.48 r
  i_tv80_core/i_reg/U122/Y (NAND2X0_RVT)                  0.10 &     2.58 f
  i_tv80_core/i_reg/U39/Y (INVX2_RVT)                     0.11 &     2.69 r
  i_tv80_core/i_reg/U345/Y (AO22X1_RVT)                   0.11 &     2.80 r
  i_tv80_core/i_reg/U346/Y (AO221X1_RVT)                  0.09 &     2.90 r
  i_tv80_core/i_reg/U13/Y (OR2X1_RVT)                     0.10 &     3.00 r
  i_tv80_core/i_reg/DOAL[1] (tv80_reg)                    0.00       3.00 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.13 &     3.13 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.11 &     3.24 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.11 &     3.35 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.11 &     3.46 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.11 &     3.57 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.11 &     3.68 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.11 &     3.79 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.11 &     3.90 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.11 &     4.01 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.11 &     4.11 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.11 &     4.22 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.11 &     4.33 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.11 &     4.44 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.10 &     4.54 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.14 &     4.69 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.13 &     4.82 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       4.82 f
  i_tv80_core/i_reg/U485/Y (NBUFFX2_RVT)                  0.07 &     4.89 f
  i_tv80_core/i_reg/U511/Y (AO22X1_RVT)                   0.08 &     4.97 f
  i_tv80_core/i_reg/RegsH_reg[2][7]/D (DFFX1_RVT)         0.00 &     4.97 f
  data arrival time                                                  4.97

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[2][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -4.97
  --------------------------------------------------------------------------
  slack (MET)                                                        4.77


  Startpoint: i_tv80_core/IR_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[3][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/IR_reg[3]/CLK (DFFX1_RVT)                   0.00       0.00 r
  i_tv80_core/IR_reg[3]/Q (DFFX1_RVT)                     0.31       0.31 r
  i_tv80_core/U19/Y (INVX2_RVT)                           0.16 &     0.46 f
  i_tv80_core/i_mcode/IR[3] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.46 f
  i_tv80_core/i_mcode/U524/Y (AND2X1_RVT)                 0.14 &     0.60 f
  i_tv80_core/i_mcode/U489/Y (NAND2X0_RVT)                0.11 &     0.71 r
  i_tv80_core/i_mcode/U763/Y (INVX0_RVT)                  0.10 &     0.80 f
  i_tv80_core/i_mcode/U317/Y (NAND2X0_RVT)                0.18 &     0.99 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.14 &     1.13 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08 &     1.21 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.09 &     1.31 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.09 &     1.40 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07 &     1.47 r
  i_tv80_core/i_mcode/U147/Y (OA21X1_RVT)                 0.07 &     1.55 r
  i_tv80_core/i_mcode/U224/Y (OA22X1_RVT)                 0.09 &     1.64 r
  i_tv80_core/i_mcode/U731/Y (NAND3X0_RVT)                0.18 &     1.82 f
  i_tv80_core/i_mcode/IncDec_16[1] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       1.82 f
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.18 &     2.01 r
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.07 &     2.08 f
  i_tv80_core/U869/Y (OR2X1_RVT)                          0.09 &     2.17 f
  i_tv80_core/U3/Y (OA22X2_RVT)                           0.09 &     2.26 f
  i_tv80_core/U366/Y (OAI22X1_RVT)                        0.10 &     2.36 r
  i_tv80_core/i_reg/AddrA[2] (tv80_reg)                   0.00       2.36 r
  i_tv80_core/i_reg/U20/Y (NBUFFX2_RVT)                   0.06 &     2.42 r
  i_tv80_core/i_reg/U340/Y (AND2X1_RVT)                   0.07 &     2.48 r
  i_tv80_core/i_reg/U122/Y (NAND2X0_RVT)                  0.10 &     2.58 f
  i_tv80_core/i_reg/U39/Y (INVX2_RVT)                     0.11 &     2.69 r
  i_tv80_core/i_reg/U345/Y (AO22X1_RVT)                   0.11 &     2.80 r
  i_tv80_core/i_reg/U346/Y (AO221X1_RVT)                  0.09 &     2.90 r
  i_tv80_core/i_reg/U13/Y (OR2X1_RVT)                     0.10 &     3.00 r
  i_tv80_core/i_reg/DOAL[1] (tv80_reg)                    0.00       3.00 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.13 &     3.13 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.11 &     3.24 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.11 &     3.35 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.11 &     3.46 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.11 &     3.57 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.11 &     3.68 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.11 &     3.79 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.11 &     3.90 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.11 &     4.01 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.11 &     4.11 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.11 &     4.22 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.11 &     4.33 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.11 &     4.44 r
  i_tv80_core/U1152/CO (FADDX1_RVT)                       0.10 &     4.54 r
  i_tv80_core/U5/Y (XOR2X1_RVT)                           0.14 &     4.69 f
  i_tv80_core/U1265/Y (AO221X1_RVT)                       0.13 &     4.82 f
  i_tv80_core/i_reg/DIH[7] (tv80_reg)                     0.00       4.82 f
  i_tv80_core/i_reg/U485/Y (NBUFFX2_RVT)                  0.07 &     4.89 f
  i_tv80_core/i_reg/U510/Y (AO22X1_RVT)                   0.08 &     4.97 f
  i_tv80_core/i_reg/RegsH_reg[3][7]/D (DFFX1_RVT)         0.00 &     4.97 f
  data arrival time                                                  4.97

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[3][7]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.06       9.74
  data required time                                                 9.74
  --------------------------------------------------------------------------
  data required time                                                 9.74
  data arrival time                                                 -4.97
  --------------------------------------------------------------------------
  slack (MET)                                                        4.77


  Startpoint: i_tv80_core/IR_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: i_tv80_core/i_reg/RegsH_reg[5][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  i_tv80_core/IR_reg[3]/CLK (DFFX1_RVT)                   0.00       0.00 r
  i_tv80_core/IR_reg[3]/Q (DFFX1_RVT)                     0.31       0.31 r
  i_tv80_core/U19/Y (INVX2_RVT)                           0.16 &     0.46 f
  i_tv80_core/i_mcode/IR[3] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       0.46 f
  i_tv80_core/i_mcode/U524/Y (AND2X1_RVT)                 0.14 &     0.60 f
  i_tv80_core/i_mcode/U489/Y (NAND2X0_RVT)                0.11 &     0.71 r
  i_tv80_core/i_mcode/U763/Y (INVX0_RVT)                  0.10 &     0.80 f
  i_tv80_core/i_mcode/U317/Y (NAND2X0_RVT)                0.18 &     0.99 r
  i_tv80_core/i_mcode/U689/Y (OAI22X1_RVT)                0.14 &     1.13 f
  i_tv80_core/i_mcode/U433/Y (AO221X1_RVT)                0.08 &     1.21 f
  i_tv80_core/i_mcode/U215/Y (AOI21X1_RVT)                0.09 &     1.31 r
  i_tv80_core/i_mcode/U214/Y (AND3X1_RVT)                 0.09 &     1.40 r
  i_tv80_core/i_mcode/U226/Y (AND2X1_RVT)                 0.07 &     1.47 r
  i_tv80_core/i_mcode/U147/Y (OA21X1_RVT)                 0.07 &     1.55 r
  i_tv80_core/i_mcode/U224/Y (OA22X1_RVT)                 0.09 &     1.64 r
  i_tv80_core/i_mcode/U731/Y (NAND3X0_RVT)                0.18 &     1.82 f
  i_tv80_core/i_mcode/IncDec_16[1] (tv80_mcode_Mode1_Flag_C0_Flag_N1_Flag_P2_Flag_X3_Flag_H4_Flag_Y5_Flag_Z6_Flag_S7)
                                                          0.00       1.82 f
  i_tv80_core/U1175/Y (NAND3X0_RVT)                       0.18 &     2.01 r
  i_tv80_core/U1264/Y (INVX0_RVT)                         0.07 &     2.08 f
  i_tv80_core/U869/Y (OR2X1_RVT)                          0.09 &     2.17 f
  i_tv80_core/U3/Y (OA22X2_RVT)                           0.09 &     2.26 f
  i_tv80_core/U366/Y (OAI22X1_RVT)                        0.10 &     2.36 r
  i_tv80_core/i_reg/AddrA[2] (tv80_reg)                   0.00       2.36 r
  i_tv80_core/i_reg/U20/Y (NBUFFX2_RVT)                   0.06 &     2.42 r
  i_tv80_core/i_reg/U340/Y (AND2X1_RVT)                   0.07 &     2.48 r
  i_tv80_core/i_reg/U122/Y (NAND2X0_RVT)                  0.10 &     2.58 f
  i_tv80_core/i_reg/U39/Y (INVX2_RVT)                     0.11 &     2.69 r
  i_tv80_core/i_reg/U345/Y (AO22X1_RVT)                   0.11 &     2.80 r
  i_tv80_core/i_reg/U346/Y (AO221X1_RVT)                  0.09 &     2.90 r
  i_tv80_core/i_reg/U13/Y (OR2X1_RVT)                     0.10 &     3.00 r
  i_tv80_core/i_reg/DOAL[1] (tv80_reg)                    0.00       3.00 r
  i_tv80_core/U1263/CO (FADDX1_RVT)                       0.13 &     3.13 r
  i_tv80_core/U1173/CO (FADDX1_RVT)                       0.11 &     3.24 r
  i_tv80_core/U1267/CO (FADDX1_RVT)                       0.11 &     3.35 r
  i_tv80_core/U1156/CO (FADDX1_RVT)                       0.11 &     3.46 r
  i_tv80_core/U1262/CO (FADDX1_RVT)                       0.11 &     3.57 r
  i_tv80_core/U1100/CO (FADDX1_RVT)                       0.11 &     3.68 r
  i_tv80_core/U1220/CO (FADDX1_RVT)                       0.11 &     3.79 r
  i_tv80_core/U1261/CO (FADDX1_RVT)                       0.11 &     3.90 r
  i_tv80_core/U1260/CO (FADDX1_RVT)                       0.11 &     4.01 r
  i_tv80_core/U1151/CO (FADDX1_RVT)                       0.11 &     4.11 r
  i_tv80_core/U1266/CO (FADDX1_RVT)                       0.11 &     4.22 r
  i_tv80_core/U1169/CO (FADDX1_RVT)                       0.11 &     4.33 r
  i_tv80_core/U1155/CO (FADDX1_RVT)                       0.11 &     4.44 r
  i_tv80_core/U1152/S (FADDX1_RVT)                        0.16 &     4.60 f
  i_tv80_core/U1126/Y (AO221X1_RVT)                       0.14 &     4.75 f
  i_tv80_core/i_reg/DIH[6] (tv80_reg)                     0.00       4.75 f
  i_tv80_core/i_reg/U483/Y (NBUFFX2_RVT)                  0.08 &     4.83 f
  i_tv80_core/i_reg/U492/Y (AO22X1_RVT)                   0.09 &     4.91 f
  i_tv80_core/i_reg/RegsH_reg[5][6]/D (DFFX1_RVT)         0.00 &     4.91 f
  data arrival time                                                  4.91

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  i_tv80_core/i_reg/RegsH_reg[5][6]/CLK (DFFX1_RVT)       0.00       9.80 r
  library setup time                                     -0.07       9.73
  data required time                                                 9.73
  --------------------------------------------------------------------------
  data required time                                                 9.73
  data arrival time                                                 -4.91
  --------------------------------------------------------------------------
  slack (MET)                                                        4.82


1
