//
//Written by GowinSynthesis
//Product Version "GowinSynthesis V1.9.8.06-1"
//Wed May 17 00:21:30 2023

//Source file index table:
//file0 "\E:/projects/I2C_PWM/SPI_PWM_Top.v"
//file1 "\E:/projects/I2C_PWM/gowin_project/i2c_pwm/src/gowin_osc/gowin_osc.v"
`timescale 100 ps/100 ps
module Gowin_OSC (
  osc_oscout
)
;
output osc_oscout;
wire VCC;
wire GND;
  OSCH osc_inst (
    .OSCOUT(osc_oscout) 
);
defparam osc_inst.FREQ_DIV=4;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_OSC */
module BufferCC (
  spi_pins_sclk_d,
  osc_oscout,
  buffers_0
)
;
input spi_pins_sclk_d;
input osc_oscout;
output buffers_0;
wire VCC;
wire GND;
  DFF buffers_0_s0 (
    .Q(buffers_0),
    .D(spi_pins_sclk_d),
    .CLK(osc_oscout) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC */
module BufferCC_0 (
  spi_pins_mosi_d,
  osc_oscout,
  buffers_0
)
;
input spi_pins_mosi_d;
input osc_oscout;
output buffers_0;
wire VCC;
wire GND;
  DFF buffers_0_s0 (
    .Q(buffers_0),
    .D(spi_pins_mosi_d),
    .CLK(osc_oscout) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_0 */
module BufferCC_1 (
  spi_pins_ss_d,
  osc_oscout,
  buffers_0
)
;
input spi_pins_ss_d;
input osc_oscout;
output buffers_0;
wire VCC;
wire GND;
  DFF buffers_0_s0 (
    .Q(buffers_0),
    .D(spi_pins_ss_d),
    .CLK(osc_oscout) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_1 */
module SPI_PWM (
  osc_oscout,
  reset_d,
  io_spi_sclk_buffercc_io_dataOut,
  spiCtrl_io_ssFilted,
  n222_5,
  io_spi_mosi_buffercc_io_dataOut,
  when_Stream_l1021_5,
  bridge_interruptCtrl_txIntEnable,
  _zz_io_pop_valid,
  logic_risingOccupancy,
  logic_pushing_4,
  bridge_interruptCtrl_rxIntEnable,
  bridge_interruptCtrl_ssEnabledInt,
  bridge_interruptCtrl_ssDisabledInt,
  logic_pushing,
  spi_pins_sclk_d,
  spi_pins_mosi_d,
  spi_pins_ss_d,
  spi_slave_ctrl_io_apb_PRDATA,
  logic_pushPtr_value,
  pwm_out_ch0_d,
  pwm_out_ch1_d,
  pwm_out_ch2_d,
  pwm_out_ch3_d,
  pwm_out_ch4_d,
  pwm_out_ch5_d,
  pwm_out_ch6_d,
  pwm_out_ch7_d,
  apb_m_PWDATA_0_13,
  spi_pwm_1_apb_m_PWDATA_1_6,
  n2417_11,
  apb_m_PWDATA_7_14,
  apb_m_PWDATA_6_14,
  apb_m_PWDATA_5_14,
  apb_m_PWDATA_4_14,
  apb_m_PWDATA_3_15,
  apb_m_PWDATA_2_15,
  apb_m_PWDATA_0_27,
  apb_m_PWDATA_0_29,
  apb_m_PWDATA_0_31,
  apb_m_PWDATA_0_33,
  apb_m_PWDATA_0_35,
  spi_pwm_1_apb_m_PWRITE,
  buffers_0,
  buffers_0_0,
  buffers_0_1,
  apb_operation_phase,
  spi_pwm_1_apb_m_PADDR,
  spi_pwm_1_apb_m_PWDATA_0,
  spi_pwm_1_apb_m_PWDATA_1,
  spi_pwm_1_apb_m_PWDATA_2,
  spi_pwm_1_apb_m_PWDATA_3,
  spi_pwm_1_apb_m_PWDATA_15
)
;
input osc_oscout;
input reset_d;
input io_spi_sclk_buffercc_io_dataOut;
input spiCtrl_io_ssFilted;
input n222_5;
input io_spi_mosi_buffercc_io_dataOut;
input when_Stream_l1021_5;
input bridge_interruptCtrl_txIntEnable;
input _zz_io_pop_valid;
input logic_risingOccupancy;
input logic_pushing_4;
input bridge_interruptCtrl_rxIntEnable;
input bridge_interruptCtrl_ssEnabledInt;
input bridge_interruptCtrl_ssDisabledInt;
input logic_pushing;
input spi_pins_sclk_d;
input spi_pins_mosi_d;
input spi_pins_ss_d;
input [7:0] spi_slave_ctrl_io_apb_PRDATA;
input [1:0] logic_pushPtr_value;
output pwm_out_ch0_d;
output pwm_out_ch1_d;
output pwm_out_ch2_d;
output pwm_out_ch3_d;
output pwm_out_ch4_d;
output pwm_out_ch5_d;
output pwm_out_ch6_d;
output pwm_out_ch7_d;
output apb_m_PWDATA_0_13;
output spi_pwm_1_apb_m_PWDATA_1_6;
output n2417_11;
output apb_m_PWDATA_7_14;
output apb_m_PWDATA_6_14;
output apb_m_PWDATA_5_14;
output apb_m_PWDATA_4_14;
output apb_m_PWDATA_3_15;
output apb_m_PWDATA_2_15;
output apb_m_PWDATA_0_27;
output apb_m_PWDATA_0_29;
output apb_m_PWDATA_0_31;
output apb_m_PWDATA_0_33;
output apb_m_PWDATA_0_35;
output spi_pwm_1_apb_m_PWRITE;
output buffers_0;
output buffers_0_0;
output buffers_0_1;
output [1:1] apb_operation_phase;
output [3:2] spi_pwm_1_apb_m_PADDR;
output spi_pwm_1_apb_m_PWDATA_0;
output spi_pwm_1_apb_m_PWDATA_1;
output spi_pwm_1_apb_m_PWDATA_2;
output spi_pwm_1_apb_m_PWDATA_3;
output spi_pwm_1_apb_m_PWDATA_15;
wire \regs_data_RAMOUT_7_G[3]_144 ;
wire \regs_data_RAMOUT_7_G[3]_145 ;
wire \regs_data_RAMOUT_7_G[3]_146 ;
wire \regs_data_RAMOUT_7_G[3]_147 ;
wire \regs_data_RAMOUT_7_G[3]_148 ;
wire \regs_data_RAMOUT_7_G[3]_149 ;
wire \regs_data_RAMOUT_7_G[3]_150 ;
wire \regs_data_RAMOUT_22_G[3]_128 ;
wire \regs_data_RAMOUT_22_G[3]_129 ;
wire \regs_data_RAMOUT_22_G[3]_130 ;
wire \regs_data_RAMOUT_22_G[3]_131 ;
wire \regs_data_RAMOUT_22_G[3]_132 ;
wire \regs_data_RAMOUT_22_G[3]_133 ;
wire \regs_data_RAMOUT_22_G[3]_134 ;
wire \regs_data_RAMOUT_37_G[3]_128 ;
wire \regs_data_RAMOUT_37_G[3]_129 ;
wire \regs_data_RAMOUT_37_G[3]_130 ;
wire \regs_data_RAMOUT_37_G[3]_131 ;
wire \regs_data_RAMOUT_37_G[3]_132 ;
wire \regs_data_RAMOUT_37_G[3]_133 ;
wire \regs_data_RAMOUT_37_G[3]_134 ;
wire \regs_data_RAMOUT_52_G[3]_128 ;
wire \regs_data_RAMOUT_52_G[3]_129 ;
wire \regs_data_RAMOUT_52_G[3]_130 ;
wire \regs_data_RAMOUT_52_G[3]_131 ;
wire \regs_data_RAMOUT_52_G[3]_132 ;
wire \regs_data_RAMOUT_52_G[3]_133 ;
wire \regs_data_RAMOUT_52_G[3]_134 ;
wire \regs_data_RAMOUT_67_G[3]_128 ;
wire \regs_data_RAMOUT_67_G[3]_129 ;
wire \regs_data_RAMOUT_67_G[3]_130 ;
wire \regs_data_RAMOUT_67_G[3]_131 ;
wire \regs_data_RAMOUT_67_G[3]_132 ;
wire \regs_data_RAMOUT_67_G[3]_133 ;
wire \regs_data_RAMOUT_67_G[3]_134 ;
wire \regs_data_RAMOUT_82_G[3]_112 ;
wire \regs_data_RAMOUT_82_G[3]_113 ;
wire \regs_data_RAMOUT_82_G[3]_114 ;
wire \regs_data_RAMOUT_82_G[3]_115 ;
wire \regs_data_RAMOUT_82_G[3]_116 ;
wire \regs_data_RAMOUT_82_G[3]_117 ;
wire \regs_data_RAMOUT_82_G[3]_118 ;
wire \regs_data_RAMOUT_97_G[3]_112 ;
wire \regs_data_RAMOUT_97_G[3]_113 ;
wire \regs_data_RAMOUT_97_G[3]_114 ;
wire \regs_data_RAMOUT_97_G[3]_115 ;
wire \regs_data_RAMOUT_97_G[3]_116 ;
wire \regs_data_RAMOUT_97_G[3]_117 ;
wire \regs_data_RAMOUT_97_G[3]_118 ;
wire \regs_data_RAMOUT_112_G[3]_112 ;
wire \regs_data_RAMOUT_112_G[3]_113 ;
wire \regs_data_RAMOUT_112_G[3]_114 ;
wire \regs_data_RAMOUT_112_G[3]_115 ;
wire \regs_data_RAMOUT_112_G[3]_116 ;
wire \regs_data_RAMOUT_112_G[3]_117 ;
wire \regs_data_RAMOUT_112_G[3]_118 ;
wire \regs_data_RAMOUT_127_G[3]_112 ;
wire \regs_data_RAMOUT_127_G[3]_113 ;
wire \regs_data_RAMOUT_127_G[3]_114 ;
wire \regs_data_RAMOUT_127_G[3]_115 ;
wire \regs_data_RAMOUT_127_G[3]_116 ;
wire \regs_data_RAMOUT_127_G[3]_117 ;
wire \regs_data_RAMOUT_127_G[3]_118 ;
wire \regs_data_RAMOUT_142_G[3]_112 ;
wire \regs_data_RAMOUT_142_G[3]_113 ;
wire \regs_data_RAMOUT_142_G[3]_114 ;
wire \regs_data_RAMOUT_142_G[3]_115 ;
wire \regs_data_RAMOUT_142_G[3]_116 ;
wire \regs_data_RAMOUT_142_G[3]_117 ;
wire \regs_data_RAMOUT_142_G[3]_118 ;
wire \regs_data_RAMOUT_157_G[3]_112 ;
wire \regs_data_RAMOUT_157_G[3]_113 ;
wire \regs_data_RAMOUT_157_G[3]_114 ;
wire \regs_data_RAMOUT_157_G[3]_115 ;
wire \regs_data_RAMOUT_157_G[3]_116 ;
wire \regs_data_RAMOUT_157_G[3]_117 ;
wire \regs_data_RAMOUT_157_G[3]_118 ;
wire \regs_data_RAMOUT_172_G[3]_112 ;
wire \regs_data_RAMOUT_172_G[3]_113 ;
wire \regs_data_RAMOUT_172_G[3]_114 ;
wire \regs_data_RAMOUT_172_G[3]_115 ;
wire \regs_data_RAMOUT_172_G[3]_116 ;
wire \regs_data_RAMOUT_172_G[3]_117 ;
wire \regs_data_RAMOUT_172_G[3]_118 ;
wire \regs_data_RAMOUT_187_G[3]_112 ;
wire \regs_data_RAMOUT_187_G[3]_113 ;
wire \regs_data_RAMOUT_187_G[3]_114 ;
wire \regs_data_RAMOUT_187_G[3]_115 ;
wire \regs_data_RAMOUT_187_G[3]_116 ;
wire \regs_data_RAMOUT_187_G[3]_117 ;
wire \regs_data_RAMOUT_187_G[3]_118 ;
wire \regs_data_RAMOUT_202_G[3]_112 ;
wire \regs_data_RAMOUT_202_G[3]_113 ;
wire \regs_data_RAMOUT_202_G[3]_114 ;
wire \regs_data_RAMOUT_202_G[3]_115 ;
wire \regs_data_RAMOUT_202_G[3]_116 ;
wire \regs_data_RAMOUT_202_G[3]_117 ;
wire \regs_data_RAMOUT_202_G[3]_118 ;
wire \regs_data_RAMOUT_217_G[3]_128 ;
wire \regs_data_RAMOUT_217_G[3]_129 ;
wire \regs_data_RAMOUT_217_G[3]_130 ;
wire \regs_data_RAMOUT_217_G[3]_131 ;
wire \regs_data_RAMOUT_217_G[3]_132 ;
wire \regs_data_RAMOUT_217_G[3]_133 ;
wire \regs_data_RAMOUT_217_G[3]_134 ;
wire \regs_data_RAMOUT_232_G[3]_128 ;
wire \regs_data_RAMOUT_232_G[3]_129 ;
wire \regs_data_RAMOUT_232_G[3]_130 ;
wire \regs_data_RAMOUT_232_G[3]_131 ;
wire \regs_data_RAMOUT_232_G[3]_132 ;
wire \regs_data_RAMOUT_232_G[3]_133 ;
wire \regs_data_RAMOUT_232_G[3]_134 ;
wire when_SPI_PWM_l141;
wire when_utils_l25_6;
wire when_SPI_PWM_l71;
wire n2356_3;
wire n2079_9;
wire n2080_9;
wire n2081_9;
wire n2082_9;
wire n2083_9;
wire n2084_9;
wire n2085_9;
wire n2416_10;
wire n2417_10;
wire n2055_9;
wire spi_fsm_being_written_fsm_ptr_6_8;
wire spi_fsm_ss_has_fallen_8;
wire n2005_10;
wire n2004_12;
wire n2100_6;
wire n2099_6;
wire n2210_5;
wire n2209_5;
wire n2208_5;
wire n2207_5;
wire n2206_5;
wire n2205_5;
wire n2204_5;
wire n1828_5;
wire n1826_5;
wire n1825_5;
wire n1823_5;
wire n1822_5;
wire n1820_5;
wire n1819_5;
wire n1817_5;
wire n1816_5;
wire n1814_5;
wire n1813_5;
wire n1811_5;
wire n1810_5;
wire n1808_5;
wire n1807_5;
wire n1806_5;
wire n1802_5;
wire n1801_5;
wire n1800_5;
wire n1945_5;
wire n1942_5;
wire n1941_5;
wire n1938_5;
wire n1937_5;
wire n1935_5;
wire n1934_5;
wire n1932_5;
wire n2182_6;
wire n2165_6;
wire n2164_6;
wire n1912_5;
wire n1909_5;
wire n1908_5;
wire n1906_5;
wire n1903_5;
wire n1901_5;
wire n1899_5;
wire n1766_5;
wire n1765_5;
wire n1763_5;
wire n1762_5;
wire n1618_5;
wire n1531_8;
wire pwm_out_ch0_d_4;
wire pwm_out_ch0_d_5;
wire pwm_out_ch0_d_6;
wire pwm_out_ch0_d_7;
wire pwm_out_ch1_d_3;
wire pwm_out_ch1_d_4;
wire pwm_out_ch1_d_5;
wire pwm_out_ch1_d_6;
wire pwm_out_ch2_d_3;
wire pwm_out_ch2_d_4;
wire pwm_out_ch3_d_3;
wire pwm_out_ch3_d_4;
wire pwm_out_ch3_d_5;
wire pwm_out_ch4_d_3;
wire pwm_out_ch4_d_4;
wire pwm_out_ch4_d_5;
wire pwm_out_ch5_d_3;
wire pwm_out_ch5_d_4;
wire pwm_out_ch6_d_3;
wire pwm_out_ch6_d_4;
wire pwm_out_ch6_d_5;
wire pwm_out_ch7_d_3;
wire pwm_out_ch7_d_4;
wire pwm_out_ch7_d_5;
wire pwm_out_ch7_d_6;
wire _zz_apb_m_PWDATA_1_3_7;
wire _zz_apb_m_PWDATA_1_3_8;
wire _zz_apb_m_PWDATA_1_2_7;
wire _zz_apb_m_PWDATA_1_1_8;
wire _zz_apb_m_PWDATA_1_0_7;
wire spi_pwm_1_apb_m_PWDATA_15_4;
wire spi_pwm_1_apb_m_PWDATA_15_5;
wire spi_pwm_1_apb_m_PWDATA_1_5;
wire n2079_10;
wire n2080_10;
wire n2083_10;
wire n2417_12;
wire n2198_10;
wire _zz_when_utils_l25_2_7;
wire _zz_when_utils_l25_1_1_8;
wire _zz_when_utils_l25_1_1_9;
wire _zz_pwm_pwm_area_channels_0_counter_map_15_7;
wire pwm_pwm_area_timeout_area_counter_31_9;
wire spi_fsm_temp_rx_6_9;
wire regs_data_5830;
wire regs_data_5832;
wire n1530_9;
wire n1530_11;
wire n2179_7;
wire n2179_8;
wire n1829_6;
wire n1827_6;
wire n1825_6;
wire n1822_6;
wire n1819_6;
wire n1816_6;
wire n1813_6;
wire n1812_6;
wire n1810_6;
wire n1809_6;
wire n1807_6;
wire n1805_6;
wire n1804_6;
wire n1803_6;
wire n1801_6;
wire n1944_6;
wire n1943_6;
wire n1941_6;
wire n1940_6;
wire n1939_6;
wire n1937_6;
wire n1936_6;
wire n1934_6;
wire n1933_6;
wire n2182_7;
wire n2182_8;
wire n2165_7;
wire n2164_7;
wire apb_m_PWDATA_0_25;
wire apb_m_PWDATA_2_13;
wire apb_m_PWDATA_3_13;
wire apb_m_PWDATA_4_12;
wire apb_m_PWDATA_5_12;
wire apb_m_PWDATA_6_12;
wire apb_m_PWDATA_7_12;
wire n1914_6;
wire n1911_6;
wire n1910_6;
wire n1908_6;
wire n1907_6;
wire n1905_6;
wire n1902_6;
wire n1900_6;
wire n1764_6;
wire n1762_6;
wire n1618_6;
wire spi_fsm_sclk_count_valueNext_2_6;
wire n1619_6;
wire n1619_7;
wire n1531_9;
wire pwm_out_ch0_d_8;
wire pwm_out_ch0_d_9;
wire pwm_out_ch0_d_10;
wire pwm_out_ch0_d_11;
wire pwm_out_ch0_d_12;
wire pwm_out_ch0_d_13;
wire pwm_out_ch0_d_14;
wire pwm_out_ch0_d_15;
wire pwm_out_ch0_d_16;
wire pwm_out_ch0_d_17;
wire pwm_out_ch0_d_18;
wire pwm_out_ch0_d_19;
wire pwm_out_ch1_d_7;
wire pwm_out_ch1_d_8;
wire pwm_out_ch1_d_9;
wire pwm_out_ch1_d_10;
wire pwm_out_ch1_d_11;
wire pwm_out_ch1_d_12;
wire pwm_out_ch1_d_13;
wire pwm_out_ch1_d_14;
wire pwm_out_ch1_d_15;
wire pwm_out_ch1_d_16;
wire pwm_out_ch1_d_17;
wire pwm_out_ch1_d_18;
wire pwm_out_ch2_d_6;
wire pwm_out_ch2_d_7;
wire pwm_out_ch2_d_8;
wire pwm_out_ch2_d_9;
wire pwm_out_ch2_d_10;
wire pwm_out_ch2_d_11;
wire pwm_out_ch3_d_6;
wire pwm_out_ch3_d_7;
wire pwm_out_ch3_d_8;
wire pwm_out_ch3_d_9;
wire pwm_out_ch3_d_10;
wire pwm_out_ch3_d_11;
wire pwm_out_ch3_d_13;
wire pwm_out_ch3_d_14;
wire pwm_out_ch3_d_15;
wire pwm_out_ch4_d_6;
wire pwm_out_ch4_d_7;
wire pwm_out_ch4_d_8;
wire pwm_out_ch4_d_9;
wire pwm_out_ch4_d_10;
wire pwm_out_ch4_d_11;
wire pwm_out_ch4_d_13;
wire pwm_out_ch4_d_14;
wire pwm_out_ch4_d_15;
wire pwm_out_ch5_d_6;
wire pwm_out_ch5_d_7;
wire pwm_out_ch5_d_8;
wire pwm_out_ch5_d_9;
wire pwm_out_ch5_d_10;
wire pwm_out_ch5_d_11;
wire pwm_out_ch6_d_7;
wire pwm_out_ch6_d_8;
wire pwm_out_ch6_d_9;
wire pwm_out_ch6_d_10;
wire pwm_out_ch6_d_11;
wire pwm_out_ch6_d_12;
wire pwm_out_ch6_d_13;
wire pwm_out_ch6_d_14;
wire pwm_out_ch6_d_15;
wire pwm_out_ch7_d_7;
wire pwm_out_ch7_d_8;
wire pwm_out_ch7_d_9;
wire pwm_out_ch7_d_10;
wire pwm_out_ch7_d_11;
wire pwm_out_ch7_d_12;
wire pwm_out_ch7_d_13;
wire pwm_out_ch7_d_14;
wire pwm_out_ch7_d_15;
wire pwm_out_ch7_d_16;
wire pwm_out_ch7_d_17;
wire _zz_apb_m_PWDATA_1_3_10;
wire _zz_apb_m_PWDATA_1_3_11;
wire _zz_apb_m_PWDATA_1_1_9;
wire spi_pwm_1_apb_m_PWDATA_1_7;
wire _zz_when_utils_l25_2_8;
wire regs_data_5836;
wire regs_data_5837;
wire regs_data_5839;
wire regs_data_5840;
wire regs_data_5841;
wire n2179_9;
wire n1815_7;
wire n1812_7;
wire n1803_7;
wire n2165_9;
wire spi_fsm_sclk_count_valueNext_0_7;
wire n1531_10;
wire n1531_11;
wire pwm_out_ch0_d_20;
wire pwm_out_ch0_d_21;
wire pwm_out_ch0_d_22;
wire pwm_out_ch0_d_23;
wire pwm_out_ch0_d_24;
wire pwm_out_ch0_d_25;
wire pwm_out_ch0_d_26;
wire pwm_out_ch0_d_27;
wire pwm_out_ch0_d_28;
wire pwm_out_ch0_d_29;
wire pwm_out_ch0_d_30;
wire pwm_out_ch0_d_31;
wire pwm_out_ch0_d_32;
wire pwm_out_ch0_d_33;
wire pwm_out_ch0_d_34;
wire pwm_out_ch0_d_35;
wire pwm_out_ch1_d_19;
wire pwm_out_ch1_d_20;
wire pwm_out_ch1_d_21;
wire pwm_out_ch1_d_22;
wire pwm_out_ch1_d_23;
wire pwm_out_ch1_d_24;
wire pwm_out_ch1_d_25;
wire pwm_out_ch1_d_26;
wire pwm_out_ch1_d_27;
wire pwm_out_ch1_d_28;
wire pwm_out_ch1_d_29;
wire pwm_out_ch1_d_30;
wire pwm_out_ch1_d_31;
wire pwm_out_ch1_d_32;
wire pwm_out_ch1_d_33;
wire pwm_out_ch1_d_34;
wire pwm_out_ch2_d_12;
wire pwm_out_ch2_d_13;
wire pwm_out_ch2_d_14;
wire pwm_out_ch2_d_15;
wire pwm_out_ch2_d_16;
wire pwm_out_ch2_d_17;
wire pwm_out_ch2_d_18;
wire pwm_out_ch2_d_19;
wire pwm_out_ch2_d_20;
wire pwm_out_ch2_d_21;
wire pwm_out_ch2_d_22;
wire pwm_out_ch3_d_16;
wire pwm_out_ch3_d_17;
wire pwm_out_ch3_d_18;
wire pwm_out_ch3_d_19;
wire pwm_out_ch3_d_20;
wire pwm_out_ch3_d_21;
wire pwm_out_ch3_d_22;
wire pwm_out_ch3_d_23;
wire pwm_out_ch3_d_24;
wire pwm_out_ch3_d_25;
wire pwm_out_ch3_d_26;
wire pwm_out_ch3_d_27;
wire pwm_out_ch3_d_28;
wire pwm_out_ch3_d_29;
wire pwm_out_ch3_d_30;
wire pwm_out_ch3_d_31;
wire pwm_out_ch4_d_16;
wire pwm_out_ch4_d_17;
wire pwm_out_ch4_d_18;
wire pwm_out_ch4_d_19;
wire pwm_out_ch4_d_20;
wire pwm_out_ch4_d_21;
wire pwm_out_ch4_d_22;
wire pwm_out_ch4_d_23;
wire pwm_out_ch4_d_24;
wire pwm_out_ch4_d_25;
wire pwm_out_ch4_d_26;
wire pwm_out_ch4_d_27;
wire pwm_out_ch4_d_28;
wire pwm_out_ch4_d_29;
wire pwm_out_ch4_d_30;
wire pwm_out_ch4_d_31;
wire pwm_out_ch5_d_12;
wire pwm_out_ch5_d_13;
wire pwm_out_ch5_d_14;
wire pwm_out_ch5_d_15;
wire pwm_out_ch5_d_16;
wire pwm_out_ch5_d_17;
wire pwm_out_ch5_d_18;
wire pwm_out_ch5_d_19;
wire pwm_out_ch5_d_20;
wire pwm_out_ch5_d_21;
wire pwm_out_ch5_d_22;
wire pwm_out_ch6_d_16;
wire pwm_out_ch6_d_17;
wire pwm_out_ch6_d_18;
wire pwm_out_ch6_d_19;
wire pwm_out_ch6_d_20;
wire pwm_out_ch6_d_21;
wire pwm_out_ch6_d_22;
wire pwm_out_ch6_d_23;
wire pwm_out_ch6_d_24;
wire pwm_out_ch6_d_25;
wire pwm_out_ch6_d_26;
wire pwm_out_ch6_d_27;
wire pwm_out_ch6_d_28;
wire pwm_out_ch7_d_18;
wire pwm_out_ch7_d_19;
wire pwm_out_ch7_d_20;
wire pwm_out_ch7_d_21;
wire pwm_out_ch7_d_22;
wire pwm_out_ch7_d_23;
wire pwm_out_ch7_d_24;
wire pwm_out_ch7_d_25;
wire pwm_out_ch7_d_26;
wire pwm_out_ch7_d_27;
wire pwm_out_ch7_d_28;
wire pwm_out_ch7_d_29;
wire pwm_out_ch7_d_30;
wire pwm_out_ch7_d_31;
wire pwm_out_ch7_d_32;
wire pwm_out_ch7_d_33;
wire regs_data_5842;
wire regs_data_5843;
wire regs_data_5844;
wire regs_data_5845;
wire regs_data_5846;
wire regs_data_5847;
wire regs_data_5848;
wire spi_fsm_sclk_count_valueNext_0_8;
wire pwm_out_ch0_d_36;
wire pwm_out_ch0_d_37;
wire pwm_out_ch0_d_38;
wire pwm_out_ch0_d_39;
wire pwm_out_ch0_d_40;
wire pwm_out_ch1_d_35;
wire pwm_out_ch1_d_36;
wire pwm_out_ch2_d_23;
wire pwm_out_ch2_d_24;
wire pwm_out_ch2_d_25;
wire pwm_out_ch2_d_26;
wire pwm_out_ch2_d_27;
wire pwm_out_ch2_d_28;
wire pwm_out_ch2_d_29;
wire pwm_out_ch2_d_30;
wire pwm_out_ch2_d_31;
wire pwm_out_ch2_d_32;
wire pwm_out_ch2_d_33;
wire pwm_out_ch2_d_34;
wire pwm_out_ch2_d_35;
wire pwm_out_ch2_d_36;
wire pwm_out_ch2_d_37;
wire pwm_out_ch3_d_32;
wire pwm_out_ch3_d_33;
wire pwm_out_ch3_d_34;
wire pwm_out_ch3_d_35;
wire pwm_out_ch3_d_36;
wire pwm_out_ch3_d_37;
wire pwm_out_ch3_d_38;
wire pwm_out_ch4_d_32;
wire pwm_out_ch4_d_33;
wire pwm_out_ch4_d_34;
wire pwm_out_ch4_d_35;
wire pwm_out_ch4_d_36;
wire pwm_out_ch4_d_37;
wire pwm_out_ch4_d_38;
wire pwm_out_ch5_d_23;
wire pwm_out_ch5_d_24;
wire pwm_out_ch5_d_25;
wire pwm_out_ch5_d_26;
wire pwm_out_ch5_d_27;
wire pwm_out_ch5_d_28;
wire pwm_out_ch5_d_29;
wire pwm_out_ch5_d_30;
wire pwm_out_ch5_d_31;
wire pwm_out_ch5_d_32;
wire pwm_out_ch5_d_33;
wire pwm_out_ch5_d_34;
wire pwm_out_ch5_d_35;
wire pwm_out_ch5_d_36;
wire pwm_out_ch5_d_37;
wire pwm_out_ch6_d_29;
wire pwm_out_ch6_d_30;
wire pwm_out_ch6_d_31;
wire pwm_out_ch6_d_32;
wire pwm_out_ch6_d_33;
wire pwm_out_ch6_d_34;
wire pwm_out_ch6_d_35;
wire pwm_out_ch6_d_36;
wire pwm_out_ch6_d_37;
wire pwm_out_ch7_d_34;
wire pwm_out_ch7_d_35;
wire pwm_out_ch7_d_36;
wire pwm_out_ch7_d_37;
wire pwm_out_ch7_d_38;
wire regs_data_5849;
wire pwm_out_ch0_d_41;
wire pwm_out_ch0_d_42;
wire pwm_out_ch1_d_37;
wire pwm_out_ch1_d_38;
wire pwm_out_ch2_d_38;
wire pwm_out_ch2_d_39;
wire pwm_out_ch2_d_40;
wire pwm_out_ch2_d_41;
wire pwm_out_ch2_d_42;
wire pwm_out_ch3_d_39;
wire pwm_out_ch3_d_40;
wire pwm_out_ch4_d_39;
wire pwm_out_ch4_d_40;
wire pwm_out_ch5_d_38;
wire pwm_out_ch5_d_39;
wire pwm_out_ch5_d_40;
wire pwm_out_ch6_d_38;
wire pwm_out_ch6_d_39;
wire pwm_out_ch6_d_40;
wire pwm_out_ch7_d_39;
wire pwm_out_ch7_d_40;
wire n1530_14;
wire _zz_apb_m_PWDATA_1_3_14;
wire _zz_apb_m_PWDATA_1_1_12;
wire n1619_9;
wire n1800_8;
wire n1806_9;
wire n1809_9;
wire n1818_8;
wire n1821_8;
wire n1824_8;
wire n1829_8;
wire spi_fsm_being_written_fsm_ptr_6_11;
wire n2082_12;
wire n2165_11;
wire spi_pwm_1_apb_m_PWDATA_1_10;
wire _zz_when_utils_l25_1_0_8;
wire n1764_8;
wire n1809_11;
wire n1812_9;
wire n1815_9;
wire n1904_8;
wire n2179_11;
wire regs_data_5855;
wire spi_fsm_temp_rx_6_11;
wire n1939_8;
wire regs_data_5861;
wire regs_data_5863;
wire regs_data_5865;
wire regs_data_5867;
wire regs_data_5869;
wire regs_data_5871;
wire spi_fsm_being_written_fsm_ss_has_rised_12;
wire spi_pwm_1_apb_m_PWDATA_1_12;
wire pwm_out_ch4_d_42;
wire pwm_out_ch3_d_42;
wire pwm_out_ch6_d_42;
wire pwm_out_ch5_d_42;
wire pwm_out_ch2_d_44;
wire spi_fsm_sclk_count_valueNext_0_10;
wire n2416_13;
wire _zz_when_utils_l25_3_7;
wire n2198_12;
wire n2191_11;
wire n1900_8;
wire n1902_8;
wire n1904_10;
wire n1905_8;
wire n1907_8;
wire n1910_8;
wire n1911_8;
wire n1913_7;
wire n1933_8;
wire n1936_8;
wire n1940_8;
wire n1943_8;
wire n1944_8;
wire n1946_7;
wire n1947_7;
wire _zz_pwm_pwm_area_channels_0_counter_map_15_9;
wire n1803_9;
wire n1804_8;
wire n1805_8;
wire n1815_11;
wire n1818_10;
wire n1821_10;
wire n1824_10;
wire n1827_8;
wire n1830_7;
wire n1914_14;
wire n1831_10;
wire pwm_pwm_area_timeout_area_counter_31_13;
wire n1864_9;
wire n2357_14;
wire n2054_13;
wire n1530_17;
wire spi_fsm_being_written_fsm_stateReg_0_10;
wire \regs_data_RAMOUT_7_G[3]_165 ;
wire \regs_data_RAMOUT_22_G[3]_149 ;
wire \regs_data_RAMOUT_37_G[3]_149 ;
wire \regs_data_RAMOUT_52_G[3]_149 ;
wire \regs_data_RAMOUT_67_G[3]_149 ;
wire \regs_data_RAMOUT_82_G[3]_133 ;
wire \regs_data_RAMOUT_97_G[3]_133 ;
wire \regs_data_RAMOUT_112_G[3]_133 ;
wire \regs_data_RAMOUT_127_G[3]_133 ;
wire \regs_data_RAMOUT_142_G[3]_133 ;
wire \regs_data_RAMOUT_157_G[3]_133 ;
wire \regs_data_RAMOUT_172_G[3]_133 ;
wire \regs_data_RAMOUT_187_G[3]_133 ;
wire \regs_data_RAMOUT_202_G[3]_133 ;
wire \regs_data_RAMOUT_217_G[3]_149 ;
wire \regs_data_RAMOUT_232_G[3]_149 ;
wire n1806_11;
wire regs_data_5873;
wire regs_data_5875;
wire regs_data_5877;
wire regs_data_5879;
wire n2081_12;
wire regs_data_5881;
wire regs_data_5883;
wire regs_data_5885;
wire regs_data_5887;
wire regs_data_5889;
wire regs_data_5891;
wire regs_data_5893;
wire regs_data_5895;
wire apb_m_PWRITE_10;
wire pwm_pwm_area_timeout_area_lastwdt;
wire spi_fsm_readwrite_bit;
wire pwm_pwm_area_timeout_area_wdt_change;
wire sclk_sync_regNext;
wire ss_sync_regNext;
wire spi_fsm_being_written_fsm_is_high_8bit_regNext;
wire spi_fsm_being_written_fsm_ss_has_rised;
wire spi_fsm_ss_has_fallen;
wire \regs_data_regs_data_RAMREG_0_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_0_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_1_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_2_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_3_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_4_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_5_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_6_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_7_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_8_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_9_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_10_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_11_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_12_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_13_G[15]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[0]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[1]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[2]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[3]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[4]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[5]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[6]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[7]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[8]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[9]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[10]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[11]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[12]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[13]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[14]_16 ;
wire \regs_data_regs_data_RAMREG_14_G[15]_16 ;
wire pwm_pwm_area_timeout_area_flag;
wire spi_fsm_being_written_fsm_is_high_8bit_9;
wire n1087_1_SUM;
wire n1087_3;
wire n1088_1_SUM;
wire n1088_3;
wire n1089_1_SUM;
wire n1089_3;
wire n1090_1_SUM;
wire n1090_3;
wire n1091_1_SUM;
wire n1091_3;
wire n1286_1_SUM;
wire n1286_3;
wire n1287_1_SUM;
wire n1287_3;
wire n1288_1_SUM;
wire n1288_3;
wire n1289_1_SUM;
wire n1289_3;
wire n1290_1_SUM;
wire n1290_3;
wire n1291_1_SUM;
wire n1291_3;
wire n1292_1_SUM;
wire n1292_3;
wire n1293_1_SUM;
wire n1293_3;
wire n1294_1_SUM;
wire n1294_3;
wire n1295_1_SUM;
wire n1295_3;
wire n1296_1_SUM;
wire n1296_3;
wire n1297_1_SUM;
wire n1297_3;
wire n1298_1_SUM;
wire n1298_3;
wire n1299_1_SUM;
wire n1299_3;
wire n1300_1_SUM;
wire n1300_3;
wire n1301_1_SUM;
wire n1301_3;
wire n1302_1_SUM;
wire n1302_3;
wire n1303_1_SUM;
wire n1303_3;
wire n1304_1_SUM;
wire n1304_3;
wire n1305_1_SUM;
wire n1305_3;
wire n1306_1_SUM;
wire n1306_3;
wire n1307_1_SUM;
wire n1307_3;
wire n1308_1_SUM;
wire n1308_3;
wire n1309_1_SUM;
wire n1309_3;
wire n1310_1_SUM;
wire n1310_3;
wire n1311_1_SUM;
wire n1311_3;
wire n1312_1_SUM;
wire n1312_3;
wire n1313_1_SUM;
wire n1313_3;
wire n1314_1_SUM;
wire n1314_3;
wire n1315_1_SUM;
wire n1315_3;
wire n1316_1_SUM;
wire n1316_3;
wire n1317_1_SUM;
wire n1317_3;
wire n1319_1_SUM;
wire n1319_3;
wire n1320_1_SUM;
wire n1320_3;
wire n1321_1_SUM;
wire n1321_3;
wire n1322_1_SUM;
wire n1322_3;
wire n1323_1_SUM;
wire n1323_3;
wire n1324_1_SUM;
wire n1324_3;
wire n1325_1_SUM;
wire n1325_3;
wire n1326_1_SUM;
wire n1326_3;
wire n1327_1_SUM;
wire n1327_3;
wire n1328_1_SUM;
wire n1328_3;
wire n1329_1_SUM;
wire n1329_3;
wire n1330_1_SUM;
wire n1330_3;
wire n1331_1_SUM;
wire n1331_3;
wire n1332_1_SUM;
wire n1332_3;
wire n1333_1_SUM;
wire n1333_3;
wire n1334_1_SUM;
wire n1334_3;
wire n1336_1_SUM;
wire n1336_3;
wire n1337_1_SUM;
wire n1337_3;
wire n1338_1_SUM;
wire n1338_3;
wire n1339_1_SUM;
wire n1339_3;
wire n1340_1_SUM;
wire n1340_3;
wire n1341_1_SUM;
wire n1341_3;
wire n1342_1_SUM;
wire n1342_3;
wire n1343_1_SUM;
wire n1343_3;
wire n1344_1_SUM;
wire n1344_3;
wire n1345_1_SUM;
wire n1345_3;
wire n1346_1_SUM;
wire n1346_3;
wire n1347_1_SUM;
wire n1347_3;
wire n1348_1_SUM;
wire n1348_3;
wire n1349_1_SUM;
wire n1349_3;
wire n1350_1_SUM;
wire n1350_3;
wire n1351_1_SUM;
wire n1352_2;
wire n1354_1_SUM;
wire n1354_3;
wire n1355_1_SUM;
wire n1355_3;
wire n1356_1_SUM;
wire n1356_3;
wire n1357_1_SUM;
wire n1357_3;
wire n1358_1_SUM;
wire n1358_3;
wire n1359_1_SUM;
wire n1359_3;
wire n1360_1_SUM;
wire n1360_3;
wire n1361_1_SUM;
wire n1361_3;
wire n1362_1_SUM;
wire n1362_3;
wire n1363_1_SUM;
wire n1363_3;
wire n1364_1_SUM;
wire n1364_3;
wire n1365_1_SUM;
wire n1365_3;
wire n1366_1_SUM;
wire n1366_3;
wire n1367_1_SUM;
wire n1367_3;
wire n1368_1_SUM;
wire n1368_3;
wire n1369_1_SUM;
wire n1369_3;
wire n1371_1_SUM;
wire n1371_3;
wire n1372_1_SUM;
wire n1372_3;
wire n1373_1_SUM;
wire n1373_3;
wire n1374_1_SUM;
wire n1374_3;
wire n1375_1_SUM;
wire n1375_3;
wire n1376_1_SUM;
wire n1376_3;
wire n1377_1_SUM;
wire n1377_3;
wire n1378_1_SUM;
wire n1378_3;
wire n1379_1_SUM;
wire n1379_3;
wire n1380_1_SUM;
wire n1380_3;
wire n1381_1_SUM;
wire n1381_3;
wire n1382_1_SUM;
wire n1382_3;
wire n1383_1_SUM;
wire n1383_3;
wire n1384_1_SUM;
wire n1384_3;
wire n1385_1_SUM;
wire n1385_3;
wire n1386_1_SUM;
wire n1387_2;
wire \regs_data_RAMOUT_7_G[3]_153 ;
wire \regs_data_RAMOUT_7_G[3]_155 ;
wire \regs_data_RAMOUT_7_G[3]_157 ;
wire \regs_data_RAMOUT_7_G[3]_159 ;
wire \regs_data_RAMOUT_22_G[3]_137 ;
wire \regs_data_RAMOUT_22_G[3]_139 ;
wire \regs_data_RAMOUT_22_G[3]_141 ;
wire \regs_data_RAMOUT_22_G[3]_143 ;
wire \regs_data_RAMOUT_37_G[3]_137 ;
wire \regs_data_RAMOUT_37_G[3]_139 ;
wire \regs_data_RAMOUT_37_G[3]_141 ;
wire \regs_data_RAMOUT_37_G[3]_143 ;
wire \regs_data_RAMOUT_52_G[3]_137 ;
wire \regs_data_RAMOUT_52_G[3]_139 ;
wire \regs_data_RAMOUT_52_G[3]_141 ;
wire \regs_data_RAMOUT_52_G[3]_143 ;
wire \regs_data_RAMOUT_67_G[3]_137 ;
wire \regs_data_RAMOUT_67_G[3]_139 ;
wire \regs_data_RAMOUT_67_G[3]_141 ;
wire \regs_data_RAMOUT_67_G[3]_143 ;
wire \regs_data_RAMOUT_82_G[3]_121 ;
wire \regs_data_RAMOUT_82_G[3]_123 ;
wire \regs_data_RAMOUT_82_G[3]_125 ;
wire \regs_data_RAMOUT_82_G[3]_127 ;
wire \regs_data_RAMOUT_97_G[3]_121 ;
wire \regs_data_RAMOUT_97_G[3]_123 ;
wire \regs_data_RAMOUT_97_G[3]_125 ;
wire \regs_data_RAMOUT_97_G[3]_127 ;
wire \regs_data_RAMOUT_112_G[3]_121 ;
wire \regs_data_RAMOUT_112_G[3]_123 ;
wire \regs_data_RAMOUT_112_G[3]_125 ;
wire \regs_data_RAMOUT_112_G[3]_127 ;
wire \regs_data_RAMOUT_127_G[3]_121 ;
wire \regs_data_RAMOUT_127_G[3]_123 ;
wire \regs_data_RAMOUT_127_G[3]_125 ;
wire \regs_data_RAMOUT_127_G[3]_127 ;
wire \regs_data_RAMOUT_142_G[3]_121 ;
wire \regs_data_RAMOUT_142_G[3]_123 ;
wire \regs_data_RAMOUT_142_G[3]_125 ;
wire \regs_data_RAMOUT_142_G[3]_127 ;
wire \regs_data_RAMOUT_157_G[3]_121 ;
wire \regs_data_RAMOUT_157_G[3]_123 ;
wire \regs_data_RAMOUT_157_G[3]_125 ;
wire \regs_data_RAMOUT_157_G[3]_127 ;
wire \regs_data_RAMOUT_172_G[3]_121 ;
wire \regs_data_RAMOUT_172_G[3]_123 ;
wire \regs_data_RAMOUT_172_G[3]_125 ;
wire \regs_data_RAMOUT_172_G[3]_127 ;
wire \regs_data_RAMOUT_187_G[3]_121 ;
wire \regs_data_RAMOUT_187_G[3]_123 ;
wire \regs_data_RAMOUT_187_G[3]_125 ;
wire \regs_data_RAMOUT_187_G[3]_127 ;
wire \regs_data_RAMOUT_202_G[3]_121 ;
wire \regs_data_RAMOUT_202_G[3]_123 ;
wire \regs_data_RAMOUT_202_G[3]_125 ;
wire \regs_data_RAMOUT_202_G[3]_127 ;
wire \regs_data_RAMOUT_217_G[3]_137 ;
wire \regs_data_RAMOUT_217_G[3]_139 ;
wire \regs_data_RAMOUT_217_G[3]_141 ;
wire \regs_data_RAMOUT_217_G[3]_143 ;
wire \regs_data_RAMOUT_232_G[3]_137 ;
wire \regs_data_RAMOUT_232_G[3]_139 ;
wire \regs_data_RAMOUT_232_G[3]_141 ;
wire \regs_data_RAMOUT_232_G[3]_143 ;
wire \regs_data_RAMOUT_7_G[3]_161 ;
wire \regs_data_RAMOUT_7_G[3]_163 ;
wire \regs_data_RAMOUT_22_G[3]_145 ;
wire \regs_data_RAMOUT_22_G[3]_147 ;
wire \regs_data_RAMOUT_37_G[3]_145 ;
wire \regs_data_RAMOUT_37_G[3]_147 ;
wire \regs_data_RAMOUT_52_G[3]_145 ;
wire \regs_data_RAMOUT_52_G[3]_147 ;
wire \regs_data_RAMOUT_67_G[3]_145 ;
wire \regs_data_RAMOUT_67_G[3]_147 ;
wire \regs_data_RAMOUT_82_G[3]_129 ;
wire \regs_data_RAMOUT_82_G[3]_131 ;
wire \regs_data_RAMOUT_97_G[3]_129 ;
wire \regs_data_RAMOUT_97_G[3]_131 ;
wire \regs_data_RAMOUT_112_G[3]_129 ;
wire \regs_data_RAMOUT_112_G[3]_131 ;
wire \regs_data_RAMOUT_127_G[3]_129 ;
wire \regs_data_RAMOUT_127_G[3]_131 ;
wire \regs_data_RAMOUT_142_G[3]_129 ;
wire \regs_data_RAMOUT_142_G[3]_131 ;
wire \regs_data_RAMOUT_157_G[3]_129 ;
wire \regs_data_RAMOUT_157_G[3]_131 ;
wire \regs_data_RAMOUT_172_G[3]_129 ;
wire \regs_data_RAMOUT_172_G[3]_131 ;
wire \regs_data_RAMOUT_187_G[3]_129 ;
wire \regs_data_RAMOUT_187_G[3]_131 ;
wire \regs_data_RAMOUT_202_G[3]_129 ;
wire \regs_data_RAMOUT_202_G[3]_131 ;
wire \regs_data_RAMOUT_217_G[3]_145 ;
wire \regs_data_RAMOUT_217_G[3]_147 ;
wire \regs_data_RAMOUT_232_G[3]_145 ;
wire \regs_data_RAMOUT_232_G[3]_147 ;
wire \regs_data_RAMOUT_0_G[0]_33 ;
wire \regs_data_RAMOUT_15_G[0]_31 ;
wire \regs_data_RAMOUT_30_G[0]_31 ;
wire \regs_data_RAMOUT_45_G[0]_31 ;
wire \regs_data_RAMOUT_60_G[0]_31 ;
wire \regs_data_RAMOUT_75_G[0]_29 ;
wire \regs_data_RAMOUT_90_G[0]_29 ;
wire \regs_data_RAMOUT_105_G[0]_29 ;
wire \regs_data_RAMOUT_120_G[0]_29 ;
wire \regs_data_RAMOUT_135_G[0]_29 ;
wire \regs_data_RAMOUT_150_G[0]_29 ;
wire \regs_data_RAMOUT_165_G[0]_29 ;
wire \regs_data_RAMOUT_180_G[0]_29 ;
wire \regs_data_RAMOUT_195_G[0]_29 ;
wire \regs_data_RAMOUT_210_G[0]_31 ;
wire \regs_data_RAMOUT_225_G[0]_31 ;
wire when_PWM_l93_7;
wire [3:0] _zz_apb_m_PWDATA_1;
wire [2:0] spi_fsm_sclk_count_valueNext;
wire [3:0] _zz_when_utils_l25;
wire [1:0] _zz_when_utils_l25_1;
wire [15:0] pwm_sub_pwms_0_counter;
wire [15:0] _zz_pwm_pwm_area_channels_0_counter_map;
wire [4:0] pwm_pre_divicder_counter;
wire [6:0] spi_fsm_reg_addr;
wire [7:0] spi_fsm_being_written_fsm_data;
wire [15:8] spi_fsm_being_written_fsm_temp_data;
wire [2:0] spi_fsm_sclk_count_value;
wire [1:0] spi_fsm_stateReg;
wire [15:0] pwm_sub_pwms_0_period_buf;
wire [15:0] _zz_when_PWM_l17_1;
wire [15:0] _zz_apb_m_PWDATA;
wire [0:0] apb_operation_phase_0;
wire [31:0] pwm_pwm_area_timeout_area_counter;
wire [6:0] spi_fsm_being_written_fsm_ptr;
wire [6:0] spi_fsm_temp_rx;
wire [1:0] spi_fsm_being_written_fsm_stateReg;
wire VCC;
wire GND;
  LUT3 \regs_data_RAMOUT_0_G[0]_s22  (
    .F(\regs_data_RAMOUT_7_G[3]_144 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[0]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[0]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_0_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_0_G[0]_s23  (
    .F(\regs_data_RAMOUT_7_G[3]_145 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[0]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[0]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_0_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_0_G[0]_s24  (
    .F(\regs_data_RAMOUT_7_G[3]_146 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[0]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[0]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_0_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_0_G[0]_s25  (
    .F(\regs_data_RAMOUT_7_G[3]_147 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[0]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[0]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_0_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_0_G[0]_s26  (
    .F(\regs_data_RAMOUT_7_G[3]_148 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[0]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[0]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_0_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_0_G[0]_s27  (
    .F(\regs_data_RAMOUT_7_G[3]_149 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[0]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[0]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_0_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_0_G[0]_s28  (
    .F(\regs_data_RAMOUT_7_G[3]_150 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[0]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[0]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_0_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_15_G[0]_s22  (
    .F(\regs_data_RAMOUT_22_G[3]_128 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[1]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[1]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_15_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_15_G[0]_s23  (
    .F(\regs_data_RAMOUT_22_G[3]_129 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[1]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[1]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_15_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_15_G[0]_s24  (
    .F(\regs_data_RAMOUT_22_G[3]_130 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[1]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[1]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_15_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_15_G[0]_s25  (
    .F(\regs_data_RAMOUT_22_G[3]_131 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[1]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[1]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_15_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_15_G[0]_s26  (
    .F(\regs_data_RAMOUT_22_G[3]_132 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[1]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_15_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_15_G[0]_s27  (
    .F(\regs_data_RAMOUT_22_G[3]_133 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[1]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[1]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_15_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_15_G[0]_s28  (
    .F(\regs_data_RAMOUT_22_G[3]_134 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[1]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[1]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_15_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_30_G[0]_s22  (
    .F(\regs_data_RAMOUT_37_G[3]_128 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[2]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[2]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_30_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_30_G[0]_s23  (
    .F(\regs_data_RAMOUT_37_G[3]_129 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[2]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[2]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_30_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_30_G[0]_s24  (
    .F(\regs_data_RAMOUT_37_G[3]_130 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[2]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[2]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_30_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_30_G[0]_s25  (
    .F(\regs_data_RAMOUT_37_G[3]_131 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[2]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[2]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_30_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_30_G[0]_s26  (
    .F(\regs_data_RAMOUT_37_G[3]_132 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[2]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[2]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_30_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_30_G[0]_s27  (
    .F(\regs_data_RAMOUT_37_G[3]_133 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[2]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[2]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_30_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_30_G[0]_s28  (
    .F(\regs_data_RAMOUT_37_G[3]_134 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[2]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[2]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_30_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_45_G[0]_s22  (
    .F(\regs_data_RAMOUT_52_G[3]_128 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[3]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[3]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_45_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_45_G[0]_s23  (
    .F(\regs_data_RAMOUT_52_G[3]_129 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[3]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[3]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_45_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_45_G[0]_s24  (
    .F(\regs_data_RAMOUT_52_G[3]_130 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[3]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[3]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_45_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_45_G[0]_s25  (
    .F(\regs_data_RAMOUT_52_G[3]_131 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[3]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[3]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_45_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_45_G[0]_s26  (
    .F(\regs_data_RAMOUT_52_G[3]_132 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[3]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_45_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_45_G[0]_s27  (
    .F(\regs_data_RAMOUT_52_G[3]_133 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[3]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[3]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_45_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_45_G[0]_s28  (
    .F(\regs_data_RAMOUT_52_G[3]_134 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[3]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[3]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_45_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_60_G[0]_s22  (
    .F(\regs_data_RAMOUT_67_G[3]_128 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[4]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[4]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_60_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_60_G[0]_s23  (
    .F(\regs_data_RAMOUT_67_G[3]_129 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[4]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[4]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_60_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_60_G[0]_s24  (
    .F(\regs_data_RAMOUT_67_G[3]_130 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[4]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[4]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_60_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_60_G[0]_s25  (
    .F(\regs_data_RAMOUT_67_G[3]_131 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[4]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[4]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_60_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_60_G[0]_s26  (
    .F(\regs_data_RAMOUT_67_G[3]_132 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[4]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_60_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_60_G[0]_s27  (
    .F(\regs_data_RAMOUT_67_G[3]_133 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[4]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[4]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_60_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_60_G[0]_s28  (
    .F(\regs_data_RAMOUT_67_G[3]_134 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[4]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[4]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_60_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_75_G[0]_s22  (
    .F(\regs_data_RAMOUT_82_G[3]_112 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[5]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[5]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_75_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_75_G[0]_s23  (
    .F(\regs_data_RAMOUT_82_G[3]_113 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[5]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[5]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_75_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_75_G[0]_s24  (
    .F(\regs_data_RAMOUT_82_G[3]_114 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[5]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[5]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_75_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_75_G[0]_s25  (
    .F(\regs_data_RAMOUT_82_G[3]_115 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[5]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[5]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_75_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_75_G[0]_s26  (
    .F(\regs_data_RAMOUT_82_G[3]_116 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[5]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_75_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_75_G[0]_s27  (
    .F(\regs_data_RAMOUT_82_G[3]_117 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[5]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[5]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_75_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_75_G[0]_s28  (
    .F(\regs_data_RAMOUT_82_G[3]_118 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[5]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[5]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_75_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_90_G[0]_s22  (
    .F(\regs_data_RAMOUT_97_G[3]_112 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[6]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[6]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_90_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_90_G[0]_s23  (
    .F(\regs_data_RAMOUT_97_G[3]_113 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[6]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[6]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_90_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_90_G[0]_s24  (
    .F(\regs_data_RAMOUT_97_G[3]_114 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[6]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[6]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_90_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_90_G[0]_s25  (
    .F(\regs_data_RAMOUT_97_G[3]_115 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[6]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[6]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_90_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_90_G[0]_s26  (
    .F(\regs_data_RAMOUT_97_G[3]_116 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[6]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_90_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_90_G[0]_s27  (
    .F(\regs_data_RAMOUT_97_G[3]_117 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[6]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[6]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_90_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_90_G[0]_s28  (
    .F(\regs_data_RAMOUT_97_G[3]_118 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[6]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[6]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_90_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_105_G[0]_s22  (
    .F(\regs_data_RAMOUT_112_G[3]_112 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[7]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[7]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_105_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_105_G[0]_s23  (
    .F(\regs_data_RAMOUT_112_G[3]_113 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[7]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[7]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_105_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_105_G[0]_s24  (
    .F(\regs_data_RAMOUT_112_G[3]_114 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[7]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[7]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_105_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_105_G[0]_s25  (
    .F(\regs_data_RAMOUT_112_G[3]_115 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[7]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[7]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_105_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_105_G[0]_s26  (
    .F(\regs_data_RAMOUT_112_G[3]_116 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[7]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_105_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_105_G[0]_s27  (
    .F(\regs_data_RAMOUT_112_G[3]_117 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[7]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[7]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_105_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_105_G[0]_s28  (
    .F(\regs_data_RAMOUT_112_G[3]_118 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[7]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[7]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_105_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_120_G[0]_s22  (
    .F(\regs_data_RAMOUT_127_G[3]_112 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[8]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[8]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_120_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_120_G[0]_s23  (
    .F(\regs_data_RAMOUT_127_G[3]_113 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[8]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[8]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_120_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_120_G[0]_s24  (
    .F(\regs_data_RAMOUT_127_G[3]_114 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[8]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[8]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_120_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_120_G[0]_s25  (
    .F(\regs_data_RAMOUT_127_G[3]_115 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[8]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[8]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_120_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_120_G[0]_s26  (
    .F(\regs_data_RAMOUT_127_G[3]_116 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[8]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[8]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_120_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_120_G[0]_s27  (
    .F(\regs_data_RAMOUT_127_G[3]_117 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[8]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[8]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_120_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_120_G[0]_s28  (
    .F(\regs_data_RAMOUT_127_G[3]_118 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[8]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[8]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_120_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_135_G[0]_s22  (
    .F(\regs_data_RAMOUT_142_G[3]_112 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[9]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[9]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_135_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_135_G[0]_s23  (
    .F(\regs_data_RAMOUT_142_G[3]_113 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[9]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[9]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_135_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_135_G[0]_s24  (
    .F(\regs_data_RAMOUT_142_G[3]_114 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[9]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[9]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_135_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_135_G[0]_s25  (
    .F(\regs_data_RAMOUT_142_G[3]_115 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[9]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[9]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_135_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_135_G[0]_s26  (
    .F(\regs_data_RAMOUT_142_G[3]_116 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[9]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_135_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_135_G[0]_s27  (
    .F(\regs_data_RAMOUT_142_G[3]_117 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[9]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[9]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_135_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_135_G[0]_s28  (
    .F(\regs_data_RAMOUT_142_G[3]_118 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[9]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[9]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_135_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_150_G[0]_s22  (
    .F(\regs_data_RAMOUT_157_G[3]_112 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[10]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[10]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_150_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_150_G[0]_s23  (
    .F(\regs_data_RAMOUT_157_G[3]_113 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[10]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[10]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_150_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_150_G[0]_s24  (
    .F(\regs_data_RAMOUT_157_G[3]_114 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[10]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[10]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_150_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_150_G[0]_s25  (
    .F(\regs_data_RAMOUT_157_G[3]_115 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[10]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[10]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_150_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_150_G[0]_s26  (
    .F(\regs_data_RAMOUT_157_G[3]_116 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[10]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[10]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_150_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_150_G[0]_s27  (
    .F(\regs_data_RAMOUT_157_G[3]_117 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[10]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[10]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_150_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_150_G[0]_s28  (
    .F(\regs_data_RAMOUT_157_G[3]_118 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[10]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[10]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_150_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_165_G[0]_s22  (
    .F(\regs_data_RAMOUT_172_G[3]_112 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[11]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[11]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_165_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_165_G[0]_s23  (
    .F(\regs_data_RAMOUT_172_G[3]_113 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[11]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[11]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_165_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_165_G[0]_s24  (
    .F(\regs_data_RAMOUT_172_G[3]_114 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[11]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[11]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_165_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_165_G[0]_s25  (
    .F(\regs_data_RAMOUT_172_G[3]_115 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[11]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[11]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_165_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_165_G[0]_s26  (
    .F(\regs_data_RAMOUT_172_G[3]_116 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[11]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_165_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_165_G[0]_s27  (
    .F(\regs_data_RAMOUT_172_G[3]_117 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[11]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[11]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_165_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_165_G[0]_s28  (
    .F(\regs_data_RAMOUT_172_G[3]_118 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[11]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[11]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_165_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_180_G[0]_s22  (
    .F(\regs_data_RAMOUT_187_G[3]_112 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[12]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[12]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_180_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_180_G[0]_s23  (
    .F(\regs_data_RAMOUT_187_G[3]_113 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[12]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[12]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_180_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_180_G[0]_s24  (
    .F(\regs_data_RAMOUT_187_G[3]_114 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[12]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[12]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_180_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_180_G[0]_s25  (
    .F(\regs_data_RAMOUT_187_G[3]_115 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[12]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[12]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_180_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_180_G[0]_s26  (
    .F(\regs_data_RAMOUT_187_G[3]_116 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[12]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_180_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_180_G[0]_s27  (
    .F(\regs_data_RAMOUT_187_G[3]_117 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[12]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[12]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_180_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_180_G[0]_s28  (
    .F(\regs_data_RAMOUT_187_G[3]_118 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[12]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[12]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_180_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_195_G[0]_s22  (
    .F(\regs_data_RAMOUT_202_G[3]_112 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[13]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[13]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_195_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_195_G[0]_s23  (
    .F(\regs_data_RAMOUT_202_G[3]_113 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[13]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[13]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_195_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_195_G[0]_s24  (
    .F(\regs_data_RAMOUT_202_G[3]_114 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[13]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[13]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_195_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_195_G[0]_s25  (
    .F(\regs_data_RAMOUT_202_G[3]_115 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[13]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[13]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_195_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_195_G[0]_s26  (
    .F(\regs_data_RAMOUT_202_G[3]_116 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[13]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_195_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_195_G[0]_s27  (
    .F(\regs_data_RAMOUT_202_G[3]_117 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[13]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[13]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_195_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_195_G[0]_s28  (
    .F(\regs_data_RAMOUT_202_G[3]_118 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[13]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[13]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_195_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_210_G[0]_s22  (
    .F(\regs_data_RAMOUT_217_G[3]_128 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[14]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[14]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_210_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_210_G[0]_s23  (
    .F(\regs_data_RAMOUT_217_G[3]_129 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[14]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[14]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_210_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_210_G[0]_s24  (
    .F(\regs_data_RAMOUT_217_G[3]_130 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[14]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[14]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_210_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_210_G[0]_s25  (
    .F(\regs_data_RAMOUT_217_G[3]_131 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[14]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[14]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_210_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_210_G[0]_s26  (
    .F(\regs_data_RAMOUT_217_G[3]_132 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[14]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[14]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_210_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_210_G[0]_s27  (
    .F(\regs_data_RAMOUT_217_G[3]_133 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[14]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[14]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_210_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_210_G[0]_s28  (
    .F(\regs_data_RAMOUT_217_G[3]_134 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[14]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[14]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_210_G[0]_s28 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_225_G[0]_s22  (
    .F(\regs_data_RAMOUT_232_G[3]_128 ),
    .I0(\regs_data_regs_data_RAMREG_0_G[15]_16 ),
    .I1(\regs_data_regs_data_RAMREG_8_G[15]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_225_G[0]_s22 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_225_G[0]_s23  (
    .F(\regs_data_RAMOUT_232_G[3]_129 ),
    .I0(\regs_data_regs_data_RAMREG_4_G[15]_16 ),
    .I1(\regs_data_regs_data_RAMREG_12_G[15]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_225_G[0]_s23 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_225_G[0]_s24  (
    .F(\regs_data_RAMOUT_232_G[3]_130 ),
    .I0(\regs_data_regs_data_RAMREG_2_G[15]_16 ),
    .I1(\regs_data_regs_data_RAMREG_10_G[15]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_225_G[0]_s24 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_225_G[0]_s25  (
    .F(\regs_data_RAMOUT_232_G[3]_131 ),
    .I0(\regs_data_regs_data_RAMREG_6_G[15]_16 ),
    .I1(\regs_data_regs_data_RAMREG_14_G[15]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_225_G[0]_s25 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_225_G[0]_s26  (
    .F(\regs_data_RAMOUT_232_G[3]_132 ),
    .I0(\regs_data_regs_data_RAMREG_1_G[15]_16 ),
    .I1(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_225_G[0]_s26 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_225_G[0]_s27  (
    .F(\regs_data_RAMOUT_232_G[3]_133 ),
    .I0(\regs_data_regs_data_RAMREG_5_G[15]_16 ),
    .I1(\regs_data_regs_data_RAMREG_13_G[15]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_225_G[0]_s27 .INIT=8'hCA;
  LUT3 \regs_data_RAMOUT_225_G[0]_s28  (
    .F(\regs_data_RAMOUT_232_G[3]_134 ),
    .I0(\regs_data_regs_data_RAMREG_3_G[15]_16 ),
    .I1(\regs_data_regs_data_RAMREG_11_G[15]_16 ),
    .I2(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_225_G[0]_s28 .INIT=8'hCA;
  LUT4 pwm_out_ch0_d_s (
    .F(pwm_out_ch0_d),
    .I0(pwm_out_ch0_d_4),
    .I1(pwm_out_ch0_d_5),
    .I2(pwm_out_ch0_d_6),
    .I3(pwm_out_ch0_d_7) 
);
defparam pwm_out_ch0_d_s.INIT=16'h4F00;
  LUT4 pwm_out_ch1_d_s (
    .F(pwm_out_ch1_d),
    .I0(pwm_out_ch1_d_3),
    .I1(pwm_out_ch1_d_4),
    .I2(pwm_out_ch1_d_5),
    .I3(pwm_out_ch1_d_6) 
);
defparam pwm_out_ch1_d_s.INIT=16'h4F00;
  LUT3 pwm_out_ch2_d_s (
    .F(pwm_out_ch2_d),
    .I0(pwm_out_ch2_d_3),
    .I1(pwm_out_ch2_d_4),
    .I2(pwm_out_ch2_d_44) 
);
defparam pwm_out_ch2_d_s.INIT=8'hD0;
  LUT3 pwm_out_ch3_d_s (
    .F(pwm_out_ch3_d),
    .I0(pwm_out_ch3_d_3),
    .I1(pwm_out_ch3_d_4),
    .I2(pwm_out_ch3_d_5) 
);
defparam pwm_out_ch3_d_s.INIT=8'hF4;
  LUT3 pwm_out_ch4_d_s (
    .F(pwm_out_ch4_d),
    .I0(pwm_out_ch4_d_3),
    .I1(pwm_out_ch4_d_4),
    .I2(pwm_out_ch4_d_5) 
);
defparam pwm_out_ch4_d_s.INIT=8'hF4;
  LUT3 pwm_out_ch5_d_s (
    .F(pwm_out_ch5_d),
    .I0(pwm_out_ch5_d_3),
    .I1(pwm_out_ch5_d_4),
    .I2(pwm_out_ch5_d_42) 
);
defparam pwm_out_ch5_d_s.INIT=8'hD0;
  LUT4 pwm_out_ch6_d_s (
    .F(pwm_out_ch6_d),
    .I0(pwm_out_ch6_d_3),
    .I1(pwm_out_ch6_d_4),
    .I2(pwm_out_ch6_d_5),
    .I3(pwm_out_ch6_d_42) 
);
defparam pwm_out_ch6_d_s.INIT=16'h4F00;
  LUT4 pwm_out_ch7_d_s (
    .F(pwm_out_ch7_d),
    .I0(pwm_out_ch7_d_3),
    .I1(pwm_out_ch7_d_4),
    .I2(pwm_out_ch7_d_5),
    .I3(pwm_out_ch7_d_6) 
);
defparam pwm_out_ch7_d_s.INIT=16'h4F00;
  LUT2 when_SPI_PWM_l141_s0 (
    .F(when_SPI_PWM_l141),
    .I0(ss_sync_regNext),
    .I1(spiCtrl_io_ssFilted) 
);
defparam when_SPI_PWM_l141_s0.INIT=4'h4;
  LUT4 when_utils_l25_6_s0 (
    .F(when_utils_l25_6),
    .I0(_zz_when_utils_l25[2]),
    .I1(_zz_when_utils_l25[3]),
    .I2(_zz_when_utils_l25[0]),
    .I3(_zz_when_utils_l25[1]) 
);
defparam when_utils_l25_6_s0.INIT=16'h1000;
  LUT4 _zz_apb_m_PWDATA_1_1_s1 (
    .F(_zz_apb_m_PWDATA_1[1]),
    .I0(_zz_apb_m_PWDATA_1_1_12),
    .I1(_zz_apb_m_PWDATA_1_2_7),
    .I2(_zz_apb_m_PWDATA_1_1_8),
    .I3(spi_fsm_temp_rx[1]) 
);
defparam _zz_apb_m_PWDATA_1_1_s1.INIT=16'hFCFA;
  LUT3 _zz_apb_m_PWDATA_1_0_s1 (
    .F(_zz_apb_m_PWDATA_1[0]),
    .I0(_zz_apb_m_PWDATA_1_1_8),
    .I1(spi_fsm_temp_rx[4]),
    .I2(_zz_apb_m_PWDATA_1_0_7) 
);
defparam _zz_apb_m_PWDATA_1_0_s1.INIT=8'h8F;
  LUT2 when_SPI_PWM_l71_s0 (
    .F(when_SPI_PWM_l71),
    .I0(spiCtrl_io_ssFilted),
    .I1(ss_sync_regNext) 
);
defparam when_SPI_PWM_l71_s0.INIT=4'h4;
  LUT2 n2356_s0 (
    .F(n2356_3),
    .I0(\regs_data_regs_data_RAMREG_12_G[0]_16 ),
    .I1(pwm_pwm_area_timeout_area_lastwdt) 
);
defparam n2356_s0.INIT=4'h6;
  LUT4 spi_pwm_1_apb_m_PWDATA_1_s (
    .F(spi_pwm_1_apb_m_PWDATA_1),
    .I0(spi_pwm_1_apb_m_PWDATA_1_10),
    .I1(spi_pwm_1_apb_m_PWDATA_15_5),
    .I2(spi_pwm_1_apb_m_PWDATA_1_5),
    .I3(spi_pwm_1_apb_m_PWDATA_1_6) 
);
defparam spi_pwm_1_apb_m_PWDATA_1_s.INIT=16'hF044;
  LUT3 n2079_s5 (
    .F(n2079_9),
    .I0(spi_fsm_reg_addr[6]),
    .I1(n2079_10),
    .I2(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n2079_s5.INIT=8'hCA;
  LUT3 n2080_s5 (
    .F(n2080_9),
    .I0(spi_fsm_reg_addr[5]),
    .I1(n2080_10),
    .I2(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n2080_s5.INIT=8'hCA;
  LUT4 n2081_s5 (
    .F(n2081_9),
    .I0(spi_fsm_reg_addr[4]),
    .I1(spi_fsm_being_written_fsm_ptr[4]),
    .I2(n2081_12),
    .I3(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n2081_s5.INIT=16'h3CAA;
  LUT4 n2082_s5 (
    .F(n2082_9),
    .I0(spi_fsm_reg_addr[3]),
    .I1(spi_fsm_being_written_fsm_ptr[3]),
    .I2(n2082_12),
    .I3(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n2082_s5.INIT=16'h3CAA;
  LUT4 n2083_s5 (
    .F(n2083_9),
    .I0(spi_fsm_reg_addr[2]),
    .I1(spi_fsm_being_written_fsm_ptr[2]),
    .I2(n2083_10),
    .I3(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n2083_s5.INIT=16'h3CAA;
  LUT4 n2084_s5 (
    .F(n2084_9),
    .I0(spi_fsm_reg_addr[1]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_ptr[1]),
    .I3(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n2084_s5.INIT=16'h3CAA;
  LUT3 n2085_s5 (
    .F(n2085_9),
    .I0(spi_fsm_reg_addr[0]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_stateReg[1]) 
);
defparam n2085_s5.INIT=8'h3A;
  LUT4 n2416_s5 (
    .F(n2416_10),
    .I0(spi_fsm_being_written_fsm_stateReg[0]),
    .I1(n2416_13),
    .I2(spi_pwm_1_apb_m_PADDR[3]),
    .I3(spi_pwm_1_apb_m_PWDATA_1_10) 
);
defparam n2416_s5.INIT=16'hFF10;
  LUT4 n2417_s5 (
    .F(n2417_10),
    .I0(n2417_11),
    .I1(n2417_12),
    .I2(spi_pwm_1_apb_m_PWDATA_15_4),
    .I3(spi_fsm_stateReg[1]) 
);
defparam n2417_s5.INIT=16'hCAC0;
  LUT3 n2055_s5 (
    .F(n2055_9),
    .I0(spi_fsm_being_written_fsm_stateReg[0]),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(apb_operation_phase[1]) 
);
defparam n2055_s5.INIT=8'h80;
  LUT2 apb_m_PWDATA_0_s10 (
    .F(apb_m_PWDATA_0_13),
    .I0(spi_fsm_stateReg[1]),
    .I1(n222_5) 
);
defparam apb_m_PWDATA_0_s10.INIT=4'h4;
  LUT4 spi_fsm_being_written_fsm_ptr_6_s3 (
    .F(spi_fsm_being_written_fsm_ptr_6_8),
    .I0(spi_fsm_being_written_fsm_stateReg[1]),
    .I1(apb_operation_phase[1]),
    .I2(spi_fsm_being_written_fsm_stateReg[0]),
    .I3(spi_fsm_being_written_fsm_ptr_6_11) 
);
defparam spi_fsm_being_written_fsm_ptr_6_s3.INIT=16'hFF40;
  LUT4 spi_fsm_ss_has_fallen_s3 (
    .F(spi_fsm_ss_has_fallen_8),
    .I0(_zz_when_utils_l25_1[1]),
    .I1(_zz_when_utils_l25_1[0]),
    .I2(_zz_when_utils_l25_1_1_9),
    .I3(when_SPI_PWM_l71) 
);
defparam spi_fsm_ss_has_fallen_s3.INIT=16'hFF40;
  LUT3 n2005_s6 (
    .F(n2005_10),
    .I0(apb_operation_phase[1]),
    .I1(apb_operation_phase_0[0]),
    .I2(apb_m_PWRITE_10) 
);
defparam n2005_s6.INIT=8'hBE;
  LUT3 n2004_s7 (
    .F(n2004_12),
    .I0(apb_operation_phase[1]),
    .I1(apb_operation_phase_0[0]),
    .I2(apb_m_PWRITE_10) 
);
defparam n2004_s7.INIT=8'h40;
  LUT3 n2100_s2 (
    .F(n2100_6),
    .I0(spi_fsm_ss_has_fallen),
    .I1(_zz_when_utils_l25_1[1]),
    .I2(_zz_when_utils_l25_1[0]) 
);
defparam n2100_s2.INIT=8'h1F;
  LUT3 n2099_s2 (
    .F(n2099_6),
    .I0(spi_fsm_ss_has_fallen),
    .I1(_zz_when_utils_l25_1[1]),
    .I2(_zz_when_utils_l25_1[0]) 
);
defparam n2099_s2.INIT=8'h2C;
  LUT2 n2210_s1 (
    .F(n2210_5),
    .I0(io_spi_mosi_buffercc_io_dataOut),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2210_s1.INIT=4'h8;
  LUT2 n2209_s1 (
    .F(n2209_5),
    .I0(spi_fsm_temp_rx[0]),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2209_s1.INIT=4'h8;
  LUT2 n2208_s1 (
    .F(n2208_5),
    .I0(spi_fsm_temp_rx[1]),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2208_s1.INIT=4'h8;
  LUT2 n2207_s1 (
    .F(n2207_5),
    .I0(spi_fsm_temp_rx[2]),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2207_s1.INIT=4'h8;
  LUT2 n2206_s1 (
    .F(n2206_5),
    .I0(spi_fsm_temp_rx[3]),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2206_s1.INIT=4'h8;
  LUT2 n2205_s1 (
    .F(n2205_5),
    .I0(spi_fsm_temp_rx[4]),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2205_s1.INIT=4'h8;
  LUT2 n2204_s1 (
    .F(n2204_5),
    .I0(spi_fsm_temp_rx[5]),
    .I1(spi_fsm_temp_rx_6_9) 
);
defparam n2204_s1.INIT=4'h8;
  LUT4 n1828_s1 (
    .F(n1828_5),
    .I0(pwm_pwm_area_timeout_area_counter[2]),
    .I1(n1829_6),
    .I2(pwm_pwm_area_timeout_area_counter[3]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1828_s1.INIT=16'h7800;
  LUT4 n1826_s1 (
    .F(n1826_5),
    .I0(pwm_pwm_area_timeout_area_counter[4]),
    .I1(n1827_6),
    .I2(pwm_pwm_area_timeout_area_counter[5]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1826_s1.INIT=16'h7800;
  LUT4 n1825_s1 (
    .F(n1825_5),
    .I0(n1827_6),
    .I1(n1825_6),
    .I2(pwm_pwm_area_timeout_area_counter[6]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1825_s1.INIT=16'h7800;
  LUT4 n1823_s1 (
    .F(n1823_5),
    .I0(pwm_pwm_area_timeout_area_counter[7]),
    .I1(n1824_8),
    .I2(pwm_pwm_area_timeout_area_counter[8]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1823_s1.INIT=16'h7800;
  LUT4 n1822_s1 (
    .F(n1822_5),
    .I0(n1824_8),
    .I1(n1822_6),
    .I2(pwm_pwm_area_timeout_area_counter[9]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1822_s1.INIT=16'h7800;
  LUT4 n1820_s1 (
    .F(n1820_5),
    .I0(pwm_pwm_area_timeout_area_counter[10]),
    .I1(n1821_8),
    .I2(pwm_pwm_area_timeout_area_counter[11]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1820_s1.INIT=16'h7800;
  LUT4 n1819_s1 (
    .F(n1819_5),
    .I0(n1821_8),
    .I1(n1819_6),
    .I2(pwm_pwm_area_timeout_area_counter[12]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1819_s1.INIT=16'h7800;
  LUT4 n1817_s1 (
    .F(n1817_5),
    .I0(pwm_pwm_area_timeout_area_counter[13]),
    .I1(n1818_8),
    .I2(pwm_pwm_area_timeout_area_counter[14]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1817_s1.INIT=16'h7800;
  LUT4 n1816_s1 (
    .F(n1816_5),
    .I0(n1818_8),
    .I1(n1816_6),
    .I2(pwm_pwm_area_timeout_area_counter[15]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1816_s1.INIT=16'h7800;
  LUT4 n1814_s1 (
    .F(n1814_5),
    .I0(pwm_pwm_area_timeout_area_counter[16]),
    .I1(n1815_9),
    .I2(pwm_pwm_area_timeout_area_counter[17]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1814_s1.INIT=16'h7800;
  LUT4 n1813_s1 (
    .F(n1813_5),
    .I0(n1818_8),
    .I1(n1813_6),
    .I2(pwm_pwm_area_timeout_area_counter[18]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1813_s1.INIT=16'h7800;
  LUT4 n1811_s1 (
    .F(n1811_5),
    .I0(pwm_pwm_area_timeout_area_counter[19]),
    .I1(n1812_6),
    .I2(pwm_pwm_area_timeout_area_counter[20]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1811_s1.INIT=16'h7800;
  LUT4 n1810_s1 (
    .F(n1810_5),
    .I0(n1812_6),
    .I1(n1810_6),
    .I2(pwm_pwm_area_timeout_area_counter[21]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1810_s1.INIT=16'h7800;
  LUT4 n1808_s1 (
    .F(n1808_5),
    .I0(pwm_pwm_area_timeout_area_counter[22]),
    .I1(n1809_6),
    .I2(pwm_pwm_area_timeout_area_counter[23]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1808_s1.INIT=16'h7800;
  LUT4 n1807_s1 (
    .F(n1807_5),
    .I0(n1809_6),
    .I1(n1807_6),
    .I2(pwm_pwm_area_timeout_area_counter[24]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1807_s1.INIT=16'h7800;
  LUT4 n1806_s1 (
    .F(n1806_5),
    .I0(n1818_8),
    .I1(n1806_11),
    .I2(pwm_pwm_area_timeout_area_counter[25]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1806_s1.INIT=16'h7800;
  LUT4 n1802_s1 (
    .F(n1802_5),
    .I0(pwm_pwm_area_timeout_area_counter[28]),
    .I1(n1803_6),
    .I2(pwm_pwm_area_timeout_area_counter[29]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1802_s1.INIT=16'h7800;
  LUT4 n1801_s1 (
    .F(n1801_5),
    .I0(n1803_6),
    .I1(n1801_6),
    .I2(pwm_pwm_area_timeout_area_counter[30]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1801_s1.INIT=16'h7800;
  LUT4 n1800_s1 (
    .F(n1800_5),
    .I0(n1803_6),
    .I1(n1800_8),
    .I2(pwm_pwm_area_timeout_area_counter[31]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1800_s1.INIT=16'h7800;
  LUT4 n1945_s1 (
    .F(n1945_5),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .I3(_zz_pwm_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1945_s1.INIT=16'h7800;
  LUT4 n1942_s1 (
    .F(n1942_5),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .I1(n1943_6),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .I3(_zz_pwm_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1942_s1.INIT=16'h7800;
  LUT4 n1941_s1 (
    .F(n1941_5),
    .I0(n1943_6),
    .I1(n1941_6),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[6]),
    .I3(_zz_pwm_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1941_s1.INIT=16'h7800;
  LUT4 n1938_s1 (
    .F(n1938_5),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .I1(n1939_6),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .I3(_zz_pwm_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1938_s1.INIT=16'h7800;
  LUT4 n1937_s1 (
    .F(n1937_5),
    .I0(n1939_6),
    .I1(n1937_6),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[10]),
    .I3(_zz_pwm_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1937_s1.INIT=16'h7800;
  LUT4 n1935_s1 (
    .F(n1935_5),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .I1(n1936_6),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .I3(_zz_pwm_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1935_s1.INIT=16'h7800;
  LUT4 n1934_s1 (
    .F(n1934_5),
    .I0(n1936_6),
    .I1(n1934_6),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[13]),
    .I3(_zz_pwm_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1934_s1.INIT=16'h7800;
  LUT4 n1932_s1 (
    .F(n1932_5),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[14]),
    .I1(n1933_6),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[15]),
    .I3(_zz_pwm_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1932_s1.INIT=16'h7800;
  LUT4 n2182_s2 (
    .F(n2182_6),
    .I0(n2182_7),
    .I1(apb_operation_phase[1]),
    .I2(n2179_7),
    .I3(n2182_8) 
);
defparam n2182_s2.INIT=16'h0007;
  LUT4 n2165_s2 (
    .F(n2165_6),
    .I0(n2182_7),
    .I1(apb_operation_phase[1]),
    .I2(n2165_7),
    .I3(n2165_11) 
);
defparam n2165_s2.INIT=16'hFFF8;
  LUT4 n2164_s2 (
    .F(n2164_6),
    .I0(n2164_7),
    .I1(apb_operation_phase[1]),
    .I2(when_utils_l25_6),
    .I3(n2165_7) 
);
defparam n2164_s2.INIT=16'hFFF8;
  LUT2 spi_pwm_1_apb_m_PWDATA_0_s (
    .F(spi_pwm_1_apb_m_PWDATA_0),
    .I0(spi_fsm_stateReg[1]),
    .I1(apb_m_PWDATA_0_27) 
);
defparam spi_pwm_1_apb_m_PWDATA_0_s.INIT=4'h8;
  LUT2 spi_pwm_1_apb_m_PWDATA_2_s (
    .F(spi_pwm_1_apb_m_PWDATA_2),
    .I0(spi_fsm_stateReg[1]),
    .I1(apb_m_PWDATA_2_15) 
);
defparam spi_pwm_1_apb_m_PWDATA_2_s.INIT=4'h8;
  LUT2 spi_pwm_1_apb_m_PWDATA_3_s (
    .F(spi_pwm_1_apb_m_PWDATA_3),
    .I0(spi_fsm_stateReg[1]),
    .I1(apb_m_PWDATA_3_15) 
);
defparam spi_pwm_1_apb_m_PWDATA_3_s.INIT=4'h8;
  LUT4 n1912_s1 (
    .F(n1912_5),
    .I0(pwm_sub_pwms_0_counter[1]),
    .I1(pwm_sub_pwms_0_counter[0]),
    .I2(pwm_sub_pwms_0_counter[2]),
    .I3(n1914_6) 
);
defparam n1912_s1.INIT=16'h7800;
  LUT4 n1909_s1 (
    .F(n1909_5),
    .I0(pwm_sub_pwms_0_counter[4]),
    .I1(n1910_6),
    .I2(pwm_sub_pwms_0_counter[5]),
    .I3(n1914_6) 
);
defparam n1909_s1.INIT=16'h7800;
  LUT4 n1908_s1 (
    .F(n1908_5),
    .I0(n1910_6),
    .I1(n1908_6),
    .I2(pwm_sub_pwms_0_counter[6]),
    .I3(n1914_6) 
);
defparam n1908_s1.INIT=16'h7800;
  LUT4 n1906_s1 (
    .F(n1906_5),
    .I0(pwm_sub_pwms_0_counter[7]),
    .I1(n1907_6),
    .I2(pwm_sub_pwms_0_counter[8]),
    .I3(n1914_6) 
);
defparam n1906_s1.INIT=16'h7800;
  LUT4 n1903_s1 (
    .F(n1903_5),
    .I0(pwm_sub_pwms_0_counter[10]),
    .I1(n1904_8),
    .I2(pwm_sub_pwms_0_counter[11]),
    .I3(n1914_6) 
);
defparam n1903_s1.INIT=16'h7800;
  LUT4 n1901_s1 (
    .F(n1901_5),
    .I0(pwm_sub_pwms_0_counter[12]),
    .I1(n1902_6),
    .I2(pwm_sub_pwms_0_counter[13]),
    .I3(n1914_6) 
);
defparam n1901_s1.INIT=16'h7800;
  LUT4 n1899_s1 (
    .F(n1899_5),
    .I0(pwm_sub_pwms_0_counter[14]),
    .I1(n1900_6),
    .I2(pwm_sub_pwms_0_counter[15]),
    .I3(n1914_6) 
);
defparam n1899_s1.INIT=16'h7800;
  LUT2 n1766_s1 (
    .F(n1766_5),
    .I0(pwm_pre_divicder_counter[0]),
    .I1(n1091_3) 
);
defparam n1766_s1.INIT=4'h4;
  LUT3 n1765_s1 (
    .F(n1765_5),
    .I0(pwm_pre_divicder_counter[1]),
    .I1(pwm_pre_divicder_counter[0]),
    .I2(n1091_3) 
);
defparam n1765_s1.INIT=8'h60;
  LUT4 n1763_s1 (
    .F(n1763_5),
    .I0(pwm_pre_divicder_counter[2]),
    .I1(n1764_6),
    .I2(pwm_pre_divicder_counter[3]),
    .I3(n1091_3) 
);
defparam n1763_s1.INIT=16'h7800;
  LUT4 n1762_s1 (
    .F(n1762_5),
    .I0(n1764_6),
    .I1(n1762_6),
    .I2(pwm_pre_divicder_counter[4]),
    .I3(n1091_3) 
);
defparam n1762_s1.INIT=16'h7800;
  LUT3 n1618_s1 (
    .F(n1618_5),
    .I0(spi_fsm_stateReg[0]),
    .I1(spiCtrl_io_ssFilted),
    .I2(n1618_6) 
);
defparam n1618_s1.INIT=8'h70;
  LUT3 spi_fsm_sclk_count_valueNext_0_s1 (
    .F(spi_fsm_sclk_count_valueNext[0]),
    .I0(spi_fsm_sclk_count_valueNext_0_10),
    .I1(spi_fsm_sclk_count_value[0]),
    .I2(spi_fsm_temp_rx_6_9) 
);
defparam spi_fsm_sclk_count_valueNext_0_s1.INIT=8'h14;
  LUT4 spi_fsm_sclk_count_valueNext_1_s1 (
    .F(spi_fsm_sclk_count_valueNext[1]),
    .I0(spi_fsm_sclk_count_value[0]),
    .I1(spi_fsm_temp_rx_6_9),
    .I2(spi_fsm_sclk_count_valueNext_0_10),
    .I3(spi_fsm_sclk_count_value[1]) 
);
defparam spi_fsm_sclk_count_valueNext_1_s1.INIT=16'h0708;
  LUT4 spi_fsm_sclk_count_valueNext_2_s1 (
    .F(spi_fsm_sclk_count_valueNext[2]),
    .I0(spi_fsm_sclk_count_valueNext_2_6),
    .I1(spi_fsm_temp_rx_6_9),
    .I2(spi_fsm_sclk_count_valueNext_0_10),
    .I3(spi_fsm_sclk_count_value[2]) 
);
defparam spi_fsm_sclk_count_valueNext_2_s1.INIT=16'h0708;
  LUT4 n1531_s4 (
    .F(n1531_8),
    .I0(n1531_9),
    .I1(spi_fsm_being_written_fsm_stateReg[0]),
    .I2(spi_fsm_being_written_fsm_stateReg[1]),
    .I3(n1530_14) 
);
defparam n1531_s4.INIT=16'hFF10;
  LUT4 pwm_out_ch0_d_s0 (
    .F(pwm_out_ch0_d_4),
    .I0(pwm_out_ch0_d_8),
    .I1(pwm_out_ch0_d_9),
    .I2(pwm_out_ch0_d_10),
    .I3(pwm_out_ch0_d_11) 
);
defparam pwm_out_ch0_d_s0.INIT=16'hBF00;
  LUT4 pwm_out_ch0_d_s1 (
    .F(pwm_out_ch0_d_5),
    .I0(\regs_data_regs_data_RAMREG_1_G[10]_16 ),
    .I1(pwm_out_ch0_d_12),
    .I2(\regs_data_regs_data_RAMREG_1_G[9]_16 ),
    .I3(pwm_out_ch0_d_13) 
);
defparam pwm_out_ch0_d_s1.INIT=16'hB0BB;
  LUT3 pwm_out_ch0_d_s2 (
    .F(pwm_out_ch0_d_6),
    .I0(pwm_out_ch0_d_14),
    .I1(pwm_out_ch0_d_15),
    .I2(pwm_out_ch0_d_16) 
);
defparam pwm_out_ch0_d_s2.INIT=8'h80;
  LUT4 pwm_out_ch0_d_s3 (
    .F(pwm_out_ch0_d_7),
    .I0(pwm_out_ch0_d_17),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_16 ),
    .I2(pwm_out_ch0_d_18),
    .I3(pwm_out_ch0_d_19) 
);
defparam pwm_out_ch0_d_s3.INIT=16'h000D;
  LUT4 pwm_out_ch1_d_s0 (
    .F(pwm_out_ch1_d_3),
    .I0(\regs_data_regs_data_RAMREG_2_G[4]_16 ),
    .I1(pwm_out_ch1_d_7),
    .I2(pwm_out_ch1_d_8),
    .I3(pwm_out_ch1_d_9) 
);
defparam pwm_out_ch1_d_s0.INIT=16'h00D4;
  LUT3 pwm_out_ch1_d_s1 (
    .F(pwm_out_ch1_d_4),
    .I0(pwm_out_ch1_d_10),
    .I1(pwm_out_ch1_d_11),
    .I2(pwm_out_ch1_d_12) 
);
defparam pwm_out_ch1_d_s1.INIT=8'h80;
  LUT4 pwm_out_ch1_d_s2 (
    .F(pwm_out_ch1_d_5),
    .I0(pwm_out_ch1_d_13),
    .I1(pwm_out_ch1_d_14),
    .I2(pwm_out_ch1_d_15),
    .I3(pwm_out_ch1_d_16) 
);
defparam pwm_out_ch1_d_s2.INIT=16'h4000;
  LUT4 pwm_out_ch1_d_s3 (
    .F(pwm_out_ch1_d_6),
    .I0(pwm_out_ch1_d_17),
    .I1(\regs_data_regs_data_RAMREG_2_G[15]_16 ),
    .I2(pwm_out_ch0_d_19),
    .I3(pwm_out_ch1_d_18) 
);
defparam pwm_out_ch1_d_s3.INIT=16'h000D;
  LUT4 pwm_out_ch2_d_s0 (
    .F(pwm_out_ch2_d_3),
    .I0(pwm_out_ch2_d_6),
    .I1(\regs_data_regs_data_RAMREG_3_G[15]_16 ),
    .I2(pwm_out_ch2_d_7),
    .I3(\regs_data_regs_data_RAMREG_3_G[14]_16 ) 
);
defparam pwm_out_ch2_d_s0.INIT=16'hB0BB;
  LUT4 pwm_out_ch2_d_s1 (
    .F(pwm_out_ch2_d_4),
    .I0(pwm_out_ch2_d_8),
    .I1(pwm_out_ch2_d_9),
    .I2(pwm_out_ch2_d_10),
    .I3(pwm_out_ch2_d_11) 
);
defparam pwm_out_ch2_d_s1.INIT=16'h4F00;
  LUT4 pwm_out_ch3_d_s0 (
    .F(pwm_out_ch3_d_3),
    .I0(pwm_out_ch3_d_6),
    .I1(pwm_out_ch3_d_7),
    .I2(pwm_out_ch3_d_8),
    .I3(pwm_out_ch3_d_9) 
);
defparam pwm_out_ch3_d_s0.INIT=16'h4F00;
  LUT4 pwm_out_ch3_d_s1 (
    .F(pwm_out_ch3_d_4),
    .I0(pwm_out_ch3_d_10),
    .I1(pwm_out_ch3_d_11),
    .I2(pwm_out_ch3_d_42),
    .I3(pwm_out_ch3_d_13) 
);
defparam pwm_out_ch3_d_s1.INIT=16'h4000;
  LUT4 pwm_out_ch3_d_s2 (
    .F(pwm_out_ch3_d_5),
    .I0(pwm_out_ch3_d_14),
    .I1(pwm_out_ch3_d_11),
    .I2(pwm_out_ch3_d_15),
    .I3(pwm_out_ch3_d_42) 
);
defparam pwm_out_ch3_d_s2.INIT=16'h4F00;
  LUT4 pwm_out_ch4_d_s0 (
    .F(pwm_out_ch4_d_3),
    .I0(pwm_out_ch4_d_6),
    .I1(pwm_out_ch4_d_7),
    .I2(pwm_out_ch4_d_8),
    .I3(pwm_out_ch4_d_9) 
);
defparam pwm_out_ch4_d_s0.INIT=16'h4F00;
  LUT4 pwm_out_ch4_d_s1 (
    .F(pwm_out_ch4_d_4),
    .I0(pwm_out_ch4_d_10),
    .I1(pwm_out_ch4_d_11),
    .I2(pwm_out_ch4_d_42),
    .I3(pwm_out_ch4_d_13) 
);
defparam pwm_out_ch4_d_s1.INIT=16'h4000;
  LUT4 pwm_out_ch4_d_s2 (
    .F(pwm_out_ch4_d_5),
    .I0(pwm_out_ch4_d_14),
    .I1(pwm_out_ch4_d_11),
    .I2(pwm_out_ch4_d_15),
    .I3(pwm_out_ch4_d_42) 
);
defparam pwm_out_ch4_d_s2.INIT=16'h4F00;
  LUT4 pwm_out_ch5_d_s0 (
    .F(pwm_out_ch5_d_3),
    .I0(pwm_out_ch5_d_6),
    .I1(\regs_data_regs_data_RAMREG_6_G[15]_16 ),
    .I2(pwm_out_ch5_d_7),
    .I3(\regs_data_regs_data_RAMREG_6_G[14]_16 ) 
);
defparam pwm_out_ch5_d_s0.INIT=16'hB0BB;
  LUT4 pwm_out_ch5_d_s1 (
    .F(pwm_out_ch5_d_4),
    .I0(pwm_out_ch5_d_8),
    .I1(pwm_out_ch5_d_9),
    .I2(pwm_out_ch5_d_10),
    .I3(pwm_out_ch5_d_11) 
);
defparam pwm_out_ch5_d_s1.INIT=16'h4F00;
  LUT4 pwm_out_ch6_d_s0 (
    .F(pwm_out_ch6_d_3),
    .I0(pwm_out_ch6_d_7),
    .I1(pwm_out_ch6_d_8),
    .I2(pwm_out_ch6_d_9),
    .I3(pwm_out_ch6_d_10) 
);
defparam pwm_out_ch6_d_s0.INIT=16'h4F00;
  LUT3 pwm_out_ch6_d_s1 (
    .F(pwm_out_ch6_d_4),
    .I0(pwm_out_ch6_d_11),
    .I1(pwm_out_ch6_d_12),
    .I2(pwm_out_ch6_d_13) 
);
defparam pwm_out_ch6_d_s1.INIT=8'hB0;
  LUT4 pwm_out_ch6_d_s2 (
    .F(pwm_out_ch6_d_5),
    .I0(pwm_out_ch6_d_14),
    .I1(\regs_data_regs_data_RAMREG_7_G[15]_16 ),
    .I2(pwm_out_ch6_d_15),
    .I3(\regs_data_regs_data_RAMREG_7_G[14]_16 ) 
);
defparam pwm_out_ch6_d_s2.INIT=16'hB0BB;
  LUT4 pwm_out_ch7_d_s0 (
    .F(pwm_out_ch7_d_3),
    .I0(pwm_out_ch7_d_7),
    .I1(pwm_out_ch7_d_8),
    .I2(pwm_out_ch7_d_9),
    .I3(pwm_out_ch7_d_10) 
);
defparam pwm_out_ch7_d_s0.INIT=16'hBF00;
  LUT4 pwm_out_ch7_d_s1 (
    .F(pwm_out_ch7_d_4),
    .I0(\regs_data_regs_data_RAMREG_8_G[10]_16 ),
    .I1(pwm_out_ch7_d_11),
    .I2(\regs_data_regs_data_RAMREG_8_G[9]_16 ),
    .I3(pwm_out_ch7_d_12) 
);
defparam pwm_out_ch7_d_s1.INIT=16'hB0BB;
  LUT3 pwm_out_ch7_d_s2 (
    .F(pwm_out_ch7_d_5),
    .I0(pwm_out_ch7_d_13),
    .I1(pwm_out_ch7_d_14),
    .I2(pwm_out_ch7_d_15) 
);
defparam pwm_out_ch7_d_s2.INIT=8'h80;
  LUT4 pwm_out_ch7_d_s3 (
    .F(pwm_out_ch7_d_6),
    .I0(pwm_out_ch7_d_16),
    .I1(\regs_data_regs_data_RAMREG_8_G[15]_16 ),
    .I2(pwm_out_ch0_d_19),
    .I3(pwm_out_ch7_d_17) 
);
defparam pwm_out_ch7_d_s3.INIT=16'h000D;
  LUT4 _zz_apb_m_PWDATA_1_3_s2 (
    .F(_zz_apb_m_PWDATA_1_3_7),
    .I0(spi_fsm_temp_rx[4]),
    .I1(spi_fsm_temp_rx[6]),
    .I2(spi_fsm_temp_rx[3]),
    .I3(_zz_apb_m_PWDATA_1_3_10) 
);
defparam _zz_apb_m_PWDATA_1_3_s2.INIT=16'h1C00;
  LUT4 _zz_apb_m_PWDATA_1_3_s3 (
    .F(_zz_apb_m_PWDATA_1_3_8),
    .I0(spi_fsm_temp_rx[0]),
    .I1(spi_fsm_temp_rx[1]),
    .I2(spi_fsm_temp_rx[2]),
    .I3(_zz_apb_m_PWDATA_1_3_11) 
);
defparam _zz_apb_m_PWDATA_1_3_s3.INIT=16'h0100;
  LUT4 _zz_apb_m_PWDATA_1_2_s2 (
    .F(_zz_apb_m_PWDATA_1_2_7),
    .I0(spi_fsm_temp_rx[3]),
    .I1(spi_fsm_temp_rx[4]),
    .I2(spi_fsm_temp_rx[5]),
    .I3(spi_fsm_temp_rx[6]) 
);
defparam _zz_apb_m_PWDATA_1_2_s2.INIT=16'h0001;
  LUT3 _zz_apb_m_PWDATA_1_1_s3 (
    .F(_zz_apb_m_PWDATA_1_1_8),
    .I0(spi_fsm_temp_rx[3]),
    .I1(spi_fsm_temp_rx[6]),
    .I2(_zz_apb_m_PWDATA_1_3_10) 
);
defparam _zz_apb_m_PWDATA_1_1_s3.INIT=8'h40;
  LUT4 _zz_apb_m_PWDATA_1_0_s2 (
    .F(_zz_apb_m_PWDATA_1_0_7),
    .I0(_zz_apb_m_PWDATA_1_3_14),
    .I1(_zz_apb_m_PWDATA_1_2_7),
    .I2(_zz_apb_m_PWDATA_1_3_8),
    .I3(spi_fsm_temp_rx[0]) 
);
defparam _zz_apb_m_PWDATA_1_0_s2.INIT=16'h0305;
  LUT2 spi_pwm_1_apb_m_PWDATA_15_s0 (
    .F(spi_pwm_1_apb_m_PWDATA_15_4),
    .I0(spi_pwm_1_apb_m_PWDATA_1_10),
    .I1(n2416_13) 
);
defparam spi_pwm_1_apb_m_PWDATA_15_s0.INIT=4'h1;
  LUT2 spi_pwm_1_apb_m_PWDATA_15_s1 (
    .F(spi_pwm_1_apb_m_PWDATA_15_5),
    .I0(spi_fsm_being_written_fsm_stateReg[1]),
    .I1(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam spi_pwm_1_apb_m_PWDATA_15_s1.INIT=4'h4;
  LUT4 spi_pwm_1_apb_m_PWDATA_1_s1 (
    .F(spi_pwm_1_apb_m_PWDATA_1_5),
    .I0(_zz_apb_m_PWDATA[1]),
    .I1(spi_pwm_1_apb_m_PWDATA_1_7),
    .I2(_zz_when_utils_l25[0]),
    .I3(n2164_7) 
);
defparam spi_pwm_1_apb_m_PWDATA_1_s1.INIT=16'hA333;
  LUT2 spi_pwm_1_apb_m_PWDATA_1_s2 (
    .F(spi_pwm_1_apb_m_PWDATA_1_6),
    .I0(spi_fsm_stateReg[1]),
    .I1(spi_fsm_stateReg[0]) 
);
defparam spi_pwm_1_apb_m_PWDATA_1_s2.INIT=4'h8;
  LUT4 n2079_s6 (
    .F(n2079_10),
    .I0(spi_fsm_being_written_fsm_ptr[4]),
    .I1(spi_fsm_being_written_fsm_ptr[5]),
    .I2(n2081_12),
    .I3(spi_fsm_being_written_fsm_ptr[6]) 
);
defparam n2079_s6.INIT=16'h7F80;
  LUT3 n2080_s6 (
    .F(n2080_10),
    .I0(spi_fsm_being_written_fsm_ptr[4]),
    .I1(n2081_12),
    .I2(spi_fsm_being_written_fsm_ptr[5]) 
);
defparam n2080_s6.INIT=8'h78;
  LUT2 n2083_s6 (
    .F(n2083_10),
    .I0(spi_fsm_being_written_fsm_ptr[0]),
    .I1(spi_fsm_being_written_fsm_ptr[1]) 
);
defparam n2083_s6.INIT=4'h8;
  LUT4 n2417_s6 (
    .F(n2417_11),
    .I0(_zz_when_utils_l25[0]),
    .I1(_zz_when_utils_l25[1]),
    .I2(_zz_when_utils_l25[2]),
    .I3(_zz_when_utils_l25[3]) 
);
defparam n2417_s6.INIT=16'h0001;
  LUT3 n2417_s7 (
    .F(n2417_12),
    .I0(spi_pwm_1_apb_m_PADDR[2]),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam n2417_s7.INIT=8'h3A;
  LUT4 n2198_s6 (
    .F(n2198_10),
    .I0(_zz_when_utils_l25[0]),
    .I1(_zz_when_utils_l25[3]),
    .I2(_zz_when_utils_l25[2]),
    .I3(_zz_when_utils_l25[1]) 
);
defparam n2198_s6.INIT=16'h1000;
  LUT3 _zz_when_utils_l25_2_s3 (
    .F(_zz_when_utils_l25_2_7),
    .I0(n2179_7),
    .I1(n2165_11),
    .I2(_zz_when_utils_l25_2_8) 
);
defparam _zz_when_utils_l25_2_s3.INIT=8'h01;
  LUT4 _zz_when_utils_l25_1_1_s4 (
    .F(_zz_when_utils_l25_1_1_8),
    .I0(apb_operation_phase[1]),
    .I1(spi_fsm_ss_has_fallen),
    .I2(_zz_when_utils_l25_1[1]),
    .I3(_zz_when_utils_l25_1[0]) 
);
defparam _zz_when_utils_l25_1_1_s4.INIT=16'h0305;
  LUT2 _zz_when_utils_l25_1_1_s5 (
    .F(_zz_when_utils_l25_1_1_9),
    .I0(spi_fsm_stateReg[1]),
    .I1(spi_fsm_stateReg[0]) 
);
defparam _zz_when_utils_l25_1_1_s5.INIT=4'h4;
  LUT2 _zz_pwm_pwm_area_channels_0_counter_map_15_s3 (
    .F(_zz_pwm_pwm_area_channels_0_counter_map_15_7),
    .I0(n1387_2),
    .I1(n1369_3) 
);
defparam _zz_pwm_pwm_area_channels_0_counter_map_15_s3.INIT=4'h4;
  LUT2 pwm_pwm_area_timeout_area_counter_31_s4 (
    .F(pwm_pwm_area_timeout_area_counter_31_9),
    .I0(pwm_pwm_area_timeout_area_flag),
    .I1(\regs_data_regs_data_RAMREG_11_G[15]_16 ) 
);
defparam pwm_pwm_area_timeout_area_counter_31_s4.INIT=4'h4;
  LUT4 spi_fsm_temp_rx_6_s4 (
    .F(spi_fsm_temp_rx_6_9),
    .I0(spi_pwm_1_apb_m_PWDATA_1_6),
    .I1(spi_fsm_ss_has_fallen),
    .I2(sclk_sync_regNext),
    .I3(io_spi_sclk_buffercc_io_dataOut) 
);
defparam spi_fsm_temp_rx_6_s4.INIT=16'h0E00;
  LUT4 regs_data_s5814 (
    .F(regs_data_5830),
    .I0(regs_data_5839),
    .I1(regs_data_5840),
    .I2(spi_fsm_being_written_fsm_ptr[0]),
    .I3(spi_fsm_being_written_fsm_ptr[1]) 
);
defparam regs_data_s5814.INIT=16'hF53F;
  LUT4 regs_data_s5816 (
    .F(regs_data_5832),
    .I0(spi_fsm_being_written_fsm_ptr[3]),
    .I1(spi_fsm_being_written_fsm_ptr[4]),
    .I2(spi_fsm_being_written_fsm_ptr[5]),
    .I3(spi_fsm_being_written_fsm_ptr[6]) 
);
defparam regs_data_s5816.INIT=16'h0001;
  LUT3 n1530_s4 (
    .F(n1530_9),
    .I0(spi_fsm_being_written_fsm_stateReg[0]),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(spi_fsm_being_written_fsm_ss_has_rised) 
);
defparam n1530_s4.INIT=8'h40;
  LUT4 n1530_s6 (
    .F(n1530_11),
    .I0(n1531_9),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(apb_operation_phase[1]),
    .I3(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam n1530_s6.INIT=16'h0FBB;
  LUT3 n2179_s3 (
    .F(n2179_7),
    .I0(_zz_when_utils_l25[3]),
    .I1(_zz_when_utils_l25[2]),
    .I2(n2179_9) 
);
defparam n2179_s3.INIT=8'h40;
  LUT4 n2179_s4 (
    .F(n2179_8),
    .I0(_zz_when_utils_l25[0]),
    .I1(_zz_when_utils_l25[1]),
    .I2(_zz_when_utils_l25[2]),
    .I3(_zz_when_utils_l25[3]) 
);
defparam n2179_s4.INIT=16'h0100;
  LUT2 n1829_s2 (
    .F(n1829_6),
    .I0(pwm_pwm_area_timeout_area_counter[1]),
    .I1(pwm_pwm_area_timeout_area_counter[0]) 
);
defparam n1829_s2.INIT=4'h8;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(pwm_pwm_area_timeout_area_counter[1]),
    .I1(pwm_pwm_area_timeout_area_counter[0]),
    .I2(pwm_pwm_area_timeout_area_counter[2]),
    .I3(pwm_pwm_area_timeout_area_counter[3]) 
);
defparam n1827_s2.INIT=16'h8000;
  LUT2 n1825_s2 (
    .F(n1825_6),
    .I0(pwm_pwm_area_timeout_area_counter[4]),
    .I1(pwm_pwm_area_timeout_area_counter[5]) 
);
defparam n1825_s2.INIT=4'h8;
  LUT2 n1822_s2 (
    .F(n1822_6),
    .I0(pwm_pwm_area_timeout_area_counter[7]),
    .I1(pwm_pwm_area_timeout_area_counter[8]) 
);
defparam n1822_s2.INIT=4'h8;
  LUT2 n1819_s2 (
    .F(n1819_6),
    .I0(pwm_pwm_area_timeout_area_counter[10]),
    .I1(pwm_pwm_area_timeout_area_counter[11]) 
);
defparam n1819_s2.INIT=4'h8;
  LUT2 n1816_s2 (
    .F(n1816_6),
    .I0(pwm_pwm_area_timeout_area_counter[13]),
    .I1(pwm_pwm_area_timeout_area_counter[14]) 
);
defparam n1816_s2.INIT=4'h8;
  LUT3 n1813_s2 (
    .F(n1813_6),
    .I0(pwm_pwm_area_timeout_area_counter[16]),
    .I1(pwm_pwm_area_timeout_area_counter[17]),
    .I2(n1815_7) 
);
defparam n1813_s2.INIT=8'h80;
  LUT2 n1812_s2 (
    .F(n1812_6),
    .I0(n1818_8),
    .I1(n1812_7) 
);
defparam n1812_s2.INIT=4'h8;
  LUT2 n1810_s2 (
    .F(n1810_6),
    .I0(pwm_pwm_area_timeout_area_counter[19]),
    .I1(pwm_pwm_area_timeout_area_counter[20]) 
);
defparam n1810_s2.INIT=4'h8;
  LUT2 n1809_s2 (
    .F(n1809_6),
    .I0(n1818_8),
    .I1(n1809_9) 
);
defparam n1809_s2.INIT=4'h8;
  LUT2 n1807_s2 (
    .F(n1807_6),
    .I0(pwm_pwm_area_timeout_area_counter[22]),
    .I1(pwm_pwm_area_timeout_area_counter[23]) 
);
defparam n1807_s2.INIT=4'h8;
  LUT4 n1805_s2 (
    .F(n1805_6),
    .I0(pwm_pwm_area_timeout_area_counter[25]),
    .I1(n1818_8),
    .I2(n1806_11),
    .I3(pwm_pwm_area_timeout_area_counter[26]) 
);
defparam n1805_s2.INIT=16'h7F80;
  LUT4 n1804_s2 (
    .F(n1804_6),
    .I0(pwm_pwm_area_timeout_area_counter[25]),
    .I1(pwm_pwm_area_timeout_area_counter[26]),
    .I2(n1818_8),
    .I3(n1806_11) 
);
defparam n1804_s2.INIT=16'h8000;
  LUT3 n1803_s2 (
    .F(n1803_6),
    .I0(n1818_8),
    .I1(n1809_9),
    .I2(n1803_7) 
);
defparam n1803_s2.INIT=8'h80;
  LUT2 n1801_s2 (
    .F(n1801_6),
    .I0(pwm_pwm_area_timeout_area_counter[28]),
    .I1(pwm_pwm_area_timeout_area_counter[29]) 
);
defparam n1801_s2.INIT=4'h8;
  LUT4 n1944_s2 (
    .F(n1944_6),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I3(_zz_pwm_pwm_area_channels_0_counter_map[3]) 
);
defparam n1944_s2.INIT=16'h7F80;
  LUT4 n1943_s2 (
    .F(n1943_6),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[3]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I3(_zz_pwm_pwm_area_channels_0_counter_map[0]) 
);
defparam n1943_s2.INIT=16'h8000;
  LUT2 n1941_s2 (
    .F(n1941_6),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[4]) 
);
defparam n1941_s2.INIT=4'h8;
  LUT4 n1940_s2 (
    .F(n1940_6),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[6]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .I3(n1943_6) 
);
defparam n1940_s2.INIT=16'h8000;
  LUT2 n1939_s2 (
    .F(n1939_6),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .I1(n1940_6) 
);
defparam n1939_s2.INIT=4'h8;
  LUT2 n1937_s2 (
    .F(n1937_6),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[8]) 
);
defparam n1937_s2.INIT=4'h8;
  LUT4 n1936_s2 (
    .F(n1936_6),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[10]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .I3(n1939_6) 
);
defparam n1936_s2.INIT=16'h8000;
  LUT2 n1934_s2 (
    .F(n1934_6),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[11]) 
);
defparam n1934_s2.INIT=4'h8;
  LUT4 n1933_s2 (
    .F(n1933_6),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[13]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .I2(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .I3(n1936_6) 
);
defparam n1933_s2.INIT=16'h8000;
  LUT3 n2182_s3 (
    .F(n2182_7),
    .I0(_zz_when_utils_l25[1]),
    .I1(_zz_when_utils_l25[3]),
    .I2(_zz_when_utils_l25[0]) 
);
defparam n2182_s3.INIT=8'h10;
  LUT4 n2182_s4 (
    .F(n2182_8),
    .I0(_zz_when_utils_l25[2]),
    .I1(_zz_when_utils_l25[1]),
    .I2(_zz_when_utils_l25[3]),
    .I3(_zz_when_utils_l25[0]) 
);
defparam n2182_s4.INIT=16'h1400;
  LUT4 n2165_s3 (
    .F(n2165_7),
    .I0(spi_fsm_sclk_count_value[0]),
    .I1(spi_fsm_sclk_count_value[1]),
    .I2(spi_fsm_sclk_count_value[2]),
    .I3(n2198_10) 
);
defparam n2165_s3.INIT=16'h0100;
  LUT3 n2164_s3 (
    .F(n2164_7),
    .I0(_zz_when_utils_l25[1]),
    .I1(_zz_when_utils_l25[3]),
    .I2(_zz_when_utils_l25[2]) 
);
defparam n2164_s3.INIT=8'h10;
  LUT4 apb_m_PWDATA_0_s17 (
    .F(apb_m_PWDATA_0_25),
    .I0(_zz_apb_m_PWDATA[0]),
    .I1(_zz_when_utils_l25[2]),
    .I2(_zz_apb_m_PWDATA[8]),
    .I3(n2182_7) 
);
defparam apb_m_PWDATA_0_s17.INIT=16'hBBF0;
  LUT4 apb_m_PWDATA_2_s10 (
    .F(apb_m_PWDATA_2_13),
    .I0(_zz_apb_m_PWDATA[2]),
    .I1(_zz_when_utils_l25[2]),
    .I2(_zz_apb_m_PWDATA[10]),
    .I3(n2182_7) 
);
defparam apb_m_PWDATA_2_s10.INIT=16'hBBF0;
  LUT4 apb_m_PWDATA_3_s10 (
    .F(apb_m_PWDATA_3_13),
    .I0(_zz_apb_m_PWDATA[3]),
    .I1(_zz_when_utils_l25[2]),
    .I2(_zz_apb_m_PWDATA[11]),
    .I3(n2182_7) 
);
defparam apb_m_PWDATA_3_s10.INIT=16'hBBF0;
  LUT4 apb_m_PWDATA_4_s9 (
    .F(apb_m_PWDATA_4_12),
    .I0(_zz_apb_m_PWDATA[4]),
    .I1(_zz_when_utils_l25[2]),
    .I2(_zz_apb_m_PWDATA[12]),
    .I3(n2182_7) 
);
defparam apb_m_PWDATA_4_s9.INIT=16'hBBF0;
  LUT4 apb_m_PWDATA_5_s9 (
    .F(apb_m_PWDATA_5_12),
    .I0(_zz_apb_m_PWDATA[5]),
    .I1(_zz_when_utils_l25[2]),
    .I2(_zz_apb_m_PWDATA[13]),
    .I3(n2182_7) 
);
defparam apb_m_PWDATA_5_s9.INIT=16'hBBF0;
  LUT4 apb_m_PWDATA_6_s9 (
    .F(apb_m_PWDATA_6_12),
    .I0(_zz_apb_m_PWDATA[6]),
    .I1(_zz_when_utils_l25[2]),
    .I2(_zz_apb_m_PWDATA[14]),
    .I3(n2182_7) 
);
defparam apb_m_PWDATA_6_s9.INIT=16'hBBF0;
  LUT4 apb_m_PWDATA_7_s9 (
    .F(apb_m_PWDATA_7_12),
    .I0(_zz_apb_m_PWDATA[7]),
    .I1(_zz_when_utils_l25[2]),
    .I2(_zz_apb_m_PWDATA[15]),
    .I3(n2182_7) 
);
defparam apb_m_PWDATA_7_s9.INIT=16'hBBF0;
  LUT2 n1914_s2 (
    .F(n1914_6),
    .I0(n1352_2),
    .I1(n1334_3) 
);
defparam n1914_s2.INIT=4'h4;
  LUT4 n1911_s2 (
    .F(n1911_6),
    .I0(pwm_sub_pwms_0_counter[2]),
    .I1(pwm_sub_pwms_0_counter[1]),
    .I2(pwm_sub_pwms_0_counter[0]),
    .I3(pwm_sub_pwms_0_counter[3]) 
);
defparam n1911_s2.INIT=16'h7F80;
  LUT4 n1910_s2 (
    .F(n1910_6),
    .I0(pwm_sub_pwms_0_counter[3]),
    .I1(pwm_sub_pwms_0_counter[2]),
    .I2(pwm_sub_pwms_0_counter[1]),
    .I3(pwm_sub_pwms_0_counter[0]) 
);
defparam n1910_s2.INIT=16'h8000;
  LUT2 n1908_s2 (
    .F(n1908_6),
    .I0(pwm_sub_pwms_0_counter[5]),
    .I1(pwm_sub_pwms_0_counter[4]) 
);
defparam n1908_s2.INIT=4'h8;
  LUT4 n1907_s2 (
    .F(n1907_6),
    .I0(pwm_sub_pwms_0_counter[6]),
    .I1(pwm_sub_pwms_0_counter[5]),
    .I2(pwm_sub_pwms_0_counter[4]),
    .I3(n1910_6) 
);
defparam n1907_s2.INIT=16'h8000;
  LUT3 n1905_s2 (
    .F(n1905_6),
    .I0(pwm_sub_pwms_0_counter[8]),
    .I1(pwm_sub_pwms_0_counter[7]),
    .I2(n1907_6) 
);
defparam n1905_s2.INIT=8'h80;
  LUT4 n1902_s2 (
    .F(n1902_6),
    .I0(pwm_sub_pwms_0_counter[11]),
    .I1(pwm_sub_pwms_0_counter[10]),
    .I2(pwm_sub_pwms_0_counter[9]),
    .I3(n1905_6) 
);
defparam n1902_s2.INIT=16'h8000;
  LUT3 n1900_s2 (
    .F(n1900_6),
    .I0(pwm_sub_pwms_0_counter[13]),
    .I1(pwm_sub_pwms_0_counter[12]),
    .I2(n1902_6) 
);
defparam n1900_s2.INIT=8'h80;
  LUT2 n1764_s2 (
    .F(n1764_6),
    .I0(pwm_pre_divicder_counter[1]),
    .I1(pwm_pre_divicder_counter[0]) 
);
defparam n1764_s2.INIT=4'h8;
  LUT2 n1762_s2 (
    .F(n1762_6),
    .I0(pwm_pre_divicder_counter[2]),
    .I1(pwm_pre_divicder_counter[3]) 
);
defparam n1762_s2.INIT=4'h8;
  LUT4 n1618_s2 (
    .F(n1618_6),
    .I0(spi_fsm_readwrite_bit),
    .I1(spi_fsm_stateReg[1]),
    .I2(spi_fsm_stateReg[0]),
    .I3(n1619_6) 
);
defparam n1618_s2.INIT=16'hCCB0;
  LUT2 spi_fsm_sclk_count_valueNext_2_s2 (
    .F(spi_fsm_sclk_count_valueNext_2_6),
    .I0(spi_fsm_sclk_count_value[0]),
    .I1(spi_fsm_sclk_count_value[1]) 
);
defparam spi_fsm_sclk_count_valueNext_2_s2.INIT=4'h8;
  LUT4 n1619_s2 (
    .F(n1619_6),
    .I0(n1531_9),
    .I1(n1530_9),
    .I2(n1619_7),
    .I3(spi_fsm_sclk_count_valueNext_0_7) 
);
defparam n1619_s2.INIT=16'h007F;
  LUT2 n1619_s3 (
    .F(n1619_7),
    .I0(spi_fsm_stateReg[0]),
    .I1(spi_fsm_stateReg[1]) 
);
defparam n1619_s3.INIT=4'h4;
  LUT4 n1531_s5 (
    .F(n1531_9),
    .I0(when_Stream_l1021_5),
    .I1(bridge_interruptCtrl_txIntEnable),
    .I2(n1531_10),
    .I3(n1531_11) 
);
defparam n1531_s5.INIT=16'h0700;
  LUT4 pwm_out_ch0_d_s4 (
    .F(pwm_out_ch0_d_8),
    .I0(pwm_out_ch0_d_20),
    .I1(pwm_out_ch0_d_21),
    .I2(pwm_out_ch0_d_22),
    .I3(pwm_out_ch0_d_23) 
);
defparam pwm_out_ch0_d_s4.INIT=16'h4F00;
  LUT4 pwm_out_ch0_d_s5 (
    .F(pwm_out_ch0_d_9),
    .I0(\regs_data_regs_data_RAMREG_1_G[8]_16 ),
    .I1(pwm_out_ch0_d_24),
    .I2(\regs_data_regs_data_RAMREG_1_G[7]_16 ),
    .I3(pwm_out_ch0_d_25) 
);
defparam pwm_out_ch0_d_s5.INIT=16'hB0BB;
  LUT4 pwm_out_ch0_d_s6 (
    .F(pwm_out_ch0_d_10),
    .I0(\regs_data_regs_data_RAMREG_1_G[6]_16 ),
    .I1(pwm_out_ch0_d_26),
    .I2(\regs_data_regs_data_RAMREG_1_G[5]_16 ),
    .I3(pwm_out_ch0_d_27) 
);
defparam pwm_out_ch0_d_s6.INIT=16'hB0BB;
  LUT3 pwm_out_ch0_d_s7 (
    .F(pwm_out_ch0_d_11),
    .I0(pwm_out_ch0_d_28),
    .I1(pwm_out_ch0_d_9),
    .I2(pwm_out_ch0_d_29) 
);
defparam pwm_out_ch0_d_s7.INIT=8'hB0;
  LUT4 pwm_out_ch0_d_s8 (
    .F(pwm_out_ch0_d_12),
    .I0(pwm_sub_pwms_0_counter[10]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[10]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s8.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s9 (
    .F(pwm_out_ch0_d_13),
    .I0(pwm_sub_pwms_0_counter[9]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s9.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s10 (
    .F(pwm_out_ch0_d_14),
    .I0(pwm_out_ch0_d_30),
    .I1(\regs_data_regs_data_RAMREG_1_G[13]_16 ),
    .I2(pwm_out_ch0_d_31),
    .I3(\regs_data_regs_data_RAMREG_1_G[12]_16 ) 
);
defparam pwm_out_ch0_d_s10.INIT=16'hB0BB;
  LUT4 pwm_out_ch0_d_s11 (
    .F(pwm_out_ch0_d_15),
    .I0(pwm_out_ch0_d_32),
    .I1(\regs_data_regs_data_RAMREG_1_G[11]_16 ),
    .I2(pwm_out_ch0_d_12),
    .I3(\regs_data_regs_data_RAMREG_1_G[10]_16 ) 
);
defparam pwm_out_ch0_d_s11.INIT=16'hB0BB;
  LUT4 pwm_out_ch0_d_s12 (
    .F(pwm_out_ch0_d_16),
    .I0(pwm_out_ch0_d_17),
    .I1(\regs_data_regs_data_RAMREG_1_G[15]_16 ),
    .I2(pwm_out_ch0_d_33),
    .I3(\regs_data_regs_data_RAMREG_1_G[14]_16 ) 
);
defparam pwm_out_ch0_d_s12.INIT=16'hB0BB;
  LUT4 pwm_out_ch0_d_s13 (
    .F(pwm_out_ch0_d_17),
    .I0(pwm_sub_pwms_0_counter[15]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[15]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s13.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s14 (
    .F(pwm_out_ch0_d_18),
    .I0(pwm_out_ch0_d_34),
    .I1(pwm_out_ch0_d_14),
    .I2(pwm_out_ch0_d_35),
    .I3(pwm_out_ch0_d_16) 
);
defparam pwm_out_ch0_d_s14.INIT=16'h4F00;
  LUT2 pwm_out_ch0_d_s15 (
    .F(pwm_out_ch0_d_19),
    .I0(\regs_data_regs_data_RAMREG_11_G[15]_16 ),
    .I1(pwm_pwm_area_timeout_area_flag) 
);
defparam pwm_out_ch0_d_s15.INIT=4'h8;
  LUT3 pwm_out_ch1_d_s4 (
    .F(pwm_out_ch1_d_7),
    .I0(\regs_data_regs_data_RAMREG_2_G[3]_16 ),
    .I1(pwm_out_ch1_d_19),
    .I2(pwm_out_ch1_d_20) 
);
defparam pwm_out_ch1_d_s4.INIT=8'hD4;
  LUT4 pwm_out_ch1_d_s5 (
    .F(pwm_out_ch1_d_8),
    .I0(pwm_sub_pwms_0_counter[4]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s5.INIT=16'h0C0A;
  LUT2 pwm_out_ch1_d_s6 (
    .F(pwm_out_ch1_d_9),
    .I0(pwm_out_ch1_d_21),
    .I1(\regs_data_regs_data_RAMREG_2_G[5]_16 ) 
);
defparam pwm_out_ch1_d_s6.INIT=4'h4;
  LUT4 pwm_out_ch1_d_s7 (
    .F(pwm_out_ch1_d_10),
    .I0(\regs_data_regs_data_RAMREG_2_G[10]_16 ),
    .I1(pwm_out_ch1_d_22),
    .I2(\regs_data_regs_data_RAMREG_2_G[9]_16 ),
    .I3(pwm_out_ch1_d_23) 
);
defparam pwm_out_ch1_d_s7.INIT=16'hB0BB;
  LUT4 pwm_out_ch1_d_s8 (
    .F(pwm_out_ch1_d_11),
    .I0(\regs_data_regs_data_RAMREG_2_G[8]_16 ),
    .I1(pwm_out_ch1_d_24),
    .I2(\regs_data_regs_data_RAMREG_2_G[7]_16 ),
    .I3(pwm_out_ch1_d_25) 
);
defparam pwm_out_ch1_d_s8.INIT=16'hB0BB;
  LUT4 pwm_out_ch1_d_s9 (
    .F(pwm_out_ch1_d_12),
    .I0(\regs_data_regs_data_RAMREG_2_G[6]_16 ),
    .I1(pwm_out_ch1_d_26),
    .I2(\regs_data_regs_data_RAMREG_2_G[5]_16 ),
    .I3(pwm_out_ch1_d_21) 
);
defparam pwm_out_ch1_d_s9.INIT=16'hB0BB;
  LUT4 pwm_out_ch1_d_s10 (
    .F(pwm_out_ch1_d_13),
    .I0(pwm_out_ch1_d_27),
    .I1(pwm_out_ch1_d_11),
    .I2(pwm_out_ch1_d_28),
    .I3(pwm_out_ch1_d_10) 
);
defparam pwm_out_ch1_d_s10.INIT=16'h4F00;
  LUT4 pwm_out_ch1_d_s11 (
    .F(pwm_out_ch1_d_14),
    .I0(pwm_out_ch1_d_29),
    .I1(\regs_data_regs_data_RAMREG_2_G[13]_16 ),
    .I2(pwm_out_ch1_d_30),
    .I3(\regs_data_regs_data_RAMREG_2_G[12]_16 ) 
);
defparam pwm_out_ch1_d_s11.INIT=16'hB0BB;
  LUT4 pwm_out_ch1_d_s12 (
    .F(pwm_out_ch1_d_15),
    .I0(pwm_out_ch1_d_31),
    .I1(\regs_data_regs_data_RAMREG_2_G[11]_16 ),
    .I2(pwm_out_ch1_d_22),
    .I3(\regs_data_regs_data_RAMREG_2_G[10]_16 ) 
);
defparam pwm_out_ch1_d_s12.INIT=16'hB0BB;
  LUT4 pwm_out_ch1_d_s13 (
    .F(pwm_out_ch1_d_16),
    .I0(pwm_out_ch1_d_17),
    .I1(\regs_data_regs_data_RAMREG_2_G[15]_16 ),
    .I2(pwm_out_ch1_d_32),
    .I3(\regs_data_regs_data_RAMREG_2_G[14]_16 ) 
);
defparam pwm_out_ch1_d_s13.INIT=16'hB0BB;
  LUT4 pwm_out_ch1_d_s14 (
    .F(pwm_out_ch1_d_17),
    .I0(pwm_sub_pwms_0_counter[15]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[15]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s14.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s15 (
    .F(pwm_out_ch1_d_18),
    .I0(pwm_out_ch1_d_33),
    .I1(pwm_out_ch1_d_14),
    .I2(pwm_out_ch1_d_34),
    .I3(pwm_out_ch1_d_16) 
);
defparam pwm_out_ch1_d_s15.INIT=16'h4F00;
  LUT4 pwm_out_ch2_d_s3 (
    .F(pwm_out_ch2_d_6),
    .I0(pwm_sub_pwms_0_counter[15]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[15]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s3.INIT=16'h0C0A;
  LUT4 pwm_out_ch2_d_s4 (
    .F(pwm_out_ch2_d_7),
    .I0(pwm_sub_pwms_0_counter[14]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[14]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s4.INIT=16'h0C0A;
  LUT4 pwm_out_ch2_d_s5 (
    .F(pwm_out_ch2_d_8),
    .I0(\regs_data_regs_data_RAMREG_3_G[3]_16 ),
    .I1(pwm_out_ch2_d_12),
    .I2(pwm_out_ch2_d_13),
    .I3(pwm_out_ch2_d_14) 
);
defparam pwm_out_ch2_d_s5.INIT=16'h4F00;
  LUT3 pwm_out_ch2_d_s6 (
    .F(pwm_out_ch2_d_9),
    .I0(pwm_out_ch2_d_15),
    .I1(pwm_out_ch2_d_16),
    .I2(pwm_out_ch2_d_17) 
);
defparam pwm_out_ch2_d_s6.INIT=8'h80;
  LUT3 pwm_out_ch2_d_s7 (
    .F(pwm_out_ch2_d_10),
    .I0(pwm_out_ch2_d_18),
    .I1(pwm_out_ch2_d_19),
    .I2(pwm_out_ch2_d_20) 
);
defparam pwm_out_ch2_d_s7.INIT=8'h40;
  LUT3 pwm_out_ch2_d_s8 (
    .F(pwm_out_ch2_d_11),
    .I0(pwm_out_ch2_d_21),
    .I1(pwm_out_ch2_d_20),
    .I2(pwm_out_ch2_d_22) 
);
defparam pwm_out_ch2_d_s8.INIT=8'hB0;
  LUT4 pwm_out_ch3_d_s3 (
    .F(pwm_out_ch3_d_6),
    .I0(\regs_data_regs_data_RAMREG_4_G[3]_16 ),
    .I1(pwm_out_ch3_d_16),
    .I2(pwm_out_ch3_d_17),
    .I3(pwm_out_ch3_d_18) 
);
defparam pwm_out_ch3_d_s3.INIT=16'h00B2;
  LUT4 pwm_out_ch3_d_s4 (
    .F(pwm_out_ch3_d_7),
    .I0(pwm_out_ch3_d_19),
    .I1(\regs_data_regs_data_RAMREG_4_G[5]_16 ),
    .I2(pwm_out_ch3_d_20),
    .I3(\regs_data_regs_data_RAMREG_4_G[4]_16 ) 
);
defparam pwm_out_ch3_d_s4.INIT=16'hB0BB;
  LUT4 pwm_out_ch3_d_s5 (
    .F(pwm_out_ch3_d_8),
    .I0(\regs_data_regs_data_RAMREG_4_G[6]_16 ),
    .I1(pwm_out_ch3_d_21),
    .I2(\regs_data_regs_data_RAMREG_4_G[5]_16 ),
    .I3(pwm_out_ch3_d_19) 
);
defparam pwm_out_ch3_d_s5.INIT=16'hB0BB;
  LUT3 pwm_out_ch3_d_s6 (
    .F(pwm_out_ch3_d_9),
    .I0(pwm_out_ch3_d_22),
    .I1(pwm_out_ch3_d_23),
    .I2(pwm_out_ch3_d_24) 
);
defparam pwm_out_ch3_d_s6.INIT=8'h80;
  LUT4 pwm_out_ch3_d_s7 (
    .F(pwm_out_ch3_d_10),
    .I0(pwm_out_ch3_d_25),
    .I1(pwm_out_ch3_d_22),
    .I2(pwm_out_ch3_d_26),
    .I3(pwm_out_ch3_d_24) 
);
defparam pwm_out_ch3_d_s7.INIT=16'h4F00;
  LUT4 pwm_out_ch3_d_s8 (
    .F(pwm_out_ch3_d_11),
    .I0(\regs_data_regs_data_RAMREG_4_G[14]_16 ),
    .I1(pwm_out_ch3_d_27),
    .I2(\regs_data_regs_data_RAMREG_4_G[13]_16 ),
    .I3(pwm_out_ch3_d_28) 
);
defparam pwm_out_ch3_d_s8.INIT=16'hB0BB;
  LUT4 pwm_out_ch3_d_s10 (
    .F(pwm_out_ch3_d_13),
    .I0(\regs_data_regs_data_RAMREG_4_G[12]_16 ),
    .I1(pwm_out_ch3_d_30),
    .I2(\regs_data_regs_data_RAMREG_4_G[11]_16 ),
    .I3(pwm_out_ch3_d_31) 
);
defparam pwm_out_ch3_d_s10.INIT=16'hB0BB;
  LUT4 pwm_out_ch3_d_s11 (
    .F(pwm_out_ch3_d_14),
    .I0(pwm_out_ch3_d_28),
    .I1(\regs_data_regs_data_RAMREG_4_G[13]_16 ),
    .I2(pwm_out_ch3_d_30),
    .I3(\regs_data_regs_data_RAMREG_4_G[12]_16 ) 
);
defparam pwm_out_ch3_d_s11.INIT=16'hB0BB;
  LUT4 pwm_out_ch3_d_s12 (
    .F(pwm_out_ch3_d_15),
    .I0(pwm_out_ch3_d_29),
    .I1(\regs_data_regs_data_RAMREG_4_G[15]_16 ),
    .I2(pwm_out_ch3_d_27),
    .I3(\regs_data_regs_data_RAMREG_4_G[14]_16 ) 
);
defparam pwm_out_ch3_d_s12.INIT=16'hB0BB;
  LUT4 pwm_out_ch4_d_s3 (
    .F(pwm_out_ch4_d_6),
    .I0(\regs_data_regs_data_RAMREG_5_G[3]_16 ),
    .I1(pwm_out_ch4_d_16),
    .I2(pwm_out_ch4_d_17),
    .I3(pwm_out_ch4_d_18) 
);
defparam pwm_out_ch4_d_s3.INIT=16'h00B2;
  LUT4 pwm_out_ch4_d_s4 (
    .F(pwm_out_ch4_d_7),
    .I0(pwm_out_ch4_d_19),
    .I1(\regs_data_regs_data_RAMREG_5_G[5]_16 ),
    .I2(pwm_out_ch4_d_20),
    .I3(\regs_data_regs_data_RAMREG_5_G[4]_16 ) 
);
defparam pwm_out_ch4_d_s4.INIT=16'hB0BB;
  LUT4 pwm_out_ch4_d_s5 (
    .F(pwm_out_ch4_d_8),
    .I0(\regs_data_regs_data_RAMREG_5_G[6]_16 ),
    .I1(pwm_out_ch4_d_21),
    .I2(\regs_data_regs_data_RAMREG_5_G[5]_16 ),
    .I3(pwm_out_ch4_d_19) 
);
defparam pwm_out_ch4_d_s5.INIT=16'hB0BB;
  LUT3 pwm_out_ch4_d_s6 (
    .F(pwm_out_ch4_d_9),
    .I0(pwm_out_ch4_d_22),
    .I1(pwm_out_ch4_d_23),
    .I2(pwm_out_ch4_d_24) 
);
defparam pwm_out_ch4_d_s6.INIT=8'h80;
  LUT4 pwm_out_ch4_d_s7 (
    .F(pwm_out_ch4_d_10),
    .I0(pwm_out_ch4_d_25),
    .I1(pwm_out_ch4_d_22),
    .I2(pwm_out_ch4_d_26),
    .I3(pwm_out_ch4_d_24) 
);
defparam pwm_out_ch4_d_s7.INIT=16'h4F00;
  LUT4 pwm_out_ch4_d_s8 (
    .F(pwm_out_ch4_d_11),
    .I0(\regs_data_regs_data_RAMREG_5_G[14]_16 ),
    .I1(pwm_out_ch4_d_27),
    .I2(\regs_data_regs_data_RAMREG_5_G[13]_16 ),
    .I3(pwm_out_ch4_d_28) 
);
defparam pwm_out_ch4_d_s8.INIT=16'hB0BB;
  LUT4 pwm_out_ch4_d_s10 (
    .F(pwm_out_ch4_d_13),
    .I0(\regs_data_regs_data_RAMREG_5_G[12]_16 ),
    .I1(pwm_out_ch4_d_30),
    .I2(\regs_data_regs_data_RAMREG_5_G[11]_16 ),
    .I3(pwm_out_ch4_d_31) 
);
defparam pwm_out_ch4_d_s10.INIT=16'hB0BB;
  LUT4 pwm_out_ch4_d_s11 (
    .F(pwm_out_ch4_d_14),
    .I0(pwm_out_ch4_d_28),
    .I1(\regs_data_regs_data_RAMREG_5_G[13]_16 ),
    .I2(pwm_out_ch4_d_30),
    .I3(\regs_data_regs_data_RAMREG_5_G[12]_16 ) 
);
defparam pwm_out_ch4_d_s11.INIT=16'hB0BB;
  LUT4 pwm_out_ch4_d_s12 (
    .F(pwm_out_ch4_d_15),
    .I0(pwm_out_ch4_d_29),
    .I1(\regs_data_regs_data_RAMREG_5_G[15]_16 ),
    .I2(pwm_out_ch4_d_27),
    .I3(\regs_data_regs_data_RAMREG_5_G[14]_16 ) 
);
defparam pwm_out_ch4_d_s12.INIT=16'hB0BB;
  LUT4 pwm_out_ch5_d_s3 (
    .F(pwm_out_ch5_d_6),
    .I0(pwm_sub_pwms_0_counter[15]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[15]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s3.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s4 (
    .F(pwm_out_ch5_d_7),
    .I0(pwm_sub_pwms_0_counter[14]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[14]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s4.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s5 (
    .F(pwm_out_ch5_d_8),
    .I0(pwm_out_ch5_d_12),
    .I1(\regs_data_regs_data_RAMREG_6_G[5]_16 ),
    .I2(pwm_out_ch5_d_13),
    .I3(pwm_out_ch5_d_14) 
);
defparam pwm_out_ch5_d_s5.INIT=16'h0B00;
  LUT3 pwm_out_ch5_d_s6 (
    .F(pwm_out_ch5_d_9),
    .I0(pwm_out_ch5_d_15),
    .I1(pwm_out_ch5_d_16),
    .I2(pwm_out_ch5_d_17) 
);
defparam pwm_out_ch5_d_s6.INIT=8'h80;
  LUT3 pwm_out_ch5_d_s7 (
    .F(pwm_out_ch5_d_10),
    .I0(pwm_out_ch5_d_18),
    .I1(pwm_out_ch5_d_19),
    .I2(pwm_out_ch5_d_20) 
);
defparam pwm_out_ch5_d_s7.INIT=8'h40;
  LUT3 pwm_out_ch5_d_s8 (
    .F(pwm_out_ch5_d_11),
    .I0(pwm_out_ch5_d_21),
    .I1(pwm_out_ch5_d_20),
    .I2(pwm_out_ch5_d_22) 
);
defparam pwm_out_ch5_d_s8.INIT=8'hB0;
  LUT4 pwm_out_ch6_d_s4 (
    .F(pwm_out_ch6_d_7),
    .I0(\regs_data_regs_data_RAMREG_7_G[3]_16 ),
    .I1(pwm_out_ch6_d_16),
    .I2(pwm_out_ch6_d_17),
    .I3(pwm_out_ch6_d_18) 
);
defparam pwm_out_ch6_d_s4.INIT=16'h002B;
  LUT4 pwm_out_ch6_d_s5 (
    .F(pwm_out_ch6_d_8),
    .I0(pwm_out_ch6_d_19),
    .I1(\regs_data_regs_data_RAMREG_7_G[5]_16 ),
    .I2(pwm_out_ch6_d_20),
    .I3(\regs_data_regs_data_RAMREG_7_G[4]_16 ) 
);
defparam pwm_out_ch6_d_s5.INIT=16'hB0BB;
  LUT3 pwm_out_ch6_d_s6 (
    .F(pwm_out_ch6_d_9),
    .I0(pwm_out_ch6_d_21),
    .I1(pwm_out_ch6_d_22),
    .I2(pwm_out_ch6_d_23) 
);
defparam pwm_out_ch6_d_s6.INIT=8'h80;
  LUT3 pwm_out_ch6_d_s7 (
    .F(pwm_out_ch6_d_10),
    .I0(pwm_out_ch6_d_24),
    .I1(pwm_out_ch6_d_25),
    .I2(pwm_out_ch6_d_12) 
);
defparam pwm_out_ch6_d_s7.INIT=8'h40;
  LUT4 pwm_out_ch6_d_s8 (
    .F(pwm_out_ch6_d_11),
    .I0(\regs_data_regs_data_RAMREG_7_G[12]_16 ),
    .I1(pwm_out_ch6_d_26),
    .I2(\regs_data_regs_data_RAMREG_7_G[11]_16 ),
    .I3(pwm_out_ch6_d_27) 
);
defparam pwm_out_ch6_d_s8.INIT=16'hB0BB;
  LUT4 pwm_out_ch6_d_s9 (
    .F(pwm_out_ch6_d_12),
    .I0(pwm_out_ch6_d_28),
    .I1(\regs_data_regs_data_RAMREG_7_G[13]_16 ),
    .I2(pwm_out_ch6_d_26),
    .I3(\regs_data_regs_data_RAMREG_7_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s9.INIT=16'hB0BB;
  LUT4 pwm_out_ch6_d_s10 (
    .F(pwm_out_ch6_d_13),
    .I0(\regs_data_regs_data_RAMREG_7_G[14]_16 ),
    .I1(pwm_out_ch6_d_15),
    .I2(\regs_data_regs_data_RAMREG_7_G[13]_16 ),
    .I3(pwm_out_ch6_d_28) 
);
defparam pwm_out_ch6_d_s10.INIT=16'hB0BB;
  LUT4 pwm_out_ch6_d_s11 (
    .F(pwm_out_ch6_d_14),
    .I0(pwm_sub_pwms_0_counter[15]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[15]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s11.INIT=16'h0C0A;
  LUT4 pwm_out_ch6_d_s12 (
    .F(pwm_out_ch6_d_15),
    .I0(pwm_sub_pwms_0_counter[14]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[14]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s12.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s4 (
    .F(pwm_out_ch7_d_7),
    .I0(pwm_out_ch7_d_18),
    .I1(pwm_out_ch7_d_19),
    .I2(pwm_out_ch7_d_20),
    .I3(pwm_out_ch7_d_21) 
);
defparam pwm_out_ch7_d_s4.INIT=16'h4F00;
  LUT4 pwm_out_ch7_d_s5 (
    .F(pwm_out_ch7_d_8),
    .I0(\regs_data_regs_data_RAMREG_8_G[6]_16 ),
    .I1(pwm_out_ch7_d_22),
    .I2(\regs_data_regs_data_RAMREG_8_G[5]_16 ),
    .I3(pwm_out_ch7_d_23) 
);
defparam pwm_out_ch7_d_s5.INIT=16'hB0BB;
  LUT4 pwm_out_ch7_d_s6 (
    .F(pwm_out_ch7_d_9),
    .I0(\regs_data_regs_data_RAMREG_8_G[8]_16 ),
    .I1(pwm_out_ch7_d_24),
    .I2(\regs_data_regs_data_RAMREG_8_G[7]_16 ),
    .I3(pwm_out_ch7_d_25) 
);
defparam pwm_out_ch7_d_s6.INIT=16'hB0BB;
  LUT3 pwm_out_ch7_d_s7 (
    .F(pwm_out_ch7_d_10),
    .I0(pwm_out_ch7_d_26),
    .I1(pwm_out_ch7_d_9),
    .I2(pwm_out_ch7_d_27) 
);
defparam pwm_out_ch7_d_s7.INIT=8'hB0;
  LUT4 pwm_out_ch7_d_s8 (
    .F(pwm_out_ch7_d_11),
    .I0(pwm_sub_pwms_0_counter[10]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[10]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s8.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s9 (
    .F(pwm_out_ch7_d_12),
    .I0(pwm_sub_pwms_0_counter[9]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s9.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s10 (
    .F(pwm_out_ch7_d_13),
    .I0(pwm_out_ch7_d_16),
    .I1(\regs_data_regs_data_RAMREG_8_G[15]_16 ),
    .I2(pwm_out_ch7_d_28),
    .I3(\regs_data_regs_data_RAMREG_8_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s10.INIT=16'hB0BB;
  LUT4 pwm_out_ch7_d_s11 (
    .F(pwm_out_ch7_d_14),
    .I0(pwm_out_ch7_d_29),
    .I1(\regs_data_regs_data_RAMREG_8_G[11]_16 ),
    .I2(pwm_out_ch7_d_11),
    .I3(\regs_data_regs_data_RAMREG_8_G[10]_16 ) 
);
defparam pwm_out_ch7_d_s11.INIT=16'hB0BB;
  LUT4 pwm_out_ch7_d_s12 (
    .F(pwm_out_ch7_d_15),
    .I0(pwm_out_ch7_d_30),
    .I1(\regs_data_regs_data_RAMREG_8_G[13]_16 ),
    .I2(pwm_out_ch7_d_31),
    .I3(\regs_data_regs_data_RAMREG_8_G[12]_16 ) 
);
defparam pwm_out_ch7_d_s12.INIT=16'hB0BB;
  LUT4 pwm_out_ch7_d_s13 (
    .F(pwm_out_ch7_d_16),
    .I0(pwm_sub_pwms_0_counter[15]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[15]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s13.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s14 (
    .F(pwm_out_ch7_d_17),
    .I0(pwm_out_ch7_d_32),
    .I1(pwm_out_ch7_d_15),
    .I2(pwm_out_ch7_d_33),
    .I3(pwm_out_ch7_d_13) 
);
defparam pwm_out_ch7_d_s14.INIT=16'h4F00;
  LUT4 _zz_apb_m_PWDATA_1_3_s5 (
    .F(_zz_apb_m_PWDATA_1_3_10),
    .I0(spi_fsm_temp_rx[0]),
    .I1(spi_fsm_temp_rx[1]),
    .I2(spi_fsm_temp_rx[2]),
    .I3(spi_fsm_temp_rx[5]) 
);
defparam _zz_apb_m_PWDATA_1_3_s5.INIT=16'h0001;
  LUT4 _zz_apb_m_PWDATA_1_3_s6 (
    .F(_zz_apb_m_PWDATA_1_3_11),
    .I0(spi_fsm_temp_rx[3]),
    .I1(spi_fsm_temp_rx[4]),
    .I2(spi_fsm_temp_rx[6]),
    .I3(spi_fsm_temp_rx[5]) 
);
defparam _zz_apb_m_PWDATA_1_3_s6.INIT=16'h0100;
  LUT3 _zz_apb_m_PWDATA_1_1_s4 (
    .F(_zz_apb_m_PWDATA_1_1_9),
    .I0(spi_fsm_temp_rx[4]),
    .I1(spi_fsm_temp_rx[5]),
    .I2(spi_fsm_temp_rx[6]) 
);
defparam _zz_apb_m_PWDATA_1_1_s4.INIT=8'h80;
  LUT3 spi_pwm_1_apb_m_PWDATA_1_s3 (
    .F(spi_pwm_1_apb_m_PWDATA_1_7),
    .I0(spi_pwm_1_apb_m_PWDATA_1_12),
    .I1(_zz_apb_m_PWDATA[9]),
    .I2(n2164_7) 
);
defparam spi_pwm_1_apb_m_PWDATA_1_s3.INIT=8'h3A;
  LUT4 _zz_when_utils_l25_2_s4 (
    .F(_zz_when_utils_l25_2_8),
    .I0(apb_operation_phase[1]),
    .I1(_zz_when_utils_l25[3]),
    .I2(_zz_when_utils_l25[1]),
    .I3(_zz_when_utils_l25[2]) 
);
defparam _zz_when_utils_l25_2_s4.INIT=16'h000E;
  LUT4 regs_data_s5820 (
    .F(regs_data_5836),
    .I0(spi_fsm_being_written_fsm_ptr[1]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(regs_data_5840),
    .I3(regs_data_5839) 
);
defparam regs_data_s5820.INIT=16'h001F;
  LUT4 regs_data_s5821 (
    .F(regs_data_5837),
    .I0(regs_data_5842),
    .I1(spi_fsm_being_written_fsm_ptr[3]),
    .I2(regs_data_5843),
    .I3(regs_data_5844) 
);
defparam regs_data_s5821.INIT=16'hEF00;
  LUT2 regs_data_s5823 (
    .F(regs_data_5839),
    .I0(spi_fsm_being_written_fsm_ptr[2]),
    .I1(regs_data_5832) 
);
defparam regs_data_s5823.INIT=4'h8;
  LUT2 regs_data_s5824 (
    .F(regs_data_5840),
    .I0(spi_fsm_being_written_fsm_ptr[2]),
    .I1(regs_data_5847) 
);
defparam regs_data_s5824.INIT=4'h8;
  LUT4 regs_data_s5825 (
    .F(regs_data_5841),
    .I0(spi_fsm_being_written_fsm_ptr[1]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(regs_data_5840),
    .I3(regs_data_5848) 
);
defparam regs_data_s5825.INIT=16'h001F;
  LUT4 n2179_s5 (
    .F(n2179_9),
    .I0(sclk_sync_regNext),
    .I1(io_spi_sclk_buffercc_io_dataOut),
    .I2(_zz_when_utils_l25[0]),
    .I3(_zz_when_utils_l25[1]) 
);
defparam n2179_s5.INIT=16'h4000;
  LUT3 n1815_s3 (
    .F(n1815_7),
    .I0(pwm_pwm_area_timeout_area_counter[13]),
    .I1(pwm_pwm_area_timeout_area_counter[14]),
    .I2(pwm_pwm_area_timeout_area_counter[15]) 
);
defparam n1815_s3.INIT=8'h80;
  LUT4 n1812_s3 (
    .F(n1812_7),
    .I0(pwm_pwm_area_timeout_area_counter[16]),
    .I1(pwm_pwm_area_timeout_area_counter[17]),
    .I2(pwm_pwm_area_timeout_area_counter[18]),
    .I3(n1815_7) 
);
defparam n1812_s3.INIT=16'h8000;
  LUT4 n1803_s3 (
    .F(n1803_7),
    .I0(pwm_pwm_area_timeout_area_counter[25]),
    .I1(pwm_pwm_area_timeout_area_counter[26]),
    .I2(pwm_pwm_area_timeout_area_counter[27]),
    .I3(n1806_9) 
);
defparam n1803_s3.INIT=16'h8000;
  LUT4 n2165_s5 (
    .F(n2165_9),
    .I0(_zz_when_utils_l25[0]),
    .I1(_zz_when_utils_l25[2]),
    .I2(_zz_when_utils_l25[3]),
    .I3(_zz_when_utils_l25[1]) 
);
defparam n2165_s5.INIT=16'h0100;
  LUT4 spi_fsm_sclk_count_valueNext_0_s3 (
    .F(spi_fsm_sclk_count_valueNext_0_7),
    .I0(spi_fsm_sclk_count_valueNext_0_8),
    .I1(n2179_8),
    .I2(spi_fsm_stateReg[1]),
    .I3(spi_fsm_stateReg[0]) 
);
defparam spi_fsm_sclk_count_valueNext_0_s3.INIT=16'hCA00;
  LUT4 n1531_s6 (
    .F(n1531_10),
    .I0(_zz_io_pop_valid),
    .I1(logic_risingOccupancy),
    .I2(logic_pushing_4),
    .I3(bridge_interruptCtrl_rxIntEnable) 
);
defparam n1531_s6.INIT=16'hC500;
  LUT2 n1531_s7 (
    .F(n1531_11),
    .I0(bridge_interruptCtrl_ssEnabledInt),
    .I1(bridge_interruptCtrl_ssDisabledInt) 
);
defparam n1531_s7.INIT=4'h1;
  LUT4 pwm_out_ch0_d_s16 (
    .F(pwm_out_ch0_d_20),
    .I0(pwm_out_ch0_d_36),
    .I1(\regs_data_regs_data_RAMREG_1_G[2]_16 ),
    .I2(pwm_out_ch0_d_37),
    .I3(pwm_out_ch0_d_38) 
);
defparam pwm_out_ch0_d_s16.INIT=16'h000D;
  LUT4 pwm_out_ch0_d_s17 (
    .F(pwm_out_ch0_d_21),
    .I0(pwm_out_ch0_d_39),
    .I1(\regs_data_regs_data_RAMREG_1_G[3]_16 ),
    .I2(pwm_out_ch0_d_36),
    .I3(\regs_data_regs_data_RAMREG_1_G[2]_16 ) 
);
defparam pwm_out_ch0_d_s17.INIT=16'hB0BB;
  LUT4 pwm_out_ch0_d_s18 (
    .F(pwm_out_ch0_d_22),
    .I0(\regs_data_regs_data_RAMREG_1_G[4]_16 ),
    .I1(pwm_out_ch0_d_40),
    .I2(\regs_data_regs_data_RAMREG_1_G[3]_16 ),
    .I3(pwm_out_ch0_d_39) 
);
defparam pwm_out_ch0_d_s18.INIT=16'hB0BB;
  LUT4 pwm_out_ch0_d_s19 (
    .F(pwm_out_ch0_d_23),
    .I0(pwm_out_ch0_d_27),
    .I1(\regs_data_regs_data_RAMREG_1_G[5]_16 ),
    .I2(pwm_out_ch0_d_40),
    .I3(\regs_data_regs_data_RAMREG_1_G[4]_16 ) 
);
defparam pwm_out_ch0_d_s19.INIT=16'hB0BB;
  LUT4 pwm_out_ch0_d_s20 (
    .F(pwm_out_ch0_d_24),
    .I0(pwm_sub_pwms_0_counter[8]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s20.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s21 (
    .F(pwm_out_ch0_d_25),
    .I0(pwm_sub_pwms_0_counter[7]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s21.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s22 (
    .F(pwm_out_ch0_d_26),
    .I0(pwm_sub_pwms_0_counter[6]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[6]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s22.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s23 (
    .F(pwm_out_ch0_d_27),
    .I0(pwm_sub_pwms_0_counter[5]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s23.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s24 (
    .F(pwm_out_ch0_d_28),
    .I0(pwm_out_ch0_d_25),
    .I1(\regs_data_regs_data_RAMREG_1_G[7]_16 ),
    .I2(pwm_out_ch0_d_26),
    .I3(\regs_data_regs_data_RAMREG_1_G[6]_16 ) 
);
defparam pwm_out_ch0_d_s24.INIT=16'hB0BB;
  LUT4 pwm_out_ch0_d_s25 (
    .F(pwm_out_ch0_d_29),
    .I0(pwm_out_ch0_d_13),
    .I1(\regs_data_regs_data_RAMREG_1_G[9]_16 ),
    .I2(pwm_out_ch0_d_24),
    .I3(\regs_data_regs_data_RAMREG_1_G[8]_16 ) 
);
defparam pwm_out_ch0_d_s25.INIT=16'hB0BB;
  LUT4 pwm_out_ch0_d_s26 (
    .F(pwm_out_ch0_d_30),
    .I0(pwm_sub_pwms_0_counter[13]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[13]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s26.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s27 (
    .F(pwm_out_ch0_d_31),
    .I0(pwm_sub_pwms_0_counter[12]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s27.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s28 (
    .F(pwm_out_ch0_d_32),
    .I0(pwm_sub_pwms_0_counter[11]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s28.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s29 (
    .F(pwm_out_ch0_d_33),
    .I0(pwm_sub_pwms_0_counter[14]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[14]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s29.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s30 (
    .F(pwm_out_ch0_d_34),
    .I0(\regs_data_regs_data_RAMREG_1_G[12]_16 ),
    .I1(pwm_out_ch0_d_31),
    .I2(\regs_data_regs_data_RAMREG_1_G[11]_16 ),
    .I3(pwm_out_ch0_d_32) 
);
defparam pwm_out_ch0_d_s30.INIT=16'hB0BB;
  LUT4 pwm_out_ch0_d_s31 (
    .F(pwm_out_ch0_d_35),
    .I0(\regs_data_regs_data_RAMREG_1_G[14]_16 ),
    .I1(pwm_out_ch0_d_33),
    .I2(\regs_data_regs_data_RAMREG_1_G[13]_16 ),
    .I3(pwm_out_ch0_d_30) 
);
defparam pwm_out_ch0_d_s31.INIT=16'hB0BB;
  LUT4 pwm_out_ch1_d_s16 (
    .F(pwm_out_ch1_d_19),
    .I0(pwm_sub_pwms_0_counter[3]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[3]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s16.INIT=16'h0C0A;
  LUT3 pwm_out_ch1_d_s17 (
    .F(pwm_out_ch1_d_20),
    .I0(\regs_data_regs_data_RAMREG_2_G[2]_16 ),
    .I1(pwm_out_ch1_d_35),
    .I2(pwm_out_ch1_d_36) 
);
defparam pwm_out_ch1_d_s17.INIT=8'hD4;
  LUT4 pwm_out_ch1_d_s18 (
    .F(pwm_out_ch1_d_21),
    .I0(pwm_sub_pwms_0_counter[5]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s18.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s19 (
    .F(pwm_out_ch1_d_22),
    .I0(pwm_sub_pwms_0_counter[10]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[10]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s19.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s20 (
    .F(pwm_out_ch1_d_23),
    .I0(pwm_sub_pwms_0_counter[9]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s20.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s21 (
    .F(pwm_out_ch1_d_24),
    .I0(pwm_sub_pwms_0_counter[8]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s21.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s22 (
    .F(pwm_out_ch1_d_25),
    .I0(pwm_sub_pwms_0_counter[7]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s22.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s23 (
    .F(pwm_out_ch1_d_26),
    .I0(pwm_sub_pwms_0_counter[6]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[6]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s23.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s24 (
    .F(pwm_out_ch1_d_27),
    .I0(pwm_out_ch1_d_25),
    .I1(\regs_data_regs_data_RAMREG_2_G[7]_16 ),
    .I2(pwm_out_ch1_d_26),
    .I3(\regs_data_regs_data_RAMREG_2_G[6]_16 ) 
);
defparam pwm_out_ch1_d_s24.INIT=16'hB0BB;
  LUT4 pwm_out_ch1_d_s25 (
    .F(pwm_out_ch1_d_28),
    .I0(pwm_out_ch1_d_23),
    .I1(\regs_data_regs_data_RAMREG_2_G[9]_16 ),
    .I2(pwm_out_ch1_d_24),
    .I3(\regs_data_regs_data_RAMREG_2_G[8]_16 ) 
);
defparam pwm_out_ch1_d_s25.INIT=16'hB0BB;
  LUT4 pwm_out_ch1_d_s26 (
    .F(pwm_out_ch1_d_29),
    .I0(pwm_sub_pwms_0_counter[13]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[13]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s26.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s27 (
    .F(pwm_out_ch1_d_30),
    .I0(pwm_sub_pwms_0_counter[12]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s27.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s28 (
    .F(pwm_out_ch1_d_31),
    .I0(pwm_sub_pwms_0_counter[11]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s28.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s29 (
    .F(pwm_out_ch1_d_32),
    .I0(pwm_sub_pwms_0_counter[14]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[14]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s29.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s30 (
    .F(pwm_out_ch1_d_33),
    .I0(\regs_data_regs_data_RAMREG_2_G[12]_16 ),
    .I1(pwm_out_ch1_d_30),
    .I2(\regs_data_regs_data_RAMREG_2_G[11]_16 ),
    .I3(pwm_out_ch1_d_31) 
);
defparam pwm_out_ch1_d_s30.INIT=16'hB0BB;
  LUT4 pwm_out_ch1_d_s31 (
    .F(pwm_out_ch1_d_34),
    .I0(\regs_data_regs_data_RAMREG_2_G[14]_16 ),
    .I1(pwm_out_ch1_d_32),
    .I2(\regs_data_regs_data_RAMREG_2_G[13]_16 ),
    .I3(pwm_out_ch1_d_29) 
);
defparam pwm_out_ch1_d_s31.INIT=16'hB0BB;
  LUT4 pwm_out_ch2_d_s9 (
    .F(pwm_out_ch2_d_12),
    .I0(pwm_sub_pwms_0_counter[3]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[3]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s9.INIT=16'h0C0A;
  LUT3 pwm_out_ch2_d_s10 (
    .F(pwm_out_ch2_d_13),
    .I0(\regs_data_regs_data_RAMREG_3_G[2]_16 ),
    .I1(pwm_out_ch2_d_23),
    .I2(pwm_out_ch2_d_24) 
);
defparam pwm_out_ch2_d_s10.INIT=8'h2B;
  LUT3 pwm_out_ch2_d_s11 (
    .F(pwm_out_ch2_d_14),
    .I0(pwm_out_ch2_d_25),
    .I1(\regs_data_regs_data_RAMREG_3_G[5]_16 ),
    .I2(pwm_out_ch2_d_26) 
);
defparam pwm_out_ch2_d_s11.INIT=8'hB0;
  LUT4 pwm_out_ch2_d_s12 (
    .F(pwm_out_ch2_d_15),
    .I0(\regs_data_regs_data_RAMREG_3_G[10]_16 ),
    .I1(pwm_out_ch2_d_27),
    .I2(\regs_data_regs_data_RAMREG_3_G[9]_16 ),
    .I3(pwm_out_ch2_d_28) 
);
defparam pwm_out_ch2_d_s12.INIT=16'hB0BB;
  LUT4 pwm_out_ch2_d_s13 (
    .F(pwm_out_ch2_d_16),
    .I0(\regs_data_regs_data_RAMREG_3_G[8]_16 ),
    .I1(pwm_out_ch2_d_29),
    .I2(\regs_data_regs_data_RAMREG_3_G[7]_16 ),
    .I3(pwm_out_ch2_d_30) 
);
defparam pwm_out_ch2_d_s13.INIT=16'hB0BB;
  LUT4 pwm_out_ch2_d_s14 (
    .F(pwm_out_ch2_d_17),
    .I0(\regs_data_regs_data_RAMREG_3_G[5]_16 ),
    .I1(pwm_out_ch2_d_25),
    .I2(pwm_out_ch2_d_31),
    .I3(pwm_out_ch2_d_32) 
);
defparam pwm_out_ch2_d_s14.INIT=16'h002B;
  LUT4 pwm_out_ch2_d_s15 (
    .F(pwm_out_ch2_d_18),
    .I0(pwm_out_ch2_d_33),
    .I1(pwm_out_ch2_d_16),
    .I2(pwm_out_ch2_d_34),
    .I3(pwm_out_ch2_d_15) 
);
defparam pwm_out_ch2_d_s15.INIT=16'h4F00;
  LUT4 pwm_out_ch2_d_s16 (
    .F(pwm_out_ch2_d_19),
    .I0(pwm_out_ch2_d_35),
    .I1(\regs_data_regs_data_RAMREG_3_G[11]_16 ),
    .I2(pwm_out_ch2_d_27),
    .I3(\regs_data_regs_data_RAMREG_3_G[10]_16 ) 
);
defparam pwm_out_ch2_d_s16.INIT=16'hB0BB;
  LUT4 pwm_out_ch2_d_s17 (
    .F(pwm_out_ch2_d_20),
    .I0(pwm_out_ch2_d_36),
    .I1(\regs_data_regs_data_RAMREG_3_G[13]_16 ),
    .I2(pwm_out_ch2_d_37),
    .I3(\regs_data_regs_data_RAMREG_3_G[12]_16 ) 
);
defparam pwm_out_ch2_d_s17.INIT=16'hB0BB;
  LUT4 pwm_out_ch2_d_s18 (
    .F(pwm_out_ch2_d_21),
    .I0(\regs_data_regs_data_RAMREG_3_G[12]_16 ),
    .I1(pwm_out_ch2_d_37),
    .I2(\regs_data_regs_data_RAMREG_3_G[11]_16 ),
    .I3(pwm_out_ch2_d_35) 
);
defparam pwm_out_ch2_d_s18.INIT=16'hB0BB;
  LUT4 pwm_out_ch2_d_s19 (
    .F(pwm_out_ch2_d_22),
    .I0(\regs_data_regs_data_RAMREG_3_G[14]_16 ),
    .I1(pwm_out_ch2_d_7),
    .I2(\regs_data_regs_data_RAMREG_3_G[13]_16 ),
    .I3(pwm_out_ch2_d_36) 
);
defparam pwm_out_ch2_d_s19.INIT=16'hB0BB;
  LUT4 pwm_out_ch3_d_s13 (
    .F(pwm_out_ch3_d_16),
    .I0(pwm_sub_pwms_0_counter[3]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[3]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s13.INIT=16'h0C0A;
  LUT4 pwm_out_ch3_d_s14 (
    .F(pwm_out_ch3_d_17),
    .I0(pwm_out_ch3_d_32),
    .I1(pwm_out_ch3_d_33),
    .I2(\regs_data_regs_data_RAMREG_4_G[2]_16 ),
    .I3(pwm_out_ch3_d_34) 
);
defparam pwm_out_ch3_d_s14.INIT=16'hF332;
  LUT2 pwm_out_ch3_d_s15 (
    .F(pwm_out_ch3_d_18),
    .I0(\regs_data_regs_data_RAMREG_4_G[4]_16 ),
    .I1(pwm_out_ch3_d_20) 
);
defparam pwm_out_ch3_d_s15.INIT=4'h4;
  LUT4 pwm_out_ch3_d_s16 (
    .F(pwm_out_ch3_d_19),
    .I0(pwm_sub_pwms_0_counter[5]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s16.INIT=16'h0C0A;
  LUT4 pwm_out_ch3_d_s17 (
    .F(pwm_out_ch3_d_20),
    .I0(pwm_sub_pwms_0_counter[4]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s17.INIT=16'h0C0A;
  LUT4 pwm_out_ch3_d_s18 (
    .F(pwm_out_ch3_d_21),
    .I0(pwm_sub_pwms_0_counter[6]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[6]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s18.INIT=16'h0C0A;
  LUT4 pwm_out_ch3_d_s19 (
    .F(pwm_out_ch3_d_22),
    .I0(pwm_out_ch3_d_35),
    .I1(\regs_data_regs_data_RAMREG_4_G[9]_16 ),
    .I2(pwm_out_ch3_d_36),
    .I3(\regs_data_regs_data_RAMREG_4_G[8]_16 ) 
);
defparam pwm_out_ch3_d_s19.INIT=16'hB0BB;
  LUT4 pwm_out_ch3_d_s20 (
    .F(pwm_out_ch3_d_23),
    .I0(pwm_out_ch3_d_37),
    .I1(\regs_data_regs_data_RAMREG_4_G[7]_16 ),
    .I2(pwm_out_ch3_d_21),
    .I3(\regs_data_regs_data_RAMREG_4_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s20.INIT=16'hB0BB;
  LUT4 pwm_out_ch3_d_s21 (
    .F(pwm_out_ch3_d_24),
    .I0(pwm_out_ch3_d_31),
    .I1(\regs_data_regs_data_RAMREG_4_G[11]_16 ),
    .I2(pwm_out_ch3_d_38),
    .I3(\regs_data_regs_data_RAMREG_4_G[10]_16 ) 
);
defparam pwm_out_ch3_d_s21.INIT=16'hB0BB;
  LUT4 pwm_out_ch3_d_s22 (
    .F(pwm_out_ch3_d_25),
    .I0(\regs_data_regs_data_RAMREG_4_G[8]_16 ),
    .I1(pwm_out_ch3_d_36),
    .I2(\regs_data_regs_data_RAMREG_4_G[7]_16 ),
    .I3(pwm_out_ch3_d_37) 
);
defparam pwm_out_ch3_d_s22.INIT=16'hB0BB;
  LUT4 pwm_out_ch3_d_s23 (
    .F(pwm_out_ch3_d_26),
    .I0(\regs_data_regs_data_RAMREG_4_G[10]_16 ),
    .I1(pwm_out_ch3_d_38),
    .I2(\regs_data_regs_data_RAMREG_4_G[9]_16 ),
    .I3(pwm_out_ch3_d_35) 
);
defparam pwm_out_ch3_d_s23.INIT=16'hB0BB;
  LUT4 pwm_out_ch3_d_s24 (
    .F(pwm_out_ch3_d_27),
    .I0(pwm_sub_pwms_0_counter[14]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[14]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s24.INIT=16'h0C0A;
  LUT4 pwm_out_ch3_d_s25 (
    .F(pwm_out_ch3_d_28),
    .I0(pwm_sub_pwms_0_counter[13]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[13]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s25.INIT=16'h0C0A;
  LUT4 pwm_out_ch3_d_s26 (
    .F(pwm_out_ch3_d_29),
    .I0(pwm_sub_pwms_0_counter[15]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[15]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s26.INIT=16'h0C0A;
  LUT4 pwm_out_ch3_d_s27 (
    .F(pwm_out_ch3_d_30),
    .I0(pwm_sub_pwms_0_counter[12]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s27.INIT=16'h0C0A;
  LUT4 pwm_out_ch3_d_s28 (
    .F(pwm_out_ch3_d_31),
    .I0(pwm_sub_pwms_0_counter[11]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s28.INIT=16'h0C0A;
  LUT4 pwm_out_ch4_d_s13 (
    .F(pwm_out_ch4_d_16),
    .I0(pwm_sub_pwms_0_counter[3]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[3]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s13.INIT=16'h0C0A;
  LUT4 pwm_out_ch4_d_s14 (
    .F(pwm_out_ch4_d_17),
    .I0(pwm_out_ch4_d_32),
    .I1(pwm_out_ch4_d_33),
    .I2(\regs_data_regs_data_RAMREG_5_G[2]_16 ),
    .I3(pwm_out_ch4_d_34) 
);
defparam pwm_out_ch4_d_s14.INIT=16'hF332;
  LUT2 pwm_out_ch4_d_s15 (
    .F(pwm_out_ch4_d_18),
    .I0(\regs_data_regs_data_RAMREG_5_G[4]_16 ),
    .I1(pwm_out_ch4_d_20) 
);
defparam pwm_out_ch4_d_s15.INIT=4'h4;
  LUT4 pwm_out_ch4_d_s16 (
    .F(pwm_out_ch4_d_19),
    .I0(pwm_sub_pwms_0_counter[5]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s16.INIT=16'h0C0A;
  LUT4 pwm_out_ch4_d_s17 (
    .F(pwm_out_ch4_d_20),
    .I0(pwm_sub_pwms_0_counter[4]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s17.INIT=16'h0C0A;
  LUT4 pwm_out_ch4_d_s18 (
    .F(pwm_out_ch4_d_21),
    .I0(pwm_sub_pwms_0_counter[6]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[6]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s18.INIT=16'h0C0A;
  LUT4 pwm_out_ch4_d_s19 (
    .F(pwm_out_ch4_d_22),
    .I0(pwm_out_ch4_d_35),
    .I1(\regs_data_regs_data_RAMREG_5_G[9]_16 ),
    .I2(pwm_out_ch4_d_36),
    .I3(\regs_data_regs_data_RAMREG_5_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s19.INIT=16'hB0BB;
  LUT4 pwm_out_ch4_d_s20 (
    .F(pwm_out_ch4_d_23),
    .I0(pwm_out_ch4_d_37),
    .I1(\regs_data_regs_data_RAMREG_5_G[7]_16 ),
    .I2(pwm_out_ch4_d_21),
    .I3(\regs_data_regs_data_RAMREG_5_G[6]_16 ) 
);
defparam pwm_out_ch4_d_s20.INIT=16'hB0BB;
  LUT4 pwm_out_ch4_d_s21 (
    .F(pwm_out_ch4_d_24),
    .I0(pwm_out_ch4_d_31),
    .I1(\regs_data_regs_data_RAMREG_5_G[11]_16 ),
    .I2(pwm_out_ch4_d_38),
    .I3(\regs_data_regs_data_RAMREG_5_G[10]_16 ) 
);
defparam pwm_out_ch4_d_s21.INIT=16'hB0BB;
  LUT4 pwm_out_ch4_d_s22 (
    .F(pwm_out_ch4_d_25),
    .I0(\regs_data_regs_data_RAMREG_5_G[8]_16 ),
    .I1(pwm_out_ch4_d_36),
    .I2(\regs_data_regs_data_RAMREG_5_G[7]_16 ),
    .I3(pwm_out_ch4_d_37) 
);
defparam pwm_out_ch4_d_s22.INIT=16'hB0BB;
  LUT4 pwm_out_ch4_d_s23 (
    .F(pwm_out_ch4_d_26),
    .I0(\regs_data_regs_data_RAMREG_5_G[10]_16 ),
    .I1(pwm_out_ch4_d_38),
    .I2(\regs_data_regs_data_RAMREG_5_G[9]_16 ),
    .I3(pwm_out_ch4_d_35) 
);
defparam pwm_out_ch4_d_s23.INIT=16'hB0BB;
  LUT4 pwm_out_ch4_d_s24 (
    .F(pwm_out_ch4_d_27),
    .I0(pwm_sub_pwms_0_counter[14]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[14]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s24.INIT=16'h0C0A;
  LUT4 pwm_out_ch4_d_s25 (
    .F(pwm_out_ch4_d_28),
    .I0(pwm_sub_pwms_0_counter[13]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[13]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s25.INIT=16'h0C0A;
  LUT4 pwm_out_ch4_d_s26 (
    .F(pwm_out_ch4_d_29),
    .I0(pwm_sub_pwms_0_counter[15]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[15]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s26.INIT=16'h0C0A;
  LUT4 pwm_out_ch4_d_s27 (
    .F(pwm_out_ch4_d_30),
    .I0(pwm_sub_pwms_0_counter[12]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s27.INIT=16'h0C0A;
  LUT4 pwm_out_ch4_d_s28 (
    .F(pwm_out_ch4_d_31),
    .I0(pwm_sub_pwms_0_counter[11]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s28.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s9 (
    .F(pwm_out_ch5_d_12),
    .I0(pwm_sub_pwms_0_counter[5]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s9.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s10 (
    .F(pwm_out_ch5_d_13),
    .I0(\regs_data_regs_data_RAMREG_6_G[2]_16 ),
    .I1(pwm_out_ch5_d_23),
    .I2(pwm_out_ch5_d_24),
    .I3(pwm_out_ch5_d_25) 
);
defparam pwm_out_ch5_d_s10.INIT=16'h2B00;
  LUT4 pwm_out_ch5_d_s11 (
    .F(pwm_out_ch5_d_14),
    .I0(\regs_data_regs_data_RAMREG_6_G[4]_16 ),
    .I1(pwm_out_ch5_d_26),
    .I2(pwm_out_ch5_d_27),
    .I3(\regs_data_regs_data_RAMREG_6_G[3]_16 ) 
);
defparam pwm_out_ch5_d_s11.INIT=16'hD4DD;
  LUT4 pwm_out_ch5_d_s12 (
    .F(pwm_out_ch5_d_15),
    .I0(\regs_data_regs_data_RAMREG_6_G[10]_16 ),
    .I1(pwm_out_ch5_d_28),
    .I2(\regs_data_regs_data_RAMREG_6_G[9]_16 ),
    .I3(pwm_out_ch5_d_29) 
);
defparam pwm_out_ch5_d_s12.INIT=16'hB0BB;
  LUT4 pwm_out_ch5_d_s13 (
    .F(pwm_out_ch5_d_16),
    .I0(\regs_data_regs_data_RAMREG_6_G[6]_16 ),
    .I1(pwm_out_ch5_d_30),
    .I2(\regs_data_regs_data_RAMREG_6_G[5]_16 ),
    .I3(pwm_out_ch5_d_12) 
);
defparam pwm_out_ch5_d_s13.INIT=16'hB0BB;
  LUT4 pwm_out_ch5_d_s14 (
    .F(pwm_out_ch5_d_17),
    .I0(\regs_data_regs_data_RAMREG_6_G[8]_16 ),
    .I1(pwm_out_ch5_d_31),
    .I2(\regs_data_regs_data_RAMREG_6_G[7]_16 ),
    .I3(pwm_out_ch5_d_32) 
);
defparam pwm_out_ch5_d_s14.INIT=16'hB0BB;
  LUT4 pwm_out_ch5_d_s15 (
    .F(pwm_out_ch5_d_18),
    .I0(pwm_out_ch5_d_33),
    .I1(pwm_out_ch5_d_17),
    .I2(pwm_out_ch5_d_34),
    .I3(pwm_out_ch5_d_15) 
);
defparam pwm_out_ch5_d_s15.INIT=16'h4F00;
  LUT4 pwm_out_ch5_d_s16 (
    .F(pwm_out_ch5_d_19),
    .I0(pwm_out_ch5_d_35),
    .I1(\regs_data_regs_data_RAMREG_6_G[11]_16 ),
    .I2(pwm_out_ch5_d_28),
    .I3(\regs_data_regs_data_RAMREG_6_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s16.INIT=16'hB0BB;
  LUT4 pwm_out_ch5_d_s17 (
    .F(pwm_out_ch5_d_20),
    .I0(pwm_out_ch5_d_36),
    .I1(\regs_data_regs_data_RAMREG_6_G[13]_16 ),
    .I2(pwm_out_ch5_d_37),
    .I3(\regs_data_regs_data_RAMREG_6_G[12]_16 ) 
);
defparam pwm_out_ch5_d_s17.INIT=16'hB0BB;
  LUT4 pwm_out_ch5_d_s18 (
    .F(pwm_out_ch5_d_21),
    .I0(\regs_data_regs_data_RAMREG_6_G[12]_16 ),
    .I1(pwm_out_ch5_d_37),
    .I2(\regs_data_regs_data_RAMREG_6_G[11]_16 ),
    .I3(pwm_out_ch5_d_35) 
);
defparam pwm_out_ch5_d_s18.INIT=16'hB0BB;
  LUT4 pwm_out_ch5_d_s19 (
    .F(pwm_out_ch5_d_22),
    .I0(\regs_data_regs_data_RAMREG_6_G[14]_16 ),
    .I1(pwm_out_ch5_d_7),
    .I2(\regs_data_regs_data_RAMREG_6_G[13]_16 ),
    .I3(pwm_out_ch5_d_36) 
);
defparam pwm_out_ch5_d_s19.INIT=16'hB0BB;
  LUT4 pwm_out_ch6_d_s13 (
    .F(pwm_out_ch6_d_16),
    .I0(pwm_sub_pwms_0_counter[3]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[3]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s13.INIT=16'h0C0A;
  LUT3 pwm_out_ch6_d_s14 (
    .F(pwm_out_ch6_d_17),
    .I0(\regs_data_regs_data_RAMREG_7_G[2]_16 ),
    .I1(pwm_out_ch6_d_29),
    .I2(pwm_out_ch6_d_30) 
);
defparam pwm_out_ch6_d_s14.INIT=8'hD4;
  LUT2 pwm_out_ch6_d_s15 (
    .F(pwm_out_ch6_d_18),
    .I0(\regs_data_regs_data_RAMREG_7_G[4]_16 ),
    .I1(pwm_out_ch6_d_20) 
);
defparam pwm_out_ch6_d_s15.INIT=4'h4;
  LUT4 pwm_out_ch6_d_s16 (
    .F(pwm_out_ch6_d_19),
    .I0(pwm_sub_pwms_0_counter[5]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s16.INIT=16'h0C0A;
  LUT4 pwm_out_ch6_d_s17 (
    .F(pwm_out_ch6_d_20),
    .I0(pwm_sub_pwms_0_counter[4]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s17.INIT=16'h0C0A;
  LUT4 pwm_out_ch6_d_s18 (
    .F(pwm_out_ch6_d_21),
    .I0(\regs_data_regs_data_RAMREG_7_G[10]_16 ),
    .I1(pwm_out_ch6_d_31),
    .I2(\regs_data_regs_data_RAMREG_7_G[9]_16 ),
    .I3(pwm_out_ch6_d_32) 
);
defparam pwm_out_ch6_d_s18.INIT=16'hB0BB;
  LUT4 pwm_out_ch6_d_s19 (
    .F(pwm_out_ch6_d_22),
    .I0(\regs_data_regs_data_RAMREG_7_G[6]_16 ),
    .I1(pwm_out_ch6_d_33),
    .I2(\regs_data_regs_data_RAMREG_7_G[5]_16 ),
    .I3(pwm_out_ch6_d_19) 
);
defparam pwm_out_ch6_d_s19.INIT=16'hB0BB;
  LUT4 pwm_out_ch6_d_s20 (
    .F(pwm_out_ch6_d_23),
    .I0(\regs_data_regs_data_RAMREG_7_G[8]_16 ),
    .I1(pwm_out_ch6_d_34),
    .I2(\regs_data_regs_data_RAMREG_7_G[7]_16 ),
    .I3(pwm_out_ch6_d_35) 
);
defparam pwm_out_ch6_d_s20.INIT=16'hB0BB;
  LUT4 pwm_out_ch6_d_s21 (
    .F(pwm_out_ch6_d_24),
    .I0(pwm_out_ch6_d_36),
    .I1(pwm_out_ch6_d_23),
    .I2(pwm_out_ch6_d_37),
    .I3(pwm_out_ch6_d_21) 
);
defparam pwm_out_ch6_d_s21.INIT=16'h4F00;
  LUT4 pwm_out_ch6_d_s22 (
    .F(pwm_out_ch6_d_25),
    .I0(pwm_out_ch6_d_27),
    .I1(\regs_data_regs_data_RAMREG_7_G[11]_16 ),
    .I2(pwm_out_ch6_d_31),
    .I3(\regs_data_regs_data_RAMREG_7_G[10]_16 ) 
);
defparam pwm_out_ch6_d_s22.INIT=16'hB0BB;
  LUT4 pwm_out_ch6_d_s23 (
    .F(pwm_out_ch6_d_26),
    .I0(pwm_sub_pwms_0_counter[12]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s23.INIT=16'h0C0A;
  LUT4 pwm_out_ch6_d_s24 (
    .F(pwm_out_ch6_d_27),
    .I0(pwm_sub_pwms_0_counter[11]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s24.INIT=16'h0C0A;
  LUT4 pwm_out_ch6_d_s25 (
    .F(pwm_out_ch6_d_28),
    .I0(pwm_sub_pwms_0_counter[13]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[13]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s25.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s15 (
    .F(pwm_out_ch7_d_18),
    .I0(pwm_out_ch7_d_34),
    .I1(\regs_data_regs_data_RAMREG_8_G[2]_16 ),
    .I2(pwm_out_ch7_d_35),
    .I3(pwm_out_ch7_d_36) 
);
defparam pwm_out_ch7_d_s15.INIT=16'h000D;
  LUT4 pwm_out_ch7_d_s16 (
    .F(pwm_out_ch7_d_19),
    .I0(pwm_out_ch7_d_37),
    .I1(\regs_data_regs_data_RAMREG_8_G[3]_16 ),
    .I2(pwm_out_ch7_d_34),
    .I3(\regs_data_regs_data_RAMREG_8_G[2]_16 ) 
);
defparam pwm_out_ch7_d_s16.INIT=16'hB0BB;
  LUT4 pwm_out_ch7_d_s17 (
    .F(pwm_out_ch7_d_20),
    .I0(\regs_data_regs_data_RAMREG_8_G[4]_16 ),
    .I1(pwm_out_ch7_d_38),
    .I2(\regs_data_regs_data_RAMREG_8_G[3]_16 ),
    .I3(pwm_out_ch7_d_37) 
);
defparam pwm_out_ch7_d_s17.INIT=16'hB0BB;
  LUT4 pwm_out_ch7_d_s18 (
    .F(pwm_out_ch7_d_21),
    .I0(pwm_out_ch7_d_23),
    .I1(\regs_data_regs_data_RAMREG_8_G[5]_16 ),
    .I2(pwm_out_ch7_d_38),
    .I3(\regs_data_regs_data_RAMREG_8_G[4]_16 ) 
);
defparam pwm_out_ch7_d_s18.INIT=16'hB0BB;
  LUT4 pwm_out_ch7_d_s19 (
    .F(pwm_out_ch7_d_22),
    .I0(pwm_sub_pwms_0_counter[6]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[6]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s19.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s20 (
    .F(pwm_out_ch7_d_23),
    .I0(pwm_sub_pwms_0_counter[5]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s20.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s21 (
    .F(pwm_out_ch7_d_24),
    .I0(pwm_sub_pwms_0_counter[8]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s21.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s22 (
    .F(pwm_out_ch7_d_25),
    .I0(pwm_sub_pwms_0_counter[7]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s22.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s23 (
    .F(pwm_out_ch7_d_26),
    .I0(pwm_out_ch7_d_25),
    .I1(\regs_data_regs_data_RAMREG_8_G[7]_16 ),
    .I2(pwm_out_ch7_d_22),
    .I3(\regs_data_regs_data_RAMREG_8_G[6]_16 ) 
);
defparam pwm_out_ch7_d_s23.INIT=16'hB0BB;
  LUT4 pwm_out_ch7_d_s24 (
    .F(pwm_out_ch7_d_27),
    .I0(pwm_out_ch7_d_12),
    .I1(\regs_data_regs_data_RAMREG_8_G[9]_16 ),
    .I2(pwm_out_ch7_d_24),
    .I3(\regs_data_regs_data_RAMREG_8_G[8]_16 ) 
);
defparam pwm_out_ch7_d_s24.INIT=16'hB0BB;
  LUT4 pwm_out_ch7_d_s25 (
    .F(pwm_out_ch7_d_28),
    .I0(pwm_sub_pwms_0_counter[14]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[14]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s25.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s26 (
    .F(pwm_out_ch7_d_29),
    .I0(pwm_sub_pwms_0_counter[11]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s26.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s27 (
    .F(pwm_out_ch7_d_30),
    .I0(pwm_sub_pwms_0_counter[13]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[13]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s27.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s28 (
    .F(pwm_out_ch7_d_31),
    .I0(pwm_sub_pwms_0_counter[12]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s28.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s29 (
    .F(pwm_out_ch7_d_32),
    .I0(\regs_data_regs_data_RAMREG_8_G[12]_16 ),
    .I1(pwm_out_ch7_d_31),
    .I2(\regs_data_regs_data_RAMREG_8_G[11]_16 ),
    .I3(pwm_out_ch7_d_29) 
);
defparam pwm_out_ch7_d_s29.INIT=16'hB0BB;
  LUT4 pwm_out_ch7_d_s30 (
    .F(pwm_out_ch7_d_33),
    .I0(\regs_data_regs_data_RAMREG_8_G[14]_16 ),
    .I1(pwm_out_ch7_d_28),
    .I2(\regs_data_regs_data_RAMREG_8_G[13]_16 ),
    .I3(pwm_out_ch7_d_30) 
);
defparam pwm_out_ch7_d_s30.INIT=16'hB0BB;
  LUT3 regs_data_s5826 (
    .F(regs_data_5842),
    .I0(spi_fsm_being_written_fsm_ptr[4]),
    .I1(spi_fsm_being_written_fsm_ptr[6]),
    .I2(spi_fsm_being_written_fsm_ptr[5]) 
);
defparam regs_data_s5826.INIT=8'hE7;
  LUT3 regs_data_s5827 (
    .F(regs_data_5843),
    .I0(spi_fsm_being_written_fsm_ptr[0]),
    .I1(spi_fsm_being_written_fsm_ptr[1]),
    .I2(spi_fsm_being_written_fsm_ptr[2]) 
);
defparam regs_data_s5827.INIT=8'h01;
  LUT4 regs_data_s5828 (
    .F(regs_data_5844),
    .I0(spi_fsm_being_written_fsm_ptr[1]),
    .I1(regs_data_5840),
    .I2(regs_data_5832),
    .I3(spi_fsm_being_written_fsm_ptr[0]) 
);
defparam regs_data_s5828.INIT=16'h0F77;
  LUT3 regs_data_s5829 (
    .F(regs_data_5845),
    .I0(spi_fsm_being_written_fsm_ptr[3]),
    .I1(spi_fsm_being_written_fsm_ptr[5]),
    .I2(spi_fsm_being_written_fsm_ptr[6]) 
);
defparam regs_data_s5829.INIT=8'h10;
  LUT4 regs_data_s5830 (
    .F(regs_data_5846),
    .I0(regs_data_5840),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(regs_data_5832),
    .I3(spi_fsm_being_written_fsm_ptr[1]) 
);
defparam regs_data_s5830.INIT=16'h0F77;
  LUT4 regs_data_s5831 (
    .F(regs_data_5847),
    .I0(spi_fsm_being_written_fsm_ptr[3]),
    .I1(spi_fsm_being_written_fsm_ptr[4]),
    .I2(spi_fsm_being_written_fsm_ptr[5]),
    .I3(spi_fsm_being_written_fsm_ptr[6]) 
);
defparam regs_data_s5831.INIT=16'h8000;
  LUT3 regs_data_s5832 (
    .F(regs_data_5848),
    .I0(regs_data_5845),
    .I1(regs_data_5849),
    .I2(regs_data_5843) 
);
defparam regs_data_s5832.INIT=8'hE0;
  LUT2 spi_fsm_sclk_count_valueNext_0_s4 (
    .F(spi_fsm_sclk_count_valueNext_0_8),
    .I0(_zz_when_utils_l25_1[0]),
    .I1(_zz_when_utils_l25_1[1]) 
);
defparam spi_fsm_sclk_count_valueNext_0_s4.INIT=4'h4;
  LUT4 pwm_out_ch0_d_s32 (
    .F(pwm_out_ch0_d_36),
    .I0(pwm_sub_pwms_0_counter[2]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s32.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s33 (
    .F(pwm_out_ch0_d_37),
    .I0(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I1(pwm_out_ch0_d_41),
    .I2(\regs_data_regs_data_RAMREG_1_G[0]_16 ),
    .I3(\regs_data_regs_data_RAMREG_1_G[1]_16 ) 
);
defparam pwm_out_ch0_d_s33.INIT=16'h004F;
  LUT4 pwm_out_ch0_d_s34 (
    .F(pwm_out_ch0_d_38),
    .I0(\regs_data_regs_data_RAMREG_1_G[1]_16 ),
    .I1(pwm_out_ch0_d_41),
    .I2(\regs_data_regs_data_RAMREG_1_G[0]_16 ),
    .I3(pwm_out_ch0_d_42) 
);
defparam pwm_out_ch0_d_s34.INIT=16'hDF00;
  LUT4 pwm_out_ch0_d_s35 (
    .F(pwm_out_ch0_d_39),
    .I0(pwm_sub_pwms_0_counter[3]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[3]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s35.INIT=16'h0C0A;
  LUT4 pwm_out_ch0_d_s36 (
    .F(pwm_out_ch0_d_40),
    .I0(pwm_sub_pwms_0_counter[4]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s36.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s32 (
    .F(pwm_out_ch1_d_35),
    .I0(pwm_sub_pwms_0_counter[2]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s32.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s33 (
    .F(pwm_out_ch1_d_36),
    .I0(\regs_data_regs_data_RAMREG_2_G[1]_16 ),
    .I1(pwm_out_ch1_d_37),
    .I2(pwm_out_ch1_d_38),
    .I3(\regs_data_regs_data_RAMREG_2_G[0]_16 ) 
);
defparam pwm_out_ch1_d_s33.INIT=16'hD4DD;
  LUT4 pwm_out_ch2_d_s20 (
    .F(pwm_out_ch2_d_23),
    .I0(pwm_sub_pwms_0_counter[2]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s20.INIT=16'h0C0A;
  LUT4 pwm_out_ch2_d_s21 (
    .F(pwm_out_ch2_d_24),
    .I0(\regs_data_regs_data_RAMREG_3_G[1]_16 ),
    .I1(pwm_out_ch2_d_38),
    .I2(pwm_out_ch2_d_39),
    .I3(pwm_out_ch2_d_40) 
);
defparam pwm_out_ch2_d_s21.INIT=16'h004D;
  LUT4 pwm_out_ch2_d_s22 (
    .F(pwm_out_ch2_d_25),
    .I0(pwm_sub_pwms_0_counter[5]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s22.INIT=16'h0C0A;
  LUT4 pwm_out_ch2_d_s23 (
    .F(pwm_out_ch2_d_26),
    .I0(pwm_out_ch2_d_41),
    .I1(\regs_data_regs_data_RAMREG_3_G[4]_16 ),
    .I2(pwm_out_ch2_d_12),
    .I3(\regs_data_regs_data_RAMREG_3_G[3]_16 ) 
);
defparam pwm_out_ch2_d_s23.INIT=16'hB0BB;
  LUT4 pwm_out_ch2_d_s24 (
    .F(pwm_out_ch2_d_27),
    .I0(pwm_sub_pwms_0_counter[10]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[10]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s24.INIT=16'h0C0A;
  LUT4 pwm_out_ch2_d_s25 (
    .F(pwm_out_ch2_d_28),
    .I0(pwm_sub_pwms_0_counter[9]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s25.INIT=16'h0C0A;
  LUT4 pwm_out_ch2_d_s26 (
    .F(pwm_out_ch2_d_29),
    .I0(pwm_sub_pwms_0_counter[8]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s26.INIT=16'h0C0A;
  LUT4 pwm_out_ch2_d_s27 (
    .F(pwm_out_ch2_d_30),
    .I0(pwm_sub_pwms_0_counter[7]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s27.INIT=16'h0C0A;
  LUT2 pwm_out_ch2_d_s28 (
    .F(pwm_out_ch2_d_31),
    .I0(\regs_data_regs_data_RAMREG_3_G[4]_16 ),
    .I1(pwm_out_ch2_d_41) 
);
defparam pwm_out_ch2_d_s28.INIT=4'h4;
  LUT2 pwm_out_ch2_d_s29 (
    .F(pwm_out_ch2_d_32),
    .I0(\regs_data_regs_data_RAMREG_3_G[6]_16 ),
    .I1(pwm_out_ch2_d_42) 
);
defparam pwm_out_ch2_d_s29.INIT=4'h4;
  LUT4 pwm_out_ch2_d_s30 (
    .F(pwm_out_ch2_d_33),
    .I0(pwm_out_ch2_d_30),
    .I1(\regs_data_regs_data_RAMREG_3_G[7]_16 ),
    .I2(pwm_out_ch2_d_42),
    .I3(\regs_data_regs_data_RAMREG_3_G[6]_16 ) 
);
defparam pwm_out_ch2_d_s30.INIT=16'hB0BB;
  LUT4 pwm_out_ch2_d_s31 (
    .F(pwm_out_ch2_d_34),
    .I0(pwm_out_ch2_d_28),
    .I1(\regs_data_regs_data_RAMREG_3_G[9]_16 ),
    .I2(pwm_out_ch2_d_29),
    .I3(\regs_data_regs_data_RAMREG_3_G[8]_16 ) 
);
defparam pwm_out_ch2_d_s31.INIT=16'hB0BB;
  LUT4 pwm_out_ch2_d_s32 (
    .F(pwm_out_ch2_d_35),
    .I0(pwm_sub_pwms_0_counter[11]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s32.INIT=16'h0C0A;
  LUT4 pwm_out_ch2_d_s33 (
    .F(pwm_out_ch2_d_36),
    .I0(pwm_sub_pwms_0_counter[13]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[13]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s33.INIT=16'h0C0A;
  LUT4 pwm_out_ch2_d_s34 (
    .F(pwm_out_ch2_d_37),
    .I0(pwm_sub_pwms_0_counter[12]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s34.INIT=16'h0C0A;
  LUT3 pwm_out_ch3_d_s29 (
    .F(pwm_out_ch3_d_32),
    .I0(\regs_data_regs_data_RAMREG_4_G[1]_16 ),
    .I1(\regs_data_regs_data_RAMREG_4_G[0]_16 ),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ) 
);
defparam pwm_out_ch3_d_s29.INIT=8'hE0;
  LUT4 pwm_out_ch3_d_s30 (
    .F(pwm_out_ch3_d_33),
    .I0(pwm_sub_pwms_0_counter[2]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s30.INIT=16'h0C0A;
  LUT3 pwm_out_ch3_d_s31 (
    .F(pwm_out_ch3_d_34),
    .I0(\regs_data_regs_data_RAMREG_4_G[1]_16 ),
    .I1(pwm_out_ch3_d_39),
    .I2(pwm_out_ch3_d_40) 
);
defparam pwm_out_ch3_d_s31.INIT=8'hB2;
  LUT4 pwm_out_ch3_d_s32 (
    .F(pwm_out_ch3_d_35),
    .I0(pwm_sub_pwms_0_counter[9]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s32.INIT=16'h0C0A;
  LUT4 pwm_out_ch3_d_s33 (
    .F(pwm_out_ch3_d_36),
    .I0(pwm_sub_pwms_0_counter[8]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s33.INIT=16'h0C0A;
  LUT4 pwm_out_ch3_d_s34 (
    .F(pwm_out_ch3_d_37),
    .I0(pwm_sub_pwms_0_counter[7]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s34.INIT=16'h0C0A;
  LUT4 pwm_out_ch3_d_s35 (
    .F(pwm_out_ch3_d_38),
    .I0(pwm_sub_pwms_0_counter[10]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[10]),
    .I2(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s35.INIT=16'h0C0A;
  LUT3 pwm_out_ch4_d_s29 (
    .F(pwm_out_ch4_d_32),
    .I0(\regs_data_regs_data_RAMREG_5_G[1]_16 ),
    .I1(\regs_data_regs_data_RAMREG_5_G[0]_16 ),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ) 
);
defparam pwm_out_ch4_d_s29.INIT=8'hE0;
  LUT4 pwm_out_ch4_d_s30 (
    .F(pwm_out_ch4_d_33),
    .I0(pwm_sub_pwms_0_counter[2]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s30.INIT=16'h0C0A;
  LUT3 pwm_out_ch4_d_s31 (
    .F(pwm_out_ch4_d_34),
    .I0(\regs_data_regs_data_RAMREG_5_G[1]_16 ),
    .I1(pwm_out_ch4_d_39),
    .I2(pwm_out_ch4_d_40) 
);
defparam pwm_out_ch4_d_s31.INIT=8'hB2;
  LUT4 pwm_out_ch4_d_s32 (
    .F(pwm_out_ch4_d_35),
    .I0(pwm_sub_pwms_0_counter[9]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s32.INIT=16'h0C0A;
  LUT4 pwm_out_ch4_d_s33 (
    .F(pwm_out_ch4_d_36),
    .I0(pwm_sub_pwms_0_counter[8]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s33.INIT=16'h0C0A;
  LUT4 pwm_out_ch4_d_s34 (
    .F(pwm_out_ch4_d_37),
    .I0(pwm_sub_pwms_0_counter[7]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s34.INIT=16'h0C0A;
  LUT4 pwm_out_ch4_d_s35 (
    .F(pwm_out_ch4_d_38),
    .I0(pwm_sub_pwms_0_counter[10]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[10]),
    .I2(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s35.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s20 (
    .F(pwm_out_ch5_d_23),
    .I0(pwm_sub_pwms_0_counter[2]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s20.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s21 (
    .F(pwm_out_ch5_d_24),
    .I0(\regs_data_regs_data_RAMREG_6_G[1]_16 ),
    .I1(pwm_out_ch5_d_38),
    .I2(pwm_out_ch5_d_39),
    .I3(pwm_out_ch5_d_40) 
);
defparam pwm_out_ch5_d_s21.INIT=16'h004D;
  LUT4 pwm_out_ch5_d_s22 (
    .F(pwm_out_ch5_d_25),
    .I0(\regs_data_regs_data_RAMREG_6_G[4]_16 ),
    .I1(pwm_out_ch5_d_26),
    .I2(\regs_data_regs_data_RAMREG_6_G[3]_16 ),
    .I3(pwm_out_ch5_d_27) 
);
defparam pwm_out_ch5_d_s22.INIT=16'hB0BB;
  LUT4 pwm_out_ch5_d_s23 (
    .F(pwm_out_ch5_d_26),
    .I0(pwm_sub_pwms_0_counter[4]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s23.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s24 (
    .F(pwm_out_ch5_d_27),
    .I0(pwm_sub_pwms_0_counter[3]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[3]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s24.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s25 (
    .F(pwm_out_ch5_d_28),
    .I0(pwm_sub_pwms_0_counter[10]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[10]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s25.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s26 (
    .F(pwm_out_ch5_d_29),
    .I0(pwm_sub_pwms_0_counter[9]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s26.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s27 (
    .F(pwm_out_ch5_d_30),
    .I0(pwm_sub_pwms_0_counter[6]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[6]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s27.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s28 (
    .F(pwm_out_ch5_d_31),
    .I0(pwm_sub_pwms_0_counter[8]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s28.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s29 (
    .F(pwm_out_ch5_d_32),
    .I0(pwm_sub_pwms_0_counter[7]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s29.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s30 (
    .F(pwm_out_ch5_d_33),
    .I0(pwm_out_ch5_d_32),
    .I1(\regs_data_regs_data_RAMREG_6_G[7]_16 ),
    .I2(pwm_out_ch5_d_30),
    .I3(\regs_data_regs_data_RAMREG_6_G[6]_16 ) 
);
defparam pwm_out_ch5_d_s30.INIT=16'hB0BB;
  LUT4 pwm_out_ch5_d_s31 (
    .F(pwm_out_ch5_d_34),
    .I0(pwm_out_ch5_d_29),
    .I1(\regs_data_regs_data_RAMREG_6_G[9]_16 ),
    .I2(pwm_out_ch5_d_31),
    .I3(\regs_data_regs_data_RAMREG_6_G[8]_16 ) 
);
defparam pwm_out_ch5_d_s31.INIT=16'hB0BB;
  LUT4 pwm_out_ch5_d_s32 (
    .F(pwm_out_ch5_d_35),
    .I0(pwm_sub_pwms_0_counter[11]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s32.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s33 (
    .F(pwm_out_ch5_d_36),
    .I0(pwm_sub_pwms_0_counter[13]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[13]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s33.INIT=16'h0C0A;
  LUT4 pwm_out_ch5_d_s34 (
    .F(pwm_out_ch5_d_37),
    .I0(pwm_sub_pwms_0_counter[12]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s34.INIT=16'h0C0A;
  LUT4 pwm_out_ch6_d_s26 (
    .F(pwm_out_ch6_d_29),
    .I0(pwm_sub_pwms_0_counter[2]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s26.INIT=16'h0C0A;
  LUT4 pwm_out_ch6_d_s27 (
    .F(pwm_out_ch6_d_30),
    .I0(\regs_data_regs_data_RAMREG_7_G[1]_16 ),
    .I1(pwm_out_ch6_d_38),
    .I2(pwm_out_ch6_d_39),
    .I3(pwm_out_ch6_d_40) 
);
defparam pwm_out_ch6_d_s27.INIT=16'h0071;
  LUT4 pwm_out_ch6_d_s28 (
    .F(pwm_out_ch6_d_31),
    .I0(pwm_sub_pwms_0_counter[10]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[10]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s28.INIT=16'h0C0A;
  LUT4 pwm_out_ch6_d_s29 (
    .F(pwm_out_ch6_d_32),
    .I0(pwm_sub_pwms_0_counter[9]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s29.INIT=16'h0C0A;
  LUT4 pwm_out_ch6_d_s30 (
    .F(pwm_out_ch6_d_33),
    .I0(pwm_sub_pwms_0_counter[6]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[6]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s30.INIT=16'h0C0A;
  LUT4 pwm_out_ch6_d_s31 (
    .F(pwm_out_ch6_d_34),
    .I0(pwm_sub_pwms_0_counter[8]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s31.INIT=16'h0C0A;
  LUT4 pwm_out_ch6_d_s32 (
    .F(pwm_out_ch6_d_35),
    .I0(pwm_sub_pwms_0_counter[7]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s32.INIT=16'h0C0A;
  LUT4 pwm_out_ch6_d_s33 (
    .F(pwm_out_ch6_d_36),
    .I0(pwm_out_ch6_d_35),
    .I1(\regs_data_regs_data_RAMREG_7_G[7]_16 ),
    .I2(pwm_out_ch6_d_33),
    .I3(\regs_data_regs_data_RAMREG_7_G[6]_16 ) 
);
defparam pwm_out_ch6_d_s33.INIT=16'hB0BB;
  LUT4 pwm_out_ch6_d_s34 (
    .F(pwm_out_ch6_d_37),
    .I0(pwm_out_ch6_d_32),
    .I1(\regs_data_regs_data_RAMREG_7_G[9]_16 ),
    .I2(pwm_out_ch6_d_34),
    .I3(\regs_data_regs_data_RAMREG_7_G[8]_16 ) 
);
defparam pwm_out_ch6_d_s34.INIT=16'hB0BB;
  LUT4 pwm_out_ch7_d_s31 (
    .F(pwm_out_ch7_d_34),
    .I0(pwm_sub_pwms_0_counter[2]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s31.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s32 (
    .F(pwm_out_ch7_d_35),
    .I0(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I1(pwm_out_ch7_d_39),
    .I2(\regs_data_regs_data_RAMREG_8_G[0]_16 ),
    .I3(\regs_data_regs_data_RAMREG_8_G[1]_16 ) 
);
defparam pwm_out_ch7_d_s32.INIT=16'h004F;
  LUT4 pwm_out_ch7_d_s33 (
    .F(pwm_out_ch7_d_36),
    .I0(\regs_data_regs_data_RAMREG_8_G[1]_16 ),
    .I1(pwm_out_ch7_d_39),
    .I2(\regs_data_regs_data_RAMREG_8_G[0]_16 ),
    .I3(pwm_out_ch7_d_40) 
);
defparam pwm_out_ch7_d_s33.INIT=16'hDF00;
  LUT4 pwm_out_ch7_d_s34 (
    .F(pwm_out_ch7_d_37),
    .I0(pwm_sub_pwms_0_counter[3]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[3]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s34.INIT=16'h0C0A;
  LUT4 pwm_out_ch7_d_s35 (
    .F(pwm_out_ch7_d_38),
    .I0(pwm_sub_pwms_0_counter[4]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s35.INIT=16'h0C0A;
  LUT4 regs_data_s5833 (
    .F(regs_data_5849),
    .I0(spi_fsm_being_written_fsm_ptr[4]),
    .I1(spi_fsm_being_written_fsm_ptr[6]),
    .I2(spi_fsm_being_written_fsm_ptr[3]),
    .I3(spi_fsm_being_written_fsm_ptr[5]) 
);
defparam regs_data_s5833.INIT=16'h0110;
  LUT3 pwm_out_ch0_d_s37 (
    .F(pwm_out_ch0_d_41),
    .I0(pwm_sub_pwms_0_counter[0]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I2(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s37.INIT=8'hCA;
  LUT4 pwm_out_ch0_d_s38 (
    .F(pwm_out_ch0_d_42),
    .I0(pwm_sub_pwms_0_counter[1]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I2(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[0]_16 ) 
);
defparam pwm_out_ch0_d_s38.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s34 (
    .F(pwm_out_ch1_d_37),
    .I0(pwm_sub_pwms_0_counter[1]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s34.INIT=16'h0C0A;
  LUT4 pwm_out_ch1_d_s35 (
    .F(pwm_out_ch1_d_38),
    .I0(pwm_sub_pwms_0_counter[0]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I2(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[2]_16 ) 
);
defparam pwm_out_ch1_d_s35.INIT=16'h0C0A;
  LUT3 pwm_out_ch2_d_s35 (
    .F(pwm_out_ch2_d_38),
    .I0(pwm_sub_pwms_0_counter[1]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I2(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s35.INIT=8'hCA;
  LUT4 pwm_out_ch2_d_s36 (
    .F(pwm_out_ch2_d_39),
    .I0(pwm_sub_pwms_0_counter[0]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I2(\regs_data_regs_data_RAMREG_9_G[4]_16 ),
    .I3(\regs_data_regs_data_RAMREG_3_G[0]_16 ) 
);
defparam pwm_out_ch2_d_s36.INIT=16'h3500;
  LUT3 pwm_out_ch2_d_s37 (
    .F(pwm_out_ch2_d_40),
    .I0(\regs_data_regs_data_RAMREG_3_G[1]_16 ),
    .I1(\regs_data_regs_data_RAMREG_3_G[0]_16 ),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ) 
);
defparam pwm_out_ch2_d_s37.INIT=8'hE0;
  LUT4 pwm_out_ch2_d_s38 (
    .F(pwm_out_ch2_d_41),
    .I0(pwm_sub_pwms_0_counter[4]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s38.INIT=16'h0C0A;
  LUT4 pwm_out_ch2_d_s39 (
    .F(pwm_out_ch2_d_42),
    .I0(pwm_sub_pwms_0_counter[6]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[6]),
    .I2(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[4]_16 ) 
);
defparam pwm_out_ch2_d_s39.INIT=16'h0C0A;
  LUT3 pwm_out_ch3_d_s36 (
    .F(pwm_out_ch3_d_39),
    .I0(pwm_sub_pwms_0_counter[1]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I2(\regs_data_regs_data_RAMREG_9_G[6]_16 ) 
);
defparam pwm_out_ch3_d_s36.INIT=8'hCA;
  LUT4 pwm_out_ch3_d_s37 (
    .F(pwm_out_ch3_d_40),
    .I0(pwm_sub_pwms_0_counter[0]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I2(\regs_data_regs_data_RAMREG_9_G[6]_16 ),
    .I3(\regs_data_regs_data_RAMREG_4_G[0]_16 ) 
);
defparam pwm_out_ch3_d_s37.INIT=16'h3500;
  LUT3 pwm_out_ch4_d_s36 (
    .F(pwm_out_ch4_d_39),
    .I0(pwm_sub_pwms_0_counter[1]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I2(\regs_data_regs_data_RAMREG_9_G[8]_16 ) 
);
defparam pwm_out_ch4_d_s36.INIT=8'hCA;
  LUT4 pwm_out_ch4_d_s37 (
    .F(pwm_out_ch4_d_40),
    .I0(pwm_sub_pwms_0_counter[0]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I2(\regs_data_regs_data_RAMREG_9_G[8]_16 ),
    .I3(\regs_data_regs_data_RAMREG_5_G[0]_16 ) 
);
defparam pwm_out_ch4_d_s37.INIT=16'h3500;
  LUT3 pwm_out_ch5_d_s35 (
    .F(pwm_out_ch5_d_38),
    .I0(pwm_sub_pwms_0_counter[1]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I2(\regs_data_regs_data_RAMREG_9_G[10]_16 ) 
);
defparam pwm_out_ch5_d_s35.INIT=8'hCA;
  LUT4 pwm_out_ch5_d_s36 (
    .F(pwm_out_ch5_d_39),
    .I0(pwm_sub_pwms_0_counter[0]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I2(\regs_data_regs_data_RAMREG_9_G[10]_16 ),
    .I3(\regs_data_regs_data_RAMREG_6_G[0]_16 ) 
);
defparam pwm_out_ch5_d_s36.INIT=16'h3500;
  LUT3 pwm_out_ch5_d_s37 (
    .F(pwm_out_ch5_d_40),
    .I0(\regs_data_regs_data_RAMREG_6_G[1]_16 ),
    .I1(\regs_data_regs_data_RAMREG_6_G[0]_16 ),
    .I2(\regs_data_regs_data_RAMREG_9_G[11]_16 ) 
);
defparam pwm_out_ch5_d_s37.INIT=8'hE0;
  LUT4 pwm_out_ch6_d_s35 (
    .F(pwm_out_ch6_d_38),
    .I0(pwm_sub_pwms_0_counter[0]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I2(\regs_data_regs_data_RAMREG_9_G[12]_16 ),
    .I3(\regs_data_regs_data_RAMREG_7_G[0]_16 ) 
);
defparam pwm_out_ch6_d_s35.INIT=16'h3500;
  LUT3 pwm_out_ch6_d_s36 (
    .F(pwm_out_ch6_d_39),
    .I0(pwm_sub_pwms_0_counter[1]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I2(\regs_data_regs_data_RAMREG_9_G[12]_16 ) 
);
defparam pwm_out_ch6_d_s36.INIT=8'hCA;
  LUT3 pwm_out_ch6_d_s37 (
    .F(pwm_out_ch6_d_40),
    .I0(\regs_data_regs_data_RAMREG_7_G[1]_16 ),
    .I1(\regs_data_regs_data_RAMREG_7_G[0]_16 ),
    .I2(\regs_data_regs_data_RAMREG_9_G[13]_16 ) 
);
defparam pwm_out_ch6_d_s37.INIT=8'hE0;
  LUT3 pwm_out_ch7_d_s36 (
    .F(pwm_out_ch7_d_39),
    .I0(pwm_sub_pwms_0_counter[0]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I2(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s36.INIT=8'hCA;
  LUT4 pwm_out_ch7_d_s37 (
    .F(pwm_out_ch7_d_40),
    .I0(pwm_sub_pwms_0_counter[1]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I2(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .I3(\regs_data_regs_data_RAMREG_9_G[14]_16 ) 
);
defparam pwm_out_ch7_d_s37.INIT=16'h0C0A;
  LUT4 n1530_s8 (
    .F(n1530_14),
    .I0(n1619_6),
    .I1(spi_pwm_1_apb_m_PWDATA_1_6),
    .I2(spiCtrl_io_ssFilted),
    .I3(spi_fsm_readwrite_bit) 
);
defparam n1530_s8.INIT=16'h0400;
  LUT4 _zz_apb_m_PWDATA_1_3_s8 (
    .F(_zz_apb_m_PWDATA_1_3_14),
    .I0(spi_fsm_temp_rx[1]),
    .I1(_zz_apb_m_PWDATA_1_1_9),
    .I2(spi_fsm_temp_rx[2]),
    .I3(spi_fsm_temp_rx[3]) 
);
defparam _zz_apb_m_PWDATA_1_3_s8.INIT=16'h8000;
  LUT4 _zz_apb_m_PWDATA_1_1_s6 (
    .F(_zz_apb_m_PWDATA_1_1_12),
    .I0(spi_fsm_temp_rx[0]),
    .I1(_zz_apb_m_PWDATA_1_1_9),
    .I2(spi_fsm_temp_rx[2]),
    .I3(spi_fsm_temp_rx[3]) 
);
defparam _zz_apb_m_PWDATA_1_1_s6.INIT=16'h8000;
  LUT4 _zz_apb_m_PWDATA_1_2_s3 (
    .F(_zz_apb_m_PWDATA_1[2]),
    .I0(spi_fsm_temp_rx[2]),
    .I1(_zz_apb_m_PWDATA_1_2_7),
    .I2(_zz_apb_m_PWDATA_1_1_12),
    .I3(_zz_apb_m_PWDATA_1_3_14) 
);
defparam _zz_apb_m_PWDATA_1_2_s3.INIT=16'hFFF8;
  LUT4 _zz_apb_m_PWDATA_1_3_s9 (
    .F(_zz_apb_m_PWDATA_1[3]),
    .I0(_zz_apb_m_PWDATA_1_3_7),
    .I1(_zz_apb_m_PWDATA_1_3_8),
    .I2(_zz_apb_m_PWDATA_1_1_12),
    .I3(_zz_apb_m_PWDATA_1_3_14) 
);
defparam _zz_apb_m_PWDATA_1_3_s9.INIT=16'hFFFE;
  LUT4 n1619_s4 (
    .F(n1619_9),
    .I0(n1619_6),
    .I1(spi_fsm_stateReg[0]),
    .I2(spi_fsm_stateReg[1]),
    .I3(n1530_14) 
);
defparam n1619_s4.INIT=16'h00DF;
  LUT3 n1800_s3 (
    .F(n1800_8),
    .I0(pwm_pwm_area_timeout_area_counter[30]),
    .I1(pwm_pwm_area_timeout_area_counter[28]),
    .I2(pwm_pwm_area_timeout_area_counter[29]) 
);
defparam n1800_s3.INIT=8'h80;
  LUT3 n1806_s4 (
    .F(n1806_9),
    .I0(pwm_pwm_area_timeout_area_counter[24]),
    .I1(pwm_pwm_area_timeout_area_counter[22]),
    .I2(pwm_pwm_area_timeout_area_counter[23]) 
);
defparam n1806_s4.INIT=8'h80;
  LUT4 n1809_s4 (
    .F(n1809_9),
    .I0(pwm_pwm_area_timeout_area_counter[21]),
    .I1(n1812_7),
    .I2(pwm_pwm_area_timeout_area_counter[19]),
    .I3(pwm_pwm_area_timeout_area_counter[20]) 
);
defparam n1809_s4.INIT=16'h8000;
  LUT4 n1818_s3 (
    .F(n1818_8),
    .I0(pwm_pwm_area_timeout_area_counter[12]),
    .I1(n1821_8),
    .I2(pwm_pwm_area_timeout_area_counter[10]),
    .I3(pwm_pwm_area_timeout_area_counter[11]) 
);
defparam n1818_s3.INIT=16'h8000;
  LUT4 n1821_s3 (
    .F(n1821_8),
    .I0(pwm_pwm_area_timeout_area_counter[9]),
    .I1(n1824_8),
    .I2(pwm_pwm_area_timeout_area_counter[7]),
    .I3(pwm_pwm_area_timeout_area_counter[8]) 
);
defparam n1821_s3.INIT=16'h8000;
  LUT4 n1824_s3 (
    .F(n1824_8),
    .I0(pwm_pwm_area_timeout_area_counter[6]),
    .I1(n1827_6),
    .I2(pwm_pwm_area_timeout_area_counter[4]),
    .I3(pwm_pwm_area_timeout_area_counter[5]) 
);
defparam n1824_s3.INIT=16'h8000;
  LUT4 n1829_s3 (
    .F(n1829_8),
    .I0(pwm_pwm_area_timeout_area_counter[2]),
    .I1(pwm_pwm_area_timeout_area_counter[1]),
    .I2(pwm_pwm_area_timeout_area_counter[0]),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1829_s3.INIT=16'h6A00;
  LUT4 spi_fsm_being_written_fsm_ptr_6_s5 (
    .F(spi_fsm_being_written_fsm_ptr_6_11),
    .I0(spi_fsm_being_written_fsm_stateReg[0]),
    .I1(spi_fsm_being_written_fsm_is_high_8bit_regNext),
    .I2(spi_fsm_being_written_fsm_stateReg[1]),
    .I3(spi_fsm_being_written_fsm_is_high_8bit_9) 
);
defparam spi_fsm_being_written_fsm_ptr_6_s5.INIT=16'h1000;
  LUT3 n2082_s7 (
    .F(n2082_12),
    .I0(spi_fsm_being_written_fsm_ptr[2]),
    .I1(spi_fsm_being_written_fsm_ptr[0]),
    .I2(spi_fsm_being_written_fsm_ptr[1]) 
);
defparam n2082_s7.INIT=8'h80;
  LUT4 n2165_s6 (
    .F(n2165_11),
    .I0(spi_fsm_sclk_count_value[2]),
    .I1(n2165_9),
    .I2(spi_fsm_sclk_count_value[0]),
    .I3(spi_fsm_sclk_count_value[1]) 
);
defparam n2165_s6.INIT=16'h8000;
  LUT4 spi_pwm_1_apb_m_PWDATA_1_s5 (
    .F(spi_pwm_1_apb_m_PWDATA_1_10),
    .I0(_zz_when_utils_l25_1[0]),
    .I1(_zz_when_utils_l25_1[1]),
    .I2(spi_fsm_stateReg[1]),
    .I3(spi_fsm_stateReg[0]) 
);
defparam spi_pwm_1_apb_m_PWDATA_1_s5.INIT=16'h0100;
  LUT3 _zz_when_utils_l25_1_0_s3 (
    .F(_zz_when_utils_l25_1_0_8),
    .I0(_zz_when_utils_l25_1_1_8),
    .I1(spi_fsm_stateReg[1]),
    .I2(spi_fsm_stateReg[0]) 
);
defparam _zz_when_utils_l25_1_0_s3.INIT=8'h10;
  LUT4 n1764_s3 (
    .F(n1764_8),
    .I0(pwm_pre_divicder_counter[2]),
    .I1(pwm_pre_divicder_counter[1]),
    .I2(pwm_pre_divicder_counter[0]),
    .I3(n1091_3) 
);
defparam n1764_s3.INIT=16'h6A00;
  LUT4 n1809_s5 (
    .F(n1809_11),
    .I0(pwm_pwm_area_timeout_area_counter[22]),
    .I1(n1818_8),
    .I2(n1809_9),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1809_s5.INIT=16'h6A00;
  LUT4 n1812_s4 (
    .F(n1812_9),
    .I0(pwm_pwm_area_timeout_area_counter[19]),
    .I1(n1818_8),
    .I2(n1812_7),
    .I3(pwm_pwm_area_timeout_area_counter_31_9) 
);
defparam n1812_s4.INIT=16'h6A00;
  LUT4 n1815_s4 (
    .F(n1815_9),
    .I0(n1818_8),
    .I1(pwm_pwm_area_timeout_area_counter[13]),
    .I2(pwm_pwm_area_timeout_area_counter[14]),
    .I3(pwm_pwm_area_timeout_area_counter[15]) 
);
defparam n1815_s4.INIT=16'h8000;
  LUT4 n1904_s3 (
    .F(n1904_8),
    .I0(pwm_sub_pwms_0_counter[9]),
    .I1(pwm_sub_pwms_0_counter[8]),
    .I2(pwm_sub_pwms_0_counter[7]),
    .I3(n1907_6) 
);
defparam n1904_s3.INIT=16'h8000;
  LUT4 n2179_s6 (
    .F(n2179_11),
    .I0(_zz_when_utils_l25[3]),
    .I1(_zz_when_utils_l25[2]),
    .I2(n2179_9),
    .I3(n2179_8) 
);
defparam n2179_s6.INIT=16'hFF40;
  LUT3 regs_data_s5836 (
    .F(regs_data_5855),
    .I0(regs_data_5830),
    .I1(regs_data_5841),
    .I2(spi_fsm_being_written_fsm_ptr_6_11) 
);
defparam regs_data_s5836.INIT=8'h10;
  LUT3 spi_fsm_temp_rx_6_s5 (
    .F(spi_fsm_temp_rx_6_11),
    .I0(spiCtrl_io_ssFilted),
    .I1(ss_sync_regNext),
    .I2(spi_fsm_temp_rx_6_9) 
);
defparam spi_fsm_temp_rx_6_s5.INIT=8'hF4;
  LUT4 n1939_s3 (
    .F(n1939_8),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .I2(n1940_6),
    .I3(_zz_pwm_pwm_area_channels_0_counter_map_15_7) 
);
defparam n1939_s3.INIT=16'h6A00;
  LUT4 regs_data_s5839 (
    .F(regs_data_5861),
    .I0(n2082_12),
    .I1(regs_data_5832),
    .I2(spi_fsm_being_written_fsm_ptr_6_11),
    .I3(regs_data_5841) 
);
defparam regs_data_s5839.INIT=16'h8000;
  LUT3 regs_data_s5840 (
    .F(regs_data_5863),
    .I0(regs_data_5830),
    .I1(spi_fsm_being_written_fsm_ptr_6_11),
    .I2(regs_data_5841) 
);
defparam regs_data_s5840.INIT=8'h40;
  LUT4 regs_data_s5841 (
    .F(regs_data_5865),
    .I0(regs_data_5837),
    .I1(regs_data_5845),
    .I2(regs_data_5843),
    .I3(regs_data_5846) 
);
defparam regs_data_s5841.INIT=16'h4055;
  LUT4 regs_data_s5842 (
    .F(regs_data_5867),
    .I0(regs_data_5845),
    .I1(regs_data_5843),
    .I2(regs_data_5846),
    .I3(regs_data_5837) 
);
defparam regs_data_s5842.INIT=16'h8F00;
  LUT4 regs_data_s5843 (
    .F(regs_data_5869),
    .I0(regs_data_5837),
    .I1(regs_data_5845),
    .I2(regs_data_5843),
    .I3(regs_data_5846) 
);
defparam regs_data_s5843.INIT=16'h1500;
  LUT4 regs_data_s5844 (
    .F(regs_data_5871),
    .I0(regs_data_5837),
    .I1(regs_data_5845),
    .I2(regs_data_5843),
    .I3(regs_data_5846) 
);
defparam regs_data_s5844.INIT=16'h2A00;
  LUT4 spi_fsm_being_written_fsm_ss_has_rised_s5 (
    .F(spi_fsm_being_written_fsm_ss_has_rised_12),
    .I0(ss_sync_regNext),
    .I1(spiCtrl_io_ssFilted),
    .I2(spi_fsm_being_written_fsm_stateReg[1]),
    .I3(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam spi_fsm_being_written_fsm_ss_has_rised_s5.INIT=16'h4F44;
  LUT4 spi_pwm_1_apb_m_PWDATA_1_s6 (
    .F(spi_pwm_1_apb_m_PWDATA_1_12),
    .I0(n2417_11),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(spi_fsm_being_written_fsm_stateReg[0]),
    .I3(n2182_7) 
);
defparam spi_pwm_1_apb_m_PWDATA_1_s6.INIT=16'h00EF;
  LUT4 apb_m_PWDATA_7_s10 (
    .F(apb_m_PWDATA_7_14),
    .I0(n2182_7),
    .I1(n2164_7),
    .I2(spi_fsm_stateReg[0]),
    .I3(apb_m_PWDATA_7_12) 
);
defparam apb_m_PWDATA_7_s10.INIT=16'hE000;
  LUT4 apb_m_PWDATA_6_s10 (
    .F(apb_m_PWDATA_6_14),
    .I0(n2182_7),
    .I1(n2164_7),
    .I2(spi_fsm_stateReg[0]),
    .I3(apb_m_PWDATA_6_12) 
);
defparam apb_m_PWDATA_6_s10.INIT=16'hE000;
  LUT4 apb_m_PWDATA_5_s10 (
    .F(apb_m_PWDATA_5_14),
    .I0(n2182_7),
    .I1(n2164_7),
    .I2(spi_fsm_stateReg[0]),
    .I3(apb_m_PWDATA_5_12) 
);
defparam apb_m_PWDATA_5_s10.INIT=16'hE000;
  LUT4 apb_m_PWDATA_4_s10 (
    .F(apb_m_PWDATA_4_14),
    .I0(n2182_7),
    .I1(n2164_7),
    .I2(spi_fsm_stateReg[0]),
    .I3(apb_m_PWDATA_4_12) 
);
defparam apb_m_PWDATA_4_s10.INIT=16'hE000;
  LUT4 apb_m_PWDATA_3_s11 (
    .F(apb_m_PWDATA_3_15),
    .I0(n2182_7),
    .I1(n2164_7),
    .I2(spi_fsm_stateReg[0]),
    .I3(apb_m_PWDATA_3_13) 
);
defparam apb_m_PWDATA_3_s11.INIT=16'hE000;
  LUT4 apb_m_PWDATA_2_s11 (
    .F(apb_m_PWDATA_2_15),
    .I0(n2182_7),
    .I1(n2164_7),
    .I2(spi_fsm_stateReg[0]),
    .I3(apb_m_PWDATA_2_13) 
);
defparam apb_m_PWDATA_2_s11.INIT=16'hE000;
  LUT4 apb_m_PWDATA_0_s18 (
    .F(apb_m_PWDATA_0_27),
    .I0(n2182_7),
    .I1(n2164_7),
    .I2(spi_fsm_stateReg[0]),
    .I3(apb_m_PWDATA_0_25) 
);
defparam apb_m_PWDATA_0_s18.INIT=16'hE000;
  LUT4 pwm_out_ch4_d_s38 (
    .F(pwm_out_ch4_d_42),
    .I0(pwm_out_ch4_d_29),
    .I1(\regs_data_regs_data_RAMREG_5_G[15]_16 ),
    .I2(\regs_data_regs_data_RAMREG_11_G[15]_16 ),
    .I3(pwm_pwm_area_timeout_area_flag) 
);
defparam pwm_out_ch4_d_s38.INIT=16'h0DDD;
  LUT4 pwm_out_ch3_d_s38 (
    .F(pwm_out_ch3_d_42),
    .I0(pwm_out_ch3_d_29),
    .I1(\regs_data_regs_data_RAMREG_4_G[15]_16 ),
    .I2(\regs_data_regs_data_RAMREG_11_G[15]_16 ),
    .I3(pwm_pwm_area_timeout_area_flag) 
);
defparam pwm_out_ch3_d_s38.INIT=16'h0DDD;
  LUT4 pwm_out_ch6_d_s38 (
    .F(pwm_out_ch6_d_42),
    .I0(pwm_out_ch6_d_14),
    .I1(\regs_data_regs_data_RAMREG_7_G[15]_16 ),
    .I2(\regs_data_regs_data_RAMREG_11_G[15]_16 ),
    .I3(pwm_pwm_area_timeout_area_flag) 
);
defparam pwm_out_ch6_d_s38.INIT=16'h0DDD;
  LUT4 pwm_out_ch5_d_s38 (
    .F(pwm_out_ch5_d_42),
    .I0(pwm_out_ch5_d_6),
    .I1(\regs_data_regs_data_RAMREG_6_G[15]_16 ),
    .I2(\regs_data_regs_data_RAMREG_11_G[15]_16 ),
    .I3(pwm_pwm_area_timeout_area_flag) 
);
defparam pwm_out_ch5_d_s38.INIT=16'h0DDD;
  LUT4 pwm_out_ch2_d_s40 (
    .F(pwm_out_ch2_d_44),
    .I0(pwm_out_ch2_d_6),
    .I1(\regs_data_regs_data_RAMREG_3_G[15]_16 ),
    .I2(\regs_data_regs_data_RAMREG_11_G[15]_16 ),
    .I3(pwm_pwm_area_timeout_area_flag) 
);
defparam pwm_out_ch2_d_s40.INIT=16'h0DDD;
  LUT4 spi_fsm_sclk_count_valueNext_0_s5 (
    .F(spi_fsm_sclk_count_valueNext_0_10),
    .I0(spi_fsm_sclk_count_valueNext_0_7),
    .I1(spiCtrl_io_ssFilted),
    .I2(spi_fsm_stateReg[1]),
    .I3(spi_fsm_stateReg[0]) 
);
defparam spi_fsm_sclk_count_valueNext_0_s5.INIT=16'hE000;
  LUT4 n2416_s7 (
    .F(n2416_13),
    .I0(_zz_when_utils_l25[1]),
    .I1(_zz_when_utils_l25[3]),
    .I2(spi_fsm_stateReg[1]),
    .I3(spi_fsm_stateReg[0]) 
);
defparam n2416_s7.INIT=16'h1000;
  LUT4 _zz_when_utils_l25_3_s2 (
    .F(_zz_when_utils_l25_3_7),
    .I0(_zz_when_utils_l25_2_7),
    .I1(n2164_6),
    .I2(spi_fsm_stateReg[1]),
    .I3(spi_fsm_stateReg[0]) 
);
defparam _zz_when_utils_l25_3_s2.INIT=16'hD000;
  LUT3 n2198_s7 (
    .F(n2198_12),
    .I0(spi_fsm_stateReg[1]),
    .I1(spi_fsm_stateReg[0]),
    .I2(n2198_10) 
);
defparam n2198_s7.INIT=8'h80;
  LUT3 n2191_s6 (
    .F(n2191_11),
    .I0(when_utils_l25_6),
    .I1(spi_fsm_stateReg[1]),
    .I2(spi_fsm_stateReg[0]) 
);
defparam n2191_s6.INIT=8'h80;
  LUT4 apb_m_PWDATA_0_s19 (
    .F(apb_m_PWDATA_0_29),
    .I0(spi_fsm_stateReg[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_pushing) 
);
defparam apb_m_PWDATA_0_s19.INIT=16'h0100;
  LUT4 apb_m_PWDATA_0_s20 (
    .F(apb_m_PWDATA_0_31),
    .I0(spi_fsm_stateReg[1]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushPtr_value[0]),
    .I3(logic_pushing) 
);
defparam apb_m_PWDATA_0_s20.INIT=16'h1000;
  LUT4 apb_m_PWDATA_0_s21 (
    .F(apb_m_PWDATA_0_33),
    .I0(spi_fsm_stateReg[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_pushing) 
);
defparam apb_m_PWDATA_0_s21.INIT=16'h1000;
  LUT4 apb_m_PWDATA_0_s22 (
    .F(apb_m_PWDATA_0_35),
    .I0(spi_fsm_stateReg[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_pushing) 
);
defparam apb_m_PWDATA_0_s22.INIT=16'h4000;
  LUT4 n1900_s3 (
    .F(n1900_8),
    .I0(pwm_sub_pwms_0_counter[14]),
    .I1(n1900_6),
    .I2(n1352_2),
    .I3(n1334_3) 
);
defparam n1900_s3.INIT=16'h0600;
  LUT4 n1902_s3 (
    .F(n1902_8),
    .I0(pwm_sub_pwms_0_counter[12]),
    .I1(n1902_6),
    .I2(n1352_2),
    .I3(n1334_3) 
);
defparam n1902_s3.INIT=16'h0600;
  LUT4 n1904_s4 (
    .F(n1904_10),
    .I0(pwm_sub_pwms_0_counter[10]),
    .I1(n1904_8),
    .I2(n1352_2),
    .I3(n1334_3) 
);
defparam n1904_s4.INIT=16'h0600;
  LUT4 n1905_s3 (
    .F(n1905_8),
    .I0(pwm_sub_pwms_0_counter[9]),
    .I1(n1905_6),
    .I2(n1352_2),
    .I3(n1334_3) 
);
defparam n1905_s3.INIT=16'h0600;
  LUT4 n1907_s3 (
    .F(n1907_8),
    .I0(pwm_sub_pwms_0_counter[7]),
    .I1(n1907_6),
    .I2(n1352_2),
    .I3(n1334_3) 
);
defparam n1907_s3.INIT=16'h0600;
  LUT4 n1910_s3 (
    .F(n1910_8),
    .I0(pwm_sub_pwms_0_counter[4]),
    .I1(n1910_6),
    .I2(n1352_2),
    .I3(n1334_3) 
);
defparam n1910_s3.INIT=16'h0600;
  LUT3 n1911_s3 (
    .F(n1911_8),
    .I0(n1911_6),
    .I1(n1352_2),
    .I2(n1334_3) 
);
defparam n1911_s3.INIT=8'h20;
  LUT4 n1913_s2 (
    .F(n1913_7),
    .I0(pwm_sub_pwms_0_counter[1]),
    .I1(pwm_sub_pwms_0_counter[0]),
    .I2(n1352_2),
    .I3(n1334_3) 
);
defparam n1913_s2.INIT=16'h0600;
  LUT4 n1933_s3 (
    .F(n1933_8),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[14]),
    .I1(n1933_6),
    .I2(n1387_2),
    .I3(n1369_3) 
);
defparam n1933_s3.INIT=16'h0600;
  LUT4 n1936_s3 (
    .F(n1936_8),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .I1(n1936_6),
    .I2(n1387_2),
    .I3(n1369_3) 
);
defparam n1936_s3.INIT=16'h0600;
  LUT4 n1940_s3 (
    .F(n1940_8),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .I1(n1940_6),
    .I2(n1387_2),
    .I3(n1369_3) 
);
defparam n1940_s3.INIT=16'h0600;
  LUT4 n1943_s3 (
    .F(n1943_8),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .I1(n1943_6),
    .I2(n1387_2),
    .I3(n1369_3) 
);
defparam n1943_s3.INIT=16'h0600;
  LUT3 n1944_s3 (
    .F(n1944_8),
    .I0(n1944_6),
    .I1(n1387_2),
    .I2(n1369_3) 
);
defparam n1944_s3.INIT=8'h20;
  LUT4 n1946_s2 (
    .F(n1946_7),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I1(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I2(n1387_2),
    .I3(n1369_3) 
);
defparam n1946_s2.INIT=16'h0600;
  LUT3 n1947_s2 (
    .F(n1947_7),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I1(n1387_2),
    .I2(n1369_3) 
);
defparam n1947_s2.INIT=8'h10;
  LUT4 _zz_pwm_pwm_area_channels_0_counter_map_15_s4 (
    .F(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .I0(n1387_2),
    .I1(n1369_3),
    .I2(\regs_data_regs_data_RAMREG_11_G[14]_16 ),
    .I3(n1091_3) 
);
defparam _zz_pwm_pwm_area_channels_0_counter_map_15_s4.INIT=16'h00FB;
  LUT4 n1803_s4 (
    .F(n1803_9),
    .I0(pwm_pwm_area_timeout_area_counter[28]),
    .I1(n1803_6),
    .I2(pwm_pwm_area_timeout_area_flag),
    .I3(\regs_data_regs_data_RAMREG_11_G[15]_16 ) 
);
defparam n1803_s4.INIT=16'h0600;
  LUT4 n1804_s3 (
    .F(n1804_8),
    .I0(pwm_pwm_area_timeout_area_counter[27]),
    .I1(n1804_6),
    .I2(pwm_pwm_area_timeout_area_flag),
    .I3(\regs_data_regs_data_RAMREG_11_G[15]_16 ) 
);
defparam n1804_s3.INIT=16'h0600;
  LUT3 n1805_s3 (
    .F(n1805_8),
    .I0(n1805_6),
    .I1(pwm_pwm_area_timeout_area_flag),
    .I2(\regs_data_regs_data_RAMREG_11_G[15]_16 ) 
);
defparam n1805_s3.INIT=8'h20;
  LUT4 n1815_s5 (
    .F(n1815_11),
    .I0(pwm_pwm_area_timeout_area_counter[16]),
    .I1(n1815_9),
    .I2(pwm_pwm_area_timeout_area_flag),
    .I3(\regs_data_regs_data_RAMREG_11_G[15]_16 ) 
);
defparam n1815_s5.INIT=16'h0600;
  LUT4 n1818_s4 (
    .F(n1818_10),
    .I0(pwm_pwm_area_timeout_area_counter[13]),
    .I1(n1818_8),
    .I2(pwm_pwm_area_timeout_area_flag),
    .I3(\regs_data_regs_data_RAMREG_11_G[15]_16 ) 
);
defparam n1818_s4.INIT=16'h0600;
  LUT4 n1821_s4 (
    .F(n1821_10),
    .I0(pwm_pwm_area_timeout_area_counter[10]),
    .I1(n1821_8),
    .I2(pwm_pwm_area_timeout_area_flag),
    .I3(\regs_data_regs_data_RAMREG_11_G[15]_16 ) 
);
defparam n1821_s4.INIT=16'h0600;
  LUT4 n1824_s4 (
    .F(n1824_10),
    .I0(pwm_pwm_area_timeout_area_counter[7]),
    .I1(n1824_8),
    .I2(pwm_pwm_area_timeout_area_flag),
    .I3(\regs_data_regs_data_RAMREG_11_G[15]_16 ) 
);
defparam n1824_s4.INIT=16'h0600;
  LUT4 n1827_s3 (
    .F(n1827_8),
    .I0(pwm_pwm_area_timeout_area_counter[4]),
    .I1(n1827_6),
    .I2(pwm_pwm_area_timeout_area_flag),
    .I3(\regs_data_regs_data_RAMREG_11_G[15]_16 ) 
);
defparam n1827_s3.INIT=16'h0600;
  LUT4 n1830_s2 (
    .F(n1830_7),
    .I0(pwm_pwm_area_timeout_area_counter[1]),
    .I1(pwm_pwm_area_timeout_area_counter[0]),
    .I2(pwm_pwm_area_timeout_area_flag),
    .I3(\regs_data_regs_data_RAMREG_11_G[15]_16 ) 
);
defparam n1830_s2.INIT=16'h0600;
  LUT4 n1914_s5 (
    .F(n1914_14),
    .I0(pwm_sub_pwms_0_counter[0]),
    .I1(n1352_2),
    .I2(n1334_3),
    .I3(n1091_3) 
);
defparam n1914_s5.INIT=16'hAA10;
  LUT4 n1831_s4 (
    .F(n1831_10),
    .I0(pwm_pwm_area_timeout_area_counter[0]),
    .I1(pwm_pwm_area_timeout_area_flag),
    .I2(\regs_data_regs_data_RAMREG_11_G[15]_16 ),
    .I3(pwm_pwm_area_timeout_area_wdt_change) 
);
defparam n1831_s4.INIT=16'h109A;
  LUT3 pwm_pwm_area_timeout_area_counter_31_s6 (
    .F(pwm_pwm_area_timeout_area_counter_31_13),
    .I0(pwm_pwm_area_timeout_area_flag),
    .I1(\regs_data_regs_data_RAMREG_11_G[15]_16 ),
    .I2(pwm_pwm_area_timeout_area_wdt_change) 
);
defparam pwm_pwm_area_timeout_area_counter_31_s6.INIT=8'hF4;
  LUT3 n1864_s4 (
    .F(n1864_9),
    .I0(pwm_pwm_area_timeout_area_flag),
    .I1(pwm_pwm_area_timeout_area_wdt_change),
    .I2(n1317_3) 
);
defparam n1864_s4.INIT=8'h23;
  LUT4 n2357_s7 (
    .F(n2357_14),
    .I0(spi_pwm_1_apb_m_PWRITE),
    .I1(spi_fsm_being_written_fsm_stateReg[1]),
    .I2(spi_pwm_1_apb_m_PWDATA_15_4),
    .I3(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam n2357_s7.INIT=16'h3FAF;
  LUT4 n2054_s7 (
    .F(n2054_13),
    .I0(spi_fsm_being_written_fsm_stateReg[1]),
    .I1(spi_fsm_being_written_fsm_stateReg[0]),
    .I2(spi_fsm_being_written_fsm_is_high_8bit_9),
    .I3(apb_operation_phase[1]) 
);
defparam n2054_s7.INIT=16'h7CF4;
  LUT4 n1530_s10 (
    .F(n1530_17),
    .I0(spi_fsm_being_written_fsm_stateReg[1]),
    .I1(n1530_14),
    .I2(n1530_11),
    .I3(n1530_9) 
);
defparam n1530_s10.INIT=16'h0323;
  LUT3 spi_fsm_being_written_fsm_stateReg_0_s4 (
    .F(spi_fsm_being_written_fsm_stateReg_0_10),
    .I0(n1530_14),
    .I1(n1530_11),
    .I2(n1530_9) 
);
defparam spi_fsm_being_written_fsm_stateReg_0_s4.INIT=8'hFB;
  LUT2 \regs_data_RAMOUT_0_G[0]_s29  (
    .F(\regs_data_RAMOUT_7_G[3]_165 ),
    .I0(\regs_data_regs_data_RAMREG_7_G[0]_16 ),
    .I1(_zz_apb_m_PWDATA_1[3]) 
);
defparam \regs_data_RAMOUT_0_G[0]_s29 .INIT=4'h2;
  LUT2 \regs_data_RAMOUT_15_G[0]_s29  (
    .F(\regs_data_RAMOUT_22_G[3]_149 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[1]_16 ) 
);
defparam \regs_data_RAMOUT_15_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_30_G[0]_s29  (
    .F(\regs_data_RAMOUT_37_G[3]_149 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[2]_16 ) 
);
defparam \regs_data_RAMOUT_30_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_45_G[0]_s29  (
    .F(\regs_data_RAMOUT_52_G[3]_149 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[3]_16 ) 
);
defparam \regs_data_RAMOUT_45_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_60_G[0]_s29  (
    .F(\regs_data_RAMOUT_67_G[3]_149 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[4]_16 ) 
);
defparam \regs_data_RAMOUT_60_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_75_G[0]_s29  (
    .F(\regs_data_RAMOUT_82_G[3]_133 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[5]_16 ) 
);
defparam \regs_data_RAMOUT_75_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_90_G[0]_s29  (
    .F(\regs_data_RAMOUT_97_G[3]_133 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[6]_16 ) 
);
defparam \regs_data_RAMOUT_90_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_105_G[0]_s29  (
    .F(\regs_data_RAMOUT_112_G[3]_133 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[7]_16 ) 
);
defparam \regs_data_RAMOUT_105_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_120_G[0]_s29  (
    .F(\regs_data_RAMOUT_127_G[3]_133 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[8]_16 ) 
);
defparam \regs_data_RAMOUT_120_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_135_G[0]_s29  (
    .F(\regs_data_RAMOUT_142_G[3]_133 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[9]_16 ) 
);
defparam \regs_data_RAMOUT_135_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_150_G[0]_s29  (
    .F(\regs_data_RAMOUT_157_G[3]_133 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[10]_16 ) 
);
defparam \regs_data_RAMOUT_150_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_165_G[0]_s29  (
    .F(\regs_data_RAMOUT_172_G[3]_133 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[11]_16 ) 
);
defparam \regs_data_RAMOUT_165_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_180_G[0]_s29  (
    .F(\regs_data_RAMOUT_187_G[3]_133 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[12]_16 ) 
);
defparam \regs_data_RAMOUT_180_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_195_G[0]_s29  (
    .F(\regs_data_RAMOUT_202_G[3]_133 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[13]_16 ) 
);
defparam \regs_data_RAMOUT_195_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_210_G[0]_s29  (
    .F(\regs_data_RAMOUT_217_G[3]_149 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[14]_16 ) 
);
defparam \regs_data_RAMOUT_210_G[0]_s29 .INIT=4'h4;
  LUT2 \regs_data_RAMOUT_225_G[0]_s29  (
    .F(\regs_data_RAMOUT_232_G[3]_149 ),
    .I0(_zz_apb_m_PWDATA_1[3]),
    .I1(\regs_data_regs_data_RAMREG_7_G[15]_16 ) 
);
defparam \regs_data_RAMOUT_225_G[0]_s29 .INIT=4'h4;
  LUT4 n1806_s5 (
    .F(n1806_11),
    .I0(n1809_9),
    .I1(pwm_pwm_area_timeout_area_counter[24]),
    .I2(pwm_pwm_area_timeout_area_counter[22]),
    .I3(pwm_pwm_area_timeout_area_counter[23]) 
);
defparam n1806_s5.INIT=16'h8000;
  LUT4 regs_data_s5845 (
    .F(regs_data_5873),
    .I0(regs_data_5871),
    .I1(regs_data_5836),
    .I2(regs_data_5841),
    .I3(spi_fsm_being_written_fsm_ptr_6_11) 
);
defparam regs_data_s5845.INIT=16'h0200;
  LUT4 regs_data_s5846 (
    .F(regs_data_5875),
    .I0(regs_data_5869),
    .I1(regs_data_5836),
    .I2(regs_data_5841),
    .I3(spi_fsm_being_written_fsm_ptr_6_11) 
);
defparam regs_data_s5846.INIT=16'h0200;
  LUT4 regs_data_s5847 (
    .F(regs_data_5877),
    .I0(regs_data_5871),
    .I1(regs_data_5836),
    .I2(spi_fsm_being_written_fsm_ptr_6_11),
    .I3(regs_data_5841) 
);
defparam regs_data_s5847.INIT=16'h2000;
  LUT4 regs_data_s5848 (
    .F(regs_data_5879),
    .I0(regs_data_5869),
    .I1(regs_data_5836),
    .I2(spi_fsm_being_written_fsm_ptr_6_11),
    .I3(regs_data_5841) 
);
defparam regs_data_s5848.INIT=16'h2000;
  LUT4 n2081_s7 (
    .F(n2081_12),
    .I0(spi_fsm_being_written_fsm_ptr[3]),
    .I1(spi_fsm_being_written_fsm_ptr[2]),
    .I2(spi_fsm_being_written_fsm_ptr[0]),
    .I3(spi_fsm_being_written_fsm_ptr[1]) 
);
defparam n2081_s7.INIT=16'h8000;
  LUT4 regs_data_s5849 (
    .F(regs_data_5881),
    .I0(regs_data_5871),
    .I1(regs_data_5836),
    .I2(regs_data_5841),
    .I3(spi_fsm_being_written_fsm_ptr_6_11) 
);
defparam regs_data_s5849.INIT=16'h0800;
  LUT4 regs_data_s5850 (
    .F(regs_data_5883),
    .I0(regs_data_5869),
    .I1(regs_data_5836),
    .I2(regs_data_5841),
    .I3(spi_fsm_being_written_fsm_ptr_6_11) 
);
defparam regs_data_s5850.INIT=16'h0800;
  LUT4 regs_data_s5851 (
    .F(regs_data_5885),
    .I0(regs_data_5867),
    .I1(regs_data_5836),
    .I2(regs_data_5841),
    .I3(spi_fsm_being_written_fsm_ptr_6_11) 
);
defparam regs_data_s5851.INIT=16'h0800;
  LUT4 regs_data_s5852 (
    .F(regs_data_5887),
    .I0(regs_data_5865),
    .I1(regs_data_5836),
    .I2(regs_data_5841),
    .I3(spi_fsm_being_written_fsm_ptr_6_11) 
);
defparam regs_data_s5852.INIT=16'h0800;
  LUT4 regs_data_s5853 (
    .F(regs_data_5889),
    .I0(spi_fsm_being_written_fsm_ptr_6_11),
    .I1(regs_data_5841),
    .I2(regs_data_5836),
    .I3(regs_data_5871) 
);
defparam regs_data_s5853.INIT=16'h8000;
  LUT4 regs_data_s5854 (
    .F(regs_data_5891),
    .I0(spi_fsm_being_written_fsm_ptr_6_11),
    .I1(regs_data_5841),
    .I2(regs_data_5836),
    .I3(regs_data_5869) 
);
defparam regs_data_s5854.INIT=16'h8000;
  LUT4 regs_data_s5855 (
    .F(regs_data_5893),
    .I0(spi_fsm_being_written_fsm_ptr_6_11),
    .I1(regs_data_5841),
    .I2(regs_data_5836),
    .I3(regs_data_5867) 
);
defparam regs_data_s5855.INIT=16'h8000;
  LUT4 regs_data_s5856 (
    .F(regs_data_5895),
    .I0(spi_fsm_being_written_fsm_ptr_6_11),
    .I1(regs_data_5841),
    .I2(regs_data_5836),
    .I3(regs_data_5865) 
);
defparam regs_data_s5856.INIT=16'h8000;
  LUT3 apb_m_PWRITE_s6 (
    .F(apb_m_PWRITE_10),
    .I0(spi_pwm_1_apb_m_PWDATA_1_10),
    .I1(n2416_13),
    .I2(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam apb_m_PWRITE_s6.INIT=8'hFE;
  LUT4 spi_pwm_1_apb_m_PWDATA_15_s3 (
    .F(spi_pwm_1_apb_m_PWDATA_15),
    .I0(spi_pwm_1_apb_m_PWDATA_1_10),
    .I1(n2416_13),
    .I2(spi_fsm_being_written_fsm_stateReg[1]),
    .I3(spi_fsm_being_written_fsm_stateReg[0]) 
);
defparam spi_pwm_1_apb_m_PWDATA_15_s3.INIT=16'h0100;
  DFFCE _zz_when_utils_l25_2_s0 (
    .Q(_zz_when_utils_l25[2]),
    .D(n2164_6),
    .CLK(osc_oscout),
    .CE(_zz_when_utils_l25_3_7),
    .CLEAR(reset_d) 
);
  DFFCE _zz_when_utils_l25_1_s0 (
    .Q(_zz_when_utils_l25[1]),
    .D(n2165_6),
    .CLK(osc_oscout),
    .CE(_zz_when_utils_l25_3_7),
    .CLEAR(reset_d) 
);
  DFFCE _zz_when_utils_l25_0_s0 (
    .Q(_zz_when_utils_l25[0]),
    .D(n2182_6),
    .CLK(osc_oscout),
    .CE(_zz_when_utils_l25_3_7),
    .CLEAR(reset_d) 
);
  DFFCE _zz_when_utils_l25_1_1_s0 (
    .Q(_zz_when_utils_l25_1[1]),
    .D(n2099_6),
    .CLK(osc_oscout),
    .CE(_zz_when_utils_l25_1_0_8),
    .CLEAR(reset_d) 
);
  DFFCE _zz_when_utils_l25_1_0_s0 (
    .Q(_zz_when_utils_l25_1[0]),
    .D(n2100_6),
    .CLK(osc_oscout),
    .CE(_zz_when_utils_l25_1_0_8),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_15_s0 (
    .Q(pwm_sub_pwms_0_counter[15]),
    .D(n1899_5),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_14_s0 (
    .Q(pwm_sub_pwms_0_counter[14]),
    .D(n1900_8),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_13_s0 (
    .Q(pwm_sub_pwms_0_counter[13]),
    .D(n1901_5),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_12_s0 (
    .Q(pwm_sub_pwms_0_counter[12]),
    .D(n1902_8),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_11_s0 (
    .Q(pwm_sub_pwms_0_counter[11]),
    .D(n1903_5),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_10_s0 (
    .Q(pwm_sub_pwms_0_counter[10]),
    .D(n1904_10),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_9_s0 (
    .Q(pwm_sub_pwms_0_counter[9]),
    .D(n1905_8),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_8_s0 (
    .Q(pwm_sub_pwms_0_counter[8]),
    .D(n1906_5),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_7_s0 (
    .Q(pwm_sub_pwms_0_counter[7]),
    .D(n1907_8),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_6_s0 (
    .Q(pwm_sub_pwms_0_counter[6]),
    .D(n1908_5),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_5_s0 (
    .Q(pwm_sub_pwms_0_counter[5]),
    .D(n1909_5),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_4_s0 (
    .Q(pwm_sub_pwms_0_counter[4]),
    .D(n1910_8),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_3_s0 (
    .Q(pwm_sub_pwms_0_counter[3]),
    .D(n1911_8),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_2_s0 (
    .Q(pwm_sub_pwms_0_counter[2]),
    .D(n1912_5),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE pwm_sub_pwms_0_counter_1_s0 (
    .Q(pwm_sub_pwms_0_counter[1]),
    .D(n1913_7),
    .CLK(osc_oscout),
    .CE(when_PWM_l93_7),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_15_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[15]),
    .D(n1932_5),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_14_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[14]),
    .D(n1933_8),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_13_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[13]),
    .D(n1934_5),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_12_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .D(n1935_5),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_11_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .D(n1936_8),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_10_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[10]),
    .D(n1937_5),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_9_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .D(n1938_5),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_8_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .D(n1939_8),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_7_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .D(n1940_8),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_6_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[6]),
    .D(n1941_5),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_5_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .D(n1942_5),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_4_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .D(n1943_8),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_3_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[3]),
    .D(n1944_8),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_2_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .D(n1945_5),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_1_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .D(n1946_7),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFCE _zz_pwm_pwm_area_channels_0_counter_map_0_s0 (
    .Q(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .D(n1947_7),
    .CLK(osc_oscout),
    .CE(_zz_pwm_pwm_area_channels_0_counter_map_15_9),
    .CLEAR(reset_d) 
);
  DFFC pwm_pre_divicder_counter_4_s0 (
    .Q(pwm_pre_divicder_counter[4]),
    .D(n1762_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC pwm_pre_divicder_counter_3_s0 (
    .Q(pwm_pre_divicder_counter[3]),
    .D(n1763_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC pwm_pre_divicder_counter_2_s0 (
    .Q(pwm_pre_divicder_counter[2]),
    .D(n1764_8),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC pwm_pre_divicder_counter_1_s0 (
    .Q(pwm_pre_divicder_counter[1]),
    .D(n1765_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC pwm_pre_divicder_counter_0_s0 (
    .Q(pwm_pre_divicder_counter[0]),
    .D(n1766_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC pwm_pwm_area_timeout_area_lastwdt_s0 (
    .Q(pwm_pwm_area_timeout_area_lastwdt),
    .D(\regs_data_regs_data_RAMREG_12_G[0]_16 ),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC apb_operation_phase_1_s0 (
    .Q(apb_operation_phase[1]),
    .D(n2004_12),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_6_s0 (
    .Q(spi_fsm_reg_addr[6]),
    .D(spi_fsm_temp_rx[6]),
    .CLK(osc_oscout),
    .CE(n2191_11),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_5_s0 (
    .Q(spi_fsm_reg_addr[5]),
    .D(spi_fsm_temp_rx[5]),
    .CLK(osc_oscout),
    .CE(n2191_11),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_4_s0 (
    .Q(spi_fsm_reg_addr[4]),
    .D(spi_fsm_temp_rx[4]),
    .CLK(osc_oscout),
    .CE(n2191_11),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_3_s0 (
    .Q(spi_fsm_reg_addr[3]),
    .D(spi_fsm_temp_rx[3]),
    .CLK(osc_oscout),
    .CE(n2191_11),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_2_s0 (
    .Q(spi_fsm_reg_addr[2]),
    .D(spi_fsm_temp_rx[2]),
    .CLK(osc_oscout),
    .CE(n2191_11),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_1_s0 (
    .Q(spi_fsm_reg_addr[1]),
    .D(spi_fsm_temp_rx[1]),
    .CLK(osc_oscout),
    .CE(n2191_11),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_reg_addr_0_s0 (
    .Q(spi_fsm_reg_addr[0]),
    .D(spi_fsm_temp_rx[0]),
    .CLK(osc_oscout),
    .CE(n2191_11),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_7_s0 (
    .Q(spi_fsm_being_written_fsm_data[7]),
    .D(spi_slave_ctrl_io_apb_PRDATA[7]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_6_s0 (
    .Q(spi_fsm_being_written_fsm_data[6]),
    .D(spi_slave_ctrl_io_apb_PRDATA[6]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_5_s0 (
    .Q(spi_fsm_being_written_fsm_data[5]),
    .D(spi_slave_ctrl_io_apb_PRDATA[5]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_4_s0 (
    .Q(spi_fsm_being_written_fsm_data[4]),
    .D(spi_slave_ctrl_io_apb_PRDATA[4]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_3_s0 (
    .Q(spi_fsm_being_written_fsm_data[3]),
    .D(spi_slave_ctrl_io_apb_PRDATA[3]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_2_s0 (
    .Q(spi_fsm_being_written_fsm_data[2]),
    .D(spi_slave_ctrl_io_apb_PRDATA[2]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_1_s0 (
    .Q(spi_fsm_being_written_fsm_data[1]),
    .D(spi_slave_ctrl_io_apb_PRDATA[1]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_data_0_s0 (
    .Q(spi_fsm_being_written_fsm_data[0]),
    .D(spi_slave_ctrl_io_apb_PRDATA[0]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_15_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[15]),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_14_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[14]),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_13_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[13]),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_12_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[12]),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_11_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[11]),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_10_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[10]),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_9_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[9]),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_being_written_fsm_temp_data_8_s0 (
    .Q(spi_fsm_being_written_fsm_temp_data[8]),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(n2055_9),
    .CLEAR(reset_d) 
);
  DFFC spi_fsm_sclk_count_value_2_s0 (
    .Q(spi_fsm_sclk_count_value[2]),
    .D(spi_fsm_sclk_count_valueNext[2]),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC spi_fsm_sclk_count_value_1_s0 (
    .Q(spi_fsm_sclk_count_value[1]),
    .D(spi_fsm_sclk_count_valueNext[1]),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC spi_fsm_sclk_count_value_0_s0 (
    .Q(spi_fsm_sclk_count_value[0]),
    .D(spi_fsm_sclk_count_valueNext[0]),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFCE spi_fsm_readwrite_bit_s0 (
    .Q(spi_fsm_readwrite_bit),
    .D(spi_fsm_temp_rx[0]),
    .CLK(osc_oscout),
    .CE(n2198_12),
    .CLEAR(reset_d) 
);
  DFFC spi_fsm_stateReg_1_s0 (
    .Q(spi_fsm_stateReg[1]),
    .D(n1618_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC spi_fsm_stateReg_0_s0 (
    .Q(spi_fsm_stateReg[0]),
    .D(n1619_9),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFF pwm_sub_pwms_0_period_buf_15_s0 (
    .Q(pwm_sub_pwms_0_period_buf[15]),
    .D(\regs_data_regs_data_RAMREG_0_G[15]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_14_s0 (
    .Q(pwm_sub_pwms_0_period_buf[14]),
    .D(\regs_data_regs_data_RAMREG_0_G[14]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_13_s0 (
    .Q(pwm_sub_pwms_0_period_buf[13]),
    .D(\regs_data_regs_data_RAMREG_0_G[13]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_12_s0 (
    .Q(pwm_sub_pwms_0_period_buf[12]),
    .D(\regs_data_regs_data_RAMREG_0_G[12]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_11_s0 (
    .Q(pwm_sub_pwms_0_period_buf[11]),
    .D(\regs_data_regs_data_RAMREG_0_G[11]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_10_s0 (
    .Q(pwm_sub_pwms_0_period_buf[10]),
    .D(\regs_data_regs_data_RAMREG_0_G[10]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_9_s0 (
    .Q(pwm_sub_pwms_0_period_buf[9]),
    .D(\regs_data_regs_data_RAMREG_0_G[9]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_8_s0 (
    .Q(pwm_sub_pwms_0_period_buf[8]),
    .D(\regs_data_regs_data_RAMREG_0_G[8]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_7_s0 (
    .Q(pwm_sub_pwms_0_period_buf[7]),
    .D(\regs_data_regs_data_RAMREG_0_G[7]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_6_s0 (
    .Q(pwm_sub_pwms_0_period_buf[6]),
    .D(\regs_data_regs_data_RAMREG_0_G[6]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_5_s0 (
    .Q(pwm_sub_pwms_0_period_buf[5]),
    .D(\regs_data_regs_data_RAMREG_0_G[5]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_4_s0 (
    .Q(pwm_sub_pwms_0_period_buf[4]),
    .D(\regs_data_regs_data_RAMREG_0_G[4]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_3_s0 (
    .Q(pwm_sub_pwms_0_period_buf[3]),
    .D(\regs_data_regs_data_RAMREG_0_G[3]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_2_s0 (
    .Q(pwm_sub_pwms_0_period_buf[2]),
    .D(\regs_data_regs_data_RAMREG_0_G[2]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_1_s0 (
    .Q(pwm_sub_pwms_0_period_buf[1]),
    .D(\regs_data_regs_data_RAMREG_0_G[1]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_sub_pwms_0_period_buf_0_s0 (
    .Q(pwm_sub_pwms_0_period_buf[0]),
    .D(\regs_data_regs_data_RAMREG_0_G[0]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_15_s0 (
    .Q(_zz_when_PWM_l17_1[15]),
    .D(\regs_data_regs_data_RAMREG_10_G[15]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_14_s0 (
    .Q(_zz_when_PWM_l17_1[14]),
    .D(\regs_data_regs_data_RAMREG_10_G[14]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_13_s0 (
    .Q(_zz_when_PWM_l17_1[13]),
    .D(\regs_data_regs_data_RAMREG_10_G[13]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_12_s0 (
    .Q(_zz_when_PWM_l17_1[12]),
    .D(\regs_data_regs_data_RAMREG_10_G[12]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_11_s0 (
    .Q(_zz_when_PWM_l17_1[11]),
    .D(\regs_data_regs_data_RAMREG_10_G[11]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_10_s0 (
    .Q(_zz_when_PWM_l17_1[10]),
    .D(\regs_data_regs_data_RAMREG_10_G[10]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_9_s0 (
    .Q(_zz_when_PWM_l17_1[9]),
    .D(\regs_data_regs_data_RAMREG_10_G[9]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_8_s0 (
    .Q(_zz_when_PWM_l17_1[8]),
    .D(\regs_data_regs_data_RAMREG_10_G[8]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_7_s0 (
    .Q(_zz_when_PWM_l17_1[7]),
    .D(\regs_data_regs_data_RAMREG_10_G[7]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_6_s0 (
    .Q(_zz_when_PWM_l17_1[6]),
    .D(\regs_data_regs_data_RAMREG_10_G[6]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_5_s0 (
    .Q(_zz_when_PWM_l17_1[5]),
    .D(\regs_data_regs_data_RAMREG_10_G[5]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_4_s0 (
    .Q(_zz_when_PWM_l17_1[4]),
    .D(\regs_data_regs_data_RAMREG_10_G[4]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_3_s0 (
    .Q(_zz_when_PWM_l17_1[3]),
    .D(\regs_data_regs_data_RAMREG_10_G[3]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_2_s0 (
    .Q(_zz_when_PWM_l17_1[2]),
    .D(\regs_data_regs_data_RAMREG_10_G[2]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_1_s0 (
    .Q(_zz_when_PWM_l17_1[1]),
    .D(\regs_data_regs_data_RAMREG_10_G[1]_16 ),
    .CLK(osc_oscout) 
);
  DFF _zz_when_PWM_l17_1_0_s0 (
    .Q(_zz_when_PWM_l17_1[0]),
    .D(\regs_data_regs_data_RAMREG_10_G[0]_16 ),
    .CLK(osc_oscout) 
);
  DFF pwm_pwm_area_timeout_area_wdt_change_s0 (
    .Q(pwm_pwm_area_timeout_area_wdt_change),
    .D(n2356_3),
    .CLK(osc_oscout) 
);
  DFF sclk_sync_regNext_s0 (
    .Q(sclk_sync_regNext),
    .D(io_spi_sclk_buffercc_io_dataOut),
    .CLK(osc_oscout) 
);
  DFF apb_m_PADDR_3_s0 (
    .Q(spi_pwm_1_apb_m_PADDR[3]),
    .D(n2416_10),
    .CLK(osc_oscout) 
);
  DFF apb_m_PADDR_2_s0 (
    .Q(spi_pwm_1_apb_m_PADDR[2]),
    .D(n2417_10),
    .CLK(osc_oscout) 
);
  DFF ss_sync_regNext_s0 (
    .Q(ss_sync_regNext),
    .D(spiCtrl_io_ssFilted),
    .CLK(osc_oscout) 
);
  DFF spi_fsm_being_written_fsm_is_high_8bit_regNext_s0 (
    .Q(spi_fsm_being_written_fsm_is_high_8bit_regNext),
    .D(spi_fsm_being_written_fsm_is_high_8bit_9),
    .CLK(osc_oscout) 
);
  DFFCE _zz_apb_m_PWDATA_15_s0 (
    .Q(_zz_apb_m_PWDATA[15]),
    .D(\regs_data_RAMOUT_225_G[0]_31 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_14_s0 (
    .Q(_zz_apb_m_PWDATA[14]),
    .D(\regs_data_RAMOUT_210_G[0]_31 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_13_s0 (
    .Q(_zz_apb_m_PWDATA[13]),
    .D(\regs_data_RAMOUT_195_G[0]_29 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_12_s0 (
    .Q(_zz_apb_m_PWDATA[12]),
    .D(\regs_data_RAMOUT_180_G[0]_29 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_11_s0 (
    .Q(_zz_apb_m_PWDATA[11]),
    .D(\regs_data_RAMOUT_165_G[0]_29 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_10_s0 (
    .Q(_zz_apb_m_PWDATA[10]),
    .D(\regs_data_RAMOUT_150_G[0]_29 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_9_s0 (
    .Q(_zz_apb_m_PWDATA[9]),
    .D(\regs_data_RAMOUT_135_G[0]_29 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_8_s0 (
    .Q(_zz_apb_m_PWDATA[8]),
    .D(\regs_data_RAMOUT_120_G[0]_29 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_7_s0 (
    .Q(_zz_apb_m_PWDATA[7]),
    .D(\regs_data_RAMOUT_105_G[0]_29 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_6_s0 (
    .Q(_zz_apb_m_PWDATA[6]),
    .D(\regs_data_RAMOUT_90_G[0]_29 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_5_s0 (
    .Q(_zz_apb_m_PWDATA[5]),
    .D(\regs_data_RAMOUT_75_G[0]_29 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_4_s0 (
    .Q(_zz_apb_m_PWDATA[4]),
    .D(\regs_data_RAMOUT_60_G[0]_31 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_3_s0 (
    .Q(_zz_apb_m_PWDATA[3]),
    .D(\regs_data_RAMOUT_45_G[0]_31 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_2_s0 (
    .Q(_zz_apb_m_PWDATA[2]),
    .D(\regs_data_RAMOUT_30_G[0]_31 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_1_s0 (
    .Q(_zz_apb_m_PWDATA[1]),
    .D(\regs_data_RAMOUT_15_G[0]_31 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_apb_m_PWDATA_0_s0 (
    .Q(_zz_apb_m_PWDATA[0]),
    .D(\regs_data_RAMOUT_0_G[0]_33 ),
    .CLK(osc_oscout),
    .CE(when_utils_l25_6),
    .CLEAR(reset_d) 
);
  DFFCE _zz_when_utils_l25_3_s0 (
    .Q(_zz_when_utils_l25[3]),
    .D(n2179_11),
    .CLK(osc_oscout),
    .CE(_zz_when_utils_l25_3_7),
    .CLEAR(reset_d) 
);
  DFFP apb_operation_phase_0_s0 (
    .Q(apb_operation_phase_0[0]),
    .D(n2005_10),
    .CLK(osc_oscout),
    .PRESET(reset_d) 
);
  DFFCE pwm_pwm_area_timeout_area_counter_31_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[31]),
    .D(n1800_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_31_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_30_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[30]),
    .D(n1801_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_30_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_29_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[29]),
    .D(n1802_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_29_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_28_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[28]),
    .D(n1803_9),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_28_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_27_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[27]),
    .D(n1804_8),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_27_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_26_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[26]),
    .D(n1805_8),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_26_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_25_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[25]),
    .D(n1806_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_25_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_24_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[24]),
    .D(n1807_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_24_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_23_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[23]),
    .D(n1808_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_23_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_22_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[22]),
    .D(n1809_11),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_22_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_21_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[21]),
    .D(n1810_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_21_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_20_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[20]),
    .D(n1811_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_20_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_19_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[19]),
    .D(n1812_9),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_19_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_18_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[18]),
    .D(n1813_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_18_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_17_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[17]),
    .D(n1814_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_17_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_16_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[16]),
    .D(n1815_11),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_16_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_15_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[15]),
    .D(n1816_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_15_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_14_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[14]),
    .D(n1817_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_14_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_13_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[13]),
    .D(n1818_10),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_13_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_12_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[12]),
    .D(n1819_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_12_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_11_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[11]),
    .D(n1820_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_11_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_10_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[10]),
    .D(n1821_10),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_10_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_9_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[9]),
    .D(n1822_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_9_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_8_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[8]),
    .D(n1823_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_8_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_7_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[7]),
    .D(n1824_10),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_7_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_6_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[6]),
    .D(n1825_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_6_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_5_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[5]),
    .D(n1826_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_5_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_4_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[4]),
    .D(n1827_8),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_4_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_3_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[3]),
    .D(n1828_5),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_3_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_2_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[2]),
    .D(n1829_8),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_2_s1.INIT=1'b0;
  DFFCE pwm_pwm_area_timeout_area_counter_1_s1 (
    .Q(pwm_pwm_area_timeout_area_counter[1]),
    .D(n1830_7),
    .CLK(osc_oscout),
    .CE(pwm_pwm_area_timeout_area_counter_31_13),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_1_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_6_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[6]),
    .D(n2079_9),
    .CLK(osc_oscout),
    .CE(spi_fsm_being_written_fsm_ptr_6_8),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_6_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_5_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[5]),
    .D(n2080_9),
    .CLK(osc_oscout),
    .CE(spi_fsm_being_written_fsm_ptr_6_8),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_5_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_4_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[4]),
    .D(n2081_9),
    .CLK(osc_oscout),
    .CE(spi_fsm_being_written_fsm_ptr_6_8),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_4_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_3_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[3]),
    .D(n2082_9),
    .CLK(osc_oscout),
    .CE(spi_fsm_being_written_fsm_ptr_6_8),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_3_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_2_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[2]),
    .D(n2083_9),
    .CLK(osc_oscout),
    .CE(spi_fsm_being_written_fsm_ptr_6_8),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_2_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_1_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[1]),
    .D(n2084_9),
    .CLK(osc_oscout),
    .CE(spi_fsm_being_written_fsm_ptr_6_8),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_1_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ptr_0_s1 (
    .Q(spi_fsm_being_written_fsm_ptr[0]),
    .D(n2085_9),
    .CLK(osc_oscout),
    .CE(spi_fsm_being_written_fsm_ptr_6_8),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ptr_0_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_ss_has_rised_s1 (
    .Q(spi_fsm_being_written_fsm_ss_has_rised),
    .D(when_SPI_PWM_l141),
    .CLK(osc_oscout),
    .CE(spi_fsm_being_written_fsm_ss_has_rised_12),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_ss_has_rised_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_6_s1 (
    .Q(spi_fsm_temp_rx[6]),
    .D(n2204_5),
    .CLK(osc_oscout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_6_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_5_s1 (
    .Q(spi_fsm_temp_rx[5]),
    .D(n2205_5),
    .CLK(osc_oscout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_5_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_4_s1 (
    .Q(spi_fsm_temp_rx[4]),
    .D(n2206_5),
    .CLK(osc_oscout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_4_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_3_s1 (
    .Q(spi_fsm_temp_rx[3]),
    .D(n2207_5),
    .CLK(osc_oscout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_3_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_2_s1 (
    .Q(spi_fsm_temp_rx[2]),
    .D(n2208_5),
    .CLK(osc_oscout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_2_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_1_s1 (
    .Q(spi_fsm_temp_rx[1]),
    .D(n2209_5),
    .CLK(osc_oscout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_1_s1.INIT=1'b0;
  DFFCE spi_fsm_temp_rx_0_s1 (
    .Q(spi_fsm_temp_rx[0]),
    .D(n2210_5),
    .CLK(osc_oscout),
    .CE(spi_fsm_temp_rx_6_11),
    .CLEAR(reset_d) 
);
defparam spi_fsm_temp_rx_0_s1.INIT=1'b0;
  DFFCE spi_fsm_ss_has_fallen_s1 (
    .Q(spi_fsm_ss_has_fallen),
    .D(when_SPI_PWM_l71),
    .CLK(osc_oscout),
    .CE(spi_fsm_ss_has_fallen_8),
    .CLEAR(reset_d) 
);
defparam spi_fsm_ss_has_fallen_s1.INIT=1'b0;
  DFFCE spi_fsm_being_written_fsm_stateReg_0_s1 (
    .Q(spi_fsm_being_written_fsm_stateReg[0]),
    .D(n1531_8),
    .CLK(osc_oscout),
    .CE(spi_fsm_being_written_fsm_stateReg_0_10),
    .CLEAR(reset_d) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_0_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_0_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5889) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_1_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_1_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5891) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_2_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_2_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5893) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_3_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_3_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5895) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_4_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_4_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5877) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_5_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_5_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5879) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_6_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_6_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5863) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_7_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_7_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5861) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_8_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_8_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5881) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_9_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_9_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5883) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_10_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_10_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5885) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_11_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_11_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5887) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_12_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_12_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5873) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_13_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_13_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5875) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[0]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[0]_16 ),
    .D(spi_fsm_being_written_fsm_data[0]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[1]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[1]_16 ),
    .D(spi_fsm_being_written_fsm_data[1]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[2]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[2]_16 ),
    .D(spi_fsm_being_written_fsm_data[2]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[3]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[3]_16 ),
    .D(spi_fsm_being_written_fsm_data[3]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[4]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[4]_16 ),
    .D(spi_fsm_being_written_fsm_data[4]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[5]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[5]_16 ),
    .D(spi_fsm_being_written_fsm_data[5]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[6]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[6]_16 ),
    .D(spi_fsm_being_written_fsm_data[6]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[7]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[7]_16 ),
    .D(spi_fsm_being_written_fsm_data[7]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[8]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[8]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[8]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[9]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[9]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[9]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[10]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[10]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[10]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[11]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[11]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[11]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[12]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[12]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[12]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[13]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[13]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[13]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[14]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[14]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[14]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFE \regs_data_regs_data_RAMREG_14_G[15]_s15  (
    .Q(\regs_data_regs_data_RAMREG_14_G[15]_16 ),
    .D(spi_fsm_being_written_fsm_temp_data[15]),
    .CLK(osc_oscout),
    .CE(regs_data_5855) 
);
  DFFC pwm_sub_pwms_0_counter_0_s1 (
    .Q(pwm_sub_pwms_0_counter[0]),
    .D(n1914_14),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
defparam pwm_sub_pwms_0_counter_0_s1.INIT=1'b0;
  DFFC pwm_pwm_area_timeout_area_counter_0_s3 (
    .Q(pwm_pwm_area_timeout_area_counter[0]),
    .D(n1831_10),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_counter_0_s3.INIT=1'b0;
  DFFC pwm_pwm_area_timeout_area_flag_s4 (
    .Q(pwm_pwm_area_timeout_area_flag),
    .D(n1864_9),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
defparam pwm_pwm_area_timeout_area_flag_s4.INIT=1'b0;
  DFF apb_m_PWRITE_s4 (
    .Q(spi_pwm_1_apb_m_PWRITE),
    .D(n2357_14),
    .CLK(osc_oscout) 
);
defparam apb_m_PWRITE_s4.INIT=1'b0;
  DFFP spi_fsm_being_written_fsm_is_high_8bit_s4 (
    .Q(spi_fsm_being_written_fsm_is_high_8bit_9),
    .D(n2054_13),
    .CLK(osc_oscout),
    .PRESET(reset_d) 
);
defparam spi_fsm_being_written_fsm_is_high_8bit_s4.INIT=1'b1;
  DFFC spi_fsm_being_written_fsm_stateReg_1_s2 (
    .Q(spi_fsm_being_written_fsm_stateReg[1]),
    .D(n1530_17),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
defparam spi_fsm_being_written_fsm_stateReg_1_s2.INIT=1'b0;
  ALU n1087_s0 (
    .SUM(n1087_1_SUM),
    .COUT(n1087_3),
    .I0(pwm_pre_divicder_counter[0]),
    .I1(\regs_data_regs_data_RAMREG_11_G[0]_16 ),
    .I3(GND),
    .CIN(GND) 
);
defparam n1087_s0.ALU_MODE=3;
  ALU n1088_s0 (
    .SUM(n1088_1_SUM),
    .COUT(n1088_3),
    .I0(pwm_pre_divicder_counter[1]),
    .I1(\regs_data_regs_data_RAMREG_11_G[1]_16 ),
    .I3(GND),
    .CIN(n1087_3) 
);
defparam n1088_s0.ALU_MODE=3;
  ALU n1089_s0 (
    .SUM(n1089_1_SUM),
    .COUT(n1089_3),
    .I0(pwm_pre_divicder_counter[2]),
    .I1(\regs_data_regs_data_RAMREG_11_G[2]_16 ),
    .I3(GND),
    .CIN(n1088_3) 
);
defparam n1089_s0.ALU_MODE=3;
  ALU n1090_s0 (
    .SUM(n1090_1_SUM),
    .COUT(n1090_3),
    .I0(pwm_pre_divicder_counter[3]),
    .I1(\regs_data_regs_data_RAMREG_11_G[3]_16 ),
    .I3(GND),
    .CIN(n1089_3) 
);
defparam n1090_s0.ALU_MODE=3;
  ALU n1091_s0 (
    .SUM(n1091_1_SUM),
    .COUT(n1091_3),
    .I0(pwm_pre_divicder_counter[4]),
    .I1(\regs_data_regs_data_RAMREG_11_G[4]_16 ),
    .I3(GND),
    .CIN(n1090_3) 
);
defparam n1091_s0.ALU_MODE=3;
  ALU n1286_s0 (
    .SUM(n1286_1_SUM),
    .COUT(n1286_3),
    .I0(pwm_pwm_area_timeout_area_counter[0]),
    .I1(\regs_data_regs_data_RAMREG_14_G[0]_16 ),
    .I3(GND),
    .CIN(GND) 
);
defparam n1286_s0.ALU_MODE=3;
  ALU n1287_s0 (
    .SUM(n1287_1_SUM),
    .COUT(n1287_3),
    .I0(pwm_pwm_area_timeout_area_counter[1]),
    .I1(\regs_data_regs_data_RAMREG_14_G[1]_16 ),
    .I3(GND),
    .CIN(n1286_3) 
);
defparam n1287_s0.ALU_MODE=3;
  ALU n1288_s0 (
    .SUM(n1288_1_SUM),
    .COUT(n1288_3),
    .I0(pwm_pwm_area_timeout_area_counter[2]),
    .I1(\regs_data_regs_data_RAMREG_14_G[2]_16 ),
    .I3(GND),
    .CIN(n1287_3) 
);
defparam n1288_s0.ALU_MODE=3;
  ALU n1289_s0 (
    .SUM(n1289_1_SUM),
    .COUT(n1289_3),
    .I0(pwm_pwm_area_timeout_area_counter[3]),
    .I1(\regs_data_regs_data_RAMREG_14_G[3]_16 ),
    .I3(GND),
    .CIN(n1288_3) 
);
defparam n1289_s0.ALU_MODE=3;
  ALU n1290_s0 (
    .SUM(n1290_1_SUM),
    .COUT(n1290_3),
    .I0(pwm_pwm_area_timeout_area_counter[4]),
    .I1(\regs_data_regs_data_RAMREG_14_G[4]_16 ),
    .I3(GND),
    .CIN(n1289_3) 
);
defparam n1290_s0.ALU_MODE=3;
  ALU n1291_s0 (
    .SUM(n1291_1_SUM),
    .COUT(n1291_3),
    .I0(pwm_pwm_area_timeout_area_counter[5]),
    .I1(\regs_data_regs_data_RAMREG_14_G[5]_16 ),
    .I3(GND),
    .CIN(n1290_3) 
);
defparam n1291_s0.ALU_MODE=3;
  ALU n1292_s0 (
    .SUM(n1292_1_SUM),
    .COUT(n1292_3),
    .I0(pwm_pwm_area_timeout_area_counter[6]),
    .I1(\regs_data_regs_data_RAMREG_14_G[6]_16 ),
    .I3(GND),
    .CIN(n1291_3) 
);
defparam n1292_s0.ALU_MODE=3;
  ALU n1293_s0 (
    .SUM(n1293_1_SUM),
    .COUT(n1293_3),
    .I0(pwm_pwm_area_timeout_area_counter[7]),
    .I1(\regs_data_regs_data_RAMREG_14_G[7]_16 ),
    .I3(GND),
    .CIN(n1292_3) 
);
defparam n1293_s0.ALU_MODE=3;
  ALU n1294_s0 (
    .SUM(n1294_1_SUM),
    .COUT(n1294_3),
    .I0(pwm_pwm_area_timeout_area_counter[8]),
    .I1(\regs_data_regs_data_RAMREG_14_G[8]_16 ),
    .I3(GND),
    .CIN(n1293_3) 
);
defparam n1294_s0.ALU_MODE=3;
  ALU n1295_s0 (
    .SUM(n1295_1_SUM),
    .COUT(n1295_3),
    .I0(pwm_pwm_area_timeout_area_counter[9]),
    .I1(\regs_data_regs_data_RAMREG_14_G[9]_16 ),
    .I3(GND),
    .CIN(n1294_3) 
);
defparam n1295_s0.ALU_MODE=3;
  ALU n1296_s0 (
    .SUM(n1296_1_SUM),
    .COUT(n1296_3),
    .I0(pwm_pwm_area_timeout_area_counter[10]),
    .I1(\regs_data_regs_data_RAMREG_14_G[10]_16 ),
    .I3(GND),
    .CIN(n1295_3) 
);
defparam n1296_s0.ALU_MODE=3;
  ALU n1297_s0 (
    .SUM(n1297_1_SUM),
    .COUT(n1297_3),
    .I0(pwm_pwm_area_timeout_area_counter[11]),
    .I1(\regs_data_regs_data_RAMREG_14_G[11]_16 ),
    .I3(GND),
    .CIN(n1296_3) 
);
defparam n1297_s0.ALU_MODE=3;
  ALU n1298_s0 (
    .SUM(n1298_1_SUM),
    .COUT(n1298_3),
    .I0(pwm_pwm_area_timeout_area_counter[12]),
    .I1(\regs_data_regs_data_RAMREG_14_G[12]_16 ),
    .I3(GND),
    .CIN(n1297_3) 
);
defparam n1298_s0.ALU_MODE=3;
  ALU n1299_s0 (
    .SUM(n1299_1_SUM),
    .COUT(n1299_3),
    .I0(pwm_pwm_area_timeout_area_counter[13]),
    .I1(\regs_data_regs_data_RAMREG_14_G[13]_16 ),
    .I3(GND),
    .CIN(n1298_3) 
);
defparam n1299_s0.ALU_MODE=3;
  ALU n1300_s0 (
    .SUM(n1300_1_SUM),
    .COUT(n1300_3),
    .I0(pwm_pwm_area_timeout_area_counter[14]),
    .I1(\regs_data_regs_data_RAMREG_14_G[14]_16 ),
    .I3(GND),
    .CIN(n1299_3) 
);
defparam n1300_s0.ALU_MODE=3;
  ALU n1301_s0 (
    .SUM(n1301_1_SUM),
    .COUT(n1301_3),
    .I0(pwm_pwm_area_timeout_area_counter[15]),
    .I1(\regs_data_regs_data_RAMREG_14_G[15]_16 ),
    .I3(GND),
    .CIN(n1300_3) 
);
defparam n1301_s0.ALU_MODE=3;
  ALU n1302_s0 (
    .SUM(n1302_1_SUM),
    .COUT(n1302_3),
    .I0(pwm_pwm_area_timeout_area_counter[16]),
    .I1(\regs_data_regs_data_RAMREG_13_G[0]_16 ),
    .I3(GND),
    .CIN(n1301_3) 
);
defparam n1302_s0.ALU_MODE=3;
  ALU n1303_s0 (
    .SUM(n1303_1_SUM),
    .COUT(n1303_3),
    .I0(pwm_pwm_area_timeout_area_counter[17]),
    .I1(\regs_data_regs_data_RAMREG_13_G[1]_16 ),
    .I3(GND),
    .CIN(n1302_3) 
);
defparam n1303_s0.ALU_MODE=3;
  ALU n1304_s0 (
    .SUM(n1304_1_SUM),
    .COUT(n1304_3),
    .I0(pwm_pwm_area_timeout_area_counter[18]),
    .I1(\regs_data_regs_data_RAMREG_13_G[2]_16 ),
    .I3(GND),
    .CIN(n1303_3) 
);
defparam n1304_s0.ALU_MODE=3;
  ALU n1305_s0 (
    .SUM(n1305_1_SUM),
    .COUT(n1305_3),
    .I0(pwm_pwm_area_timeout_area_counter[19]),
    .I1(\regs_data_regs_data_RAMREG_13_G[3]_16 ),
    .I3(GND),
    .CIN(n1304_3) 
);
defparam n1305_s0.ALU_MODE=3;
  ALU n1306_s0 (
    .SUM(n1306_1_SUM),
    .COUT(n1306_3),
    .I0(pwm_pwm_area_timeout_area_counter[20]),
    .I1(\regs_data_regs_data_RAMREG_13_G[4]_16 ),
    .I3(GND),
    .CIN(n1305_3) 
);
defparam n1306_s0.ALU_MODE=3;
  ALU n1307_s0 (
    .SUM(n1307_1_SUM),
    .COUT(n1307_3),
    .I0(pwm_pwm_area_timeout_area_counter[21]),
    .I1(\regs_data_regs_data_RAMREG_13_G[5]_16 ),
    .I3(GND),
    .CIN(n1306_3) 
);
defparam n1307_s0.ALU_MODE=3;
  ALU n1308_s0 (
    .SUM(n1308_1_SUM),
    .COUT(n1308_3),
    .I0(pwm_pwm_area_timeout_area_counter[22]),
    .I1(\regs_data_regs_data_RAMREG_13_G[6]_16 ),
    .I3(GND),
    .CIN(n1307_3) 
);
defparam n1308_s0.ALU_MODE=3;
  ALU n1309_s0 (
    .SUM(n1309_1_SUM),
    .COUT(n1309_3),
    .I0(pwm_pwm_area_timeout_area_counter[23]),
    .I1(\regs_data_regs_data_RAMREG_13_G[7]_16 ),
    .I3(GND),
    .CIN(n1308_3) 
);
defparam n1309_s0.ALU_MODE=3;
  ALU n1310_s0 (
    .SUM(n1310_1_SUM),
    .COUT(n1310_3),
    .I0(pwm_pwm_area_timeout_area_counter[24]),
    .I1(\regs_data_regs_data_RAMREG_13_G[8]_16 ),
    .I3(GND),
    .CIN(n1309_3) 
);
defparam n1310_s0.ALU_MODE=3;
  ALU n1311_s0 (
    .SUM(n1311_1_SUM),
    .COUT(n1311_3),
    .I0(pwm_pwm_area_timeout_area_counter[25]),
    .I1(\regs_data_regs_data_RAMREG_13_G[9]_16 ),
    .I3(GND),
    .CIN(n1310_3) 
);
defparam n1311_s0.ALU_MODE=3;
  ALU n1312_s0 (
    .SUM(n1312_1_SUM),
    .COUT(n1312_3),
    .I0(pwm_pwm_area_timeout_area_counter[26]),
    .I1(\regs_data_regs_data_RAMREG_13_G[10]_16 ),
    .I3(GND),
    .CIN(n1311_3) 
);
defparam n1312_s0.ALU_MODE=3;
  ALU n1313_s0 (
    .SUM(n1313_1_SUM),
    .COUT(n1313_3),
    .I0(pwm_pwm_area_timeout_area_counter[27]),
    .I1(\regs_data_regs_data_RAMREG_13_G[11]_16 ),
    .I3(GND),
    .CIN(n1312_3) 
);
defparam n1313_s0.ALU_MODE=3;
  ALU n1314_s0 (
    .SUM(n1314_1_SUM),
    .COUT(n1314_3),
    .I0(pwm_pwm_area_timeout_area_counter[28]),
    .I1(\regs_data_regs_data_RAMREG_13_G[12]_16 ),
    .I3(GND),
    .CIN(n1313_3) 
);
defparam n1314_s0.ALU_MODE=3;
  ALU n1315_s0 (
    .SUM(n1315_1_SUM),
    .COUT(n1315_3),
    .I0(pwm_pwm_area_timeout_area_counter[29]),
    .I1(\regs_data_regs_data_RAMREG_13_G[13]_16 ),
    .I3(GND),
    .CIN(n1314_3) 
);
defparam n1315_s0.ALU_MODE=3;
  ALU n1316_s0 (
    .SUM(n1316_1_SUM),
    .COUT(n1316_3),
    .I0(pwm_pwm_area_timeout_area_counter[30]),
    .I1(\regs_data_regs_data_RAMREG_13_G[14]_16 ),
    .I3(GND),
    .CIN(n1315_3) 
);
defparam n1316_s0.ALU_MODE=3;
  ALU n1317_s0 (
    .SUM(n1317_1_SUM),
    .COUT(n1317_3),
    .I0(pwm_pwm_area_timeout_area_counter[31]),
    .I1(\regs_data_regs_data_RAMREG_13_G[15]_16 ),
    .I3(GND),
    .CIN(n1316_3) 
);
defparam n1317_s0.ALU_MODE=3;
  ALU n1319_s0 (
    .SUM(n1319_1_SUM),
    .COUT(n1319_3),
    .I0(pwm_sub_pwms_0_counter[0]),
    .I1(\regs_data_regs_data_RAMREG_0_G[0]_16 ),
    .I3(GND),
    .CIN(GND) 
);
defparam n1319_s0.ALU_MODE=3;
  ALU n1320_s0 (
    .SUM(n1320_1_SUM),
    .COUT(n1320_3),
    .I0(pwm_sub_pwms_0_counter[1]),
    .I1(\regs_data_regs_data_RAMREG_0_G[1]_16 ),
    .I3(GND),
    .CIN(n1319_3) 
);
defparam n1320_s0.ALU_MODE=3;
  ALU n1321_s0 (
    .SUM(n1321_1_SUM),
    .COUT(n1321_3),
    .I0(pwm_sub_pwms_0_counter[2]),
    .I1(\regs_data_regs_data_RAMREG_0_G[2]_16 ),
    .I3(GND),
    .CIN(n1320_3) 
);
defparam n1321_s0.ALU_MODE=3;
  ALU n1322_s0 (
    .SUM(n1322_1_SUM),
    .COUT(n1322_3),
    .I0(pwm_sub_pwms_0_counter[3]),
    .I1(\regs_data_regs_data_RAMREG_0_G[3]_16 ),
    .I3(GND),
    .CIN(n1321_3) 
);
defparam n1322_s0.ALU_MODE=3;
  ALU n1323_s0 (
    .SUM(n1323_1_SUM),
    .COUT(n1323_3),
    .I0(pwm_sub_pwms_0_counter[4]),
    .I1(\regs_data_regs_data_RAMREG_0_G[4]_16 ),
    .I3(GND),
    .CIN(n1322_3) 
);
defparam n1323_s0.ALU_MODE=3;
  ALU n1324_s0 (
    .SUM(n1324_1_SUM),
    .COUT(n1324_3),
    .I0(pwm_sub_pwms_0_counter[5]),
    .I1(\regs_data_regs_data_RAMREG_0_G[5]_16 ),
    .I3(GND),
    .CIN(n1323_3) 
);
defparam n1324_s0.ALU_MODE=3;
  ALU n1325_s0 (
    .SUM(n1325_1_SUM),
    .COUT(n1325_3),
    .I0(pwm_sub_pwms_0_counter[6]),
    .I1(\regs_data_regs_data_RAMREG_0_G[6]_16 ),
    .I3(GND),
    .CIN(n1324_3) 
);
defparam n1325_s0.ALU_MODE=3;
  ALU n1326_s0 (
    .SUM(n1326_1_SUM),
    .COUT(n1326_3),
    .I0(pwm_sub_pwms_0_counter[7]),
    .I1(\regs_data_regs_data_RAMREG_0_G[7]_16 ),
    .I3(GND),
    .CIN(n1325_3) 
);
defparam n1326_s0.ALU_MODE=3;
  ALU n1327_s0 (
    .SUM(n1327_1_SUM),
    .COUT(n1327_3),
    .I0(pwm_sub_pwms_0_counter[8]),
    .I1(\regs_data_regs_data_RAMREG_0_G[8]_16 ),
    .I3(GND),
    .CIN(n1326_3) 
);
defparam n1327_s0.ALU_MODE=3;
  ALU n1328_s0 (
    .SUM(n1328_1_SUM),
    .COUT(n1328_3),
    .I0(pwm_sub_pwms_0_counter[9]),
    .I1(\regs_data_regs_data_RAMREG_0_G[9]_16 ),
    .I3(GND),
    .CIN(n1327_3) 
);
defparam n1328_s0.ALU_MODE=3;
  ALU n1329_s0 (
    .SUM(n1329_1_SUM),
    .COUT(n1329_3),
    .I0(pwm_sub_pwms_0_counter[10]),
    .I1(\regs_data_regs_data_RAMREG_0_G[10]_16 ),
    .I3(GND),
    .CIN(n1328_3) 
);
defparam n1329_s0.ALU_MODE=3;
  ALU n1330_s0 (
    .SUM(n1330_1_SUM),
    .COUT(n1330_3),
    .I0(pwm_sub_pwms_0_counter[11]),
    .I1(\regs_data_regs_data_RAMREG_0_G[11]_16 ),
    .I3(GND),
    .CIN(n1329_3) 
);
defparam n1330_s0.ALU_MODE=3;
  ALU n1331_s0 (
    .SUM(n1331_1_SUM),
    .COUT(n1331_3),
    .I0(pwm_sub_pwms_0_counter[12]),
    .I1(\regs_data_regs_data_RAMREG_0_G[12]_16 ),
    .I3(GND),
    .CIN(n1330_3) 
);
defparam n1331_s0.ALU_MODE=3;
  ALU n1332_s0 (
    .SUM(n1332_1_SUM),
    .COUT(n1332_3),
    .I0(pwm_sub_pwms_0_counter[13]),
    .I1(\regs_data_regs_data_RAMREG_0_G[13]_16 ),
    .I3(GND),
    .CIN(n1331_3) 
);
defparam n1332_s0.ALU_MODE=3;
  ALU n1333_s0 (
    .SUM(n1333_1_SUM),
    .COUT(n1333_3),
    .I0(pwm_sub_pwms_0_counter[14]),
    .I1(\regs_data_regs_data_RAMREG_0_G[14]_16 ),
    .I3(GND),
    .CIN(n1332_3) 
);
defparam n1333_s0.ALU_MODE=3;
  ALU n1334_s0 (
    .SUM(n1334_1_SUM),
    .COUT(n1334_3),
    .I0(pwm_sub_pwms_0_counter[15]),
    .I1(\regs_data_regs_data_RAMREG_0_G[15]_16 ),
    .I3(GND),
    .CIN(n1333_3) 
);
defparam n1334_s0.ALU_MODE=3;
  ALU n1336_s0 (
    .SUM(n1336_1_SUM),
    .COUT(n1336_3),
    .I0(pwm_sub_pwms_0_period_buf[0]),
    .I1(\regs_data_regs_data_RAMREG_0_G[0]_16 ),
    .I3(GND),
    .CIN(GND) 
);
defparam n1336_s0.ALU_MODE=3;
  ALU n1337_s0 (
    .SUM(n1337_1_SUM),
    .COUT(n1337_3),
    .I0(pwm_sub_pwms_0_period_buf[1]),
    .I1(\regs_data_regs_data_RAMREG_0_G[1]_16 ),
    .I3(GND),
    .CIN(n1336_3) 
);
defparam n1337_s0.ALU_MODE=3;
  ALU n1338_s0 (
    .SUM(n1338_1_SUM),
    .COUT(n1338_3),
    .I0(pwm_sub_pwms_0_period_buf[2]),
    .I1(\regs_data_regs_data_RAMREG_0_G[2]_16 ),
    .I3(GND),
    .CIN(n1337_3) 
);
defparam n1338_s0.ALU_MODE=3;
  ALU n1339_s0 (
    .SUM(n1339_1_SUM),
    .COUT(n1339_3),
    .I0(pwm_sub_pwms_0_period_buf[3]),
    .I1(\regs_data_regs_data_RAMREG_0_G[3]_16 ),
    .I3(GND),
    .CIN(n1338_3) 
);
defparam n1339_s0.ALU_MODE=3;
  ALU n1340_s0 (
    .SUM(n1340_1_SUM),
    .COUT(n1340_3),
    .I0(pwm_sub_pwms_0_period_buf[4]),
    .I1(\regs_data_regs_data_RAMREG_0_G[4]_16 ),
    .I3(GND),
    .CIN(n1339_3) 
);
defparam n1340_s0.ALU_MODE=3;
  ALU n1341_s0 (
    .SUM(n1341_1_SUM),
    .COUT(n1341_3),
    .I0(pwm_sub_pwms_0_period_buf[5]),
    .I1(\regs_data_regs_data_RAMREG_0_G[5]_16 ),
    .I3(GND),
    .CIN(n1340_3) 
);
defparam n1341_s0.ALU_MODE=3;
  ALU n1342_s0 (
    .SUM(n1342_1_SUM),
    .COUT(n1342_3),
    .I0(pwm_sub_pwms_0_period_buf[6]),
    .I1(\regs_data_regs_data_RAMREG_0_G[6]_16 ),
    .I3(GND),
    .CIN(n1341_3) 
);
defparam n1342_s0.ALU_MODE=3;
  ALU n1343_s0 (
    .SUM(n1343_1_SUM),
    .COUT(n1343_3),
    .I0(pwm_sub_pwms_0_period_buf[7]),
    .I1(\regs_data_regs_data_RAMREG_0_G[7]_16 ),
    .I3(GND),
    .CIN(n1342_3) 
);
defparam n1343_s0.ALU_MODE=3;
  ALU n1344_s0 (
    .SUM(n1344_1_SUM),
    .COUT(n1344_3),
    .I0(pwm_sub_pwms_0_period_buf[8]),
    .I1(\regs_data_regs_data_RAMREG_0_G[8]_16 ),
    .I3(GND),
    .CIN(n1343_3) 
);
defparam n1344_s0.ALU_MODE=3;
  ALU n1345_s0 (
    .SUM(n1345_1_SUM),
    .COUT(n1345_3),
    .I0(pwm_sub_pwms_0_period_buf[9]),
    .I1(\regs_data_regs_data_RAMREG_0_G[9]_16 ),
    .I3(GND),
    .CIN(n1344_3) 
);
defparam n1345_s0.ALU_MODE=3;
  ALU n1346_s0 (
    .SUM(n1346_1_SUM),
    .COUT(n1346_3),
    .I0(pwm_sub_pwms_0_period_buf[10]),
    .I1(\regs_data_regs_data_RAMREG_0_G[10]_16 ),
    .I3(GND),
    .CIN(n1345_3) 
);
defparam n1346_s0.ALU_MODE=3;
  ALU n1347_s0 (
    .SUM(n1347_1_SUM),
    .COUT(n1347_3),
    .I0(pwm_sub_pwms_0_period_buf[11]),
    .I1(\regs_data_regs_data_RAMREG_0_G[11]_16 ),
    .I3(GND),
    .CIN(n1346_3) 
);
defparam n1347_s0.ALU_MODE=3;
  ALU n1348_s0 (
    .SUM(n1348_1_SUM),
    .COUT(n1348_3),
    .I0(pwm_sub_pwms_0_period_buf[12]),
    .I1(\regs_data_regs_data_RAMREG_0_G[12]_16 ),
    .I3(GND),
    .CIN(n1347_3) 
);
defparam n1348_s0.ALU_MODE=3;
  ALU n1349_s0 (
    .SUM(n1349_1_SUM),
    .COUT(n1349_3),
    .I0(pwm_sub_pwms_0_period_buf[13]),
    .I1(\regs_data_regs_data_RAMREG_0_G[13]_16 ),
    .I3(GND),
    .CIN(n1348_3) 
);
defparam n1349_s0.ALU_MODE=3;
  ALU n1350_s0 (
    .SUM(n1350_1_SUM),
    .COUT(n1350_3),
    .I0(pwm_sub_pwms_0_period_buf[14]),
    .I1(\regs_data_regs_data_RAMREG_0_G[14]_16 ),
    .I3(GND),
    .CIN(n1349_3) 
);
defparam n1350_s0.ALU_MODE=3;
  ALU n1351_s0 (
    .SUM(n1351_1_SUM),
    .COUT(n1352_2),
    .I0(pwm_sub_pwms_0_period_buf[15]),
    .I1(\regs_data_regs_data_RAMREG_0_G[15]_16 ),
    .I3(GND),
    .CIN(n1350_3) 
);
defparam n1351_s0.ALU_MODE=3;
  ALU n1354_s0 (
    .SUM(n1354_1_SUM),
    .COUT(n1354_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[0]),
    .I1(\regs_data_regs_data_RAMREG_10_G[0]_16 ),
    .I3(GND),
    .CIN(GND) 
);
defparam n1354_s0.ALU_MODE=3;
  ALU n1355_s0 (
    .SUM(n1355_1_SUM),
    .COUT(n1355_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[1]),
    .I1(\regs_data_regs_data_RAMREG_10_G[1]_16 ),
    .I3(GND),
    .CIN(n1354_3) 
);
defparam n1355_s0.ALU_MODE=3;
  ALU n1356_s0 (
    .SUM(n1356_1_SUM),
    .COUT(n1356_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[2]),
    .I1(\regs_data_regs_data_RAMREG_10_G[2]_16 ),
    .I3(GND),
    .CIN(n1355_3) 
);
defparam n1356_s0.ALU_MODE=3;
  ALU n1357_s0 (
    .SUM(n1357_1_SUM),
    .COUT(n1357_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[3]),
    .I1(\regs_data_regs_data_RAMREG_10_G[3]_16 ),
    .I3(GND),
    .CIN(n1356_3) 
);
defparam n1357_s0.ALU_MODE=3;
  ALU n1358_s0 (
    .SUM(n1358_1_SUM),
    .COUT(n1358_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[4]),
    .I1(\regs_data_regs_data_RAMREG_10_G[4]_16 ),
    .I3(GND),
    .CIN(n1357_3) 
);
defparam n1358_s0.ALU_MODE=3;
  ALU n1359_s0 (
    .SUM(n1359_1_SUM),
    .COUT(n1359_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[5]),
    .I1(\regs_data_regs_data_RAMREG_10_G[5]_16 ),
    .I3(GND),
    .CIN(n1358_3) 
);
defparam n1359_s0.ALU_MODE=3;
  ALU n1360_s0 (
    .SUM(n1360_1_SUM),
    .COUT(n1360_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[6]),
    .I1(\regs_data_regs_data_RAMREG_10_G[6]_16 ),
    .I3(GND),
    .CIN(n1359_3) 
);
defparam n1360_s0.ALU_MODE=3;
  ALU n1361_s0 (
    .SUM(n1361_1_SUM),
    .COUT(n1361_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[7]),
    .I1(\regs_data_regs_data_RAMREG_10_G[7]_16 ),
    .I3(GND),
    .CIN(n1360_3) 
);
defparam n1361_s0.ALU_MODE=3;
  ALU n1362_s0 (
    .SUM(n1362_1_SUM),
    .COUT(n1362_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[8]),
    .I1(\regs_data_regs_data_RAMREG_10_G[8]_16 ),
    .I3(GND),
    .CIN(n1361_3) 
);
defparam n1362_s0.ALU_MODE=3;
  ALU n1363_s0 (
    .SUM(n1363_1_SUM),
    .COUT(n1363_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[9]),
    .I1(\regs_data_regs_data_RAMREG_10_G[9]_16 ),
    .I3(GND),
    .CIN(n1362_3) 
);
defparam n1363_s0.ALU_MODE=3;
  ALU n1364_s0 (
    .SUM(n1364_1_SUM),
    .COUT(n1364_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[10]),
    .I1(\regs_data_regs_data_RAMREG_10_G[10]_16 ),
    .I3(GND),
    .CIN(n1363_3) 
);
defparam n1364_s0.ALU_MODE=3;
  ALU n1365_s0 (
    .SUM(n1365_1_SUM),
    .COUT(n1365_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[11]),
    .I1(\regs_data_regs_data_RAMREG_10_G[11]_16 ),
    .I3(GND),
    .CIN(n1364_3) 
);
defparam n1365_s0.ALU_MODE=3;
  ALU n1366_s0 (
    .SUM(n1366_1_SUM),
    .COUT(n1366_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[12]),
    .I1(\regs_data_regs_data_RAMREG_10_G[12]_16 ),
    .I3(GND),
    .CIN(n1365_3) 
);
defparam n1366_s0.ALU_MODE=3;
  ALU n1367_s0 (
    .SUM(n1367_1_SUM),
    .COUT(n1367_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[13]),
    .I1(\regs_data_regs_data_RAMREG_10_G[13]_16 ),
    .I3(GND),
    .CIN(n1366_3) 
);
defparam n1367_s0.ALU_MODE=3;
  ALU n1368_s0 (
    .SUM(n1368_1_SUM),
    .COUT(n1368_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[14]),
    .I1(\regs_data_regs_data_RAMREG_10_G[14]_16 ),
    .I3(GND),
    .CIN(n1367_3) 
);
defparam n1368_s0.ALU_MODE=3;
  ALU n1369_s0 (
    .SUM(n1369_1_SUM),
    .COUT(n1369_3),
    .I0(_zz_pwm_pwm_area_channels_0_counter_map[15]),
    .I1(\regs_data_regs_data_RAMREG_10_G[15]_16 ),
    .I3(GND),
    .CIN(n1368_3) 
);
defparam n1369_s0.ALU_MODE=3;
  ALU n1371_s0 (
    .SUM(n1371_1_SUM),
    .COUT(n1371_3),
    .I0(_zz_when_PWM_l17_1[0]),
    .I1(\regs_data_regs_data_RAMREG_10_G[0]_16 ),
    .I3(GND),
    .CIN(GND) 
);
defparam n1371_s0.ALU_MODE=3;
  ALU n1372_s0 (
    .SUM(n1372_1_SUM),
    .COUT(n1372_3),
    .I0(_zz_when_PWM_l17_1[1]),
    .I1(\regs_data_regs_data_RAMREG_10_G[1]_16 ),
    .I3(GND),
    .CIN(n1371_3) 
);
defparam n1372_s0.ALU_MODE=3;
  ALU n1373_s0 (
    .SUM(n1373_1_SUM),
    .COUT(n1373_3),
    .I0(_zz_when_PWM_l17_1[2]),
    .I1(\regs_data_regs_data_RAMREG_10_G[2]_16 ),
    .I3(GND),
    .CIN(n1372_3) 
);
defparam n1373_s0.ALU_MODE=3;
  ALU n1374_s0 (
    .SUM(n1374_1_SUM),
    .COUT(n1374_3),
    .I0(_zz_when_PWM_l17_1[3]),
    .I1(\regs_data_regs_data_RAMREG_10_G[3]_16 ),
    .I3(GND),
    .CIN(n1373_3) 
);
defparam n1374_s0.ALU_MODE=3;
  ALU n1375_s0 (
    .SUM(n1375_1_SUM),
    .COUT(n1375_3),
    .I0(_zz_when_PWM_l17_1[4]),
    .I1(\regs_data_regs_data_RAMREG_10_G[4]_16 ),
    .I3(GND),
    .CIN(n1374_3) 
);
defparam n1375_s0.ALU_MODE=3;
  ALU n1376_s0 (
    .SUM(n1376_1_SUM),
    .COUT(n1376_3),
    .I0(_zz_when_PWM_l17_1[5]),
    .I1(\regs_data_regs_data_RAMREG_10_G[5]_16 ),
    .I3(GND),
    .CIN(n1375_3) 
);
defparam n1376_s0.ALU_MODE=3;
  ALU n1377_s0 (
    .SUM(n1377_1_SUM),
    .COUT(n1377_3),
    .I0(_zz_when_PWM_l17_1[6]),
    .I1(\regs_data_regs_data_RAMREG_10_G[6]_16 ),
    .I3(GND),
    .CIN(n1376_3) 
);
defparam n1377_s0.ALU_MODE=3;
  ALU n1378_s0 (
    .SUM(n1378_1_SUM),
    .COUT(n1378_3),
    .I0(_zz_when_PWM_l17_1[7]),
    .I1(\regs_data_regs_data_RAMREG_10_G[7]_16 ),
    .I3(GND),
    .CIN(n1377_3) 
);
defparam n1378_s0.ALU_MODE=3;
  ALU n1379_s0 (
    .SUM(n1379_1_SUM),
    .COUT(n1379_3),
    .I0(_zz_when_PWM_l17_1[8]),
    .I1(\regs_data_regs_data_RAMREG_10_G[8]_16 ),
    .I3(GND),
    .CIN(n1378_3) 
);
defparam n1379_s0.ALU_MODE=3;
  ALU n1380_s0 (
    .SUM(n1380_1_SUM),
    .COUT(n1380_3),
    .I0(_zz_when_PWM_l17_1[9]),
    .I1(\regs_data_regs_data_RAMREG_10_G[9]_16 ),
    .I3(GND),
    .CIN(n1379_3) 
);
defparam n1380_s0.ALU_MODE=3;
  ALU n1381_s0 (
    .SUM(n1381_1_SUM),
    .COUT(n1381_3),
    .I0(_zz_when_PWM_l17_1[10]),
    .I1(\regs_data_regs_data_RAMREG_10_G[10]_16 ),
    .I3(GND),
    .CIN(n1380_3) 
);
defparam n1381_s0.ALU_MODE=3;
  ALU n1382_s0 (
    .SUM(n1382_1_SUM),
    .COUT(n1382_3),
    .I0(_zz_when_PWM_l17_1[11]),
    .I1(\regs_data_regs_data_RAMREG_10_G[11]_16 ),
    .I3(GND),
    .CIN(n1381_3) 
);
defparam n1382_s0.ALU_MODE=3;
  ALU n1383_s0 (
    .SUM(n1383_1_SUM),
    .COUT(n1383_3),
    .I0(_zz_when_PWM_l17_1[12]),
    .I1(\regs_data_regs_data_RAMREG_10_G[12]_16 ),
    .I3(GND),
    .CIN(n1382_3) 
);
defparam n1383_s0.ALU_MODE=3;
  ALU n1384_s0 (
    .SUM(n1384_1_SUM),
    .COUT(n1384_3),
    .I0(_zz_when_PWM_l17_1[13]),
    .I1(\regs_data_regs_data_RAMREG_10_G[13]_16 ),
    .I3(GND),
    .CIN(n1383_3) 
);
defparam n1384_s0.ALU_MODE=3;
  ALU n1385_s0 (
    .SUM(n1385_1_SUM),
    .COUT(n1385_3),
    .I0(_zz_when_PWM_l17_1[14]),
    .I1(\regs_data_regs_data_RAMREG_10_G[14]_16 ),
    .I3(GND),
    .CIN(n1384_3) 
);
defparam n1385_s0.ALU_MODE=3;
  ALU n1386_s0 (
    .SUM(n1386_1_SUM),
    .COUT(n1387_2),
    .I0(_zz_when_PWM_l17_1[15]),
    .I1(\regs_data_regs_data_RAMREG_10_G[15]_16 ),
    .I3(GND),
    .CIN(n1385_3) 
);
defparam n1386_s0.ALU_MODE=3;
  MUX2_LUT5 \regs_data_RAMOUT_0_G[0]_s18  (
    .O(\regs_data_RAMOUT_7_G[3]_153 ),
    .I0(\regs_data_RAMOUT_7_G[3]_144 ),
    .I1(\regs_data_RAMOUT_7_G[3]_145 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_0_G[0]_s19  (
    .O(\regs_data_RAMOUT_7_G[3]_155 ),
    .I0(\regs_data_RAMOUT_7_G[3]_146 ),
    .I1(\regs_data_RAMOUT_7_G[3]_147 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_0_G[0]_s20  (
    .O(\regs_data_RAMOUT_7_G[3]_157 ),
    .I0(\regs_data_RAMOUT_7_G[3]_148 ),
    .I1(\regs_data_RAMOUT_7_G[3]_149 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_0_G[0]_s21  (
    .O(\regs_data_RAMOUT_7_G[3]_159 ),
    .I0(\regs_data_RAMOUT_7_G[3]_150 ),
    .I1(\regs_data_RAMOUT_7_G[3]_165 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_15_G[0]_s18  (
    .O(\regs_data_RAMOUT_22_G[3]_137 ),
    .I0(\regs_data_RAMOUT_22_G[3]_128 ),
    .I1(\regs_data_RAMOUT_22_G[3]_129 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_15_G[0]_s19  (
    .O(\regs_data_RAMOUT_22_G[3]_139 ),
    .I0(\regs_data_RAMOUT_22_G[3]_130 ),
    .I1(\regs_data_RAMOUT_22_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_15_G[0]_s20  (
    .O(\regs_data_RAMOUT_22_G[3]_141 ),
    .I0(\regs_data_RAMOUT_22_G[3]_132 ),
    .I1(\regs_data_RAMOUT_22_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_15_G[0]_s21  (
    .O(\regs_data_RAMOUT_22_G[3]_143 ),
    .I0(\regs_data_RAMOUT_22_G[3]_134 ),
    .I1(\regs_data_RAMOUT_22_G[3]_149 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_30_G[0]_s18  (
    .O(\regs_data_RAMOUT_37_G[3]_137 ),
    .I0(\regs_data_RAMOUT_37_G[3]_128 ),
    .I1(\regs_data_RAMOUT_37_G[3]_129 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_30_G[0]_s19  (
    .O(\regs_data_RAMOUT_37_G[3]_139 ),
    .I0(\regs_data_RAMOUT_37_G[3]_130 ),
    .I1(\regs_data_RAMOUT_37_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_30_G[0]_s20  (
    .O(\regs_data_RAMOUT_37_G[3]_141 ),
    .I0(\regs_data_RAMOUT_37_G[3]_132 ),
    .I1(\regs_data_RAMOUT_37_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_30_G[0]_s21  (
    .O(\regs_data_RAMOUT_37_G[3]_143 ),
    .I0(\regs_data_RAMOUT_37_G[3]_134 ),
    .I1(\regs_data_RAMOUT_37_G[3]_149 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_45_G[0]_s18  (
    .O(\regs_data_RAMOUT_52_G[3]_137 ),
    .I0(\regs_data_RAMOUT_52_G[3]_128 ),
    .I1(\regs_data_RAMOUT_52_G[3]_129 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_45_G[0]_s19  (
    .O(\regs_data_RAMOUT_52_G[3]_139 ),
    .I0(\regs_data_RAMOUT_52_G[3]_130 ),
    .I1(\regs_data_RAMOUT_52_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_45_G[0]_s20  (
    .O(\regs_data_RAMOUT_52_G[3]_141 ),
    .I0(\regs_data_RAMOUT_52_G[3]_132 ),
    .I1(\regs_data_RAMOUT_52_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_45_G[0]_s21  (
    .O(\regs_data_RAMOUT_52_G[3]_143 ),
    .I0(\regs_data_RAMOUT_52_G[3]_134 ),
    .I1(\regs_data_RAMOUT_52_G[3]_149 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_60_G[0]_s18  (
    .O(\regs_data_RAMOUT_67_G[3]_137 ),
    .I0(\regs_data_RAMOUT_67_G[3]_128 ),
    .I1(\regs_data_RAMOUT_67_G[3]_129 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_60_G[0]_s19  (
    .O(\regs_data_RAMOUT_67_G[3]_139 ),
    .I0(\regs_data_RAMOUT_67_G[3]_130 ),
    .I1(\regs_data_RAMOUT_67_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_60_G[0]_s20  (
    .O(\regs_data_RAMOUT_67_G[3]_141 ),
    .I0(\regs_data_RAMOUT_67_G[3]_132 ),
    .I1(\regs_data_RAMOUT_67_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_60_G[0]_s21  (
    .O(\regs_data_RAMOUT_67_G[3]_143 ),
    .I0(\regs_data_RAMOUT_67_G[3]_134 ),
    .I1(\regs_data_RAMOUT_67_G[3]_149 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_75_G[0]_s18  (
    .O(\regs_data_RAMOUT_82_G[3]_121 ),
    .I0(\regs_data_RAMOUT_82_G[3]_112 ),
    .I1(\regs_data_RAMOUT_82_G[3]_113 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_75_G[0]_s19  (
    .O(\regs_data_RAMOUT_82_G[3]_123 ),
    .I0(\regs_data_RAMOUT_82_G[3]_114 ),
    .I1(\regs_data_RAMOUT_82_G[3]_115 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_75_G[0]_s20  (
    .O(\regs_data_RAMOUT_82_G[3]_125 ),
    .I0(\regs_data_RAMOUT_82_G[3]_116 ),
    .I1(\regs_data_RAMOUT_82_G[3]_117 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_75_G[0]_s21  (
    .O(\regs_data_RAMOUT_82_G[3]_127 ),
    .I0(\regs_data_RAMOUT_82_G[3]_118 ),
    .I1(\regs_data_RAMOUT_82_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_90_G[0]_s18  (
    .O(\regs_data_RAMOUT_97_G[3]_121 ),
    .I0(\regs_data_RAMOUT_97_G[3]_112 ),
    .I1(\regs_data_RAMOUT_97_G[3]_113 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_90_G[0]_s19  (
    .O(\regs_data_RAMOUT_97_G[3]_123 ),
    .I0(\regs_data_RAMOUT_97_G[3]_114 ),
    .I1(\regs_data_RAMOUT_97_G[3]_115 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_90_G[0]_s20  (
    .O(\regs_data_RAMOUT_97_G[3]_125 ),
    .I0(\regs_data_RAMOUT_97_G[3]_116 ),
    .I1(\regs_data_RAMOUT_97_G[3]_117 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_90_G[0]_s21  (
    .O(\regs_data_RAMOUT_97_G[3]_127 ),
    .I0(\regs_data_RAMOUT_97_G[3]_118 ),
    .I1(\regs_data_RAMOUT_97_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_105_G[0]_s18  (
    .O(\regs_data_RAMOUT_112_G[3]_121 ),
    .I0(\regs_data_RAMOUT_112_G[3]_112 ),
    .I1(\regs_data_RAMOUT_112_G[3]_113 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_105_G[0]_s19  (
    .O(\regs_data_RAMOUT_112_G[3]_123 ),
    .I0(\regs_data_RAMOUT_112_G[3]_114 ),
    .I1(\regs_data_RAMOUT_112_G[3]_115 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_105_G[0]_s20  (
    .O(\regs_data_RAMOUT_112_G[3]_125 ),
    .I0(\regs_data_RAMOUT_112_G[3]_116 ),
    .I1(\regs_data_RAMOUT_112_G[3]_117 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_105_G[0]_s21  (
    .O(\regs_data_RAMOUT_112_G[3]_127 ),
    .I0(\regs_data_RAMOUT_112_G[3]_118 ),
    .I1(\regs_data_RAMOUT_112_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_120_G[0]_s18  (
    .O(\regs_data_RAMOUT_127_G[3]_121 ),
    .I0(\regs_data_RAMOUT_127_G[3]_112 ),
    .I1(\regs_data_RAMOUT_127_G[3]_113 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_120_G[0]_s19  (
    .O(\regs_data_RAMOUT_127_G[3]_123 ),
    .I0(\regs_data_RAMOUT_127_G[3]_114 ),
    .I1(\regs_data_RAMOUT_127_G[3]_115 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_120_G[0]_s20  (
    .O(\regs_data_RAMOUT_127_G[3]_125 ),
    .I0(\regs_data_RAMOUT_127_G[3]_116 ),
    .I1(\regs_data_RAMOUT_127_G[3]_117 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_120_G[0]_s21  (
    .O(\regs_data_RAMOUT_127_G[3]_127 ),
    .I0(\regs_data_RAMOUT_127_G[3]_118 ),
    .I1(\regs_data_RAMOUT_127_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_135_G[0]_s18  (
    .O(\regs_data_RAMOUT_142_G[3]_121 ),
    .I0(\regs_data_RAMOUT_142_G[3]_112 ),
    .I1(\regs_data_RAMOUT_142_G[3]_113 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_135_G[0]_s19  (
    .O(\regs_data_RAMOUT_142_G[3]_123 ),
    .I0(\regs_data_RAMOUT_142_G[3]_114 ),
    .I1(\regs_data_RAMOUT_142_G[3]_115 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_135_G[0]_s20  (
    .O(\regs_data_RAMOUT_142_G[3]_125 ),
    .I0(\regs_data_RAMOUT_142_G[3]_116 ),
    .I1(\regs_data_RAMOUT_142_G[3]_117 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_135_G[0]_s21  (
    .O(\regs_data_RAMOUT_142_G[3]_127 ),
    .I0(\regs_data_RAMOUT_142_G[3]_118 ),
    .I1(\regs_data_RAMOUT_142_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_150_G[0]_s18  (
    .O(\regs_data_RAMOUT_157_G[3]_121 ),
    .I0(\regs_data_RAMOUT_157_G[3]_112 ),
    .I1(\regs_data_RAMOUT_157_G[3]_113 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_150_G[0]_s19  (
    .O(\regs_data_RAMOUT_157_G[3]_123 ),
    .I0(\regs_data_RAMOUT_157_G[3]_114 ),
    .I1(\regs_data_RAMOUT_157_G[3]_115 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_150_G[0]_s20  (
    .O(\regs_data_RAMOUT_157_G[3]_125 ),
    .I0(\regs_data_RAMOUT_157_G[3]_116 ),
    .I1(\regs_data_RAMOUT_157_G[3]_117 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_150_G[0]_s21  (
    .O(\regs_data_RAMOUT_157_G[3]_127 ),
    .I0(\regs_data_RAMOUT_157_G[3]_118 ),
    .I1(\regs_data_RAMOUT_157_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_165_G[0]_s18  (
    .O(\regs_data_RAMOUT_172_G[3]_121 ),
    .I0(\regs_data_RAMOUT_172_G[3]_112 ),
    .I1(\regs_data_RAMOUT_172_G[3]_113 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_165_G[0]_s19  (
    .O(\regs_data_RAMOUT_172_G[3]_123 ),
    .I0(\regs_data_RAMOUT_172_G[3]_114 ),
    .I1(\regs_data_RAMOUT_172_G[3]_115 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_165_G[0]_s20  (
    .O(\regs_data_RAMOUT_172_G[3]_125 ),
    .I0(\regs_data_RAMOUT_172_G[3]_116 ),
    .I1(\regs_data_RAMOUT_172_G[3]_117 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_165_G[0]_s21  (
    .O(\regs_data_RAMOUT_172_G[3]_127 ),
    .I0(\regs_data_RAMOUT_172_G[3]_118 ),
    .I1(\regs_data_RAMOUT_172_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_180_G[0]_s18  (
    .O(\regs_data_RAMOUT_187_G[3]_121 ),
    .I0(\regs_data_RAMOUT_187_G[3]_112 ),
    .I1(\regs_data_RAMOUT_187_G[3]_113 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_180_G[0]_s19  (
    .O(\regs_data_RAMOUT_187_G[3]_123 ),
    .I0(\regs_data_RAMOUT_187_G[3]_114 ),
    .I1(\regs_data_RAMOUT_187_G[3]_115 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_180_G[0]_s20  (
    .O(\regs_data_RAMOUT_187_G[3]_125 ),
    .I0(\regs_data_RAMOUT_187_G[3]_116 ),
    .I1(\regs_data_RAMOUT_187_G[3]_117 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_180_G[0]_s21  (
    .O(\regs_data_RAMOUT_187_G[3]_127 ),
    .I0(\regs_data_RAMOUT_187_G[3]_118 ),
    .I1(\regs_data_RAMOUT_187_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_195_G[0]_s18  (
    .O(\regs_data_RAMOUT_202_G[3]_121 ),
    .I0(\regs_data_RAMOUT_202_G[3]_112 ),
    .I1(\regs_data_RAMOUT_202_G[3]_113 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_195_G[0]_s19  (
    .O(\regs_data_RAMOUT_202_G[3]_123 ),
    .I0(\regs_data_RAMOUT_202_G[3]_114 ),
    .I1(\regs_data_RAMOUT_202_G[3]_115 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_195_G[0]_s20  (
    .O(\regs_data_RAMOUT_202_G[3]_125 ),
    .I0(\regs_data_RAMOUT_202_G[3]_116 ),
    .I1(\regs_data_RAMOUT_202_G[3]_117 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_195_G[0]_s21  (
    .O(\regs_data_RAMOUT_202_G[3]_127 ),
    .I0(\regs_data_RAMOUT_202_G[3]_118 ),
    .I1(\regs_data_RAMOUT_202_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_210_G[0]_s18  (
    .O(\regs_data_RAMOUT_217_G[3]_137 ),
    .I0(\regs_data_RAMOUT_217_G[3]_128 ),
    .I1(\regs_data_RAMOUT_217_G[3]_129 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_210_G[0]_s19  (
    .O(\regs_data_RAMOUT_217_G[3]_139 ),
    .I0(\regs_data_RAMOUT_217_G[3]_130 ),
    .I1(\regs_data_RAMOUT_217_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_210_G[0]_s20  (
    .O(\regs_data_RAMOUT_217_G[3]_141 ),
    .I0(\regs_data_RAMOUT_217_G[3]_132 ),
    .I1(\regs_data_RAMOUT_217_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_210_G[0]_s21  (
    .O(\regs_data_RAMOUT_217_G[3]_143 ),
    .I0(\regs_data_RAMOUT_217_G[3]_134 ),
    .I1(\regs_data_RAMOUT_217_G[3]_149 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_225_G[0]_s18  (
    .O(\regs_data_RAMOUT_232_G[3]_137 ),
    .I0(\regs_data_RAMOUT_232_G[3]_128 ),
    .I1(\regs_data_RAMOUT_232_G[3]_129 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_225_G[0]_s19  (
    .O(\regs_data_RAMOUT_232_G[3]_139 ),
    .I0(\regs_data_RAMOUT_232_G[3]_130 ),
    .I1(\regs_data_RAMOUT_232_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_225_G[0]_s20  (
    .O(\regs_data_RAMOUT_232_G[3]_141 ),
    .I0(\regs_data_RAMOUT_232_G[3]_132 ),
    .I1(\regs_data_RAMOUT_232_G[3]_133 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT5 \regs_data_RAMOUT_225_G[0]_s21  (
    .O(\regs_data_RAMOUT_232_G[3]_143 ),
    .I0(\regs_data_RAMOUT_232_G[3]_134 ),
    .I1(\regs_data_RAMOUT_232_G[3]_149 ),
    .S0(_zz_apb_m_PWDATA_1[2]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_0_G[0]_s16  (
    .O(\regs_data_RAMOUT_7_G[3]_161 ),
    .I0(\regs_data_RAMOUT_7_G[3]_153 ),
    .I1(\regs_data_RAMOUT_7_G[3]_155 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_0_G[0]_s17  (
    .O(\regs_data_RAMOUT_7_G[3]_163 ),
    .I0(\regs_data_RAMOUT_7_G[3]_157 ),
    .I1(\regs_data_RAMOUT_7_G[3]_159 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_15_G[0]_s16  (
    .O(\regs_data_RAMOUT_22_G[3]_145 ),
    .I0(\regs_data_RAMOUT_22_G[3]_137 ),
    .I1(\regs_data_RAMOUT_22_G[3]_139 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_15_G[0]_s17  (
    .O(\regs_data_RAMOUT_22_G[3]_147 ),
    .I0(\regs_data_RAMOUT_22_G[3]_141 ),
    .I1(\regs_data_RAMOUT_22_G[3]_143 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_30_G[0]_s16  (
    .O(\regs_data_RAMOUT_37_G[3]_145 ),
    .I0(\regs_data_RAMOUT_37_G[3]_137 ),
    .I1(\regs_data_RAMOUT_37_G[3]_139 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_30_G[0]_s17  (
    .O(\regs_data_RAMOUT_37_G[3]_147 ),
    .I0(\regs_data_RAMOUT_37_G[3]_141 ),
    .I1(\regs_data_RAMOUT_37_G[3]_143 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_45_G[0]_s16  (
    .O(\regs_data_RAMOUT_52_G[3]_145 ),
    .I0(\regs_data_RAMOUT_52_G[3]_137 ),
    .I1(\regs_data_RAMOUT_52_G[3]_139 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_45_G[0]_s17  (
    .O(\regs_data_RAMOUT_52_G[3]_147 ),
    .I0(\regs_data_RAMOUT_52_G[3]_141 ),
    .I1(\regs_data_RAMOUT_52_G[3]_143 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_60_G[0]_s16  (
    .O(\regs_data_RAMOUT_67_G[3]_145 ),
    .I0(\regs_data_RAMOUT_67_G[3]_137 ),
    .I1(\regs_data_RAMOUT_67_G[3]_139 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_60_G[0]_s17  (
    .O(\regs_data_RAMOUT_67_G[3]_147 ),
    .I0(\regs_data_RAMOUT_67_G[3]_141 ),
    .I1(\regs_data_RAMOUT_67_G[3]_143 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_75_G[0]_s16  (
    .O(\regs_data_RAMOUT_82_G[3]_129 ),
    .I0(\regs_data_RAMOUT_82_G[3]_121 ),
    .I1(\regs_data_RAMOUT_82_G[3]_123 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_75_G[0]_s17  (
    .O(\regs_data_RAMOUT_82_G[3]_131 ),
    .I0(\regs_data_RAMOUT_82_G[3]_125 ),
    .I1(\regs_data_RAMOUT_82_G[3]_127 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_90_G[0]_s16  (
    .O(\regs_data_RAMOUT_97_G[3]_129 ),
    .I0(\regs_data_RAMOUT_97_G[3]_121 ),
    .I1(\regs_data_RAMOUT_97_G[3]_123 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_90_G[0]_s17  (
    .O(\regs_data_RAMOUT_97_G[3]_131 ),
    .I0(\regs_data_RAMOUT_97_G[3]_125 ),
    .I1(\regs_data_RAMOUT_97_G[3]_127 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_105_G[0]_s16  (
    .O(\regs_data_RAMOUT_112_G[3]_129 ),
    .I0(\regs_data_RAMOUT_112_G[3]_121 ),
    .I1(\regs_data_RAMOUT_112_G[3]_123 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_105_G[0]_s17  (
    .O(\regs_data_RAMOUT_112_G[3]_131 ),
    .I0(\regs_data_RAMOUT_112_G[3]_125 ),
    .I1(\regs_data_RAMOUT_112_G[3]_127 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_120_G[0]_s16  (
    .O(\regs_data_RAMOUT_127_G[3]_129 ),
    .I0(\regs_data_RAMOUT_127_G[3]_121 ),
    .I1(\regs_data_RAMOUT_127_G[3]_123 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_120_G[0]_s17  (
    .O(\regs_data_RAMOUT_127_G[3]_131 ),
    .I0(\regs_data_RAMOUT_127_G[3]_125 ),
    .I1(\regs_data_RAMOUT_127_G[3]_127 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_135_G[0]_s16  (
    .O(\regs_data_RAMOUT_142_G[3]_129 ),
    .I0(\regs_data_RAMOUT_142_G[3]_121 ),
    .I1(\regs_data_RAMOUT_142_G[3]_123 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_135_G[0]_s17  (
    .O(\regs_data_RAMOUT_142_G[3]_131 ),
    .I0(\regs_data_RAMOUT_142_G[3]_125 ),
    .I1(\regs_data_RAMOUT_142_G[3]_127 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_150_G[0]_s16  (
    .O(\regs_data_RAMOUT_157_G[3]_129 ),
    .I0(\regs_data_RAMOUT_157_G[3]_121 ),
    .I1(\regs_data_RAMOUT_157_G[3]_123 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_150_G[0]_s17  (
    .O(\regs_data_RAMOUT_157_G[3]_131 ),
    .I0(\regs_data_RAMOUT_157_G[3]_125 ),
    .I1(\regs_data_RAMOUT_157_G[3]_127 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_165_G[0]_s16  (
    .O(\regs_data_RAMOUT_172_G[3]_129 ),
    .I0(\regs_data_RAMOUT_172_G[3]_121 ),
    .I1(\regs_data_RAMOUT_172_G[3]_123 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_165_G[0]_s17  (
    .O(\regs_data_RAMOUT_172_G[3]_131 ),
    .I0(\regs_data_RAMOUT_172_G[3]_125 ),
    .I1(\regs_data_RAMOUT_172_G[3]_127 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_180_G[0]_s16  (
    .O(\regs_data_RAMOUT_187_G[3]_129 ),
    .I0(\regs_data_RAMOUT_187_G[3]_121 ),
    .I1(\regs_data_RAMOUT_187_G[3]_123 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_180_G[0]_s17  (
    .O(\regs_data_RAMOUT_187_G[3]_131 ),
    .I0(\regs_data_RAMOUT_187_G[3]_125 ),
    .I1(\regs_data_RAMOUT_187_G[3]_127 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_195_G[0]_s16  (
    .O(\regs_data_RAMOUT_202_G[3]_129 ),
    .I0(\regs_data_RAMOUT_202_G[3]_121 ),
    .I1(\regs_data_RAMOUT_202_G[3]_123 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_195_G[0]_s17  (
    .O(\regs_data_RAMOUT_202_G[3]_131 ),
    .I0(\regs_data_RAMOUT_202_G[3]_125 ),
    .I1(\regs_data_RAMOUT_202_G[3]_127 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_210_G[0]_s16  (
    .O(\regs_data_RAMOUT_217_G[3]_145 ),
    .I0(\regs_data_RAMOUT_217_G[3]_137 ),
    .I1(\regs_data_RAMOUT_217_G[3]_139 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_210_G[0]_s17  (
    .O(\regs_data_RAMOUT_217_G[3]_147 ),
    .I0(\regs_data_RAMOUT_217_G[3]_141 ),
    .I1(\regs_data_RAMOUT_217_G[3]_143 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_225_G[0]_s16  (
    .O(\regs_data_RAMOUT_232_G[3]_145 ),
    .I0(\regs_data_RAMOUT_232_G[3]_137 ),
    .I1(\regs_data_RAMOUT_232_G[3]_139 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT6 \regs_data_RAMOUT_225_G[0]_s17  (
    .O(\regs_data_RAMOUT_232_G[3]_147 ),
    .I0(\regs_data_RAMOUT_232_G[3]_141 ),
    .I1(\regs_data_RAMOUT_232_G[3]_143 ),
    .S0(_zz_apb_m_PWDATA_1[1]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_0_G[0]_s15  (
    .O(\regs_data_RAMOUT_0_G[0]_33 ),
    .I0(\regs_data_RAMOUT_7_G[3]_161 ),
    .I1(\regs_data_RAMOUT_7_G[3]_163 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_15_G[0]_s15  (
    .O(\regs_data_RAMOUT_15_G[0]_31 ),
    .I0(\regs_data_RAMOUT_22_G[3]_145 ),
    .I1(\regs_data_RAMOUT_22_G[3]_147 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_30_G[0]_s15  (
    .O(\regs_data_RAMOUT_30_G[0]_31 ),
    .I0(\regs_data_RAMOUT_37_G[3]_145 ),
    .I1(\regs_data_RAMOUT_37_G[3]_147 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_45_G[0]_s15  (
    .O(\regs_data_RAMOUT_45_G[0]_31 ),
    .I0(\regs_data_RAMOUT_52_G[3]_145 ),
    .I1(\regs_data_RAMOUT_52_G[3]_147 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_60_G[0]_s15  (
    .O(\regs_data_RAMOUT_60_G[0]_31 ),
    .I0(\regs_data_RAMOUT_67_G[3]_145 ),
    .I1(\regs_data_RAMOUT_67_G[3]_147 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_75_G[0]_s15  (
    .O(\regs_data_RAMOUT_75_G[0]_29 ),
    .I0(\regs_data_RAMOUT_82_G[3]_129 ),
    .I1(\regs_data_RAMOUT_82_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_90_G[0]_s15  (
    .O(\regs_data_RAMOUT_90_G[0]_29 ),
    .I0(\regs_data_RAMOUT_97_G[3]_129 ),
    .I1(\regs_data_RAMOUT_97_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_105_G[0]_s15  (
    .O(\regs_data_RAMOUT_105_G[0]_29 ),
    .I0(\regs_data_RAMOUT_112_G[3]_129 ),
    .I1(\regs_data_RAMOUT_112_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_120_G[0]_s15  (
    .O(\regs_data_RAMOUT_120_G[0]_29 ),
    .I0(\regs_data_RAMOUT_127_G[3]_129 ),
    .I1(\regs_data_RAMOUT_127_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_135_G[0]_s15  (
    .O(\regs_data_RAMOUT_135_G[0]_29 ),
    .I0(\regs_data_RAMOUT_142_G[3]_129 ),
    .I1(\regs_data_RAMOUT_142_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_150_G[0]_s15  (
    .O(\regs_data_RAMOUT_150_G[0]_29 ),
    .I0(\regs_data_RAMOUT_157_G[3]_129 ),
    .I1(\regs_data_RAMOUT_157_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_165_G[0]_s15  (
    .O(\regs_data_RAMOUT_165_G[0]_29 ),
    .I0(\regs_data_RAMOUT_172_G[3]_129 ),
    .I1(\regs_data_RAMOUT_172_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_180_G[0]_s15  (
    .O(\regs_data_RAMOUT_180_G[0]_29 ),
    .I0(\regs_data_RAMOUT_187_G[3]_129 ),
    .I1(\regs_data_RAMOUT_187_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_195_G[0]_s15  (
    .O(\regs_data_RAMOUT_195_G[0]_29 ),
    .I0(\regs_data_RAMOUT_202_G[3]_129 ),
    .I1(\regs_data_RAMOUT_202_G[3]_131 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_210_G[0]_s15  (
    .O(\regs_data_RAMOUT_210_G[0]_31 ),
    .I0(\regs_data_RAMOUT_217_G[3]_145 ),
    .I1(\regs_data_RAMOUT_217_G[3]_147 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  MUX2_LUT7 \regs_data_RAMOUT_225_G[0]_s15  (
    .O(\regs_data_RAMOUT_225_G[0]_31 ),
    .I0(\regs_data_RAMOUT_232_G[3]_145 ),
    .I1(\regs_data_RAMOUT_232_G[3]_147 ),
    .S0(_zz_apb_m_PWDATA_1[0]) 
);
  INV when_PWM_l93_s2 (
    .O(when_PWM_l93_7),
    .I(n1091_3) 
);
  BufferCC sclk_buffercc (
    .spi_pins_sclk_d(spi_pins_sclk_d),
    .osc_oscout(osc_oscout),
    .buffers_0(buffers_0)
);
  BufferCC_0 mosi_buffercc (
    .spi_pins_mosi_d(spi_pins_mosi_d),
    .osc_oscout(osc_oscout),
    .buffers_0(buffers_0_0)
);
  BufferCC_1 ss_buffercc (
    .spi_pins_ss_d(spi_pins_ss_d),
    .osc_oscout(osc_oscout),
    .buffers_0(buffers_0_1)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* SPI_PWM */
module BufferCC_2 (
  buffers_0,
  osc_oscout,
  io_spi_sclk_buffercc_io_dataOut
)
;
input buffers_0;
input osc_oscout;
output io_spi_sclk_buffercc_io_dataOut;
wire VCC;
wire GND;
  DFF buffers_1_s0 (
    .Q(io_spi_sclk_buffercc_io_dataOut),
    .D(buffers_0),
    .CLK(osc_oscout) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_2 */
module BufferCC_3 (
  buffers_0,
  osc_oscout,
  spiCtrl_io_ssFilted
)
;
input buffers_0;
input osc_oscout;
output spiCtrl_io_ssFilted;
wire VCC;
wire GND;
  DFF buffers_1_s0 (
    .Q(spiCtrl_io_ssFilted),
    .D(buffers_0),
    .CLK(osc_oscout) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_3 */
module BufferCC_4 (
  buffers_0,
  osc_oscout,
  io_spi_mosi_buffercc_io_dataOut
)
;
input buffers_0;
input osc_oscout;
output io_spi_mosi_buffercc_io_dataOut;
wire VCC;
wire GND;
  DFF buffers_1_s0 (
    .Q(io_spi_mosi_buffercc_io_dataOut),
    .D(buffers_0),
    .CLK(osc_oscout) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* BufferCC_4 */
module SpiSlaveCtrl (
  osc_oscout,
  reset_d,
  _zz_io_kind_cpol,
  _zz_io_kind_cpha,
  buffers_0,
  buffers_0_2,
  buffers_0_3,
  bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload,
  spiCtrl_io_rx_valid,
  counter_willOverflowIfInc,
  spi_slave_ctrl_io_spi_miso_write,
  counter_willOverflow_regNext_5,
  io_spi_sclk_buffercc_io_dataOut,
  spiCtrl_io_ssFilted,
  io_spi_mosi_buffercc_io_dataOut,
  spiCtrl_io_rx_payload
)
;
input osc_oscout;
input reset_d;
input _zz_io_kind_cpol;
input _zz_io_kind_cpha;
input buffers_0;
input buffers_0_2;
input buffers_0_3;
input [7:0] bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload;
output spiCtrl_io_rx_valid;
output counter_willOverflowIfInc;
output spi_slave_ctrl_io_spi_miso_write;
output counter_willOverflow_regNext_5;
output io_spi_sclk_buffercc_io_dataOut;
output spiCtrl_io_ssFilted;
output io_spi_mosi_buffercc_io_dataOut;
output [7:0] spiCtrl_io_rx_payload;
wire rspBit_10;
wire rspBit_11;
wire rspBit_12;
wire rspBit_13;
wire _zz_normalizedSclkEdges_rise;
wire n125_3;
wire counter_valueNext_3_6;
wire normalizedSclkEdges_fall;
wire counter_valueNext_1_8;
wire rspBitSampled;
wire _zz_normalizedSclkEdges_rise_1;
wire rspBit_15;
wire rspBit_17;
wire rspBit;
wire [3:0] counter_valueNext;
wire [3:0] counter_value;
wire VCC;
wire GND;
  LUT3 rspBit_s17 (
    .F(rspBit_10),
    .I0(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[1]),
    .I1(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[0]),
    .I2(counter_value[1]) 
);
defparam rspBit_s17.INIT=8'hCA;
  LUT3 rspBit_s16 (
    .F(rspBit_11),
    .I0(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[3]),
    .I1(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[2]),
    .I2(counter_value[1]) 
);
defparam rspBit_s16.INIT=8'hCA;
  LUT3 rspBit_s19 (
    .F(rspBit_12),
    .I0(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[5]),
    .I1(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[4]),
    .I2(counter_value[1]) 
);
defparam rspBit_s19.INIT=8'hCA;
  LUT3 rspBit_s18 (
    .F(rspBit_13),
    .I0(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[7]),
    .I1(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[6]),
    .I2(counter_value[1]) 
);
defparam rspBit_s18.INIT=8'hCA;
  LUT3 _zz_normalizedSclkEdges_rise_s0 (
    .F(_zz_normalizedSclkEdges_rise),
    .I0(io_spi_sclk_buffercc_io_dataOut),
    .I1(_zz_io_kind_cpol),
    .I2(_zz_io_kind_cpha) 
);
defparam _zz_normalizedSclkEdges_rise_s0.INIT=8'h96;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(spiCtrl_io_ssFilted),
    .I1(_zz_normalizedSclkEdges_rise_1),
    .I2(_zz_normalizedSclkEdges_rise) 
);
defparam n125_s0.INIT=8'h10;
  LUT4 counter_willOverflowIfInc_s0 (
    .F(counter_willOverflowIfInc),
    .I0(counter_value[0]),
    .I1(counter_value[1]),
    .I2(counter_value[2]),
    .I3(counter_value[3]) 
);
defparam counter_willOverflowIfInc_s0.INIT=16'h8000;
  LUT3 spi_slave_ctrl_io_spi_miso_write_s (
    .F(spi_slave_ctrl_io_spi_miso_write),
    .I0(rspBit),
    .I1(rspBitSampled),
    .I2(_zz_io_kind_cpha) 
);
defparam spi_slave_ctrl_io_spi_miso_write_s.INIT=8'hCA;
  LUT3 counter_willOverflow_regNext_s2 (
    .F(counter_willOverflow_regNext_5),
    .I0(spiCtrl_io_ssFilted),
    .I1(_zz_normalizedSclkEdges_rise_1),
    .I2(_zz_normalizedSclkEdges_rise) 
);
defparam counter_willOverflow_regNext_s2.INIT=8'hEB;
  LUT3 counter_valueNext_0_s1 (
    .F(counter_valueNext[0]),
    .I0(spiCtrl_io_ssFilted),
    .I1(counter_value[0]),
    .I2(counter_willOverflow_regNext_5) 
);
defparam counter_valueNext_0_s1.INIT=8'h41;
  LUT3 counter_valueNext_1_s1 (
    .F(counter_valueNext[1]),
    .I0(spiCtrl_io_ssFilted),
    .I1(counter_value[1]),
    .I2(counter_valueNext_1_8) 
);
defparam counter_valueNext_1_s1.INIT=8'h14;
  LUT4 counter_valueNext_2_s1 (
    .F(counter_valueNext[2]),
    .I0(counter_value[1]),
    .I1(counter_valueNext_1_8),
    .I2(spiCtrl_io_ssFilted),
    .I3(counter_value[2]) 
);
defparam counter_valueNext_2_s1.INIT=16'h0708;
  LUT4 counter_valueNext_3_s1 (
    .F(counter_valueNext[3]),
    .I0(counter_valueNext_1_8),
    .I1(counter_valueNext_3_6),
    .I2(spiCtrl_io_ssFilted),
    .I3(counter_value[3]) 
);
defparam counter_valueNext_3_s1.INIT=16'h0708;
  LUT2 counter_valueNext_3_s2 (
    .F(counter_valueNext_3_6),
    .I0(counter_value[1]),
    .I1(counter_value[2]) 
);
defparam counter_valueNext_3_s2.INIT=4'h8;
  LUT4 normalizedSclkEdges_fall_s1 (
    .F(normalizedSclkEdges_fall),
    .I0(io_spi_sclk_buffercc_io_dataOut),
    .I1(_zz_io_kind_cpol),
    .I2(_zz_io_kind_cpha),
    .I3(_zz_normalizedSclkEdges_rise_1) 
);
defparam normalizedSclkEdges_fall_s1.INIT=16'h6900;
  LUT4 counter_valueNext_1_s3 (
    .F(counter_valueNext_1_8),
    .I0(spiCtrl_io_ssFilted),
    .I1(_zz_normalizedSclkEdges_rise_1),
    .I2(_zz_normalizedSclkEdges_rise),
    .I3(counter_value[0]) 
);
defparam counter_valueNext_1_s3.INIT=16'h1400;
  DFFE buffer_1_7_s0 (
    .Q(spiCtrl_io_rx_payload[7]),
    .D(spiCtrl_io_rx_payload[6]),
    .CLK(osc_oscout),
    .CE(n125_3) 
);
  DFFE buffer_1_6_s0 (
    .Q(spiCtrl_io_rx_payload[6]),
    .D(spiCtrl_io_rx_payload[5]),
    .CLK(osc_oscout),
    .CE(n125_3) 
);
  DFFE buffer_1_5_s0 (
    .Q(spiCtrl_io_rx_payload[5]),
    .D(spiCtrl_io_rx_payload[4]),
    .CLK(osc_oscout),
    .CE(n125_3) 
);
  DFFE buffer_1_4_s0 (
    .Q(spiCtrl_io_rx_payload[4]),
    .D(spiCtrl_io_rx_payload[3]),
    .CLK(osc_oscout),
    .CE(n125_3) 
);
  DFFE buffer_1_3_s0 (
    .Q(spiCtrl_io_rx_payload[3]),
    .D(spiCtrl_io_rx_payload[2]),
    .CLK(osc_oscout),
    .CE(n125_3) 
);
  DFFE buffer_1_2_s0 (
    .Q(spiCtrl_io_rx_payload[2]),
    .D(spiCtrl_io_rx_payload[1]),
    .CLK(osc_oscout),
    .CE(n125_3) 
);
  DFFE buffer_1_1_s0 (
    .Q(spiCtrl_io_rx_payload[1]),
    .D(spiCtrl_io_rx_payload[0]),
    .CLK(osc_oscout),
    .CE(n125_3) 
);
  DFFE buffer_1_0_s0 (
    .Q(spiCtrl_io_rx_payload[0]),
    .D(io_spi_mosi_buffercc_io_dataOut),
    .CLK(osc_oscout),
    .CE(n125_3) 
);
  DFFR counter_willOverflow_regNext_s0 (
    .Q(spiCtrl_io_rx_valid),
    .D(counter_willOverflowIfInc),
    .CLK(osc_oscout),
    .RESET(counter_willOverflow_regNext_5) 
);
  DFFE rspBitSampled_s0 (
    .Q(rspBitSampled),
    .D(rspBit),
    .CLK(osc_oscout),
    .CE(normalizedSclkEdges_fall) 
);
  DFFC counter_value_3_s0 (
    .Q(counter_value[3]),
    .D(counter_valueNext[3]),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC counter_value_2_s0 (
    .Q(counter_value[2]),
    .D(counter_valueNext[2]),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC counter_value_1_s0 (
    .Q(counter_value[1]),
    .D(counter_valueNext[1]),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC counter_value_0_s0 (
    .Q(counter_value[0]),
    .D(counter_valueNext[0]),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFF _zz_normalizedSclkEdges_rise_1_s0 (
    .Q(_zz_normalizedSclkEdges_rise_1),
    .D(_zz_normalizedSclkEdges_rise),
    .CLK(osc_oscout) 
);
  MUX2_LUT5 rspBit_s15 (
    .O(rspBit_15),
    .I0(rspBit_11),
    .I1(rspBit_10),
    .S0(counter_value[2]) 
);
  MUX2_LUT5 rspBit_s14 (
    .O(rspBit_17),
    .I0(rspBit_13),
    .I1(rspBit_12),
    .S0(counter_value[2]) 
);
  MUX2_LUT6 rspBit_s13 (
    .O(rspBit),
    .I0(rspBit_17),
    .I1(rspBit_15),
    .S0(counter_value[3]) 
);
  BufferCC_2 io_spi_sclk_buffercc (
    .buffers_0(buffers_0),
    .osc_oscout(osc_oscout),
    .io_spi_sclk_buffercc_io_dataOut(io_spi_sclk_buffercc_io_dataOut)
);
  BufferCC_3 io_spi_ss_buffercc (
    .buffers_0(buffers_0_2),
    .osc_oscout(osc_oscout),
    .spiCtrl_io_ssFilted(spiCtrl_io_ssFilted)
);
  BufferCC_4 io_spi_mosi_buffercc (
    .buffers_0(buffers_0_3),
    .osc_oscout(osc_oscout),
    .io_spi_mosi_buffercc_io_dataOut(io_spi_mosi_buffercc_io_dataOut)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* SpiSlaveCtrl */
module StreamFifo (
  osc_oscout,
  reset_d,
  apb_m_PWDATA_0_27,
  apb_m_PWDATA_0_29,
  apb_m_PWDATA_2_15,
  apb_m_PWDATA_3_15,
  apb_m_PWDATA_4_14,
  apb_m_PWDATA_5_14,
  apb_m_PWDATA_6_14,
  apb_m_PWDATA_7_14,
  apb_m_PWDATA_0_31,
  apb_m_PWDATA_0_33,
  apb_m_PWDATA_0_35,
  n218_4,
  counter_willOverflow_regNext_5,
  counter_willOverflowIfInc,
  spiCtrl_io_ssFilted,
  spi_pwm_1_apb_m_PWDATA,
  spi_pwm_1_apb_m_PADDR,
  logic_pushing,
  when_Stream_l1021_5,
  bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload,
  logic_pushPtr_value
)
;
input osc_oscout;
input reset_d;
input apb_m_PWDATA_0_27;
input apb_m_PWDATA_0_29;
input apb_m_PWDATA_2_15;
input apb_m_PWDATA_3_15;
input apb_m_PWDATA_4_14;
input apb_m_PWDATA_5_14;
input apb_m_PWDATA_6_14;
input apb_m_PWDATA_7_14;
input apb_m_PWDATA_0_31;
input apb_m_PWDATA_0_33;
input apb_m_PWDATA_0_35;
input n218_4;
input counter_willOverflow_regNext_5;
input counter_willOverflowIfInc;
input spiCtrl_io_ssFilted;
input [1:1] spi_pwm_1_apb_m_PWDATA;
input [3:2] spi_pwm_1_apb_m_PADDR;
output logic_pushing;
output when_Stream_l1021_5;
output [7:0] bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload;
output [1:0] logic_pushPtr_value;
wire \logic_ram_RAMOUT_1_G[1]_1 ;
wire \logic_ram_RAMOUT_2_G[1]_1 ;
wire \logic_ram_RAMOUT_4_G[1]_1 ;
wire \logic_ram_RAMOUT_5_G[1]_1 ;
wire \logic_ram_RAMOUT_7_G[1]_1 ;
wire \logic_ram_RAMOUT_8_G[1]_1 ;
wire \logic_ram_RAMOUT_10_G[1]_1 ;
wire \logic_ram_RAMOUT_11_G[1]_1 ;
wire \logic_ram_RAMOUT_13_G[1]_1 ;
wire \logic_ram_RAMOUT_14_G[1]_1 ;
wire \logic_ram_RAMOUT_16_G[1]_1 ;
wire \logic_ram_RAMOUT_17_G[1]_1 ;
wire \logic_ram_RAMOUT_19_G[1]_1 ;
wire \logic_ram_RAMOUT_20_G[1]_1 ;
wire \logic_ram_RAMOUT_22_G[1]_1 ;
wire \logic_ram_RAMOUT_23_G[1]_1 ;
wire when_Stream_l1021;
wire n125_6;
wire logic_ram_55;
wire logic_ram_57;
wire logic_ram_59;
wire logic_ram_61;
wire n77_5;
wire n76_5;
wire n65_5;
wire n64_5;
wire logic_pushing_4;
wire logic_pushing_5;
wire when_Stream_l1021_4;
wire logic_risingOccupancy;
wire _zz_io_pop_valid;
wire \logic_ram_logic_ram_RAMREG_0_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[7]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[7]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[7]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[7]_1 ;
wire \logic_ram_RAMOUT_0_G[0]_2 ;
wire \logic_ram_RAMOUT_3_G[0]_2 ;
wire \logic_ram_RAMOUT_6_G[0]_2 ;
wire \logic_ram_RAMOUT_9_G[0]_2 ;
wire \logic_ram_RAMOUT_12_G[0]_2 ;
wire \logic_ram_RAMOUT_15_G[0]_2 ;
wire \logic_ram_RAMOUT_18_G[0]_2 ;
wire \logic_ram_RAMOUT_21_G[0]_2 ;
wire [1:0] logic_popPtr_value;
wire VCC;
wire GND;
  LUT3 \logic_ram_RAMOUT_0_G[0]_s1  (
    .F(\logic_ram_RAMOUT_1_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[0]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[0]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_0_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_0_G[0]_s2  (
    .F(\logic_ram_RAMOUT_2_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[0]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[0]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_0_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_3_G[0]_s1  (
    .F(\logic_ram_RAMOUT_4_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[1]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[1]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_3_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_3_G[0]_s2  (
    .F(\logic_ram_RAMOUT_5_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[1]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[1]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_3_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_6_G[0]_s1  (
    .F(\logic_ram_RAMOUT_7_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[2]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[2]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_6_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_6_G[0]_s2  (
    .F(\logic_ram_RAMOUT_8_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[2]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[2]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_6_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_9_G[0]_s1  (
    .F(\logic_ram_RAMOUT_10_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[3]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[3]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_9_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_9_G[0]_s2  (
    .F(\logic_ram_RAMOUT_11_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[3]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[3]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_9_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_12_G[0]_s1  (
    .F(\logic_ram_RAMOUT_13_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[4]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[4]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_12_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_12_G[0]_s2  (
    .F(\logic_ram_RAMOUT_14_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[4]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[4]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_12_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_15_G[0]_s1  (
    .F(\logic_ram_RAMOUT_16_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[5]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[5]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_15_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_15_G[0]_s2  (
    .F(\logic_ram_RAMOUT_17_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[5]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[5]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_15_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_18_G[0]_s1  (
    .F(\logic_ram_RAMOUT_19_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[6]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[6]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_18_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_18_G[0]_s2  (
    .F(\logic_ram_RAMOUT_20_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[6]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[6]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_18_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_21_G[0]_s1  (
    .F(\logic_ram_RAMOUT_22_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[7]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[7]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_21_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_21_G[0]_s2  (
    .F(\logic_ram_RAMOUT_23_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[7]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[7]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_21_G[0]_s2 .INIT=8'hCA;
  LUT4 logic_pushing_s0 (
    .F(logic_pushing),
    .I0(logic_pushing_4),
    .I1(logic_risingOccupancy),
    .I2(n218_4),
    .I3(logic_pushing_5) 
);
defparam logic_pushing_s0.INIT=16'h7000;
  LUT2 when_Stream_l1021_s0 (
    .F(when_Stream_l1021),
    .I0(logic_pushing),
    .I1(when_Stream_l1021_4) 
);
defparam when_Stream_l1021_s0.INIT=4'h6;
  LUT4 n125_s2 (
    .F(n125_6),
    .I0(logic_pushPtr_value[0]),
    .I1(n77_5),
    .I2(logic_pushPtr_value[1]),
    .I3(n76_5) 
);
defparam n125_s2.INIT=16'h9009;
  LUT3 logic_ram_s53 (
    .F(logic_ram_55),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam logic_ram_s53.INIT=8'h10;
  LUT3 logic_ram_s54 (
    .F(logic_ram_57),
    .I0(logic_pushPtr_value[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushing) 
);
defparam logic_ram_s54.INIT=8'h40;
  LUT3 logic_ram_s55 (
    .F(logic_ram_59),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam logic_ram_s55.INIT=8'h40;
  LUT3 logic_ram_s56 (
    .F(logic_ram_61),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam logic_ram_s56.INIT=8'h80;
  LUT3 n77_s1 (
    .F(n77_5),
    .I0(logic_popPtr_value[1]),
    .I1(logic_popPtr_value[0]),
    .I2(when_Stream_l1021_4) 
);
defparam n77_s1.INIT=8'h1C;
  LUT3 n76_s1 (
    .F(n76_5),
    .I0(logic_popPtr_value[0]),
    .I1(logic_popPtr_value[1]),
    .I2(when_Stream_l1021_4) 
);
defparam n76_s1.INIT=8'h2C;
  LUT3 n65_s1 (
    .F(n65_5),
    .I0(logic_pushPtr_value[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushing) 
);
defparam n65_s1.INIT=8'h1C;
  LUT3 n64_s1 (
    .F(n64_5),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam n64_s1.INIT=8'h2C;
  LUT4 logic_pushing_s1 (
    .F(logic_pushing_4),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_popPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_popPtr_value[1]) 
);
defparam logic_pushing_s1.INIT=16'h9009;
  LUT2 logic_pushing_s2 (
    .F(logic_pushing_5),
    .I0(spi_pwm_1_apb_m_PADDR[2]),
    .I1(spi_pwm_1_apb_m_PADDR[3]) 
);
defparam logic_pushing_s2.INIT=4'h1;
  LUT4 when_Stream_l1021_s1 (
    .F(when_Stream_l1021_4),
    .I0(counter_willOverflow_regNext_5),
    .I1(counter_willOverflowIfInc),
    .I2(spiCtrl_io_ssFilted),
    .I3(when_Stream_l1021_5) 
);
defparam when_Stream_l1021_s1.INIT=16'h00F4;
  LUT3 when_Stream_l1021_s2 (
    .F(when_Stream_l1021_5),
    .I0(_zz_io_pop_valid),
    .I1(logic_risingOccupancy),
    .I2(logic_pushing_4) 
);
defparam when_Stream_l1021_s2.INIT=8'h3A;
  DFF _zz_logic_ram_port0_6_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[6]),
    .D(\logic_ram_RAMOUT_18_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFF _zz_logic_ram_port0_5_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[5]),
    .D(\logic_ram_RAMOUT_15_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFF _zz_logic_ram_port0_4_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[4]),
    .D(\logic_ram_RAMOUT_12_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFF _zz_logic_ram_port0_3_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[3]),
    .D(\logic_ram_RAMOUT_9_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFF _zz_logic_ram_port0_2_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[2]),
    .D(\logic_ram_RAMOUT_6_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFF _zz_logic_ram_port0_1_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[1]),
    .D(\logic_ram_RAMOUT_3_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFF _zz_logic_ram_port0_0_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[0]),
    .D(\logic_ram_RAMOUT_0_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFFC logic_pushPtr_value_1_s0 (
    .Q(logic_pushPtr_value[1]),
    .D(n64_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC logic_pushPtr_value_0_s0 (
    .Q(logic_pushPtr_value[0]),
    .D(n65_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC logic_popPtr_value_1_s0 (
    .Q(logic_popPtr_value[1]),
    .D(n76_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC logic_popPtr_value_0_s0 (
    .Q(logic_popPtr_value[0]),
    .D(n77_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFCE logic_risingOccupancy_s0 (
    .Q(logic_risingOccupancy),
    .D(logic_pushing),
    .CLK(osc_oscout),
    .CE(when_Stream_l1021),
    .CLEAR(reset_d) 
);
  DFFC _zz_io_pop_valid_s0 (
    .Q(_zz_io_pop_valid),
    .D(n125_6),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFF _zz_logic_ram_port0_7_s0 (
    .Q(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[7]),
    .D(\logic_ram_RAMOUT_21_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[0]_1 ),
    .D(apb_m_PWDATA_0_27),
    .CLK(osc_oscout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_0_29) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[1]_1 ),
    .D(spi_pwm_1_apb_m_PWDATA[1]),
    .CLK(osc_oscout),
    .CE(logic_ram_55) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[2]_1 ),
    .D(apb_m_PWDATA_2_15),
    .CLK(osc_oscout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_0_29) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[3]_1 ),
    .D(apb_m_PWDATA_3_15),
    .CLK(osc_oscout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_0_29) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[4]_1 ),
    .D(apb_m_PWDATA_4_14),
    .CLK(osc_oscout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_0_29) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[5]_1 ),
    .D(apb_m_PWDATA_5_14),
    .CLK(osc_oscout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_0_29) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[6]_1 ),
    .D(apb_m_PWDATA_6_14),
    .CLK(osc_oscout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_0_29) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_0_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[7]_1 ),
    .D(apb_m_PWDATA_7_14),
    .CLK(osc_oscout),
    .CE(logic_ram_55),
    .RESET(apb_m_PWDATA_0_29) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[0]_1 ),
    .D(apb_m_PWDATA_0_27),
    .CLK(osc_oscout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_0_31) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[1]_1 ),
    .D(spi_pwm_1_apb_m_PWDATA[1]),
    .CLK(osc_oscout),
    .CE(logic_ram_57) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[2]_1 ),
    .D(apb_m_PWDATA_2_15),
    .CLK(osc_oscout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_0_31) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[3]_1 ),
    .D(apb_m_PWDATA_3_15),
    .CLK(osc_oscout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_0_31) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[4]_1 ),
    .D(apb_m_PWDATA_4_14),
    .CLK(osc_oscout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_0_31) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[5]_1 ),
    .D(apb_m_PWDATA_5_14),
    .CLK(osc_oscout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_0_31) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[6]_1 ),
    .D(apb_m_PWDATA_6_14),
    .CLK(osc_oscout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_0_31) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_1_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[7]_1 ),
    .D(apb_m_PWDATA_7_14),
    .CLK(osc_oscout),
    .CE(logic_ram_57),
    .RESET(apb_m_PWDATA_0_31) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[0]_1 ),
    .D(apb_m_PWDATA_0_27),
    .CLK(osc_oscout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_0_33) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[1]_1 ),
    .D(spi_pwm_1_apb_m_PWDATA[1]),
    .CLK(osc_oscout),
    .CE(logic_ram_59) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[2]_1 ),
    .D(apb_m_PWDATA_2_15),
    .CLK(osc_oscout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_0_33) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[3]_1 ),
    .D(apb_m_PWDATA_3_15),
    .CLK(osc_oscout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_0_33) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[4]_1 ),
    .D(apb_m_PWDATA_4_14),
    .CLK(osc_oscout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_0_33) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[5]_1 ),
    .D(apb_m_PWDATA_5_14),
    .CLK(osc_oscout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_0_33) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[6]_1 ),
    .D(apb_m_PWDATA_6_14),
    .CLK(osc_oscout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_0_33) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_2_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[7]_1 ),
    .D(apb_m_PWDATA_7_14),
    .CLK(osc_oscout),
    .CE(logic_ram_59),
    .RESET(apb_m_PWDATA_0_33) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[0]_1 ),
    .D(apb_m_PWDATA_0_27),
    .CLK(osc_oscout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_0_35) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[1]_1 ),
    .D(spi_pwm_1_apb_m_PWDATA[1]),
    .CLK(osc_oscout),
    .CE(logic_ram_61) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[2]_1 ),
    .D(apb_m_PWDATA_2_15),
    .CLK(osc_oscout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_0_35) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[3]_1 ),
    .D(apb_m_PWDATA_3_15),
    .CLK(osc_oscout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_0_35) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[4]_1 ),
    .D(apb_m_PWDATA_4_14),
    .CLK(osc_oscout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_0_35) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[5]_1 ),
    .D(apb_m_PWDATA_5_14),
    .CLK(osc_oscout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_0_35) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[6]_1 ),
    .D(apb_m_PWDATA_6_14),
    .CLK(osc_oscout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_0_35) 
);
  DFFRE \logic_ram_logic_ram_RAMREG_3_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[7]_1 ),
    .D(apb_m_PWDATA_7_14),
    .CLK(osc_oscout),
    .CE(logic_ram_61),
    .RESET(apb_m_PWDATA_0_35) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_0_G[0]_s0  (
    .O(\logic_ram_RAMOUT_0_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_1_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_2_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_3_G[0]_s0  (
    .O(\logic_ram_RAMOUT_3_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_4_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_5_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_6_G[0]_s0  (
    .O(\logic_ram_RAMOUT_6_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_7_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_8_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_9_G[0]_s0  (
    .O(\logic_ram_RAMOUT_9_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_10_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_11_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_12_G[0]_s0  (
    .O(\logic_ram_RAMOUT_12_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_13_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_14_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_15_G[0]_s0  (
    .O(\logic_ram_RAMOUT_15_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_16_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_17_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_18_G[0]_s0  (
    .O(\logic_ram_RAMOUT_18_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_19_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_20_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_21_G[0]_s0  (
    .O(\logic_ram_RAMOUT_21_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_22_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_23_G[1]_1 ),
    .S0(n77_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* StreamFifo */
module StreamFifo_0 (
  osc_oscout,
  reset_d,
  spiCtrl_io_rx_valid,
  bridge_rxLogic_listen,
  spi_pwm_1_apb_m_PWRITE,
  spiCtrl_io_rx_payload,
  spi_pwm_1_apb_m_PADDR,
  apb_operation_phase,
  logic_risingOccupancy,
  _zz_io_pop_valid,
  logic_pushing_4,
  spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload
)
;
input osc_oscout;
input reset_d;
input spiCtrl_io_rx_valid;
input bridge_rxLogic_listen;
input spi_pwm_1_apb_m_PWRITE;
input [7:0] spiCtrl_io_rx_payload;
input [3:2] spi_pwm_1_apb_m_PADDR;
input [1:1] apb_operation_phase;
output logic_risingOccupancy;
output _zz_io_pop_valid;
output logic_pushing_4;
output [7:0] spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload;
wire \logic_ram_RAMOUT_1_G[1]_1 ;
wire \logic_ram_RAMOUT_2_G[1]_1 ;
wire \logic_ram_RAMOUT_4_G[1]_1 ;
wire \logic_ram_RAMOUT_5_G[1]_1 ;
wire \logic_ram_RAMOUT_7_G[1]_1 ;
wire \logic_ram_RAMOUT_8_G[1]_1 ;
wire \logic_ram_RAMOUT_10_G[1]_1 ;
wire \logic_ram_RAMOUT_11_G[1]_1 ;
wire \logic_ram_RAMOUT_13_G[1]_1 ;
wire \logic_ram_RAMOUT_14_G[1]_1 ;
wire \logic_ram_RAMOUT_16_G[1]_1 ;
wire \logic_ram_RAMOUT_17_G[1]_1 ;
wire \logic_ram_RAMOUT_19_G[1]_1 ;
wire \logic_ram_RAMOUT_20_G[1]_1 ;
wire \logic_ram_RAMOUT_22_G[1]_1 ;
wire \logic_ram_RAMOUT_23_G[1]_1 ;
wire logic_pushing;
wire when_Stream_l1021;
wire n125_6;
wire logic_ram_55;
wire logic_ram_57;
wire logic_ram_59;
wire logic_ram_61;
wire n77_5;
wire n76_5;
wire n65_5;
wire n64_5;
wire when_Stream_l1021_4;
wire when_Stream_l1021_5;
wire \logic_ram_logic_ram_RAMREG_0_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_0_G[7]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_1_G[7]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_2_G[7]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[0]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[1]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[2]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[3]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[4]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[5]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[6]_1 ;
wire \logic_ram_logic_ram_RAMREG_3_G[7]_1 ;
wire \logic_ram_RAMOUT_0_G[0]_2 ;
wire \logic_ram_RAMOUT_3_G[0]_2 ;
wire \logic_ram_RAMOUT_6_G[0]_2 ;
wire \logic_ram_RAMOUT_9_G[0]_2 ;
wire \logic_ram_RAMOUT_12_G[0]_2 ;
wire \logic_ram_RAMOUT_15_G[0]_2 ;
wire \logic_ram_RAMOUT_18_G[0]_2 ;
wire \logic_ram_RAMOUT_21_G[0]_2 ;
wire [1:0] logic_pushPtr_value;
wire [1:0] logic_popPtr_value;
wire VCC;
wire GND;
  LUT3 \logic_ram_RAMOUT_0_G[0]_s1  (
    .F(\logic_ram_RAMOUT_1_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[0]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[0]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_0_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_0_G[0]_s2  (
    .F(\logic_ram_RAMOUT_2_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[0]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[0]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_0_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_3_G[0]_s1  (
    .F(\logic_ram_RAMOUT_4_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[1]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[1]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_3_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_3_G[0]_s2  (
    .F(\logic_ram_RAMOUT_5_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[1]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[1]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_3_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_6_G[0]_s1  (
    .F(\logic_ram_RAMOUT_7_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[2]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[2]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_6_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_6_G[0]_s2  (
    .F(\logic_ram_RAMOUT_8_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[2]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[2]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_6_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_9_G[0]_s1  (
    .F(\logic_ram_RAMOUT_10_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[3]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[3]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_9_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_9_G[0]_s2  (
    .F(\logic_ram_RAMOUT_11_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[3]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[3]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_9_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_12_G[0]_s1  (
    .F(\logic_ram_RAMOUT_13_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[4]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[4]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_12_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_12_G[0]_s2  (
    .F(\logic_ram_RAMOUT_14_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[4]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[4]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_12_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_15_G[0]_s1  (
    .F(\logic_ram_RAMOUT_16_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[5]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[5]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_15_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_15_G[0]_s2  (
    .F(\logic_ram_RAMOUT_17_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[5]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[5]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_15_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_18_G[0]_s1  (
    .F(\logic_ram_RAMOUT_19_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[6]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[6]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_18_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_18_G[0]_s2  (
    .F(\logic_ram_RAMOUT_20_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[6]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[6]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_18_G[0]_s2 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_21_G[0]_s1  (
    .F(\logic_ram_RAMOUT_22_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_0_G[7]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_2_G[7]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_21_G[0]_s1 .INIT=8'hCA;
  LUT3 \logic_ram_RAMOUT_21_G[0]_s2  (
    .F(\logic_ram_RAMOUT_23_G[1]_1 ),
    .I0(\logic_ram_logic_ram_RAMREG_1_G[7]_1 ),
    .I1(\logic_ram_logic_ram_RAMREG_3_G[7]_1 ),
    .I2(n76_5) 
);
defparam \logic_ram_RAMOUT_21_G[0]_s2 .INIT=8'hCA;
  LUT4 logic_pushing_s0 (
    .F(logic_pushing),
    .I0(logic_pushing_4),
    .I1(logic_risingOccupancy),
    .I2(spiCtrl_io_rx_valid),
    .I3(bridge_rxLogic_listen) 
);
defparam logic_pushing_s0.INIT=16'h7000;
  LUT2 when_Stream_l1021_s0 (
    .F(when_Stream_l1021),
    .I0(logic_pushing),
    .I1(when_Stream_l1021_4) 
);
defparam when_Stream_l1021_s0.INIT=4'h6;
  LUT4 n125_s2 (
    .F(n125_6),
    .I0(logic_pushPtr_value[0]),
    .I1(n77_5),
    .I2(logic_pushPtr_value[1]),
    .I3(n76_5) 
);
defparam n125_s2.INIT=16'h9009;
  LUT3 logic_ram_s53 (
    .F(logic_ram_55),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam logic_ram_s53.INIT=8'h10;
  LUT3 logic_ram_s54 (
    .F(logic_ram_57),
    .I0(logic_pushPtr_value[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushing) 
);
defparam logic_ram_s54.INIT=8'h40;
  LUT3 logic_ram_s55 (
    .F(logic_ram_59),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam logic_ram_s55.INIT=8'h40;
  LUT3 logic_ram_s56 (
    .F(logic_ram_61),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam logic_ram_s56.INIT=8'h80;
  LUT3 n77_s1 (
    .F(n77_5),
    .I0(logic_popPtr_value[1]),
    .I1(logic_popPtr_value[0]),
    .I2(when_Stream_l1021_4) 
);
defparam n77_s1.INIT=8'h1C;
  LUT3 n76_s1 (
    .F(n76_5),
    .I0(logic_popPtr_value[0]),
    .I1(logic_popPtr_value[1]),
    .I2(when_Stream_l1021_4) 
);
defparam n76_s1.INIT=8'h2C;
  LUT3 n65_s1 (
    .F(n65_5),
    .I0(logic_pushPtr_value[1]),
    .I1(logic_pushPtr_value[0]),
    .I2(logic_pushing) 
);
defparam n65_s1.INIT=8'h1C;
  LUT3 n64_s1 (
    .F(n64_5),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_pushPtr_value[1]),
    .I2(logic_pushing) 
);
defparam n64_s1.INIT=8'h2C;
  LUT4 logic_pushing_s1 (
    .F(logic_pushing_4),
    .I0(logic_pushPtr_value[0]),
    .I1(logic_popPtr_value[0]),
    .I2(logic_pushPtr_value[1]),
    .I3(logic_popPtr_value[1]) 
);
defparam logic_pushing_s1.INIT=16'h9009;
  LUT4 when_Stream_l1021_s1 (
    .F(when_Stream_l1021_4),
    .I0(_zz_io_pop_valid),
    .I1(logic_risingOccupancy),
    .I2(logic_pushing_4),
    .I3(when_Stream_l1021_5) 
);
defparam when_Stream_l1021_s1.INIT=16'hC500;
  LUT4 when_Stream_l1021_s2 (
    .F(when_Stream_l1021_5),
    .I0(spi_pwm_1_apb_m_PWRITE),
    .I1(spi_pwm_1_apb_m_PADDR[2]),
    .I2(spi_pwm_1_apb_m_PADDR[3]),
    .I3(apb_operation_phase[1]) 
);
defparam when_Stream_l1021_s2.INIT=16'h0100;
  DFF _zz_logic_ram_port0_6_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[6]),
    .D(\logic_ram_RAMOUT_18_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFF _zz_logic_ram_port0_5_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[5]),
    .D(\logic_ram_RAMOUT_15_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFF _zz_logic_ram_port0_4_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[4]),
    .D(\logic_ram_RAMOUT_12_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFF _zz_logic_ram_port0_3_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[3]),
    .D(\logic_ram_RAMOUT_9_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFF _zz_logic_ram_port0_2_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[2]),
    .D(\logic_ram_RAMOUT_6_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFF _zz_logic_ram_port0_1_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[1]),
    .D(\logic_ram_RAMOUT_3_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFF _zz_logic_ram_port0_0_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[0]),
    .D(\logic_ram_RAMOUT_0_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFFC logic_pushPtr_value_1_s0 (
    .Q(logic_pushPtr_value[1]),
    .D(n64_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC logic_pushPtr_value_0_s0 (
    .Q(logic_pushPtr_value[0]),
    .D(n65_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC logic_popPtr_value_1_s0 (
    .Q(logic_popPtr_value[1]),
    .D(n76_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFC logic_popPtr_value_0_s0 (
    .Q(logic_popPtr_value[0]),
    .D(n77_5),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFFCE logic_risingOccupancy_s0 (
    .Q(logic_risingOccupancy),
    .D(logic_pushing),
    .CLK(osc_oscout),
    .CE(when_Stream_l1021),
    .CLEAR(reset_d) 
);
  DFFC _zz_io_pop_valid_s0 (
    .Q(_zz_io_pop_valid),
    .D(n125_6),
    .CLK(osc_oscout),
    .CLEAR(reset_d) 
);
  DFF _zz_logic_ram_port0_7_s0 (
    .Q(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[7]),
    .D(\logic_ram_RAMOUT_21_G[0]_2 ),
    .CLK(osc_oscout) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[0]_1 ),
    .D(spiCtrl_io_rx_payload[0]),
    .CLK(osc_oscout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[1]_1 ),
    .D(spiCtrl_io_rx_payload[1]),
    .CLK(osc_oscout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[2]_1 ),
    .D(spiCtrl_io_rx_payload[2]),
    .CLK(osc_oscout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[3]_1 ),
    .D(spiCtrl_io_rx_payload[3]),
    .CLK(osc_oscout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[4]_1 ),
    .D(spiCtrl_io_rx_payload[4]),
    .CLK(osc_oscout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[5]_1 ),
    .D(spiCtrl_io_rx_payload[5]),
    .CLK(osc_oscout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[6]_1 ),
    .D(spiCtrl_io_rx_payload[6]),
    .CLK(osc_oscout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_0_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_0_G[7]_1 ),
    .D(spiCtrl_io_rx_payload[7]),
    .CLK(osc_oscout),
    .CE(logic_ram_55) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[0]_1 ),
    .D(spiCtrl_io_rx_payload[0]),
    .CLK(osc_oscout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[1]_1 ),
    .D(spiCtrl_io_rx_payload[1]),
    .CLK(osc_oscout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[2]_1 ),
    .D(spiCtrl_io_rx_payload[2]),
    .CLK(osc_oscout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[3]_1 ),
    .D(spiCtrl_io_rx_payload[3]),
    .CLK(osc_oscout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[4]_1 ),
    .D(spiCtrl_io_rx_payload[4]),
    .CLK(osc_oscout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[5]_1 ),
    .D(spiCtrl_io_rx_payload[5]),
    .CLK(osc_oscout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[6]_1 ),
    .D(spiCtrl_io_rx_payload[6]),
    .CLK(osc_oscout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_1_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_1_G[7]_1 ),
    .D(spiCtrl_io_rx_payload[7]),
    .CLK(osc_oscout),
    .CE(logic_ram_57) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[0]_1 ),
    .D(spiCtrl_io_rx_payload[0]),
    .CLK(osc_oscout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[1]_1 ),
    .D(spiCtrl_io_rx_payload[1]),
    .CLK(osc_oscout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[2]_1 ),
    .D(spiCtrl_io_rx_payload[2]),
    .CLK(osc_oscout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[3]_1 ),
    .D(spiCtrl_io_rx_payload[3]),
    .CLK(osc_oscout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[4]_1 ),
    .D(spiCtrl_io_rx_payload[4]),
    .CLK(osc_oscout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[5]_1 ),
    .D(spiCtrl_io_rx_payload[5]),
    .CLK(osc_oscout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[6]_1 ),
    .D(spiCtrl_io_rx_payload[6]),
    .CLK(osc_oscout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_2_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_2_G[7]_1 ),
    .D(spiCtrl_io_rx_payload[7]),
    .CLK(osc_oscout),
    .CE(logic_ram_59) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[0]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[0]_1 ),
    .D(spiCtrl_io_rx_payload[0]),
    .CLK(osc_oscout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[1]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[1]_1 ),
    .D(spiCtrl_io_rx_payload[1]),
    .CLK(osc_oscout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[2]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[2]_1 ),
    .D(spiCtrl_io_rx_payload[2]),
    .CLK(osc_oscout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[3]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[3]_1 ),
    .D(spiCtrl_io_rx_payload[3]),
    .CLK(osc_oscout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[4]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[4]_1 ),
    .D(spiCtrl_io_rx_payload[4]),
    .CLK(osc_oscout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[5]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[5]_1 ),
    .D(spiCtrl_io_rx_payload[5]),
    .CLK(osc_oscout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[6]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[6]_1 ),
    .D(spiCtrl_io_rx_payload[6]),
    .CLK(osc_oscout),
    .CE(logic_ram_61) 
);
  DFFE \logic_ram_logic_ram_RAMREG_3_G[7]_s0  (
    .Q(\logic_ram_logic_ram_RAMREG_3_G[7]_1 ),
    .D(spiCtrl_io_rx_payload[7]),
    .CLK(osc_oscout),
    .CE(logic_ram_61) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_0_G[0]_s0  (
    .O(\logic_ram_RAMOUT_0_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_1_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_2_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_3_G[0]_s0  (
    .O(\logic_ram_RAMOUT_3_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_4_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_5_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_6_G[0]_s0  (
    .O(\logic_ram_RAMOUT_6_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_7_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_8_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_9_G[0]_s0  (
    .O(\logic_ram_RAMOUT_9_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_10_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_11_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_12_G[0]_s0  (
    .O(\logic_ram_RAMOUT_12_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_13_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_14_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_15_G[0]_s0  (
    .O(\logic_ram_RAMOUT_15_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_16_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_17_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_18_G[0]_s0  (
    .O(\logic_ram_RAMOUT_18_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_19_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_20_G[1]_1 ),
    .S0(n77_5) 
);
  MUX2_LUT5 \logic_ram_RAMOUT_21_G[0]_s0  (
    .O(\logic_ram_RAMOUT_21_G[0]_2 ),
    .I0(\logic_ram_RAMOUT_22_G[1]_1 ),
    .I1(\logic_ram_RAMOUT_23_G[1]_1 ),
    .S0(n77_5) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* StreamFifo_0 */
module Apb3SpiSlaveCtrl (
  osc_oscout,
  reset_d,
  apb_m_PWDATA_0_27,
  apb_m_PWDATA_0_13,
  spi_pwm_1_apb_m_PWDATA_1_6,
  n2417_11,
  spi_pwm_1_apb_m_PWRITE,
  buffers_0,
  buffers_0_4,
  buffers_0_5,
  apb_m_PWDATA_0_29,
  apb_m_PWDATA_2_15,
  apb_m_PWDATA_3_15,
  apb_m_PWDATA_4_14,
  apb_m_PWDATA_5_14,
  apb_m_PWDATA_6_14,
  apb_m_PWDATA_7_14,
  apb_m_PWDATA_0_31,
  apb_m_PWDATA_0_33,
  apb_m_PWDATA_0_35,
  spi_pwm_1_apb_m_PWDATA_0,
  spi_pwm_1_apb_m_PWDATA_1,
  spi_pwm_1_apb_m_PWDATA_2,
  spi_pwm_1_apb_m_PWDATA_3,
  spi_pwm_1_apb_m_PWDATA_15,
  spi_pwm_1_apb_m_PADDR,
  apb_operation_phase,
  bridge_interruptCtrl_txIntEnable,
  bridge_interruptCtrl_rxIntEnable,
  bridge_interruptCtrl_ssEnabledInt,
  bridge_interruptCtrl_ssDisabledInt,
  n222_5,
  spi_slave_ctrl_io_spi_miso_write,
  io_spi_sclk_buffercc_io_dataOut,
  spiCtrl_io_ssFilted,
  io_spi_mosi_buffercc_io_dataOut,
  logic_pushing,
  when_Stream_l1021_5,
  logic_risingOccupancy,
  _zz_io_pop_valid,
  logic_pushing_4,
  spi_slave_ctrl_io_apb_PRDATA,
  logic_pushPtr_value
)
;
input osc_oscout;
input reset_d;
input apb_m_PWDATA_0_27;
input apb_m_PWDATA_0_13;
input spi_pwm_1_apb_m_PWDATA_1_6;
input n2417_11;
input spi_pwm_1_apb_m_PWRITE;
input buffers_0;
input buffers_0_4;
input buffers_0_5;
input apb_m_PWDATA_0_29;
input apb_m_PWDATA_2_15;
input apb_m_PWDATA_3_15;
input apb_m_PWDATA_4_14;
input apb_m_PWDATA_5_14;
input apb_m_PWDATA_6_14;
input apb_m_PWDATA_7_14;
input apb_m_PWDATA_0_31;
input apb_m_PWDATA_0_33;
input apb_m_PWDATA_0_35;
input spi_pwm_1_apb_m_PWDATA_0;
input spi_pwm_1_apb_m_PWDATA_1;
input spi_pwm_1_apb_m_PWDATA_2;
input spi_pwm_1_apb_m_PWDATA_3;
input spi_pwm_1_apb_m_PWDATA_15;
input [3:2] spi_pwm_1_apb_m_PADDR;
input [1:1] apb_operation_phase;
output bridge_interruptCtrl_txIntEnable;
output bridge_interruptCtrl_rxIntEnable;
output bridge_interruptCtrl_ssEnabledInt;
output bridge_interruptCtrl_ssDisabledInt;
output n222_5;
output spi_slave_ctrl_io_spi_miso_write;
output io_spi_sclk_buffercc_io_dataOut;
output spiCtrl_io_ssFilted;
output io_spi_mosi_buffercc_io_dataOut;
output logic_pushing;
output when_Stream_l1021_5;
output logic_risingOccupancy;
output _zz_io_pop_valid;
output logic_pushing_4;
output [7:0] spi_slave_ctrl_io_apb_PRDATA;
output [1:0] logic_pushPtr_value;
wire bridge_interruptCtrl_ssEnabledInt_8;
wire bridge_interruptCtrl_ssDisabledInt_8;
wire n166_6;
wire n218_4;
wire n218_6;
wire bridge_interruptCtrl_ssEnabledIntEnable;
wire bridge_interruptCtrl_ssDisabledIntEnable;
wire _zz_io_kind_cpol;
wire _zz_io_kind_cpha;
wire bridge_rxLogic_listen;
wire spiCtrl_io_ssFilted_regNext;
wire spiCtrl_io_rx_valid;
wire counter_willOverflowIfInc;
wire counter_willOverflow_regNext_5;
wire [7:0] spiCtrl_io_rx_payload;
wire [7:0] bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload;
wire [7:0] spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload;
wire VCC;
wire GND;
  LUT3 bridge_interruptCtrl_ssEnabledInt_s3 (
    .F(bridge_interruptCtrl_ssEnabledInt_8),
    .I0(spiCtrl_io_ssFilted),
    .I1(spiCtrl_io_ssFilted_regNext),
    .I2(n166_6) 
);
defparam bridge_interruptCtrl_ssEnabledInt_s3.INIT=8'h4F;
  LUT3 bridge_interruptCtrl_ssDisabledInt_s3 (
    .F(bridge_interruptCtrl_ssDisabledInt_8),
    .I0(spiCtrl_io_ssFilted_regNext),
    .I1(spiCtrl_io_ssFilted),
    .I2(bridge_interruptCtrl_ssDisabledIntEnable) 
);
defparam bridge_interruptCtrl_ssDisabledInt_s3.INIT=8'h4F;
  LUT4 spi_slave_ctrl_io_apb_PRDATA_3_s (
    .F(spi_slave_ctrl_io_apb_PRDATA[3]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[3]),
    .I1(bridge_interruptCtrl_ssDisabledIntEnable),
    .I2(spi_pwm_1_apb_m_PADDR[3]),
    .I3(spi_pwm_1_apb_m_PADDR[2]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_3_s.INIT=16'h0C0A;
  LUT4 spi_slave_ctrl_io_apb_PRDATA_2_s (
    .F(spi_slave_ctrl_io_apb_PRDATA[2]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[2]),
    .I1(bridge_interruptCtrl_ssEnabledIntEnable),
    .I2(spi_pwm_1_apb_m_PADDR[3]),
    .I3(spi_pwm_1_apb_m_PADDR[2]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_2_s.INIT=16'h0C0A;
  LUT4 spi_slave_ctrl_io_apb_PRDATA_1_s (
    .F(spi_slave_ctrl_io_apb_PRDATA[1]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[1]),
    .I1(bridge_interruptCtrl_rxIntEnable),
    .I2(spi_pwm_1_apb_m_PADDR[3]),
    .I3(spi_pwm_1_apb_m_PADDR[2]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_1_s.INIT=16'h0C0A;
  LUT4 spi_slave_ctrl_io_apb_PRDATA_0_s (
    .F(spi_slave_ctrl_io_apb_PRDATA[0]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[0]),
    .I1(bridge_interruptCtrl_txIntEnable),
    .I2(spi_pwm_1_apb_m_PADDR[3]),
    .I3(spi_pwm_1_apb_m_PADDR[2]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_0_s.INIT=16'h0C0A;
  LUT4 n166_s2 (
    .F(n166_6),
    .I0(n218_6),
    .I1(spi_pwm_1_apb_m_PWDATA_1_6),
    .I2(n2417_11),
    .I3(bridge_interruptCtrl_ssEnabledIntEnable) 
);
defparam n166_s2.INIT=16'h7F00;
  LUT2 n218_s1 (
    .F(n218_4),
    .I0(spi_pwm_1_apb_m_PWRITE),
    .I1(apb_operation_phase[1]) 
);
defparam n218_s1.INIT=4'h8;
  LUT4 n222_s1 (
    .F(n222_5),
    .I0(spi_pwm_1_apb_m_PADDR[2]),
    .I1(spi_pwm_1_apb_m_PADDR[3]),
    .I2(spi_pwm_1_apb_m_PWRITE),
    .I3(apb_operation_phase[1]) 
);
defparam n222_s1.INIT=16'h4000;
  LUT4 n218_s2 (
    .F(n218_6),
    .I0(spi_pwm_1_apb_m_PADDR[3]),
    .I1(spi_pwm_1_apb_m_PADDR[2]),
    .I2(spi_pwm_1_apb_m_PWRITE),
    .I3(apb_operation_phase[1]) 
);
defparam n218_s2.INIT=16'h4000;
  LUT3 spi_slave_ctrl_io_apb_PRDATA_7_s0 (
    .F(spi_slave_ctrl_io_apb_PRDATA[7]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[7]),
    .I1(spi_pwm_1_apb_m_PADDR[2]),
    .I2(spi_pwm_1_apb_m_PADDR[3]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_7_s0.INIT=8'h02;
  LUT3 spi_slave_ctrl_io_apb_PRDATA_6_s0 (
    .F(spi_slave_ctrl_io_apb_PRDATA[6]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[6]),
    .I1(spi_pwm_1_apb_m_PADDR[2]),
    .I2(spi_pwm_1_apb_m_PADDR[3]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_6_s0.INIT=8'h02;
  LUT3 spi_slave_ctrl_io_apb_PRDATA_5_s0 (
    .F(spi_slave_ctrl_io_apb_PRDATA[5]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[5]),
    .I1(spi_pwm_1_apb_m_PADDR[2]),
    .I2(spi_pwm_1_apb_m_PADDR[3]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_5_s0.INIT=8'h02;
  LUT3 spi_slave_ctrl_io_apb_PRDATA_4_s0 (
    .F(spi_slave_ctrl_io_apb_PRDATA[4]),
    .I0(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[4]),
    .I1(spi_pwm_1_apb_m_PADDR[2]),
    .I2(spi_pwm_1_apb_m_PADDR[3]) 
);
defparam spi_slave_ctrl_io_apb_PRDATA_4_s0.INIT=8'h02;
  DFFCE bridge_interruptCtrl_txIntEnable_s0 (
    .Q(bridge_interruptCtrl_txIntEnable),
    .D(spi_pwm_1_apb_m_PWDATA_0),
    .CLK(osc_oscout),
    .CE(n218_6),
    .CLEAR(reset_d) 
);
  DFFCE bridge_interruptCtrl_rxIntEnable_s0 (
    .Q(bridge_interruptCtrl_rxIntEnable),
    .D(spi_pwm_1_apb_m_PWDATA_1),
    .CLK(osc_oscout),
    .CE(n218_6),
    .CLEAR(reset_d) 
);
  DFFCE bridge_interruptCtrl_ssEnabledIntEnable_s0 (
    .Q(bridge_interruptCtrl_ssEnabledIntEnable),
    .D(spi_pwm_1_apb_m_PWDATA_2),
    .CLK(osc_oscout),
    .CE(n218_6),
    .CLEAR(reset_d) 
);
  DFFCE bridge_interruptCtrl_ssDisabledIntEnable_s0 (
    .Q(bridge_interruptCtrl_ssDisabledIntEnable),
    .D(spi_pwm_1_apb_m_PWDATA_3),
    .CLK(osc_oscout),
    .CE(n218_6),
    .CLEAR(reset_d) 
);
  DFFRE _zz_io_kind_cpol_s0 (
    .Q(_zz_io_kind_cpol),
    .D(apb_m_PWDATA_0_27),
    .CLK(osc_oscout),
    .CE(n222_5),
    .RESET(apb_m_PWDATA_0_13) 
);
  DFFE _zz_io_kind_cpha_s0 (
    .Q(_zz_io_kind_cpha),
    .D(spi_pwm_1_apb_m_PWDATA_1),
    .CLK(osc_oscout),
    .CE(n222_5) 
);
  DFFCE bridge_rxLogic_listen_s0 (
    .Q(bridge_rxLogic_listen),
    .D(spi_pwm_1_apb_m_PWDATA_15),
    .CLK(osc_oscout),
    .CE(n218_6),
    .CLEAR(reset_d) 
);
  DFFP spiCtrl_io_ssFilted_regNext_s0 (
    .Q(spiCtrl_io_ssFilted_regNext),
    .D(spiCtrl_io_ssFilted),
    .CLK(osc_oscout),
    .PRESET(reset_d) 
);
  DFFCE bridge_interruptCtrl_ssEnabledInt_s1 (
    .Q(bridge_interruptCtrl_ssEnabledInt),
    .D(n166_6),
    .CLK(osc_oscout),
    .CE(bridge_interruptCtrl_ssEnabledInt_8),
    .CLEAR(reset_d) 
);
defparam bridge_interruptCtrl_ssEnabledInt_s1.INIT=1'b0;
  DFFCE bridge_interruptCtrl_ssDisabledInt_s1 (
    .Q(bridge_interruptCtrl_ssDisabledInt),
    .D(bridge_interruptCtrl_ssDisabledIntEnable),
    .CLK(osc_oscout),
    .CE(bridge_interruptCtrl_ssDisabledInt_8),
    .CLEAR(reset_d) 
);
defparam bridge_interruptCtrl_ssDisabledInt_s1.INIT=1'b0;
  SpiSlaveCtrl spiCtrl (
    .osc_oscout(osc_oscout),
    .reset_d(reset_d),
    ._zz_io_kind_cpol(_zz_io_kind_cpol),
    ._zz_io_kind_cpha(_zz_io_kind_cpha),
    .buffers_0(buffers_0),
    .buffers_0_2(buffers_0_4),
    .buffers_0_3(buffers_0_5),
    .bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[7:0]),
    .spiCtrl_io_rx_valid(spiCtrl_io_rx_valid),
    .counter_willOverflowIfInc(counter_willOverflowIfInc),
    .spi_slave_ctrl_io_spi_miso_write(spi_slave_ctrl_io_spi_miso_write),
    .counter_willOverflow_regNext_5(counter_willOverflow_regNext_5),
    .io_spi_sclk_buffercc_io_dataOut(io_spi_sclk_buffercc_io_dataOut),
    .spiCtrl_io_ssFilted(spiCtrl_io_ssFilted),
    .io_spi_mosi_buffercc_io_dataOut(io_spi_mosi_buffercc_io_dataOut),
    .spiCtrl_io_rx_payload(spiCtrl_io_rx_payload[7:0])
);
  StreamFifo bridge_txLogic_streamUnbuffered_queueWithAvailability (
    .osc_oscout(osc_oscout),
    .reset_d(reset_d),
    .apb_m_PWDATA_0_27(apb_m_PWDATA_0_27),
    .apb_m_PWDATA_0_29(apb_m_PWDATA_0_29),
    .apb_m_PWDATA_2_15(apb_m_PWDATA_2_15),
    .apb_m_PWDATA_3_15(apb_m_PWDATA_3_15),
    .apb_m_PWDATA_4_14(apb_m_PWDATA_4_14),
    .apb_m_PWDATA_5_14(apb_m_PWDATA_5_14),
    .apb_m_PWDATA_6_14(apb_m_PWDATA_6_14),
    .apb_m_PWDATA_7_14(apb_m_PWDATA_7_14),
    .apb_m_PWDATA_0_31(apb_m_PWDATA_0_31),
    .apb_m_PWDATA_0_33(apb_m_PWDATA_0_33),
    .apb_m_PWDATA_0_35(apb_m_PWDATA_0_35),
    .n218_4(n218_4),
    .counter_willOverflow_regNext_5(counter_willOverflow_regNext_5),
    .counter_willOverflowIfInc(counter_willOverflowIfInc),
    .spiCtrl_io_ssFilted(spiCtrl_io_ssFilted),
    .spi_pwm_1_apb_m_PWDATA(spi_pwm_1_apb_m_PWDATA_1),
    .spi_pwm_1_apb_m_PADDR(spi_pwm_1_apb_m_PADDR[3:2]),
    .logic_pushing(logic_pushing),
    .when_Stream_l1021_5(when_Stream_l1021_5),
    .bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload(bridge_txLogic_streamUnbuffered_queueWithAvailability_io_pop_payload[7:0]),
    .logic_pushPtr_value(logic_pushPtr_value[1:0])
);
  StreamFifo_0 spiCtrl_io_rx_takeWhen_queueWithOccupancy (
    .osc_oscout(osc_oscout),
    .reset_d(reset_d),
    .spiCtrl_io_rx_valid(spiCtrl_io_rx_valid),
    .bridge_rxLogic_listen(bridge_rxLogic_listen),
    .spi_pwm_1_apb_m_PWRITE(spi_pwm_1_apb_m_PWRITE),
    .spiCtrl_io_rx_payload(spiCtrl_io_rx_payload[7:0]),
    .spi_pwm_1_apb_m_PADDR(spi_pwm_1_apb_m_PADDR[3:2]),
    .apb_operation_phase(apb_operation_phase[1]),
    .logic_risingOccupancy(logic_risingOccupancy),
    ._zz_io_pop_valid(_zz_io_pop_valid),
    .logic_pushing_4(logic_pushing_4),
    .spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload(spiCtrl_io_rx_takeWhen_queueWithOccupancy_io_pop_payload[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Apb3SpiSlaveCtrl */
module SPI_PWM_Top (
  spi_pins_sclk,
  spi_pins_mosi,
  spi_pins_ss,
  pwm_out_ch0,
  pwm_out_ch1,
  pwm_out_ch2,
  pwm_out_ch3,
  pwm_out_ch4,
  pwm_out_ch5,
  pwm_out_ch6,
  pwm_out_ch7,
  spi_pins_miso,
  reset
)
;
input spi_pins_sclk;
input spi_pins_mosi;
input spi_pins_ss;
output pwm_out_ch0;
output pwm_out_ch1;
output pwm_out_ch2;
output pwm_out_ch3;
output pwm_out_ch4;
output pwm_out_ch5;
output pwm_out_ch6;
output pwm_out_ch7;
inout spi_pins_miso;
input reset;
wire spi_pins_sclk_d;
wire spi_pins_mosi_d;
wire spi_pins_ss_d;
wire reset_d;
wire osc_oscout;
wire pwm_out_ch0_d;
wire pwm_out_ch1_d;
wire pwm_out_ch2_d;
wire pwm_out_ch3_d;
wire pwm_out_ch4_d;
wire pwm_out_ch5_d;
wire pwm_out_ch6_d;
wire pwm_out_ch7_d;
wire apb_m_PWDATA_0_13;
wire spi_pwm_1_apb_m_PWDATA_1_6;
wire n2417_11;
wire apb_m_PWDATA_7_14;
wire apb_m_PWDATA_6_14;
wire apb_m_PWDATA_5_14;
wire apb_m_PWDATA_4_14;
wire apb_m_PWDATA_3_15;
wire apb_m_PWDATA_2_15;
wire apb_m_PWDATA_0_27;
wire apb_m_PWDATA_0_29;
wire apb_m_PWDATA_0_31;
wire apb_m_PWDATA_0_33;
wire apb_m_PWDATA_0_35;
wire spi_pwm_1_apb_m_PWRITE;
wire buffers_0;
wire buffers_0_6;
wire buffers_0_7;
wire bridge_interruptCtrl_txIntEnable;
wire bridge_interruptCtrl_rxIntEnable;
wire bridge_interruptCtrl_ssEnabledInt;
wire bridge_interruptCtrl_ssDisabledInt;
wire n222_5;
wire spi_slave_ctrl_io_spi_miso_write;
wire io_spi_sclk_buffercc_io_dataOut;
wire spiCtrl_io_ssFilted;
wire io_spi_mosi_buffercc_io_dataOut;
wire logic_pushing;
wire when_Stream_l1021_5;
wire logic_risingOccupancy;
wire _zz_io_pop_valid;
wire logic_pushing_4;
wire [1:1] apb_operation_phase;
wire [3:2] spi_pwm_1_apb_m_PADDR;
wire [15:0] spi_pwm_1_apb_m_PWDATA;
wire [7:0] spi_slave_ctrl_io_apb_PRDATA;
wire [1:0] logic_pushPtr_value;
wire VCC;
wire GND;
  IBUF spi_pins_sclk_ibuf (
    .O(spi_pins_sclk_d),
    .I(spi_pins_sclk) 
);
  IBUF spi_pins_mosi_ibuf (
    .O(spi_pins_mosi_d),
    .I(spi_pins_mosi) 
);
  IBUF spi_pins_ss_ibuf (
    .O(spi_pins_ss_d),
    .I(spi_pins_ss) 
);
  IBUF reset_ibuf (
    .O(reset_d),
    .I(reset) 
);
  TBUF spi_pins_miso_s1 (
    .O(spi_pins_miso),
    .I(spi_slave_ctrl_io_spi_miso_write),
    .OEN(spiCtrl_io_ssFilted) 
);
  OBUF pwm_out_ch0_obuf (
    .O(pwm_out_ch0),
    .I(pwm_out_ch0_d) 
);
  OBUF pwm_out_ch1_obuf (
    .O(pwm_out_ch1),
    .I(pwm_out_ch1_d) 
);
  OBUF pwm_out_ch2_obuf (
    .O(pwm_out_ch2),
    .I(pwm_out_ch2_d) 
);
  OBUF pwm_out_ch3_obuf (
    .O(pwm_out_ch3),
    .I(pwm_out_ch3_d) 
);
  OBUF pwm_out_ch4_obuf (
    .O(pwm_out_ch4),
    .I(pwm_out_ch4_d) 
);
  OBUF pwm_out_ch5_obuf (
    .O(pwm_out_ch5),
    .I(pwm_out_ch5_d) 
);
  OBUF pwm_out_ch6_obuf (
    .O(pwm_out_ch6),
    .I(pwm_out_ch6_d) 
);
  OBUF pwm_out_ch7_obuf (
    .O(pwm_out_ch7),
    .I(pwm_out_ch7_d) 
);
  Gowin_OSC osc (
    .osc_oscout(osc_oscout)
);
  SPI_PWM spi_pwm_1 (
    .osc_oscout(osc_oscout),
    .reset_d(reset_d),
    .io_spi_sclk_buffercc_io_dataOut(io_spi_sclk_buffercc_io_dataOut),
    .spiCtrl_io_ssFilted(spiCtrl_io_ssFilted),
    .n222_5(n222_5),
    .io_spi_mosi_buffercc_io_dataOut(io_spi_mosi_buffercc_io_dataOut),
    .when_Stream_l1021_5(when_Stream_l1021_5),
    .bridge_interruptCtrl_txIntEnable(bridge_interruptCtrl_txIntEnable),
    ._zz_io_pop_valid(_zz_io_pop_valid),
    .logic_risingOccupancy(logic_risingOccupancy),
    .logic_pushing_4(logic_pushing_4),
    .bridge_interruptCtrl_rxIntEnable(bridge_interruptCtrl_rxIntEnable),
    .bridge_interruptCtrl_ssEnabledInt(bridge_interruptCtrl_ssEnabledInt),
    .bridge_interruptCtrl_ssDisabledInt(bridge_interruptCtrl_ssDisabledInt),
    .logic_pushing(logic_pushing),
    .spi_pins_sclk_d(spi_pins_sclk_d),
    .spi_pins_mosi_d(spi_pins_mosi_d),
    .spi_pins_ss_d(spi_pins_ss_d),
    .spi_slave_ctrl_io_apb_PRDATA(spi_slave_ctrl_io_apb_PRDATA[7:0]),
    .logic_pushPtr_value(logic_pushPtr_value[1:0]),
    .pwm_out_ch0_d(pwm_out_ch0_d),
    .pwm_out_ch1_d(pwm_out_ch1_d),
    .pwm_out_ch2_d(pwm_out_ch2_d),
    .pwm_out_ch3_d(pwm_out_ch3_d),
    .pwm_out_ch4_d(pwm_out_ch4_d),
    .pwm_out_ch5_d(pwm_out_ch5_d),
    .pwm_out_ch6_d(pwm_out_ch6_d),
    .pwm_out_ch7_d(pwm_out_ch7_d),
    .apb_m_PWDATA_0_13(apb_m_PWDATA_0_13),
    .spi_pwm_1_apb_m_PWDATA_1_6(spi_pwm_1_apb_m_PWDATA_1_6),
    .n2417_11(n2417_11),
    .apb_m_PWDATA_7_14(apb_m_PWDATA_7_14),
    .apb_m_PWDATA_6_14(apb_m_PWDATA_6_14),
    .apb_m_PWDATA_5_14(apb_m_PWDATA_5_14),
    .apb_m_PWDATA_4_14(apb_m_PWDATA_4_14),
    .apb_m_PWDATA_3_15(apb_m_PWDATA_3_15),
    .apb_m_PWDATA_2_15(apb_m_PWDATA_2_15),
    .apb_m_PWDATA_0_27(apb_m_PWDATA_0_27),
    .apb_m_PWDATA_0_29(apb_m_PWDATA_0_29),
    .apb_m_PWDATA_0_31(apb_m_PWDATA_0_31),
    .apb_m_PWDATA_0_33(apb_m_PWDATA_0_33),
    .apb_m_PWDATA_0_35(apb_m_PWDATA_0_35),
    .spi_pwm_1_apb_m_PWRITE(spi_pwm_1_apb_m_PWRITE),
    .buffers_0(buffers_0),
    .buffers_0_0(buffers_0_6),
    .buffers_0_1(buffers_0_7),
    .apb_operation_phase(apb_operation_phase[1]),
    .spi_pwm_1_apb_m_PADDR(spi_pwm_1_apb_m_PADDR[3:2]),
    .spi_pwm_1_apb_m_PWDATA_0(spi_pwm_1_apb_m_PWDATA[0]),
    .spi_pwm_1_apb_m_PWDATA_1(spi_pwm_1_apb_m_PWDATA[1]),
    .spi_pwm_1_apb_m_PWDATA_2(spi_pwm_1_apb_m_PWDATA[2]),
    .spi_pwm_1_apb_m_PWDATA_3(spi_pwm_1_apb_m_PWDATA[3]),
    .spi_pwm_1_apb_m_PWDATA_15(spi_pwm_1_apb_m_PWDATA[15])
);
  Apb3SpiSlaveCtrl spi_slave_ctrl (
    .osc_oscout(osc_oscout),
    .reset_d(reset_d),
    .apb_m_PWDATA_0_27(apb_m_PWDATA_0_27),
    .apb_m_PWDATA_0_13(apb_m_PWDATA_0_13),
    .spi_pwm_1_apb_m_PWDATA_1_6(spi_pwm_1_apb_m_PWDATA_1_6),
    .n2417_11(n2417_11),
    .spi_pwm_1_apb_m_PWRITE(spi_pwm_1_apb_m_PWRITE),
    .buffers_0(buffers_0),
    .buffers_0_4(buffers_0_7),
    .buffers_0_5(buffers_0_6),
    .apb_m_PWDATA_0_29(apb_m_PWDATA_0_29),
    .apb_m_PWDATA_2_15(apb_m_PWDATA_2_15),
    .apb_m_PWDATA_3_15(apb_m_PWDATA_3_15),
    .apb_m_PWDATA_4_14(apb_m_PWDATA_4_14),
    .apb_m_PWDATA_5_14(apb_m_PWDATA_5_14),
    .apb_m_PWDATA_6_14(apb_m_PWDATA_6_14),
    .apb_m_PWDATA_7_14(apb_m_PWDATA_7_14),
    .apb_m_PWDATA_0_31(apb_m_PWDATA_0_31),
    .apb_m_PWDATA_0_33(apb_m_PWDATA_0_33),
    .apb_m_PWDATA_0_35(apb_m_PWDATA_0_35),
    .spi_pwm_1_apb_m_PWDATA_0(spi_pwm_1_apb_m_PWDATA[0]),
    .spi_pwm_1_apb_m_PWDATA_1(spi_pwm_1_apb_m_PWDATA[1]),
    .spi_pwm_1_apb_m_PWDATA_2(spi_pwm_1_apb_m_PWDATA[2]),
    .spi_pwm_1_apb_m_PWDATA_3(spi_pwm_1_apb_m_PWDATA[3]),
    .spi_pwm_1_apb_m_PWDATA_15(spi_pwm_1_apb_m_PWDATA[15]),
    .spi_pwm_1_apb_m_PADDR(spi_pwm_1_apb_m_PADDR[3:2]),
    .apb_operation_phase(apb_operation_phase[1]),
    .bridge_interruptCtrl_txIntEnable(bridge_interruptCtrl_txIntEnable),
    .bridge_interruptCtrl_rxIntEnable(bridge_interruptCtrl_rxIntEnable),
    .bridge_interruptCtrl_ssEnabledInt(bridge_interruptCtrl_ssEnabledInt),
    .bridge_interruptCtrl_ssDisabledInt(bridge_interruptCtrl_ssDisabledInt),
    .n222_5(n222_5),
    .spi_slave_ctrl_io_spi_miso_write(spi_slave_ctrl_io_spi_miso_write),
    .io_spi_sclk_buffercc_io_dataOut(io_spi_sclk_buffercc_io_dataOut),
    .spiCtrl_io_ssFilted(spiCtrl_io_ssFilted),
    .io_spi_mosi_buffercc_io_dataOut(io_spi_mosi_buffercc_io_dataOut),
    .logic_pushing(logic_pushing),
    .when_Stream_l1021_5(when_Stream_l1021_5),
    .logic_risingOccupancy(logic_risingOccupancy),
    ._zz_io_pop_valid(_zz_io_pop_valid),
    .logic_pushing_4(logic_pushing_4),
    .spi_slave_ctrl_io_apb_PRDATA(spi_slave_ctrl_io_apb_PRDATA[7:0]),
    .logic_pushPtr_value(logic_pushPtr_value[1:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* SPI_PWM_Top */
