{"title":"PMOVZX â€” Packed Move with Zero Extend","fields":[{"name":"Instruction Modes","value":"`PMOVZXBW xmm1, xmm2/m64`\n`PMOVZXBD xmm1, xmm2/m32`\n`PMOVZXBQ xmm1, xmm2/m16`\n`PMOVZXWD xmm1, xmm2/m64`\n`PMOVZXWQ xmm1, xmm2/m32`\n`PMOVZXDQ xmm1, xmm2/m64`\n`VPMOVZXBW xmm1, xmm2/m64`\n`VPMOVZXBD xmm1, xmm2/m32`\n`VPMOVZXBQ xmm1, xmm2/m16`\n`VPMOVZXWD xmm1, xmm2/m64`\n`VPMOVZXWQ xmm1, xmm2/m32`\n`VPMOVZXDQ xmm1, xmm2/m64`\n`VPMOVZXBW ymm1, xmm2/m128`\n`VPMOVZXBD ymm1, xmm2/m64`\n`VPMOVZXBQ ymm1, xmm2/m32`\n`VPMOVZXWD ymm1, xmm2/m128`\n`VPMOVZXWQ ymm1, xmm2/m64`\n`VPMOVZXDQ ymm1, xmm2/m128`\n`VPMOVZXBW xmm1 {k1}{z}, xmm2/m64`\n`VPMOVZXBW ymm1 {k1}{z}, xmm2/m128`\n`VPMOVZXBW zmm1 {k1}{z}, ymm2/m256`\n`VPMOVZXBD xmm1 {k1}{z}, xmm2/m32`\n`VPMOVZXBD ymm1 {k1}{z}, xmm2/m64`\n`VPMOVZXBD zmm1 {k1}{z}, xmm2/m128`\n`VPMOVZXBQ xmm1 {k1}{z}, xmm2/m16`\n`VPMOVZXBQ ymm1 {k1}{z}, xmm2/m32`\n`VPMOVZXBQ zmm1 {k1}{z}, xmm2/m64`\n`VPMOVZXWD xmm1 {k1}{z}, xmm2/m64`\n`VPMOVZXWD ymm1 {k1}{z}, xmm2/m128`\n`VPMOVZXWD zmm1 {k1}{z}, ymm2/m256`\n`VPMOVZXWQ xmm1 {k1}{z}, xmm2/m32`\n`VPMOVZXWQ ymm1 {k1}{z}, xmm2/m64`\n`VPMOVZXWQ zmm1 {k1}{z}, xmm2/m128`\n`VPMOVZXDQ xmm1 {k1}{z}, xmm2/m64`\n`VPMOVZXDQ ymm1 {k1}{z}, xmm2/m128`\n`VPMOVZXDQ zmm1 {k1}{z}, ymm2/m256`"},{"name":"Description","value":"Legacy, VEX and EVEX encoded versions: Packed byte, word, or dword integers starting from the low bytes of the source operand (second operand) are zero extended to word, dword, or quadword integers and stored in packed signed bytes the destination operand."},{"name":"\u200b","value":"128-bit Legacy SSE version: Bits (MAXVL-1:128) of the corresponding destination register remain unchanged."},{"name":"\u200b","value":"VEX.128 encoded version: Bits (MAXVL-1:128) of the corresponding destination register are zeroed."},{"name":"\u200b","value":"VEX.256 encoded version: Bits (MAXVL-1:256) of the corresponding destination register are zeroed."},{"name":"\u200b","value":"EVEX encoded versions: Packed dword integers starting from the low bytes of the source operand (second operand) are zero extended to quadword integers and stored to the destination operand under the writemask.The destination register is XMM, YMM or ZMM Register."},{"name":"\u200b","value":"Note: VEX.vvvv and EVEX.vvvv are reserved and must be 1111b otherwise instructions will #UD."},{"name":"C/C++ Intrinsics","value":"`VPMOVZXBW __m512i _mm512_cvtepu8_epi16(__m256i a);\n`"},{"name":"\u200b","value":"`VPMOVZXBW __m512i _mm512_mask_cvtepu8_epi16(__m512i a, __mmask32 k, __m256i b);\n`"},{"name":"\u200b","value":"`VPMOVZXBW __m512i _mm512_maskz_cvtepu8_epi16( __mmask32 k, __m256i b);\n`"},{"name":"\u200b","value":"`VPMOVZXBD __m512i _mm512_cvtepu8_epi32(__m128i a);\n`"},{"name":"\u200b","value":"`VPMOVZXBD __m512i _mm512_mask_cvtepu8_epi32(__m512i a, __mmask16 k, __m128i b);\n`"},{"name":"\u200b","value":"`VPMOVZXBD __m512i _mm512_maskz_cvtepu8_epi32( __mmask16 k, __m128i b);\n`"},{"name":"\u200b","value":"`VPMOVZXBQ __m512i _mm512_cvtepu8_epi64(__m128i a);\n`"},{"name":"\u200b","value":"`VPMOVZXBQ __m512i _mm512_mask_cvtepu8_epi64(__m512i a, __mmask8 k, __m128i b);\n`"},{"name":"\u200b","value":"`VPMOVZXBQ __m512i _mm512_maskz_cvtepu8_epi64( __mmask8 k, __m128i a);\n`"},{"name":"\u200b","value":"`VPMOVZXDQ __m512i _mm512_cvtepu32_epi64(__m256i a);\n`"},{"name":"\u200b","value":"`VPMOVZXDQ __m512i _mm512_mask_cvtepu32_epi64(__m512i a, __mmask8 k, __m256i b);\n`"},{"name":"\u200b","value":"`VPMOVZXDQ __m512i _mm512_maskz_cvtepu32_epi64( __mmask8 k, __m256i a);\n`"},{"name":"\u200b","value":"`VPMOVZXWD __m512i _mm512_cvtepu16_epi32(__m128i a);\n`"},{"name":"\u200b","value":"`VPMOVZXWD __m512i _mm512_mask_cvtepu16_epi32(__m512i a, __mmask16 k, __m128i b);\n`"},{"name":"\u200b","value":"`VPMOVZXWD __m512i _mm512_maskz_cvtepu16_epi32(__mmask16 k, __m128i a);\n`"},{"name":"\u200b","value":"`VPMOVZXWQ __m512i _mm512_cvtepu16_epi64(__m256i a);\n`"},{"name":"\u200b","value":"(38 more)"},{"name":"CPUID Flags","value":"SSE4_1"}],"color":65535,"footer":{"text":"Thanks to Felix Cloutier for the online x86 reference"}}