From 8ca23e93d178ed2bc115eb32059ae892c73204c9 Mon Sep 17 00:00:00 2001
From: David Daney <david.daney@cavium.com>
Date: Wed, 3 Oct 2012 11:05:21 -0700
Subject: [PATCH 064/974] MIPS: OCTEON: Add driver for OCTEON PCI console.

Shows up as /dev/ttyPCIx.

Signed-off-by: David Daney <david.daney@cavium.com>
Signed-off-by: Leonid Rosenboim <lrosenboim@caviumnetworks.com>
[Original patch taken from Cavium SDK 3.1.2-568]
Signed-off-by: Quanyang Wang <quanyang.wang@windriver.com>
---
 arch/mips/cavium-octeon/Makefile             |   1 +
 arch/mips/cavium-octeon/octeon-pci-console.c | 349 +++++++++++++++++++++++++++
 arch/mips/cavium-octeon/setup.c              |   7 +-
 arch/mips/include/asm/octeon/octeon.h        |   2 +
 4 files changed, 355 insertions(+), 4 deletions(-)
 create mode 100644 arch/mips/cavium-octeon/octeon-pci-console.c

diff --git a/arch/mips/cavium-octeon/Makefile b/arch/mips/cavium-octeon/Makefile
index a7c873d..a507be7 100644
--- a/arch/mips/cavium-octeon/Makefile
+++ b/arch/mips/cavium-octeon/Makefile
@@ -15,6 +15,7 @@ CFLAGS_setup.o = -I$(src)/../../../scripts/dtc/libfdt
 obj-y := cpu.o setup.o serial.o octeon-platform.o octeon-irq.o csrc-octeon.o
 obj-y += dma-octeon.o flash_setup.o
 obj-y += csrc-octeon-ptp.o
+obj-y += octeon-pci-console.o
 obj-y += octeon-memcpy.o
 obj-y += executive/
 
diff --git a/arch/mips/cavium-octeon/octeon-pci-console.c b/arch/mips/cavium-octeon/octeon-pci-console.c
new file mode 100644
index 0000000..0e3f59b
--- /dev/null
+++ b/arch/mips/cavium-octeon/octeon-pci-console.c
@@ -0,0 +1,349 @@
+/*
+ * This file is subject to the terms and conditions of the GNU General Public
+ * License.  See the file "COPYING" in the main directory of this archive
+ * for more details.
+ *
+ * Copyright (C) 2006-2012 Cavium, Inc.
+ *
+ * octeon_pci_console uses a protocol for sending and receiving byte
+ * streams through in-memory ring buffers.  The typical use case is to
+ * have a pseudo-tty like driver/program running on a host machine that
+ * services the buffers via a PCI link.  This driver implements the
+ * client side of the protocol when the OCTEON SOC is in PCI target
+ * mode.
+ */
+#include <linux/console.h>
+#include <linux/mutex.h>
+#include <linux/tty.h>
+#include <linux/tty_driver.h>
+#include <linux/tty_flip.h>
+
+#include <asm/byteorder.h>
+#include <asm/io.h>
+
+#include <asm/octeon/octeon.h>
+
+#define OCTEON_PCI_CONSOLE_MAJOR_VERSION    1
+#define OCTEON_PCI_CONSOLE_MINOR_VERSION    0
+
+#define OCTEON_PCI_CONSOLE_BLOCK_NAME   "__pci_console"
+
+struct octeon_pci_console_rings {
+#ifdef __BIG_ENDIAN
+	u64 input_base_addr;
+	volatile u32 input_read_index;
+	volatile u32 input_write_index;
+	u64 output_base_addr;
+	volatile u32 output_read_index;
+	volatile u32 output_write_index;
+	u32 unused;
+	u32 buf_size;
+#else /* __LITTLE_ENDIAN */
+	u64 input_base_addr;
+
+	volatile u32 input_write_index;
+	volatile u32 input_read_index;
+
+	u64 output_base_addr;
+
+	volatile u32 output_write_index;
+	volatile u32 output_read_index;
+
+	u32 buf_size;
+	u32 unused;
+#endif
+};
+
+struct octeon_pci_console_desc {
+#ifdef __BIG_ENDIAN
+	u32 major_version;
+	u32 minor_version;
+	u32 lock;
+	u32 flags;
+	u32 num_consoles;
+	u32 pad;
+#else /* __LITTLE_ENDIAN */
+	u32 minor_version;
+	u32 major_version;
+
+	u32 flags;
+	u32 lock;
+
+	u32 pad;
+	u32 num_consoles;
+#endif
+	/* Array of addresses of struct octeon_pci_console_rings structures */
+	uint64_t console_addr_array[0];
+	/* Implicit storage for console_addr_array */
+};
+
+struct octeon_pci_console {
+	struct console con;
+	struct tty_driver *ttydrv;
+	struct mutex lock;
+	struct octeon_pci_console_rings *rings;
+	/* Pointers to the ring memory refered to in rings. */
+	u8 *input_ring;
+	u8 *output_ring;
+	struct timer_list poll_timer;
+	int open_count;
+	int index;
+};
+
+static struct octeon_pci_console octeon_pci_console;
+
+#ifdef __BIG_ENDIAN
+#define copy_to_ring memcpy
+#else /* __LITTLE_ENDIAN */
+/* console buffers are scrambled for __LITTLE_ENDIAN */
+static void copy_to_ring(u8 *dst, const u8 *src, unsigned int n)
+{
+	while (n) {
+		u8 *pd = (u8 *)((unsigned long)dst ^ 7);
+		*pd = *src;
+		n--;
+		dst++;
+		src++;
+	}
+}
+#endif
+
+/*
+ * Write all the data, possibly spinning waiting for the reader to
+ * free buffer space.
+ */
+static void octeon_pci_console_lowlevel_write(struct octeon_pci_console *opc,
+					      const char *str, unsigned int len)
+{
+	u32 s = opc->rings->buf_size;
+	mutex_lock(&opc->lock);
+	while (len > 0) {
+		u32 r =  opc->rings->output_read_index;
+		u32 w =  opc->rings->output_write_index;
+		u32 a = ((s - 1) - (w - r)) % s;
+		unsigned int n;
+
+		if (!a)
+			continue;
+		if (r <= w)
+			n = min(a, min(len, s - w));
+		else
+			n = min(a, min(len, r - w));
+
+		copy_to_ring(opc->output_ring + w, str, n);
+		len -= n;
+		str += n;
+		w = (w + n) % s;
+		wmb();
+		opc->rings->output_write_index = w;
+		wmb();
+	}
+	mutex_unlock(&opc->lock);
+}
+
+static void octeon_pci_console_write(struct console *con, const char *str,
+				     unsigned len)
+{
+	octeon_pci_console_lowlevel_write(con->data, str, len);
+}
+
+static struct tty_driver *octeon_pci_console_device(struct console *con,
+						    int *index)
+{
+	struct octeon_pci_console  *opc = con->data;
+	*index = 0;
+	return opc->ttydrv;
+}
+
+static int octeon_pci_console_setup0(struct octeon_pci_console *opc)
+{
+	struct octeon_pci_console_desc *opcd;
+
+	if (!opc->rings) {
+		const struct cvmx_bootmem_named_block_desc *block_desc =
+			cvmx_bootmem_find_named_block(OCTEON_PCI_CONSOLE_BLOCK_NAME);
+		if (block_desc == NULL || block_desc->base_addr == 0)
+			goto fail;
+
+		opcd = phys_to_virt(block_desc->base_addr);
+		/*
+		 * We only work with version 1.0 of the protocol (the
+		 * only one that exists).
+		 */
+		if (opcd->major_version != 1 || opcd->minor_version != 0)
+			goto fail;
+
+		if (opcd->console_addr_array[opc->index])
+			opc->rings = phys_to_virt(opcd->console_addr_array[opc->index]);
+		else
+			goto fail;
+		mutex_init(&octeon_pci_console.lock);
+		opc->input_ring = phys_to_virt(opc->rings->input_base_addr);
+		opc->output_ring = phys_to_virt(opc->rings->output_base_addr);
+	}
+	return 0;
+fail:
+	return -1;
+}
+
+static int octeon_pci_console_setup(struct console *con, char *arg)
+{
+	struct octeon_pci_console *opc = con->data;
+	octeon_write_lcd("pci cons");
+	if (octeon_pci_console_setup0(opc)) {
+		octeon_write_lcd("pci fail");
+		return -1;
+	}
+	return 0;
+}
+
+void octeon_pci_console_init(const char *arg)
+{
+	memset(&octeon_pci_console, 0, sizeof(octeon_pci_console));
+	strcpy(octeon_pci_console.con.name, "pci");
+	octeon_pci_console.con.write = octeon_pci_console_write;
+	octeon_pci_console.con.device = octeon_pci_console_device;
+	octeon_pci_console.con.setup = octeon_pci_console_setup;
+	octeon_pci_console.con.data = &octeon_pci_console;
+	if (arg && (arg[3] >= '0') && (arg[3] <= '9'))
+		sscanf(arg + 3, "%d", &octeon_pci_console.index);
+	else
+		octeon_pci_console.index = 0;
+	register_console(&octeon_pci_console.con);
+}
+
+/*
+ * called by a timer to poll the PCI device for input data
+ */
+static void octeon_pci_console_read_poll(unsigned long arg)
+{
+	struct tty_struct *tty = (struct tty_struct *) arg;
+	struct octeon_pci_console  *opc = tty->driver->driver_state;
+	int nr;
+	u32 s = opc->rings->buf_size;
+	u32 r =  opc->rings->input_read_index;
+	u32 w =  opc->rings->input_write_index;
+	u32 a = (w - r) % s;
+#ifdef __LITTLE_ENDIAN
+	int i;
+	u8 buffer[32];
+#endif
+	while (a > 0) {
+		u8 *buf;
+		unsigned int n;
+		if (r > w)
+			n = min(a, s - r);
+		else
+			n = min(a, w - r);
+#ifdef __LITTLE_ENDIAN
+		n = min_t(unsigned int, n, sizeof(buffer));
+		for (i = 0; i < n; i++) {
+			u8 *ps = (u8 *)((unsigned long)(opc->input_ring + r + i) ^ 7);
+			buffer[i] = *ps;
+		}
+		buf = buffer;
+#else /*  __BIG_ENDIAN */
+		buf = opc->input_ring + r;
+#endif
+		nr = tty_insert_flip_string(tty->port, buf, n);
+		if (!nr)
+			break;
+		r = (r + nr) % s;
+		a -= nr;
+		tty_flip_buffer_push(tty->port);
+	}
+	opc->rings->input_read_index = r;
+	wmb();
+
+	mod_timer(&opc->poll_timer, jiffies + 1);
+}
+
+static int octeon_pci_console_tty_open(struct tty_struct *tty,
+				       struct file *filp)
+{
+	struct octeon_pci_console  *opc = tty->driver->driver_state;
+	opc->open_count++;
+	if (opc->open_count == 1) {
+		init_timer(&opc->poll_timer);
+		opc->poll_timer.data = (unsigned long) tty;
+		opc->poll_timer.function = octeon_pci_console_read_poll;
+		mod_timer(&opc->poll_timer, jiffies + 1);
+	}
+	return 0;
+}
+
+static void octeon_pci_console_tty_close(struct tty_struct *tty,
+					 struct file *filp)
+{
+	struct octeon_pci_console  *opc = tty->driver->driver_state;
+	opc->open_count--;
+	if (opc->open_count == 0)
+		del_timer(&opc->poll_timer);
+}
+
+static int octeon_pci_console_tty_write(struct tty_struct *tty,
+					const unsigned char *buf,
+					int count)
+{
+	struct octeon_pci_console  *opc = tty->driver->driver_state;
+	octeon_pci_console_lowlevel_write(opc, buf, count);
+	return count;
+}
+
+static void octeon_pci_console_tty_send_xchar(struct tty_struct *tty, char ch)
+{
+	struct octeon_pci_console  *opc = tty->driver->driver_state;
+	octeon_pci_console_lowlevel_write(opc, &ch, 1);
+}
+
+/*
+ * Room available for output.  Assume maximum buffer size is
+ * available, we will spin if it is not.
+ */
+static int octeon_pci_console_tty_write_room(struct tty_struct *tty)
+{
+	struct octeon_pci_console  *opc = tty->driver->driver_state;
+	return opc->rings->buf_size - 1;
+}
+
+static int octeon_pci_console_tty_chars_in_buffer(struct tty_struct *tty)
+{
+	return 0;
+}
+
+static const struct tty_operations octeon_pci_tty_ops = {
+	.open = octeon_pci_console_tty_open,
+	.close = octeon_pci_console_tty_close,
+	.write = octeon_pci_console_tty_write,
+	.write_room = octeon_pci_console_tty_write_room,
+	.send_xchar = octeon_pci_console_tty_send_xchar,
+	.chars_in_buffer = octeon_pci_console_tty_chars_in_buffer,
+};
+
+static __init int octeon_pci_console_module_init(void)
+{
+	octeon_pci_console.ttydrv = alloc_tty_driver(1);
+	if (!octeon_pci_console.ttydrv)
+		return 0;
+	if (octeon_pci_console_setup0(&octeon_pci_console)) {
+		pr_err("ERROR: octeon_pci_console_setup0 failed.\n");
+		return -ENODEV;
+	}
+
+	octeon_pci_console.ttydrv->owner = THIS_MODULE;
+	octeon_pci_console.ttydrv->driver_name = "octeon_pci_console";
+	octeon_pci_console.ttydrv->name = "ttyPCI";
+	octeon_pci_console.ttydrv->type = TTY_DRIVER_TYPE_SERIAL;
+	octeon_pci_console.ttydrv->subtype = SERIAL_TYPE_NORMAL;
+	octeon_pci_console.ttydrv->flags = TTY_DRIVER_REAL_RAW;
+	octeon_pci_console.ttydrv->major = 4;
+	octeon_pci_console.ttydrv->minor_start = 96;
+	octeon_pci_console.ttydrv->init_termios = tty_std_termios;
+	octeon_pci_console.ttydrv->init_termios.c_cflag =
+		B9600 | CS8 | CREAD | HUPCL | CLOCAL;
+	octeon_pci_console.ttydrv->driver_state = &octeon_pci_console;
+	tty_set_operations(octeon_pci_console.ttydrv, &octeon_pci_tty_ops);
+	tty_register_driver(octeon_pci_console.ttydrv);
+	return 0;
+}
+module_init(octeon_pci_console_module_init);
diff --git a/arch/mips/cavium-octeon/setup.c b/arch/mips/cavium-octeon/setup.c
index e1439e9..0922d81 100644
--- a/arch/mips/cavium-octeon/setup.c
+++ b/arch/mips/cavium-octeon/setup.c
@@ -44,10 +44,6 @@
 
 extern struct plat_smp_ops octeon_smp_ops;
 
-#ifdef CONFIG_PCI
-extern void pci_console_init(const char *arg);
-#endif
-
 static unsigned long long MAX_MEMORY = 512ull << 20;
 
 struct octeon_boot_descriptor *octeon_boot_desc_ptr;
@@ -973,6 +969,9 @@ append_arg:
 		}
 	}
 
+	if (strstr(arcs_cmdline, "console=pci"))
+		octeon_pci_console_init(strstr(arcs_cmdline, "console=pci") + 8);
+
 	if (strstr(arcs_cmdline, "console=") == NULL) {
 #ifdef CONFIG_CAVIUM_OCTEON_2ND_KERNEL
 		strcat(arcs_cmdline, " console=ttyS0,115200");
diff --git a/arch/mips/include/asm/octeon/octeon.h b/arch/mips/include/asm/octeon/octeon.h
index 51c8599..483b621 100644
--- a/arch/mips/include/asm/octeon/octeon.h
+++ b/arch/mips/include/asm/octeon/octeon.h
@@ -379,4 +379,6 @@ void octeon_irq_set_ip4_handler(octeon_irq_ip4_handler_t);
 int octeon_coreid_for_cpu(int cpu);
 int octeon_cpu_for_coreid(int coreid);
 
+void octeon_pci_console_init(const char *);
+
 #endif /* __ASM_OCTEON_OCTEON_H */
-- 
2.6.2

