Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Jul 23 12:17:21 2022
| Host         : LAPTOP-FQ40HM1E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test2_timing_summary_routed.rpt -pb test2_timing_summary_routed.pb -rpx test2_timing_summary_routed.rpx -warn_on_violation
| Design       : test2
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.279        0.000                      0                   28        0.263        0.000                      0                   28        9.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.279        0.000                      0                   28        0.263        0.000                      0                   28        9.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.279ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 2.282ns (48.764%)  route 2.398ns (51.236%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  timer_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    timer_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  count[0]_i_5/O
                         net (fo=2, routed)           0.671     7.463    count[0]_i_5_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  timer[0]_i_9/O
                         net (fo=25, routed)          0.906     8.493    timer[0]_i_9_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.617    timer[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.167 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.167    timer_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    timer_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.395    timer_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    timer_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    timer_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.746    timer_reg[20]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.080 r  timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.080    timer_reg[24]_i_1_n_6
    SLICE_X43Y75         FDCE                                         r  timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X43Y75         FDCE                                         r  timer_reg[25]/C
                         clock pessimism              0.391    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X43Y75         FDCE (Setup_fdce_C_D)        0.062    25.359    timer_reg[25]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                 15.279    

Slack (MET) :             15.390ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 2.171ns (47.519%)  route 2.398ns (52.481%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  timer_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    timer_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  count[0]_i_5/O
                         net (fo=2, routed)           0.671     7.463    count[0]_i_5_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  timer[0]_i_9/O
                         net (fo=25, routed)          0.906     8.493    timer[0]_i_9_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.617    timer[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.167 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.167    timer_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    timer_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.395    timer_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    timer_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    timer_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.737 r  timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.746    timer_reg[20]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.969    timer_reg[24]_i_1_n_7
    SLICE_X43Y75         FDCE                                         r  timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X43Y75         FDCE                                         r  timer_reg[24]/C
                         clock pessimism              0.391    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X43Y75         FDCE (Setup_fdce_C_D)        0.062    25.359    timer_reg[24]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                 15.390    

Slack (MET) :             15.440ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 2.168ns (47.578%)  route 2.389ns (52.422%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  timer_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    timer_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  count[0]_i_5/O
                         net (fo=2, routed)           0.671     7.463    count[0]_i_5_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  timer[0]_i_9/O
                         net (fo=25, routed)          0.906     8.493    timer[0]_i_9_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.617    timer[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.167 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.167    timer_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    timer_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.395    timer_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    timer_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    timer_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.957 r  timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.957    timer_reg[20]_i_1_n_6
    SLICE_X43Y74         FDCE                                         r  timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  timer_reg[21]/C
                         clock pessimism              0.429    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)        0.062    25.397    timer_reg[21]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                          -9.957    
  -------------------------------------------------------------------
                         slack                                 15.440    

Slack (MET) :             15.461ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.536ns  (logic 2.147ns (47.336%)  route 2.389ns (52.664%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  timer_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    timer_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  count[0]_i_5/O
                         net (fo=2, routed)           0.671     7.463    count[0]_i_5_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  timer[0]_i_9/O
                         net (fo=25, routed)          0.906     8.493    timer[0]_i_9_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.617    timer[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.167 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.167    timer_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    timer_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.395    timer_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    timer_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    timer_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.936 r  timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.936    timer_reg[20]_i_1_n_4
    SLICE_X43Y74         FDCE                                         r  timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  timer_reg[23]/C
                         clock pessimism              0.429    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)        0.062    25.397    timer_reg[23]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                 15.461    

Slack (MET) :             15.535ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 2.073ns (46.462%)  route 2.389ns (53.538%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  timer_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    timer_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  count[0]_i_5/O
                         net (fo=2, routed)           0.671     7.463    count[0]_i_5_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  timer[0]_i_9/O
                         net (fo=25, routed)          0.906     8.493    timer[0]_i_9_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.617    timer[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.167 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.167    timer_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    timer_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.395    timer_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    timer_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    timer_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.862 r  timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.862    timer_reg[20]_i_1_n_5
    SLICE_X43Y74         FDCE                                         r  timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  timer_reg[22]/C
                         clock pessimism              0.429    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)        0.062    25.397    timer_reg[22]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                 15.535    

Slack (MET) :             15.551ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 2.057ns (46.269%)  route 2.389ns (53.730%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  timer_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    timer_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  count[0]_i_5/O
                         net (fo=2, routed)           0.671     7.463    count[0]_i_5_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  timer[0]_i_9/O
                         net (fo=25, routed)          0.906     8.493    timer[0]_i_9_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.617    timer[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.167 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.167    timer_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    timer_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.395    timer_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    timer_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.623 r  timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.623    timer_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.846 r  timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.846    timer_reg[20]_i_1_n_7
    SLICE_X43Y74         FDCE                                         r  timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.549    24.941    clk_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  timer_reg[20]/C
                         clock pessimism              0.429    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)        0.062    25.397    timer_reg[20]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                 15.551    

Slack (MET) :             15.556ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 2.054ns (46.233%)  route 2.389ns (53.767%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  timer_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    timer_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  count[0]_i_5/O
                         net (fo=2, routed)           0.671     7.463    count[0]_i_5_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  timer[0]_i_9/O
                         net (fo=25, routed)          0.906     8.493    timer[0]_i_9_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.617    timer[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.167 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.167    timer_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    timer_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.395    timer_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    timer_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.843 r  timer_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.843    timer_reg[16]_i_1_n_6
    SLICE_X43Y73         FDCE                                         r  timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.551    24.943    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  timer_reg[17]/C
                         clock pessimism              0.429    25.372    
                         clock uncertainty           -0.035    25.337    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)        0.062    25.399    timer_reg[17]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                 15.556    

Slack (MET) :             15.577ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 2.033ns (45.978%)  route 2.389ns (54.022%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  timer_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    timer_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  count[0]_i_5/O
                         net (fo=2, routed)           0.671     7.463    count[0]_i_5_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  timer[0]_i_9/O
                         net (fo=25, routed)          0.906     8.493    timer[0]_i_9_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.617    timer[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.167 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.167    timer_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    timer_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.395    timer_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    timer_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.822 r  timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.822    timer_reg[16]_i_1_n_4
    SLICE_X43Y73         FDCE                                         r  timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.551    24.943    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  timer_reg[19]/C
                         clock pessimism              0.429    25.372    
                         clock uncertainty           -0.035    25.337    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)        0.062    25.399    timer_reg[19]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                 15.577    

Slack (MET) :             15.651ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.348ns  (logic 1.959ns (45.058%)  route 2.389ns (54.942%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  timer_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    timer_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  count[0]_i_5/O
                         net (fo=2, routed)           0.671     7.463    count[0]_i_5_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  timer[0]_i_9/O
                         net (fo=25, routed)          0.906     8.493    timer[0]_i_9_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.617    timer[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.167 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.167    timer_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    timer_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.395    timer_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    timer_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.748 r  timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.748    timer_reg[16]_i_1_n_5
    SLICE_X43Y73         FDCE                                         r  timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.551    24.943    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  timer_reg[18]/C
                         clock pessimism              0.429    25.372    
                         clock uncertainty           -0.035    25.337    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)        0.062    25.399    timer_reg[18]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                 15.651    

Slack (MET) :             15.667ns  (required time - arrival time)
  Source:                 timer_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.943ns (44.855%)  route 2.389ns (55.145%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  timer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  timer_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    timer_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  count[0]_i_5/O
                         net (fo=2, routed)           0.671     7.463    count[0]_i_5_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  timer[0]_i_9/O
                         net (fo=25, routed)          0.906     8.493    timer[0]_i_9_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.617 r  timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.617    timer[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.167 r  timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.167    timer_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.281 r  timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.281    timer_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.395 r  timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.395    timer_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.509 r  timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.509    timer_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.732 r  timer_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.732    timer_reg[16]_i_1_n_7
    SLICE_X43Y73         FDCE                                         r  timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.551    24.943    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  timer_reg[16]/C
                         clock pessimism              0.429    25.372    
                         clock uncertainty           -0.035    25.337    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)        0.062    25.399    timer_reg[16]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                 15.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.580     1.493    clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  timer_reg[11]/Q
                         net (fo=2, routed)           0.119     1.753    timer_reg[11]
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.798 r  timer[8]_i_2/O
                         net (fo=1, routed)           0.000     1.798    timer[8]_i_2_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.861 r  timer_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    timer_reg[8]_i_1_n_4
    SLICE_X43Y71         FDCE                                         r  timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     2.008    clk_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  timer_reg[11]/C
                         clock pessimism             -0.515     1.493    
    SLICE_X43Y71         FDCE (Hold_fdce_C_D)         0.105     1.598    timer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.249ns (59.298%)  route 0.171ns (40.702%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.578     1.491    clk_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.148     1.639 r  count_reg[1]/Q
                         net (fo=5, routed)           0.171     1.810    count_reg[1]
    SLICE_X42Y73         LUT3 (Prop_lut3_I2_O)        0.101     1.911 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    count[1]_i_1_n_0
    SLICE_X42Y73         FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.845     2.005    clk_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  count_reg[1]/C
                         clock pessimism             -0.514     1.491    
    SLICE_X42Y73         FDCE (Hold_fdce_C_D)         0.131     1.622    count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.246ns (59.005%)  route 0.171ns (40.995%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.578     1.491    clk_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.148     1.639 f  count_reg[1]/Q
                         net (fo=5, routed)           0.171     1.810    count_reg[1]
    SLICE_X42Y73         LUT3 (Prop_lut3_I0_O)        0.098     1.908 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.908    count[0]_i_1_n_0
    SLICE_X42Y73         FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.845     2.005    clk_IBUF_BUFG
    SLICE_X42Y73         FDCE                                         r  count_reg[0]/C
                         clock pessimism             -0.514     1.491    
    SLICE_X42Y73         FDCE (Hold_fdce_C_D)         0.120     1.611    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 timer_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.580     1.493    clk_IBUF_BUFG
    SLICE_X43Y72         FDCE                                         r  timer_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  timer_reg[15]/Q
                         net (fo=2, routed)           0.169     1.803    timer_reg[15]
    SLICE_X43Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  timer[12]_i_2/O
                         net (fo=1, routed)           0.000     1.848    timer[12]_i_2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.911 r  timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    timer_reg[12]_i_1_n_4
    SLICE_X43Y72         FDCE                                         r  timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     2.007    clk_IBUF_BUFG
    SLICE_X43Y72         FDCE                                         r  timer_reg[15]/C
                         clock pessimism             -0.514     1.493    
    SLICE_X43Y72         FDCE (Hold_fdce_C_D)         0.105     1.598    timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 timer_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.251ns (55.634%)  route 0.200ns (44.366%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.578     1.491    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     1.632 f  timer_reg[18]/Q
                         net (fo=27, routed)          0.200     1.832    timer_reg[18]
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.045     1.877 r  timer[24]_i_2/O
                         net (fo=1, routed)           0.000     1.877    timer[24]_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.942 r  timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    timer_reg[24]_i_1_n_6
    SLICE_X43Y75         FDCE                                         r  timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.844     2.004    clk_IBUF_BUFG
    SLICE_X43Y75         FDCE                                         r  timer_reg[25]/C
                         clock pessimism             -0.481     1.523    
    SLICE_X43Y75         FDCE (Hold_fdce_C_D)         0.105     1.628    timer_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 timer_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.577     1.490    clk_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  timer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  timer_reg[23]/Q
                         net (fo=2, routed)           0.170     1.801    timer_reg[23]
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  timer[20]_i_2/O
                         net (fo=1, routed)           0.000     1.846    timer[20]_i_2_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.909 r  timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    timer_reg[20]_i_1_n_4
    SLICE_X43Y74         FDCE                                         r  timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.844     2.004    clk_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  timer_reg[23]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.105     1.595    timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.495    clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  timer_reg[3]/Q
                         net (fo=2, routed)           0.170     1.806    timer_reg[3]
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  timer[0]_i_4/O
                         net (fo=1, routed)           0.000     1.851    timer[0]_i_4_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.914 r  timer_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    timer_reg[0]_i_1_n_4
    SLICE_X43Y69         FDCE                                         r  timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     2.010    clk_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  timer_reg[3]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.105     1.600    timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 timer_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.494    clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  timer_reg[7]/Q
                         net (fo=2, routed)           0.170     1.805    timer_reg[7]
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  timer[4]_i_2/O
                         net (fo=1, routed)           0.000     1.850    timer[4]_i_2_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.913 r  timer_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    timer_reg[4]_i_1_n_4
    SLICE_X43Y70         FDCE                                         r  timer_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.849     2.009    clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  timer_reg[7]/C
                         clock pessimism             -0.515     1.494    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.105     1.599    timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 timer_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.578     1.491    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  timer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  timer_reg[19]/Q
                         net (fo=2, routed)           0.170     1.802    timer_reg[19]
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  timer[16]_i_2/O
                         net (fo=1, routed)           0.000     1.847    timer[16]_i_2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.910 r  timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    timer_reg[16]_i_1_n_4
    SLICE_X43Y73         FDCE                                         r  timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.845     2.005    clk_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  timer_reg[19]/C
                         clock pessimism             -0.514     1.491    
    SLICE_X43Y73         FDCE (Hold_fdce_C_D)         0.105     1.596    timer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.494    clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  timer_reg[4]/Q
                         net (fo=2, routed)           0.167     1.802    timer_reg[4]
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  timer[4]_i_5/O
                         net (fo=1, routed)           0.000     1.847    timer[4]_i_5_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.917 r  timer_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    timer_reg[4]_i_1_n_7
    SLICE_X43Y70         FDCE                                         r  timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.849     2.009    clk_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  timer_reg[4]/C
                         clock pessimism             -0.515     1.494    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.105     1.599    timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y73   count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y73   count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y69   timer_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y71   timer_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y71   timer_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y72   timer_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y72   timer_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y72   timer_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y72   timer_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y73   count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y73   count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   timer_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   timer_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   timer_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   timer_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y73   timer_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y73   timer_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y73   timer_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y73   timer_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y69   timer_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   timer_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   timer_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y69   timer_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y74   timer_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y74   timer_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y74   timer_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y74   timer_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y75   timer_reg[24]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y75   timer_reg[25]/C



