INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/SyncBase.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncBase
ERROR: [VRFC 10-149] 'syncasync' is not compiled in library xil_defaultlib [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/SyncBase.vhd:90]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/SyncBase.vhd:74]
INFO: [VRFC 10-240] VHDL file /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/SyncBase.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/EEPROM_8b.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity EEPROM_8b
ERROR: [VRFC 10-149] 'twi_slavectl' is not compiled in library xil_defaultlib [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/EEPROM_8b.vhd:253]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/EEPROM_8b.vhd:169]
INFO: [VRFC 10-307] analyzing entity EEPROM_8b
ERROR: [VRFC 10-1504] unit eeprom_8b ignored due to previous errors [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/EEPROM_8b.vhd:603]
INFO: [VRFC 10-240] VHDL file /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/EEPROM_8b.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/TWI_SlaveCtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TWI_SlaveCtl
ERROR: [VRFC 10-149] 'syncasync' is not compiled in library xil_defaultlib [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/TWI_SlaveCtl.vhd:105]
ERROR: [VRFC 10-149] 'syncasync' is not compiled in library xil_defaultlib [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/TWI_SlaveCtl.vhd:114]
ERROR: [VRFC 10-149] 'glitchfilter' is not compiled in library xil_defaultlib [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/TWI_SlaveCtl.vhd:125]
ERROR: [VRFC 10-149] 'glitchfilter' is not compiled in library xil_defaultlib [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/TWI_SlaveCtl.vhd:132]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/TWI_SlaveCtl.vhd:87]
INFO: [VRFC 10-240] VHDL file /home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/TWI_SlaveCtl.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/GlitchFilter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GlitchFilter
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SyncAsync
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ResetBridge
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/PhaseAlign.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PhaseAlign
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/InputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity InputSERDES
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/ChannelBond.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ChannelBond
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/ResyncToBUFG.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ResyncToBUFG
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/TMDS_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TMDS_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/TMDS_Clocking.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TMDS_Clocking
WARNING: [VRFC 10-280] actual for formal port arst is neither a static name nor a globally static expression [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/TMDS_Clocking.vhd:128]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/dvi2rgb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dvi2rgb
WARNING: [VRFC 10-280] actual for formal port arst is neither a static name nor a globally static expression [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/dvi2rgb.vhd:158]
WARNING: [VRFC 10-280] actual for formal port potherchrdy is neither a static name nor a globally static expression [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/dvi2rgb.vhd:179]
WARNING: [VRFC 10-280] actual for formal port potherchvld is neither a static name nor a globally static expression [/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.srcs/sources_1/bd/cudo/ipshared/bb2c/src/dvi2rgb.vhd:180]
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_dvi2rgb_0_0/sim/cudo_dvi2rgb_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cudo_dvi2rgb_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ipshared/69dc/src/rgb2vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rgb2vga
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_rgb2vga_0_0/sim/cudo_rgb2vga_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity cudo_rgb2vga_0_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/summatr_9u_9u/sim/summatr_9u_9u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summatr_9u_9u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/summatr_10u_10u/sim/summatr_10u_10u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summatr_10u_10u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/rgb2ycbcr_0/src/sum_11s_11s/sim/sum_11s_11s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_11s_11s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/rgb2ycbcr_0/src/sum_10s_10s/sim/sum_10s_10s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_10s_10s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/rgb2ycbcr_0/src/mul_8u_11s/sim/mul_8u_11s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_8u_11s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_32_20_lm
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/mul_12s_12s/sim/mul_12s_12s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul_12s_12s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/sub_11u_11u/sim/sub_11u_11u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_11u_11u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/sum_24u_24u/sim/sum_24u_24u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sum_24u_24u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/add_32u_11u/sim/add_32u_11u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_32u_11u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/sub_9u_9u/sim/sub_9u_9u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_9u_9u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/summ_10s_10s/sim/summ_10s_10s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summ_10s_10s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/summ_11s_11s/sim/summ_11s_11s.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summ_11s_11s
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/summ_8u_8u/sim/summ_8u_8u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summ_8u_8u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/summatr_11u_11u/sim/summatr_11u_11u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summatr_11u_11u
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/compound-project/kolorowy_kwiatek/kolorowy_kwiatek.ip_user_files/bd/cudo/ip/cudo_vb_0_0/src/summatr_12u_12u/sim/summatr_12u_12u.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity summatr_12u_12u
