{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650111410972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650111410973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 16 16:16:50 2022 " "Processing started: Sat Apr 16 16:16:50 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650111410973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650111410973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ARMv4ISA_Proccessor -c ARMv4ISA_Proccessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ARMv4ISA_Proccessor -c ARMv4ISA_Proccessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1650111410973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1650111411723 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ARMv4ISA_Proccessor.vo C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/simulation/modelsim/ simulation " "Generated file ARMv4ISA_Proccessor.vo in folder \"C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1650111411729 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_85c_board_slow.mod C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_85c_board_slow.data " "Generated files \"C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_85c_board_slow.mod\" and \"C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1650111411782 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_0c_board_slow.mod C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_0c_board_slow.data " "Generated files \"C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_0c_board_slow.mod\" and \"C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_6_1100mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1650111411783 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_0c_board_fast.mod C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_0c_board_fast.data " "Generated files \"C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_0c_board_fast.mod\" and \"C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1650111411785 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_85c_board_fast.mod C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_85c_board_fast.data " "Generated files \"C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_85c_board_fast.mod\" and \"C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_min_1100mv_85c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1650111411786 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_board.mod C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_board.data " "Generated files \"C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_board.mod\" and \"C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/timing/stamp//ARMv4ISA_Proccessor_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1650111411787 ""}
{ "Warning" "WQNETO_VIEWDRAW_SYM_GENERATION_FAMILY_NOT_SUPPORTED" "" "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" {  } {  } 0 199059 "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" 0 0 "EDA Netlist Writer" 0 -1 1650111411788 ""}
{ "Info" "IQNETO_GENERATED_HSPICE_FILES" "22 " "Generated 22 HSPICE Output files for board level analysis" { { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/5csema4_af11_fpga_clk_50_in.sp " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/5csema4_af11_fpga_clk_50_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/cv_ff.inc " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/cv_ff.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_input_load.inc " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_input_load.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_oct_load.inc " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_oct_load.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_oct_rd.inc " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_oct_rd.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_output.inc " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_output.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer_load.inc " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer_load.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer_octrt.inc " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer_octrt.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/slew_rate_control.lib " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/slew_rate_control.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/io_load.lib " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/io_load.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/cv_tt.inc " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/cv_tt.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/cv_ss.inc " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/cv_ss.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_output_load.inc " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/lvds_output_load.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer.inc " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer_octrs.inc " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/cir/io_buffer_octrs.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/io_octrs_calibrated.lib " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/io_octrs_calibrated.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/lvds_vod_select.lib " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/lvds_vod_select.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/lvds_preemphasis_select.lib " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/lvds_preemphasis_select.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/package.lib " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/package.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/io_octrt_calibrated.lib " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/io_octrt_calibrated.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/output_delay_control.lib " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/output_delay_control.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/drive_select_io.lib " "Generated HSPICE Output File C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/hspice/lib/drive_select_io.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1650111412135 ""}  } {  } 0 199053 "Generated %1!d! HSPICE Output files for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1650111412135 ""}
{ "Info" "0" "" "TOTAL BSCAN REGISTERS IS 399" {  } {  } 0 0 "TOTAL BSCAN REGISTERS IS 399" 0 0 "EDA Netlist Writer" 0 0 1650111412224 ""}
{ "Info" "0" "" "TOTAL IO PAD COUNT IS 379" {  } {  } 0 0 "TOTAL IO PAD COUNT IS 379" 0 0 "EDA Netlist Writer" 0 0 1650111412224 ""}
{ "Info" "0" "" "CYCLONE_V_5CSEMA4U23 has 333 JTAG SEQUENCE AVAILABLE" {  } {  } 0 0 "CYCLONE_V_5CSEMA4U23 has 333 JTAG SEQUENCE AVAILABLE" 0 0 "EDA Netlist Writer" 0 0 1650111412731 ""}
{ "Info" "IQNETO_DONE_BSDL_GENERATION" "C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/bsd/5CSEMA4U23C6_pre.bsd " "Generated Boundary-Scan Description Language output file C:/Users/tsotn/Documents/QUARTUS_Intel_projects_FPGA/board/bsd/5CSEMA4U23C6_pre.bsd for board-level analysis" {  } {  } 0 199065 "Generated Boundary-Scan Description Language output file %1!s! for board-level analysis" 0 0 "EDA Netlist Writer" 0 -1 1650111412743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650111412771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 16 16:16:52 2022 " "Processing ended: Sat Apr 16 16:16:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650111412771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650111412771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650111412771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1650111412771 ""}
