<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2018.10.16.09:44:06"
 outputDirectory="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="input" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="16" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="input_data" direction="input" role="data" width="16" />
   <port name="input_valid" direction="input" role="valid" width="1" />
   <port name="input_error" direction="input" role="error" width="2" />
  </interface>
  <interface name="output" kind="avalon_streaming" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="17" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="1" />
   <port name="output_data" direction="output" role="data" width="17" />
   <port name="output_valid" direction="output" role="valid" width="1" />
   <port name="output_error" direction="output" role="error" width="2" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="fir_test:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1539701045,AUTO_UNIQUE_ID=(clock_source:17.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_fir_compiler_ii:17.1:L_bandsFilter=1,MODE_STRING=None Set,ModeWidth=0,backPressure=false,bankCount=1,bankDisplay=0,bankInWidth=0,baseAddress=0,busAddressWidth=6,busDataWidth=16,chanPerInputInterface=1,chanPerOutputInterface=1,channelModes=0,1,2,3,clockRate=50,clockSlack=0,coeffBitWidth=8,coeffBitWidth_derived=8,coeffComplex=false,coeffFracBitWidth=0,coeffNum=63,coeffReload=false,coeffScaling=auto,coeffSetFixedValue=-12,-5,-6,-7,-7,-8,-7,-7,-6,-4,-1,1,5,10,16,22,29,37,45,54,63,72,80,89,97,104,111,116,121,124,126,127,126,124,121,116,111,104,97,89,80,72,63,54,45,37,29,22,16,10,5,1,-1,-4,-6,-7,-7,-8,-7,-7,-6,-5,-12,coeffSetFixedValueImag=0,0,0,0,0,0,0,0,coeffSetRealValue=-0.005782864359858162,-0.0025648221521494628,-0.0029933840893287557,-0.0033536114523214306,-0.0036082306416442994,-0.003719717209165507,-0.0036496160193587143,-0.0033561401871556587,-0.002798486565175044,-0.001944894509967708,-7.711758857304644E-4,7.508401493567783E-4,0.0026440493276360067,0.004893822796576416,0.007514453943765508,0.010478421568833277,0.01376087702832994,0.017321343491199938,0.021111957253287177,0.025072917882094214,0.029134724942678294,0.03322349833905958,0.03726104229595373,0.04116209924326623,0.044843442058007964,0.048227493707721426,0.05123448325548204,0.053797017293795844,0.05585527613071549,0.05736209690136674,0.05828003167670566,0.05858808421584094,0.05828003167670566,0.05736209690136674,0.05585527613071549,0.053797017293795844,0.05123448325548204,0.048227493707721426,0.044843442058007964,0.04116209924326623,0.03726104229595373,0.03322349833905958,0.029134724942678294,0.025072917882094214,0.021111957253287177,0.017321343491199938,0.01376087702832994,0.010478421568833277,0.007514453943765508,0.004893822796576416,0.0026440493276360067,7.508401493567783E-4,-7.711758857304644E-4,-0.001944894509967708,-0.002798486565175044,-0.0033561401871556587,-0.0036496160193587143,-0.003719717209165507,-0.0036082306416442994,-0.0033536114523214306,-0.0029933840893287557,-0.0025648221521494628,-0.005782864359858162,coeffSetRealValueImag=0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,coeffSetScaleValue=-0.005535881973150325,-0.0023066174888126353,-0.0027679409865751627,-0.0032292644843376897,-0.0032292644843376897,-0.0036905879821002166,-0.0032292644843376897,-0.0032292644843376897,-0.0027679409865751627,-0.0018452939910501083,-0.0004613234977625271,0.0004613234977625271,0.0023066174888126353,0.004613234977625271,0.007381175964200433,0.010149116950775595,0.013378381435113286,0.017068969417213503,0.02075955739931372,0.024911468879176463,0.029063380359039208,0.03321529183890195,0.036905879821002165,0.04105779130086491,0.04474837928296513,0.04797764376730282,0.05120690825164051,0.05351352574045314,0.055820143229265776,0.05720411372255336,0.058126760718078416,0.05858808421584094,0.058126760718078416,0.05720411372255336,0.055820143229265776,0.05351352574045314,0.05120690825164051,0.04797764376730282,0.04474837928296513,0.04105779130086491,0.036905879821002165,0.03321529183890195,0.029063380359039208,0.024911468879176463,0.02075955739931372,0.017068969417213503,0.013378381435113286,0.010149116950775595,0.007381175964200433,0.004613234977625271,0.0023066174888126353,0.0004613234977625271,-0.0004613234977625271,-0.0018452939910501083,-0.0027679409865751627,-0.0032292644843376897,-0.0032292644843376897,-0.0036905879821002166,-0.0032292644843376897,-0.0032292644843376897,-0.0027679409865751627,-0.0023066174888126353,-0.005535881973150325,coeffSetScaleValueImag=0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,coeffType=int,coefficientReadback=false,coefficientWriteable=false,decimFactor=1,delayRAMBlockThreshold=20,deviceFamily=Cyclone V,dspCount=1,dualMemDistRAMThreshold=1280,errorList=0,filterType=single,funcResult=-interp=1 -decim=1 -incycles=1041 -len=63 -bankcount=1 -nsym -nband=1 -chans=1 -family=&quot;Cyclone V&quot; 
|{}|1|1|1|1|30|0|16|3|noCode|LUTS: 197 DSPs: 1 RAM Bits: 1024|,hardMultiplierThreshold=-1,inputBitWidth=16,inputChannelNum=1,inputFracBitWidth=0,inputInterfaceNum=1,inputRate=0.048,inputType=int,interpFactor=1,karatsuba=false,latency=16,latency_realOnly=16,lutCount=197,mRAMThreshold=1000000,memBitCount=1024,modeFormatted=--,num_modes=2,outBitWidth=17,outFracBitWidth=0,outFullFracBitWidth=0,outFullFracBitWidth_realOnly=0,outLSBRound=round,outLsbBitRem=13,outMSBRound=trunc,outMsbBitRem=0,outType=int,outWidth=30,outWidth_realOnly=30,outputInterfaceNum=1,outputfifodepth=4,outputfifodepth_realOnly=3,readWriteMode=read_write,reconfigurable=false,reconfigurable_list=0,speedGrade=medium,symmetryMode=nsym)(clock:17.1:)(reset:17.1:)"
   instancePathKey="fir_test"
   kind="fir_test"
   version="1.0"
   name="fir_test">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1539701045" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/fir_test.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/fir_test_fir_compiler_ii_0_rtl_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/fir_test_fir_compiler_ii_0_ast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/fir_test_fir_compiler_ii_0.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/dsp/altera_fir_compiler_ii/src/HP_FIR_hw.tcl" />
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="fir_test">queue size: 0 starting:fir_test "fir_test"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug" culprit="fir_test"><![CDATA["<b>fir_test</b>" reuses <b>altera_fir_compiler_ii</b> "<b>submodules/fir_test_fir_compiler_ii_0</b>"]]></message>
   <message level="Debug" culprit="fir_test"><![CDATA["<b>fir_test</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="fir_test">queue size: 1 starting:altera_fir_compiler_ii "submodules/fir_test_fir_compiler_ii_0"</message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[C:/intelfpga_lite/17.1/quartus/dspba/backend/windows64/fir_ip_api_interface fir_test_fir_compiler_ii_0_rtl_core . CYCLONEV medium 0 50 1 0.048 63 1 1 1 nsym 1 16 0 8 0 0 false false -- 16 6 20 1280 1000000 -1 true false 1 -- <<< -12,-5,-6,-7,-7,-8,-7,-7,-6,-4,-1,1,5,10,16,22,29,37,45,54,63,72,80,89,97,104,111,116,121,124,126,127,126,124,121,116,111,104,97,89,80,72,63,54,45,37,29,22,16,10,5,1,-1,-4,-6,-7,-7,-8,-7,-7,-6,-5,-12 ]]></message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[OUTPARAMS -interp=1 -decim=1 -incycles=1041 -len=63 -bankcount=1 -nsym -nband=1 -chans=1 -family="Cyclone V" 
|{}|1|1|1|1|30|0|16|3|true|LUTS: 197 DSPs: 1 RAM Bits: 1024|fir_test_fir_compiler_ii_0_rtl_core.vhd|]]></message>
   <message level="Info" culprit="fir_compiler_ii_0">PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 30, Bankcount 1, Latency 16, CoefBitWidth 8</message>
   <message level="Info" culprit="fir_compiler_ii_0"><![CDATA["<b>fir_test</b>" instantiated <b>altera_fir_compiler_ii</b> "<b>fir_compiler_ii_0</b>"]]></message>
   <message level="Debug" culprit="fir_test">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>fir_test</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_fir_compiler_ii:17.1:L_bandsFilter=1,MODE_STRING=None Set,ModeWidth=0,backPressure=false,bankCount=1,bankDisplay=0,bankInWidth=0,baseAddress=0,busAddressWidth=6,busDataWidth=16,chanPerInputInterface=1,chanPerOutputInterface=1,channelModes=0,1,2,3,clockRate=50,clockSlack=0,coeffBitWidth=8,coeffBitWidth_derived=8,coeffComplex=false,coeffFracBitWidth=0,coeffNum=63,coeffReload=false,coeffScaling=auto,coeffSetFixedValue=-12,-5,-6,-7,-7,-8,-7,-7,-6,-4,-1,1,5,10,16,22,29,37,45,54,63,72,80,89,97,104,111,116,121,124,126,127,126,124,121,116,111,104,97,89,80,72,63,54,45,37,29,22,16,10,5,1,-1,-4,-6,-7,-7,-8,-7,-7,-6,-5,-12,coeffSetFixedValueImag=0,0,0,0,0,0,0,0,coeffSetRealValue=-0.005782864359858162,-0.0025648221521494628,-0.0029933840893287557,-0.0033536114523214306,-0.0036082306416442994,-0.003719717209165507,-0.0036496160193587143,-0.0033561401871556587,-0.002798486565175044,-0.001944894509967708,-7.711758857304644E-4,7.508401493567783E-4,0.0026440493276360067,0.004893822796576416,0.007514453943765508,0.010478421568833277,0.01376087702832994,0.017321343491199938,0.021111957253287177,0.025072917882094214,0.029134724942678294,0.03322349833905958,0.03726104229595373,0.04116209924326623,0.044843442058007964,0.048227493707721426,0.05123448325548204,0.053797017293795844,0.05585527613071549,0.05736209690136674,0.05828003167670566,0.05858808421584094,0.05828003167670566,0.05736209690136674,0.05585527613071549,0.053797017293795844,0.05123448325548204,0.048227493707721426,0.044843442058007964,0.04116209924326623,0.03726104229595373,0.03322349833905958,0.029134724942678294,0.025072917882094214,0.021111957253287177,0.017321343491199938,0.01376087702832994,0.010478421568833277,0.007514453943765508,0.004893822796576416,0.0026440493276360067,7.508401493567783E-4,-7.711758857304644E-4,-0.001944894509967708,-0.002798486565175044,-0.0033561401871556587,-0.0036496160193587143,-0.003719717209165507,-0.0036082306416442994,-0.0033536114523214306,-0.0029933840893287557,-0.0025648221521494628,-0.005782864359858162,coeffSetRealValueImag=0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0,coeffSetScaleValue=-0.005535881973150325,-0.0023066174888126353,-0.0027679409865751627,-0.0032292644843376897,-0.0032292644843376897,-0.0036905879821002166,-0.0032292644843376897,-0.0032292644843376897,-0.0027679409865751627,-0.0018452939910501083,-0.0004613234977625271,0.0004613234977625271,0.0023066174888126353,0.004613234977625271,0.007381175964200433,0.010149116950775595,0.013378381435113286,0.017068969417213503,0.02075955739931372,0.024911468879176463,0.029063380359039208,0.03321529183890195,0.036905879821002165,0.04105779130086491,0.04474837928296513,0.04797764376730282,0.05120690825164051,0.05351352574045314,0.055820143229265776,0.05720411372255336,0.058126760718078416,0.05858808421584094,0.058126760718078416,0.05720411372255336,0.055820143229265776,0.05351352574045314,0.05120690825164051,0.04797764376730282,0.04474837928296513,0.04105779130086491,0.036905879821002165,0.03321529183890195,0.029063380359039208,0.024911468879176463,0.02075955739931372,0.017068969417213503,0.013378381435113286,0.010149116950775595,0.007381175964200433,0.004613234977625271,0.0023066174888126353,0.0004613234977625271,-0.0004613234977625271,-0.0018452939910501083,-0.0027679409865751627,-0.0032292644843376897,-0.0032292644843376897,-0.0036905879821002166,-0.0032292644843376897,-0.0032292644843376897,-0.0027679409865751627,-0.0023066174888126353,-0.005535881973150325,coeffSetScaleValueImag=0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,coeffType=int,coefficientReadback=false,coefficientWriteable=false,decimFactor=1,delayRAMBlockThreshold=20,deviceFamily=Cyclone V,dspCount=1,dualMemDistRAMThreshold=1280,errorList=0,filterType=single,funcResult=-interp=1 -decim=1 -incycles=1041 -len=63 -bankcount=1 -nsym -nband=1 -chans=1 -family=&quot;Cyclone V&quot; 
|{}|1|1|1|1|30|0|16|3|noCode|LUTS: 197 DSPs: 1 RAM Bits: 1024|,hardMultiplierThreshold=-1,inputBitWidth=16,inputChannelNum=1,inputFracBitWidth=0,inputInterfaceNum=1,inputRate=0.048,inputType=int,interpFactor=1,karatsuba=false,latency=16,latency_realOnly=16,lutCount=197,mRAMThreshold=1000000,memBitCount=1024,modeFormatted=--,num_modes=2,outBitWidth=17,outFracBitWidth=0,outFullFracBitWidth=0,outFullFracBitWidth_realOnly=0,outLSBRound=round,outLsbBitRem=13,outMSBRound=trunc,outMsbBitRem=0,outType=int,outWidth=30,outWidth_realOnly=30,outputInterfaceNum=1,outputfifodepth=4,outputfifodepth_realOnly=3,readWriteMode=read_write,reconfigurable=false,reconfigurable_list=0,speedGrade=medium,symmetryMode=nsym"
   instancePathKey="fir_test:.:fir_compiler_ii_0"
   kind="altera_fir_compiler_ii"
   version="17.1"
   name="fir_test_fir_compiler_ii_0">
  <parameter name="outBitWidth" value="17" />
  <parameter name="inputFracBitWidth" value="0" />
  <parameter
     name="coeffSetRealValueImag"
     value="0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, -0.0530093, -0.04498, 0.0, 0.0749693, 0.159034, 0.224907, 0.249809, 0.224907, 0.159034, 0.0749693, 0.0, -0.04498, -0.0530093, -0.0321283, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0, 0.0" />
  <parameter name="inputInterfaceNum" value="1" />
  <parameter name="MODE_STRING" value="None Set" />
  <parameter
     name="funcResult"
     value="-interp=1 -decim=1 -incycles=1041 -len=63 -bankcount=1 -nsym -nband=1 -chans=1 -family=&quot;Cyclone V&quot; 
|{}|1|1|1|1|30|0|16|3|noCode|LUTS: 197 DSPs: 1 RAM Bits: 1024|" />
  <parameter name="speedGrade" value="medium" />
  <parameter name="outFullFracBitWidth_realOnly" value="0" />
  <parameter name="coeffBitWidth" value="8" />
  <parameter name="coeffType" value="int" />
  <parameter name="outMSBRound" value="trunc" />
  <parameter name="outLSBRound" value="round" />
  <parameter name="coeffReload" value="false" />
  <parameter name="delayRAMBlockThreshold" value="20" />
  <parameter name="inputType" value="int" />
  <parameter name="chanPerOutputInterface" value="1" />
  <parameter name="busAddressWidth" value="6" />
  <parameter name="coefficientWriteable" value="false" />
  <parameter name="coeffSetFixedValueImag" value="0,0,0,0,0,0,0,0" />
  <parameter name="num_modes" value="2" />
  <parameter name="karatsuba" value="false" />
  <parameter name="coeffBitWidth_derived" value="8" />
  <parameter name="bankDisplay" value="0" />
  <parameter name="baseAddress" value="0" />
  <parameter
     name="coeffSetRealValue"
     value="-0.005782864359858162,-0.0025648221521494628,-0.0029933840893287557,-0.0033536114523214306,-0.0036082306416442994,-0.003719717209165507,-0.0036496160193587143,-0.0033561401871556587,-0.002798486565175044,-0.001944894509967708,-7.711758857304644E-4,7.508401493567783E-4,0.0026440493276360067,0.004893822796576416,0.007514453943765508,0.010478421568833277,0.01376087702832994,0.017321343491199938,0.021111957253287177,0.025072917882094214,0.029134724942678294,0.03322349833905958,0.03726104229595373,0.04116209924326623,0.044843442058007964,0.048227493707721426,0.05123448325548204,0.053797017293795844,0.05585527613071549,0.05736209690136674,0.05828003167670566,0.05858808421584094,0.05828003167670566,0.05736209690136674,0.05585527613071549,0.053797017293795844,0.05123448325548204,0.048227493707721426,0.044843442058007964,0.04116209924326623,0.03726104229595373,0.03322349833905958,0.029134724942678294,0.025072917882094214,0.021111957253287177,0.017321343491199938,0.01376087702832994,0.010478421568833277,0.007514453943765508,0.004893822796576416,0.0026440493276360067,7.508401493567783E-4,-7.711758857304644E-4,-0.001944894509967708,-0.002798486565175044,-0.0033561401871556587,-0.0036496160193587143,-0.003719717209165507,-0.0036082306416442994,-0.0033536114523214306,-0.0029933840893287557,-0.0025648221521494628,-0.005782864359858162" />
  <parameter name="coeffSetScaleValueImag" value="0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0" />
  <parameter name="chanPerInputInterface" value="1" />
  <parameter name="deviceFamily" value="Cyclone V" />
  <parameter name="dspCount" value="1" />
  <parameter name="outType" value="int" />
  <parameter name="symmetryMode" value="nsym" />
  <parameter name="outLsbBitRem" value="13" />
  <parameter name="decimFactor" value="1" />
  <parameter name="ModeWidth" value="0" />
  <parameter name="memBitCount" value="1024" />
  <parameter name="outputInterfaceNum" value="1" />
  <parameter name="filterType" value="single" />
  <parameter name="backPressure" value="false" />
  <parameter name="inputBitWidth" value="16" />
  <parameter name="coeffScaling" value="auto" />
  <parameter name="outFullFracBitWidth" value="0" />
  <parameter name="coeffNum" value="63" />
  <parameter name="busDataWidth" value="16" />
  <parameter name="coeffComplex" value="false" />
  <parameter name="outputfifodepth_realOnly" value="3" />
  <parameter name="inputChannelNum" value="1" />
  <parameter name="channelModes" value="0,1,2,3" />
  <parameter
     name="coeffSetScaleValue"
     value="-0.005535881973150325,-0.0023066174888126353,-0.0027679409865751627,-0.0032292644843376897,-0.0032292644843376897,-0.0036905879821002166,-0.0032292644843376897,-0.0032292644843376897,-0.0027679409865751627,-0.0018452939910501083,-0.0004613234977625271,0.0004613234977625271,0.0023066174888126353,0.004613234977625271,0.007381175964200433,0.010149116950775595,0.013378381435113286,0.017068969417213503,0.02075955739931372,0.024911468879176463,0.029063380359039208,0.03321529183890195,0.036905879821002165,0.04105779130086491,0.04474837928296513,0.04797764376730282,0.05120690825164051,0.05351352574045314,0.055820143229265776,0.05720411372255336,0.058126760718078416,0.05858808421584094,0.058126760718078416,0.05720411372255336,0.055820143229265776,0.05351352574045314,0.05120690825164051,0.04797764376730282,0.04474837928296513,0.04105779130086491,0.036905879821002165,0.03321529183890195,0.029063380359039208,0.024911468879176463,0.02075955739931372,0.017068969417213503,0.013378381435113286,0.010149116950775595,0.007381175964200433,0.004613234977625271,0.0023066174888126353,0.0004613234977625271,-0.0004613234977625271,-0.0018452939910501083,-0.0027679409865751627,-0.0032292644843376897,-0.0032292644843376897,-0.0036905879821002166,-0.0032292644843376897,-0.0032292644843376897,-0.0027679409865751627,-0.0023066174888126353,-0.005535881973150325" />
  <parameter name="latency" value="16" />
  <parameter name="lutCount" value="197" />
  <parameter name="outFracBitWidth" value="0" />
  <parameter name="outputfifodepth" value="4" />
  <parameter name="clockRate" value="50" />
  <parameter name="readWriteMode" value="read_write" />
  <parameter name="reconfigurable" value="false" />
  <parameter name="outWidth" value="30" />
  <parameter name="coeffFracBitWidth" value="0" />
  <parameter
     name="coeffSetFixedValue"
     value="-12,-5,-6,-7,-7,-8,-7,-7,-6,-4,-1,1,5,10,16,22,29,37,45,54,63,72,80,89,97,104,111,116,121,124,126,127,126,124,121,116,111,104,97,89,80,72,63,54,45,37,29,22,16,10,5,1,-1,-4,-6,-7,-7,-8,-7,-7,-6,-5,-12" />
  <parameter name="modeFormatted" value="--" />
  <parameter name="mRAMThreshold" value="1000000" />
  <parameter name="bankCount" value="1" />
  <parameter name="interpFactor" value="1" />
  <parameter name="outWidth_realOnly" value="30" />
  <parameter name="errorList" value="0" />
  <parameter name="L_bandsFilter" value="1" />
  <parameter name="clockSlack" value="0" />
  <parameter name="outMsbBitRem" value="0" />
  <parameter name="reconfigurable_list" value="0" />
  <parameter name="dualMemDistRAMThreshold" value="1280" />
  <parameter name="latency_realOnly" value="16" />
  <parameter name="inputRate" value="0.048" />
  <parameter name="coefficientReadback" value="false" />
  <parameter name="bankInWidth" value="0" />
  <parameter name="hardMultiplierThreshold" value="-1" />
  <generatedFiles>
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/dspba_library_package.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/dspba_library.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/fir_test_fir_compiler_ii_0_rtl_core.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/fir_test_fir_compiler_ii_0_ast.vhd"
       type="VHDL"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/fir_test_fir_compiler_ii_0.vhd"
       type="VHDL"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/dsp/altera_fir_compiler_ii/src/HP_FIR_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fir_test" as="fir_compiler_ii_0" />
  <messages>
   <message level="Debug" culprit="fir_test">queue size: 1 starting:altera_fir_compiler_ii "submodules/fir_test_fir_compiler_ii_0"</message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[C:/intelfpga_lite/17.1/quartus/dspba/backend/windows64/fir_ip_api_interface fir_test_fir_compiler_ii_0_rtl_core . CYCLONEV medium 0 50 1 0.048 63 1 1 1 nsym 1 16 0 8 0 0 false false -- 16 6 20 1280 1000000 -1 true false 1 -- <<< -12,-5,-6,-7,-7,-8,-7,-7,-6,-4,-1,1,5,10,16,22,29,37,45,54,63,72,80,89,97,104,111,116,121,124,126,127,126,124,121,116,111,104,97,89,80,72,63,54,45,37,29,22,16,10,5,1,-1,-4,-6,-7,-7,-8,-7,-7,-6,-5,-12 ]]></message>
   <message level="Debug" culprit="fir_compiler_ii_0"><![CDATA[OUTPARAMS -interp=1 -decim=1 -incycles=1041 -len=63 -bankcount=1 -nsym -nband=1 -chans=1 -family="Cyclone V" 
|{}|1|1|1|1|30|0|16|3|true|LUTS: 197 DSPs: 1 RAM Bits: 1024|fir_test_fir_compiler_ii_0_rtl_core.vhd|]]></message>
   <message level="Info" culprit="fir_compiler_ii_0">PhysChanIn 1, PhysChanOut 1, ChansPerPhyIn 1, ChansPerPhyOut 1, OutputFullBitWidth 30, Bankcount 1, Latency 16, CoefBitWidth 8</message>
   <message level="Info" culprit="fir_compiler_ii_0"><![CDATA["<b>fir_test</b>" instantiated <b>altera_fir_compiler_ii</b> "<b>fir_compiler_ii_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:17.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="fir_test:.:rst_controller"
   kind="altera_reset_controller"
   version="17.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="H:/juanjm2_git/micArray/I2S_AUD_IP/base/fir_test/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/17.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="fir_test" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="fir_test">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>fir_test</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
