
*** Running vivado
    with args -log opdr5_7.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source opdr5_7.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source opdr5_7.tcl -notrace
Command: link_design -top opdr5_7 -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sil/Documents/School/VHDL/Week4/oef/opdr5/ZyboTemplate.xdc]
Finished Parsing XDC File [/home/sil/Documents/School/VHDL/Week4/oef/opdr5/ZyboTemplate.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1420.605 ; gain = 258.945 ; free physical = 580 ; free virtual = 5306
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1457.621 ; gain = 37.016 ; free physical = 578 ; free virtual = 5304
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 131605447

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 207 ; free virtual = 4933
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 131605447

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 207 ; free virtual = 4933
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 131605447

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 207 ; free virtual = 4933
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 131605447

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 207 ; free virtual = 4933
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 131605447

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 207 ; free virtual = 4933
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 207 ; free virtual = 4933
Ending Logic Optimization Task | Checksum: 131605447

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 207 ; free virtual = 4933

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 131605447

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1872.113 ; gain = 0.000 ; free physical = 207 ; free virtual = 4933
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 1872.113 ; gain = 451.508 ; free physical = 207 ; free virtual = 4933
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1896.125 ; gain = 0.000 ; free physical = 205 ; free virtual = 4933
INFO: [Common 17-1381] The checkpoint '/home/sil/Documents/School/VHDL/Week4/oef/opdr5/opdr5.runs/impl_2/opdr5_7_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file opdr5_7_drc_opted.rpt -pb opdr5_7_drc_opted.pb -rpx opdr5_7_drc_opted.rpx
Command: report_drc -file opdr5_7_drc_opted.rpt -pb opdr5_7_drc_opted.pb -rpx opdr5_7_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sil/Documents/School/VHDL/Week4/oef/opdr5/opdr5.runs/impl_2/opdr5_7_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 4917
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fb3de952

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 4917
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 4917

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fb3de952

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 4917

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15ad1f5a9

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 4917

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15ad1f5a9

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 4917
Phase 1 Placer Initialization | Checksum: 15ad1f5a9

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1904.129 ; gain = 0.000 ; free physical = 191 ; free virtual = 4917

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 10f4cbe0a

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 187 ; free virtual = 4913

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10f4cbe0a

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 187 ; free virtual = 4913

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b444b40f

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 187 ; free virtual = 4913

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1683c0e8d

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 187 ; free virtual = 4913

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1683c0e8d

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.45 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 187 ; free virtual = 4913

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18c1d2372

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 185 ; free virtual = 4911

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18c1d2372

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.50 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 185 ; free virtual = 4911

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18c1d2372

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 185 ; free virtual = 4911
Phase 3 Detail Placement | Checksum: 18c1d2372

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 185 ; free virtual = 4911

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 18c1d2372

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 185 ; free virtual = 4911

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18c1d2372

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 186 ; free virtual = 4912

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18c1d2372

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 186 ; free virtual = 4912

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18c1d2372

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 186 ; free virtual = 4912
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18c1d2372

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 186 ; free virtual = 4912
Ending Placer Task | Checksum: d4df0311

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1928.141 ; gain = 24.012 ; free physical = 188 ; free virtual = 4914
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1928.141 ; gain = 0.000 ; free physical = 188 ; free virtual = 4915
INFO: [Common 17-1381] The checkpoint '/home/sil/Documents/School/VHDL/Week4/oef/opdr5/opdr5.runs/impl_2/opdr5_7_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file opdr5_7_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1928.141 ; gain = 0.000 ; free physical = 179 ; free virtual = 4905
INFO: [runtcl-4] Executing : report_utilization -file opdr5_7_utilization_placed.rpt -pb opdr5_7_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1928.141 ; gain = 0.000 ; free physical = 187 ; free virtual = 4913
INFO: [runtcl-4] Executing : report_control_sets -verbose -file opdr5_7_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1928.141 ; gain = 0.000 ; free physical = 186 ; free virtual = 4913
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: c63bbcd8 ConstDB: 0 ShapeSum: ea34639 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 80b1da99

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1980.133 ; gain = 51.992 ; free physical = 100 ; free virtual = 4828
Post Restoration Checksum: NetGraph: 6613c80b NumContArr: 1a9e128e Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 80b1da99

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1994.133 ; gain = 65.992 ; free physical = 98 ; free virtual = 4801

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 80b1da99

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1994.133 ; gain = 65.992 ; free physical = 98 ; free virtual = 4801
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1075b4cd2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1997.133 ; gain = 68.992 ; free physical = 107 ; free virtual = 4790

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: edeca770

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1997.133 ; gain = 68.992 ; free physical = 107 ; free virtual = 4789

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 14a054671

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1997.133 ; gain = 68.992 ; free physical = 106 ; free virtual = 4789
Phase 4 Rip-up And Reroute | Checksum: 14a054671

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1997.133 ; gain = 68.992 ; free physical = 106 ; free virtual = 4789

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 14a054671

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1997.133 ; gain = 68.992 ; free physical = 106 ; free virtual = 4789

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 14a054671

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1997.133 ; gain = 68.992 ; free physical = 106 ; free virtual = 4789
Phase 6 Post Hold Fix | Checksum: 14a054671

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1997.133 ; gain = 68.992 ; free physical = 106 ; free virtual = 4789

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0140766 %
  Global Horizontal Routing Utilization  = 0.00252757 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
Phase 7 Route finalize | Checksum: 14a054671

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1997.133 ; gain = 68.992 ; free physical = 106 ; free virtual = 4789

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14a054671

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1999.133 ; gain = 70.992 ; free physical = 106 ; free virtual = 4789

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9badb414

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1999.133 ; gain = 70.992 ; free physical = 106 ; free virtual = 4789
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1999.133 ; gain = 70.992 ; free physical = 120 ; free virtual = 4803

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1999.133 ; gain = 70.992 ; free physical = 120 ; free virtual = 4803
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1999.133 ; gain = 0.000 ; free physical = 119 ; free virtual = 4803
INFO: [Common 17-1381] The checkpoint '/home/sil/Documents/School/VHDL/Week4/oef/opdr5/opdr5.runs/impl_2/opdr5_7_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file opdr5_7_drc_routed.rpt -pb opdr5_7_drc_routed.pb -rpx opdr5_7_drc_routed.rpx
Command: report_drc -file opdr5_7_drc_routed.rpt -pb opdr5_7_drc_routed.pb -rpx opdr5_7_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/sil/Documents/School/VHDL/Week4/oef/opdr5/opdr5.runs/impl_2/opdr5_7_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file opdr5_7_methodology_drc_routed.rpt -pb opdr5_7_methodology_drc_routed.pb -rpx opdr5_7_methodology_drc_routed.rpx
Command: report_methodology -file opdr5_7_methodology_drc_routed.rpt -pb opdr5_7_methodology_drc_routed.pb -rpx opdr5_7_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/sil/Documents/School/VHDL/Week4/oef/opdr5/opdr5.runs/impl_2/opdr5_7_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file opdr5_7_power_routed.rpt -pb opdr5_7_power_summary_routed.pb -rpx opdr5_7_power_routed.rpx
Command: report_power -file opdr5_7_power_routed.rpt -pb opdr5_7_power_summary_routed.pb -rpx opdr5_7_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file opdr5_7_route_status.rpt -pb opdr5_7_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file opdr5_7_timing_summary_routed.rpt -rpx opdr5_7_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file opdr5_7_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file opdr5_7_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Fri Mar 16 15:57:22 2018...

*** Running vivado
    with args -log opdr5_7.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source opdr5_7.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source opdr5_7.tcl -notrace
Command: open_checkpoint opdr5_7_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1159.645 ; gain = 0.000 ; free physical = 883 ; free virtual = 5562
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sil/Documents/School/VHDL/Week4/oef/opdr5/opdr5.runs/impl_2/.Xil/Vivado-28300-x220/dcp1/opdr5_7.xdc]
Finished Parsing XDC File [/home/sil/Documents/School/VHDL/Week4/oef/opdr5/opdr5.runs/impl_2/.Xil/Vivado-28300-x220/dcp1/opdr5_7.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1396.594 ; gain = 0.000 ; free physical = 592 ; free virtual = 5290
Restored from archive | CPU: 0.010000 secs | Memory: 0.020836 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1396.594 ; gain = 0.000 ; free physical = 592 ; free virtual = 5290
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1396.594 ; gain = 236.949 ; free physical = 593 ; free virtual = 5290
Command: write_bitstream -force opdr5_7.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC PDRC-153] Gated clock check: Net F_reg_i_2_n_0 is a gated clock net sourced by a combinational pin F_reg_i_2/O, cell F_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./opdr5_7.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/sil/Documents/School/VHDL/Week4/oef/opdr5/opdr5.runs/impl_2/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Mar 16 15:59:10 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1808.562 ; gain = 411.969 ; free physical = 564 ; free virtual = 5262
INFO: [Common 17-206] Exiting Vivado at Fri Mar 16 15:59:10 2018...
