
*** Running vivado
    with args -log SETARE_PROGRAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SETARE_PROGRAM.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SETARE_PROGRAM.tcl -notrace
Command: synth_design -top SETARE_PROGRAM -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 44720 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 430.473 ; gain = 99.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SETARE_PROGRAM' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:52]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/debouncer.vhd:41]
WARNING: [Synth 8-614] signal 'BTN' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/debouncer.vhd:61]
WARNING: [Synth 8-614] signal 'q0' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/debouncer.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/debouncer.vhd:41]
INFO: [Synth 8-638] synthesizing module 'counter_3_bits' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/counter_4_bits.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'counter_3_bits' (2#1) [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/counter_4_bits.vhd:40]
INFO: [Synth 8-638] synthesizing module 'MEMORIE_PROGRAME' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/MEMORIE_PROGRAME.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MEMORIE_PROGRAME' (3#1) [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/MEMORIE_PROGRAME.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:110]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:78]
WARNING: [Synth 8-614] signal 'enable_stare_urmatoare' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:78]
WARNING: [Synth 8-614] signal 'MODE' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:78]
WARNING: [Synth 8-614] signal 'SETARE_FUNC' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:78]
WARNING: [Synth 8-614] signal 'prog_int' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:78]
WARNING: [Synth 8-614] signal 'program_automat' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:78]
WARNING: [Synth 8-614] signal 'TEMPERATURA' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:78]
WARNING: [Synth 8-614] signal 'timp_spalare' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:78]
INFO: [Synth 8-638] synthesizing module 'COUNTER_DOWN_TIMP' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNT_DOWN_TIMP.vhd:46]
WARNING: [Synth 8-614] signal 'DOOR' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNT_DOWN_TIMP.vhd:55]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNT_DOWN_TIMP.vhd:68]
WARNING: [Synth 8-614] signal 'D0_MIN' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNT_DOWN_TIMP.vhd:68]
WARNING: [Synth 8-614] signal 'D1_MIN' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNT_DOWN_TIMP.vhd:68]
WARNING: [Synth 8-614] signal 'HOUR' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNT_DOWN_TIMP.vhd:68]
WARNING: [Synth 8-614] signal 'done_sig' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNT_DOWN_TIMP.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'COUNTER_DOWN_TIMP' (4#1) [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNT_DOWN_TIMP.vhd:46]
INFO: [Synth 8-638] synthesizing module 'SSD' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/AFIS_TIMP.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'SSD' (5#1) [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/AFIS_TIMP.vhd:45]
INFO: [Synth 8-638] synthesizing module 'executare_program' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/executare_program.vhd:45]
WARNING: [Synth 8-614] signal 'stare_urmatoare' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/executare_program.vhd:54]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/executare_program.vhd:63]
WARNING: [Synth 8-614] signal 'START' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/executare_program.vhd:63]
WARNING: [Synth 8-614] signal 'SETARE_FUNC' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/executare_program.vhd:63]
INFO: [Synth 8-638] synthesizing module 'COUNTER_HM' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNTER_HM.vhd:46]
WARNING: [Synth 8-614] signal 'DOOR' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNTER_HM.vhd:55]
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNTER_HM.vhd:68]
WARNING: [Synth 8-614] signal 'D0_MIN' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNTER_HM.vhd:68]
WARNING: [Synth 8-614] signal 'D1_MIN' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNTER_HM.vhd:68]
WARNING: [Synth 8-614] signal 'HOUR' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNTER_HM.vhd:68]
WARNING: [Synth 8-614] signal 'ENABLE' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNTER_HM.vhd:68]
WARNING: [Synth 8-614] signal 'done_sig' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNTER_HM.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'COUNTER_HM' (6#1) [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNTER_HM.vhd:46]
WARNING: [Synth 8-614] signal 'stare_act' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/executare_program.vhd:129]
WARNING: [Synth 8-614] signal 'SETARE_FUNC' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/executare_program.vhd:129]
WARNING: [Synth 8-614] signal 'TIMP_SPALARE' is read in the process but is not in the sensitivity list [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/executare_program.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'executare_program' (7#1) [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/executare_program.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'SETARE_PROGRAM' (8#1) [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:52]
WARNING: [Synth 8-3331] design MEMORIE_PROGRAME has unconnected port CLK
WARNING: [Synth 8-3331] design counter_3_bits has unconnected port en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 486.758 ; gain = 155.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 486.758 ; gain = 155.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 486.758 ; gain = 155.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/constrs_1/new/BASYS.xdc]
Finished Parsing XDC File [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/constrs_1/new/BASYS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/constrs_1/new/BASYS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SETARE_PROGRAM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SETARE_PROGRAM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 821.770 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 821.781 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 821.781 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 821.781 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 821.781 ; gain = 490.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 821.781 ; gain = 490.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 821.781 ; gain = 490.945
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "programe_automate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "divclock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'done_sig_reg' into 'DONE_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/COUNTER_HM.vhd:71]
INFO: [Synth 8-5545] ROM "divclock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'stare_act_reg' in module 'SETARE_PROGRAM'
INFO: [Synth 8-5545] ROM "TIMP" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "enable_start" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TIMP" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SET" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stare_urmatoare" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stare_urmatoare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stare_urmatoare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stare_urmatoare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stare_urmatoare" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'q0_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/debouncer.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'terminare_prog_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/executare_program.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'stare_urmatoare_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/executare_program.vhd:71]
WARNING: [Synth 8-327] inferring latch for variable 'timp_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/executare_program.vhd:120]
WARNING: [Synth 8-327] inferring latch for variable 'SET_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:83]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_stare_urmatoare_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_stare_urmatoare_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:74]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             setare_mode |                             0001 |                              000
             setare_timp |                             0010 |                              010
             setare_temp |                             0100 |                              011
          sfarsit_setari |                             1000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stare_act_reg' using encoding 'one-hot' in module 'SETARE_PROGRAM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_stare_urmatoare_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'TIMP_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:111]
WARNING: [Synth 8-327] inferring latch for variable 'enable_start_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:157]
WARNING: [Synth 8-327] inferring latch for variable 'timp_spalare_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:127]
WARNING: [Synth 8-327] inferring latch for variable 'enable_stare_urmatoare_reg' [C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.srcs/sources_1/new/SETARE_PROGRAM.vhd:81]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 821.781 ; gain = 490.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 15    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 7     
+---Registers : 
	               32 Bit    Registers := 7     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   9 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   4 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 60    
	   4 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SETARE_PROGRAM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 2     
	   7 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 5     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module counter_3_bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module MEMORIE_PROGRAME 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     14 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
Module COUNTER_DOWN_TIMP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module SSD 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module COUNTER_HM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module executare_program 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     10 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Timp_num/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Timp_num/divclock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROG_EXEC/num_inmuiere/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROG_EXEC/num_inmuiere/divclock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROG_EXEC/num_spalare_prin/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROG_EXEC/num_spalare_prin/divclock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROG_EXEC/num_evacuare/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROG_EXEC/num_evacuare/divclock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROG_EXEC/num_clatire/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROG_EXEC/num_clatire/divclock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROG_EXEC/num_clatire_sup/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROG_EXEC/num_clatire_sup/divclock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROG_EXEC/num_uscare/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PROG_EXEC/num_uscare/divclock" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'timp_spalare_reg[8]' (LD) to 'timp_spalare_reg[6]'
INFO: [Synth 8-3886] merging instance 'timp_spalare_reg[9]' (LD) to 'timp_spalare_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\timp_spalare_reg[7] )
INFO: [Synth 8-3886] merging instance 'TIMP_reg[11]' (LD) to 'TIMP_reg[7]'
INFO: [Synth 8-3886] merging instance 'TIMP_reg[10]' (LD) to 'TIMP_reg[7]'
INFO: [Synth 8-3886] merging instance 'TIMP_reg[7]' (LD) to 'TIMP_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TIMP_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SET_reg[1] )
INFO: [Synth 8-3886] merging instance 'PROG_EXEC/timp_reg[8]' (LDC) to 'PROG_EXEC/timp_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\PROG_EXEC/timp_reg[7] )
WARNING: [Synth 8-3332] Sequential element (debouncer/q0_reg) is unused and will be removed from module SETARE_PROGRAM.
WARNING: [Synth 8-3332] Sequential element (PROG_EXEC/timp_reg[7]) is unused and will be removed from module SETARE_PROGRAM.
WARNING: [Synth 8-3332] Sequential element (SET_reg[1]) is unused and will be removed from module SETARE_PROGRAM.
WARNING: [Synth 8-3332] Sequential element (TIMP_reg[3]) is unused and will be removed from module SETARE_PROGRAM.
WARNING: [Synth 8-3332] Sequential element (timp_spalare_reg[7]) is unused and will be removed from module SETARE_PROGRAM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 821.781 ; gain = 490.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 821.781 ; gain = 490.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 861.383 ; gain = 530.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 861.383 ; gain = 530.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 861.383 ; gain = 530.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 861.383 ; gain = 530.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 861.383 ; gain = 530.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 861.383 ; gain = 530.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 861.383 ; gain = 530.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 861.383 ; gain = 530.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    60|
|3     |LUT1   |     5|
|4     |LUT2   |   274|
|5     |LUT3   |    48|
|6     |LUT4   |   130|
|7     |LUT5   |    89|
|8     |LUT6   |   114|
|9     |MUXF7  |     2|
|10    |FDCE   |   302|
|11    |FDPE   |    62|
|12    |FDRE   |    30|
|13    |LD     |    19|
|14    |LDC    |    79|
|15    |LDP    |     1|
|16    |IBUF   |     9|
|17    |OBUF   |    23|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+------------------+------+
|      |Instance             |Module            |Cells |
+------+---------------------+------------------+------+
|1     |top                  |                  |  1249|
|2     |  AFIS_TIMP          |SSD               |    25|
|3     |  PROG_EXEC          |executare_program |   942|
|4     |    num_clatire      |COUNTER_HM        |   150|
|5     |    num_clatire_sup  |COUNTER_HM_0      |   149|
|6     |    num_evacuare     |COUNTER_HM_1      |   150|
|7     |    num_inmuiere     |COUNTER_HM_2      |   148|
|8     |    num_spalare_prin |COUNTER_HM_3      |   147|
|9     |    num_uscare       |COUNTER_HM_4      |   165|
|10    |  Timp_num           |COUNTER_DOWN_TIMP |   181|
|11    |  alegere_program    |counter_3_bits    |    23|
+------+---------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 861.383 ; gain = 530.547
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 861.383 ; gain = 195.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 861.383 ; gain = 530.547
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 161 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  LD => LDCE: 16 instances
  LD => LDCE (inverted pins: G): 3 instances
  LDC => LDCE: 79 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:43 . Memory (MB): peak = 861.383 ; gain = 543.434
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 861.383 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Petrenciuc Amelia/OneDrive/Desktop/VERSIUNE_NOUA_MASINA/masina_spalat_vase/masina_spalat_vase.runs/synth_1/SETARE_PROGRAM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SETARE_PROGRAM_utilization_synth.rpt -pb SETARE_PROGRAM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 27 13:07:36 2023...
