Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Wed Dec 13 16:30:20 2017
| Host         : linux-6.ece.iastate.edu running 64-bit Red Hat Enterprise Linux Workstation release 6.9 (Santiago)
| Command      : report_control_sets -verbose -file Top_Level_control_sets_placed.rpt
| Design       : Top_Level
| Device       : xc7z010
--------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   244 |
| Unused register locations in slices containing registers |   410 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             230 |          109 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             163 |           51 |
| Yes          | No                    | No                     |            9952 |         2384 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1229 |          300 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|        Clock Signal        |                                           Enable Signal                                           |                                                                       Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count |
+----------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                             |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                              |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/PA_FP_to_Rad/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                            |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                             |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/VoltBFP_to_DAC/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                          |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                             |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                            |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T13_Mult_sd1/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                            |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T33_Mult_sd1/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                            |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T14_Mult_sd2/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                            |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T32_Mult_x2/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                             |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T21_Mult_sd1/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                            |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                             |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T21_Mult_x1/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                             |                1 |              1 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T24_Mult_sd2/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                            |                1 |              1 |
|  Dig2An/shift_reg_0/p_0_in |                                                                                                   |                                                                                                                                                             |                1 |              2 |
|  Clock_IBUF_BUFG           | LQR_Control/Volt_FP_to_Bias/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0 |                                                                                                                                                             |                1 |              3 |
|  Clock_IBUF_BUFG           | LQR_Control/Volt_FP_to_Bias/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata   |                                                                                                                                                             |                1 |              3 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/VB_FP_to_int32/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[27]_i_1_n_0                        |                1 |              4 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/VB_FP_to_int32/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[31]_1             |                1 |              4 |
|  Dig2An/shift_reg_0/p_0_in | Dig2An/shift_reg_0/counter[4]_i_1_n_0                                                             |                                                                                                                                                             |                2 |              5 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/VoltBFP_to_DAC/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                        |                2 |              7 |
|  Clock_IBUF_BUFG           | LQR_Control/Pos_Counter                                                                           | Pos_Counter[7]_i_1_n_0                                                                                                                                      |                3 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/T32_Mult_x2/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                           |                2 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                           |                2 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/T24_Mult_sd2/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                          |                2 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                           |                2 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/T21_Mult_x1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                           |                3 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/T21_Mult_sd1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                          |                3 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/T14_Mult_sd2/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                          |                4 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/T13_Mult_sd1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                          |                2 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                           |                3 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/PA_FP_to_Rad/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                          |                2 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                            |                2 |              7 |
|  Clock_IBUF_BUFG           | LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata      |                                                                                                                                                             |                2 |              7 |
|  Clock_IBUF_BUFG           | LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1    |                                                                                                                                                             |                1 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/K1_mult_uRef/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                          |                2 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                          |                3 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/T33_Mult_sd1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                          |                2 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                          |                2 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/K3_mult_uRef/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                          |                3 |              7 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_26_out__0                                                                           |                2 |              7 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/CP_Int2FP/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[24]                                                        |                2 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/CP_Int2FP/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[23]_i_1__0_n_0                           |                2 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/Volt_FP_to_Bias/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                |                3 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/VB_FP_to_int32/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[7]                                                                               |                1 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M33_Add_M34/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                    |                2 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M23_Add_M24/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                    |                2 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                    |                5 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A13_Add_K1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                     |                2 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/PA_Int2FP/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[23]_i_1__0_n_0                           |                2 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/PA_Int2FP/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q_reg[24]                                                        |                2 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M21_Add_M22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                    |                2 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A33_Add_K3/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                     |                3 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A11_Add_A12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                    |                2 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M13_Add_M14/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                    |                3 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                    |                3 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                    |                3 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A21_Add_A22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                    |                2 |              8 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                     |                3 |              8 |
|  Clock_IBUF_BUFG           | LQR_Control/VoltBFP_to_DAC/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata    |                                                                                                                                                             |                3 |             10 |
|  Clock_IBUF_BUFG           | LQR_Control/VoltBFP_to_DAC/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1  |                                                                                                                                                             |                2 |             10 |
|  Clock_IBUF_BUFG           | LQR_Control/T21_Mult_sd1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0    |                                                                                                                                                             |                5 |             11 |
|  Clock_IBUF_BUFG           | LQR_Control/T21_Mult_sd1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata      |                                                                                                                                                             |                4 |             11 |
|  Clock_IBUF_BUFG           | LQR_Control/T24_Mult_sd2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata      |                                                                                                                                                             |                4 |             12 |
|  Clock_IBUF_BUFG           | LQR_Control/T33_Mult_sd1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata      |                                                                                                                                                             |                4 |             12 |
|  Clock_IBUF_BUFG           | LQR_Control/T24_Mult_sd2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0    |                                                                                                                                                             |                2 |             12 |
|  Clock_IBUF_BUFG           | LQR_Control/T33_Mult_sd1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0    |                                                                                                                                                             |                2 |             12 |
|  Clock_IBUF_BUFG           | LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1    |                                                                                                                                                             |                4 |             13 |
|  Clock_IBUF_BUFG           | LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata      |                                                                                                                                                             |                4 |             13 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M23_Add_M24/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                |                4 |             15 |
|  Clock_IBUF_BUFG           | LQR_Control/T14_Mult_sd2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0    |                                                                                                                                                             |                4 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                |                2 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A11_Add_A12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                |                3 |             15 |
|  Clock_IBUF_BUFG           | LQR_Control/T13_Mult_sd1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata      |                                                                                                                                                             |                4 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A21_Add_A22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                |                2 |             15 |
|  Clock_IBUF_BUFG           | LQR_Control/T13_Mult_sd1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0    |                                                                                                                                                             |                4 |             15 |
|  Clock_IBUF_BUFG           | LQR_Control/T14_Mult_sd2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata      |                                                                                                                                                             |                5 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/VB_FP_to_int32/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[30]_i_1_n_0                        |                2 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A33_Add_K3/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                 |                3 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                |                2 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/Volt_FP_to_Bias/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                            |                2 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M33_Add_M34/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                |                2 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M13_Add_M14/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                |                2 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                |                2 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                 |                2 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A13_Add_K1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                 |                3 |             15 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M21_Add_M22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/opt_has_pipe.first_q_reg[15]                                |                3 |             15 |
|  Clock_IBUF_BUFG           | LQR_Control/T12_Mult_x2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                4 |             16 |
|  Clock_IBUF_BUFG           | LQR_Control/T12_Mult_x2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0     |                                                                                                                                                             |                3 |             16 |
|  Clock_IBUF_BUFG           | LQR_Control/T11_Mult_x1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                4 |             16 |
|  Clock_IBUF_BUFG           | LQR_Control/T11_Mult_x1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0     |                                                                                                                                                             |                3 |             16 |
|  Clock_IBUF_BUFG           |                                                                                                   | LQR_Control/VB_FP_to_int32/U0/i_synth/FLT_TO_FIX_OP.SPD.OP/m_axis_result_tdata[31]                                                                          |                2 |             16 |
|  Clock_IBUF_BUFG           | LQR_Control/T32_Mult_x2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0     |                                                                                                                                                             |                4 |             17 |
|  Clock_IBUF_BUFG           | LQR_Control/T32_Mult_x2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                5 |             17 |
|  Clock_IBUF_BUFG           | DAC_Cmp/dac_value0                                                                                |                                                                                                                                                             |                5 |             17 |
|  Clock_IBUF_BUFG           | LQR_Control/PA_FP_to_Rad/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata      |                                                                                                                                                             |                5 |             18 |
|  Clock_IBUF_BUFG           | LQR_Control/T21_Mult_x1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0     |                                                                                                                                                             |                4 |             18 |
|  Clock_IBUF_BUFG           | LQR_Control/T21_Mult_x1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                3 |             18 |
|  Clock_IBUF_BUFG           | LQR_Control/T22_Mult_x2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0     |                                                                                                                                                             |                5 |             18 |
|  Clock_IBUF_BUFG           | LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0    |                                                                                                                                                             |                5 |             18 |
|  Clock_IBUF_BUFG           | LQR_Control/K1_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata      |                                                                                                                                                             |                7 |             18 |
|  Clock_IBUF_BUFG           | LQR_Control/K2_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0    |                                                                                                                                                             |                3 |             18 |
|  Clock_IBUF_BUFG           | LQR_Control/K2_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata      |                                                                                                                                                             |                4 |             18 |
|  Clock_IBUF_BUFG           | LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0    |                                                                                                                                                             |                4 |             18 |
|  Clock_IBUF_BUFG           | LQR_Control/K3_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata      |                                                                                                                                                             |                5 |             18 |
|  Clock_IBUF_BUFG           | LQR_Control/T22_Mult_x2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                6 |             18 |
|  Clock_IBUF_BUFG           | LQR_Control/PA_FP_to_Rad/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1    |                                                                                                                                                             |                4 |             18 |
|  Clock_IBUF_BUFG           | LQR_Control/T31_Mult_x1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0     |                                                                                                                                                             |                4 |             19 |
|  Clock_IBUF_BUFG           | LQR_Control/T31_Mult_x1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                5 |             19 |
|  Clock_IBUF_BUFG           | LQR_Control/T34_Mult_sd2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata      |                                                                                                                                                             |                5 |             20 |
|  Clock_IBUF_BUFG           | LQR_Control/T34_Mult_sd2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0    |                                                                                                                                                             |                4 |             20 |
|  Clock_IBUF_BUFG           | LQR_Control/CP_FP_to_m/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1      |                                                                                                                                                             |                5 |             21 |
|  Clock_IBUF_BUFG           | LQR_Control/CP_FP_to_m/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata        |                                                                                                                                                             |                6 |             21 |
|  Clock_IBUF_BUFG           |                                                                                                   | FSM/lqr_reset1                                                                                                                                              |                6 |             21 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T21_Mult_x1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                 |                5 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M23_Add_M24/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]     |                6 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M21_Add_M22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]     |                5 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M13_Add_M14/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]     |                4 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M11_Add_M12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]     |                6 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A33_Add_K3/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]      |                8 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A31_Add_A32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]     |                7 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A23_Add_K2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]      |                5 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A11_Add_A12/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]     |                4 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A21_Add_A22/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]     |                4 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M33_Add_M34/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]     |                5 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/K3_mult_uRef/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                |                7 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/CP_Int2FP/U0/i_synth/i_nd_to_rdy/SR[0]                                                                                                          |                3 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/VoltBFP_to_DAC/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                              |                3 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/PA_Int2FP/U0/i_synth/i_nd_to_rdy/SR[0]                                                                                                          |                3 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T11_Mult_x1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                 |                6 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/K2_mult_uRef/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                |                4 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T34_Mult_sd2/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                |                3 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/K1_mult_uRef/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                |                7 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/CP_FP_to_m/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                  |                7 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T12_Mult_x2/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                 |                6 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/Volt_FP_to_Bias/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0] |                5 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/PA_FP_to_Rad/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                |                4 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T33_Mult_sd1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                |                5 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/A13_Add_K1/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]      |                8 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T13_Mult_sd1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                |                5 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/M31_Add_M32/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op_reg[21][0]     |                5 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T32_Mult_x2/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                 |                8 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T14_Mult_sd2/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                |                5 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T31_Mult_x1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                 |                4 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T21_Mult_sd1/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                |                6 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T24_Mult_sd2/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                |                6 |             22 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/T22_Mult_x2/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/SR[0]                                                                                 |                5 |             22 |
|  Clock_IBUF_BUFG           | LQR_Control/K2_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata      |                                                                                                                                                             |                5 |             24 |
|  Clock_IBUF_BUFG           | LQR_Control/K2_mult_uRef/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1    |                                                                                                                                                             |                5 |             24 |
|  Clock_IBUF_BUFG           | Dig2An/dac_active_OBUF                                                                            | DAC_Cmp/dac_value0                                                                                                                                          |                6 |             24 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        | LQR_Control/VB_FP_to_int32/U0/i_synth/i_nd_to_rdy/SR[0]                                                                                                     |                9 |             31 |
|  Clock_IBUF_BUFG           | LQR_Control/PA_Int2FP/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0       |                                                                                                                                                             |                9 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A31_Add_A32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/CP_Int2FP/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata         |                                                                                                                                                             |                8 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T12_Mult_x2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1     |                                                                                                                                                             |                5 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T11_Mult_x1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                5 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/PA_Int2FP/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata         |                                                                                                                                                             |               10 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/VB_FP_to_int32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0  |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/VB_FP_to_int32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata_1  |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T11_Mult_x1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1     |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T33_Mult_sd1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1    |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T22_Mult_x2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T32_Mult_x2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T33_Mult_sd1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata      |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T32_Mult_x2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1     |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T34_Mult_sd2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1    |                                                                                                                                                             |                8 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T31_Mult_x1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                4 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T34_Mult_sd2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata      |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T31_Mult_x1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1     |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/VoltBFP_to_DAC/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0  |                                                                                                                                                             |                9 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T24_Mult_sd2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata      |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T24_Mult_sd2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1    |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/VoltBFP_to_DAC/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata    |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/CP_Int2FP/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0       |                                                                                                                                                             |                5 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T22_Mult_x2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1     |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T21_Mult_x1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T21_Mult_x1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1     |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T21_Mult_sd1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata      |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T21_Mult_sd1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1    |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T14_Mult_sd2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata      |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T14_Mult_sd2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1    |                                                                                                                                                             |                5 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T13_Mult_sd1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata      |                                                                                                                                                             |                4 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T13_Mult_sd1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_1    |                                                                                                                                                             |                5 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/T12_Mult_x2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A33_Add_K3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1      |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M21_Add_M22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0     |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M21_Add_M22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1     |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M13_Add_M14/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                4 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M13_Add_M14/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                5 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M13_Add_M14/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0     |                                                                                                                                                             |                5 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M13_Add_M14/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1     |                                                                                                                                                             |               10 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0     |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M11_Add_M12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1     |                                                                                                                                                             |                9 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A33_Add_K3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata        |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A33_Add_K3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata        |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A33_Add_K3/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0      |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/PA_FP_to_Rad/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0    |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A31_Add_A32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A31_Add_A32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0     |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A31_Add_A32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1     |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata        |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata        |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0      |                                                                                                                                                             |                9 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A23_Add_K2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1      |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | Cart_Encoder/meta_filter_b/internal_count                                                         |                                                                                                                                                             |                8 |             32 |
|  Clock_IBUF_BUFG           | Pend_Encoder/meta_filter_b/internal_count                                                         |                                                                                                                                                             |                8 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A13_Add_K1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1      |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A13_Add_K1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0      |                                                                                                                                                             |                8 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A13_Add_K1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata        |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A13_Add_K1/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata        |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M31_Add_M32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1     |                                                                                                                                                             |                9 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/CP_FP_to_m/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata        |                                                                                                                                                             |                5 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/Volt_FP_to_Bias/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata   |                                                                                                                                                             |                8 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/Volt_FP_to_Bias/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1 |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/CP_FP_to_m/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_0      |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/PA_FP_to_Rad/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata      |                                                                                                                                                             |                4 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                5 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0     |                                                                                                                                                             |                8 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M33_Add_M34/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1     |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M31_Add_M32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                9 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M31_Add_M32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                5 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M31_Add_M32/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0     |                                                                                                                                                             |                9 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M21_Add_M22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                5 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A21_Add_A22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A21_Add_A22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A21_Add_A22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0     |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A21_Add_A22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1     |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A11_Add_A12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                5 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A11_Add_A12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0     |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A11_Add_A12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1     |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/A11_Add_A12/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                6 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M23_Add_M24/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                4 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M23_Add_M24/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_a_tdata       |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M23_Add_M24/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_tdata_0     |                                                                                                                                                             |                4 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M23_Add_M24/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata_1     |                                                                                                                                                             |                7 |             32 |
|  Clock_IBUF_BUFG           | LQR_Control/M21_Add_M22/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg2_b_tdata       |                                                                                                                                                             |                7 |             32 |
|  Encoder_Update_BUFG       |                                                                                                   |                                                                                                                                                             |               18 |             64 |
|  Clock_IBUF_BUFG           | FSM/E[0]                                                                                          | FSM/SR[0]                                                                                                                                                   |               13 |             64 |
|  Clock_IBUF_BUFG           |                                                                                                   |                                                                                                                                                             |               90 |            164 |
|  Clock_IBUF_BUFG           | FSM/aclken                                                                                        |                                                                                                                                                             |             1736 |           6865 |
+----------------------------+---------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    15 |
| 2      |                     1 |
| 3      |                     2 |
| 4      |                     2 |
| 5      |                     1 |
| 7      |                    21 |
| 8      |                    18 |
| 10     |                     2 |
| 11     |                     2 |
| 12     |                     4 |
| 13     |                     2 |
| 15     |                    18 |
| 16+    |                   156 |
+--------+-----------------------+


