;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 121, @130
	JMN @12, #200
	JMN 0, -202
	SPL 0, -202
	SLT 0, -20
	SLT 0, -20
	JMN @818, #20
	DJN -1, @-20
	SUB @121, 106
	SUB @-127, 100
	SUB <1, <500
	SUB <1, <500
	DJN -1, @-20
	SPL 0, -202
	SPL 0, -202
	MOV -1, <-20
	MOV 0, -202
	JMN 120, -0
	SUB 612, @-13
	SLT 100, 9
	SLT 270, 50
	SLT 270, 50
	SLT 270, 50
	JMN <18, #18
	SPL <0, 90
	SUB #0, @42
	SLT 100, 9
	SUB @121, 106
	SUB @121, 106
	DJN 0, 101
	SUB @121, 106
	DJN 0, 101
	ADD -700, -500
	DJN 0, 101
	SUB @121, 106
	DJN -1, @-20
	SPL 0, -202
	DJN -1, @-20
	MOV -1, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	SLT -1, <-20
	MOV -1, <-20
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 121, @130
