// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_stage0_Pointwise_conv_9_10_15_16_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY,
        m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY,
        m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST,
        m_axi_gmem2_WID,
        m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY,
        m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID,
        m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA,
        m_axi_gmem2_RLAST,
        m_axi_gmem2_RID,
        m_axi_gmem2_RFIFONUM,
        m_axi_gmem2_RUSER,
        m_axi_gmem2_RRESP,
        m_axi_gmem2_BVALID,
        m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP,
        m_axi_gmem2_BID,
        m_axi_gmem2_BUSER,
        buffer_DataIn_1,
        m_axi_gmem3_AWVALID,
        m_axi_gmem3_AWREADY,
        m_axi_gmem3_AWADDR,
        m_axi_gmem3_AWID,
        m_axi_gmem3_AWLEN,
        m_axi_gmem3_AWSIZE,
        m_axi_gmem3_AWBURST,
        m_axi_gmem3_AWLOCK,
        m_axi_gmem3_AWCACHE,
        m_axi_gmem3_AWPROT,
        m_axi_gmem3_AWQOS,
        m_axi_gmem3_AWREGION,
        m_axi_gmem3_AWUSER,
        m_axi_gmem3_WVALID,
        m_axi_gmem3_WREADY,
        m_axi_gmem3_WDATA,
        m_axi_gmem3_WSTRB,
        m_axi_gmem3_WLAST,
        m_axi_gmem3_WID,
        m_axi_gmem3_WUSER,
        m_axi_gmem3_ARVALID,
        m_axi_gmem3_ARREADY,
        m_axi_gmem3_ARADDR,
        m_axi_gmem3_ARID,
        m_axi_gmem3_ARLEN,
        m_axi_gmem3_ARSIZE,
        m_axi_gmem3_ARBURST,
        m_axi_gmem3_ARLOCK,
        m_axi_gmem3_ARCACHE,
        m_axi_gmem3_ARPROT,
        m_axi_gmem3_ARQOS,
        m_axi_gmem3_ARREGION,
        m_axi_gmem3_ARUSER,
        m_axi_gmem3_RVALID,
        m_axi_gmem3_RREADY,
        m_axi_gmem3_RDATA,
        m_axi_gmem3_RLAST,
        m_axi_gmem3_RID,
        m_axi_gmem3_RFIFONUM,
        m_axi_gmem3_RUSER,
        m_axi_gmem3_RRESP,
        m_axi_gmem3_BVALID,
        m_axi_gmem3_BREADY,
        m_axi_gmem3_BRESP,
        m_axi_gmem3_BID,
        m_axi_gmem3_BUSER,
        out_r,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        buffer_kernel,
        buffer_bias
);

parameter    ap_ST_fsm_state1 = 37'd1;
parameter    ap_ST_fsm_state2 = 37'd2;
parameter    ap_ST_fsm_state3 = 37'd4;
parameter    ap_ST_fsm_state4 = 37'd8;
parameter    ap_ST_fsm_state5 = 37'd16;
parameter    ap_ST_fsm_state6 = 37'd32;
parameter    ap_ST_fsm_state7 = 37'd64;
parameter    ap_ST_fsm_pp0_stage0 = 37'd128;
parameter    ap_ST_fsm_pp0_stage1 = 37'd256;
parameter    ap_ST_fsm_pp0_stage2 = 37'd512;
parameter    ap_ST_fsm_pp0_stage3 = 37'd1024;
parameter    ap_ST_fsm_pp0_stage4 = 37'd2048;
parameter    ap_ST_fsm_pp0_stage5 = 37'd4096;
parameter    ap_ST_fsm_pp0_stage6 = 37'd8192;
parameter    ap_ST_fsm_pp0_stage7 = 37'd16384;
parameter    ap_ST_fsm_pp0_stage8 = 37'd32768;
parameter    ap_ST_fsm_pp0_stage9 = 37'd65536;
parameter    ap_ST_fsm_pp0_stage10 = 37'd131072;
parameter    ap_ST_fsm_pp0_stage11 = 37'd262144;
parameter    ap_ST_fsm_pp0_stage12 = 37'd524288;
parameter    ap_ST_fsm_pp0_stage13 = 37'd1048576;
parameter    ap_ST_fsm_pp0_stage14 = 37'd2097152;
parameter    ap_ST_fsm_pp0_stage15 = 37'd4194304;
parameter    ap_ST_fsm_pp0_stage16 = 37'd8388608;
parameter    ap_ST_fsm_pp0_stage17 = 37'd16777216;
parameter    ap_ST_fsm_pp0_stage18 = 37'd33554432;
parameter    ap_ST_fsm_pp0_stage19 = 37'd67108864;
parameter    ap_ST_fsm_pp0_stage20 = 37'd134217728;
parameter    ap_ST_fsm_pp0_stage21 = 37'd268435456;
parameter    ap_ST_fsm_pp0_stage22 = 37'd536870912;
parameter    ap_ST_fsm_pp0_stage23 = 37'd1073741824;
parameter    ap_ST_fsm_pp0_stage24 = 37'd2147483648;
parameter    ap_ST_fsm_state70 = 37'd4294967296;
parameter    ap_ST_fsm_state71 = 37'd8589934592;
parameter    ap_ST_fsm_state72 = 37'd17179869184;
parameter    ap_ST_fsm_state73 = 37'd34359738368;
parameter    ap_ST_fsm_state74 = 37'd68719476736;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem2_AWVALID;
input   m_axi_gmem2_AWREADY;
output  [63:0] m_axi_gmem2_AWADDR;
output  [0:0] m_axi_gmem2_AWID;
output  [31:0] m_axi_gmem2_AWLEN;
output  [2:0] m_axi_gmem2_AWSIZE;
output  [1:0] m_axi_gmem2_AWBURST;
output  [1:0] m_axi_gmem2_AWLOCK;
output  [3:0] m_axi_gmem2_AWCACHE;
output  [2:0] m_axi_gmem2_AWPROT;
output  [3:0] m_axi_gmem2_AWQOS;
output  [3:0] m_axi_gmem2_AWREGION;
output  [0:0] m_axi_gmem2_AWUSER;
output   m_axi_gmem2_WVALID;
input   m_axi_gmem2_WREADY;
output  [31:0] m_axi_gmem2_WDATA;
output  [3:0] m_axi_gmem2_WSTRB;
output   m_axi_gmem2_WLAST;
output  [0:0] m_axi_gmem2_WID;
output  [0:0] m_axi_gmem2_WUSER;
output   m_axi_gmem2_ARVALID;
input   m_axi_gmem2_ARREADY;
output  [63:0] m_axi_gmem2_ARADDR;
output  [0:0] m_axi_gmem2_ARID;
output  [31:0] m_axi_gmem2_ARLEN;
output  [2:0] m_axi_gmem2_ARSIZE;
output  [1:0] m_axi_gmem2_ARBURST;
output  [1:0] m_axi_gmem2_ARLOCK;
output  [3:0] m_axi_gmem2_ARCACHE;
output  [2:0] m_axi_gmem2_ARPROT;
output  [3:0] m_axi_gmem2_ARQOS;
output  [3:0] m_axi_gmem2_ARREGION;
output  [0:0] m_axi_gmem2_ARUSER;
input   m_axi_gmem2_RVALID;
output   m_axi_gmem2_RREADY;
input  [31:0] m_axi_gmem2_RDATA;
input   m_axi_gmem2_RLAST;
input  [0:0] m_axi_gmem2_RID;
input  [8:0] m_axi_gmem2_RFIFONUM;
input  [0:0] m_axi_gmem2_RUSER;
input  [1:0] m_axi_gmem2_RRESP;
input   m_axi_gmem2_BVALID;
output   m_axi_gmem2_BREADY;
input  [1:0] m_axi_gmem2_BRESP;
input  [0:0] m_axi_gmem2_BID;
input  [0:0] m_axi_gmem2_BUSER;
input  [63:0] buffer_DataIn_1;
output   m_axi_gmem3_AWVALID;
input   m_axi_gmem3_AWREADY;
output  [63:0] m_axi_gmem3_AWADDR;
output  [0:0] m_axi_gmem3_AWID;
output  [31:0] m_axi_gmem3_AWLEN;
output  [2:0] m_axi_gmem3_AWSIZE;
output  [1:0] m_axi_gmem3_AWBURST;
output  [1:0] m_axi_gmem3_AWLOCK;
output  [3:0] m_axi_gmem3_AWCACHE;
output  [2:0] m_axi_gmem3_AWPROT;
output  [3:0] m_axi_gmem3_AWQOS;
output  [3:0] m_axi_gmem3_AWREGION;
output  [0:0] m_axi_gmem3_AWUSER;
output   m_axi_gmem3_WVALID;
input   m_axi_gmem3_WREADY;
output  [31:0] m_axi_gmem3_WDATA;
output  [3:0] m_axi_gmem3_WSTRB;
output   m_axi_gmem3_WLAST;
output  [0:0] m_axi_gmem3_WID;
output  [0:0] m_axi_gmem3_WUSER;
output   m_axi_gmem3_ARVALID;
input   m_axi_gmem3_ARREADY;
output  [63:0] m_axi_gmem3_ARADDR;
output  [0:0] m_axi_gmem3_ARID;
output  [31:0] m_axi_gmem3_ARLEN;
output  [2:0] m_axi_gmem3_ARSIZE;
output  [1:0] m_axi_gmem3_ARBURST;
output  [1:0] m_axi_gmem3_ARLOCK;
output  [3:0] m_axi_gmem3_ARCACHE;
output  [2:0] m_axi_gmem3_ARPROT;
output  [3:0] m_axi_gmem3_ARQOS;
output  [3:0] m_axi_gmem3_ARREGION;
output  [0:0] m_axi_gmem3_ARUSER;
input   m_axi_gmem3_RVALID;
output   m_axi_gmem3_RREADY;
input  [31:0] m_axi_gmem3_RDATA;
input   m_axi_gmem3_RLAST;
input  [0:0] m_axi_gmem3_RID;
input  [8:0] m_axi_gmem3_RFIFONUM;
input  [0:0] m_axi_gmem3_RUSER;
input  [1:0] m_axi_gmem3_RRESP;
input   m_axi_gmem3_BVALID;
output   m_axi_gmem3_BREADY;
input  [1:0] m_axi_gmem3_BRESP;
input  [0:0] m_axi_gmem3_BID;
input  [0:0] m_axi_gmem3_BUSER;
input  [63:0] out_r;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [31:0] m_axi_gmem_WDATA;
output  [3:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [31:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] buffer_kernel;
input  [63:0] buffer_bias;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem2_ARVALID;
reg m_axi_gmem2_RREADY;
reg m_axi_gmem3_AWVALID;
reg m_axi_gmem3_WVALID;
reg m_axi_gmem3_ARVALID;
reg m_axi_gmem3_RREADY;
reg m_axi_gmem3_BREADY;
reg m_axi_gmem_ARVALID;
reg[63:0] m_axi_gmem_ARADDR;
reg m_axi_gmem_RREADY;

(* fsm_encoding = "none" *) reg   [36:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem2_blk_n_AR;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] icmp_ln25_reg_1312;
reg    gmem2_blk_n_R;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg    gmem3_blk_n_AR;
reg    gmem3_blk_n_AW;
wire    ap_CS_fsm_state2;
reg    gmem3_blk_n_R;
reg    gmem3_blk_n_W;
reg    ap_enable_reg_pp0_iter2;
reg    gmem3_blk_n_B;
wire    ap_CS_fsm_state74;
reg    gmem_blk_n_AR;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [31:0] reg_508;
reg    ap_block_state16_pp0_stage8_iter0;
reg    ap_block_state16_io;
wire    ap_block_state41_pp0_stage8_iter1;
wire    ap_block_state66_pp0_stage8_iter2;
reg    ap_block_pp0_stage8_11001;
reg    ap_block_state17_pp0_stage9_iter0;
reg    ap_block_state17_io;
wire    ap_block_state42_pp0_stage9_iter1;
wire    ap_block_state67_pp0_stage9_iter2;
reg    ap_block_pp0_stage9_11001;
reg    ap_block_state18_pp0_stage10_iter0;
reg    ap_block_state18_io;
wire    ap_block_state43_pp0_stage10_iter1;
wire    ap_block_state68_pp0_stage10_iter2;
reg    ap_block_pp0_stage10_11001;
reg    ap_block_state19_pp0_stage11_iter0;
reg    ap_block_state19_io;
wire    ap_block_state44_pp0_stage11_iter1;
wire    ap_block_state69_pp0_stage11_iter2;
reg    ap_block_pp0_stage11_11001;
reg    ap_block_state20_pp0_stage12_iter0;
reg    ap_block_state20_io;
wire    ap_block_state45_pp0_stage12_iter1;
reg    ap_block_pp0_stage12_11001;
reg    ap_block_state21_pp0_stage13_iter0;
reg    ap_block_state21_io;
wire    ap_block_state46_pp0_stage13_iter1;
reg    ap_block_pp0_stage13_11001;
reg    ap_block_state22_pp0_stage14_iter0;
reg    ap_block_state22_io;
wire    ap_block_state47_pp0_stage14_iter1;
reg    ap_block_pp0_stage14_11001;
reg    ap_block_state23_pp0_stage15_iter0;
reg    ap_block_state23_io;
wire    ap_block_state48_pp0_stage15_iter1;
reg    ap_block_pp0_stage15_11001;
reg    ap_block_state24_pp0_stage16_iter0;
reg    ap_block_state24_io;
wire    ap_block_state49_pp0_stage16_iter1;
reg    ap_block_pp0_stage16_11001;
reg    ap_block_state25_pp0_stage17_iter0;
reg    ap_block_state25_io;
wire    ap_block_state50_pp0_stage17_iter1;
reg    ap_block_pp0_stage17_11001;
reg    ap_block_state26_pp0_stage18_iter0;
reg    ap_block_state26_io;
wire    ap_block_state51_pp0_stage18_iter1;
reg    ap_block_pp0_stage18_11001;
reg    ap_block_state27_pp0_stage19_iter0;
reg    ap_block_state27_io;
wire    ap_block_state52_pp0_stage19_iter1;
reg    ap_block_pp0_stage19_11001;
reg    ap_block_state28_pp0_stage20_iter0;
reg    ap_block_state28_io;
wire    ap_block_state53_pp0_stage20_iter1;
reg    ap_block_pp0_stage20_11001;
reg    ap_block_state29_pp0_stage21_iter0;
reg    ap_block_state29_io;
wire    ap_block_state54_pp0_stage21_iter1;
reg    ap_block_pp0_stage21_11001;
reg    ap_block_state30_pp0_stage22_iter0;
reg    ap_block_state30_io;
wire    ap_block_state55_pp0_stage22_iter1;
reg    ap_block_pp0_stage22_11001;
reg    ap_block_state31_pp0_stage23_iter0;
reg    ap_block_state31_io;
wire    ap_block_state56_pp0_stage23_iter1;
reg    ap_block_pp0_stage23_11001;
reg    ap_block_state32_pp0_stage24_iter0;
reg    ap_block_state32_io;
wire    ap_block_state57_pp0_stage24_iter1;
reg    ap_block_pp0_stage24_11001;
wire    ap_block_state8_pp0_stage0_iter0;
reg    ap_block_state33_pp0_stage0_iter1;
wire    ap_block_state58_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg    ap_block_state9_pp0_stage1_iter0;
reg    ap_block_state9_io;
reg    ap_block_state34_pp0_stage1_iter1;
wire    ap_block_state59_pp0_stage1_iter2;
reg    ap_block_pp0_stage1_11001;
wire    ap_block_state10_pp0_stage2_iter0;
reg    ap_block_state10_io;
reg    ap_block_state35_pp0_stage2_iter1;
wire    ap_block_state60_pp0_stage2_iter2;
reg    ap_block_pp0_stage2_11001;
wire    ap_block_state11_pp0_stage3_iter0;
reg    ap_block_state11_io;
reg    ap_block_state36_pp0_stage3_iter1;
wire    ap_block_state61_pp0_stage3_iter2;
reg    ap_block_pp0_stage3_11001;
wire    ap_block_state12_pp0_stage4_iter0;
reg    ap_block_state12_io;
reg    ap_block_state37_pp0_stage4_iter1;
wire    ap_block_state62_pp0_stage4_iter2;
reg    ap_block_pp0_stage4_11001;
wire    ap_block_state13_pp0_stage5_iter0;
reg    ap_block_state13_io;
reg    ap_block_state38_pp0_stage5_iter1;
wire    ap_block_state63_pp0_stage5_iter2;
reg    ap_block_pp0_stage5_11001;
wire    ap_block_state14_pp0_stage6_iter0;
reg    ap_block_state14_io;
reg    ap_block_state39_pp0_stage6_iter1;
wire    ap_block_state64_pp0_stage6_iter2;
reg    ap_block_pp0_stage6_11001;
wire   [31:0] grp_fu_504_p2;
reg   [31:0] reg_512;
reg   [31:0] reg_517;
wire   [31:0] grp_fu_500_p2;
reg   [31:0] reg_522;
wire    ap_block_state15_pp0_stage7_iter0;
reg    ap_block_state15_io;
reg    ap_block_state40_pp0_stage7_iter1;
wire    ap_block_state65_pp0_stage7_iter2;
reg    ap_block_pp0_stage7_11001;
reg   [31:0] reg_527;
reg   [31:0] reg_532;
reg   [31:0] reg_537;
reg   [63:0] gmem3_addr_reg_1284;
wire  signed [62:0] sext_ln25_fu_578_p1;
reg  signed [62:0] sext_ln25_reg_1291;
wire    ap_CS_fsm_state7;
wire  signed [62:0] sext_ln28_1_fu_592_p1;
reg  signed [62:0] sext_ln28_1_reg_1296;
reg   [63:0] gmem2_addr_reg_1301;
reg   [4:0] out_ch_1_reg_1307;
wire   [0:0] icmp_ln25_fu_619_p2;
wire  signed [62:0] add_ln30_fu_665_p2;
reg  signed [62:0] add_ln30_reg_1316;
reg   [31:0] gmem3_addr_read_reg_1344;
reg   [63:0] gmem_addr_2_reg_1355;
reg   [63:0] gmem_addr_3_reg_1361;
reg   [63:0] gmem_addr_4_reg_1367;
reg   [63:0] gmem_addr_5_reg_1373;
reg   [63:0] gmem_addr_6_reg_1379;
reg   [63:0] gmem_addr_7_reg_1385;
reg   [63:0] gmem_addr_8_reg_1391;
reg   [31:0] gmem_addr_1_read_reg_1397;
reg   [63:0] gmem_addr_9_reg_1402;
wire   [31:0] bitcast_ln30_50_fu_805_p1;
wire   [31:0] bitcast_ln30_51_fu_810_p1;
reg   [31:0] gmem_addr_2_read_reg_1418;
reg   [63:0] gmem_addr_10_reg_1423;
wire   [31:0] bitcast_ln30_52_fu_829_p1;
wire   [31:0] bitcast_ln30_53_fu_834_p1;
reg   [31:0] gmem_addr_3_read_reg_1439;
reg   [63:0] gmem_addr_11_reg_1444;
wire   [31:0] bitcast_ln30_fu_853_p1;
wire   [31:0] bitcast_ln30_54_fu_857_p1;
wire   [31:0] bitcast_ln30_55_fu_862_p1;
reg   [31:0] gmem_addr_4_read_reg_1465;
reg   [63:0] gmem_addr_12_reg_1470;
wire   [31:0] bitcast_ln30_56_fu_881_p1;
wire   [31:0] bitcast_ln30_57_fu_886_p1;
reg   [31:0] gmem_addr_5_read_reg_1486;
reg   [63:0] gmem_addr_13_reg_1491;
wire   [31:0] bitcast_ln30_58_fu_905_p1;
wire   [31:0] bitcast_ln30_59_fu_910_p1;
reg   [31:0] gmem_addr_6_read_reg_1507;
reg   [63:0] gmem_addr_14_reg_1512;
wire   [31:0] bitcast_ln30_60_fu_929_p1;
wire   [31:0] bitcast_ln30_61_fu_934_p1;
reg   [31:0] gmem_addr_7_read_reg_1528;
reg   [63:0] gmem_addr_15_reg_1533;
wire   [31:0] bitcast_ln30_62_fu_953_p1;
wire   [31:0] bitcast_ln30_63_fu_958_p1;
reg   [31:0] gmem_addr_8_read_reg_1549;
reg   [63:0] gmem_addr_16_reg_1554;
wire   [31:0] bitcast_ln30_64_fu_977_p1;
wire   [31:0] bitcast_ln30_65_fu_982_p1;
reg   [31:0] gmem_addr_9_read_reg_1570;
reg   [63:0] gmem_addr_17_reg_1575;
reg   [31:0] mul_7_reg_1581;
wire   [31:0] bitcast_ln30_66_fu_1001_p1;
wire   [31:0] bitcast_ln30_67_fu_1006_p1;
reg   [31:0] gmem_addr_10_read_reg_1596;
reg   [63:0] gmem_addr_18_reg_1601;
wire   [31:0] bitcast_ln30_68_fu_1025_p1;
wire   [31:0] bitcast_ln30_69_fu_1030_p1;
reg   [31:0] gmem_addr_11_read_reg_1617;
reg   [63:0] gmem_addr_19_reg_1622;
reg   [31:0] mul_9_reg_1628;
wire   [31:0] bitcast_ln30_70_fu_1049_p1;
wire   [31:0] bitcast_ln30_71_fu_1054_p1;
reg   [31:0] gmem_addr_12_read_reg_1643;
reg   [63:0] gmem_addr_20_reg_1648;
wire   [31:0] bitcast_ln30_72_fu_1073_p1;
wire   [31:0] bitcast_ln30_73_fu_1078_p1;
reg   [31:0] gmem_addr_13_read_reg_1664;
reg   [63:0] gmem_addr_21_reg_1669;
reg   [31:0] mul_10_reg_1675;
wire   [31:0] bitcast_ln30_74_fu_1097_p1;
wire   [31:0] bitcast_ln30_75_fu_1102_p1;
reg   [31:0] gmem_addr_14_read_reg_1690;
reg   [63:0] gmem_addr_22_reg_1695;
wire   [31:0] bitcast_ln30_76_fu_1121_p1;
wire   [31:0] bitcast_ln30_77_fu_1126_p1;
reg   [31:0] gmem_addr_15_read_reg_1711;
reg   [63:0] gmem_addr_23_reg_1716;
reg   [63:0] gmem_addr_24_reg_1722;
reg   [31:0] mul_12_reg_1728;
wire   [31:0] bitcast_ln30_78_fu_1160_p1;
wire   [31:0] bitcast_ln30_79_fu_1165_p1;
reg   [31:0] gmem_addr_16_read_reg_1743;
reg   [31:0] mul_13_reg_1748;
wire   [31:0] bitcast_ln30_80_fu_1172_p1;
wire   [31:0] bitcast_ln30_81_fu_1177_p1;
reg   [31:0] gmem_addr_17_read_reg_1763;
reg   [63:0] gmem_addr_reg_1768;
reg   [31:0] mul_14_reg_1774;
wire   [31:0] bitcast_ln30_82_fu_1196_p1;
wire   [31:0] bitcast_ln30_83_fu_1201_p1;
reg   [31:0] gmem_addr_18_read_reg_1789;
reg   [31:0] mul_15_reg_1794;
wire   [31:0] bitcast_ln30_84_fu_1205_p1;
wire   [31:0] bitcast_ln30_85_fu_1210_p1;
reg   [31:0] gmem_addr_19_read_reg_1809;
reg   [31:0] mul_16_reg_1814;
wire   [31:0] bitcast_ln30_86_fu_1214_p1;
wire   [31:0] bitcast_ln30_87_fu_1219_p1;
reg   [31:0] gmem_addr_20_read_reg_1829;
reg   [31:0] mul_17_reg_1834;
wire   [31:0] bitcast_ln30_88_fu_1223_p1;
wire   [31:0] bitcast_ln30_89_fu_1228_p1;
reg   [31:0] gmem_addr_21_read_reg_1849;
reg   [31:0] mul_18_reg_1854;
wire   [31:0] bitcast_ln30_90_fu_1232_p1;
wire   [31:0] bitcast_ln30_91_fu_1237_p1;
reg   [31:0] gmem_addr_22_read_reg_1869;
reg   [31:0] mul_19_reg_1874;
wire   [31:0] bitcast_ln30_92_fu_1241_p1;
wire   [31:0] bitcast_ln30_93_fu_1246_p1;
reg   [31:0] gmem_addr_23_read_reg_1889;
reg   [31:0] mul_20_reg_1894;
wire   [31:0] bitcast_ln30_94_fu_1250_p1;
wire   [31:0] bitcast_ln30_95_fu_1255_p1;
reg   [31:0] gmem_addr_24_read_reg_1909;
reg   [31:0] mul_21_reg_1914;
wire   [31:0] bitcast_ln30_96_fu_1259_p1;
wire   [31:0] bitcast_ln30_97_fu_1264_p1;
reg   [31:0] gmem_addr_read_reg_1929;
reg   [31:0] gmem_addr_read_reg_1929_pp0_iter2_reg;
reg   [31:0] mul_22_reg_1934;
wire   [31:0] bitcast_ln33_fu_1268_p1;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state8;
reg    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage11_subdone;
wire  signed [63:0] sext_ln30_fu_552_p1;
wire  signed [63:0] sext_ln28_fu_606_p1;
wire  signed [63:0] sext_ln30_1_fu_675_p1;
wire  signed [63:0] sext_ln30_2_fu_690_p1;
wire  signed [63:0] sext_ln30_3_fu_705_p1;
wire  signed [63:0] sext_ln30_4_fu_720_p1;
wire  signed [63:0] sext_ln30_5_fu_735_p1;
wire  signed [63:0] sext_ln30_6_fu_750_p1;
wire  signed [63:0] sext_ln30_7_fu_765_p1;
wire  signed [63:0] sext_ln30_8_fu_780_p1;
wire  signed [63:0] sext_ln30_9_fu_795_p1;
wire  signed [63:0] sext_ln30_10_fu_819_p1;
wire  signed [63:0] sext_ln30_11_fu_843_p1;
wire  signed [63:0] sext_ln30_12_fu_871_p1;
wire  signed [63:0] sext_ln30_13_fu_895_p1;
wire  signed [63:0] sext_ln30_14_fu_919_p1;
wire  signed [63:0] sext_ln30_15_fu_943_p1;
wire  signed [63:0] sext_ln30_16_fu_967_p1;
wire  signed [63:0] sext_ln30_17_fu_991_p1;
wire  signed [63:0] sext_ln30_18_fu_1015_p1;
wire  signed [63:0] sext_ln30_19_fu_1039_p1;
wire  signed [63:0] sext_ln30_20_fu_1063_p1;
wire  signed [63:0] sext_ln30_21_fu_1087_p1;
wire  signed [63:0] sext_ln30_22_fu_1111_p1;
wire  signed [63:0] sext_ln30_23_fu_1135_p1;
wire  signed [63:0] sext_ln30_24_fu_1150_p1;
wire  signed [63:0] sext_ln33_fu_1186_p1;
reg    ap_block_pp0_stage11_01001;
reg   [4:0] out_ch_fu_138;
wire   [4:0] add_ln25_fu_625_p2;
reg   [31:0] grp_fu_500_p0;
reg   [31:0] grp_fu_500_p1;
reg   [31:0] grp_fu_504_p0;
reg   [31:0] grp_fu_504_p1;
wire   [61:0] trunc_ln30_s_fu_542_p4;
wire   [61:0] trunc_ln_fu_568_p4;
wire   [61:0] trunc_ln25_1_fu_582_p4;
wire   [61:0] trunc_ln6_fu_596_p4;
wire   [9:0] p_shl_fu_631_p3;
wire   [7:0] p_shl1_fu_643_p3;
wire   [10:0] p_shl_cast_fu_639_p1;
wire   [10:0] p_shl1_cast_fu_651_p1;
wire   [10:0] empty_162_fu_655_p2;
wire  signed [62:0] p_cast_fu_661_p1;
wire   [62:0] add_ln30_2_fu_685_p2;
wire   [62:0] add_ln30_3_fu_700_p2;
wire   [62:0] add_ln30_4_fu_715_p2;
wire   [62:0] add_ln30_5_fu_730_p2;
wire   [62:0] add_ln30_6_fu_745_p2;
wire   [62:0] add_ln30_7_fu_760_p2;
wire   [62:0] add_ln30_8_fu_775_p2;
wire   [62:0] add_ln30_9_fu_790_p2;
wire   [62:0] add_ln30_10_fu_814_p2;
wire   [62:0] add_ln30_11_fu_838_p2;
wire   [62:0] add_ln30_12_fu_866_p2;
wire   [62:0] add_ln30_13_fu_890_p2;
wire   [62:0] add_ln30_14_fu_914_p2;
wire   [62:0] add_ln30_15_fu_938_p2;
wire   [62:0] add_ln30_16_fu_962_p2;
wire   [62:0] add_ln30_17_fu_986_p2;
wire   [62:0] add_ln30_18_fu_1010_p2;
wire   [62:0] add_ln30_19_fu_1034_p2;
wire   [62:0] add_ln30_20_fu_1058_p2;
wire   [62:0] add_ln30_21_fu_1082_p2;
wire   [62:0] add_ln30_22_fu_1106_p2;
wire   [62:0] add_ln30_23_fu_1130_p2;
wire   [62:0] add_ln30_24_fu_1145_p2;
wire   [62:0] out_ch_cast3_fu_1169_p1;
wire   [62:0] add_ln33_fu_1181_p2;
reg    grp_fu_500_ce;
reg    grp_fu_504_ce;
reg   [36:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage2_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp0_stage8_subdone;
reg    ap_block_pp0_stage9_subdone;
reg    ap_block_pp0_stage10_subdone;
reg    ap_block_pp0_stage12_subdone;
reg    ap_block_pp0_stage13_subdone;
reg    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
reg    ap_block_pp0_stage17_subdone;
reg    ap_block_pp0_stage18_subdone;
reg    ap_block_pp0_stage19_subdone;
reg    ap_block_pp0_stage20_subdone;
reg    ap_block_pp0_stage21_subdone;
reg    ap_block_pp0_stage22_subdone;
reg    ap_block_pp0_stage23_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 37'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
end

kernel_stage0_fadd_32ns_32ns_32_2_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_2_full_dsp_1_U72(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_500_p0),
    .din1(grp_fu_500_p1),
    .ce(grp_fu_500_ce),
    .dout(grp_fu_500_p2)
);

kernel_stage0_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U73(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_504_p0),
    .din1(grp_fu_504_p1),
    .ce(grp_fu_504_ce),
    .dout(grp_fu_504_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state8))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24)))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (m_axi_gmem3_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        out_ch_fu_138 <= 5'd0;
    end else if (((icmp_ln25_fu_619_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_ch_fu_138 <= add_ln25_fu_625_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_619_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln30_reg_1316 <= add_ln30_fu_665_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        gmem2_addr_reg_1301 <= sext_ln28_fu_606_p1;
        sext_ln25_reg_1291 <= sext_ln25_fu_578_p1;
        sext_ln28_1_reg_1296 <= sext_ln28_1_fu_592_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gmem3_addr_read_reg_1344 <= m_axi_gmem3_RDATA;
        gmem_addr_2_reg_1355 <= sext_ln30_2_fu_690_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        gmem3_addr_reg_1284 <= sext_ln30_fu_552_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        gmem_addr_10_read_reg_1596 <= m_axi_gmem_RDATA;
        gmem_addr_18_reg_1601 <= sext_ln30_18_fu_1015_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        gmem_addr_10_reg_1423 <= sext_ln30_10_fu_819_p1;
        gmem_addr_2_read_reg_1418 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        gmem_addr_11_read_reg_1617 <= m_axi_gmem_RDATA;
        gmem_addr_19_reg_1622 <= sext_ln30_19_fu_1039_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        gmem_addr_11_reg_1444 <= sext_ln30_11_fu_843_p1;
        gmem_addr_3_read_reg_1439 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        gmem_addr_12_read_reg_1643 <= m_axi_gmem_RDATA;
        gmem_addr_20_reg_1648 <= sext_ln30_20_fu_1063_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        gmem_addr_12_reg_1470 <= sext_ln30_12_fu_871_p1;
        gmem_addr_4_read_reg_1465 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        gmem_addr_13_read_reg_1664 <= m_axi_gmem_RDATA;
        gmem_addr_21_reg_1669 <= sext_ln30_21_fu_1087_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        gmem_addr_13_reg_1491 <= sext_ln30_13_fu_895_p1;
        gmem_addr_5_read_reg_1486 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        gmem_addr_14_read_reg_1690 <= m_axi_gmem_RDATA;
        gmem_addr_22_reg_1695 <= sext_ln30_22_fu_1111_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        gmem_addr_14_reg_1512 <= sext_ln30_14_fu_919_p1;
        gmem_addr_6_read_reg_1507 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        gmem_addr_15_read_reg_1711 <= m_axi_gmem_RDATA;
        gmem_addr_23_reg_1716 <= sext_ln30_23_fu_1135_p1;
        gmem_addr_24_reg_1722 <= sext_ln30_24_fu_1150_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        gmem_addr_15_reg_1533 <= sext_ln30_15_fu_943_p1;
        gmem_addr_7_read_reg_1528 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        gmem_addr_16_read_reg_1743 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        gmem_addr_16_reg_1554 <= sext_ln30_16_fu_967_p1;
        gmem_addr_8_read_reg_1549 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        gmem_addr_17_read_reg_1763 <= m_axi_gmem_RDATA;
        gmem_addr_reg_1768 <= sext_ln33_fu_1186_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        gmem_addr_17_reg_1575 <= sext_ln30_17_fu_991_p1;
        gmem_addr_9_read_reg_1570 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_addr_18_read_reg_1789 <= m_axi_gmem_RDATA;
        icmp_ln25_reg_1312 <= icmp_ln25_fu_619_p2;
        out_ch_1_reg_1307 <= out_ch_fu_138;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gmem_addr_19_read_reg_1809 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        gmem_addr_1_read_reg_1397 <= m_axi_gmem_RDATA;
        gmem_addr_9_reg_1402 <= sext_ln30_9_fu_795_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        gmem_addr_20_read_reg_1829 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        gmem_addr_21_read_reg_1849 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        gmem_addr_22_read_reg_1869 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        gmem_addr_23_read_reg_1889 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        gmem_addr_24_read_reg_1909 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        gmem_addr_3_reg_1361 <= sext_ln30_3_fu_705_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        gmem_addr_4_reg_1367 <= sext_ln30_4_fu_720_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        gmem_addr_5_reg_1373 <= sext_ln30_5_fu_735_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        gmem_addr_6_reg_1379 <= sext_ln30_6_fu_750_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        gmem_addr_7_reg_1385 <= sext_ln30_7_fu_765_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        gmem_addr_8_reg_1391 <= sext_ln30_8_fu_780_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        gmem_addr_read_reg_1929 <= m_axi_gmem_RDATA;
        gmem_addr_read_reg_1929_pp0_iter2_reg <= gmem_addr_read_reg_1929;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul_10_reg_1675 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_12_reg_1728 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_13_reg_1748 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_14_reg_1774 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_15_reg_1794 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_16_reg_1814 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_17_reg_1834 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_18_reg_1854 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_19_reg_1874 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_20_reg_1894 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_21_reg_1914 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_22_reg_1934 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_7_reg_1581 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul_9_reg_1628 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        reg_508 <= m_axi_gmem2_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_512 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_517 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_522 <= grp_fu_500_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_527 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_532 <= grp_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_537 <= grp_fu_500_p2;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (m_axi_gmem3_ARREADY == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem3_AWREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem3_BVALID == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((icmp_ln25_fu_619_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state74) & (m_axi_gmem3_BVALID == 1'b1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state74) & (m_axi_gmem3_BVALID == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gmem2_blk_n_AR = m_axi_gmem2_ARREADY;
    end else begin
        gmem2_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        gmem2_blk_n_R = m_axi_gmem2_RVALID;
    end else begin
        gmem2_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem3_blk_n_AR = m_axi_gmem3_ARREADY;
    end else begin
        gmem3_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem3_blk_n_AW = m_axi_gmem3_AWREADY;
    end else begin
        gmem3_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        gmem3_blk_n_B = m_axi_gmem3_BVALID;
    end else begin
        gmem3_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        gmem3_blk_n_R = m_axi_gmem3_RVALID;
    end else begin
        gmem3_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        gmem3_blk_n_W = m_axi_gmem3_WREADY;
    end else begin
        gmem3_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_500_ce = 1'b1;
    end else begin
        grp_fu_500_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_500_p0 = reg_537;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_500_p0 = reg_522;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_500_p0 = bitcast_ln30_fu_853_p1;
    end else begin
        grp_fu_500_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_500_p1 = bitcast_ln33_fu_1268_p1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_500_p1 = mul_22_reg_1934;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_500_p1 = mul_21_reg_1914;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_500_p1 = mul_20_reg_1894;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_500_p1 = mul_19_reg_1874;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_500_p1 = mul_18_reg_1854;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_500_p1 = mul_17_reg_1834;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_500_p1 = mul_16_reg_1814;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_500_p1 = mul_15_reg_1794;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_500_p1 = mul_14_reg_1774;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_500_p1 = mul_13_reg_1748;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_500_p1 = mul_12_reg_1728;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_500_p1 = mul_10_reg_1675;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_500_p1 = mul_9_reg_1628;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_500_p1 = mul_7_reg_1581;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        grp_fu_500_p1 = reg_532;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        grp_fu_500_p1 = reg_527;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_500_p1 = reg_517;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_500_p1 = reg_512;
    end else begin
        grp_fu_500_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_504_ce = 1'b1;
    end else begin
        grp_fu_504_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_504_p0 = bitcast_ln30_96_fu_1259_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_504_p0 = bitcast_ln30_94_fu_1250_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_504_p0 = bitcast_ln30_92_fu_1241_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_504_p0 = bitcast_ln30_90_fu_1232_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_504_p0 = bitcast_ln30_88_fu_1223_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_504_p0 = bitcast_ln30_86_fu_1214_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_504_p0 = bitcast_ln30_84_fu_1205_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_504_p0 = bitcast_ln30_82_fu_1196_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_504_p0 = bitcast_ln30_80_fu_1172_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_504_p0 = bitcast_ln30_78_fu_1160_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_504_p0 = bitcast_ln30_76_fu_1121_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_504_p0 = bitcast_ln30_74_fu_1097_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_504_p0 = bitcast_ln30_72_fu_1073_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_504_p0 = bitcast_ln30_70_fu_1049_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_504_p0 = bitcast_ln30_68_fu_1025_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_504_p0 = bitcast_ln30_66_fu_1001_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_504_p0 = bitcast_ln30_64_fu_977_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_504_p0 = bitcast_ln30_62_fu_953_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_504_p0 = bitcast_ln30_60_fu_929_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_504_p0 = bitcast_ln30_58_fu_905_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_504_p0 = bitcast_ln30_56_fu_881_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_504_p0 = bitcast_ln30_54_fu_857_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_504_p0 = bitcast_ln30_52_fu_829_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_504_p0 = bitcast_ln30_50_fu_805_p1;
    end else begin
        grp_fu_504_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_504_p1 = bitcast_ln30_97_fu_1264_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_504_p1 = bitcast_ln30_95_fu_1255_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_504_p1 = bitcast_ln30_93_fu_1246_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_504_p1 = bitcast_ln30_91_fu_1237_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_504_p1 = bitcast_ln30_89_fu_1228_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_504_p1 = bitcast_ln30_87_fu_1219_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_504_p1 = bitcast_ln30_85_fu_1210_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_504_p1 = bitcast_ln30_83_fu_1201_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_504_p1 = bitcast_ln30_81_fu_1177_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_504_p1 = bitcast_ln30_79_fu_1165_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_504_p1 = bitcast_ln30_77_fu_1126_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_504_p1 = bitcast_ln30_75_fu_1102_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_504_p1 = bitcast_ln30_73_fu_1078_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_504_p1 = bitcast_ln30_71_fu_1054_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_504_p1 = bitcast_ln30_69_fu_1030_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_504_p1 = bitcast_ln30_67_fu_1006_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_504_p1 = bitcast_ln30_65_fu_982_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_504_p1 = bitcast_ln30_63_fu_958_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_504_p1 = bitcast_ln30_61_fu_934_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_504_p1 = bitcast_ln30_59_fu_910_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_504_p1 = bitcast_ln30_57_fu_886_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_504_p1 = bitcast_ln30_55_fu_862_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_504_p1 = bitcast_ln30_53_fu_834_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_504_p1 = bitcast_ln30_51_fu_810_p1;
    end else begin
        grp_fu_504_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m_axi_gmem2_ARVALID = 1'b1;
    end else begin
        m_axi_gmem2_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        m_axi_gmem2_RREADY = 1'b1;
    end else begin
        m_axi_gmem2_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (m_axi_gmem3_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem3_ARVALID = 1'b1;
    end else begin
        m_axi_gmem3_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (m_axi_gmem3_AWREADY == 1'b1))) begin
        m_axi_gmem3_AWVALID = 1'b1;
    end else begin
        m_axi_gmem3_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state74) & (m_axi_gmem3_BVALID == 1'b1))) begin
        m_axi_gmem3_BREADY = 1'b1;
    end else begin
        m_axi_gmem3_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m_axi_gmem3_RREADY = 1'b1;
    end else begin
        m_axi_gmem3_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        m_axi_gmem3_WVALID = 1'b1;
    end else begin
        m_axi_gmem3_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_gmem_ARADDR = gmem_addr_reg_1768;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        m_axi_gmem_ARADDR = gmem_addr_24_reg_1722;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        m_axi_gmem_ARADDR = gmem_addr_23_reg_1716;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        m_axi_gmem_ARADDR = gmem_addr_22_reg_1695;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        m_axi_gmem_ARADDR = gmem_addr_21_reg_1669;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        m_axi_gmem_ARADDR = gmem_addr_20_reg_1648;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        m_axi_gmem_ARADDR = gmem_addr_19_reg_1622;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        m_axi_gmem_ARADDR = gmem_addr_18_reg_1601;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        m_axi_gmem_ARADDR = gmem_addr_17_reg_1575;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        m_axi_gmem_ARADDR = gmem_addr_16_reg_1554;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        m_axi_gmem_ARADDR = gmem_addr_15_reg_1533;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        m_axi_gmem_ARADDR = gmem_addr_14_reg_1512;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        m_axi_gmem_ARADDR = gmem_addr_13_reg_1491;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        m_axi_gmem_ARADDR = gmem_addr_12_reg_1470;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        m_axi_gmem_ARADDR = gmem_addr_11_reg_1444;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        m_axi_gmem_ARADDR = gmem_addr_10_reg_1423;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        m_axi_gmem_ARADDR = gmem_addr_9_reg_1402;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        m_axi_gmem_ARADDR = gmem_addr_8_reg_1391;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        m_axi_gmem_ARADDR = gmem_addr_7_reg_1385;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        m_axi_gmem_ARADDR = gmem_addr_6_reg_1379;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        m_axi_gmem_ARADDR = gmem_addr_5_reg_1373;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        m_axi_gmem_ARADDR = gmem_addr_4_reg_1367;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        m_axi_gmem_ARADDR = gmem_addr_3_reg_1361;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        m_axi_gmem_ARADDR = gmem_addr_2_reg_1355;
    end else if (((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        m_axi_gmem_ARADDR = sext_ln30_1_fu_675_p1;
    end else begin
        m_axi_gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln25_reg_1312 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (m_axi_gmem3_ARREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (m_axi_gmem3_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln25_fu_619_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln25_fu_619_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((~((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11)) & (1'b0 == ap_block_pp0_stage11_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage11_subdone) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if (((1'b1 == ap_CS_fsm_state74) & (m_axi_gmem3_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25_fu_625_p2 = (out_ch_fu_138 + 5'd1);

assign add_ln30_10_fu_814_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd9));

assign add_ln30_11_fu_838_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd10));

assign add_ln30_12_fu_866_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd11));

assign add_ln30_13_fu_890_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd12));

assign add_ln30_14_fu_914_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd13));

assign add_ln30_15_fu_938_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd14));

assign add_ln30_16_fu_962_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd15));

assign add_ln30_17_fu_986_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd16));

assign add_ln30_18_fu_1010_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd17));

assign add_ln30_19_fu_1034_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd18));

assign add_ln30_20_fu_1058_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd19));

assign add_ln30_21_fu_1082_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd20));

assign add_ln30_22_fu_1106_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd21));

assign add_ln30_23_fu_1130_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd22));

assign add_ln30_24_fu_1145_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd23));

assign add_ln30_2_fu_685_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd1));

assign add_ln30_3_fu_700_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd2));

assign add_ln30_4_fu_715_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd3));

assign add_ln30_5_fu_730_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd4));

assign add_ln30_6_fu_745_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd5));

assign add_ln30_7_fu_760_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd6));

assign add_ln30_8_fu_775_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd7));

assign add_ln30_9_fu_790_p2 = ($signed(add_ln30_reg_1316) + $signed(63'd8));

assign add_ln30_fu_665_p2 = ($signed(p_cast_fu_661_p1) + $signed(sext_ln25_reg_1291));

assign add_ln33_fu_1181_p2 = ($signed(out_ch_cast3_fu_1169_p1) + $signed(sext_ln28_1_reg_1296));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd36];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0) | (m_axi_gmem_ARREADY == 1'b0)));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage10_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage10_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state18_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage11_01001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage11_11001 = (((ap_enable_reg_pp0_iter2 == 1'b1) & (m_axi_gmem3_WREADY == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state19_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage11_subdone = (((ap_enable_reg_pp0_iter2 == 1'b1) & (m_axi_gmem3_WREADY == 1'b0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state19_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)))));
end

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage12_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state20_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage12_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state20_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage13_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state21_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage13_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state21_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state22_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state22_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state23_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state23_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state24_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state24_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage17_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state25_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage17_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state25_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage18_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state26_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage18_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state26_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage19_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state27_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage19_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state27_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem3_RVALID == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state9_io) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem3_RVALID == 1'b0)))));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage20_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state28_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage20_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state28_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state29_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state29_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage22_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state30_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage22_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state30_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage23_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state31_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage23_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state31_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage24_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state32_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage24_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state32_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((1'b1 == ap_block_state10_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((1'b1 == ap_block_state10_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = (((1'b1 == ap_block_state11_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = (((1'b1 == ap_block_state11_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = (((1'b1 == ap_block_state12_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = (((1'b1 == ap_block_state12_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = (((1'b1 == ap_block_state13_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = (((1'b1 == ap_block_state13_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = (((1'b1 == ap_block_state14_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = (((1'b1 == ap_block_state14_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = (((1'b1 == ap_block_state15_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = (((1'b1 == ap_block_state15_io) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (m_axi_gmem_RVALID == 1'b0)));
end

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage8_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage8_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state16_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage9_11001 = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_pp0_stage9_subdone = ((ap_enable_reg_pp0_iter0 == 1'b1) & ((1'b1 == ap_block_state17_io) | ((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0))));
end

always @ (*) begin
    ap_block_state10_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

assign ap_block_state10_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

assign ap_block_state11_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state12_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

assign ap_block_state12_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

assign ap_block_state13_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

assign ap_block_state14_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state15_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

assign ap_block_state15_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state16_pp0_stage8_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state17_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state17_pp0_stage9_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state18_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state18_pp0_stage10_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state19_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state19_pp0_stage11_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state20_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state20_pp0_stage12_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state21_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state21_pp0_stage13_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state22_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state22_pp0_stage14_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state23_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state23_pp0_stage15_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state24_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state24_pp0_stage16_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state25_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state25_pp0_stage17_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state26_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state26_pp0_stage18_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state27_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state27_pp0_stage19_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state28_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state28_pp0_stage20_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state29_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state29_pp0_stage21_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state30_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state30_pp0_stage22_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state31_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state31_pp0_stage23_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state32_io = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state32_pp0_stage24_iter0 = (((m_axi_gmem2_RVALID == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_RVALID == 1'b0)));
end

always @ (*) begin
    ap_block_state33_pp0_stage0_iter1 = ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state34_pp0_stage1_iter1 = ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state35_pp0_stage2_iter1 = ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state36_pp0_stage3_iter1 = ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state37_pp0_stage4_iter1 = ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state38_pp0_stage5_iter1 = ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state39_pp0_stage6_iter1 = ((m_axi_gmem2_RVALID == 1'b0) | (m_axi_gmem_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state40_pp0_stage7_iter1 = (m_axi_gmem_RVALID == 1'b0);
end

assign ap_block_state41_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage24_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_io = (((m_axi_gmem2_ARREADY == 1'b0) & (icmp_ln25_reg_1312 == 1'd0)) | ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem_ARREADY == 1'b0)));
end

always @ (*) begin
    ap_block_state9_pp0_stage1_iter0 = ((icmp_ln25_reg_1312 == 1'd0) & (m_axi_gmem3_RVALID == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln30_50_fu_805_p1 = reg_508;

assign bitcast_ln30_51_fu_810_p1 = gmem_addr_1_read_reg_1397;

assign bitcast_ln30_52_fu_829_p1 = reg_508;

assign bitcast_ln30_53_fu_834_p1 = gmem_addr_2_read_reg_1418;

assign bitcast_ln30_54_fu_857_p1 = reg_508;

assign bitcast_ln30_55_fu_862_p1 = gmem_addr_3_read_reg_1439;

assign bitcast_ln30_56_fu_881_p1 = reg_508;

assign bitcast_ln30_57_fu_886_p1 = gmem_addr_4_read_reg_1465;

assign bitcast_ln30_58_fu_905_p1 = reg_508;

assign bitcast_ln30_59_fu_910_p1 = gmem_addr_5_read_reg_1486;

assign bitcast_ln30_60_fu_929_p1 = reg_508;

assign bitcast_ln30_61_fu_934_p1 = gmem_addr_6_read_reg_1507;

assign bitcast_ln30_62_fu_953_p1 = reg_508;

assign bitcast_ln30_63_fu_958_p1 = gmem_addr_7_read_reg_1528;

assign bitcast_ln30_64_fu_977_p1 = reg_508;

assign bitcast_ln30_65_fu_982_p1 = gmem_addr_8_read_reg_1549;

assign bitcast_ln30_66_fu_1001_p1 = reg_508;

assign bitcast_ln30_67_fu_1006_p1 = gmem_addr_9_read_reg_1570;

assign bitcast_ln30_68_fu_1025_p1 = reg_508;

assign bitcast_ln30_69_fu_1030_p1 = gmem_addr_10_read_reg_1596;

assign bitcast_ln30_70_fu_1049_p1 = reg_508;

assign bitcast_ln30_71_fu_1054_p1 = gmem_addr_11_read_reg_1617;

assign bitcast_ln30_72_fu_1073_p1 = reg_508;

assign bitcast_ln30_73_fu_1078_p1 = gmem_addr_12_read_reg_1643;

assign bitcast_ln30_74_fu_1097_p1 = reg_508;

assign bitcast_ln30_75_fu_1102_p1 = gmem_addr_13_read_reg_1664;

assign bitcast_ln30_76_fu_1121_p1 = reg_508;

assign bitcast_ln30_77_fu_1126_p1 = gmem_addr_14_read_reg_1690;

assign bitcast_ln30_78_fu_1160_p1 = reg_508;

assign bitcast_ln30_79_fu_1165_p1 = gmem_addr_15_read_reg_1711;

assign bitcast_ln30_80_fu_1172_p1 = reg_508;

assign bitcast_ln30_81_fu_1177_p1 = gmem_addr_16_read_reg_1743;

assign bitcast_ln30_82_fu_1196_p1 = reg_508;

assign bitcast_ln30_83_fu_1201_p1 = gmem_addr_17_read_reg_1763;

assign bitcast_ln30_84_fu_1205_p1 = reg_508;

assign bitcast_ln30_85_fu_1210_p1 = gmem_addr_18_read_reg_1789;

assign bitcast_ln30_86_fu_1214_p1 = reg_508;

assign bitcast_ln30_87_fu_1219_p1 = gmem_addr_19_read_reg_1809;

assign bitcast_ln30_88_fu_1223_p1 = reg_508;

assign bitcast_ln30_89_fu_1228_p1 = gmem_addr_20_read_reg_1829;

assign bitcast_ln30_90_fu_1232_p1 = reg_508;

assign bitcast_ln30_91_fu_1237_p1 = gmem_addr_21_read_reg_1849;

assign bitcast_ln30_92_fu_1241_p1 = reg_508;

assign bitcast_ln30_93_fu_1246_p1 = gmem_addr_22_read_reg_1869;

assign bitcast_ln30_94_fu_1250_p1 = reg_508;

assign bitcast_ln30_95_fu_1255_p1 = gmem_addr_23_read_reg_1889;

assign bitcast_ln30_96_fu_1259_p1 = reg_508;

assign bitcast_ln30_97_fu_1264_p1 = gmem_addr_24_read_reg_1909;

assign bitcast_ln30_fu_853_p1 = gmem3_addr_read_reg_1344;

assign bitcast_ln33_fu_1268_p1 = gmem_addr_read_reg_1929_pp0_iter2_reg;

assign empty_162_fu_655_p2 = (p_shl_cast_fu_639_p1 - p_shl1_cast_fu_651_p1);

assign icmp_ln25_fu_619_p2 = ((out_ch_fu_138 == 5'd24) ? 1'b1 : 1'b0);

assign m_axi_gmem2_ARADDR = gmem2_addr_reg_1301;

assign m_axi_gmem2_ARBURST = 2'd0;

assign m_axi_gmem2_ARCACHE = 4'd0;

assign m_axi_gmem2_ARID = 1'd0;

assign m_axi_gmem2_ARLEN = 32'd24;

assign m_axi_gmem2_ARLOCK = 2'd0;

assign m_axi_gmem2_ARPROT = 3'd0;

assign m_axi_gmem2_ARQOS = 4'd0;

assign m_axi_gmem2_ARREGION = 4'd0;

assign m_axi_gmem2_ARSIZE = 3'd0;

assign m_axi_gmem2_ARUSER = 1'd0;

assign m_axi_gmem2_AWADDR = 64'd0;

assign m_axi_gmem2_AWBURST = 2'd0;

assign m_axi_gmem2_AWCACHE = 4'd0;

assign m_axi_gmem2_AWID = 1'd0;

assign m_axi_gmem2_AWLEN = 32'd0;

assign m_axi_gmem2_AWLOCK = 2'd0;

assign m_axi_gmem2_AWPROT = 3'd0;

assign m_axi_gmem2_AWQOS = 4'd0;

assign m_axi_gmem2_AWREGION = 4'd0;

assign m_axi_gmem2_AWSIZE = 3'd0;

assign m_axi_gmem2_AWUSER = 1'd0;

assign m_axi_gmem2_AWVALID = 1'b0;

assign m_axi_gmem2_BREADY = 1'b0;

assign m_axi_gmem2_WDATA = 32'd0;

assign m_axi_gmem2_WID = 1'd0;

assign m_axi_gmem2_WLAST = 1'b0;

assign m_axi_gmem2_WSTRB = 4'd0;

assign m_axi_gmem2_WUSER = 1'd0;

assign m_axi_gmem2_WVALID = 1'b0;

assign m_axi_gmem3_ARADDR = sext_ln30_fu_552_p1;

assign m_axi_gmem3_ARBURST = 2'd0;

assign m_axi_gmem3_ARCACHE = 4'd0;

assign m_axi_gmem3_ARID = 1'd0;

assign m_axi_gmem3_ARLEN = 32'd24;

assign m_axi_gmem3_ARLOCK = 2'd0;

assign m_axi_gmem3_ARPROT = 3'd0;

assign m_axi_gmem3_ARQOS = 4'd0;

assign m_axi_gmem3_ARREGION = 4'd0;

assign m_axi_gmem3_ARSIZE = 3'd0;

assign m_axi_gmem3_ARUSER = 1'd0;

assign m_axi_gmem3_AWADDR = gmem3_addr_reg_1284;

assign m_axi_gmem3_AWBURST = 2'd0;

assign m_axi_gmem3_AWCACHE = 4'd0;

assign m_axi_gmem3_AWID = 1'd0;

assign m_axi_gmem3_AWLEN = 32'd24;

assign m_axi_gmem3_AWLOCK = 2'd0;

assign m_axi_gmem3_AWPROT = 3'd0;

assign m_axi_gmem3_AWQOS = 4'd0;

assign m_axi_gmem3_AWREGION = 4'd0;

assign m_axi_gmem3_AWSIZE = 3'd0;

assign m_axi_gmem3_AWUSER = 1'd0;

assign m_axi_gmem3_WDATA = reg_537;

assign m_axi_gmem3_WID = 1'd0;

assign m_axi_gmem3_WLAST = 1'b0;

assign m_axi_gmem3_WSTRB = 4'd15;

assign m_axi_gmem3_WUSER = 1'd0;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd1;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 32'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 4'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign out_ch_cast3_fu_1169_p1 = out_ch_1_reg_1307;

assign p_cast_fu_661_p1 = $signed(empty_162_fu_655_p2);

assign p_shl1_cast_fu_651_p1 = p_shl1_fu_643_p3;

assign p_shl1_fu_643_p3 = {{out_ch_fu_138}, {3'd0}};

assign p_shl_cast_fu_639_p1 = p_shl_fu_631_p3;

assign p_shl_fu_631_p3 = {{out_ch_fu_138}, {5'd0}};

assign sext_ln25_fu_578_p1 = $signed(trunc_ln_fu_568_p4);

assign sext_ln28_1_fu_592_p1 = $signed(trunc_ln25_1_fu_582_p4);

assign sext_ln28_fu_606_p1 = $signed(trunc_ln6_fu_596_p4);

assign sext_ln30_10_fu_819_p1 = $signed(add_ln30_10_fu_814_p2);

assign sext_ln30_11_fu_843_p1 = $signed(add_ln30_11_fu_838_p2);

assign sext_ln30_12_fu_871_p1 = $signed(add_ln30_12_fu_866_p2);

assign sext_ln30_13_fu_895_p1 = $signed(add_ln30_13_fu_890_p2);

assign sext_ln30_14_fu_919_p1 = $signed(add_ln30_14_fu_914_p2);

assign sext_ln30_15_fu_943_p1 = $signed(add_ln30_15_fu_938_p2);

assign sext_ln30_16_fu_967_p1 = $signed(add_ln30_16_fu_962_p2);

assign sext_ln30_17_fu_991_p1 = $signed(add_ln30_17_fu_986_p2);

assign sext_ln30_18_fu_1015_p1 = $signed(add_ln30_18_fu_1010_p2);

assign sext_ln30_19_fu_1039_p1 = $signed(add_ln30_19_fu_1034_p2);

assign sext_ln30_1_fu_675_p1 = add_ln30_reg_1316;

assign sext_ln30_20_fu_1063_p1 = $signed(add_ln30_20_fu_1058_p2);

assign sext_ln30_21_fu_1087_p1 = $signed(add_ln30_21_fu_1082_p2);

assign sext_ln30_22_fu_1111_p1 = $signed(add_ln30_22_fu_1106_p2);

assign sext_ln30_23_fu_1135_p1 = $signed(add_ln30_23_fu_1130_p2);

assign sext_ln30_24_fu_1150_p1 = $signed(add_ln30_24_fu_1145_p2);

assign sext_ln30_2_fu_690_p1 = $signed(add_ln30_2_fu_685_p2);

assign sext_ln30_3_fu_705_p1 = $signed(add_ln30_3_fu_700_p2);

assign sext_ln30_4_fu_720_p1 = $signed(add_ln30_4_fu_715_p2);

assign sext_ln30_5_fu_735_p1 = $signed(add_ln30_5_fu_730_p2);

assign sext_ln30_6_fu_750_p1 = $signed(add_ln30_6_fu_745_p2);

assign sext_ln30_7_fu_765_p1 = $signed(add_ln30_7_fu_760_p2);

assign sext_ln30_8_fu_780_p1 = $signed(add_ln30_8_fu_775_p2);

assign sext_ln30_9_fu_795_p1 = $signed(add_ln30_9_fu_790_p2);

assign sext_ln30_fu_552_p1 = $signed(trunc_ln30_s_fu_542_p4);

assign sext_ln33_fu_1186_p1 = $signed(add_ln33_fu_1181_p2);

assign trunc_ln25_1_fu_582_p4 = {{buffer_bias[63:2]}};

assign trunc_ln30_s_fu_542_p4 = {{out_r[63:2]}};

assign trunc_ln6_fu_596_p4 = {{buffer_DataIn_1[63:2]}};

assign trunc_ln_fu_568_p4 = {{buffer_kernel[63:2]}};

endmodule //kernel_stage0_Pointwise_conv_9_10_15_16_1
