// Seed: 2326840750
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  input wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  struct packed {
    logic id_24;
    id_25 id_26;
    struct packed {
      id_27 id_28;
      logic id_29;
      logic id_30  = 1;
      logic id_31;
    } id_32;
  } id_33[1 : 'd0];
  ;
  tri1 id_34 = (1'd0) + 1;
  assign #1 this = 1;
  if (1) supply1 [-1 : (  -1  )] id_35 = 1;
  else wire id_36 = id_21, id_37 = -1 * 1;
  assign id_12 = id_12;
  wand  id_38 = id_33.id_26[1][-1], id_39 = -1;
  logic id_40;
  assign id_33.id_25 = id_9.id_33.id_30 - -1'b0;
endmodule
module module_1 #(
    parameter id_11 = 32'd50,
    parameter id_16 = 32'd93,
    parameter id_8  = 32'd0,
    parameter id_9  = 32'd34
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8[id_9 : id_8],
    _id_9,
    id_10,
    _id_11,
    id_12[1 :-1],
    id_13,
    id_14,
    id_15,
    _id_16
);
  input wire _id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input logic [7:0] id_12;
  inout wire _id_11;
  output wire id_10;
  input wire _id_9;
  input logic [7:0] _id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output supply0 id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_17;
  ;
  wire [1 : id_16] id_18;
  module_0 modCall_1 (
      id_18,
      id_6,
      id_1,
      id_5,
      id_3,
      id_13,
      id_13,
      id_5,
      id_13,
      id_18,
      id_15,
      id_18,
      id_13,
      id_15,
      id_13,
      id_18,
      id_13,
      id_18,
      id_15,
      id_18,
      id_1,
      id_14,
      id_4
  );
  assign id_4 = -1;
  wire id_19;
  wire id_20 [-1 : id_8];
  assign id_4 = -1;
endmodule
