<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3428" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3428{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3428{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3428{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3428{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t5_3428{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t6_3428{left:69px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t7_3428{left:69px;bottom:1028px;}
#t8_3428{left:95px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#t9_3428{left:95px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_3428{left:69px;bottom:988px;}
#tb_3428{left:95px;bottom:991px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tc_3428{left:69px;bottom:969px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#td_3428{left:69px;bottom:952px;letter-spacing:-0.16px;word-spacing:-0.52px;}
#te_3428{left:69px;bottom:935px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_3428{left:69px;bottom:918px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3428{left:69px;bottom:901px;letter-spacing:-0.28px;word-spacing:-0.37px;}
#th_3428{left:69px;bottom:878px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_3428{left:69px;bottom:862px;letter-spacing:-0.14px;word-spacing:-0.71px;}
#tj_3428{left:69px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tk_3428{left:475px;bottom:851px;}
#tl_3428{left:490px;bottom:845px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_3428{left:69px;bottom:828px;letter-spacing:-0.21px;word-spacing:-0.37px;}
#tn_3428{left:69px;bottom:805px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#to_3428{left:69px;bottom:788px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3428{left:69px;bottom:771px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tq_3428{left:69px;bottom:721px;letter-spacing:-0.09px;}
#tr_3428{left:155px;bottom:721px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#ts_3428{left:69px;bottom:699px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_3428{left:69px;bottom:682px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tu_3428{left:69px;bottom:659px;letter-spacing:-0.15px;word-spacing:-1.07px;}
#tv_3428{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_3428{left:69px;bottom:625px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#tx_3428{left:69px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#ty_3428{left:69px;bottom:586px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_3428{left:69px;bottom:563px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t10_3428{left:69px;bottom:546px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3428{left:69px;bottom:520px;}
#t12_3428{left:95px;bottom:523px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t13_3428{left:95px;bottom:506px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3428{left:95px;bottom:490px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t15_3428{left:95px;bottom:473px;letter-spacing:-0.32px;}
#t16_3428{left:69px;bottom:446px;}
#t17_3428{left:95px;bottom:450px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_3428{left:95px;bottom:433px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t19_3428{left:95px;bottom:416px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_3428{left:95px;bottom:399px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1b_3428{left:95px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#t1c_3428{left:95px;bottom:366px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1d_3428{left:95px;bottom:349px;letter-spacing:-0.15px;word-spacing:-0.95px;}
#t1e_3428{left:95px;bottom:332px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1f_3428{left:95px;bottom:315px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1g_3428{left:95px;bottom:299px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#t1h_3428{left:69px;bottom:240px;letter-spacing:0.14px;}
#t1i_3428{left:151px;bottom:240px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1j_3428{left:69px;bottom:218px;letter-spacing:-0.14px;word-spacing:-0.68px;}
#t1k_3428{left:69px;bottom:201px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1l_3428{left:69px;bottom:184px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1m_3428{left:69px;bottom:161px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1n_3428{left:69px;bottom:144px;letter-spacing:-0.13px;word-spacing:-0.56px;}

.s1_3428{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3428{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3428{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3428{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3428{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3428{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3428{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3428" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3428Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3428" style="-webkit-user-select: none;"><object width="935" height="1210" data="3428/3428.svg" type="image/svg+xml" id="pdf3428" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3428" class="t s1_3428">11-44 </span><span id="t2_3428" class="t s1_3428">Vol. 3A </span>
<span id="t3_3428" class="t s2_3428">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3428" class="t s3_3428">The extended topology enumeration leaf can be accessed by executing CPUID with EAX = 0BH. Processors that do </span>
<span id="t5_3428" class="t s3_3428">not support x2APIC may support CPUID leaf 0BH. Software can detect the availability of the extended topology </span>
<span id="t6_3428" class="t s3_3428">enumeration leaf (0BH) by performing two steps: </span>
<span id="t7_3428" class="t s4_3428">• </span><span id="t8_3428" class="t s3_3428">Check maximum input value for basic CPUID information by executing CPUID with EAX= 0. If CPUID.0H:EAX is </span>
<span id="t9_3428" class="t s3_3428">greater than or equal or 11 (0BH), then proceed to next step </span>
<span id="ta_3428" class="t s4_3428">• </span><span id="tb_3428" class="t s3_3428">Check CPUID.EAX=0BH, ECX=0H:EBX is non-zero. </span>
<span id="tc_3428" class="t s3_3428">If both of the above conditions are true, extended topology enumeration leaf is available. If available, the extended </span>
<span id="td_3428" class="t s3_3428">topology enumeration leaf is the preferred mechanism for enumerating topology. The presence of CPUID leaf 0BH </span>
<span id="te_3428" class="t s3_3428">in a processor does not guarantee support for x2APIC. If CPUID.EAX=0BH, ECX=0H:EBX returns zero and </span>
<span id="tf_3428" class="t s3_3428">maximum input value for basic CPUID information is greater than 0BH, then CPUID.0BH leaf is not supported on </span>
<span id="tg_3428" class="t s3_3428">that processor. </span>
<span id="th_3428" class="t s3_3428">The extended topology enumeration leaf is intended to assist software with enumerating processor topology on </span>
<span id="ti_3428" class="t s3_3428">systems that requires 32-bit x2APIC IDs to address individual logical processors. Details of CPUID leaf 0BH can be </span>
<span id="tj_3428" class="t s3_3428">found in the reference pages of CPUID in Chapter 3 of Intel </span>
<span id="tk_3428" class="t s5_3428">® </span>
<span id="tl_3428" class="t s3_3428">64 and IA-32 Architectures Software Developer’s </span>
<span id="tm_3428" class="t s3_3428">Manual, Volume 2A. </span>
<span id="tn_3428" class="t s3_3428">Processor topology enumeration algorithm for processors supporting the extended topology enumeration leaf of </span>
<span id="to_3428" class="t s3_3428">CPUID and processors that do not support CPUID leaf 0BH are treated in Section 9.9.4, “Algorithm for Three- </span>
<span id="tp_3428" class="t s3_3428">Domain Mappings of APIC_ID.” </span>
<span id="tq_3428" class="t s6_3428">11.12.8.1 </span><span id="tr_3428" class="t s6_3428">Consistency of APIC IDs and CPUID </span>
<span id="ts_3428" class="t s3_3428">The consistency of physical x2APIC ID in MSR 802H in x2APIC mode and the 32-bit value returned in </span>
<span id="tt_3428" class="t s3_3428">CPUID.0BH:EDX is facilitated by processor hardware. </span>
<span id="tu_3428" class="t s3_3428">CPUID.0BH:EDX will report the full 32 bit ID, in xAPIC and x2APIC mode. This allows BIOS to determine if a system </span>
<span id="tv_3428" class="t s3_3428">has processors with IDs exceeding the 8-bit initial APIC ID limit (CPUID.01H:EBX[31:24]). Initial APIC ID </span>
<span id="tw_3428" class="t s3_3428">(CPUID.01H:EBX[31:24]) is always equal to CPUID.0BH:EDX[7:0]. </span>
<span id="tx_3428" class="t s3_3428">If the values of CPUID.0BH:EDX reported by all logical processors in a system are less than 255, BIOS can transfer </span>
<span id="ty_3428" class="t s3_3428">control to OS in xAPIC mode. </span>
<span id="tz_3428" class="t s3_3428">If the values of CPUID.0BH:EDX reported by some logical processors in a system are greater than or equal to 255, </span>
<span id="t10_3428" class="t s3_3428">BIOS must support two options to hand off to OS. </span>
<span id="t11_3428" class="t s4_3428">• </span><span id="t12_3428" class="t s3_3428">If BIOS enables logical processors with x2APIC IDs greater than 255, then it should enable x2APIC in the Boot </span>
<span id="t13_3428" class="t s3_3428">Strap Processor (BSP) and all Application Processors (AP) before passing control to the OS. Applications </span>
<span id="t14_3428" class="t s3_3428">requiring processor topology information must use OS provided services based on x2APIC IDs or CPUID.0BH </span>
<span id="t15_3428" class="t s3_3428">leaf. </span>
<span id="t16_3428" class="t s4_3428">• </span><span id="t17_3428" class="t s3_3428">If a BIOS transfers control to OS in xAPIC mode, then the BIOS must ensure that only logical processors with </span>
<span id="t18_3428" class="t s3_3428">CPUID.0BH.EDX value less than 255 are enabled. BIOS initialization on all logical processors with </span>
<span id="t19_3428" class="t s3_3428">CPUID.0B.EDX values greater than or equal to 255 must (a) disable APIC and execute CLI in each logical </span>
<span id="t1a_3428" class="t s3_3428">processor, and (b) leave these logical processor in the lowest power state so that these processors do not </span>
<span id="t1b_3428" class="t s3_3428">respond to INIT IPI during OS boot. The BSP and all the enabled logical processor operate in xAPIC mode after </span>
<span id="t1c_3428" class="t s3_3428">BIOS passed control to OS. Application requiring processor topology information can use OS provided legacy </span>
<span id="t1d_3428" class="t s3_3428">services based on 8-bit initial APIC IDs or legacy topology information from CPUID.01H and CPUID 04H leaves. </span>
<span id="t1e_3428" class="t s3_3428">Even if the BIOS passes control in xAPIC mode, an OS can switch the processors to x2APIC mode later. BIOS </span>
<span id="t1f_3428" class="t s3_3428">SMM handler should always read the APIC_BASE_MSR, determine the APIC mode and use the corresponding </span>
<span id="t1g_3428" class="t s3_3428">access method. </span>
<span id="t1h_3428" class="t s7_3428">11.12.9 </span><span id="t1i_3428" class="t s7_3428">ICR Operation in x2APIC Mode </span>
<span id="t1j_3428" class="t s3_3428">In x2APIC mode, the layout of the Interrupt Command Register is shown in Figure 11-12. The lower 32 bits of ICR </span>
<span id="t1k_3428" class="t s3_3428">in x2APIC mode is identical to the lower half of the ICR in xAPIC mode, except the Delivery Status bit is removed </span>
<span id="t1l_3428" class="t s3_3428">since it is not needed in x2APIC mode. The destination ID field is expanded to 32 bits in x2APIC mode. </span>
<span id="t1m_3428" class="t s3_3428">To send an IPI using the ICR, software must set up the ICR to indicate the type of IPI message to be sent and the </span>
<span id="t1n_3428" class="t s3_3428">destination processor or processors. Self IPIs can also be sent using the SELF IPI register (see Section 11.12.11). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
