# Carbon Chip

This is an open-source RISC-V core written in Chisel.

## Usage

First, compile it with
```
sbt compile
```

Then, run tests with
```
sbt test
```

Next, emit Verilog with
```
sbt run
```
