// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module receiver_receiver_Pipeline_VITIS_LOOP_292_23 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        output_i_TREADY,
        output_q_TREADY,
        real_output_address0,
        real_output_ce0,
        real_output_q0,
        tmp_keep_V,
        tmp_strb_V,
        tmp_user_V,
        tmp_id_V,
        tmp_dest_V,
        output_i_TDATA,
        output_i_TVALID,
        output_i_TKEEP,
        output_i_TSTRB,
        output_i_TUSER,
        output_i_TLAST,
        output_i_TID,
        output_i_TDEST,
        imag_output_address0,
        imag_output_ce0,
        imag_output_q0,
        output_q_TDATA,
        output_q_TVALID,
        output_q_TKEEP,
        output_q_TSTRB,
        output_q_TUSER,
        output_q_TLAST,
        output_q_TID,
        output_q_TDEST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   output_i_TREADY;
input   output_q_TREADY;
output  [7:0] real_output_address0;
output   real_output_ce0;
input  [31:0] real_output_q0;
input  [3:0] tmp_keep_V;
input  [3:0] tmp_strb_V;
input  [1:0] tmp_user_V;
input  [4:0] tmp_id_V;
input  [5:0] tmp_dest_V;
output  [31:0] output_i_TDATA;
output   output_i_TVALID;
output  [3:0] output_i_TKEEP;
output  [3:0] output_i_TSTRB;
output  [1:0] output_i_TUSER;
output  [0:0] output_i_TLAST;
output  [4:0] output_i_TID;
output  [5:0] output_i_TDEST;
output  [7:0] imag_output_address0;
output   imag_output_ce0;
input  [31:0] imag_output_q0;
output  [31:0] output_q_TDATA;
output   output_q_TVALID;
output  [3:0] output_q_TKEEP;
output  [3:0] output_q_TSTRB;
output  [1:0] output_q_TUSER;
output  [0:0] output_q_TLAST;
output  [4:0] output_q_TID;
output  [5:0] output_q_TDEST;

reg ap_idle;
reg real_output_ce0;
reg output_i_TVALID;
reg imag_output_ce0;
reg output_q_TVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln292_fu_229_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    output_i_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    output_q_TDATA_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] i_22_cast_fu_241_p1;
reg   [7:0] i_fu_102;
wire   [7:0] add_ln292_fu_235_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_i_3;
reg    ap_block_pp0_stage0_01001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

receiver_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln292_fu_229_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_102 <= add_ln292_fu_235_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_102 <= 8'd0;
        end
    end
end

always @ (*) begin
    if (((icmp_ln292_fu_229_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_3 = 8'd0;
    end else begin
        ap_sig_allocacmp_i_3 = i_fu_102;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imag_output_ce0 = 1'b1;
    end else begin
        imag_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_i_TDATA_blk_n = output_i_TREADY;
    end else begin
        output_i_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_i_TVALID = 1'b1;
    end else begin
        output_i_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_q_TDATA_blk_n = output_q_TREADY;
    end else begin
        output_q_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        output_q_TVALID = 1'b1;
    end else begin
        output_q_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        real_output_ce0 = 1'b1;
    end else begin
        real_output_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln292_fu_235_p2 = (ap_sig_allocacmp_i_3 + 8'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((output_q_TREADY == 1'b0) | (output_i_TREADY == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((output_q_TREADY == 1'b0) | (output_i_TREADY == 1'b0) | (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & ((output_q_TREADY == 1'b0) | (output_i_TREADY == 1'b0) | (1'b1 == ap_block_state2_io)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_io = ((output_q_TREADY == 1'b0) | (output_i_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((output_q_TREADY == 1'b0) | (output_i_TREADY == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign i_22_cast_fu_241_p1 = ap_sig_allocacmp_i_3;

assign icmp_ln292_fu_229_p2 = ((ap_sig_allocacmp_i_3 == 8'd224) ? 1'b1 : 1'b0);

assign imag_output_address0 = i_22_cast_fu_241_p1;

assign output_i_TDATA = real_output_q0;

assign output_i_TDEST = tmp_dest_V;

assign output_i_TID = tmp_id_V;

assign output_i_TKEEP = tmp_keep_V;

assign output_i_TLAST = 1'd0;

assign output_i_TSTRB = tmp_strb_V;

assign output_i_TUSER = tmp_user_V;

assign output_q_TDATA = imag_output_q0;

assign output_q_TDEST = 6'd0;

assign output_q_TID = 5'd0;

assign output_q_TKEEP = 4'd0;

assign output_q_TLAST = 1'd0;

assign output_q_TSTRB = 4'd0;

assign output_q_TUSER = 2'd0;

assign real_output_address0 = i_22_cast_fu_241_p1;

endmodule //receiver_receiver_Pipeline_VITIS_LOOP_292_23
