$date
	Wed Aug 28 18:07:39 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module U1 $end
$var wire 1 " ain $end
$var wire 1 # bin $end
$var wire 1 ! cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#100
1"
#200
1!
1#
#300
0!
0"
#400
