/// Auto-generated bit field definitions for RCC
/// Family: stm32g0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32g0::rcc {

using namespace alloy::hal::bitfields;

// ============================================================================
// RCC Bit Field Definitions
// ============================================================================

/// CR - Clock control register
namespace cr {
    /// HSI16 clock enable
    /// Position: 8, Width: 1
    using HSION = BitField<8, 1>;
    constexpr uint32_t HSION_Pos = 8;
    constexpr uint32_t HSION_Msk = HSION::mask;

    /// HSI16 always enable for peripheral kernels
    /// Position: 9, Width: 1
    using HSIKERON = BitField<9, 1>;
    constexpr uint32_t HSIKERON_Pos = 9;
    constexpr uint32_t HSIKERON_Msk = HSIKERON::mask;

    /// HSI16 clock ready flag
    /// Position: 10, Width: 1
    /// Access: read-only
    using HSIRDY = BitField<10, 1>;
    constexpr uint32_t HSIRDY_Pos = 10;
    constexpr uint32_t HSIRDY_Msk = HSIRDY::mask;

    /// HSI16 clock division factor
    /// Position: 11, Width: 3
    using HSIDIV = BitField<11, 3>;
    constexpr uint32_t HSIDIV_Pos = 11;
    constexpr uint32_t HSIDIV_Msk = HSIDIV::mask;

    /// HSE clock enable
    /// Position: 16, Width: 1
    using HSEON = BitField<16, 1>;
    constexpr uint32_t HSEON_Pos = 16;
    constexpr uint32_t HSEON_Msk = HSEON::mask;

    /// HSE clock ready flag
    /// Position: 17, Width: 1
    using HSERDY = BitField<17, 1>;
    constexpr uint32_t HSERDY_Pos = 17;
    constexpr uint32_t HSERDY_Msk = HSERDY::mask;

    /// HSE crystal oscillator bypass
    /// Position: 18, Width: 1
    using HSEBYP = BitField<18, 1>;
    constexpr uint32_t HSEBYP_Pos = 18;
    constexpr uint32_t HSEBYP_Msk = HSEBYP::mask;

    /// Clock security system enable
    /// Position: 19, Width: 1
    using CSSON = BitField<19, 1>;
    constexpr uint32_t CSSON_Pos = 19;
    constexpr uint32_t CSSON_Msk = CSSON::mask;

    /// HSI48ON
    /// Position: 22, Width: 1
    /// Access: read-write
    using HSI48ON = BitField<22, 1>;
    constexpr uint32_t HSI48ON_Pos = 22;
    constexpr uint32_t HSI48ON_Msk = HSI48ON::mask;

    /// HSI48RDY
    /// Position: 23, Width: 1
    /// Access: read-only
    using HSI48RDY = BitField<23, 1>;
    constexpr uint32_t HSI48RDY_Pos = 23;
    constexpr uint32_t HSI48RDY_Msk = HSI48RDY::mask;

    /// PLL enable
    /// Position: 24, Width: 1
    using PLLON = BitField<24, 1>;
    constexpr uint32_t PLLON_Pos = 24;
    constexpr uint32_t PLLON_Msk = PLLON::mask;

    /// PLL clock ready flag
    /// Position: 25, Width: 1
    /// Access: read-only
    using PLLRDY = BitField<25, 1>;
    constexpr uint32_t PLLRDY_Pos = 25;
    constexpr uint32_t PLLRDY_Msk = PLLRDY::mask;

}  // namespace cr

/// ICSCR - Internal clock sources calibration register
namespace icscr {
    /// HSI16 clock calibration
    /// Position: 0, Width: 8
    /// Access: read-only
    using HSICAL = BitField<0, 8>;
    constexpr uint32_t HSICAL_Pos = 0;
    constexpr uint32_t HSICAL_Msk = HSICAL::mask;

    /// HSI16 clock trimming
    /// Position: 8, Width: 7
    /// Access: read-write
    using HSITRIM = BitField<8, 7>;
    constexpr uint32_t HSITRIM_Pos = 8;
    constexpr uint32_t HSITRIM_Msk = HSITRIM::mask;

}  // namespace icscr

/// CFGR - Clock configuration register
namespace cfgr {
    /// System clock switch
    /// Position: 0, Width: 3
    /// Access: read-write
    using SW = BitField<0, 3>;
    constexpr uint32_t SW_Pos = 0;
    constexpr uint32_t SW_Msk = SW::mask;

    /// System clock switch status
    /// Position: 3, Width: 3
    /// Access: read-only
    using SWS = BitField<3, 3>;
    constexpr uint32_t SWS_Pos = 3;
    constexpr uint32_t SWS_Msk = SWS::mask;

    /// AHB prescaler
    /// Position: 8, Width: 4
    /// Access: read-write
    using HPRE = BitField<8, 4>;
    constexpr uint32_t HPRE_Pos = 8;
    constexpr uint32_t HPRE_Msk = HPRE::mask;

    /// APB prescaler
    /// Position: 12, Width: 3
    /// Access: read-write
    using PPRE = BitField<12, 3>;
    constexpr uint32_t PPRE_Pos = 12;
    constexpr uint32_t PPRE_Msk = PPRE::mask;

    /// MCO2SEL
    /// Position: 16, Width: 4
    /// Access: read-write
    using MCO2SEL = BitField<16, 4>;
    constexpr uint32_t MCO2SEL_Pos = 16;
    constexpr uint32_t MCO2SEL_Msk = MCO2SEL::mask;

    /// MCO2PRE
    /// Position: 20, Width: 4
    /// Access: read-write
    using MCO2PRE = BitField<20, 4>;
    constexpr uint32_t MCO2PRE_Pos = 20;
    constexpr uint32_t MCO2PRE_Msk = MCO2PRE::mask;

    /// Microcontroller clock output
    /// Position: 24, Width: 4
    /// Access: read-write
    using MCOSEL = BitField<24, 4>;
    constexpr uint32_t MCOSEL_Pos = 24;
    constexpr uint32_t MCOSEL_Msk = MCOSEL::mask;

    /// Microcontroller clock output prescaler
    /// Position: 28, Width: 4
    /// Access: read-write
    using MCOPRE = BitField<28, 4>;
    constexpr uint32_t MCOPRE_Pos = 28;
    constexpr uint32_t MCOPRE_Msk = MCOPRE::mask;

}  // namespace cfgr

/// PLLCFGR - PLL configuration register
namespace pllcfgr {
    /// PLL input clock source
    /// Position: 0, Width: 2
    using PLLSRC = BitField<0, 2>;
    constexpr uint32_t PLLSRC_Pos = 0;
    constexpr uint32_t PLLSRC_Msk = PLLSRC::mask;

    /// Division factor M of the PLL input clock divider
    /// Position: 4, Width: 3
    using PLLM = BitField<4, 3>;
    constexpr uint32_t PLLM_Pos = 4;
    constexpr uint32_t PLLM_Msk = PLLM::mask;

    /// PLL frequency multiplication factor N
    /// Position: 8, Width: 8
    using PLLN = BitField<8, 8>;
    constexpr uint32_t PLLN_Pos = 8;
    constexpr uint32_t PLLN_Msk = PLLN::mask;

    /// PLLPCLK clock output enable
    /// Position: 16, Width: 1
    using PLLPEN = BitField<16, 1>;
    constexpr uint32_t PLLPEN_Pos = 16;
    constexpr uint32_t PLLPEN_Msk = PLLPEN::mask;

    /// PLL VCO division factor P for PLLPCLK clock output
    /// Position: 17, Width: 5
    using PLLP = BitField<17, 5>;
    constexpr uint32_t PLLP_Pos = 17;
    constexpr uint32_t PLLP_Msk = PLLP::mask;

    /// PLLQCLK clock output enable
    /// Position: 24, Width: 1
    using PLLQEN = BitField<24, 1>;
    constexpr uint32_t PLLQEN_Pos = 24;
    constexpr uint32_t PLLQEN_Msk = PLLQEN::mask;

    /// PLL VCO division factor Q for PLLQCLK clock output
    /// Position: 25, Width: 3
    using PLLQ = BitField<25, 3>;
    constexpr uint32_t PLLQ_Pos = 25;
    constexpr uint32_t PLLQ_Msk = PLLQ::mask;

    /// PLLRCLK clock output enable
    /// Position: 28, Width: 1
    using PLLREN = BitField<28, 1>;
    constexpr uint32_t PLLREN_Pos = 28;
    constexpr uint32_t PLLREN_Msk = PLLREN::mask;

    /// PLL VCO division factor R for PLLRCLK clock output
    /// Position: 29, Width: 3
    using PLLR = BitField<29, 3>;
    constexpr uint32_t PLLR_Pos = 29;
    constexpr uint32_t PLLR_Msk = PLLR::mask;

}  // namespace pllcfgr

/// CRRCR - RCC clock recovery RC register
namespace crrcr {
    /// HSI48 clock calibration
    /// Position: 0, Width: 9
    using HSI48CAL = BitField<0, 9>;
    constexpr uint32_t HSI48CAL_Pos = 0;
    constexpr uint32_t HSI48CAL_Msk = HSI48CAL::mask;

}  // namespace crrcr

/// CIER - Clock interrupt enable register
namespace cier {
    /// LSI ready interrupt enable
    /// Position: 0, Width: 1
    using LSIRDYIE = BitField<0, 1>;
    constexpr uint32_t LSIRDYIE_Pos = 0;
    constexpr uint32_t LSIRDYIE_Msk = LSIRDYIE::mask;

    /// LSE ready interrupt enable
    /// Position: 1, Width: 1
    using LSERDYIE = BitField<1, 1>;
    constexpr uint32_t LSERDYIE_Pos = 1;
    constexpr uint32_t LSERDYIE_Msk = LSERDYIE::mask;

    /// HSI ready interrupt enable
    /// Position: 3, Width: 1
    using HSIRDYIE = BitField<3, 1>;
    constexpr uint32_t HSIRDYIE_Pos = 3;
    constexpr uint32_t HSIRDYIE_Msk = HSIRDYIE::mask;

    /// HSE ready interrupt enable
    /// Position: 4, Width: 1
    using HSERDYIE = BitField<4, 1>;
    constexpr uint32_t HSERDYIE_Pos = 4;
    constexpr uint32_t HSERDYIE_Msk = HSERDYIE::mask;

    /// PLL ready interrupt enable
    /// Position: 5, Width: 1
    using PLLSYSRDYIE = BitField<5, 1>;
    constexpr uint32_t PLLSYSRDYIE_Pos = 5;
    constexpr uint32_t PLLSYSRDYIE_Msk = PLLSYSRDYIE::mask;

}  // namespace cier

/// CIFR - Clock interrupt flag register
namespace cifr {
    /// LSI ready interrupt flag
    /// Position: 0, Width: 1
    using LSIRDYF = BitField<0, 1>;
    constexpr uint32_t LSIRDYF_Pos = 0;
    constexpr uint32_t LSIRDYF_Msk = LSIRDYF::mask;

    /// LSE ready interrupt flag
    /// Position: 1, Width: 1
    using LSERDYF = BitField<1, 1>;
    constexpr uint32_t LSERDYF_Pos = 1;
    constexpr uint32_t LSERDYF_Msk = LSERDYF::mask;

    /// HSI48RDYF
    /// Position: 2, Width: 1
    using HSI48RDYF = BitField<2, 1>;
    constexpr uint32_t HSI48RDYF_Pos = 2;
    constexpr uint32_t HSI48RDYF_Msk = HSI48RDYF::mask;

    /// HSI ready interrupt flag
    /// Position: 3, Width: 1
    using HSIRDYF = BitField<3, 1>;
    constexpr uint32_t HSIRDYF_Pos = 3;
    constexpr uint32_t HSIRDYF_Msk = HSIRDYF::mask;

    /// HSE ready interrupt flag
    /// Position: 4, Width: 1
    using HSERDYF = BitField<4, 1>;
    constexpr uint32_t HSERDYF_Pos = 4;
    constexpr uint32_t HSERDYF_Msk = HSERDYF::mask;

    /// PLL ready interrupt flag
    /// Position: 5, Width: 1
    using PLLSYSRDYF = BitField<5, 1>;
    constexpr uint32_t PLLSYSRDYF_Pos = 5;
    constexpr uint32_t PLLSYSRDYF_Msk = PLLSYSRDYF::mask;

    /// Clock security system interrupt flag
    /// Position: 8, Width: 1
    using CSSF = BitField<8, 1>;
    constexpr uint32_t CSSF_Pos = 8;
    constexpr uint32_t CSSF_Msk = CSSF::mask;

    /// LSE Clock security system interrupt flag
    /// Position: 9, Width: 1
    using LSECSSF = BitField<9, 1>;
    constexpr uint32_t LSECSSF_Pos = 9;
    constexpr uint32_t LSECSSF_Msk = LSECSSF::mask;

}  // namespace cifr

/// CICR - Clock interrupt clear register
namespace cicr {
    /// LSI ready interrupt clear
    /// Position: 0, Width: 1
    using LSIRDYC = BitField<0, 1>;
    constexpr uint32_t LSIRDYC_Pos = 0;
    constexpr uint32_t LSIRDYC_Msk = LSIRDYC::mask;

    /// LSE ready interrupt clear
    /// Position: 1, Width: 1
    using LSERDYC = BitField<1, 1>;
    constexpr uint32_t LSERDYC_Pos = 1;
    constexpr uint32_t LSERDYC_Msk = LSERDYC::mask;

    /// HSI48RDYC
    /// Position: 2, Width: 1
    using HSI48RDYC = BitField<2, 1>;
    constexpr uint32_t HSI48RDYC_Pos = 2;
    constexpr uint32_t HSI48RDYC_Msk = HSI48RDYC::mask;

    /// HSI ready interrupt clear
    /// Position: 3, Width: 1
    using HSIRDYC = BitField<3, 1>;
    constexpr uint32_t HSIRDYC_Pos = 3;
    constexpr uint32_t HSIRDYC_Msk = HSIRDYC::mask;

    /// HSE ready interrupt clear
    /// Position: 4, Width: 1
    using HSERDYC = BitField<4, 1>;
    constexpr uint32_t HSERDYC_Pos = 4;
    constexpr uint32_t HSERDYC_Msk = HSERDYC::mask;

    /// PLL ready interrupt clear
    /// Position: 5, Width: 1
    using PLLSYSRDYC = BitField<5, 1>;
    constexpr uint32_t PLLSYSRDYC_Pos = 5;
    constexpr uint32_t PLLSYSRDYC_Msk = PLLSYSRDYC::mask;

    /// Clock security system interrupt clear
    /// Position: 8, Width: 1
    using CSSC = BitField<8, 1>;
    constexpr uint32_t CSSC_Pos = 8;
    constexpr uint32_t CSSC_Msk = CSSC::mask;

    /// LSE Clock security system interrupt clear
    /// Position: 9, Width: 1
    using LSECSSC = BitField<9, 1>;
    constexpr uint32_t LSECSSC_Pos = 9;
    constexpr uint32_t LSECSSC_Msk = LSECSSC::mask;

}  // namespace cicr

/// IOPRSTR - I/O port reset register
namespace ioprstr {
    /// GPIOARST
    /// Position: 0, Width: 1
    using GPIOARST = BitField<0, 1>;
    constexpr uint32_t GPIOARST_Pos = 0;
    constexpr uint32_t GPIOARST_Msk = GPIOARST::mask;

    /// GPIOBRST
    /// Position: 1, Width: 1
    using GPIOBRST = BitField<1, 1>;
    constexpr uint32_t GPIOBRST_Pos = 1;
    constexpr uint32_t GPIOBRST_Msk = GPIOBRST::mask;

    /// GPIOCRST
    /// Position: 2, Width: 1
    using GPIOCRST = BitField<2, 1>;
    constexpr uint32_t GPIOCRST_Pos = 2;
    constexpr uint32_t GPIOCRST_Msk = GPIOCRST::mask;

    /// GPIODRST
    /// Position: 3, Width: 1
    using GPIODRST = BitField<3, 1>;
    constexpr uint32_t GPIODRST_Pos = 3;
    constexpr uint32_t GPIODRST_Msk = GPIODRST::mask;

    /// GPIOERST
    /// Position: 4, Width: 1
    using GPIOERST = BitField<4, 1>;
    constexpr uint32_t GPIOERST_Pos = 4;
    constexpr uint32_t GPIOERST_Msk = GPIOERST::mask;

    /// GPIOFRST
    /// Position: 5, Width: 1
    using GPIOFRST = BitField<5, 1>;
    constexpr uint32_t GPIOFRST_Pos = 5;
    constexpr uint32_t GPIOFRST_Msk = GPIOFRST::mask;

}  // namespace ioprstr

/// AHBRSTR - AHB peripheral reset register
namespace ahbrstr {
    /// DMA1 reset
    /// Position: 0, Width: 1
    using DMA1RST = BitField<0, 1>;
    constexpr uint32_t DMA1RST_Pos = 0;
    constexpr uint32_t DMA1RST_Msk = DMA1RST::mask;

    /// DMA1 reset
    /// Position: 1, Width: 1
    using DMA2RST = BitField<1, 1>;
    constexpr uint32_t DMA2RST_Pos = 1;
    constexpr uint32_t DMA2RST_Msk = DMA2RST::mask;

    /// FLITF reset
    /// Position: 8, Width: 1
    using FLASHRST = BitField<8, 1>;
    constexpr uint32_t FLASHRST_Pos = 8;
    constexpr uint32_t FLASHRST_Msk = FLASHRST::mask;

    /// CRC reset
    /// Position: 12, Width: 1
    using CRCRST = BitField<12, 1>;
    constexpr uint32_t CRCRST_Pos = 12;
    constexpr uint32_t CRCRST_Msk = CRCRST::mask;

}  // namespace ahbrstr

/// APBRSTR1 - APB peripheral reset register 1
namespace apbrstr1 {
    /// TIM2 timer reset
    /// Position: 0, Width: 1
    using TIM2RST = BitField<0, 1>;
    constexpr uint32_t TIM2RST_Pos = 0;
    constexpr uint32_t TIM2RST_Msk = TIM2RST::mask;

    /// TIM3 timer reset
    /// Position: 1, Width: 1
    using TIM3RST = BitField<1, 1>;
    constexpr uint32_t TIM3RST_Pos = 1;
    constexpr uint32_t TIM3RST_Msk = TIM3RST::mask;

    /// TIM4 timer reset
    /// Position: 2, Width: 1
    using TIM4RST = BitField<2, 1>;
    constexpr uint32_t TIM4RST_Pos = 2;
    constexpr uint32_t TIM4RST_Msk = TIM4RST::mask;

    /// TIM6 timer reset
    /// Position: 4, Width: 1
    using TIM6RST = BitField<4, 1>;
    constexpr uint32_t TIM6RST_Pos = 4;
    constexpr uint32_t TIM6RST_Msk = TIM6RST::mask;

    /// TIM7 timer reset
    /// Position: 5, Width: 1
    using TIM7RST = BitField<5, 1>;
    constexpr uint32_t TIM7RST_Pos = 5;
    constexpr uint32_t TIM7RST_Msk = TIM7RST::mask;

    /// LPUART2RST
    /// Position: 7, Width: 1
    using LPUART2RST = BitField<7, 1>;
    constexpr uint32_t LPUART2RST_Pos = 7;
    constexpr uint32_t LPUART2RST_Msk = LPUART2RST::mask;

    /// USART5RST
    /// Position: 8, Width: 1
    using USART5RST = BitField<8, 1>;
    constexpr uint32_t USART5RST_Pos = 8;
    constexpr uint32_t USART5RST_Msk = USART5RST::mask;

    /// USART6RST
    /// Position: 9, Width: 1
    using USART6RST = BitField<9, 1>;
    constexpr uint32_t USART6RST_Pos = 9;
    constexpr uint32_t USART6RST_Msk = USART6RST::mask;

    /// FDCANRST
    /// Position: 12, Width: 1
    using FDCANRST = BitField<12, 1>;
    constexpr uint32_t FDCANRST_Pos = 12;
    constexpr uint32_t FDCANRST_Msk = FDCANRST::mask;

    /// USBRST
    /// Position: 13, Width: 1
    using USBRST = BitField<13, 1>;
    constexpr uint32_t USBRST_Pos = 13;
    constexpr uint32_t USBRST_Msk = USBRST::mask;

    /// SPI2 reset
    /// Position: 14, Width: 1
    using SPI2RST = BitField<14, 1>;
    constexpr uint32_t SPI2RST_Pos = 14;
    constexpr uint32_t SPI2RST_Msk = SPI2RST::mask;

    /// SPI3 reset
    /// Position: 15, Width: 1
    using SPI3RST = BitField<15, 1>;
    constexpr uint32_t SPI3RST_Pos = 15;
    constexpr uint32_t SPI3RST_Msk = SPI3RST::mask;

    /// CRSRST
    /// Position: 16, Width: 1
    using CRSRST = BitField<16, 1>;
    constexpr uint32_t CRSRST_Pos = 16;
    constexpr uint32_t CRSRST_Msk = CRSRST::mask;

    /// USART2 reset
    /// Position: 17, Width: 1
    using USART2RST = BitField<17, 1>;
    constexpr uint32_t USART2RST_Pos = 17;
    constexpr uint32_t USART2RST_Msk = USART2RST::mask;

    /// USART3 reset
    /// Position: 18, Width: 1
    using USART3RST = BitField<18, 1>;
    constexpr uint32_t USART3RST_Pos = 18;
    constexpr uint32_t USART3RST_Msk = USART3RST::mask;

    /// USART4 reset
    /// Position: 19, Width: 1
    using USART4RST = BitField<19, 1>;
    constexpr uint32_t USART4RST_Pos = 19;
    constexpr uint32_t USART4RST_Msk = USART4RST::mask;

    /// LPUART1 reset
    /// Position: 20, Width: 1
    using LPUART1RST = BitField<20, 1>;
    constexpr uint32_t LPUART1RST_Pos = 20;
    constexpr uint32_t LPUART1RST_Msk = LPUART1RST::mask;

    /// I2C1 reset
    /// Position: 21, Width: 1
    using I2C1RST = BitField<21, 1>;
    constexpr uint32_t I2C1RST_Pos = 21;
    constexpr uint32_t I2C1RST_Msk = I2C1RST::mask;

    /// I2C2 reset
    /// Position: 22, Width: 1
    using I2C2RST = BitField<22, 1>;
    constexpr uint32_t I2C2RST_Pos = 22;
    constexpr uint32_t I2C2RST_Msk = I2C2RST::mask;

    /// I2C3RST reset
    /// Position: 23, Width: 1
    using I2C3RST = BitField<23, 1>;
    constexpr uint32_t I2C3RST_Pos = 23;
    constexpr uint32_t I2C3RST_Msk = I2C3RST::mask;

    /// HDMI CEC reset
    /// Position: 24, Width: 1
    using CECRST = BitField<24, 1>;
    constexpr uint32_t CECRST_Pos = 24;
    constexpr uint32_t CECRST_Msk = CECRST::mask;

    /// UCPD1 reset
    /// Position: 25, Width: 1
    using UCPD1RST = BitField<25, 1>;
    constexpr uint32_t UCPD1RST_Pos = 25;
    constexpr uint32_t UCPD1RST_Msk = UCPD1RST::mask;

    /// UCPD2 reset
    /// Position: 26, Width: 1
    using UCPD2RST = BitField<26, 1>;
    constexpr uint32_t UCPD2RST_Pos = 26;
    constexpr uint32_t UCPD2RST_Msk = UCPD2RST::mask;

    /// Debug support reset
    /// Position: 27, Width: 1
    using DBGRST = BitField<27, 1>;
    constexpr uint32_t DBGRST_Pos = 27;
    constexpr uint32_t DBGRST_Msk = DBGRST::mask;

    /// Power interface reset
    /// Position: 28, Width: 1
    using PWRRST = BitField<28, 1>;
    constexpr uint32_t PWRRST_Pos = 28;
    constexpr uint32_t PWRRST_Msk = PWRRST::mask;

    /// DAC1 interface reset
    /// Position: 29, Width: 1
    using DAC1RST = BitField<29, 1>;
    constexpr uint32_t DAC1RST_Pos = 29;
    constexpr uint32_t DAC1RST_Msk = DAC1RST::mask;

    /// Low Power Timer 2 reset
    /// Position: 30, Width: 1
    using LPTIM2RST = BitField<30, 1>;
    constexpr uint32_t LPTIM2RST_Pos = 30;
    constexpr uint32_t LPTIM2RST_Msk = LPTIM2RST::mask;

    /// Low Power Timer 1 reset
    /// Position: 31, Width: 1
    using LPTIM1RST = BitField<31, 1>;
    constexpr uint32_t LPTIM1RST_Pos = 31;
    constexpr uint32_t LPTIM1RST_Msk = LPTIM1RST::mask;

}  // namespace apbrstr1

/// APBRSTR2 - APB peripheral reset register 2
namespace apbrstr2 {
    /// SYSCFG, COMP and VREFBUF reset
    /// Position: 0, Width: 1
    using SYSCFGRST = BitField<0, 1>;
    constexpr uint32_t SYSCFGRST_Pos = 0;
    constexpr uint32_t SYSCFGRST_Msk = SYSCFGRST::mask;

    /// TIM1 timer reset
    /// Position: 11, Width: 1
    using TIM1RST = BitField<11, 1>;
    constexpr uint32_t TIM1RST_Pos = 11;
    constexpr uint32_t TIM1RST_Msk = TIM1RST::mask;

    /// SPI1 reset
    /// Position: 12, Width: 1
    using SPI1RST = BitField<12, 1>;
    constexpr uint32_t SPI1RST_Pos = 12;
    constexpr uint32_t SPI1RST_Msk = SPI1RST::mask;

    /// USART1 reset
    /// Position: 14, Width: 1
    using USART1RST = BitField<14, 1>;
    constexpr uint32_t USART1RST_Pos = 14;
    constexpr uint32_t USART1RST_Msk = USART1RST::mask;

    /// TIM14 timer reset
    /// Position: 15, Width: 1
    using TIM14RST = BitField<15, 1>;
    constexpr uint32_t TIM14RST_Pos = 15;
    constexpr uint32_t TIM14RST_Msk = TIM14RST::mask;

    /// TIM15 timer reset
    /// Position: 16, Width: 1
    using TIM15RST = BitField<16, 1>;
    constexpr uint32_t TIM15RST_Pos = 16;
    constexpr uint32_t TIM15RST_Msk = TIM15RST::mask;

    /// TIM16 timer reset
    /// Position: 17, Width: 1
    using TIM16RST = BitField<17, 1>;
    constexpr uint32_t TIM16RST_Pos = 17;
    constexpr uint32_t TIM16RST_Msk = TIM16RST::mask;

    /// TIM17 timer reset
    /// Position: 18, Width: 1
    using TIM17RST = BitField<18, 1>;
    constexpr uint32_t TIM17RST_Pos = 18;
    constexpr uint32_t TIM17RST_Msk = TIM17RST::mask;

    /// ADC reset
    /// Position: 20, Width: 1
    using ADCRST = BitField<20, 1>;
    constexpr uint32_t ADCRST_Pos = 20;
    constexpr uint32_t ADCRST_Msk = ADCRST::mask;

}  // namespace apbrstr2

/// IOPENR - GPIO clock enable register
namespace iopenr {
    /// I/O port A clock enable during Sleep mode
    /// Position: 0, Width: 1
    using GPIOAEN = BitField<0, 1>;
    constexpr uint32_t GPIOAEN_Pos = 0;
    constexpr uint32_t GPIOAEN_Msk = GPIOAEN::mask;

    /// I/O port B clock enable during Sleep mode
    /// Position: 1, Width: 1
    using GPIOBEN = BitField<1, 1>;
    constexpr uint32_t GPIOBEN_Pos = 1;
    constexpr uint32_t GPIOBEN_Msk = GPIOBEN::mask;

    /// I/O port C clock enable during Sleep mode
    /// Position: 2, Width: 1
    using GPIOCEN = BitField<2, 1>;
    constexpr uint32_t GPIOCEN_Pos = 2;
    constexpr uint32_t GPIOCEN_Msk = GPIOCEN::mask;

    /// I/O port D clock enable during Sleep mode
    /// Position: 3, Width: 1
    using GPIODEN = BitField<3, 1>;
    constexpr uint32_t GPIODEN_Pos = 3;
    constexpr uint32_t GPIODEN_Msk = GPIODEN::mask;

    /// I/O port E clock enable during Sleep mode
    /// Position: 4, Width: 1
    using GPIOEEN = BitField<4, 1>;
    constexpr uint32_t GPIOEEN_Pos = 4;
    constexpr uint32_t GPIOEEN_Msk = GPIOEEN::mask;

    /// I/O port F clock enable during Sleep mode
    /// Position: 5, Width: 1
    using GPIOFEN = BitField<5, 1>;
    constexpr uint32_t GPIOFEN_Pos = 5;
    constexpr uint32_t GPIOFEN_Msk = GPIOFEN::mask;

}  // namespace iopenr

/// AHBENR - AHB peripheral clock enable register
namespace ahbenr {
    /// DMA1 clock enable
    /// Position: 0, Width: 1
    using DMA1EN = BitField<0, 1>;
    constexpr uint32_t DMA1EN_Pos = 0;
    constexpr uint32_t DMA1EN_Msk = DMA1EN::mask;

    /// DMA2 clock enable
    /// Position: 1, Width: 1
    using DMA2EN = BitField<1, 1>;
    constexpr uint32_t DMA2EN_Pos = 1;
    constexpr uint32_t DMA2EN_Msk = DMA2EN::mask;

    /// Flash memory interface clock enable
    /// Position: 8, Width: 1
    using FLASHEN = BitField<8, 1>;
    constexpr uint32_t FLASHEN_Pos = 8;
    constexpr uint32_t FLASHEN_Msk = FLASHEN::mask;

    /// CRC clock enable
    /// Position: 12, Width: 1
    using CRCEN = BitField<12, 1>;
    constexpr uint32_t CRCEN_Pos = 12;
    constexpr uint32_t CRCEN_Msk = CRCEN::mask;

}  // namespace ahbenr

/// APBENR1 - APB peripheral clock enable register 1
namespace apbenr1 {
    /// TIM2 timer clock enable
    /// Position: 0, Width: 1
    using TIM2EN = BitField<0, 1>;
    constexpr uint32_t TIM2EN_Pos = 0;
    constexpr uint32_t TIM2EN_Msk = TIM2EN::mask;

    /// TIM3 timer clock enable
    /// Position: 1, Width: 1
    using TIM3EN = BitField<1, 1>;
    constexpr uint32_t TIM3EN_Pos = 1;
    constexpr uint32_t TIM3EN_Msk = TIM3EN::mask;

    /// TIM4 timer clock enable
    /// Position: 2, Width: 1
    using TIM4EN = BitField<2, 1>;
    constexpr uint32_t TIM4EN_Pos = 2;
    constexpr uint32_t TIM4EN_Msk = TIM4EN::mask;

    /// TIM6 timer clock enable
    /// Position: 4, Width: 1
    using TIM6EN = BitField<4, 1>;
    constexpr uint32_t TIM6EN_Pos = 4;
    constexpr uint32_t TIM6EN_Msk = TIM6EN::mask;

    /// TIM7 timer clock enable
    /// Position: 5, Width: 1
    using TIM7EN = BitField<5, 1>;
    constexpr uint32_t TIM7EN_Pos = 5;
    constexpr uint32_t TIM7EN_Msk = TIM7EN::mask;

    /// LPUART2 clock enable
    /// Position: 7, Width: 1
    using LPUART2EN = BitField<7, 1>;
    constexpr uint32_t LPUART2EN_Pos = 7;
    constexpr uint32_t LPUART2EN_Msk = LPUART2EN::mask;

    /// USART5EN
    /// Position: 8, Width: 1
    using USART5EN = BitField<8, 1>;
    constexpr uint32_t USART5EN_Pos = 8;
    constexpr uint32_t USART5EN_Msk = USART5EN::mask;

    /// USART6EN
    /// Position: 9, Width: 1
    using USART6EN = BitField<9, 1>;
    constexpr uint32_t USART6EN_Pos = 9;
    constexpr uint32_t USART6EN_Msk = USART6EN::mask;

    /// RTC APB clock enable
    /// Position: 10, Width: 1
    using RTCAPBEN = BitField<10, 1>;
    constexpr uint32_t RTCAPBEN_Pos = 10;
    constexpr uint32_t RTCAPBEN_Msk = RTCAPBEN::mask;

    /// WWDG clock enable
    /// Position: 11, Width: 1
    using WWDGEN = BitField<11, 1>;
    constexpr uint32_t WWDGEN_Pos = 11;
    constexpr uint32_t WWDGEN_Msk = WWDGEN::mask;

    /// USBEN
    /// Position: 12, Width: 1
    using FDCANEN = BitField<12, 1>;
    constexpr uint32_t FDCANEN_Pos = 12;
    constexpr uint32_t FDCANEN_Msk = FDCANEN::mask;

    /// USBEN
    /// Position: 13, Width: 1
    using USBEN = BitField<13, 1>;
    constexpr uint32_t USBEN_Pos = 13;
    constexpr uint32_t USBEN_Msk = USBEN::mask;

    /// SPI2 clock enable
    /// Position: 14, Width: 1
    using SPI2EN = BitField<14, 1>;
    constexpr uint32_t SPI2EN_Pos = 14;
    constexpr uint32_t SPI2EN_Msk = SPI2EN::mask;

    /// SPI3 clock enable
    /// Position: 15, Width: 1
    using SPI3EN = BitField<15, 1>;
    constexpr uint32_t SPI3EN_Pos = 15;
    constexpr uint32_t SPI3EN_Msk = SPI3EN::mask;

    /// CRSEN
    /// Position: 16, Width: 1
    using CRSEN = BitField<16, 1>;
    constexpr uint32_t CRSEN_Pos = 16;
    constexpr uint32_t CRSEN_Msk = CRSEN::mask;

    /// USART2 clock enable
    /// Position: 17, Width: 1
    using USART2EN = BitField<17, 1>;
    constexpr uint32_t USART2EN_Pos = 17;
    constexpr uint32_t USART2EN_Msk = USART2EN::mask;

    /// USART3 clock enable
    /// Position: 18, Width: 1
    using USART3EN = BitField<18, 1>;
    constexpr uint32_t USART3EN_Pos = 18;
    constexpr uint32_t USART3EN_Msk = USART3EN::mask;

    /// USART4 clock enable
    /// Position: 19, Width: 1
    using USART4EN = BitField<19, 1>;
    constexpr uint32_t USART4EN_Pos = 19;
    constexpr uint32_t USART4EN_Msk = USART4EN::mask;

    /// LPUART1 clock enable
    /// Position: 20, Width: 1
    using LPUART1EN = BitField<20, 1>;
    constexpr uint32_t LPUART1EN_Pos = 20;
    constexpr uint32_t LPUART1EN_Msk = LPUART1EN::mask;

    /// I2C1 clock enable
    /// Position: 21, Width: 1
    using I2C1EN = BitField<21, 1>;
    constexpr uint32_t I2C1EN_Pos = 21;
    constexpr uint32_t I2C1EN_Msk = I2C1EN::mask;

    /// I2C2 clock enable
    /// Position: 22, Width: 1
    using I2C2EN = BitField<22, 1>;
    constexpr uint32_t I2C2EN_Pos = 22;
    constexpr uint32_t I2C2EN_Msk = I2C2EN::mask;

    /// I2C3 clock enable
    /// Position: 23, Width: 1
    using I2C3EN = BitField<23, 1>;
    constexpr uint32_t I2C3EN_Pos = 23;
    constexpr uint32_t I2C3EN_Msk = I2C3EN::mask;

    /// HDMI CEC clock enable
    /// Position: 24, Width: 1
    using CECEN = BitField<24, 1>;
    constexpr uint32_t CECEN_Pos = 24;
    constexpr uint32_t CECEN_Msk = CECEN::mask;

    /// UCPD1 clock enable
    /// Position: 25, Width: 1
    using UCPD1EN = BitField<25, 1>;
    constexpr uint32_t UCPD1EN_Pos = 25;
    constexpr uint32_t UCPD1EN_Msk = UCPD1EN::mask;

    /// UCPD2 clock enable
    /// Position: 26, Width: 1
    using UCPD2EN = BitField<26, 1>;
    constexpr uint32_t UCPD2EN_Pos = 26;
    constexpr uint32_t UCPD2EN_Msk = UCPD2EN::mask;

    /// Debug support clock enable
    /// Position: 27, Width: 1
    using DBGEN = BitField<27, 1>;
    constexpr uint32_t DBGEN_Pos = 27;
    constexpr uint32_t DBGEN_Msk = DBGEN::mask;

    /// Power interface clock enable
    /// Position: 28, Width: 1
    using PWREN = BitField<28, 1>;
    constexpr uint32_t PWREN_Pos = 28;
    constexpr uint32_t PWREN_Msk = PWREN::mask;

    /// DAC1 interface clock enable
    /// Position: 29, Width: 1
    using DAC1EN = BitField<29, 1>;
    constexpr uint32_t DAC1EN_Pos = 29;
    constexpr uint32_t DAC1EN_Msk = DAC1EN::mask;

    /// LPTIM2 clock enable
    /// Position: 30, Width: 1
    using LPTIM2EN = BitField<30, 1>;
    constexpr uint32_t LPTIM2EN_Pos = 30;
    constexpr uint32_t LPTIM2EN_Msk = LPTIM2EN::mask;

    /// LPTIM1 clock enable
    /// Position: 31, Width: 1
    using LPTIM1EN = BitField<31, 1>;
    constexpr uint32_t LPTIM1EN_Pos = 31;
    constexpr uint32_t LPTIM1EN_Msk = LPTIM1EN::mask;

}  // namespace apbenr1

/// APBENR2 - APB peripheral clock enable register 2
namespace apbenr2 {
    /// SYSCFG, COMP and VREFBUF clock enable
    /// Position: 0, Width: 1
    using SYSCFGEN = BitField<0, 1>;
    constexpr uint32_t SYSCFGEN_Pos = 0;
    constexpr uint32_t SYSCFGEN_Msk = SYSCFGEN::mask;

    /// TIM1 timer clock enable
    /// Position: 11, Width: 1
    using TIM1EN = BitField<11, 1>;
    constexpr uint32_t TIM1EN_Pos = 11;
    constexpr uint32_t TIM1EN_Msk = TIM1EN::mask;

    /// SPI1 clock enable
    /// Position: 12, Width: 1
    using SPI1EN = BitField<12, 1>;
    constexpr uint32_t SPI1EN_Pos = 12;
    constexpr uint32_t SPI1EN_Msk = SPI1EN::mask;

    /// USART1 clock enable
    /// Position: 14, Width: 1
    using USART1EN = BitField<14, 1>;
    constexpr uint32_t USART1EN_Pos = 14;
    constexpr uint32_t USART1EN_Msk = USART1EN::mask;

    /// TIM14 timer clock enable
    /// Position: 15, Width: 1
    using TIM14EN = BitField<15, 1>;
    constexpr uint32_t TIM14EN_Pos = 15;
    constexpr uint32_t TIM14EN_Msk = TIM14EN::mask;

    /// TIM15 timer clock enable
    /// Position: 16, Width: 1
    using TIM15EN = BitField<16, 1>;
    constexpr uint32_t TIM15EN_Pos = 16;
    constexpr uint32_t TIM15EN_Msk = TIM15EN::mask;

    /// TIM16 timer clock enable
    /// Position: 17, Width: 1
    using TIM16EN = BitField<17, 1>;
    constexpr uint32_t TIM16EN_Pos = 17;
    constexpr uint32_t TIM16EN_Msk = TIM16EN::mask;

    /// TIM16 timer clock enable
    /// Position: 18, Width: 1
    using TIM17EN = BitField<18, 1>;
    constexpr uint32_t TIM17EN_Pos = 18;
    constexpr uint32_t TIM17EN_Msk = TIM17EN::mask;

    /// ADC clock enable
    /// Position: 20, Width: 1
    using ADCEN = BitField<20, 1>;
    constexpr uint32_t ADCEN_Pos = 20;
    constexpr uint32_t ADCEN_Msk = ADCEN::mask;

}  // namespace apbenr2

/// IOPSMENR - GPIO in Sleep mode clock enable register
namespace iopsmenr {
    /// I/O port A clock enable during Sleep mode
    /// Position: 0, Width: 1
    using GPIOASMEN = BitField<0, 1>;
    constexpr uint32_t GPIOASMEN_Pos = 0;
    constexpr uint32_t GPIOASMEN_Msk = GPIOASMEN::mask;

    /// I/O port B clock enable during Sleep mode
    /// Position: 1, Width: 1
    using GPIOBSMEN = BitField<1, 1>;
    constexpr uint32_t GPIOBSMEN_Pos = 1;
    constexpr uint32_t GPIOBSMEN_Msk = GPIOBSMEN::mask;

    /// I/O port C clock enable during Sleep mode
    /// Position: 2, Width: 1
    using GPIOCSMEN = BitField<2, 1>;
    constexpr uint32_t GPIOCSMEN_Pos = 2;
    constexpr uint32_t GPIOCSMEN_Msk = GPIOCSMEN::mask;

    /// I/O port D clock enable during Sleep mode
    /// Position: 3, Width: 1
    using GPIODSMEN = BitField<3, 1>;
    constexpr uint32_t GPIODSMEN_Pos = 3;
    constexpr uint32_t GPIODSMEN_Msk = GPIODSMEN::mask;

    /// I/O port E clock enable during Sleep mode
    /// Position: 4, Width: 1
    using GPIOESMEN = BitField<4, 1>;
    constexpr uint32_t GPIOESMEN_Pos = 4;
    constexpr uint32_t GPIOESMEN_Msk = GPIOESMEN::mask;

    /// I/O port F clock enable during Sleep mode
    /// Position: 5, Width: 1
    using GPIOFSMEN = BitField<5, 1>;
    constexpr uint32_t GPIOFSMEN_Pos = 5;
    constexpr uint32_t GPIOFSMEN_Msk = GPIOFSMEN::mask;

}  // namespace iopsmenr

/// AHBSMENR - AHB peripheral clock enable in Sleep mode register
namespace ahbsmenr {
    /// DMA1 clock enable during Sleep mode
    /// Position: 0, Width: 1
    using DMA1SMEN = BitField<0, 1>;
    constexpr uint32_t DMA1SMEN_Pos = 0;
    constexpr uint32_t DMA1SMEN_Msk = DMA1SMEN::mask;

    /// DMA2 clock enable during Sleep mode
    /// Position: 1, Width: 1
    using DMA2SMEN = BitField<1, 1>;
    constexpr uint32_t DMA2SMEN_Pos = 1;
    constexpr uint32_t DMA2SMEN_Msk = DMA2SMEN::mask;

    /// Flash memory interface clock enable during Sleep mode
    /// Position: 8, Width: 1
    using FLASHSMEN = BitField<8, 1>;
    constexpr uint32_t FLASHSMEN_Pos = 8;
    constexpr uint32_t FLASHSMEN_Msk = FLASHSMEN::mask;

    /// SRAM clock enable during Sleep mode
    /// Position: 9, Width: 1
    using SRAMSMEN = BitField<9, 1>;
    constexpr uint32_t SRAMSMEN_Pos = 9;
    constexpr uint32_t SRAMSMEN_Msk = SRAMSMEN::mask;

    /// CRC clock enable during Sleep mode
    /// Position: 12, Width: 1
    using CRCSMEN = BitField<12, 1>;
    constexpr uint32_t CRCSMEN_Pos = 12;
    constexpr uint32_t CRCSMEN_Msk = CRCSMEN::mask;

}  // namespace ahbsmenr

/// APBSMENR1 - APB peripheral clock enable in Sleep mode register 1
namespace apbsmenr1 {
    /// TIM2 timer clock enable during Sleep mode
    /// Position: 0, Width: 1
    using TIM2SMEN = BitField<0, 1>;
    constexpr uint32_t TIM2SMEN_Pos = 0;
    constexpr uint32_t TIM2SMEN_Msk = TIM2SMEN::mask;

    /// TIM3 timer clock enable during Sleep mode
    /// Position: 1, Width: 1
    using TIM3SMEN = BitField<1, 1>;
    constexpr uint32_t TIM3SMEN_Pos = 1;
    constexpr uint32_t TIM3SMEN_Msk = TIM3SMEN::mask;

    /// TIM4 timer clock enable during Sleep mode
    /// Position: 2, Width: 1
    using TIM4SMEN = BitField<2, 1>;
    constexpr uint32_t TIM4SMEN_Pos = 2;
    constexpr uint32_t TIM4SMEN_Msk = TIM4SMEN::mask;

    /// TIM6 timer clock enable during Sleep mode
    /// Position: 4, Width: 1
    using TIM6SMEN = BitField<4, 1>;
    constexpr uint32_t TIM6SMEN_Pos = 4;
    constexpr uint32_t TIM6SMEN_Msk = TIM6SMEN::mask;

    /// TIM7 timer clock enable during Sleep mode
    /// Position: 5, Width: 1
    using TIM7SMEN = BitField<5, 1>;
    constexpr uint32_t TIM7SMEN_Pos = 5;
    constexpr uint32_t TIM7SMEN_Msk = TIM7SMEN::mask;

    /// LPUART2 clock enable
    /// Position: 7, Width: 1
    using LPUART2SMEN = BitField<7, 1>;
    constexpr uint32_t LPUART2SMEN_Pos = 7;
    constexpr uint32_t LPUART2SMEN_Msk = LPUART2SMEN::mask;

    /// USART5 clock enable
    /// Position: 8, Width: 1
    using USART5SMEN = BitField<8, 1>;
    constexpr uint32_t USART5SMEN_Pos = 8;
    constexpr uint32_t USART5SMEN_Msk = USART5SMEN::mask;

    /// USART6 clock enable
    /// Position: 9, Width: 1
    using USART6SMEN = BitField<9, 1>;
    constexpr uint32_t USART6SMEN_Pos = 9;
    constexpr uint32_t USART6SMEN_Msk = USART6SMEN::mask;

    /// RTC APB clock enable during Sleep mode
    /// Position: 10, Width: 1
    using RTCAPBSMEN = BitField<10, 1>;
    constexpr uint32_t RTCAPBSMEN_Pos = 10;
    constexpr uint32_t RTCAPBSMEN_Msk = RTCAPBSMEN::mask;

    /// WWDG clock enable during Sleep mode
    /// Position: 11, Width: 1
    using WWDGSMEN = BitField<11, 1>;
    constexpr uint32_t WWDGSMEN_Pos = 11;
    constexpr uint32_t WWDGSMEN_Msk = WWDGSMEN::mask;

    /// FDCAN clock enable during Sleep mode
    /// Position: 12, Width: 1
    using FDCANSMEN = BitField<12, 1>;
    constexpr uint32_t FDCANSMEN_Pos = 12;
    constexpr uint32_t FDCANSMEN_Msk = FDCANSMEN::mask;

    /// USB clock enable during Sleep mode
    /// Position: 13, Width: 1
    using USBSMEN = BitField<13, 1>;
    constexpr uint32_t USBSMEN_Pos = 13;
    constexpr uint32_t USBSMEN_Msk = USBSMEN::mask;

    /// SPI2 clock enable during Sleep mode
    /// Position: 14, Width: 1
    using SPI2SMEN = BitField<14, 1>;
    constexpr uint32_t SPI2SMEN_Pos = 14;
    constexpr uint32_t SPI2SMEN_Msk = SPI2SMEN::mask;

    /// SPI3 clock enable during Sleep mode
    /// Position: 15, Width: 1
    using SPI3SMEN = BitField<15, 1>;
    constexpr uint32_t SPI3SMEN_Pos = 15;
    constexpr uint32_t SPI3SMEN_Msk = SPI3SMEN::mask;

    /// CRSS clock enable during Sleep mode
    /// Position: 16, Width: 1
    using CRSSSMEN = BitField<16, 1>;
    constexpr uint32_t CRSSSMEN_Pos = 16;
    constexpr uint32_t CRSSSMEN_Msk = CRSSSMEN::mask;

    /// USART2 clock enable during Sleep mode
    /// Position: 17, Width: 1
    using USART2SMEN = BitField<17, 1>;
    constexpr uint32_t USART2SMEN_Pos = 17;
    constexpr uint32_t USART2SMEN_Msk = USART2SMEN::mask;

    /// USART3 clock enable during Sleep mode
    /// Position: 18, Width: 1
    using USART3SMEN = BitField<18, 1>;
    constexpr uint32_t USART3SMEN_Pos = 18;
    constexpr uint32_t USART3SMEN_Msk = USART3SMEN::mask;

    /// USART4 clock enable during Sleep mode
    /// Position: 19, Width: 1
    using USART4SMEN = BitField<19, 1>;
    constexpr uint32_t USART4SMEN_Pos = 19;
    constexpr uint32_t USART4SMEN_Msk = USART4SMEN::mask;

    /// LPUART1 clock enable during Sleep mode
    /// Position: 20, Width: 1
    using LPUART1SMEN = BitField<20, 1>;
    constexpr uint32_t LPUART1SMEN_Pos = 20;
    constexpr uint32_t LPUART1SMEN_Msk = LPUART1SMEN::mask;

    /// I2C1 clock enable during Sleep mode
    /// Position: 21, Width: 1
    using I2C1SMEN = BitField<21, 1>;
    constexpr uint32_t I2C1SMEN_Pos = 21;
    constexpr uint32_t I2C1SMEN_Msk = I2C1SMEN::mask;

    /// I2C2 clock enable during Sleep mode
    /// Position: 22, Width: 1
    using I2C2SMEN = BitField<22, 1>;
    constexpr uint32_t I2C2SMEN_Pos = 22;
    constexpr uint32_t I2C2SMEN_Msk = I2C2SMEN::mask;

    /// I2C3 clock enable during Sleep mode
    /// Position: 23, Width: 1
    using I2C3SMEN = BitField<23, 1>;
    constexpr uint32_t I2C3SMEN_Pos = 23;
    constexpr uint32_t I2C3SMEN_Msk = I2C3SMEN::mask;

    /// HDMI CEC clock enable during Sleep mode
    /// Position: 24, Width: 1
    using CECSMEN = BitField<24, 1>;
    constexpr uint32_t CECSMEN_Pos = 24;
    constexpr uint32_t CECSMEN_Msk = CECSMEN::mask;

    /// UCPD1 clock enable during Sleep mode
    /// Position: 25, Width: 1
    using UCPD1SMEN = BitField<25, 1>;
    constexpr uint32_t UCPD1SMEN_Pos = 25;
    constexpr uint32_t UCPD1SMEN_Msk = UCPD1SMEN::mask;

    /// UCPD2 clock enable during Sleep mode
    /// Position: 26, Width: 1
    using UCPD2SMEN = BitField<26, 1>;
    constexpr uint32_t UCPD2SMEN_Pos = 26;
    constexpr uint32_t UCPD2SMEN_Msk = UCPD2SMEN::mask;

    /// Debug support clock enable during Sleep mode
    /// Position: 27, Width: 1
    using DBGSMEN = BitField<27, 1>;
    constexpr uint32_t DBGSMEN_Pos = 27;
    constexpr uint32_t DBGSMEN_Msk = DBGSMEN::mask;

    /// Power interface clock enable during Sleep mode
    /// Position: 28, Width: 1
    using PWRSMEN = BitField<28, 1>;
    constexpr uint32_t PWRSMEN_Pos = 28;
    constexpr uint32_t PWRSMEN_Msk = PWRSMEN::mask;

    /// DAC1 interface clock enable during Sleep mode
    /// Position: 29, Width: 1
    using DAC1SMEN = BitField<29, 1>;
    constexpr uint32_t DAC1SMEN_Pos = 29;
    constexpr uint32_t DAC1SMEN_Msk = DAC1SMEN::mask;

    /// Low Power Timer 2 clock enable during Sleep mode
    /// Position: 30, Width: 1
    using LPTIM2SMEN = BitField<30, 1>;
    constexpr uint32_t LPTIM2SMEN_Pos = 30;
    constexpr uint32_t LPTIM2SMEN_Msk = LPTIM2SMEN::mask;

    /// Low Power Timer 1 clock enable during Sleep mode
    /// Position: 31, Width: 1
    using LPTIM1SMEN = BitField<31, 1>;
    constexpr uint32_t LPTIM1SMEN_Pos = 31;
    constexpr uint32_t LPTIM1SMEN_Msk = LPTIM1SMEN::mask;

}  // namespace apbsmenr1

/// APBSMENR2 - APB peripheral clock enable in Sleep mode register 2
namespace apbsmenr2 {
    /// SYSCFG, COMP and VREFBUF clock enable during Sleep mode
    /// Position: 0, Width: 1
    using SYSCFGSMEN = BitField<0, 1>;
    constexpr uint32_t SYSCFGSMEN_Pos = 0;
    constexpr uint32_t SYSCFGSMEN_Msk = SYSCFGSMEN::mask;

    /// TIM1 timer clock enable during Sleep mode
    /// Position: 11, Width: 1
    using TIM1SMEN = BitField<11, 1>;
    constexpr uint32_t TIM1SMEN_Pos = 11;
    constexpr uint32_t TIM1SMEN_Msk = TIM1SMEN::mask;

    /// SPI1 clock enable during Sleep mode
    /// Position: 12, Width: 1
    using SPI1SMEN = BitField<12, 1>;
    constexpr uint32_t SPI1SMEN_Pos = 12;
    constexpr uint32_t SPI1SMEN_Msk = SPI1SMEN::mask;

    /// USART1 clock enable during Sleep mode
    /// Position: 14, Width: 1
    using USART1SMEN = BitField<14, 1>;
    constexpr uint32_t USART1SMEN_Pos = 14;
    constexpr uint32_t USART1SMEN_Msk = USART1SMEN::mask;

    /// TIM14 timer clock enable during Sleep mode
    /// Position: 15, Width: 1
    using TIM14SMEN = BitField<15, 1>;
    constexpr uint32_t TIM14SMEN_Pos = 15;
    constexpr uint32_t TIM14SMEN_Msk = TIM14SMEN::mask;

    /// TIM15 timer clock enable during Sleep mode
    /// Position: 16, Width: 1
    using TIM15SMEN = BitField<16, 1>;
    constexpr uint32_t TIM15SMEN_Pos = 16;
    constexpr uint32_t TIM15SMEN_Msk = TIM15SMEN::mask;

    /// TIM16 timer clock enable during Sleep mode
    /// Position: 17, Width: 1
    using TIM16SMEN = BitField<17, 1>;
    constexpr uint32_t TIM16SMEN_Pos = 17;
    constexpr uint32_t TIM16SMEN_Msk = TIM16SMEN::mask;

    /// TIM16 timer clock enable during Sleep mode
    /// Position: 18, Width: 1
    using TIM17SMEN = BitField<18, 1>;
    constexpr uint32_t TIM17SMEN_Pos = 18;
    constexpr uint32_t TIM17SMEN_Msk = TIM17SMEN::mask;

    /// ADC clock enable during Sleep mode
    /// Position: 20, Width: 1
    using ADCSMEN = BitField<20, 1>;
    constexpr uint32_t ADCSMEN_Pos = 20;
    constexpr uint32_t ADCSMEN_Msk = ADCSMEN::mask;

}  // namespace apbsmenr2

/// CCIPR - Peripherals independent clock configuration register
namespace ccipr {
    /// USART1 clock source selection
    /// Position: 0, Width: 2
    using USART1SEL = BitField<0, 2>;
    constexpr uint32_t USART1SEL_Pos = 0;
    constexpr uint32_t USART1SEL_Msk = USART1SEL::mask;

    /// USART2 clock source selection
    /// Position: 2, Width: 2
    using USART2SEL = BitField<2, 2>;
    constexpr uint32_t USART2SEL_Pos = 2;
    constexpr uint32_t USART2SEL_Msk = USART2SEL::mask;

    /// USART3 clock source selection
    /// Position: 4, Width: 2
    using USART3SEL = BitField<4, 2>;
    constexpr uint32_t USART3SEL_Pos = 4;
    constexpr uint32_t USART3SEL_Msk = USART3SEL::mask;

    /// HDMI CEC clock source selection
    /// Position: 6, Width: 1
    using CECSEL = BitField<6, 1>;
    constexpr uint32_t CECSEL_Pos = 6;
    constexpr uint32_t CECSEL_Msk = CECSEL::mask;

    /// LPUART2 clock source selection
    /// Position: 8, Width: 2
    using LPUART2SEL = BitField<8, 2>;
    constexpr uint32_t LPUART2SEL_Pos = 8;
    constexpr uint32_t LPUART2SEL_Msk = LPUART2SEL::mask;

    /// LPUART1 clock source selection
    /// Position: 10, Width: 2
    using LPUART1SEL = BitField<10, 2>;
    constexpr uint32_t LPUART1SEL_Pos = 10;
    constexpr uint32_t LPUART1SEL_Msk = LPUART1SEL::mask;

    /// I2C1 clock source selection
    /// Position: 12, Width: 2
    using I2C1SEL = BitField<12, 2>;
    constexpr uint32_t I2C1SEL_Pos = 12;
    constexpr uint32_t I2C1SEL_Msk = I2C1SEL::mask;

    /// I2S1 clock source selection
    /// Position: 14, Width: 2
    using I2S2SEL = BitField<14, 2>;
    constexpr uint32_t I2S2SEL_Pos = 14;
    constexpr uint32_t I2S2SEL_Msk = I2S2SEL::mask;

    /// LPTIM1 clock source selection
    /// Position: 18, Width: 2
    using LPTIM1SEL = BitField<18, 2>;
    constexpr uint32_t LPTIM1SEL_Pos = 18;
    constexpr uint32_t LPTIM1SEL_Msk = LPTIM1SEL::mask;

    /// LPTIM2 clock source selection
    /// Position: 20, Width: 2
    using LPTIM2SEL = BitField<20, 2>;
    constexpr uint32_t LPTIM2SEL_Pos = 20;
    constexpr uint32_t LPTIM2SEL_Msk = LPTIM2SEL::mask;

    /// TIM1 clock source selection
    /// Position: 22, Width: 1
    using TIM1SEL = BitField<22, 1>;
    constexpr uint32_t TIM1SEL_Pos = 22;
    constexpr uint32_t TIM1SEL_Msk = TIM1SEL::mask;

    /// TIM15 clock source selection
    /// Position: 24, Width: 1
    using TIM15SEL = BitField<24, 1>;
    constexpr uint32_t TIM15SEL_Pos = 24;
    constexpr uint32_t TIM15SEL_Msk = TIM15SEL::mask;

    /// ADCs clock source selection
    /// Position: 30, Width: 2
    using ADCSEL = BitField<30, 2>;
    constexpr uint32_t ADCSEL_Pos = 30;
    constexpr uint32_t ADCSEL_Msk = ADCSEL::mask;

}  // namespace ccipr

/// CCIPR2 - Peripherals independent clock configuration register 2
namespace ccipr2 {
    /// 2S1SEL
    /// Position: 0, Width: 2
    using I2S1SEL = BitField<0, 2>;
    constexpr uint32_t I2S1SEL_Pos = 0;
    constexpr uint32_t I2S1SEL_Msk = I2S1SEL::mask;

    /// I2S2SEL
    /// Position: 2, Width: 2
    using I2S2SEL = BitField<2, 2>;
    constexpr uint32_t I2S2SEL_Pos = 2;
    constexpr uint32_t I2S2SEL_Msk = I2S2SEL::mask;

    /// FDCANSEL
    /// Position: 8, Width: 2
    using FDCANSEL = BitField<8, 2>;
    constexpr uint32_t FDCANSEL_Pos = 8;
    constexpr uint32_t FDCANSEL_Msk = FDCANSEL::mask;

    /// USBSEL
    /// Position: 12, Width: 2
    using USBSEL = BitField<12, 2>;
    constexpr uint32_t USBSEL_Pos = 12;
    constexpr uint32_t USBSEL_Msk = USBSEL::mask;

}  // namespace ccipr2

/// BDCR - RTC domain control register
namespace bdcr {
    /// LSE oscillator enable
    /// Position: 0, Width: 1
    using LSEON = BitField<0, 1>;
    constexpr uint32_t LSEON_Pos = 0;
    constexpr uint32_t LSEON_Msk = LSEON::mask;

    /// LSE oscillator ready
    /// Position: 1, Width: 1
    /// Access: read-only
    using LSERDY = BitField<1, 1>;
    constexpr uint32_t LSERDY_Pos = 1;
    constexpr uint32_t LSERDY_Msk = LSERDY::mask;

    /// LSE oscillator bypass
    /// Position: 2, Width: 1
    using LSEBYP = BitField<2, 1>;
    constexpr uint32_t LSEBYP_Pos = 2;
    constexpr uint32_t LSEBYP_Msk = LSEBYP::mask;

    /// LSE oscillator drive capability
    /// Position: 3, Width: 2
    using LSEDRV = BitField<3, 2>;
    constexpr uint32_t LSEDRV_Pos = 3;
    constexpr uint32_t LSEDRV_Msk = LSEDRV::mask;

    /// CSS on LSE enable
    /// Position: 5, Width: 1
    using LSECSSON = BitField<5, 1>;
    constexpr uint32_t LSECSSON_Pos = 5;
    constexpr uint32_t LSECSSON_Msk = LSECSSON::mask;

    /// CSS on LSE failure Detection
    /// Position: 6, Width: 1
    /// Access: read-only
    using LSECSSD = BitField<6, 1>;
    constexpr uint32_t LSECSSD_Pos = 6;
    constexpr uint32_t LSECSSD_Msk = LSECSSD::mask;

    /// RTC clock source selection
    /// Position: 8, Width: 2
    using RTCSEL = BitField<8, 2>;
    constexpr uint32_t RTCSEL_Pos = 8;
    constexpr uint32_t RTCSEL_Msk = RTCSEL::mask;

    /// RTC clock enable
    /// Position: 15, Width: 1
    using RTCEN = BitField<15, 1>;
    constexpr uint32_t RTCEN_Pos = 15;
    constexpr uint32_t RTCEN_Msk = RTCEN::mask;

    /// RTC domain software reset
    /// Position: 16, Width: 1
    using BDRST = BitField<16, 1>;
    constexpr uint32_t BDRST_Pos = 16;
    constexpr uint32_t BDRST_Msk = BDRST::mask;

    /// Low-speed clock output (LSCO) enable
    /// Position: 24, Width: 1
    using LSCOEN = BitField<24, 1>;
    constexpr uint32_t LSCOEN_Pos = 24;
    constexpr uint32_t LSCOEN_Msk = LSCOEN::mask;

    /// Low-speed clock output selection
    /// Position: 25, Width: 1
    using LSCOSEL = BitField<25, 1>;
    constexpr uint32_t LSCOSEL_Pos = 25;
    constexpr uint32_t LSCOSEL_Msk = LSCOSEL::mask;

}  // namespace bdcr

/// CSR - Control/status register
namespace csr {
    /// LSI oscillator enable
    /// Position: 0, Width: 1
    using LSION = BitField<0, 1>;
    constexpr uint32_t LSION_Pos = 0;
    constexpr uint32_t LSION_Msk = LSION::mask;

    /// LSI oscillator ready
    /// Position: 1, Width: 1
    /// Access: read-only
    using LSIRDY = BitField<1, 1>;
    constexpr uint32_t LSIRDY_Pos = 1;
    constexpr uint32_t LSIRDY_Msk = LSIRDY::mask;

    /// Remove reset flags
    /// Position: 23, Width: 1
    using RMVF = BitField<23, 1>;
    constexpr uint32_t RMVF_Pos = 23;
    constexpr uint32_t RMVF_Msk = RMVF::mask;

    /// Option byte loader reset flag
    /// Position: 25, Width: 1
    /// Access: read-only
    using OBLRSTF = BitField<25, 1>;
    constexpr uint32_t OBLRSTF_Pos = 25;
    constexpr uint32_t OBLRSTF_Msk = OBLRSTF::mask;

    /// Pin reset flag
    /// Position: 26, Width: 1
    /// Access: read-only
    using PINRSTF = BitField<26, 1>;
    constexpr uint32_t PINRSTF_Pos = 26;
    constexpr uint32_t PINRSTF_Msk = PINRSTF::mask;

    /// BOR or POR/PDR flag
    /// Position: 27, Width: 1
    /// Access: read-only
    using PWRRSTF = BitField<27, 1>;
    constexpr uint32_t PWRRSTF_Pos = 27;
    constexpr uint32_t PWRRSTF_Msk = PWRRSTF::mask;

    /// Software reset flag
    /// Position: 28, Width: 1
    /// Access: read-only
    using SFTRSTF = BitField<28, 1>;
    constexpr uint32_t SFTRSTF_Pos = 28;
    constexpr uint32_t SFTRSTF_Msk = SFTRSTF::mask;

    /// Independent window watchdog reset flag
    /// Position: 29, Width: 1
    /// Access: read-only
    using IWDGRSTF = BitField<29, 1>;
    constexpr uint32_t IWDGRSTF_Pos = 29;
    constexpr uint32_t IWDGRSTF_Msk = IWDGRSTF::mask;

    /// Window watchdog reset flag
    /// Position: 30, Width: 1
    /// Access: read-only
    using WWDGRSTF = BitField<30, 1>;
    constexpr uint32_t WWDGRSTF_Pos = 30;
    constexpr uint32_t WWDGRSTF_Msk = WWDGRSTF::mask;

    /// Low-power reset flag
    /// Position: 31, Width: 1
    /// Access: read-only
    using LPWRRSTF = BitField<31, 1>;
    constexpr uint32_t LPWRRSTF_Pos = 31;
    constexpr uint32_t LPWRRSTF_Msk = LPWRRSTF::mask;

}  // namespace csr

}  // namespace alloy::hal::st::stm32g0::rcc
