<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to '/home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/proj/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/standard.vhd(9,9-9,17) (VHDL-1014) analyzing package standard
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(15,9-15,23) (VHDL-1014) analyzing package std_logic_1164
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/std_1164.vhd(178,14-178,28) (VHDL-1013) analyzing package body std_logic_1164
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18,9-18,19) (VHDL-1014) analyzing package qsim_logic
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753,14-753,24) (VHDL-1013) analyzing package body qsim_logic
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54,9-54,20) (VHDL-1014) analyzing package numeric_bit
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834,14-834,25) (VHDL-1013) analyzing package body numeric_bit
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(57,9-57,20) (VHDL-1014) analyzing package numeric_std
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/numeric_std.vhd(874,14-874,25) (VHDL-1013) analyzing package body numeric_std
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(13,9-13,15) (VHDL-1014) analyzing package textio
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/textio.vhd(114,14-114,20) (VHDL-1013) analyzing package body textio
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26,9-26,25) (VHDL-1014) analyzing package std_logic_textio
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72,14-72,30) (VHDL-1013) analyzing package body std_logic_textio
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package attributes
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(30,9-30,23) (VHDL-1014) analyzing package std_logic_misc
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_misc.vhd(182,14-182,28) (VHDL-1013) analyzing package body std_logic_misc
INFO - ./.__tmp_vxr_0_(56,9-56,18) (VHDL-1014) analyzing package math_real
INFO - ./.__tmp_vxr_0_(685,14-685,23) (VHDL-1013) analyzing package body math_real
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package vl_types
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body vl_types
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package std_logic_arith
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body std_logic_arith
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package std_logic_signed
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body std_logic_signed
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package std_logic_unsigned
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body std_logic_unsigned
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd
INFO - /usr/local/diamond/3.10_x64/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package attributes
(VERI-1482) Analyzing Verilog file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v
(VHDL-1481) Analyzing VHDL file /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.vhd
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(14,8-14,18) (VHDL-1012) analyzing entity async_fifo
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(30,14-30,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(6,8-6,13) (VHDL-1012) analyzing entity ddrx4
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(23,14-23,23) (VHDL-1010) analyzing architecture structure
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/dec_8b10b.vhd
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/dec_8b10b.vhd(57,8-57,17) (VHDL-1012) analyzing entity dec_8b10b
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/dec_8b10b.vhd(67,14-67,24) (VHDL-1010) analyzing architecture behavioral
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/deserializer.vhd
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/deserializer.vhd(26,8-26,20) (VHDL-1012) analyzing entity deserializer
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/deserializer.vhd(39,14-39,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ft601.vhd
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ft601.vhd(25,8-25,13) (VHDL-1012) analyzing entity ft601
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ft601.vhd(50,14-50,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/prng_recv.vhd
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/prng_recv.vhd(21,8-21,17) (VHDL-1012) analyzing entity prng_recv
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/prng_recv.vhd(40,14-40,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(8,8-8,15) (VHDL-1012) analyzing entity rx_sync
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(21,14-21,17) (VHDL-1010) analyzing architecture rtl
(VHDL-1481) Analyzing VHDL file /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd(26,8-26,11) (VHDL-1012) analyzing entity top
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd(48,14-48,21) (VHDL-1010) analyzing architecture rtl_top
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd(26,8-26,11) (VHDL-1067) elaborating top(rtl_top)
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd(150,5-158,7) (VHDL-1399) going to verilog side to elaborate module osch
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1793,8-1793,12) (VERI-1018) compiling module OSCH_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/top.vhd(150,5-158,7) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/deserializer.vhd(26,8-26,20) (VHDL-1067) elaborating deserializer_uniq_0(rtl)
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(6,8-6,13) (VHDL-1067) elaborating ddrx4_uniq_0(Structure)
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(182,5-186,11) (VHDL-1399) going to verilog side to elaborate module INV
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(563,8-563,11) (VERI-1018) compiling module INV_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(182,5-186,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(188,5-193,11) (VHDL-1399) going to verilog side to elaborate module AND2
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(43,8-43,12) (VERI-1018) compiling module AND2_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(188,5-193,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(195,5-200,11) (VHDL-1399) going to verilog side to elaborate module OR2
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(930,8-930,11) (VERI-1018) compiling module OR2_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(930,1-934,10) (VERI-9000) elaborating module 'OR2_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(195,5-200,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(202,5-217,11) (VHDL-1399) going to verilog side to elaborate module IDDRX4B
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,8-1580,15) (VERI-1018) compiling module IDDRX4B_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,1-1585,10) (VERI-9000) elaborating module 'IDDRX4B_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(202,5-217,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(219,5-234,11) (VHDL-1399) going to verilog side to elaborate module IDDRX4B
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,8-1580,15) (VERI-1018) compiling module IDDRX4B_uniq_2
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,1-1585,10) (VERI-9000) elaborating module 'IDDRX4B_uniq_2'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(219,5-234,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(236,5-251,11) (VHDL-1399) going to verilog side to elaborate module IDDRX4B
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,8-1580,15) (VERI-1018) compiling module IDDRX4B_uniq_3
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,1-1585,10) (VERI-9000) elaborating module 'IDDRX4B_uniq_3'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(236,5-251,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(253,5-268,11) (VHDL-1399) going to verilog side to elaborate module IDDRX4B
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,8-1580,15) (VERI-1018) compiling module IDDRX4B_uniq_4
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,1-1585,10) (VERI-9000) elaborating module 'IDDRX4B_uniq_4'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(253,5-268,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(270,5-285,11) (VHDL-1399) going to verilog side to elaborate module IDDRX4B
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,8-1580,15) (VERI-1018) compiling module IDDRX4B_uniq_5
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,1-1585,10) (VERI-9000) elaborating module 'IDDRX4B_uniq_5'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(270,5-285,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(287,5-296,32) (VHDL-1399) going to verilog side to elaborate module CLKDIVC
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1512,8-1512,15) (VERI-1018) compiling module CLKDIVC_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1512,1-1518,10) (VERI-9000) elaborating module 'CLKDIVC_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(287,5-296,32) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(298,5-303,11) (VHDL-1399) going to verilog side to elaborate module ECLKSYNCA
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1525,8-1525,17) (VERI-1018) compiling module ECLKSYNCA_uniq_1
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(298,5-303,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(8,8-8,15) (VHDL-1067) elaborating rx_sync_uniq_0(rtl)
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(112,5-116,11) (VHDL-1399) going to verilog side to elaborate module INV
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(563,8-563,11) (VERI-1018) compiling module INV_uniq_2
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(112,5-116,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(118,5-124,11) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(296,8-296,15) (VERI-1018) compiling module FD1S3BX_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(296,1-304,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(118,5-124,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(126,5-132,11) (VHDL-1399) going to verilog side to elaborate module FD1S3BX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(296,8-296,15) (VERI-1018) compiling module FD1S3BX_uniq_2
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(296,1-304,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_2'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(126,5-132,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(134,5-140,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(134,5-140,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(142,5-148,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_2
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_2'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(142,5-148,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(150,5-156,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_3
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_3'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(150,5-156,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(158,5-164,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_4
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_4'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(158,5-164,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(166,5-172,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_5
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_5'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(166,5-172,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(174,5-180,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_6
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_6'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(174,5-180,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(182,5-188,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_7
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_7'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(182,5-188,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(190,5-196,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_8
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_8'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(190,5-196,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(198,5-204,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_9
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_9'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(198,5-204,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(206,5-212,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_10
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_10'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(206,5-212,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(214,5-220,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_11
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_11'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(214,5-220,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(222,5-228,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_12
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_12'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(222,5-228,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(230,5-236,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_13
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_13'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(230,5-236,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(238,5-245,11) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module FD1P3DX_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(238,5-245,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(247,5-254,11) (VHDL-1399) going to verilog side to elaborate module FD1P3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,8-187,15) (VERI-1018) compiling module FD1P3DX_uniq_2
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(247,5-254,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(256,5-262,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_14
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_14'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(256,5-262,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(264,5-270,11) (VHDL-1399) going to verilog side to elaborate module FD1S3DX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,8-306,15) (VERI-1018) compiling module FD1S3DX_uniq_15
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_15'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(264,5-270,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(272,5-278,11) (VHDL-1399) going to verilog side to elaborate module PFUMX
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1025,8-1025,13) (VERI-1018) compiling module PFUMX_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1025,1-1030,10) (VERI-9000) elaborating module 'PFUMX_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/rx_sync.vhd(272,5-278,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(318,5-323,11) (VHDL-1399) going to verilog side to elaborate module DLLDELC
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1681,8-1681,15) (VERI-1018) compiling module DLLDELC_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1681,1-1687,10) (VERI-9000) elaborating module 'DLLDELC_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(318,5-323,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(325,5-338,11) (VHDL-1399) going to verilog side to elaborate module DQSDLLC
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1656,8-1656,15) (VERI-1018) compiling module DQSDLLC_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1656,1-1666,10) (VERI-9000) elaborating module 'DQSDLLC_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(325,5-338,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(340,5-348,11) (VHDL-1399) going to verilog side to elaborate module DELAYE
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,8-1668,14) (VERI-1018) compiling module DELAYE_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,1-1674,10) (VERI-9000) elaborating module 'DELAYE_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(340,5-348,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(350,5-358,11) (VHDL-1399) going to verilog side to elaborate module DELAYE
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,8-1668,14) (VERI-1018) compiling module DELAYE_uniq_2
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,1-1674,10) (VERI-9000) elaborating module 'DELAYE_uniq_2'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(350,5-358,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(360,5-368,11) (VHDL-1399) going to verilog side to elaborate module DELAYE
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,8-1668,14) (VERI-1018) compiling module DELAYE_uniq_3
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,1-1674,10) (VERI-9000) elaborating module 'DELAYE_uniq_3'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(360,5-368,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(370,5-378,11) (VHDL-1399) going to verilog side to elaborate module DELAYE
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,8-1668,14) (VERI-1018) compiling module DELAYE_uniq_4
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,1-1674,10) (VERI-9000) elaborating module 'DELAYE_uniq_4'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(370,5-378,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(380,5-388,11) (VHDL-1399) going to verilog side to elaborate module DELAYE
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,8-1668,14) (VERI-1018) compiling module DELAYE_uniq_5
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,1-1674,10) (VERI-9000) elaborating module 'DELAYE_uniq_5'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(380,5-388,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(390,5-394,11) (VHDL-1399) going to verilog side to elaborate module IB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,8-498,10) (VERI-1018) compiling module IB_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(390,5-394,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(396,5-400,11) (VHDL-1399) going to verilog side to elaborate module IB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,8-498,10) (VERI-1018) compiling module IB_uniq_2
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_2'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(396,5-400,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(402,5-406,11) (VHDL-1399) going to verilog side to elaborate module IB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,8-498,10) (VERI-1018) compiling module IB_uniq_3
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_3'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(402,5-406,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(408,5-412,11) (VHDL-1399) going to verilog side to elaborate module IB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,8-498,10) (VERI-1018) compiling module IB_uniq_4
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_4'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(408,5-412,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(414,5-418,11) (VHDL-1399) going to verilog side to elaborate module IB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,8-498,10) (VERI-1018) compiling module IB_uniq_5
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_5'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(414,5-418,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(420,5-424,11) (VHDL-1399) going to verilog side to elaborate module IB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,8-498,10) (VERI-1018) compiling module IB_uniq_6
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_6'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ddrx4.vhd(420,5-424,11) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/dec_8b10b.vhd(57,8-57,17) (VHDL-1067) elaborating dec_8b10b_uniq_0(behavioral)
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/prng_recv.vhd(21,8-21,17) (VHDL-1067) elaborating prng_recv_uniq_0(rtl)
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(14,8-14,18) (VHDL-1067) elaborating async_fifo_uniq_0(Structure)
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(83,5-104,27) (VHDL-1399) going to verilog side to elaborate module FIFO8KB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,8-1482,15) (VERI-1018) compiling module FIFO8KB_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(83,5-104,27) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(106,5-126,45) (VHDL-1399) going to verilog side to elaborate module FIFO8KB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,8-1482,15) (VERI-1018) compiling module FIFO8KB_uniq_2
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_2'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(106,5-126,45) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(128,5-148,55) (VHDL-1399) going to verilog side to elaborate module FIFO8KB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,8-1482,15) (VERI-1018) compiling module FIFO8KB_uniq_3
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_3'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(128,5-148,55) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(150,5-170,67) (VHDL-1399) going to verilog side to elaborate module FIFO8KB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,8-1482,15) (VERI-1018) compiling module FIFO8KB_uniq_4
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_4'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(150,5-170,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(172,5-192,67) (VHDL-1399) going to verilog side to elaborate module FIFO8KB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,8-1482,15) (VERI-1018) compiling module FIFO8KB_uniq_5
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_5'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(172,5-192,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(194,5-214,67) (VHDL-1399) going to verilog side to elaborate module FIFO8KB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,8-1482,15) (VERI-1018) compiling module FIFO8KB_uniq_6
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_6'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(194,5-214,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(216,5-236,67) (VHDL-1399) going to verilog side to elaborate module FIFO8KB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,8-1482,15) (VERI-1018) compiling module FIFO8KB_uniq_7
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_7'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(216,5-236,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(238,5-239,33) (VHDL-1399) going to verilog side to elaborate module VHI
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1120,8-1120,11) (VERI-1018) compiling module VHI_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(238,5-239,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(241,5-242,33) (VHDL-1399) going to verilog side to elaborate module VLO
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124,8-1124,11) (VERI-1018) compiling module VLO_uniq_1
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(241,5-242,33) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(244,5-264,67) (VHDL-1399) going to verilog side to elaborate module FIFO8KB
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,8-1482,15) (VERI-1018) compiling module FIFO8KB_uniq_8
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_8'
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/async_fifo.vhd(244,5-264,67) (VHDL-1400) back to vhdl to continue elaboration
INFO - /home/apurvan/GSoC/BER_measurement_5_Lane/MachXO2/src/ft601.vhd(25,8-25,13) (VHDL-1067) elaborating ft601_uniq_0(rtl)
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1793,1-1798,10) (VERI-9000) elaborating module 'OSCH_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_2'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_3'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_4'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_5'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_6'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_7'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1120,1-1122,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1482,1-1510,10) (VERI-9000) elaborating module 'FIFO8KB_uniq_8'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(43,1-47,10) (VERI-9000) elaborating module 'AND2_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(930,1-934,10) (VERI-9000) elaborating module 'OR2_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,1-1585,10) (VERI-9000) elaborating module 'IDDRX4B_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,1-1585,10) (VERI-9000) elaborating module 'IDDRX4B_uniq_2'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,1-1585,10) (VERI-9000) elaborating module 'IDDRX4B_uniq_3'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,1-1585,10) (VERI-9000) elaborating module 'IDDRX4B_uniq_4'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1580,1-1585,10) (VERI-9000) elaborating module 'IDDRX4B_uniq_5'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1512,1-1518,10) (VERI-9000) elaborating module 'CLKDIVC_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1681,1-1687,10) (VERI-9000) elaborating module 'DLLDELC_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1656,1-1666,10) (VERI-9000) elaborating module 'DQSDLLC_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,1-1674,10) (VERI-9000) elaborating module 'DELAYE_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,1-1674,10) (VERI-9000) elaborating module 'DELAYE_uniq_2'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,1-1674,10) (VERI-9000) elaborating module 'DELAYE_uniq_3'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,1-1674,10) (VERI-9000) elaborating module 'DELAYE_uniq_4'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1668,1-1674,10) (VERI-9000) elaborating module 'DELAYE_uniq_5'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_2'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_3'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_4'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_5'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(498,1-501,10) (VERI-9000) elaborating module 'IB_uniq_6'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(563,1-566,10) (VERI-9000) elaborating module 'INV_uniq_2'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(296,1-304,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(296,1-304,10) (VERI-9000) elaborating module 'FD1S3BX_uniq_2'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_2'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_3'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_4'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_5'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_6'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_7'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_8'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_9'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_10'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_11'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_12'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_13'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_1'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(187,1-196,10) (VERI-9000) elaborating module 'FD1P3DX_uniq_2'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_14'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(306,1-314,10) (VERI-9000) elaborating module 'FD1S3DX_uniq_15'
INFO - /usr/local/diamond/3.10_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/machxo2.v(1025,1-1030,10) (VERI-9000) elaborating module 'PFUMX_uniq_1'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>