Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 19:12:02 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_389_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 Delay1No25_instance/Y_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum21_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.355ns  (logic 0.760ns (22.653%)  route 2.595ns (77.347%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns = ( 6.985 - 4.000 ) 
    Source Clock Delay      (SCD):    3.582ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.645ns (routing 1.576ns, distribution 1.069ns)
  Clock Net Delay (Destination): 2.338ns (routing 1.429ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=23163, routed)       2.645     3.582    Delay1No25_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X129Y138       FDCE                                         r  Delay1No25_instance/Y_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y138       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.660 r  Delay1No25_instance/Y_reg[26]/Q
                         net (fo=9, routed)           0.608     4.268    Delay1No24_instance/Y_reg[33]_0[26]
    SLICE_X126Y114       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     4.391 r  Delay1No24_instance/geqOp_carry__0_i_11__14/O
                         net (fo=1, routed)           0.022     4.413    Sum21_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[5]
    SLICE_X126Y114       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.572 r  Sum21_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.598    Sum21_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X126Y115       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.650 r  Sum21_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.413     5.063    Delay1No25_instance/CO[0]
    SLICE_X127Y116       LUT5 (Prop_B5LUT_SLICEL_I4_O)
                                                      0.073     5.136 r  Delay1No25_instance/shiftedFracY_d1[12]_i_4__14/O
                         net (fo=3, routed)           0.120     5.256    Delay1No24_instance/Y_reg[23]_0[0]
    SLICE_X127Y115       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     5.355 r  Delay1No24_instance/shiftedFracY_d1[32]_i_9__14/O
                         net (fo=3, routed)           0.155     5.510    Delay1No24_instance/shiftedFracY_d1[32]_i_9__14_n_0
    SLICE_X129Y115       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     5.547 r  Delay1No24_instance/shiftedFracY_d1[12]_i_3__14/O
                         net (fo=33, routed)          0.553     6.100    Delay1No25_instance/shiftVal__5[0]
    SLICE_X125Y110       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     6.150 r  Delay1No25_instance/shiftedFracY_d1[18]_i_2__14/O
                         net (fo=5, routed)           0.356     6.506    Delay1No25_instance/shiftedFracY_d1_reg[38][1]
    SLICE_X127Y111       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     6.595 r  Delay1No25_instance/shiftedFracY_d1[10]_i_2__14/O
                         net (fo=2, routed)           0.342     6.937    Sum21_1_impl_instance/FPAddSubOp_instance/level4__0[10]
    SLICE_X126Y111       FDRE                                         r  Sum21_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y2 (CLOCK_ROOT)    net (fo=23163, routed)       2.338     6.985    Sum21_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X126Y111       FDRE                                         r  Sum21_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/C
                         clock pessimism              0.442     7.426    
                         clock uncertainty           -0.035     7.391    
    SLICE_X126Y111       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     7.416    Sum21_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.416    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  0.479    




