# ğŸ§  RVX10-P: 5-Stage Pipelined RISC-V Processor

A compact and efficient **5-stage pipelined RISC-V core** implementing the standard **RV32I** instruction set, extended with a **custom RVX10** instruction set for enhanced bitwise and arithmetic computation.

---

## âš™ï¸ System Overview

### ğŸ§© Processor Pipeline
The processor follows a **classic 5-stage pipeline**, designed for high-throughput and modular extensibility:

IF â†’ ID â†’ EX â†’ MEM â†’ WB

markdown
Copy code

| Stage | Description |
|:------|:-------------|
| **IF** | Instruction Fetch â€” Retrieves instruction from program memory |
| **ID** | Instruction Decode â€” Generates control signals and reads register file |
| **EX** | Execute â€” Performs ALU and branch operations |
| **MEM** | Memory Access â€” Handles load/store operations |
| **WB** | Write Back â€” Updates destination register |

### ğŸ’¾ Core Features
- **ISA:** RISC-V RV32I (32-bit integer)
- **Registers:** 32 general-purpose registers (x0â€“x31, x0 fixed to 0)
- **Architecture:** Harvard (independent instruction and data memories)
- **Custom Extension:** RVX10 instruction set (under CUSTOM-0 opcode)

---

## âš¡ Pipeline Control & Hazard Management

The design includes **complete hazard handling** for smooth pipeline operation:

âœ… **Data Forwarding:**  
â€ƒEX â†’ EX, MEM â†’ EX, and WB â†’ EX paths supported  

âœ… **Load-Use Stall:**  
â€ƒAutomatic one-cycle stall when a dependent instruction follows a load  

âœ… **Store Forwarding:**  
â€ƒEnsures correct data consistency in memory stores  

âœ… **Branch Control:**  
â€ƒPredict-not-taken scheme with a single-cycle penalty on taken branches  

âœ… **Flush Mechanism:**  
â€ƒPipeline flushed on jumps and taken branches  

---

## ğŸ§® RVX10 Custom ALU Extensions

Ten custom instructions are integrated under the **RISC-V CUSTOM-0** opcode, divided into three main categories:

| Category | Instructions | Description |
|-----------|---------------|-------------|
| **Bitwise** | `andn`, `orn`, `xnor` | Advanced boolean operations |
| **Comparison** | `min`, `max`, `minu`, `maxu` | Signed and unsigned comparison |
| **Rotation** | `rol`, `ror` | Bit rotation left/right |
| **Arithmetic** | `abs` | Absolute value operation |

---

## ğŸš€ Performance Summary

| Metric | Typical Value |
|:-------|:---------------|
| **CPI (avg)** | 1.2 â€“ 1.3 |
| **Pipeline Utilization** | 77% â€“ 83% |
| **Target Frequency** | ~500 MHz (â‰ˆ 2 ns period) |
| **Throughput** | ~400 MIPS |

---

## ğŸ—‚ï¸ Project Structure

rvx10_P/
â”œâ”€â”€ src/
â”‚ â”œâ”€â”€ datapath.sv # Core datapath & pipeline registers
â”‚ â”œâ”€â”€ riscvpipeline.sv # Top-level processor integration
â”‚ â”œâ”€â”€ controller.sv # Instruction decoder and control unit
â”‚ â”œâ”€â”€ forwarding_unit.sv # Forwarding logic
â”‚ â””â”€â”€ hazard_unit.sv # Stall and hazard detection
â”‚
â”œâ”€â”€ tb/
â”‚ â”œâ”€â”€ tb_pipeline.sv # Functional testbench
â”‚ â””â”€â”€ tb_pipeline_hazard.sv# Extended hazard verification
â”‚
â”œâ”€â”€ tests/
â”‚ â”œâ”€â”€ rvx10_pipeline.hex # Functional test program
â”‚ â””â”€â”€ rvx10_hazard_test.hex# Hazard validation suite
â”‚
â”œâ”€â”€ docs/
â”‚ â””â”€â”€ REPORT.md # Detailed design documentation
â”‚
â””â”€â”€ README.md # This file

yaml
Copy code

---

## ğŸ”§ Setup & Requirements

### ğŸ–¥ï¸ Required Tools
- **Icarus Verilog (`iverilog`)** â€” for simulation  
- **GTKWave** â€” for waveform analysis (optional)  
- **Make** â€” for build automation (optional)

### ğŸ§± Installation

**Ubuntu / Debian:**
```bash
sudo apt update
sudo apt install iverilog gtkwave
macOS (Homebrew):

bash
Copy code
brew install icarus-verilog gtkwave
â–¶ï¸ Getting Started
1. Clone the Repository
bash
Copy code
git clone https://github.com/yourusername/rvx10_P.git
cd rvx10_P
2. Build the Design
bash
Copy code
iverilog -g2012 -o pipeline_tb src/*.sv tb/tb_pipeline.sv
3. Run Simulation
bash
Copy code
vvp pipeline_tb
ğŸ§¾ Sample Simulation Output
css
Copy code
STORE @ 96 = 0x00000000 (t=55000)
WB stage: Writing 5 to x10     t=75000
WB stage: Writing 3 to x11     t=85000
RVX10 EX stage: ALU result = 4 â†’ x5   t=105000
FORWARDING: EX-to-EX detected for x5  t=120000
STORE @ 100 = 0x00000019 (t=325000)

========== PIPELINE PERFORMANCE SUMMARY ==========
Total cycles:        30
Instructions retired: 25
Stall cycles:          0
Flush cycles:          0
Average CPI:        1.20
Pipeline efficiency: 83.3%
ğŸ§© Functional Verification
ğŸ§ª Basic Pipeline Test
Tests the pipeline operation along with all RVX10 custom instructions.

bash
Copy code
iverilog -g2012 -o pipeline_tb src/*.sv tb/tb_pipeline.sv
vvp pipeline_tb
Program: tests/rvx10_pipeline.hex

Expected Results:

Event	Count
Load-use stalls	3
Forwarding events	18
Total stores	8
Average CPI	1.35

ğŸ“ˆ Waveform Visualization
To view signal waveforms using GTKWave:

bash
Copy code
iverilog -g2012 -o pipeline_tb src/*.sv tb/tb_pipeline.sv
vvp pipeline_tb -vcd
gtkwave dump.vcd
ğŸ§  Summary
The RVX10-P core demonstrates how a lightweight RV32I processor can achieve near single-cycle performance with proper forwarding, hazard handling, and carefully integrated custom ALU extensions â€” all while maintaining modular and synthesizable SystemVerilog design.

Author: Saurav Kumar[206101009]
Project: RVX10-P Pipelined RISC-V Core
Date: November 2025
