Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "secureip" -o "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart_tb_isim_beh.exe" -prj "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart_tb_beh.prj" "work.i2c_via_uart_tb" 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../LCD_controller/lcd_timer.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../LCD_controller/char_gen.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/reg.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../LCD_controller/lcd_driver.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/slave_reg.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/scl_gen.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/rising_edge_det.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/falling_edge_det.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../UART_communication/uart_components.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../UART_communication/transmitter.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../UART_communication/reciver.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../UART_communication/fifo.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../UART_communication/baud_freq_div.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/uart_i2c_master.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/i2c_slave.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/i2c_clk_freq_div.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/i2c_bus_components.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../UART_communication/uart.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/ipcore_dir/dcm24_to_50.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart_components.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/../I2C_bus/i2c_bus.vhd" into library work
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart.vhd" into library work
WARNING:HDLCompiler:946 - "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart.vhd" Line 73: Actual for formal port reset is neither a static name nor a globally static expression
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:746 - "N:/P.68d/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3314: Range is empty (null range)
WARNING:HDLCompiler:220 - "N:/P.68d/rtf/vhdl/src/ieee/numeric_std.vhd" Line 3314: Assignment ignored
Completed static elaboration
Fuse Memory Usage: 172268 KB
Fuse CPU Usage: 343 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package i2c_via_uart_components
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package vcomponents
Compiling package uart_components
Compiling package i2c_bus_components
Compiling package textio
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ibufg_v of entity IBUFG [\IBUFG("DONT_CARE","0",true,"DEF...]
Compiling architecture dcm_sp_clock_divide_by_2_v of entity dcm_sp_clock_divide_by_2 [dcm_sp_clock_divide_by_2_default]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_maximum_period_check_v of entity dcm_sp_maximum_period_check [\dcm_sp_maximum_period_check("*"...]
Compiling architecture dcm_sp_clock_lost_v of entity dcm_sp_clock_lost [dcm_sp_clock_lost_default]
Compiling architecture dcm_sp_v of entity DCM_SP [\DCM_SP(true,"*",true,false,2.0,...]
Compiling architecture bufg_v of entity BUFG [bufg_default]
Compiling architecture xilinx of entity dcm24_to_50 [dcm24_to_50_default]
Compiling architecture behavioral of entity baud_freq_div [\baud_freq_div(24000000,3,10)\]
Compiling architecture behavioral of entity reciver [\reciver(8,8,16,3,4,2)\]
Compiling architecture behavioral of entity fifo [\fifo(8,16)\]
Compiling architecture behavioral of entity transmitter [\transmitter(8,16,3,4,2)\]
Compiling architecture behavioral of entity uart [\uart(3,2,8)\]
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity rising_edge_det [rising_edge_det_default]
Compiling architecture behavioral of entity scl_gen [scl_gen_default]
Compiling architecture behavioral of entity lcd_timer [\lcd_timer(2160000,22)\]
Compiling architecture behavioral of entity lcd_timer [\lcd_timer(12000,14)\]
Compiling architecture behavioral of entity char_gen [char_gen_default]
Compiling architecture behavioral of entity lcd_driver [lcd_driver_default]
Compiling architecture behavioral of entity uart_i2c_master [\uart_i2c_master(4,2,5,13,17,2,8...]
Compiling architecture behavioral of entity slave_reg [slave_reg_default]
Compiling architecture behavioral of entity falling_edge_det [falling_edge_det_default]
Compiling architecture behavioral of entity i2c_slave [\i2c_slave(16,13,17,9,8,4,4,4,5,...]
Compiling architecture behavioral of entity i2c_clk_freq_div [\i2c_clk_freq_div(24000000,4)\]
Compiling architecture behavioral of entity i2c_bus [\i2c_bus(8,4)\]
Compiling architecture behavioral of entity i2c_via_uart [\i2c_via_uart(3,2,4,8)\]
Compiling architecture behavior of entity i2c_via_uart_tb
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 68 VHDL Units
Built simulation executable D:/BSc_workspace/Bachelor_work/I2C_Emulation_Via_Serial/i2c_via_uart_tb_isim_beh.exe
Fuse Memory Usage: 216300 KB
Fuse CPU Usage: 1452 ms
