

================================================================
== Synthesis Summary Report of 'fiat_25519_carry_square'
================================================================
+ General Information: 
    * Date:           Thu May  9 15:24:30 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D1
    * Solution:       comb_10 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+----------+------------+-----------+-----+
    |                       Modules                       | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |          |            |           |     |
    |                       & Loops                       | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |    LUT    | URAM|
    +-----------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+----------+------------+-----------+-----+
    |+ fiat_25519_carry_square                            |     -|  0.00|       59|  590.000|         -|       60|     -|        no|  4 (~0%)|  138 (5%)|  4249 (~0%)|  7324 (2%)|    -|
    | + fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |     -|  0.00|       12|  120.000|         -|       12|     -|        no|        -|         -|   331 (~0%)|   73 (~0%)|    -|
    |  o ARRAY_1_READ                                     |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|        -|         -|           -|          -|    -|
    | + fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1  |     -|  0.65|        4|   40.000|         -|        4|     -|        no|        -|  16 (~0%)|   583 (~0%)|  884 (~0%)|    -|
    |  o VITIS_LOOP_30_1                                  |     -|  7.30|        2|   20.000|         1|        1|     2|       yes|        -|         -|           -|          -|    -|
    | + fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5  |     -|  0.80|        6|   60.000|         -|        6|     -|        no|        -|   4 (~0%)|    70 (~0%)|  236 (~0%)|    -|
    |  o VITIS_LOOP_54_5                                  |     -|  7.30|        4|   40.000|         1|        1|     4|       yes|        -|         -|           -|          -|    -|
    | + fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7  |     -|  0.35|        6|   60.000|         -|        6|     -|        no|        -|  16 (~0%)|   262 (~0%)|  829 (~0%)|    -|
    |  o VITIS_LOOP_64_7                                  |     -|  7.30|        4|   40.000|         1|        1|     4|       yes|        -|         -|           -|          -|    -|
    | + fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |     -|  0.00|       12|  120.000|         -|       12|     -|        no|        -|         -|    34 (~0%)|  127 (~0%)|    -|
    |  o ARRAY_WRITE                                      |     -|  7.30|       10|  100.000|         2|        1|    10|       yes|        -|         -|           -|          -|    -|
    +-----------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+----------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| out1     | inout     | unsigned int* |
| arg1     | inout     | unsigned int* |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 10     | 32    | ARRAY_1_READ | d1.cpp:22:2   |
| m_axi_mem    | write     | 10     | 32    | ARRAY_WRITE  | d1.cpp:115:5  |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d1.cpp:24:15    | read      | Widen Fail   |        | ARRAY_1_READ | d1.cpp:22:2   | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d1.cpp:24:15    | read      | Inferred     | 10     | ARRAY_1_READ | d1.cpp:22:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d1.cpp:117:17   | write     | Widen Fail   |        | ARRAY_WRITE  | d1.cpp:115:5  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d1.cpp:117:17   | write     | Inferred     | 10     | ARRAY_WRITE  | d1.cpp:115:5  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| Name                                                | DSP | Pragma | Variable     | Op  | Impl   | Latency |
+-----------------------------------------------------+-----+--------+--------------+-----+--------+---------+
| + fiat_25519_carry_square                           | 138 |        |              |     |        |         |
|   mul_32s_7ns_32_1_1_U135                           | 2   |        | mul_ln27     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U120                         | 4   |        | arr_12       | mul | auto   | 0       |
|   mul_32s_7ns_32_1_1_U135                           | 2   |        | mul_ln42     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U112                         | 4   |        | mul_ln50_1   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U112                         | 4   |        | mul_ln50     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U120                         | 4   |        | arr          | mul | auto   | 0       |
|   arr_18_fu_635_p2                                  | -   |        | arr_18       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U120                         | 4   |        | mul_ln42_1   | mul | auto   | 0       |
|   arr_17_fu_646_p2                                  | -   |        | arr_17       | add | fabric | 0       |
|   mul_32ns_32ns_63_1_1_U113                         | 4   |        | mul_ln50_2   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U114                         | 4   |        | mul_ln50_3   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U115                         | 4   |        | mul_ln50_4   | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U113                         | 4   |        | mul_ln50_5   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U120                         | 4   |        | mul_ln77     | mul | auto   | 0       |
|   mul_32s_7ns_32_1_1_U136                           | 2   |        | mul_ln79     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U121                         | 4   |        | mul_ln79_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U122                         | 4   |        | mul_ln80     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U123                         | 4   |        | mul_ln81     | mul | auto   | 0       |
|   mul_32s_6ns_32_1_1_U137                           | 2   |        | mul_ln83     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U124                         | 4   |        | mul_ln83_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U125                         | 4   |        | mul_ln84     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U126                         | 4   |        | mul_ln85     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U116                         | 4   |        | mul_ln86     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U117                         | 4   |        | mul_ln88     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U127                         | 4   |        | mul_ln89     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U128                         | 4   |        | mul_ln90     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U118                         | 4   |        | mul_ln92     | mul | auto   | 0       |
|   mul_32s_7ns_32_1_1_U138                           | 2   |        | mul_ln93     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U129                         | 4   |        | mul_ln93_1   | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U130                         | 4   |        | mul_ln94     | mul | auto   | 0       |
|   mul_32ns_32ns_63_1_1_U119                         | 4   |        | mul_ln95     | mul | auto   | 0       |
|   arr_19_fu_770_p2                                  | -   |        | arr_19       | add | fabric | 0       |
|   mul_32ns_32ns_64_1_1_U131                         | 4   |        | mul_ln97     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U132                         | 4   |        | mul_ln98     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U133                         | 4   |        | mul_ln99     | mul | auto   | 0       |
|   mul_32ns_32ns_64_1_1_U134                         | 4   |        | mul_ln100    | mul | auto   | 0       |
|   add_ln88_1_fu_902_p2                              | -   |        | add_ln88_1   | add | fabric | 0       |
|   add_ln88_fu_924_p2                                | -   |        | add_ln88     | add | fabric | 0       |
|   add_ln102_14_fu_954_p2                            | -   |        | add_ln102_14 | add | fabric | 0       |
|   add_ln102_19_fu_1215_p2                           | -   |        | add_ln102_19 | add | fabric | 0       |
|   add_ln98_1_fu_1000_p2                             | -   |        | add_ln98_1   | add | fabric | 0       |
|   add_ln98_2_fu_1006_p2                             | -   |        | add_ln98_2   | add | fabric | 0       |
|   add_ln98_fu_1020_p2                               | -   |        | add_ln98     | add | fabric | 0       |
|   add_ln99_fu_1026_p2                               | -   |        | add_ln99     | add | fabric | 0       |
|   add_ln102_21_fu_1272_p2                           | -   |        | add_ln102_21 | add | fabric | 0       |
|   add_ln102_4_fu_1393_p2                            | -   |        | add_ln102_4  | add | fabric | 0       |
|   add_ln102_5_fu_1427_p2                            | -   |        | add_ln102_5  | add | fabric | 0       |
|   add_ln102_6_fu_1461_p2                            | -   |        | add_ln102_6  | add | fabric | 0       |
|   arr_20_fu_1481_p2                                 | -   |        | arr_20       | add | fabric | 0       |
|   add_ln102_7_fu_1501_p2                            | -   |        | add_ln102_7  | add | fabric | 0       |
|   add_ln102_8_fu_1535_p2                            | -   |        | add_ln102_8  | add | fabric | 0       |
|   mul_39ns_6ns_44_1_1_U139                          | 2   |        | mul_ln102    | mul | auto   | 0       |
|   out1_w_fu_1598_p2                                 | -   |        | out1_w       | add | fabric | 0       |
|   add_ln103_fu_1607_p2                              | -   |        | add_ln103    | add | fabric | 0       |
|   out1_w_1_fu_1631_p2                               | -   |        | out1_w_1     | add | fabric | 0       |
|   add_ln104_fu_1640_p2                              | -   |        | add_ln104    | add | fabric | 0       |
|   out1_w_2_fu_1661_p2                               | -   |        | out1_w_2     | add | fabric | 0       |
|   add_ln105_1_fu_1342_p2                            | -   |        | add_ln105_1  | add | fabric | 0       |
|   add_ln106_1_fu_1359_p2                            | -   |        | add_ln106_1  | add | fabric | 0       |
|   out1_w_5_fu_1551_p2                               | -   |        | out1_w_5     | add | fabric | 0       |
|   out1_w_6_fu_1556_p2                               | -   |        | out1_w_6     | add | fabric | 0       |
|   out1_w_7_fu_1562_p2                               | -   |        | out1_w_7     | add | fabric | 0       |
|   out1_w_8_fu_1568_p2                               | -   |        | out1_w_8     | add | fabric | 0       |
|   out1_w_9_fu_1574_p2                               | -   |        | out1_w_9     | add | fabric | 0       |
|  + fiat_25519_carry_square_Pipeline_ARRAY_1_READ    | 0   |        |              |     |        |         |
|    add_ln22_fu_233_p2                               | -   |        | add_ln22     | add | fabric | 0       |
|  + fiat_25519_carry_square_Pipeline_VITIS_LOOP_30_1 | 16  |        |              |     |        |         |
|    tmp_fu_356_p10                                   | -   |        | sub_ln37     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U15                         | 4   |        | mul_ln37     | mul | auto   | 0       |
|    arr_8_fu_398_p2                                  | -   |        | arr_8        | add | fabric | 0       |
|    tmp_2_fu_422_p9                                  | -   |        | sub_ln37_1   | sub | fabric | 0       |
|    tmp_4_fu_459_p7                                  | -   |        | sub_ln37_2   | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U16                         | 4   |        | mul_ln37_1   | mul | auto   | 0       |
|    mul_32ns_32ns_63_1_1_U13                         | 4   |        | mul_ln37_2   | mul | auto   | 0       |
|    arr_9_fu_503_p2                                  | -   |        | arr_9        | add | fabric | 0       |
|    arr_10_fu_527_p2                                 | -   |        | arr_10       | add | fabric | 0       |
|    mul_32ns_32ns_63_1_1_U14                         | 4   |        | mul_ln37_3   | mul | auto   | 0       |
|    arr_11_fu_564_p2                                 | -   |        | arr_11       | add | fabric | 0       |
|    add_ln30_fu_670_p2                               | -   |        | add_ln30     | add | fabric | 0       |
|  + fiat_25519_carry_square_Pipeline_VITIS_LOOP_54_5 | 4   |        |              |     |        |         |
|    tmp_9_fu_184_p10                                 | -   |        | sub_ln57     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U50                         | 4   |        | mul_ln60     | mul | auto   | 0       |
|    add_ln60_fu_217_p2                               | -   |        | add_ln60     | add | fabric | 0       |
|    add_ln54_fu_223_p2                               | -   |        | add_ln54     | add | fabric | 0       |
|  + fiat_25519_carry_square_Pipeline_VITIS_LOOP_64_7 | 16  |        |              |     |        |         |
|    add_ln64_fu_292_p2                               | -   |        | add_ln64     | add | fabric | 0       |
|    tmp_1_fu_367_p10                                 | -   |        | empty        | sub | fabric | 0       |
|    tmp_3_fu_481_p8                                  | -   |        | empty_23     | sub | fabric | 0       |
|    tmp_4_fu_537_p7                                  | -   |        | sub_ln67     | sub | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U65                         | 4   |        | mul_ln70     | mul | auto   | 0       |
|    add_ln70_fu_438_p2                               | -   |        | add_ln70     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U66                         | 4   |        | mul_ln71     | mul | auto   | 0       |
|    add_ln71_fu_475_p2                               | -   |        | add_ln71     | add | fabric | 0       |
|    mul_33ns_32ns_64_1_1_U68                         | 4   |        | mul_ln72     | mul | auto   | 0       |
|    add_ln72_fu_531_p2                               | -   |        | add_ln72     | add | fabric | 0       |
|    mul_32ns_32ns_64_1_1_U67                         | 4   |        | mul_ln73     | mul | auto   | 0       |
|    add_ln73_fu_584_p2                               | -   |        | add_ln73     | add | fabric | 0       |
|  + fiat_25519_carry_square_Pipeline_ARRAY_WRITE     | 0   |        |              |     |        |         |
|    add_ln115_fu_216_p2                              | -   |        | add_ln115    | add | fabric | 0       |
+-----------------------------------------------------+-----+--------+--------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+--------------------------------------------------+---------------------------------------------+
| Type            | Options                                          | Location                                    |
+-----------------+--------------------------------------------------+---------------------------------------------+
| interface       | m_axi depth=10 port=out1 offset=slave bundle=mem | d1.cpp:6 in fiat_25519_carry_square, out1   |
| interface       | m_axi depth=10 port=arg1 offset=slave bundle=mem | d1.cpp:7 in fiat_25519_carry_square, arg1   |
| interface       | mode=s_axilite port=return                       | d1.cpp:9 in fiat_25519_carry_square, return |
| array_partition | variable = arg1_r type=complete                  | d1.cpp:16 in fiat_25519_carry_square        |
| array_partition | variable = out1_w type=complete                  | d1.cpp:17 in fiat_25519_carry_square        |
| array_partition | variable = arr type=complete                     | d1.cpp:18 in fiat_25519_carry_square        |
| pipeline        | II = 1                                           | d1.cpp:32 in fiat_25519_carry_square        |
| unroll          |                                                  | d1.cpp:35 in fiat_25519_carry_square        |
| pipeline        | II = 1                                           | d1.cpp:46 in fiat_25519_carry_square        |
| unroll          |                                                  | d1.cpp:49 in fiat_25519_carry_square        |
| pipeline        | II = 1                                           | d1.cpp:56 in fiat_25519_carry_square        |
| unroll          |                                                  | d1.cpp:59 in fiat_25519_carry_square        |
| pipeline        | II = 1                                           | d1.cpp:66 in fiat_25519_carry_square        |
| unroll          |                                                  | d1.cpp:69 in fiat_25519_carry_square        |
+-----------------+--------------------------------------------------+---------------------------------------------+


