m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/ModelSim
valtera_reset_controller
!s110 1745789828
!i10b 1
!s100 z[H_hRO9gO=:^2E3_jWH03
I::d4i8M3?@OP0e4gFC=4_0
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
Z2 w1745788900
8C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_reset_controller.v
FC:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_reset_controller.v
L0 42
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1745789828.000000
!s107 C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_reset_controller.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_reset_controller.v|-work|rst_controller|
!i113 1
Z5 o-work rst_controller
Z6 tCvgOpt 0
valtera_reset_synchronizer
!s110 1745789829
!i10b 1
!s100 oWLYmSO[EOX[G0PgQhZ2=0
IPLB=69L>n4zKSUMW_m[EQ0
R1
R0
R2
8C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_reset_synchronizer.v
FC:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_reset_synchronizer.v
L0 24
R3
r1
!s85 0
31
R4
!s107 C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_reset_synchronizer.v|
!s90 -reportprogress|300|C:/Users/Heverton Reis/Documents/LAB04/ModuloProcessador/SistemaEmbarcado/testbench/SistemaEmbarcado_tb/simulation/submodules/altera_reset_synchronizer.v|-work|rst_controller|
!i113 1
R5
R6
