<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › mfd › wm831x-irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>wm831x-irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * wm831x-irq.c  --  Interrupt controller support for Wolfson WM831x PMICs</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2009 Wolfson Microelectronics PLC.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Mark Brown &lt;broonie@opensource.wolfsonmicro.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/i2c.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/core.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irqdomain.h&gt;</span>

<span class="cp">#include &lt;linux/mfd/wm831x/core.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/wm831x/pdata.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/wm831x/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/mfd/wm831x/irq.h&gt;</span>

<span class="cp">#include &lt;linux/delay.h&gt;</span>

<span class="k">struct</span> <span class="n">wm831x_irq_data</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">primary</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">wm831x_irq_data</span> <span class="n">wm831x_irqs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_TEMP_THW</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_TEMP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_TEMP_THW_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP1_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP2_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP3_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP4_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP5_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP6_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP7_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP8_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_9</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP9_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_10</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP10_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_11</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP11_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_12</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP12_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_13</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP13_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_14</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP14_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_15</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP15_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_GPIO_16</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_GP_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_GP16_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_ON</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_ON_PIN_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_ON_PIN_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_PPM_SYSLO</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_PPM_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_PPM_SYSLO_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_PPM_PWR_SRC</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_PPM_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_PPM_PWR_SRC_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_PPM_USB_CURR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_PPM_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_PPM_USB_CURR_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_WDOG_TO</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_WDOG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_WDOG_TO_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_RTC_PER</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_RTC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_RTC_PER_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_RTC_ALM</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_RTC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_RTC_ALM_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_CHG_BATT_HOT</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_CHG_BATT_HOT_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_CHG_BATT_COLD</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_CHG_BATT_COLD_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_CHG_BATT_FAIL</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_CHG_BATT_FAIL_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_CHG_OV</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_CHG_OV_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_CHG_END</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_CHG_END_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_CHG_TO</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_CHG_TO_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_CHG_MODE</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_CHG_MODE_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_CHG_START</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_CHG_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_CHG_START_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_TCHDATA</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_TCHDATA_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_TCHDATA_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_TCHPD</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_TCHPD_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_TCHPD_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_AUXADC_DATA</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_AUXADC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_AUXADC_DATA_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_AUXADC_DCOMP1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_AUXADC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_AUXADC_DCOMP1_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_AUXADC_DCOMP2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_AUXADC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_AUXADC_DCOMP2_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_AUXADC_DCOMP3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_AUXADC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_AUXADC_DCOMP3_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_AUXADC_DCOMP4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_AUXADC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_AUXADC_DCOMP4_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_CS1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_CS_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_CS1_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_CS2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_CS_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_CS2_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_HC_DC1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_HC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_HC_DC1_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_HC_DC2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_HC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_HC_DC2_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_LDO1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_LDO1_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_LDO2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_LDO2_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_LDO3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_LDO3_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_LDO4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_LDO4_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_LDO5</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_LDO5_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_LDO6</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_LDO6_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_LDO7</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_LDO7_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_LDO8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_LDO8_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_LDO9</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_LDO9_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_LDO10</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_LDO10_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_DC1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_DC1_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_DC2</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_DC2_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_DC3</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_DC3_EINT</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="n">WM831X_IRQ_UV_DC4</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">primary</span> <span class="o">=</span> <span class="n">WM831X_UV_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">WM831X_UV_DC4_EINT</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">irq_data_to_status_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">wm831x_irq_data</span> <span class="o">*</span><span class="n">irq_data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">WM831X_INTERRUPT_STATUS_1</span> <span class="o">-</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">wm831x_irq_data</span> <span class="o">*</span><span class="nf">irq_to_wm831x_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">wm831x</span> <span class="o">*</span><span class="n">wm831x</span><span class="p">,</span>
							<span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">&amp;</span><span class="n">wm831x_irqs</span><span class="p">[</span><span class="n">irq</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">wm831x_irq_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm831x</span> <span class="o">*</span><span class="n">wm831x</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">wm831x_irq_sync_unlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm831x</span> <span class="o">*</span><span class="n">wm831x</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_update</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_update</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">wm831x_set_bits</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span> <span class="n">WM831X_GPIO1_CONTROL</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
					<span class="n">WM831X_GPN_INT_MODE</span> <span class="o">|</span> <span class="n">WM831X_GPN_POL</span><span class="p">,</span>
					<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_update</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
			<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_update</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* If there&#39;s been a change in the mask write it back</span>
<span class="cm">		 * to the hardware. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">!=</span> <span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cache</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IRQ mask sync: %x = %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">WM831X_INTERRUPT_STATUS_1_MASK</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
				<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

			<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cache</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
			<span class="n">wm831x_reg_write</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span>
					 <span class="n">WM831X_INTERRUPT_STATUS_1_MASK</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
					 <span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">wm831x_irq_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm831x</span> <span class="o">*</span><span class="n">wm831x</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">wm831x_irq_data</span> <span class="o">*</span><span class="n">irq_data</span> <span class="o">=</span> <span class="n">irq_to_wm831x_irq</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span>
							     <span class="n">data</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">);</span>

	<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">wm831x_irq_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm831x</span> <span class="o">*</span><span class="n">wm831x</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">wm831x_irq_data</span> <span class="o">*</span><span class="n">irq_data</span> <span class="o">=</span> <span class="n">irq_to_wm831x_irq</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span>
							     <span class="n">data</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">);</span>

	<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]</span> <span class="o">|=</span> <span class="n">irq_data</span><span class="o">-&gt;</span><span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm831x_irq_set_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm831x</span> <span class="o">*</span><span class="n">wm831x</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">hwirq</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="n">WM831X_IRQ_GPIO_1</span> <span class="o">||</span> <span class="n">irq</span> <span class="o">&gt;</span> <span class="n">WM831X_IRQ_GPIO_11</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Ignore internal-only IRQs */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&gt;=</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">irq</span> <span class="o">&lt;</span> <span class="n">WM831X_NUM_IRQS</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Rebase the IRQ into the GPIO range so we&#39;ve got a sensible array</span>
<span class="cm">	 * index.</span>
<span class="cm">	 */</span>
	<span class="n">irq</span> <span class="o">-=</span> <span class="n">WM831X_IRQ_GPIO_1</span><span class="p">;</span>

	<span class="cm">/* We set the high bit to flag that we need an update; don&#39;t</span>
<span class="cm">	 * do the update here as we can be called with the bus lock</span>
<span class="cm">	 * held.</span>
<span class="cm">	 */</span>
	<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_level_low</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_level_high</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_BOTH</span>:
		<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_update</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x10000</span> <span class="o">|</span> <span class="n">WM831X_GPN_INT_MODE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_RISING</span>:
		<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_update</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x10000</span> <span class="o">|</span> <span class="n">WM831X_GPN_POL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span>:
		<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_update</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x10000</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_HIGH</span>:
		<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_update</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x10000</span> <span class="o">|</span> <span class="n">WM831X_GPN_POL</span><span class="p">;</span>
		<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_level_high</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IRQ_TYPE_LEVEL_LOW</span>:
		<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_update</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0x10000</span><span class="p">;</span>
		<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_level_low</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">wm831x_irq_chip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="s">&quot;wm831x&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bus_lock</span>		<span class="o">=</span> <span class="n">wm831x_irq_lock</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_bus_sync_unlock</span>	<span class="o">=</span> <span class="n">wm831x_irq_sync_unlock</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_disable</span>		<span class="o">=</span> <span class="n">wm831x_irq_disable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_enable</span>		<span class="o">=</span> <span class="n">wm831x_irq_enable</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>		<span class="o">=</span> <span class="n">wm831x_irq_set_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* The processing of the primary interrupt occurs in a thread so that</span>
<span class="cm"> * we can interact with the device over I2C or SPI. */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">wm831x_irq_thread</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm831x</span> <span class="o">*</span><span class="n">wm831x</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">primary</span><span class="p">,</span> <span class="n">status_addr</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status_regs</span><span class="p">[</span><span class="n">WM831X_NUM_IRQ_REGS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="kt">int</span> <span class="n">read</span><span class="p">[</span><span class="n">WM831X_NUM_IRQ_REGS</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span> <span class="p">};</span>
	<span class="kt">int</span> <span class="o">*</span><span class="n">status</span><span class="p">;</span>

	<span class="n">primary</span> <span class="o">=</span> <span class="n">wm831x_reg_read</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span> <span class="n">WM831X_SYSTEM_INTERRUPTS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">primary</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to read system interrupt: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">primary</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* The touch interrupts are visible in the primary register as</span>
<span class="cm">	 * an optimisation; open code this to avoid complicating the</span>
<span class="cm">	 * main handling loop and so we can also skip iterating the</span>
<span class="cm">	 * descriptors.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">primary</span> <span class="o">&amp;</span> <span class="n">WM831X_TCHPD_INT</span><span class="p">)</span>
		<span class="n">handle_nested_irq</span><span class="p">(</span><span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_domain</span><span class="p">,</span>
						   <span class="n">WM831X_IRQ_TCHPD</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">primary</span> <span class="o">&amp;</span> <span class="n">WM831X_TCHDATA_INT</span><span class="p">)</span>
		<span class="n">handle_nested_irq</span><span class="p">(</span><span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_domain</span><span class="p">,</span>
						   <span class="n">WM831X_IRQ_TCHDATA</span><span class="p">));</span>
	<span class="n">primary</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">WM831X_TCHDATA_EINT</span> <span class="o">|</span> <span class="n">WM831X_TCHPD_EINT</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm831x_irqs</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">wm831x_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">reg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">primary</span> <span class="o">&amp;</span> <span class="n">wm831x_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">primary</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">status</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">status_regs</span><span class="p">[</span><span class="n">offset</span><span class="p">];</span>

		<span class="cm">/* Hopefully there should only be one register to read</span>
<span class="cm">		 * each time otherwise we ought to do a block read. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">read</span><span class="p">[</span><span class="n">offset</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">status_addr</span> <span class="o">=</span> <span class="n">irq_data_to_status_reg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm831x_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

			<span class="o">*</span><span class="n">status</span> <span class="o">=</span> <span class="n">wm831x_reg_read</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span> <span class="n">status_addr</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">status</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
					<span class="s">&quot;Failed to read IRQ status: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="o">*</span><span class="n">status</span><span class="p">);</span>
				<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="n">read</span><span class="p">[</span><span class="n">offset</span><span class="p">]</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

			<span class="cm">/* Ignore any bits that we don&#39;t think are masked */</span>
			<span class="o">*</span><span class="n">status</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">offset</span><span class="p">];</span>

			<span class="cm">/* Acknowledge now so we don&#39;t miss</span>
<span class="cm">			 * notifications while we handle.</span>
<span class="cm">			 */</span>
			<span class="n">wm831x_reg_write</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span> <span class="n">status_addr</span><span class="p">,</span> <span class="o">*</span><span class="n">status</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">wm831x_irqs</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">mask</span><span class="p">)</span>
			<span class="n">handle_nested_irq</span><span class="p">(</span><span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_domain</span><span class="p">,</span>
							   <span class="n">i</span><span class="p">));</span>

		<span class="cm">/* Simulate an edge triggered IRQ by polling the input</span>
<span class="cm">		 * status.  This is sucky but improves interoperability.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">primary</span> <span class="o">==</span> <span class="n">WM831X_GP_INT</span> <span class="o">&amp;&amp;</span>
		    <span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_level_high</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="n">WM831X_IRQ_GPIO_1</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">wm831x_reg_read</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span> <span class="n">WM831X_GPIO_LEVEL</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&amp;</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">-</span> <span class="n">WM831X_IRQ_GPIO_1</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">handle_nested_irq</span><span class="p">(</span><span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_domain</span><span class="p">,</span>
								   <span class="n">i</span><span class="p">));</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">wm831x_reg_read</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span>
						      <span class="n">WM831X_GPIO_LEVEL</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">primary</span> <span class="o">==</span> <span class="n">WM831X_GP_INT</span> <span class="o">&amp;&amp;</span>
		    <span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">gpio_level_low</span><span class="p">[</span><span class="n">i</span> <span class="o">-</span> <span class="n">WM831X_IRQ_GPIO_1</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="n">wm831x_reg_read</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span> <span class="n">WM831X_GPIO_LEVEL</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ret</span> <span class="o">&amp;</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">-</span> <span class="n">WM831X_IRQ_GPIO_1</span><span class="p">)))</span> <span class="p">{</span>
				<span class="n">handle_nested_irq</span><span class="p">(</span><span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_domain</span><span class="p">,</span>
								   <span class="n">i</span><span class="p">));</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">wm831x_reg_read</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span>
						      <span class="n">WM831X_GPIO_LEVEL</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wm831x_irq_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">h</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span>
			  <span class="n">irq_hw_number_t</span> <span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">h</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">);</span>
	<span class="n">irq_set_chip_and_handler</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">wm831x_irq_chip</span><span class="p">,</span> <span class="n">handle_edge_irq</span><span class="p">);</span>
	<span class="n">irq_set_nested_thread</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="cm">/* ARM needs us to explicitly flag the IRQ as valid</span>
<span class="cm">	 * and will set them noprobe when we do so. */</span>
<span class="cp">#ifdef CONFIG_ARM</span>
	<span class="n">set_irq_flags</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">IRQF_VALID</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="n">irq_set_noprobe</span><span class="p">(</span><span class="n">virq</span><span class="p">);</span>
<span class="cp">#endif</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">wm831x_irq_domain_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span>	<span class="o">=</span> <span class="n">wm831x_irq_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate</span>	<span class="o">=</span> <span class="n">irq_domain_xlate_twocell</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="nf">wm831x_irq_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">wm831x</span> <span class="o">*</span><span class="n">wm831x</span><span class="p">,</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">wm831x_pdata</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">domain</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">,</span> <span class="n">irq_base</span><span class="p">;</span>

	<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">);</span>

	<span class="cm">/* Mask the individual interrupt sources */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cur</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xffff</span><span class="p">;</span>
		<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_masks_cache</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xffff</span><span class="p">;</span>
		<span class="n">wm831x_reg_write</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span> <span class="n">WM831X_INTERRUPT_STATUS_1_MASK</span> <span class="o">+</span> <span class="n">i</span><span class="p">,</span>
				 <span class="mh">0xffff</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Try to dynamically allocate IRQs if no base is specified */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">irq_base</span> <span class="o">=</span> <span class="n">irq_alloc_descs</span><span class="p">(</span><span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					   <span class="n">WM831X_NUM_IRQS</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">irq_base</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to allocate IRQs: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">irq_base</span><span class="p">);</span>
			<span class="n">irq_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">irq_base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq_base</span><span class="p">)</span>
		<span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_legacy</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">of_node</span><span class="p">,</span>
					       <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm831x_irqs</span><span class="p">),</span>
					       <span class="n">irq_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
					       <span class="o">&amp;</span><span class="n">wm831x_irq_domain_ops</span><span class="p">,</span>
					       <span class="n">wm831x</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_linear</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">of_node</span><span class="p">,</span>
					       <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">wm831x_irqs</span><span class="p">),</span>
					       <span class="o">&amp;</span><span class="n">wm831x_irq_domain_ops</span><span class="p">,</span>
					       <span class="n">wm831x</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">domain</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to allocate IRQ domain</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdata</span> <span class="o">&amp;&amp;</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_cmos</span><span class="p">)</span>
		<span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">i</span> <span class="o">=</span> <span class="n">WM831X_IRQ_OD</span><span class="p">;</span>

	<span class="n">wm831x_set_bits</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span> <span class="n">WM831X_IRQ_CONFIG</span><span class="p">,</span>
			<span class="n">WM831X_IRQ_OD</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

	<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq_domain</span> <span class="o">=</span> <span class="n">domain</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Try to flag /IRQ as a wake source; there are a number of</span>
<span class="cm">		 * unconditional wake sources in the PMIC so this isn&#39;t</span>
<span class="cm">		 * conditional but we don&#39;t actually care *too* much if it</span>
<span class="cm">		 * fails.</span>
<span class="cm">		 */</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">enable_irq_wake</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_warn</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				 <span class="s">&quot;Can&#39;t enable IRQ as wake source: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				 <span class="n">ret</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">request_threaded_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="n">wm831x_irq_thread</span><span class="p">,</span>
					   <span class="n">IRQF_TRIGGER_LOW</span> <span class="o">|</span> <span class="n">IRQF_ONESHOT</span><span class="p">,</span>
					   <span class="s">&quot;wm831x&quot;</span><span class="p">,</span> <span class="n">wm831x</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to request IRQ %d: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">irq</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			 <span class="s">&quot;No interrupt specified - functionality limited</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Enable top level interrupts, we mask at secondary level */</span>
	<span class="n">wm831x_reg_write</span><span class="p">(</span><span class="n">wm831x</span><span class="p">,</span> <span class="n">WM831X_SYSTEM_INTERRUPTS_MASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">wm831x_irq_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">wm831x</span> <span class="o">*</span><span class="n">wm831x</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">)</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">wm831x</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">wm831x</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
