INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/control_unit_dcdr_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_DCDR
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/control_unit_fsm_v_1_07.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Digital Design Project/CPE233_PC+Memory/CPE233_PC+Memory.srcs/sources_1/imports/Downloads/otter_memory_v1_06.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/imports/Downloads/reg_file_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Code/Digital Design Project/CPE233_Project_6/CPE233_Project_6.srcs/sources_1/imports/Downloads/Exp6_OTTER_Wrapper_v1_02.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OTTER_Wrapper
