// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "01/25/2025 21:30:54"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module triStateBus (
	inData,
	dataBus,
	enbIn,
	enbA,
	enbB,
	enbC,
	enbD,
	ldA,
	ldB,
	ldC,
	ldD,
	enbAdd1,
	enbAdd2,
	enbAdd3,
	enbBusA1,
	enbBusA2,
	enbBusA3,
	reset,
	clock);
input 	[15:0] inData;
output 	[15:0] dataBus;
input 	enbIn;
input 	enbA;
input 	enbB;
input 	enbC;
input 	enbD;
input 	ldA;
input 	ldB;
input 	ldC;
input 	ldD;
input 	enbAdd1;
input 	enbAdd2;
input 	enbAdd3;
input 	enbBusA1;
input 	enbBusA2;
input 	enbBusA3;
input 	reset;
input 	clock;

// Design Ports Information
// dataBus[0]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[1]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[2]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[3]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[4]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[5]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[6]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[7]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[8]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[9]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[10]	=>  Location: PIN_E3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[11]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[12]	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[13]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[14]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataBus[15]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[0]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enbA	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enbIn	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enbB	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enbC	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enbD	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enbBusA1	=>  Location: PIN_E4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enbBusA2	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enbBusA3	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[1]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[2]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[3]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[5]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[6]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[7]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[8]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[9]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[10]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[11]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[12]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[13]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[14]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// inData[15]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ldA	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ldC	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ldB	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enbAdd1	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ldD	=>  Location: PIN_F5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enbAdd3	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enbAdd2	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \dataBus[0]~output_o ;
wire \dataBus[1]~output_o ;
wire \dataBus[2]~output_o ;
wire \dataBus[3]~output_o ;
wire \dataBus[4]~output_o ;
wire \dataBus[5]~output_o ;
wire \dataBus[6]~output_o ;
wire \dataBus[7]~output_o ;
wire \dataBus[8]~output_o ;
wire \dataBus[9]~output_o ;
wire \dataBus[10]~output_o ;
wire \dataBus[11]~output_o ;
wire \dataBus[12]~output_o ;
wire \dataBus[13]~output_o ;
wire \dataBus[14]~output_o ;
wire \dataBus[15]~output_o ;
wire \enbBusA3~input_o ;
wire \enbBusA2~input_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \dataBus[0]~input_o ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \ldD~input_o ;
wire \ldC~input_o ;
wire \Adder3|output_value[0]~16_combout ;
wire \enbAdd3~input_o ;
wire \ldB~input_o ;
wire \Adder2|output_value[0]~16_combout ;
wire \Adder2|output_value[0]~feeder_combout ;
wire \enbAdd2~input_o ;
wire \triBufIn|buffOut[0]~19_combout ;
wire \inData[0]~input_o ;
wire \enbIn~input_o ;
wire \ldA~input_o ;
wire \enbA~input_o ;
wire \triBufIn|buffOut[0]~16_combout ;
wire \enbBusA1~input_o ;
wire \Adder1|output_value[0]~16_combout ;
wire \enbAdd1~input_o ;
wire \enbD~input_o ;
wire \triBufIn|buffOut[0]~18_combout ;
wire \enbB~input_o ;
wire \enbC~input_o ;
wire \triBufIn|buffOut[0]~17_combout ;
wire \triBufIn|buffOut[0]~20_combout ;
wire \triBufIn|buffOut[0]~21_combout ;
wire \triBufIn|buffOut[0]~22_combout ;
wire \triBufIn|buffOut[0]~23_combout ;
wire \dataBus[1]~input_o ;
wire \triBufIn|buffOut[1]~25_combout ;
wire \Adder3|output_value[0]~17 ;
wire \Adder3|output_value[1]~18_combout ;
wire \Adder2|output_value[0]~17 ;
wire \Adder2|output_value[1]~18_combout ;
wire \Adder2|output_value[1]~feeder_combout ;
wire \triBufIn|buffOut[1]~27_combout ;
wire \Adder1|output_value[0]~17 ;
wire \Adder1|output_value[1]~18_combout ;
wire \triBufIn|buffOut[1]~26_combout ;
wire \inData[1]~input_o ;
wire \triBufIn|buffOut[1]~24_combout ;
wire \triBufIn|buffOut[1]~28_combout ;
wire \dataBus[2]~input_o ;
wire \Adder2|output_value[1]~19 ;
wire \Adder2|output_value[2]~20_combout ;
wire \Adder3|output_value[1]~19 ;
wire \Adder3|output_value[2]~20_combout ;
wire \triBufIn|buffOut[2]~32_combout ;
wire \Adder1|output_value[1]~19 ;
wire \Adder1|output_value[2]~20_combout ;
wire \triBufIn|buffOut[2]~31_combout ;
wire \inData[2]~input_o ;
wire \triBufIn|buffOut[2]~29_combout ;
wire \triBufIn|buffOut[2]~30_combout ;
wire \triBufIn|buffOut[2]~33_combout ;
wire \dataBus[3]~input_o ;
wire \triBufIn|buffOut[3]~35_combout ;
wire \regD|data[3]~feeder_combout ;
wire \Adder1|output_value[2]~21 ;
wire \Adder1|output_value[3]~22_combout ;
wire \triBufIn|buffOut[3]~36_combout ;
wire \inData[3]~input_o ;
wire \triBufIn|buffOut[3]~34_combout ;
wire \Adder2|output_value[2]~21 ;
wire \Adder2|output_value[3]~22_combout ;
wire \Adder3|output_value[2]~21 ;
wire \Adder3|output_value[3]~22_combout ;
wire \triBufIn|buffOut[3]~37_combout ;
wire \triBufIn|buffOut[3]~38_combout ;
wire \dataBus[4]~input_o ;
wire \Adder2|output_value[3]~23 ;
wire \Adder2|output_value[4]~24_combout ;
wire \Adder3|output_value[3]~23 ;
wire \Adder3|output_value[4]~24_combout ;
wire \triBufIn|buffOut[4]~42_combout ;
wire \Adder1|output_value[3]~23 ;
wire \Adder1|output_value[4]~24_combout ;
wire \triBufIn|buffOut[4]~41_combout ;
wire \triBufIn|buffOut[4]~40_combout ;
wire \inData[4]~input_o ;
wire \triBufIn|buffOut[4]~39_combout ;
wire \triBufIn|buffOut[4]~43_combout ;
wire \dataBus[5]~input_o ;
wire \regD|data[5]~feeder_combout ;
wire \Adder1|output_value[4]~25 ;
wire \Adder1|output_value[5]~26_combout ;
wire \triBufIn|buffOut[5]~46_combout ;
wire \Adder2|output_value[4]~25 ;
wire \Adder2|output_value[5]~26_combout ;
wire \Adder3|output_value[4]~25 ;
wire \Adder3|output_value[5]~26_combout ;
wire \triBufIn|buffOut[5]~47_combout ;
wire \inData[5]~input_o ;
wire \triBufIn|buffOut[5]~44_combout ;
wire \triBufIn|buffOut[5]~45_combout ;
wire \triBufIn|buffOut[5]~48_combout ;
wire \dataBus[6]~input_o ;
wire \Adder1|output_value[5]~27 ;
wire \Adder1|output_value[6]~28_combout ;
wire \triBufIn|buffOut[6]~51_combout ;
wire \triBufIn|buffOut[6]~50_combout ;
wire \inData[6]~input_o ;
wire \triBufIn|buffOut[6]~49_combout ;
wire \Adder2|output_value[5]~27 ;
wire \Adder2|output_value[6]~28_combout ;
wire \Adder3|output_value[5]~27 ;
wire \Adder3|output_value[6]~28_combout ;
wire \triBufIn|buffOut[6]~52_combout ;
wire \triBufIn|buffOut[6]~53_combout ;
wire \dataBus[7]~input_o ;
wire \inData[7]~input_o ;
wire \triBufIn|buffOut[7]~54_combout ;
wire \triBufIn|buffOut[7]~55_combout ;
wire \Adder2|output_value[6]~29 ;
wire \Adder2|output_value[7]~30_combout ;
wire \Adder3|output_value[6]~29 ;
wire \Adder3|output_value[7]~30_combout ;
wire \triBufIn|buffOut[7]~57_combout ;
wire \Adder1|output_value[6]~29 ;
wire \Adder1|output_value[7]~30_combout ;
wire \triBufIn|buffOut[7]~56_combout ;
wire \triBufIn|buffOut[7]~58_combout ;
wire \dataBus[8]~input_o ;
wire \triBufIn|buffOut[8]~60_combout ;
wire \inData[8]~input_o ;
wire \triBufIn|buffOut[8]~59_combout ;
wire \Adder3|output_value[7]~31 ;
wire \Adder3|output_value[8]~32_combout ;
wire \Adder2|output_value[7]~31 ;
wire \Adder2|output_value[8]~32_combout ;
wire \triBufIn|buffOut[8]~62_combout ;
wire \Adder1|output_value[7]~31 ;
wire \Adder1|output_value[8]~32_combout ;
wire \triBufIn|buffOut[8]~61_combout ;
wire \triBufIn|buffOut[8]~63_combout ;
wire \dataBus[9]~input_o ;
wire \Adder1|output_value[8]~33 ;
wire \Adder1|output_value[9]~34_combout ;
wire \triBufIn|buffOut[9]~66_combout ;
wire \inData[9]~input_o ;
wire \triBufIn|buffOut[9]~64_combout ;
wire \Adder3|output_value[8]~33 ;
wire \Adder3|output_value[9]~34_combout ;
wire \Adder2|output_value[8]~33 ;
wire \Adder2|output_value[9]~34_combout ;
wire \triBufIn|buffOut[9]~67_combout ;
wire \triBufIn|buffOut[9]~65_combout ;
wire \triBufIn|buffOut[9]~68_combout ;
wire \dataBus[10]~input_o ;
wire \triBufIn|buffOut[10]~70_combout ;
wire \Adder1|output_value[9]~35 ;
wire \Adder1|output_value[10]~36_combout ;
wire \triBufIn|buffOut[10]~71_combout ;
wire \inData[10]~input_o ;
wire \triBufIn|buffOut[10]~69_combout ;
wire \Adder2|output_value[9]~35 ;
wire \Adder2|output_value[10]~36_combout ;
wire \Adder3|output_value[9]~35 ;
wire \Adder3|output_value[10]~36_combout ;
wire \triBufIn|buffOut[10]~72_combout ;
wire \triBufIn|buffOut[10]~73_combout ;
wire \dataBus[11]~input_o ;
wire \regC|data[11]~feeder_combout ;
wire \Adder3|output_value[10]~37 ;
wire \Adder3|output_value[11]~38_combout ;
wire \Adder2|output_value[10]~37 ;
wire \Adder2|output_value[11]~38_combout ;
wire \triBufIn|buffOut[11]~77_combout ;
wire \triBufIn|buffOut[11]~75_combout ;
wire \Adder1|output_value[10]~37 ;
wire \Adder1|output_value[11]~38_combout ;
wire \triBufIn|buffOut[11]~76_combout ;
wire \inData[11]~input_o ;
wire \triBufIn|buffOut[11]~74_combout ;
wire \triBufIn|buffOut[11]~78_combout ;
wire \inData[12]~input_o ;
wire \dataBus[12]~input_o ;
wire \triBufIn|buffOut[12]~79_combout ;
wire \regC|data[12]~feeder_combout ;
wire \Adder1|output_value[11]~39 ;
wire \Adder1|output_value[12]~40_combout ;
wire \triBufIn|buffOut[12]~81_combout ;
wire \Adder2|output_value[11]~39 ;
wire \Adder2|output_value[12]~40_combout ;
wire \Adder3|output_value[11]~39 ;
wire \Adder3|output_value[12]~40_combout ;
wire \triBufIn|buffOut[12]~82_combout ;
wire \triBufIn|buffOut[12]~80_combout ;
wire \triBufIn|buffOut[12]~83_combout ;
wire \dataBus[13]~input_o ;
wire \regC|data[13]~feeder_combout ;
wire \triBufIn|buffOut[13]~85_combout ;
wire \inData[13]~input_o ;
wire \triBufIn|buffOut[13]~84_combout ;
wire \Adder3|output_value[12]~41 ;
wire \Adder3|output_value[13]~42_combout ;
wire \Adder2|output_value[12]~41 ;
wire \Adder2|output_value[13]~42_combout ;
wire \triBufIn|buffOut[13]~87_combout ;
wire \Adder1|output_value[12]~41 ;
wire \Adder1|output_value[13]~42_combout ;
wire \triBufIn|buffOut[13]~86_combout ;
wire \triBufIn|buffOut[13]~88_combout ;
wire \dataBus[14]~input_o ;
wire \Adder2|output_value[13]~43 ;
wire \Adder2|output_value[14]~44_combout ;
wire \regC|data[14]~feeder_combout ;
wire \Adder3|output_value[13]~43 ;
wire \Adder3|output_value[14]~44_combout ;
wire \triBufIn|buffOut[14]~92_combout ;
wire \Adder1|output_value[13]~43 ;
wire \Adder1|output_value[14]~44_combout ;
wire \triBufIn|buffOut[14]~91_combout ;
wire \triBufIn|buffOut[14]~90_combout ;
wire \inData[14]~input_o ;
wire \triBufIn|buffOut[14]~89_combout ;
wire \triBufIn|buffOut[14]~93_combout ;
wire \dataBus[15]~input_o ;
wire \inData[15]~input_o ;
wire \triBufIn|buffOut[15]~94_combout ;
wire \Adder1|output_value[14]~45 ;
wire \Adder1|output_value[15]~46_combout ;
wire \triBufIn|buffOut[15]~96_combout ;
wire \Adder2|output_value[14]~45 ;
wire \Adder2|output_value[15]~46_combout ;
wire \Adder3|output_value[14]~45 ;
wire \Adder3|output_value[15]~46_combout ;
wire \triBufIn|buffOut[15]~97_combout ;
wire \triBufIn|buffOut[15]~95_combout ;
wire \triBufIn|buffOut[15]~98_combout ;
wire [16:0] \Adder1|output_value ;
wire [16:0] \Adder3|output_value ;
wire [16:0] \Adder2|output_value ;
wire [15:0] \regA|data ;
wire [15:0] \regC|data ;
wire [15:0] \regB|data ;
wire [15:0] \regD|data ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N23
fiftyfivenm_io_obuf \dataBus[0]~output (
	.i(\triBufIn|buffOut[0]~20_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[0]~output .bus_hold = "false";
defparam \dataBus[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N9
fiftyfivenm_io_obuf \dataBus[1]~output (
	.i(\triBufIn|buffOut[1]~28_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[1]~output .bus_hold = "false";
defparam \dataBus[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N16
fiftyfivenm_io_obuf \dataBus[2]~output (
	.i(\triBufIn|buffOut[2]~33_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[2]~output .bus_hold = "false";
defparam \dataBus[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
fiftyfivenm_io_obuf \dataBus[3]~output (
	.i(\triBufIn|buffOut[3]~38_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[3]~output .bus_hold = "false";
defparam \dataBus[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N9
fiftyfivenm_io_obuf \dataBus[4]~output (
	.i(\triBufIn|buffOut[4]~43_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[4]~output .bus_hold = "false";
defparam \dataBus[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N23
fiftyfivenm_io_obuf \dataBus[5]~output (
	.i(\triBufIn|buffOut[5]~48_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[5]~output .bus_hold = "false";
defparam \dataBus[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N16
fiftyfivenm_io_obuf \dataBus[6]~output (
	.i(\triBufIn|buffOut[6]~53_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[6]~output .bus_hold = "false";
defparam \dataBus[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y36_N2
fiftyfivenm_io_obuf \dataBus[7]~output (
	.i(\triBufIn|buffOut[7]~58_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[7]~output .bus_hold = "false";
defparam \dataBus[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
fiftyfivenm_io_obuf \dataBus[8]~output (
	.i(\triBufIn|buffOut[8]~63_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[8]~output .bus_hold = "false";
defparam \dataBus[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N23
fiftyfivenm_io_obuf \dataBus[9]~output (
	.i(\triBufIn|buffOut[9]~68_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[9]~output .bus_hold = "false";
defparam \dataBus[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N9
fiftyfivenm_io_obuf \dataBus[10]~output (
	.i(\triBufIn|buffOut[10]~73_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[10]~output .bus_hold = "false";
defparam \dataBus[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
fiftyfivenm_io_obuf \dataBus[11]~output (
	.i(\triBufIn|buffOut[11]~78_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[11]~output .bus_hold = "false";
defparam \dataBus[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N23
fiftyfivenm_io_obuf \dataBus[12]~output (
	.i(\triBufIn|buffOut[12]~83_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[12]~output .bus_hold = "false";
defparam \dataBus[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N16
fiftyfivenm_io_obuf \dataBus[13]~output (
	.i(\triBufIn|buffOut[13]~88_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[13]~output .bus_hold = "false";
defparam \dataBus[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
fiftyfivenm_io_obuf \dataBus[14]~output (
	.i(\triBufIn|buffOut[14]~93_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[14]~output .bus_hold = "false";
defparam \dataBus[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
fiftyfivenm_io_obuf \dataBus[15]~output (
	.i(\triBufIn|buffOut[15]~98_combout ),
	.oe(\triBufIn|buffOut[0]~23_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\dataBus[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \dataBus[15]~output .bus_hold = "false";
defparam \dataBus[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N1
fiftyfivenm_io_ibuf \enbBusA3~input (
	.i(enbBusA3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\enbBusA3~input_o ));
// synopsys translate_off
defparam \enbBusA3~input .bus_hold = "false";
defparam \enbBusA3~input .listen_to_nsleep_signal = "false";
defparam \enbBusA3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N8
fiftyfivenm_io_ibuf \enbBusA2~input (
	.i(enbBusA2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\enbBusA2~input_o ));
// synopsys translate_off
defparam \enbBusA2~input .bus_hold = "false";
defparam \enbBusA2~input .listen_to_nsleep_signal = "false";
defparam \enbBusA2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .listen_to_nsleep_signal = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N22
fiftyfivenm_io_ibuf \dataBus[0]~input (
	.i(dataBus[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[0]~input_o ));
// synopsys translate_off
defparam \dataBus[0]~input .bus_hold = "false";
defparam \dataBus[0]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .listen_to_nsleep_signal = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y37_N15
fiftyfivenm_io_ibuf \ldD~input (
	.i(ldD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ldD~input_o ));
// synopsys translate_off
defparam \ldD~input .bus_hold = "false";
defparam \ldD~input .listen_to_nsleep_signal = "false";
defparam \ldD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X7_Y35_N3
dffeas \regD|data[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[0]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[0] .is_wysiwyg = "true";
defparam \regD|data[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N1
fiftyfivenm_io_ibuf \ldC~input (
	.i(ldC),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ldC~input_o ));
// synopsys translate_off
defparam \ldC~input .bus_hold = "false";
defparam \ldC~input .listen_to_nsleep_signal = "false";
defparam \ldC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y35_N15
dffeas \regC|data[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[0]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[0] .is_wysiwyg = "true";
defparam \regC|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N0
fiftyfivenm_lcell_comb \Adder3|output_value[0]~16 (
// Equation(s):
// \Adder3|output_value[0]~16_combout  = (\regD|data [0] & (\regC|data [0] $ (VCC))) # (!\regD|data [0] & (\regC|data [0] & VCC))
// \Adder3|output_value[0]~17  = CARRY((\regD|data [0] & \regC|data [0]))

	.dataa(\regD|data [0]),
	.datab(\regC|data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Adder3|output_value[0]~16_combout ),
	.cout(\Adder3|output_value[0]~17 ));
// synopsys translate_off
defparam \Adder3|output_value[0]~16 .lut_mask = 16'h6688;
defparam \Adder3|output_value[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N1
fiftyfivenm_io_ibuf \enbAdd3~input (
	.i(enbAdd3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\enbAdd3~input_o ));
// synopsys translate_off
defparam \enbAdd3~input .bus_hold = "false";
defparam \enbAdd3~input .listen_to_nsleep_signal = "false";
defparam \enbAdd3~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X9_Y35_N1
dffeas \Adder3|output_value[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[0]~16_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[0] .is_wysiwyg = "true";
defparam \Adder3|output_value[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N1
fiftyfivenm_io_ibuf \ldB~input (
	.i(ldB),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ldB~input_o ));
// synopsys translate_off
defparam \ldB~input .bus_hold = "false";
defparam \ldB~input .listen_to_nsleep_signal = "false";
defparam \ldB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y35_N5
dffeas \regB|data[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[0]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[0] .is_wysiwyg = "true";
defparam \regB|data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N0
fiftyfivenm_lcell_comb \Adder2|output_value[0]~16 (
// Equation(s):
// \Adder2|output_value[0]~16_combout  = (\regB|data [0] & (\regD|data [0] $ (VCC))) # (!\regB|data [0] & (\regD|data [0] & VCC))
// \Adder2|output_value[0]~17  = CARRY((\regB|data [0] & \regD|data [0]))

	.dataa(\regB|data [0]),
	.datab(\regD|data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Adder2|output_value[0]~16_combout ),
	.cout(\Adder2|output_value[0]~17 ));
// synopsys translate_off
defparam \Adder2|output_value[0]~16 .lut_mask = 16'h6688;
defparam \Adder2|output_value[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y35_N4
fiftyfivenm_lcell_comb \Adder2|output_value[0]~feeder (
// Equation(s):
// \Adder2|output_value[0]~feeder_combout  = \Adder2|output_value[0]~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Adder2|output_value[0]~16_combout ),
	.cin(gnd),
	.combout(\Adder2|output_value[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Adder2|output_value[0]~feeder .lut_mask = 16'hFF00;
defparam \Adder2|output_value[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y29_N8
fiftyfivenm_io_ibuf \enbAdd2~input (
	.i(enbAdd2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\enbAdd2~input_o ));
// synopsys translate_off
defparam \enbAdd2~input .bus_hold = "false";
defparam \enbAdd2~input .listen_to_nsleep_signal = "false";
defparam \enbAdd2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X2_Y35_N5
dffeas \Adder2|output_value[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[0] .is_wysiwyg = "true";
defparam \Adder2|output_value[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N12
fiftyfivenm_lcell_comb \triBufIn|buffOut[0]~19 (
// Equation(s):
// \triBufIn|buffOut[0]~19_combout  = (\enbBusA3~input_o  & (\Adder3|output_value [0] & ((\Adder2|output_value [0]) # (!\enbBusA2~input_o )))) # (!\enbBusA3~input_o  & (((\Adder2|output_value [0])) # (!\enbBusA2~input_o )))

	.dataa(\enbBusA3~input_o ),
	.datab(\enbBusA2~input_o ),
	.datac(\Adder3|output_value [0]),
	.datad(\Adder2|output_value [0]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[0]~19 .lut_mask = 16'hF531;
defparam \triBufIn|buffOut[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N8
fiftyfivenm_io_ibuf \inData[0]~input (
	.i(inData[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[0]~input_o ));
// synopsys translate_off
defparam \inData[0]~input .bus_hold = "false";
defparam \inData[0]~input .listen_to_nsleep_signal = "false";
defparam \inData[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N15
fiftyfivenm_io_ibuf \enbIn~input (
	.i(enbIn),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\enbIn~input_o ));
// synopsys translate_off
defparam \enbIn~input .bus_hold = "false";
defparam \enbIn~input .listen_to_nsleep_signal = "false";
defparam \enbIn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N22
fiftyfivenm_io_ibuf \ldA~input (
	.i(ldA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ldA~input_o ));
// synopsys translate_off
defparam \ldA~input .bus_hold = "false";
defparam \ldA~input .listen_to_nsleep_signal = "false";
defparam \ldA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y35_N5
dffeas \regA|data[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[0]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[0] .is_wysiwyg = "true";
defparam \regA|data[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y39_N15
fiftyfivenm_io_ibuf \enbA~input (
	.i(enbA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\enbA~input_o ));
// synopsys translate_off
defparam \enbA~input .bus_hold = "false";
defparam \enbA~input .listen_to_nsleep_signal = "false";
defparam \enbA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N4
fiftyfivenm_lcell_comb \triBufIn|buffOut[0]~16 (
// Equation(s):
// \triBufIn|buffOut[0]~16_combout  = (\inData[0]~input_o  & (((\regA|data [0]) # (!\enbA~input_o )))) # (!\inData[0]~input_o  & (!\enbIn~input_o  & ((\regA|data [0]) # (!\enbA~input_o ))))

	.dataa(\inData[0]~input_o ),
	.datab(\enbIn~input_o ),
	.datac(\regA|data [0]),
	.datad(\enbA~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[0]~16 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y37_N1
fiftyfivenm_io_ibuf \enbBusA1~input (
	.i(enbBusA1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\enbBusA1~input_o ));
// synopsys translate_off
defparam \enbBusA1~input .bus_hold = "false";
defparam \enbBusA1~input .listen_to_nsleep_signal = "false";
defparam \enbBusA1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N0
fiftyfivenm_lcell_comb \Adder1|output_value[0]~16 (
// Equation(s):
// \Adder1|output_value[0]~16_combout  = (\regC|data [0] & (\regA|data [0] $ (VCC))) # (!\regC|data [0] & (\regA|data [0] & VCC))
// \Adder1|output_value[0]~17  = CARRY((\regC|data [0] & \regA|data [0]))

	.dataa(\regC|data [0]),
	.datab(\regA|data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Adder1|output_value[0]~16_combout ),
	.cout(\Adder1|output_value[0]~17 ));
// synopsys translate_off
defparam \Adder1|output_value[0]~16 .lut_mask = 16'h6688;
defparam \Adder1|output_value[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y39_N8
fiftyfivenm_io_ibuf \enbAdd1~input (
	.i(enbAdd1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\enbAdd1~input_o ));
// synopsys translate_off
defparam \enbAdd1~input .bus_hold = "false";
defparam \enbAdd1~input .listen_to_nsleep_signal = "false";
defparam \enbAdd1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y35_N1
dffeas \Adder1|output_value[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[0]~16_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[0] .is_wysiwyg = "true";
defparam \Adder1|output_value[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N1
fiftyfivenm_io_ibuf \enbD~input (
	.i(enbD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\enbD~input_o ));
// synopsys translate_off
defparam \enbD~input .bus_hold = "false";
defparam \enbD~input .listen_to_nsleep_signal = "false";
defparam \enbD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N30
fiftyfivenm_lcell_comb \triBufIn|buffOut[0]~18 (
// Equation(s):
// \triBufIn|buffOut[0]~18_combout  = (\regD|data [0] & (((\Adder1|output_value [0])) # (!\enbBusA1~input_o ))) # (!\regD|data [0] & (!\enbD~input_o  & ((\Adder1|output_value [0]) # (!\enbBusA1~input_o ))))

	.dataa(\regD|data [0]),
	.datab(\enbBusA1~input_o ),
	.datac(\Adder1|output_value [0]),
	.datad(\enbD~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[0]~18 .lut_mask = 16'hA2F3;
defparam \triBufIn|buffOut[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N8
fiftyfivenm_io_ibuf \enbB~input (
	.i(enbB),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\enbB~input_o ));
// synopsys translate_off
defparam \enbB~input .bus_hold = "false";
defparam \enbB~input .listen_to_nsleep_signal = "false";
defparam \enbB~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y26_N22
fiftyfivenm_io_ibuf \enbC~input (
	.i(enbC),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\enbC~input_o ));
// synopsys translate_off
defparam \enbC~input .bus_hold = "false";
defparam \enbC~input .listen_to_nsleep_signal = "false";
defparam \enbC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N4
fiftyfivenm_lcell_comb \triBufIn|buffOut[0]~17 (
// Equation(s):
// \triBufIn|buffOut[0]~17_combout  = (\enbB~input_o  & (\regB|data [0] & ((\regC|data [0]) # (!\enbC~input_o )))) # (!\enbB~input_o  & ((\regC|data [0]) # ((!\enbC~input_o ))))

	.dataa(\enbB~input_o ),
	.datab(\regC|data [0]),
	.datac(\regB|data [0]),
	.datad(\enbC~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[0]~17 .lut_mask = 16'hC4F5;
defparam \triBufIn|buffOut[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N26
fiftyfivenm_lcell_comb \triBufIn|buffOut[0]~20 (
// Equation(s):
// \triBufIn|buffOut[0]~20_combout  = (\triBufIn|buffOut[0]~19_combout  & (\triBufIn|buffOut[0]~16_combout  & (\triBufIn|buffOut[0]~18_combout  & \triBufIn|buffOut[0]~17_combout )))

	.dataa(\triBufIn|buffOut[0]~19_combout ),
	.datab(\triBufIn|buffOut[0]~16_combout ),
	.datac(\triBufIn|buffOut[0]~18_combout ),
	.datad(\triBufIn|buffOut[0]~17_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[0]~20 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N18
fiftyfivenm_lcell_comb \triBufIn|buffOut[0]~21 (
// Equation(s):
// \triBufIn|buffOut[0]~21_combout  = (\enbB~input_o ) # ((\enbC~input_o ) # ((\enbIn~input_o ) # (\enbA~input_o )))

	.dataa(\enbB~input_o ),
	.datab(\enbC~input_o ),
	.datac(\enbIn~input_o ),
	.datad(\enbA~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[0]~21 .lut_mask = 16'hFFFE;
defparam \triBufIn|buffOut[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N0
fiftyfivenm_lcell_comb \triBufIn|buffOut[0]~22 (
// Equation(s):
// \triBufIn|buffOut[0]~22_combout  = (\enbBusA3~input_o ) # ((\enbBusA1~input_o ) # ((\enbBusA2~input_o ) # (\enbD~input_o )))

	.dataa(\enbBusA3~input_o ),
	.datab(\enbBusA1~input_o ),
	.datac(\enbBusA2~input_o ),
	.datad(\enbD~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[0]~22 .lut_mask = 16'hFFFE;
defparam \triBufIn|buffOut[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y35_N16
fiftyfivenm_lcell_comb \triBufIn|buffOut[0]~23 (
// Equation(s):
// \triBufIn|buffOut[0]~23_combout  = (\triBufIn|buffOut[0]~21_combout ) # (\triBufIn|buffOut[0]~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\triBufIn|buffOut[0]~21_combout ),
	.datad(\triBufIn|buffOut[0]~22_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[0]~23 .lut_mask = 16'hFFF0;
defparam \triBufIn|buffOut[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N8
fiftyfivenm_io_ibuf \dataBus[1]~input (
	.i(dataBus[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[1]~input_o ));
// synopsys translate_off
defparam \dataBus[1]~input .bus_hold = "false";
defparam \dataBus[1]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y35_N31
dffeas \regC|data[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[1]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[1] .is_wysiwyg = "true";
defparam \regC|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y35_N17
dffeas \regB|data[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[1]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[1] .is_wysiwyg = "true";
defparam \regB|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N16
fiftyfivenm_lcell_comb \triBufIn|buffOut[1]~25 (
// Equation(s):
// \triBufIn|buffOut[1]~25_combout  = (\enbB~input_o  & (\regB|data [1] & ((\regC|data [1]) # (!\enbC~input_o )))) # (!\enbB~input_o  & ((\regC|data [1]) # ((!\enbC~input_o ))))

	.dataa(\enbB~input_o ),
	.datab(\regC|data [1]),
	.datac(\regB|data [1]),
	.datad(\enbC~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[1]~25 .lut_mask = 16'hC4F5;
defparam \triBufIn|buffOut[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y35_N23
dffeas \regD|data[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[1]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[1] .is_wysiwyg = "true";
defparam \regD|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N2
fiftyfivenm_lcell_comb \Adder3|output_value[1]~18 (
// Equation(s):
// \Adder3|output_value[1]~18_combout  = (\regC|data [1] & ((\regD|data [1] & (\Adder3|output_value[0]~17  & VCC)) # (!\regD|data [1] & (!\Adder3|output_value[0]~17 )))) # (!\regC|data [1] & ((\regD|data [1] & (!\Adder3|output_value[0]~17 )) # (!\regD|data 
// [1] & ((\Adder3|output_value[0]~17 ) # (GND)))))
// \Adder3|output_value[1]~19  = CARRY((\regC|data [1] & (!\regD|data [1] & !\Adder3|output_value[0]~17 )) # (!\regC|data [1] & ((!\Adder3|output_value[0]~17 ) # (!\regD|data [1]))))

	.dataa(\regC|data [1]),
	.datab(\regD|data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[0]~17 ),
	.combout(\Adder3|output_value[1]~18_combout ),
	.cout(\Adder3|output_value[1]~19 ));
// synopsys translate_off
defparam \Adder3|output_value[1]~18 .lut_mask = 16'h9617;
defparam \Adder3|output_value[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N3
dffeas \Adder3|output_value[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[1]~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[1] .is_wysiwyg = "true";
defparam \Adder3|output_value[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N2
fiftyfivenm_lcell_comb \Adder2|output_value[1]~18 (
// Equation(s):
// \Adder2|output_value[1]~18_combout  = (\regD|data [1] & ((\regB|data [1] & (\Adder2|output_value[0]~17  & VCC)) # (!\regB|data [1] & (!\Adder2|output_value[0]~17 )))) # (!\regD|data [1] & ((\regB|data [1] & (!\Adder2|output_value[0]~17 )) # (!\regB|data 
// [1] & ((\Adder2|output_value[0]~17 ) # (GND)))))
// \Adder2|output_value[1]~19  = CARRY((\regD|data [1] & (!\regB|data [1] & !\Adder2|output_value[0]~17 )) # (!\regD|data [1] & ((!\Adder2|output_value[0]~17 ) # (!\regB|data [1]))))

	.dataa(\regD|data [1]),
	.datab(\regB|data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[0]~17 ),
	.combout(\Adder2|output_value[1]~18_combout ),
	.cout(\Adder2|output_value[1]~19 ));
// synopsys translate_off
defparam \Adder2|output_value[1]~18 .lut_mask = 16'h9617;
defparam \Adder2|output_value[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N16
fiftyfivenm_lcell_comb \Adder2|output_value[1]~feeder (
// Equation(s):
// \Adder2|output_value[1]~feeder_combout  = \Adder2|output_value[1]~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Adder2|output_value[1]~18_combout ),
	.cin(gnd),
	.combout(\Adder2|output_value[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Adder2|output_value[1]~feeder .lut_mask = 16'hFF00;
defparam \Adder2|output_value[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y35_N17
dffeas \Adder2|output_value[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[1] .is_wysiwyg = "true";
defparam \Adder2|output_value[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N24
fiftyfivenm_lcell_comb \triBufIn|buffOut[1]~27 (
// Equation(s):
// \triBufIn|buffOut[1]~27_combout  = (\enbBusA3~input_o  & (\Adder3|output_value [1] & ((\Adder2|output_value [1]) # (!\enbBusA2~input_o )))) # (!\enbBusA3~input_o  & (((\Adder2|output_value [1])) # (!\enbBusA2~input_o )))

	.dataa(\enbBusA3~input_o ),
	.datab(\enbBusA2~input_o ),
	.datac(\Adder3|output_value [1]),
	.datad(\Adder2|output_value [1]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[1]~27 .lut_mask = 16'hF531;
defparam \triBufIn|buffOut[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y35_N13
dffeas \regA|data[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[1]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[1] .is_wysiwyg = "true";
defparam \regA|data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N2
fiftyfivenm_lcell_comb \Adder1|output_value[1]~18 (
// Equation(s):
// \Adder1|output_value[1]~18_combout  = (\regC|data [1] & ((\regA|data [1] & (\Adder1|output_value[0]~17  & VCC)) # (!\regA|data [1] & (!\Adder1|output_value[0]~17 )))) # (!\regC|data [1] & ((\regA|data [1] & (!\Adder1|output_value[0]~17 )) # (!\regA|data 
// [1] & ((\Adder1|output_value[0]~17 ) # (GND)))))
// \Adder1|output_value[1]~19  = CARRY((\regC|data [1] & (!\regA|data [1] & !\Adder1|output_value[0]~17 )) # (!\regC|data [1] & ((!\Adder1|output_value[0]~17 ) # (!\regA|data [1]))))

	.dataa(\regC|data [1]),
	.datab(\regA|data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[0]~17 ),
	.combout(\Adder1|output_value[1]~18_combout ),
	.cout(\Adder1|output_value[1]~19 ));
// synopsys translate_off
defparam \Adder1|output_value[1]~18 .lut_mask = 16'h9617;
defparam \Adder1|output_value[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N3
dffeas \Adder1|output_value[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[1]~18_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[1] .is_wysiwyg = "true";
defparam \Adder1|output_value[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N22
fiftyfivenm_lcell_comb \triBufIn|buffOut[1]~26 (
// Equation(s):
// \triBufIn|buffOut[1]~26_combout  = (\Adder1|output_value [1] & (((\regD|data [1]) # (!\enbD~input_o )))) # (!\Adder1|output_value [1] & (!\enbBusA1~input_o  & ((\regD|data [1]) # (!\enbD~input_o ))))

	.dataa(\Adder1|output_value [1]),
	.datab(\enbBusA1~input_o ),
	.datac(\regD|data [1]),
	.datad(\enbD~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[1]~26 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X20_Y39_N1
fiftyfivenm_io_ibuf \inData[1]~input (
	.i(inData[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[1]~input_o ));
// synopsys translate_off
defparam \inData[1]~input .bus_hold = "false";
defparam \inData[1]~input .listen_to_nsleep_signal = "false";
defparam \inData[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y35_N12
fiftyfivenm_lcell_comb \triBufIn|buffOut[1]~24 (
// Equation(s):
// \triBufIn|buffOut[1]~24_combout  = (\enbA~input_o  & (\regA|data [1] & ((\inData[1]~input_o ) # (!\enbIn~input_o )))) # (!\enbA~input_o  & (((\inData[1]~input_o )) # (!\enbIn~input_o )))

	.dataa(\enbA~input_o ),
	.datab(\enbIn~input_o ),
	.datac(\regA|data [1]),
	.datad(\inData[1]~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[1]~24 .lut_mask = 16'hF531;
defparam \triBufIn|buffOut[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N2
fiftyfivenm_lcell_comb \triBufIn|buffOut[1]~28 (
// Equation(s):
// \triBufIn|buffOut[1]~28_combout  = (\triBufIn|buffOut[1]~25_combout  & (\triBufIn|buffOut[1]~27_combout  & (\triBufIn|buffOut[1]~26_combout  & \triBufIn|buffOut[1]~24_combout )))

	.dataa(\triBufIn|buffOut[1]~25_combout ),
	.datab(\triBufIn|buffOut[1]~27_combout ),
	.datac(\triBufIn|buffOut[1]~26_combout ),
	.datad(\triBufIn|buffOut[1]~24_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[1]~28 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N15
fiftyfivenm_io_ibuf \dataBus[2]~input (
	.i(dataBus[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[2]~input_o ));
// synopsys translate_off
defparam \dataBus[2]~input .bus_hold = "false";
defparam \dataBus[2]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y35_N21
dffeas \regB|data[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[2]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[2] .is_wysiwyg = "true";
defparam \regB|data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y35_N5
dffeas \regD|data[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[2]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[2] .is_wysiwyg = "true";
defparam \regD|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N4
fiftyfivenm_lcell_comb \Adder2|output_value[2]~20 (
// Equation(s):
// \Adder2|output_value[2]~20_combout  = ((\regB|data [2] $ (\regD|data [2] $ (!\Adder2|output_value[1]~19 )))) # (GND)
// \Adder2|output_value[2]~21  = CARRY((\regB|data [2] & ((\regD|data [2]) # (!\Adder2|output_value[1]~19 ))) # (!\regB|data [2] & (\regD|data [2] & !\Adder2|output_value[1]~19 )))

	.dataa(\regB|data [2]),
	.datab(\regD|data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[1]~19 ),
	.combout(\Adder2|output_value[2]~20_combout ),
	.cout(\Adder2|output_value[2]~21 ));
// synopsys translate_off
defparam \Adder2|output_value[2]~20 .lut_mask = 16'h698E;
defparam \Adder2|output_value[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N5
dffeas \Adder2|output_value[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[2]~20_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[2] .is_wysiwyg = "true";
defparam \Adder2|output_value[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y35_N31
dffeas \regC|data[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[2]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[2] .is_wysiwyg = "true";
defparam \regC|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N4
fiftyfivenm_lcell_comb \Adder3|output_value[2]~20 (
// Equation(s):
// \Adder3|output_value[2]~20_combout  = ((\regD|data [2] $ (\regC|data [2] $ (!\Adder3|output_value[1]~19 )))) # (GND)
// \Adder3|output_value[2]~21  = CARRY((\regD|data [2] & ((\regC|data [2]) # (!\Adder3|output_value[1]~19 ))) # (!\regD|data [2] & (\regC|data [2] & !\Adder3|output_value[1]~19 )))

	.dataa(\regD|data [2]),
	.datab(\regC|data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[1]~19 ),
	.combout(\Adder3|output_value[2]~20_combout ),
	.cout(\Adder3|output_value[2]~21 ));
// synopsys translate_off
defparam \Adder3|output_value[2]~20 .lut_mask = 16'h698E;
defparam \Adder3|output_value[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N5
dffeas \Adder3|output_value[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[2]~20_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[2] .is_wysiwyg = "true";
defparam \Adder3|output_value[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N6
fiftyfivenm_lcell_comb \triBufIn|buffOut[2]~32 (
// Equation(s):
// \triBufIn|buffOut[2]~32_combout  = (\Adder2|output_value [2] & (((\Adder3|output_value [2]) # (!\enbBusA3~input_o )))) # (!\Adder2|output_value [2] & (!\enbBusA2~input_o  & ((\Adder3|output_value [2]) # (!\enbBusA3~input_o ))))

	.dataa(\Adder2|output_value [2]),
	.datab(\enbBusA2~input_o ),
	.datac(\Adder3|output_value [2]),
	.datad(\enbBusA3~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[2]~32 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y35_N21
dffeas \regA|data[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[2]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[2] .is_wysiwyg = "true";
defparam \regA|data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N4
fiftyfivenm_lcell_comb \Adder1|output_value[2]~20 (
// Equation(s):
// \Adder1|output_value[2]~20_combout  = ((\regC|data [2] $ (\regA|data [2] $ (!\Adder1|output_value[1]~19 )))) # (GND)
// \Adder1|output_value[2]~21  = CARRY((\regC|data [2] & ((\regA|data [2]) # (!\Adder1|output_value[1]~19 ))) # (!\regC|data [2] & (\regA|data [2] & !\Adder1|output_value[1]~19 )))

	.dataa(\regC|data [2]),
	.datab(\regA|data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[1]~19 ),
	.combout(\Adder1|output_value[2]~20_combout ),
	.cout(\Adder1|output_value[2]~21 ));
// synopsys translate_off
defparam \Adder1|output_value[2]~20 .lut_mask = 16'h698E;
defparam \Adder1|output_value[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N5
dffeas \Adder1|output_value[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[2]~20_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[2] .is_wysiwyg = "true";
defparam \Adder1|output_value[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N4
fiftyfivenm_lcell_comb \triBufIn|buffOut[2]~31 (
// Equation(s):
// \triBufIn|buffOut[2]~31_combout  = (\Adder1|output_value [2] & (((\regD|data [2]) # (!\enbD~input_o )))) # (!\Adder1|output_value [2] & (!\enbBusA1~input_o  & ((\regD|data [2]) # (!\enbD~input_o ))))

	.dataa(\Adder1|output_value [2]),
	.datab(\enbBusA1~input_o ),
	.datac(\regD|data [2]),
	.datad(\enbD~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[2]~31 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N8
fiftyfivenm_io_ibuf \inData[2]~input (
	.i(inData[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[2]~input_o ));
// synopsys translate_off
defparam \inData[2]~input .bus_hold = "false";
defparam \inData[2]~input .listen_to_nsleep_signal = "false";
defparam \inData[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N20
fiftyfivenm_lcell_comb \triBufIn|buffOut[2]~29 (
// Equation(s):
// \triBufIn|buffOut[2]~29_combout  = (\inData[2]~input_o  & (((\regA|data [2]) # (!\enbA~input_o )))) # (!\inData[2]~input_o  & (!\enbIn~input_o  & ((\regA|data [2]) # (!\enbA~input_o ))))

	.dataa(\inData[2]~input_o ),
	.datab(\enbIn~input_o ),
	.datac(\regA|data [2]),
	.datad(\enbA~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[2]~29 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N20
fiftyfivenm_lcell_comb \triBufIn|buffOut[2]~30 (
// Equation(s):
// \triBufIn|buffOut[2]~30_combout  = (\regC|data [2] & (((\regB|data [2])) # (!\enbB~input_o ))) # (!\regC|data [2] & (!\enbC~input_o  & ((\regB|data [2]) # (!\enbB~input_o ))))

	.dataa(\regC|data [2]),
	.datab(\enbB~input_o ),
	.datac(\regB|data [2]),
	.datad(\enbC~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[2]~30 .lut_mask = 16'hA2F3;
defparam \triBufIn|buffOut[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N20
fiftyfivenm_lcell_comb \triBufIn|buffOut[2]~33 (
// Equation(s):
// \triBufIn|buffOut[2]~33_combout  = (\triBufIn|buffOut[2]~32_combout  & (\triBufIn|buffOut[2]~31_combout  & (\triBufIn|buffOut[2]~29_combout  & \triBufIn|buffOut[2]~30_combout )))

	.dataa(\triBufIn|buffOut[2]~32_combout ),
	.datab(\triBufIn|buffOut[2]~31_combout ),
	.datac(\triBufIn|buffOut[2]~29_combout ),
	.datad(\triBufIn|buffOut[2]~30_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[2]~33 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N22
fiftyfivenm_io_ibuf \dataBus[3]~input (
	.i(dataBus[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[3]~input_o ));
// synopsys translate_off
defparam \dataBus[3]~input .bus_hold = "false";
defparam \dataBus[3]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y35_N23
dffeas \regC|data[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[3]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[3] .is_wysiwyg = "true";
defparam \regC|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y35_N13
dffeas \regB|data[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[3]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[3] .is_wysiwyg = "true";
defparam \regB|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N12
fiftyfivenm_lcell_comb \triBufIn|buffOut[3]~35 (
// Equation(s):
// \triBufIn|buffOut[3]~35_combout  = (\enbB~input_o  & (\regB|data [3] & ((\regC|data [3]) # (!\enbC~input_o )))) # (!\enbB~input_o  & ((\regC|data [3]) # ((!\enbC~input_o ))))

	.dataa(\enbB~input_o ),
	.datab(\regC|data [3]),
	.datac(\regB|data [3]),
	.datad(\enbC~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[3]~35 .lut_mask = 16'hC4F5;
defparam \triBufIn|buffOut[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N24
fiftyfivenm_lcell_comb \regD|data[3]~feeder (
// Equation(s):
// \regD|data[3]~feeder_combout  = \dataBus[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataBus[3]~input_o ),
	.cin(gnd),
	.combout(\regD|data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regD|data[3]~feeder .lut_mask = 16'hFF00;
defparam \regD|data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y35_N25
dffeas \regD|data[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regD|data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[3] .is_wysiwyg = "true";
defparam \regD|data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y35_N7
dffeas \regA|data[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[3]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[3] .is_wysiwyg = "true";
defparam \regA|data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N6
fiftyfivenm_lcell_comb \Adder1|output_value[3]~22 (
// Equation(s):
// \Adder1|output_value[3]~22_combout  = (\regC|data [3] & ((\regA|data [3] & (\Adder1|output_value[2]~21  & VCC)) # (!\regA|data [3] & (!\Adder1|output_value[2]~21 )))) # (!\regC|data [3] & ((\regA|data [3] & (!\Adder1|output_value[2]~21 )) # (!\regA|data 
// [3] & ((\Adder1|output_value[2]~21 ) # (GND)))))
// \Adder1|output_value[3]~23  = CARRY((\regC|data [3] & (!\regA|data [3] & !\Adder1|output_value[2]~21 )) # (!\regC|data [3] & ((!\Adder1|output_value[2]~21 ) # (!\regA|data [3]))))

	.dataa(\regC|data [3]),
	.datab(\regA|data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[2]~21 ),
	.combout(\Adder1|output_value[3]~22_combout ),
	.cout(\Adder1|output_value[3]~23 ));
// synopsys translate_off
defparam \Adder1|output_value[3]~22 .lut_mask = 16'h9617;
defparam \Adder1|output_value[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N7
dffeas \Adder1|output_value[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[3]~22_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[3] .is_wysiwyg = "true";
defparam \Adder1|output_value[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N2
fiftyfivenm_lcell_comb \triBufIn|buffOut[3]~36 (
// Equation(s):
// \triBufIn|buffOut[3]~36_combout  = (\enbD~input_o  & (\regD|data [3] & ((\Adder1|output_value [3]) # (!\enbBusA1~input_o )))) # (!\enbD~input_o  & (((\Adder1|output_value [3]) # (!\enbBusA1~input_o ))))

	.dataa(\enbD~input_o ),
	.datab(\regD|data [3]),
	.datac(\Adder1|output_value [3]),
	.datad(\enbBusA1~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[3]~36 .lut_mask = 16'hD0DD;
defparam \triBufIn|buffOut[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N29
fiftyfivenm_io_ibuf \inData[3]~input (
	.i(inData[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[3]~input_o ));
// synopsys translate_off
defparam \inData[3]~input .bus_hold = "false";
defparam \inData[3]~input .listen_to_nsleep_signal = "false";
defparam \inData[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N6
fiftyfivenm_lcell_comb \triBufIn|buffOut[3]~34 (
// Equation(s):
// \triBufIn|buffOut[3]~34_combout  = (\enbIn~input_o  & (\inData[3]~input_o  & ((\regA|data [3]) # (!\enbA~input_o )))) # (!\enbIn~input_o  & (((\regA|data [3])) # (!\enbA~input_o )))

	.dataa(\enbIn~input_o ),
	.datab(\enbA~input_o ),
	.datac(\regA|data [3]),
	.datad(\inData[3]~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[3]~34 .lut_mask = 16'hF351;
defparam \triBufIn|buffOut[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N6
fiftyfivenm_lcell_comb \Adder2|output_value[3]~22 (
// Equation(s):
// \Adder2|output_value[3]~22_combout  = (\regD|data [3] & ((\regB|data [3] & (\Adder2|output_value[2]~21  & VCC)) # (!\regB|data [3] & (!\Adder2|output_value[2]~21 )))) # (!\regD|data [3] & ((\regB|data [3] & (!\Adder2|output_value[2]~21 )) # (!\regB|data 
// [3] & ((\Adder2|output_value[2]~21 ) # (GND)))))
// \Adder2|output_value[3]~23  = CARRY((\regD|data [3] & (!\regB|data [3] & !\Adder2|output_value[2]~21 )) # (!\regD|data [3] & ((!\Adder2|output_value[2]~21 ) # (!\regB|data [3]))))

	.dataa(\regD|data [3]),
	.datab(\regB|data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[2]~21 ),
	.combout(\Adder2|output_value[3]~22_combout ),
	.cout(\Adder2|output_value[3]~23 ));
// synopsys translate_off
defparam \Adder2|output_value[3]~22 .lut_mask = 16'h9617;
defparam \Adder2|output_value[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N7
dffeas \Adder2|output_value[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[3]~22_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[3] .is_wysiwyg = "true";
defparam \Adder2|output_value[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N6
fiftyfivenm_lcell_comb \Adder3|output_value[3]~22 (
// Equation(s):
// \Adder3|output_value[3]~22_combout  = (\regD|data [3] & ((\regC|data [3] & (\Adder3|output_value[2]~21  & VCC)) # (!\regC|data [3] & (!\Adder3|output_value[2]~21 )))) # (!\regD|data [3] & ((\regC|data [3] & (!\Adder3|output_value[2]~21 )) # (!\regC|data 
// [3] & ((\Adder3|output_value[2]~21 ) # (GND)))))
// \Adder3|output_value[3]~23  = CARRY((\regD|data [3] & (!\regC|data [3] & !\Adder3|output_value[2]~21 )) # (!\regD|data [3] & ((!\Adder3|output_value[2]~21 ) # (!\regC|data [3]))))

	.dataa(\regD|data [3]),
	.datab(\regC|data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[2]~21 ),
	.combout(\Adder3|output_value[3]~22_combout ),
	.cout(\Adder3|output_value[3]~23 ));
// synopsys translate_off
defparam \Adder3|output_value[3]~22 .lut_mask = 16'h9617;
defparam \Adder3|output_value[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N7
dffeas \Adder3|output_value[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[3]~22_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[3] .is_wysiwyg = "true";
defparam \Adder3|output_value[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N28
fiftyfivenm_lcell_comb \triBufIn|buffOut[3]~37 (
// Equation(s):
// \triBufIn|buffOut[3]~37_combout  = (\Adder2|output_value [3] & ((\Adder3|output_value [3]) # ((!\enbBusA3~input_o )))) # (!\Adder2|output_value [3] & (!\enbBusA2~input_o  & ((\Adder3|output_value [3]) # (!\enbBusA3~input_o ))))

	.dataa(\Adder2|output_value [3]),
	.datab(\Adder3|output_value [3]),
	.datac(\enbBusA3~input_o ),
	.datad(\enbBusA2~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[3]~37 .lut_mask = 16'h8ACF;
defparam \triBufIn|buffOut[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y35_N4
fiftyfivenm_lcell_comb \triBufIn|buffOut[3]~38 (
// Equation(s):
// \triBufIn|buffOut[3]~38_combout  = (\triBufIn|buffOut[3]~35_combout  & (\triBufIn|buffOut[3]~36_combout  & (\triBufIn|buffOut[3]~34_combout  & \triBufIn|buffOut[3]~37_combout )))

	.dataa(\triBufIn|buffOut[3]~35_combout ),
	.datab(\triBufIn|buffOut[3]~36_combout ),
	.datac(\triBufIn|buffOut[3]~34_combout ),
	.datad(\triBufIn|buffOut[3]~37_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[3]~38 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
fiftyfivenm_io_ibuf \dataBus[4]~input (
	.i(dataBus[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[4]~input_o ));
// synopsys translate_off
defparam \dataBus[4]~input .bus_hold = "false";
defparam \dataBus[4]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y35_N11
dffeas \regD|data[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[4]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[4] .is_wysiwyg = "true";
defparam \regD|data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y35_N27
dffeas \regB|data[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[4]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[4] .is_wysiwyg = "true";
defparam \regB|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N8
fiftyfivenm_lcell_comb \Adder2|output_value[4]~24 (
// Equation(s):
// \Adder2|output_value[4]~24_combout  = ((\regD|data [4] $ (\regB|data [4] $ (!\Adder2|output_value[3]~23 )))) # (GND)
// \Adder2|output_value[4]~25  = CARRY((\regD|data [4] & ((\regB|data [4]) # (!\Adder2|output_value[3]~23 ))) # (!\regD|data [4] & (\regB|data [4] & !\Adder2|output_value[3]~23 )))

	.dataa(\regD|data [4]),
	.datab(\regB|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[3]~23 ),
	.combout(\Adder2|output_value[4]~24_combout ),
	.cout(\Adder2|output_value[4]~25 ));
// synopsys translate_off
defparam \Adder2|output_value[4]~24 .lut_mask = 16'h698E;
defparam \Adder2|output_value[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N9
dffeas \Adder2|output_value[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[4]~24_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[4] .is_wysiwyg = "true";
defparam \Adder2|output_value[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y35_N29
dffeas \regC|data[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[4]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[4] .is_wysiwyg = "true";
defparam \regC|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N8
fiftyfivenm_lcell_comb \Adder3|output_value[4]~24 (
// Equation(s):
// \Adder3|output_value[4]~24_combout  = ((\regD|data [4] $ (\regC|data [4] $ (!\Adder3|output_value[3]~23 )))) # (GND)
// \Adder3|output_value[4]~25  = CARRY((\regD|data [4] & ((\regC|data [4]) # (!\Adder3|output_value[3]~23 ))) # (!\regD|data [4] & (\regC|data [4] & !\Adder3|output_value[3]~23 )))

	.dataa(\regD|data [4]),
	.datab(\regC|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[3]~23 ),
	.combout(\Adder3|output_value[4]~24_combout ),
	.cout(\Adder3|output_value[4]~25 ));
// synopsys translate_off
defparam \Adder3|output_value[4]~24 .lut_mask = 16'h698E;
defparam \Adder3|output_value[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N9
dffeas \Adder3|output_value[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[4]~24_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[4] .is_wysiwyg = "true";
defparam \Adder3|output_value[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y36_N22
fiftyfivenm_lcell_comb \triBufIn|buffOut[4]~42 (
// Equation(s):
// \triBufIn|buffOut[4]~42_combout  = (\Adder2|output_value [4] & (((\Adder3|output_value [4])) # (!\enbBusA3~input_o ))) # (!\Adder2|output_value [4] & (!\enbBusA2~input_o  & ((\Adder3|output_value [4]) # (!\enbBusA3~input_o ))))

	.dataa(\Adder2|output_value [4]),
	.datab(\enbBusA3~input_o ),
	.datac(\enbBusA2~input_o ),
	.datad(\Adder3|output_value [4]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[4]~42 .lut_mask = 16'hAF23;
defparam \triBufIn|buffOut[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y35_N1
dffeas \regA|data[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[4]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[4] .is_wysiwyg = "true";
defparam \regA|data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N8
fiftyfivenm_lcell_comb \Adder1|output_value[4]~24 (
// Equation(s):
// \Adder1|output_value[4]~24_combout  = ((\regA|data [4] $ (\regC|data [4] $ (!\Adder1|output_value[3]~23 )))) # (GND)
// \Adder1|output_value[4]~25  = CARRY((\regA|data [4] & ((\regC|data [4]) # (!\Adder1|output_value[3]~23 ))) # (!\regA|data [4] & (\regC|data [4] & !\Adder1|output_value[3]~23 )))

	.dataa(\regA|data [4]),
	.datab(\regC|data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[3]~23 ),
	.combout(\Adder1|output_value[4]~24_combout ),
	.cout(\Adder1|output_value[4]~25 ));
// synopsys translate_off
defparam \Adder1|output_value[4]~24 .lut_mask = 16'h698E;
defparam \Adder1|output_value[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N9
dffeas \Adder1|output_value[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[4]~24_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[4] .is_wysiwyg = "true";
defparam \Adder1|output_value[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y36_N8
fiftyfivenm_lcell_comb \triBufIn|buffOut[4]~41 (
// Equation(s):
// \triBufIn|buffOut[4]~41_combout  = (\Adder1|output_value [4] & ((\regD|data [4]) # ((!\enbD~input_o )))) # (!\Adder1|output_value [4] & (!\enbBusA1~input_o  & ((\regD|data [4]) # (!\enbD~input_o ))))

	.dataa(\Adder1|output_value [4]),
	.datab(\regD|data [4]),
	.datac(\enbBusA1~input_o ),
	.datad(\enbD~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[4]~41_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[4]~41 .lut_mask = 16'h8CAF;
defparam \triBufIn|buffOut[4]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N26
fiftyfivenm_lcell_comb \triBufIn|buffOut[4]~40 (
// Equation(s):
// \triBufIn|buffOut[4]~40_combout  = (\regC|data [4] & (((\regB|data [4])) # (!\enbB~input_o ))) # (!\regC|data [4] & (!\enbC~input_o  & ((\regB|data [4]) # (!\enbB~input_o ))))

	.dataa(\regC|data [4]),
	.datab(\enbB~input_o ),
	.datac(\regB|data [4]),
	.datad(\enbC~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[4]~40_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[4]~40 .lut_mask = 16'hA2F3;
defparam \triBufIn|buffOut[4]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N29
fiftyfivenm_io_ibuf \inData[4]~input (
	.i(inData[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[4]~input_o ));
// synopsys translate_off
defparam \inData[4]~input .bus_hold = "false";
defparam \inData[4]~input .listen_to_nsleep_signal = "false";
defparam \inData[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N0
fiftyfivenm_lcell_comb \triBufIn|buffOut[4]~39 (
// Equation(s):
// \triBufIn|buffOut[4]~39_combout  = (\inData[4]~input_o  & (((\regA|data [4]) # (!\enbA~input_o )))) # (!\inData[4]~input_o  & (!\enbIn~input_o  & ((\regA|data [4]) # (!\enbA~input_o ))))

	.dataa(\inData[4]~input_o ),
	.datab(\enbIn~input_o ),
	.datac(\regA|data [4]),
	.datad(\enbA~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[4]~39_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[4]~39 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[4]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y36_N20
fiftyfivenm_lcell_comb \triBufIn|buffOut[4]~43 (
// Equation(s):
// \triBufIn|buffOut[4]~43_combout  = (\triBufIn|buffOut[4]~42_combout  & (\triBufIn|buffOut[4]~41_combout  & (\triBufIn|buffOut[4]~40_combout  & \triBufIn|buffOut[4]~39_combout )))

	.dataa(\triBufIn|buffOut[4]~42_combout ),
	.datab(\triBufIn|buffOut[4]~41_combout ),
	.datac(\triBufIn|buffOut[4]~40_combout ),
	.datad(\triBufIn|buffOut[4]~39_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[4]~43 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
fiftyfivenm_io_ibuf \dataBus[5]~input (
	.i(dataBus[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[5]~input_o ));
// synopsys translate_off
defparam \dataBus[5]~input .bus_hold = "false";
defparam \dataBus[5]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X8_Y36_N30
fiftyfivenm_lcell_comb \regD|data[5]~feeder (
// Equation(s):
// \regD|data[5]~feeder_combout  = \dataBus[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataBus[5]~input_o ),
	.cin(gnd),
	.combout(\regD|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regD|data[5]~feeder .lut_mask = 16'hFF00;
defparam \regD|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y36_N31
dffeas \regD|data[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regD|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[5] .is_wysiwyg = "true";
defparam \regD|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y35_N9
dffeas \regC|data[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[5]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[5] .is_wysiwyg = "true";
defparam \regC|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y35_N31
dffeas \regA|data[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[5]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[5] .is_wysiwyg = "true";
defparam \regA|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N10
fiftyfivenm_lcell_comb \Adder1|output_value[5]~26 (
// Equation(s):
// \Adder1|output_value[5]~26_combout  = (\regC|data [5] & ((\regA|data [5] & (\Adder1|output_value[4]~25  & VCC)) # (!\regA|data [5] & (!\Adder1|output_value[4]~25 )))) # (!\regC|data [5] & ((\regA|data [5] & (!\Adder1|output_value[4]~25 )) # (!\regA|data 
// [5] & ((\Adder1|output_value[4]~25 ) # (GND)))))
// \Adder1|output_value[5]~27  = CARRY((\regC|data [5] & (!\regA|data [5] & !\Adder1|output_value[4]~25 )) # (!\regC|data [5] & ((!\Adder1|output_value[4]~25 ) # (!\regA|data [5]))))

	.dataa(\regC|data [5]),
	.datab(\regA|data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[4]~25 ),
	.combout(\Adder1|output_value[5]~26_combout ),
	.cout(\Adder1|output_value[5]~27 ));
// synopsys translate_off
defparam \Adder1|output_value[5]~26 .lut_mask = 16'h9617;
defparam \Adder1|output_value[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N11
dffeas \Adder1|output_value[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[5]~26_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[5] .is_wysiwyg = "true";
defparam \Adder1|output_value[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y36_N12
fiftyfivenm_lcell_comb \triBufIn|buffOut[5]~46 (
// Equation(s):
// \triBufIn|buffOut[5]~46_combout  = (\regD|data [5] & ((\Adder1|output_value [5]) # ((!\enbBusA1~input_o )))) # (!\regD|data [5] & (!\enbD~input_o  & ((\Adder1|output_value [5]) # (!\enbBusA1~input_o ))))

	.dataa(\regD|data [5]),
	.datab(\Adder1|output_value [5]),
	.datac(\enbBusA1~input_o ),
	.datad(\enbD~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[5]~46_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[5]~46 .lut_mask = 16'h8ACF;
defparam \triBufIn|buffOut[5]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y35_N7
dffeas \regB|data[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[5]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[5] .is_wysiwyg = "true";
defparam \regB|data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N10
fiftyfivenm_lcell_comb \Adder2|output_value[5]~26 (
// Equation(s):
// \Adder2|output_value[5]~26_combout  = (\regB|data [5] & ((\regD|data [5] & (\Adder2|output_value[4]~25  & VCC)) # (!\regD|data [5] & (!\Adder2|output_value[4]~25 )))) # (!\regB|data [5] & ((\regD|data [5] & (!\Adder2|output_value[4]~25 )) # (!\regD|data 
// [5] & ((\Adder2|output_value[4]~25 ) # (GND)))))
// \Adder2|output_value[5]~27  = CARRY((\regB|data [5] & (!\regD|data [5] & !\Adder2|output_value[4]~25 )) # (!\regB|data [5] & ((!\Adder2|output_value[4]~25 ) # (!\regD|data [5]))))

	.dataa(\regB|data [5]),
	.datab(\regD|data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[4]~25 ),
	.combout(\Adder2|output_value[5]~26_combout ),
	.cout(\Adder2|output_value[5]~27 ));
// synopsys translate_off
defparam \Adder2|output_value[5]~26 .lut_mask = 16'h9617;
defparam \Adder2|output_value[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N11
dffeas \Adder2|output_value[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[5]~26_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[5] .is_wysiwyg = "true";
defparam \Adder2|output_value[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N10
fiftyfivenm_lcell_comb \Adder3|output_value[5]~26 (
// Equation(s):
// \Adder3|output_value[5]~26_combout  = (\regC|data [5] & ((\regD|data [5] & (\Adder3|output_value[4]~25  & VCC)) # (!\regD|data [5] & (!\Adder3|output_value[4]~25 )))) # (!\regC|data [5] & ((\regD|data [5] & (!\Adder3|output_value[4]~25 )) # (!\regD|data 
// [5] & ((\Adder3|output_value[4]~25 ) # (GND)))))
// \Adder3|output_value[5]~27  = CARRY((\regC|data [5] & (!\regD|data [5] & !\Adder3|output_value[4]~25 )) # (!\regC|data [5] & ((!\Adder3|output_value[4]~25 ) # (!\regD|data [5]))))

	.dataa(\regC|data [5]),
	.datab(\regD|data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[4]~25 ),
	.combout(\Adder3|output_value[5]~26_combout ),
	.cout(\Adder3|output_value[5]~27 ));
// synopsys translate_off
defparam \Adder3|output_value[5]~26 .lut_mask = 16'h9617;
defparam \Adder3|output_value[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N11
dffeas \Adder3|output_value[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[5]~26_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[5] .is_wysiwyg = "true";
defparam \Adder3|output_value[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y36_N10
fiftyfivenm_lcell_comb \triBufIn|buffOut[5]~47 (
// Equation(s):
// \triBufIn|buffOut[5]~47_combout  = (\Adder2|output_value [5] & (((\Adder3|output_value [5]) # (!\enbBusA3~input_o )))) # (!\Adder2|output_value [5] & (!\enbBusA2~input_o  & ((\Adder3|output_value [5]) # (!\enbBusA3~input_o ))))

	.dataa(\Adder2|output_value [5]),
	.datab(\enbBusA2~input_o ),
	.datac(\Adder3|output_value [5]),
	.datad(\enbBusA3~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[5]~47_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[5]~47 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[5]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N8
fiftyfivenm_io_ibuf \inData[5]~input (
	.i(inData[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[5]~input_o ));
// synopsys translate_off
defparam \inData[5]~input .bus_hold = "false";
defparam \inData[5]~input .listen_to_nsleep_signal = "false";
defparam \inData[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N30
fiftyfivenm_lcell_comb \triBufIn|buffOut[5]~44 (
// Equation(s):
// \triBufIn|buffOut[5]~44_combout  = (\inData[5]~input_o  & (((\regA|data [5]) # (!\enbA~input_o )))) # (!\inData[5]~input_o  & (!\enbIn~input_o  & ((\regA|data [5]) # (!\enbA~input_o ))))

	.dataa(\inData[5]~input_o ),
	.datab(\enbIn~input_o ),
	.datac(\regA|data [5]),
	.datad(\enbA~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[5]~44_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[5]~44 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[5]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N6
fiftyfivenm_lcell_comb \triBufIn|buffOut[5]~45 (
// Equation(s):
// \triBufIn|buffOut[5]~45_combout  = (\enbB~input_o  & (\regB|data [5] & ((\regC|data [5]) # (!\enbC~input_o )))) # (!\enbB~input_o  & ((\regC|data [5]) # ((!\enbC~input_o ))))

	.dataa(\enbB~input_o ),
	.datab(\regC|data [5]),
	.datac(\regB|data [5]),
	.datad(\enbC~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[5]~45_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[5]~45 .lut_mask = 16'hC4F5;
defparam \triBufIn|buffOut[5]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y36_N16
fiftyfivenm_lcell_comb \triBufIn|buffOut[5]~48 (
// Equation(s):
// \triBufIn|buffOut[5]~48_combout  = (\triBufIn|buffOut[5]~46_combout  & (\triBufIn|buffOut[5]~47_combout  & (\triBufIn|buffOut[5]~44_combout  & \triBufIn|buffOut[5]~45_combout )))

	.dataa(\triBufIn|buffOut[5]~46_combout ),
	.datab(\triBufIn|buffOut[5]~47_combout ),
	.datac(\triBufIn|buffOut[5]~44_combout ),
	.datad(\triBufIn|buffOut[5]~45_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[5]~48_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[5]~48 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[5]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
fiftyfivenm_io_ibuf \dataBus[6]~input (
	.i(dataBus[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[6]~input_o ));
// synopsys translate_off
defparam \dataBus[6]~input .bus_hold = "false";
defparam \dataBus[6]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y35_N25
dffeas \regC|data[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[6]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[6] .is_wysiwyg = "true";
defparam \regC|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y35_N25
dffeas \regA|data[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[6]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[6] .is_wysiwyg = "true";
defparam \regA|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N12
fiftyfivenm_lcell_comb \Adder1|output_value[6]~28 (
// Equation(s):
// \Adder1|output_value[6]~28_combout  = ((\regC|data [6] $ (\regA|data [6] $ (!\Adder1|output_value[5]~27 )))) # (GND)
// \Adder1|output_value[6]~29  = CARRY((\regC|data [6] & ((\regA|data [6]) # (!\Adder1|output_value[5]~27 ))) # (!\regC|data [6] & (\regA|data [6] & !\Adder1|output_value[5]~27 )))

	.dataa(\regC|data [6]),
	.datab(\regA|data [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[5]~27 ),
	.combout(\Adder1|output_value[6]~28_combout ),
	.cout(\Adder1|output_value[6]~29 ));
// synopsys translate_off
defparam \Adder1|output_value[6]~28 .lut_mask = 16'h698E;
defparam \Adder1|output_value[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N13
dffeas \Adder1|output_value[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[6]~28_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[6] .is_wysiwyg = "true";
defparam \Adder1|output_value[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y35_N1
dffeas \regD|data[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[6]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[6] .is_wysiwyg = "true";
defparam \regD|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y36_N26
fiftyfivenm_lcell_comb \triBufIn|buffOut[6]~51 (
// Equation(s):
// \triBufIn|buffOut[6]~51_combout  = (\enbBusA1~input_o  & (\Adder1|output_value [6] & ((\regD|data [6]) # (!\enbD~input_o )))) # (!\enbBusA1~input_o  & (((\regD|data [6]) # (!\enbD~input_o ))))

	.dataa(\enbBusA1~input_o ),
	.datab(\Adder1|output_value [6]),
	.datac(\regD|data [6]),
	.datad(\enbD~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[6]~51_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[6]~51 .lut_mask = 16'hD0DD;
defparam \triBufIn|buffOut[6]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X8_Y35_N3
dffeas \regB|data[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[6]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[6] .is_wysiwyg = "true";
defparam \regB|data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N2
fiftyfivenm_lcell_comb \triBufIn|buffOut[6]~50 (
// Equation(s):
// \triBufIn|buffOut[6]~50_combout  = (\enbB~input_o  & (\regB|data [6] & ((\regC|data [6]) # (!\enbC~input_o )))) # (!\enbB~input_o  & ((\regC|data [6]) # ((!\enbC~input_o ))))

	.dataa(\enbB~input_o ),
	.datab(\regC|data [6]),
	.datac(\regB|data [6]),
	.datad(\enbC~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[6]~50_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[6]~50 .lut_mask = 16'hC4F5;
defparam \triBufIn|buffOut[6]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N29
fiftyfivenm_io_ibuf \inData[6]~input (
	.i(inData[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[6]~input_o ));
// synopsys translate_off
defparam \inData[6]~input .bus_hold = "false";
defparam \inData[6]~input .listen_to_nsleep_signal = "false";
defparam \inData[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N24
fiftyfivenm_lcell_comb \triBufIn|buffOut[6]~49 (
// Equation(s):
// \triBufIn|buffOut[6]~49_combout  = (\inData[6]~input_o  & (((\regA|data [6])) # (!\enbA~input_o ))) # (!\inData[6]~input_o  & (!\enbIn~input_o  & ((\regA|data [6]) # (!\enbA~input_o ))))

	.dataa(\inData[6]~input_o ),
	.datab(\enbA~input_o ),
	.datac(\regA|data [6]),
	.datad(\enbIn~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[6]~49_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[6]~49 .lut_mask = 16'hA2F3;
defparam \triBufIn|buffOut[6]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N12
fiftyfivenm_lcell_comb \Adder2|output_value[6]~28 (
// Equation(s):
// \Adder2|output_value[6]~28_combout  = ((\regB|data [6] $ (\regD|data [6] $ (!\Adder2|output_value[5]~27 )))) # (GND)
// \Adder2|output_value[6]~29  = CARRY((\regB|data [6] & ((\regD|data [6]) # (!\Adder2|output_value[5]~27 ))) # (!\regB|data [6] & (\regD|data [6] & !\Adder2|output_value[5]~27 )))

	.dataa(\regB|data [6]),
	.datab(\regD|data [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[5]~27 ),
	.combout(\Adder2|output_value[6]~28_combout ),
	.cout(\Adder2|output_value[6]~29 ));
// synopsys translate_off
defparam \Adder2|output_value[6]~28 .lut_mask = 16'h698E;
defparam \Adder2|output_value[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N13
dffeas \Adder2|output_value[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[6]~28_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[6] .is_wysiwyg = "true";
defparam \Adder2|output_value[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N12
fiftyfivenm_lcell_comb \Adder3|output_value[6]~28 (
// Equation(s):
// \Adder3|output_value[6]~28_combout  = ((\regD|data [6] $ (\regC|data [6] $ (!\Adder3|output_value[5]~27 )))) # (GND)
// \Adder3|output_value[6]~29  = CARRY((\regD|data [6] & ((\regC|data [6]) # (!\Adder3|output_value[5]~27 ))) # (!\regD|data [6] & (\regC|data [6] & !\Adder3|output_value[5]~27 )))

	.dataa(\regD|data [6]),
	.datab(\regC|data [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[5]~27 ),
	.combout(\Adder3|output_value[6]~28_combout ),
	.cout(\Adder3|output_value[6]~29 ));
// synopsys translate_off
defparam \Adder3|output_value[6]~28 .lut_mask = 16'h698E;
defparam \Adder3|output_value[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N13
dffeas \Adder3|output_value[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[6]~28_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[6] .is_wysiwyg = "true";
defparam \Adder3|output_value[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y36_N28
fiftyfivenm_lcell_comb \triBufIn|buffOut[6]~52 (
// Equation(s):
// \triBufIn|buffOut[6]~52_combout  = (\Adder2|output_value [6] & (((\Adder3|output_value [6]) # (!\enbBusA3~input_o )))) # (!\Adder2|output_value [6] & (!\enbBusA2~input_o  & ((\Adder3|output_value [6]) # (!\enbBusA3~input_o ))))

	.dataa(\Adder2|output_value [6]),
	.datab(\enbBusA2~input_o ),
	.datac(\Adder3|output_value [6]),
	.datad(\enbBusA3~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[6]~52_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[6]~52 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[6]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y36_N14
fiftyfivenm_lcell_comb \triBufIn|buffOut[6]~53 (
// Equation(s):
// \triBufIn|buffOut[6]~53_combout  = (\triBufIn|buffOut[6]~51_combout  & (\triBufIn|buffOut[6]~50_combout  & (\triBufIn|buffOut[6]~49_combout  & \triBufIn|buffOut[6]~52_combout )))

	.dataa(\triBufIn|buffOut[6]~51_combout ),
	.datab(\triBufIn|buffOut[6]~50_combout ),
	.datac(\triBufIn|buffOut[6]~49_combout ),
	.datad(\triBufIn|buffOut[6]~52_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[6]~53_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[6]~53 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[6]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N1
fiftyfivenm_io_ibuf \dataBus[7]~input (
	.i(dataBus[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[7]~input_o ));
// synopsys translate_off
defparam \dataBus[7]~input .bus_hold = "false";
defparam \dataBus[7]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y35_N11
dffeas \regA|data[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[7]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[7] .is_wysiwyg = "true";
defparam \regA|data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N22
fiftyfivenm_io_ibuf \inData[7]~input (
	.i(inData[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[7]~input_o ));
// synopsys translate_off
defparam \inData[7]~input .bus_hold = "false";
defparam \inData[7]~input .listen_to_nsleep_signal = "false";
defparam \inData[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N10
fiftyfivenm_lcell_comb \triBufIn|buffOut[7]~54 (
// Equation(s):
// \triBufIn|buffOut[7]~54_combout  = (\enbIn~input_o  & (\inData[7]~input_o  & ((\regA|data [7]) # (!\enbA~input_o )))) # (!\enbIn~input_o  & (((\regA|data [7])) # (!\enbA~input_o )))

	.dataa(\enbIn~input_o ),
	.datab(\enbA~input_o ),
	.datac(\regA|data [7]),
	.datad(\inData[7]~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[7]~54 .lut_mask = 16'hF351;
defparam \triBufIn|buffOut[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y35_N11
dffeas \regC|data[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[7]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[7] .is_wysiwyg = "true";
defparam \regC|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y35_N1
dffeas \regB|data[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[7]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[7] .is_wysiwyg = "true";
defparam \regB|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N0
fiftyfivenm_lcell_comb \triBufIn|buffOut[7]~55 (
// Equation(s):
// \triBufIn|buffOut[7]~55_combout  = (\enbB~input_o  & (\regB|data [7] & ((\regC|data [7]) # (!\enbC~input_o )))) # (!\enbB~input_o  & ((\regC|data [7]) # ((!\enbC~input_o ))))

	.dataa(\enbB~input_o ),
	.datab(\regC|data [7]),
	.datac(\regB|data [7]),
	.datad(\enbC~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[7]~55 .lut_mask = 16'hC4F5;
defparam \triBufIn|buffOut[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y35_N17
dffeas \regD|data[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[7]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[7] .is_wysiwyg = "true";
defparam \regD|data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N14
fiftyfivenm_lcell_comb \Adder2|output_value[7]~30 (
// Equation(s):
// \Adder2|output_value[7]~30_combout  = (\regD|data [7] & ((\regB|data [7] & (\Adder2|output_value[6]~29  & VCC)) # (!\regB|data [7] & (!\Adder2|output_value[6]~29 )))) # (!\regD|data [7] & ((\regB|data [7] & (!\Adder2|output_value[6]~29 )) # (!\regB|data 
// [7] & ((\Adder2|output_value[6]~29 ) # (GND)))))
// \Adder2|output_value[7]~31  = CARRY((\regD|data [7] & (!\regB|data [7] & !\Adder2|output_value[6]~29 )) # (!\regD|data [7] & ((!\Adder2|output_value[6]~29 ) # (!\regB|data [7]))))

	.dataa(\regD|data [7]),
	.datab(\regB|data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[6]~29 ),
	.combout(\Adder2|output_value[7]~30_combout ),
	.cout(\Adder2|output_value[7]~31 ));
// synopsys translate_off
defparam \Adder2|output_value[7]~30 .lut_mask = 16'h9617;
defparam \Adder2|output_value[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N15
dffeas \Adder2|output_value[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[7]~30_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[7] .is_wysiwyg = "true";
defparam \Adder2|output_value[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N14
fiftyfivenm_lcell_comb \Adder3|output_value[7]~30 (
// Equation(s):
// \Adder3|output_value[7]~30_combout  = (\regC|data [7] & ((\regD|data [7] & (\Adder3|output_value[6]~29  & VCC)) # (!\regD|data [7] & (!\Adder3|output_value[6]~29 )))) # (!\regC|data [7] & ((\regD|data [7] & (!\Adder3|output_value[6]~29 )) # (!\regD|data 
// [7] & ((\Adder3|output_value[6]~29 ) # (GND)))))
// \Adder3|output_value[7]~31  = CARRY((\regC|data [7] & (!\regD|data [7] & !\Adder3|output_value[6]~29 )) # (!\regC|data [7] & ((!\Adder3|output_value[6]~29 ) # (!\regD|data [7]))))

	.dataa(\regC|data [7]),
	.datab(\regD|data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[6]~29 ),
	.combout(\Adder3|output_value[7]~30_combout ),
	.cout(\Adder3|output_value[7]~31 ));
// synopsys translate_off
defparam \Adder3|output_value[7]~30 .lut_mask = 16'h9617;
defparam \Adder3|output_value[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N15
dffeas \Adder3|output_value[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[7]~30_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[7] .is_wysiwyg = "true";
defparam \Adder3|output_value[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y34_N16
fiftyfivenm_lcell_comb \triBufIn|buffOut[7]~57 (
// Equation(s):
// \triBufIn|buffOut[7]~57_combout  = (\enbBusA2~input_o  & (\Adder2|output_value [7] & ((\Adder3|output_value [7]) # (!\enbBusA3~input_o )))) # (!\enbBusA2~input_o  & (((\Adder3|output_value [7])) # (!\enbBusA3~input_o )))

	.dataa(\enbBusA2~input_o ),
	.datab(\enbBusA3~input_o ),
	.datac(\Adder2|output_value [7]),
	.datad(\Adder3|output_value [7]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[7]~57 .lut_mask = 16'hF531;
defparam \triBufIn|buffOut[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N14
fiftyfivenm_lcell_comb \Adder1|output_value[7]~30 (
// Equation(s):
// \Adder1|output_value[7]~30_combout  = (\regA|data [7] & ((\regC|data [7] & (\Adder1|output_value[6]~29  & VCC)) # (!\regC|data [7] & (!\Adder1|output_value[6]~29 )))) # (!\regA|data [7] & ((\regC|data [7] & (!\Adder1|output_value[6]~29 )) # (!\regC|data 
// [7] & ((\Adder1|output_value[6]~29 ) # (GND)))))
// \Adder1|output_value[7]~31  = CARRY((\regA|data [7] & (!\regC|data [7] & !\Adder1|output_value[6]~29 )) # (!\regA|data [7] & ((!\Adder1|output_value[6]~29 ) # (!\regC|data [7]))))

	.dataa(\regA|data [7]),
	.datab(\regC|data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[6]~29 ),
	.combout(\Adder1|output_value[7]~30_combout ),
	.cout(\Adder1|output_value[7]~31 ));
// synopsys translate_off
defparam \Adder1|output_value[7]~30 .lut_mask = 16'h9617;
defparam \Adder1|output_value[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N15
dffeas \Adder1|output_value[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[7]~30_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[7] .is_wysiwyg = "true";
defparam \Adder1|output_value[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y36_N24
fiftyfivenm_lcell_comb \triBufIn|buffOut[7]~56 (
// Equation(s):
// \triBufIn|buffOut[7]~56_combout  = (\enbBusA1~input_o  & (\Adder1|output_value [7] & ((\regD|data [7]) # (!\enbD~input_o )))) # (!\enbBusA1~input_o  & (((\regD|data [7]) # (!\enbD~input_o ))))

	.dataa(\enbBusA1~input_o ),
	.datab(\Adder1|output_value [7]),
	.datac(\regD|data [7]),
	.datad(\enbD~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[7]~56 .lut_mask = 16'hD0DD;
defparam \triBufIn|buffOut[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y36_N18
fiftyfivenm_lcell_comb \triBufIn|buffOut[7]~58 (
// Equation(s):
// \triBufIn|buffOut[7]~58_combout  = (\triBufIn|buffOut[7]~54_combout  & (\triBufIn|buffOut[7]~55_combout  & (\triBufIn|buffOut[7]~57_combout  & \triBufIn|buffOut[7]~56_combout )))

	.dataa(\triBufIn|buffOut[7]~54_combout ),
	.datab(\triBufIn|buffOut[7]~55_combout ),
	.datac(\triBufIn|buffOut[7]~57_combout ),
	.datad(\triBufIn|buffOut[7]~56_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[7]~58 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y35_N1
fiftyfivenm_io_ibuf \dataBus[8]~input (
	.i(dataBus[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[8]~input_o ));
// synopsys translate_off
defparam \dataBus[8]~input .bus_hold = "false";
defparam \dataBus[8]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X8_Y35_N11
dffeas \regC|data[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[8]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[8] .is_wysiwyg = "true";
defparam \regC|data[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y35_N29
dffeas \regB|data[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[8]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[8] .is_wysiwyg = "true";
defparam \regB|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N28
fiftyfivenm_lcell_comb \triBufIn|buffOut[8]~60 (
// Equation(s):
// \triBufIn|buffOut[8]~60_combout  = (\regC|data [8] & (((\regB|data [8]) # (!\enbB~input_o )))) # (!\regC|data [8] & (!\enbC~input_o  & ((\regB|data [8]) # (!\enbB~input_o ))))

	.dataa(\regC|data [8]),
	.datab(\enbC~input_o ),
	.datac(\regB|data [8]),
	.datad(\enbB~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[8]~60_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[8]~60 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[8]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y25_N1
fiftyfivenm_io_ibuf \inData[8]~input (
	.i(inData[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[8]~input_o ));
// synopsys translate_off
defparam \inData[8]~input .bus_hold = "false";
defparam \inData[8]~input .listen_to_nsleep_signal = "false";
defparam \inData[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y35_N29
dffeas \regA|data[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[8]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[8] .is_wysiwyg = "true";
defparam \regA|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N28
fiftyfivenm_lcell_comb \triBufIn|buffOut[8]~59 (
// Equation(s):
// \triBufIn|buffOut[8]~59_combout  = (\inData[8]~input_o  & (((\regA|data [8]) # (!\enbA~input_o )))) # (!\inData[8]~input_o  & (!\enbIn~input_o  & ((\regA|data [8]) # (!\enbA~input_o ))))

	.dataa(\inData[8]~input_o ),
	.datab(\enbIn~input_o ),
	.datac(\regA|data [8]),
	.datad(\enbA~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[8]~59_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[8]~59 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[8]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y35_N19
dffeas \regD|data[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[8]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[8] .is_wysiwyg = "true";
defparam \regD|data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N16
fiftyfivenm_lcell_comb \Adder3|output_value[8]~32 (
// Equation(s):
// \Adder3|output_value[8]~32_combout  = ((\regC|data [8] $ (\regD|data [8] $ (!\Adder3|output_value[7]~31 )))) # (GND)
// \Adder3|output_value[8]~33  = CARRY((\regC|data [8] & ((\regD|data [8]) # (!\Adder3|output_value[7]~31 ))) # (!\regC|data [8] & (\regD|data [8] & !\Adder3|output_value[7]~31 )))

	.dataa(\regC|data [8]),
	.datab(\regD|data [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[7]~31 ),
	.combout(\Adder3|output_value[8]~32_combout ),
	.cout(\Adder3|output_value[8]~33 ));
// synopsys translate_off
defparam \Adder3|output_value[8]~32 .lut_mask = 16'h698E;
defparam \Adder3|output_value[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N17
dffeas \Adder3|output_value[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[8]~32_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[8] .is_wysiwyg = "true";
defparam \Adder3|output_value[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N16
fiftyfivenm_lcell_comb \Adder2|output_value[8]~32 (
// Equation(s):
// \Adder2|output_value[8]~32_combout  = ((\regD|data [8] $ (\regB|data [8] $ (!\Adder2|output_value[7]~31 )))) # (GND)
// \Adder2|output_value[8]~33  = CARRY((\regD|data [8] & ((\regB|data [8]) # (!\Adder2|output_value[7]~31 ))) # (!\regD|data [8] & (\regB|data [8] & !\Adder2|output_value[7]~31 )))

	.dataa(\regD|data [8]),
	.datab(\regB|data [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[7]~31 ),
	.combout(\Adder2|output_value[8]~32_combout ),
	.cout(\Adder2|output_value[8]~33 ));
// synopsys translate_off
defparam \Adder2|output_value[8]~32 .lut_mask = 16'h698E;
defparam \Adder2|output_value[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N17
dffeas \Adder2|output_value[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[8]~32_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[8] .is_wysiwyg = "true";
defparam \Adder2|output_value[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N8
fiftyfivenm_lcell_comb \triBufIn|buffOut[8]~62 (
// Equation(s):
// \triBufIn|buffOut[8]~62_combout  = (\Adder3|output_value [8] & ((\Adder2|output_value [8]) # ((!\enbBusA2~input_o )))) # (!\Adder3|output_value [8] & (!\enbBusA3~input_o  & ((\Adder2|output_value [8]) # (!\enbBusA2~input_o ))))

	.dataa(\Adder3|output_value [8]),
	.datab(\Adder2|output_value [8]),
	.datac(\enbBusA2~input_o ),
	.datad(\enbBusA3~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[8]~62_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[8]~62 .lut_mask = 16'h8ACF;
defparam \triBufIn|buffOut[8]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N16
fiftyfivenm_lcell_comb \Adder1|output_value[8]~32 (
// Equation(s):
// \Adder1|output_value[8]~32_combout  = ((\regC|data [8] $ (\regA|data [8] $ (!\Adder1|output_value[7]~31 )))) # (GND)
// \Adder1|output_value[8]~33  = CARRY((\regC|data [8] & ((\regA|data [8]) # (!\Adder1|output_value[7]~31 ))) # (!\regC|data [8] & (\regA|data [8] & !\Adder1|output_value[7]~31 )))

	.dataa(\regC|data [8]),
	.datab(\regA|data [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[7]~31 ),
	.combout(\Adder1|output_value[8]~32_combout ),
	.cout(\Adder1|output_value[8]~33 ));
// synopsys translate_off
defparam \Adder1|output_value[8]~32 .lut_mask = 16'h698E;
defparam \Adder1|output_value[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N17
dffeas \Adder1|output_value[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[8]~32_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[8] .is_wysiwyg = "true";
defparam \Adder1|output_value[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N18
fiftyfivenm_lcell_comb \triBufIn|buffOut[8]~61 (
// Equation(s):
// \triBufIn|buffOut[8]~61_combout  = (\Adder1|output_value [8] & (((\regD|data [8]) # (!\enbD~input_o )))) # (!\Adder1|output_value [8] & (!\enbBusA1~input_o  & ((\regD|data [8]) # (!\enbD~input_o ))))

	.dataa(\Adder1|output_value [8]),
	.datab(\enbBusA1~input_o ),
	.datac(\regD|data [8]),
	.datad(\enbD~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[8]~61_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[8]~61 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[8]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N14
fiftyfivenm_lcell_comb \triBufIn|buffOut[8]~63 (
// Equation(s):
// \triBufIn|buffOut[8]~63_combout  = (\triBufIn|buffOut[8]~60_combout  & (\triBufIn|buffOut[8]~59_combout  & (\triBufIn|buffOut[8]~62_combout  & \triBufIn|buffOut[8]~61_combout )))

	.dataa(\triBufIn|buffOut[8]~60_combout ),
	.datab(\triBufIn|buffOut[8]~59_combout ),
	.datac(\triBufIn|buffOut[8]~62_combout ),
	.datad(\triBufIn|buffOut[8]~61_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[8]~63_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[8]~63 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[8]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y37_N22
fiftyfivenm_io_ibuf \dataBus[9]~input (
	.i(dataBus[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[9]~input_o ));
// synopsys translate_off
defparam \dataBus[9]~input .bus_hold = "false";
defparam \dataBus[9]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y35_N27
dffeas \regA|data[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[9]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[9] .is_wysiwyg = "true";
defparam \regA|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y35_N17
dffeas \regC|data[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[9]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[9] .is_wysiwyg = "true";
defparam \regC|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N18
fiftyfivenm_lcell_comb \Adder1|output_value[9]~34 (
// Equation(s):
// \Adder1|output_value[9]~34_combout  = (\regA|data [9] & ((\regC|data [9] & (\Adder1|output_value[8]~33  & VCC)) # (!\regC|data [9] & (!\Adder1|output_value[8]~33 )))) # (!\regA|data [9] & ((\regC|data [9] & (!\Adder1|output_value[8]~33 )) # (!\regC|data 
// [9] & ((\Adder1|output_value[8]~33 ) # (GND)))))
// \Adder1|output_value[9]~35  = CARRY((\regA|data [9] & (!\regC|data [9] & !\Adder1|output_value[8]~33 )) # (!\regA|data [9] & ((!\Adder1|output_value[8]~33 ) # (!\regC|data [9]))))

	.dataa(\regA|data [9]),
	.datab(\regC|data [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[8]~33 ),
	.combout(\Adder1|output_value[9]~34_combout ),
	.cout(\Adder1|output_value[9]~35 ));
// synopsys translate_off
defparam \Adder1|output_value[9]~34 .lut_mask = 16'h9617;
defparam \Adder1|output_value[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N19
dffeas \Adder1|output_value[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[9]~34_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[9] .is_wysiwyg = "true";
defparam \Adder1|output_value[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y35_N29
dffeas \regD|data[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[9]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[9] .is_wysiwyg = "true";
defparam \regD|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N12
fiftyfivenm_lcell_comb \triBufIn|buffOut[9]~66 (
// Equation(s):
// \triBufIn|buffOut[9]~66_combout  = (\enbD~input_o  & (\regD|data [9] & ((\Adder1|output_value [9]) # (!\enbBusA1~input_o )))) # (!\enbD~input_o  & (((\Adder1|output_value [9])) # (!\enbBusA1~input_o )))

	.dataa(\enbD~input_o ),
	.datab(\enbBusA1~input_o ),
	.datac(\Adder1|output_value [9]),
	.datad(\regD|data [9]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[9]~66_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[9]~66 .lut_mask = 16'hF351;
defparam \triBufIn|buffOut[9]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N1
fiftyfivenm_io_ibuf \inData[9]~input (
	.i(inData[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[9]~input_o ));
// synopsys translate_off
defparam \inData[9]~input .bus_hold = "false";
defparam \inData[9]~input .listen_to_nsleep_signal = "false";
defparam \inData[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N26
fiftyfivenm_lcell_comb \triBufIn|buffOut[9]~64 (
// Equation(s):
// \triBufIn|buffOut[9]~64_combout  = (\enbIn~input_o  & (\inData[9]~input_o  & ((\regA|data [9]) # (!\enbA~input_o )))) # (!\enbIn~input_o  & (((\regA|data [9]) # (!\enbA~input_o ))))

	.dataa(\enbIn~input_o ),
	.datab(\inData[9]~input_o ),
	.datac(\regA|data [9]),
	.datad(\enbA~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[9]~64_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[9]~64 .lut_mask = 16'hD0DD;
defparam \triBufIn|buffOut[9]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N18
fiftyfivenm_lcell_comb \Adder3|output_value[9]~34 (
// Equation(s):
// \Adder3|output_value[9]~34_combout  = (\regC|data [9] & ((\regD|data [9] & (\Adder3|output_value[8]~33  & VCC)) # (!\regD|data [9] & (!\Adder3|output_value[8]~33 )))) # (!\regC|data [9] & ((\regD|data [9] & (!\Adder3|output_value[8]~33 )) # (!\regD|data 
// [9] & ((\Adder3|output_value[8]~33 ) # (GND)))))
// \Adder3|output_value[9]~35  = CARRY((\regC|data [9] & (!\regD|data [9] & !\Adder3|output_value[8]~33 )) # (!\regC|data [9] & ((!\Adder3|output_value[8]~33 ) # (!\regD|data [9]))))

	.dataa(\regC|data [9]),
	.datab(\regD|data [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[8]~33 ),
	.combout(\Adder3|output_value[9]~34_combout ),
	.cout(\Adder3|output_value[9]~35 ));
// synopsys translate_off
defparam \Adder3|output_value[9]~34 .lut_mask = 16'h9617;
defparam \Adder3|output_value[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N19
dffeas \Adder3|output_value[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[9]~34_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[9] .is_wysiwyg = "true";
defparam \Adder3|output_value[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X8_Y35_N15
dffeas \regB|data[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[9]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[9] .is_wysiwyg = "true";
defparam \regB|data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N18
fiftyfivenm_lcell_comb \Adder2|output_value[9]~34 (
// Equation(s):
// \Adder2|output_value[9]~34_combout  = (\regD|data [9] & ((\regB|data [9] & (\Adder2|output_value[8]~33  & VCC)) # (!\regB|data [9] & (!\Adder2|output_value[8]~33 )))) # (!\regD|data [9] & ((\regB|data [9] & (!\Adder2|output_value[8]~33 )) # (!\regB|data 
// [9] & ((\Adder2|output_value[8]~33 ) # (GND)))))
// \Adder2|output_value[9]~35  = CARRY((\regD|data [9] & (!\regB|data [9] & !\Adder2|output_value[8]~33 )) # (!\regD|data [9] & ((!\Adder2|output_value[8]~33 ) # (!\regB|data [9]))))

	.dataa(\regD|data [9]),
	.datab(\regB|data [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[8]~33 ),
	.combout(\Adder2|output_value[9]~34_combout ),
	.cout(\Adder2|output_value[9]~35 ));
// synopsys translate_off
defparam \Adder2|output_value[9]~34 .lut_mask = 16'h9617;
defparam \Adder2|output_value[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N19
dffeas \Adder2|output_value[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[9]~34_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[9] .is_wysiwyg = "true";
defparam \Adder2|output_value[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N14
fiftyfivenm_lcell_comb \triBufIn|buffOut[9]~67 (
// Equation(s):
// \triBufIn|buffOut[9]~67_combout  = (\enbBusA2~input_o  & (\Adder2|output_value [9] & ((\Adder3|output_value [9]) # (!\enbBusA3~input_o )))) # (!\enbBusA2~input_o  & ((\Adder3|output_value [9]) # ((!\enbBusA3~input_o ))))

	.dataa(\enbBusA2~input_o ),
	.datab(\Adder3|output_value [9]),
	.datac(\enbBusA3~input_o ),
	.datad(\Adder2|output_value [9]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[9]~67_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[9]~67 .lut_mask = 16'hCF45;
defparam \triBufIn|buffOut[9]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X8_Y35_N14
fiftyfivenm_lcell_comb \triBufIn|buffOut[9]~65 (
// Equation(s):
// \triBufIn|buffOut[9]~65_combout  = (\enbB~input_o  & (\regB|data [9] & ((\regC|data [9]) # (!\enbC~input_o )))) # (!\enbB~input_o  & ((\regC|data [9]) # ((!\enbC~input_o ))))

	.dataa(\enbB~input_o ),
	.datab(\regC|data [9]),
	.datac(\regB|data [9]),
	.datad(\enbC~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[9]~65_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[9]~65 .lut_mask = 16'hC4F5;
defparam \triBufIn|buffOut[9]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N4
fiftyfivenm_lcell_comb \triBufIn|buffOut[9]~68 (
// Equation(s):
// \triBufIn|buffOut[9]~68_combout  = (\triBufIn|buffOut[9]~66_combout  & (\triBufIn|buffOut[9]~64_combout  & (\triBufIn|buffOut[9]~67_combout  & \triBufIn|buffOut[9]~65_combout )))

	.dataa(\triBufIn|buffOut[9]~66_combout ),
	.datab(\triBufIn|buffOut[9]~64_combout ),
	.datac(\triBufIn|buffOut[9]~67_combout ),
	.datad(\triBufIn|buffOut[9]~65_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[9]~68_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[9]~68 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[9]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y37_N8
fiftyfivenm_io_ibuf \dataBus[10]~input (
	.i(dataBus[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[10]~input_o ));
// synopsys translate_off
defparam \dataBus[10]~input .bus_hold = "false";
defparam \dataBus[10]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X4_Y35_N27
dffeas \regB|data[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[10]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[10] .is_wysiwyg = "true";
defparam \regB|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y35_N19
dffeas \regC|data[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[10]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[10] .is_wysiwyg = "true";
defparam \regC|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N26
fiftyfivenm_lcell_comb \triBufIn|buffOut[10]~70 (
// Equation(s):
// \triBufIn|buffOut[10]~70_combout  = (\enbC~input_o  & (\regC|data [10] & ((\regB|data [10]) # (!\enbB~input_o )))) # (!\enbC~input_o  & (((\regB|data [10])) # (!\enbB~input_o )))

	.dataa(\enbC~input_o ),
	.datab(\enbB~input_o ),
	.datac(\regB|data [10]),
	.datad(\regC|data [10]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[10]~70_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[10]~70 .lut_mask = 16'hF351;
defparam \triBufIn|buffOut[10]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y35_N17
dffeas \regA|data[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[10]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[10] .is_wysiwyg = "true";
defparam \regA|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N20
fiftyfivenm_lcell_comb \Adder1|output_value[10]~36 (
// Equation(s):
// \Adder1|output_value[10]~36_combout  = ((\regA|data [10] $ (\regC|data [10] $ (!\Adder1|output_value[9]~35 )))) # (GND)
// \Adder1|output_value[10]~37  = CARRY((\regA|data [10] & ((\regC|data [10]) # (!\Adder1|output_value[9]~35 ))) # (!\regA|data [10] & (\regC|data [10] & !\Adder1|output_value[9]~35 )))

	.dataa(\regA|data [10]),
	.datab(\regC|data [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[9]~35 ),
	.combout(\Adder1|output_value[10]~36_combout ),
	.cout(\Adder1|output_value[10]~37 ));
// synopsys translate_off
defparam \Adder1|output_value[10]~36 .lut_mask = 16'h698E;
defparam \Adder1|output_value[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N21
dffeas \Adder1|output_value[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[10]~36_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[10] .is_wysiwyg = "true";
defparam \Adder1|output_value[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y35_N25
dffeas \regD|data[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[10]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[10] .is_wysiwyg = "true";
defparam \regD|data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N24
fiftyfivenm_lcell_comb \triBufIn|buffOut[10]~71 (
// Equation(s):
// \triBufIn|buffOut[10]~71_combout  = (\enbD~input_o  & (\regD|data [10] & ((\Adder1|output_value [10]) # (!\enbBusA1~input_o )))) # (!\enbD~input_o  & ((\Adder1|output_value [10]) # ((!\enbBusA1~input_o ))))

	.dataa(\enbD~input_o ),
	.datab(\Adder1|output_value [10]),
	.datac(\regD|data [10]),
	.datad(\enbBusA1~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[10]~71_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[10]~71 .lut_mask = 16'hC4F5;
defparam \triBufIn|buffOut[10]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N8
fiftyfivenm_io_ibuf \inData[10]~input (
	.i(inData[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[10]~input_o ));
// synopsys translate_off
defparam \inData[10]~input .bus_hold = "false";
defparam \inData[10]~input .listen_to_nsleep_signal = "false";
defparam \inData[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N16
fiftyfivenm_lcell_comb \triBufIn|buffOut[10]~69 (
// Equation(s):
// \triBufIn|buffOut[10]~69_combout  = (\enbIn~input_o  & (\inData[10]~input_o  & ((\regA|data [10]) # (!\enbA~input_o )))) # (!\enbIn~input_o  & (((\regA|data [10]) # (!\enbA~input_o ))))

	.dataa(\enbIn~input_o ),
	.datab(\inData[10]~input_o ),
	.datac(\regA|data [10]),
	.datad(\enbA~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[10]~69_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[10]~69 .lut_mask = 16'hD0DD;
defparam \triBufIn|buffOut[10]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N20
fiftyfivenm_lcell_comb \Adder2|output_value[10]~36 (
// Equation(s):
// \Adder2|output_value[10]~36_combout  = ((\regB|data [10] $ (\regD|data [10] $ (!\Adder2|output_value[9]~35 )))) # (GND)
// \Adder2|output_value[10]~37  = CARRY((\regB|data [10] & ((\regD|data [10]) # (!\Adder2|output_value[9]~35 ))) # (!\regB|data [10] & (\regD|data [10] & !\Adder2|output_value[9]~35 )))

	.dataa(\regB|data [10]),
	.datab(\regD|data [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[9]~35 ),
	.combout(\Adder2|output_value[10]~36_combout ),
	.cout(\Adder2|output_value[10]~37 ));
// synopsys translate_off
defparam \Adder2|output_value[10]~36 .lut_mask = 16'h698E;
defparam \Adder2|output_value[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N21
dffeas \Adder2|output_value[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[10]~36_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[10] .is_wysiwyg = "true";
defparam \Adder2|output_value[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N20
fiftyfivenm_lcell_comb \Adder3|output_value[10]~36 (
// Equation(s):
// \Adder3|output_value[10]~36_combout  = ((\regD|data [10] $ (\regC|data [10] $ (!\Adder3|output_value[9]~35 )))) # (GND)
// \Adder3|output_value[10]~37  = CARRY((\regD|data [10] & ((\regC|data [10]) # (!\Adder3|output_value[9]~35 ))) # (!\regD|data [10] & (\regC|data [10] & !\Adder3|output_value[9]~35 )))

	.dataa(\regD|data [10]),
	.datab(\regC|data [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[9]~35 ),
	.combout(\Adder3|output_value[10]~36_combout ),
	.cout(\Adder3|output_value[10]~37 ));
// synopsys translate_off
defparam \Adder3|output_value[10]~36 .lut_mask = 16'h698E;
defparam \Adder3|output_value[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N21
dffeas \Adder3|output_value[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[10]~36_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[10] .is_wysiwyg = "true";
defparam \Adder3|output_value[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N2
fiftyfivenm_lcell_comb \triBufIn|buffOut[10]~72 (
// Equation(s):
// \triBufIn|buffOut[10]~72_combout  = (\enbBusA3~input_o  & (\Adder3|output_value [10] & ((\Adder2|output_value [10]) # (!\enbBusA2~input_o )))) # (!\enbBusA3~input_o  & ((\Adder2|output_value [10]) # ((!\enbBusA2~input_o ))))

	.dataa(\enbBusA3~input_o ),
	.datab(\Adder2|output_value [10]),
	.datac(\Adder3|output_value [10]),
	.datad(\enbBusA2~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[10]~72_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[10]~72 .lut_mask = 16'hC4F5;
defparam \triBufIn|buffOut[10]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N20
fiftyfivenm_lcell_comb \triBufIn|buffOut[10]~73 (
// Equation(s):
// \triBufIn|buffOut[10]~73_combout  = (\triBufIn|buffOut[10]~70_combout  & (\triBufIn|buffOut[10]~71_combout  & (\triBufIn|buffOut[10]~69_combout  & \triBufIn|buffOut[10]~72_combout )))

	.dataa(\triBufIn|buffOut[10]~70_combout ),
	.datab(\triBufIn|buffOut[10]~71_combout ),
	.datac(\triBufIn|buffOut[10]~69_combout ),
	.datad(\triBufIn|buffOut[10]~72_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[10]~73_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[10]~73 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[10]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N8
fiftyfivenm_io_ibuf \dataBus[11]~input (
	.i(dataBus[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[11]~input_o ));
// synopsys translate_off
defparam \dataBus[11]~input .bus_hold = "false";
defparam \dataBus[11]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y35_N22
fiftyfivenm_lcell_comb \regC|data[11]~feeder (
// Equation(s):
// \regC|data[11]~feeder_combout  = \dataBus[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataBus[11]~input_o ),
	.cin(gnd),
	.combout(\regC|data[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regC|data[11]~feeder .lut_mask = 16'hFF00;
defparam \regC|data[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y35_N23
dffeas \regC|data[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regC|data[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[11] .is_wysiwyg = "true";
defparam \regC|data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y35_N11
dffeas \regD|data[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[11]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[11] .is_wysiwyg = "true";
defparam \regD|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N22
fiftyfivenm_lcell_comb \Adder3|output_value[11]~38 (
// Equation(s):
// \Adder3|output_value[11]~38_combout  = (\regC|data [11] & ((\regD|data [11] & (\Adder3|output_value[10]~37  & VCC)) # (!\regD|data [11] & (!\Adder3|output_value[10]~37 )))) # (!\regC|data [11] & ((\regD|data [11] & (!\Adder3|output_value[10]~37 )) # 
// (!\regD|data [11] & ((\Adder3|output_value[10]~37 ) # (GND)))))
// \Adder3|output_value[11]~39  = CARRY((\regC|data [11] & (!\regD|data [11] & !\Adder3|output_value[10]~37 )) # (!\regC|data [11] & ((!\Adder3|output_value[10]~37 ) # (!\regD|data [11]))))

	.dataa(\regC|data [11]),
	.datab(\regD|data [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[10]~37 ),
	.combout(\Adder3|output_value[11]~38_combout ),
	.cout(\Adder3|output_value[11]~39 ));
// synopsys translate_off
defparam \Adder3|output_value[11]~38 .lut_mask = 16'h9617;
defparam \Adder3|output_value[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N23
dffeas \Adder3|output_value[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[11]~38_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[11] .is_wysiwyg = "true";
defparam \Adder3|output_value[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y35_N15
dffeas \regB|data[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[11]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[11] .is_wysiwyg = "true";
defparam \regB|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N22
fiftyfivenm_lcell_comb \Adder2|output_value[11]~38 (
// Equation(s):
// \Adder2|output_value[11]~38_combout  = (\regB|data [11] & ((\regD|data [11] & (\Adder2|output_value[10]~37  & VCC)) # (!\regD|data [11] & (!\Adder2|output_value[10]~37 )))) # (!\regB|data [11] & ((\regD|data [11] & (!\Adder2|output_value[10]~37 )) # 
// (!\regD|data [11] & ((\Adder2|output_value[10]~37 ) # (GND)))))
// \Adder2|output_value[11]~39  = CARRY((\regB|data [11] & (!\regD|data [11] & !\Adder2|output_value[10]~37 )) # (!\regB|data [11] & ((!\Adder2|output_value[10]~37 ) # (!\regD|data [11]))))

	.dataa(\regB|data [11]),
	.datab(\regD|data [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[10]~37 ),
	.combout(\Adder2|output_value[11]~38_combout ),
	.cout(\Adder2|output_value[11]~39 ));
// synopsys translate_off
defparam \Adder2|output_value[11]~38 .lut_mask = 16'h9617;
defparam \Adder2|output_value[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N23
dffeas \Adder2|output_value[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[11]~38_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[11] .is_wysiwyg = "true";
defparam \Adder2|output_value[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N12
fiftyfivenm_lcell_comb \triBufIn|buffOut[11]~77 (
// Equation(s):
// \triBufIn|buffOut[11]~77_combout  = (\enbBusA2~input_o  & (\Adder2|output_value [11] & ((\Adder3|output_value [11]) # (!\enbBusA3~input_o )))) # (!\enbBusA2~input_o  & (((\Adder3|output_value [11])) # (!\enbBusA3~input_o )))

	.dataa(\enbBusA2~input_o ),
	.datab(\enbBusA3~input_o ),
	.datac(\Adder3|output_value [11]),
	.datad(\Adder2|output_value [11]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[11]~77_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[11]~77 .lut_mask = 16'hF351;
defparam \triBufIn|buffOut[11]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N14
fiftyfivenm_lcell_comb \triBufIn|buffOut[11]~75 (
// Equation(s):
// \triBufIn|buffOut[11]~75_combout  = (\enbB~input_o  & (\regB|data [11] & ((\regC|data [11]) # (!\enbC~input_o )))) # (!\enbB~input_o  & ((\regC|data [11]) # ((!\enbC~input_o ))))

	.dataa(\enbB~input_o ),
	.datab(\regC|data [11]),
	.datac(\regB|data [11]),
	.datad(\enbC~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[11]~75_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[11]~75 .lut_mask = 16'hC4F5;
defparam \triBufIn|buffOut[11]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y35_N13
dffeas \regA|data[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[11]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[11] .is_wysiwyg = "true";
defparam \regA|data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N22
fiftyfivenm_lcell_comb \Adder1|output_value[11]~38 (
// Equation(s):
// \Adder1|output_value[11]~38_combout  = (\regA|data [11] & ((\regC|data [11] & (\Adder1|output_value[10]~37  & VCC)) # (!\regC|data [11] & (!\Adder1|output_value[10]~37 )))) # (!\regA|data [11] & ((\regC|data [11] & (!\Adder1|output_value[10]~37 )) # 
// (!\regC|data [11] & ((\Adder1|output_value[10]~37 ) # (GND)))))
// \Adder1|output_value[11]~39  = CARRY((\regA|data [11] & (!\regC|data [11] & !\Adder1|output_value[10]~37 )) # (!\regA|data [11] & ((!\Adder1|output_value[10]~37 ) # (!\regC|data [11]))))

	.dataa(\regA|data [11]),
	.datab(\regC|data [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[10]~37 ),
	.combout(\Adder1|output_value[11]~38_combout ),
	.cout(\Adder1|output_value[11]~39 ));
// synopsys translate_off
defparam \Adder1|output_value[11]~38 .lut_mask = 16'h9617;
defparam \Adder1|output_value[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N23
dffeas \Adder1|output_value[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[11]~38_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[11] .is_wysiwyg = "true";
defparam \Adder1|output_value[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y35_N10
fiftyfivenm_lcell_comb \triBufIn|buffOut[11]~76 (
// Equation(s):
// \triBufIn|buffOut[11]~76_combout  = (\Adder1|output_value [11] & (((\regD|data [11]) # (!\enbD~input_o )))) # (!\Adder1|output_value [11] & (!\enbBusA1~input_o  & ((\regD|data [11]) # (!\enbD~input_o ))))

	.dataa(\Adder1|output_value [11]),
	.datab(\enbBusA1~input_o ),
	.datac(\regD|data [11]),
	.datad(\enbD~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[11]~76_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[11]~76 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[11]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N22
fiftyfivenm_io_ibuf \inData[11]~input (
	.i(inData[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[11]~input_o ));
// synopsys translate_off
defparam \inData[11]~input .bus_hold = "false";
defparam \inData[11]~input .listen_to_nsleep_signal = "false";
defparam \inData[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N12
fiftyfivenm_lcell_comb \triBufIn|buffOut[11]~74 (
// Equation(s):
// \triBufIn|buffOut[11]~74_combout  = (\enbIn~input_o  & (\inData[11]~input_o  & ((\regA|data [11]) # (!\enbA~input_o )))) # (!\enbIn~input_o  & (((\regA|data [11]) # (!\enbA~input_o ))))

	.dataa(\enbIn~input_o ),
	.datab(\inData[11]~input_o ),
	.datac(\regA|data [11]),
	.datad(\enbA~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[11]~74_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[11]~74 .lut_mask = 16'hD0DD;
defparam \triBufIn|buffOut[11]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N30
fiftyfivenm_lcell_comb \triBufIn|buffOut[11]~78 (
// Equation(s):
// \triBufIn|buffOut[11]~78_combout  = (\triBufIn|buffOut[11]~77_combout  & (\triBufIn|buffOut[11]~75_combout  & (\triBufIn|buffOut[11]~76_combout  & \triBufIn|buffOut[11]~74_combout )))

	.dataa(\triBufIn|buffOut[11]~77_combout ),
	.datab(\triBufIn|buffOut[11]~75_combout ),
	.datac(\triBufIn|buffOut[11]~76_combout ),
	.datad(\triBufIn|buffOut[11]~74_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[11]~78_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[11]~78 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[11]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y27_N15
fiftyfivenm_io_ibuf \inData[12]~input (
	.i(inData[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[12]~input_o ));
// synopsys translate_off
defparam \inData[12]~input .bus_hold = "false";
defparam \inData[12]~input .listen_to_nsleep_signal = "false";
defparam \inData[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N22
fiftyfivenm_io_ibuf \dataBus[12]~input (
	.i(dataBus[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[12]~input_o ));
// synopsys translate_off
defparam \dataBus[12]~input .bus_hold = "false";
defparam \dataBus[12]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y35_N3
dffeas \regA|data[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[12]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[12] .is_wysiwyg = "true";
defparam \regA|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N2
fiftyfivenm_lcell_comb \triBufIn|buffOut[12]~79 (
// Equation(s):
// \triBufIn|buffOut[12]~79_combout  = (\inData[12]~input_o  & (((\regA|data [12]) # (!\enbA~input_o )))) # (!\inData[12]~input_o  & (!\enbIn~input_o  & ((\regA|data [12]) # (!\enbA~input_o ))))

	.dataa(\inData[12]~input_o ),
	.datab(\enbIn~input_o ),
	.datac(\regA|data [12]),
	.datad(\enbA~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[12]~79_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[12]~79 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[12]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y35_N27
dffeas \regD|data[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[12]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[12] .is_wysiwyg = "true";
defparam \regD|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y35_N8
fiftyfivenm_lcell_comb \regC|data[12]~feeder (
// Equation(s):
// \regC|data[12]~feeder_combout  = \dataBus[12]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataBus[12]~input_o ),
	.cin(gnd),
	.combout(\regC|data[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regC|data[12]~feeder .lut_mask = 16'hFF00;
defparam \regC|data[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y35_N9
dffeas \regC|data[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regC|data[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[12] .is_wysiwyg = "true";
defparam \regC|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N24
fiftyfivenm_lcell_comb \Adder1|output_value[12]~40 (
// Equation(s):
// \Adder1|output_value[12]~40_combout  = ((\regA|data [12] $ (\regC|data [12] $ (!\Adder1|output_value[11]~39 )))) # (GND)
// \Adder1|output_value[12]~41  = CARRY((\regA|data [12] & ((\regC|data [12]) # (!\Adder1|output_value[11]~39 ))) # (!\regA|data [12] & (\regC|data [12] & !\Adder1|output_value[11]~39 )))

	.dataa(\regA|data [12]),
	.datab(\regC|data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[11]~39 ),
	.combout(\Adder1|output_value[12]~40_combout ),
	.cout(\Adder1|output_value[12]~41 ));
// synopsys translate_off
defparam \Adder1|output_value[12]~40 .lut_mask = 16'h698E;
defparam \Adder1|output_value[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N25
dffeas \Adder1|output_value[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[12]~40_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[12] .is_wysiwyg = "true";
defparam \Adder1|output_value[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N4
fiftyfivenm_lcell_comb \triBufIn|buffOut[12]~81 (
// Equation(s):
// \triBufIn|buffOut[12]~81_combout  = (\regD|data [12] & (((\Adder1|output_value [12])) # (!\enbBusA1~input_o ))) # (!\regD|data [12] & (!\enbD~input_o  & ((\Adder1|output_value [12]) # (!\enbBusA1~input_o ))))

	.dataa(\regD|data [12]),
	.datab(\enbBusA1~input_o ),
	.datac(\Adder1|output_value [12]),
	.datad(\enbD~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[12]~81_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[12]~81 .lut_mask = 16'hA2F3;
defparam \triBufIn|buffOut[12]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y35_N21
dffeas \regB|data[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[12]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[12] .is_wysiwyg = "true";
defparam \regB|data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N24
fiftyfivenm_lcell_comb \Adder2|output_value[12]~40 (
// Equation(s):
// \Adder2|output_value[12]~40_combout  = ((\regD|data [12] $ (\regB|data [12] $ (!\Adder2|output_value[11]~39 )))) # (GND)
// \Adder2|output_value[12]~41  = CARRY((\regD|data [12] & ((\regB|data [12]) # (!\Adder2|output_value[11]~39 ))) # (!\regD|data [12] & (\regB|data [12] & !\Adder2|output_value[11]~39 )))

	.dataa(\regD|data [12]),
	.datab(\regB|data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[11]~39 ),
	.combout(\Adder2|output_value[12]~40_combout ),
	.cout(\Adder2|output_value[12]~41 ));
// synopsys translate_off
defparam \Adder2|output_value[12]~40 .lut_mask = 16'h698E;
defparam \Adder2|output_value[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N25
dffeas \Adder2|output_value[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[12]~40_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[12] .is_wysiwyg = "true";
defparam \Adder2|output_value[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N24
fiftyfivenm_lcell_comb \Adder3|output_value[12]~40 (
// Equation(s):
// \Adder3|output_value[12]~40_combout  = ((\regD|data [12] $ (\regC|data [12] $ (!\Adder3|output_value[11]~39 )))) # (GND)
// \Adder3|output_value[12]~41  = CARRY((\regD|data [12] & ((\regC|data [12]) # (!\Adder3|output_value[11]~39 ))) # (!\regD|data [12] & (\regC|data [12] & !\Adder3|output_value[11]~39 )))

	.dataa(\regD|data [12]),
	.datab(\regC|data [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[11]~39 ),
	.combout(\Adder3|output_value[12]~40_combout ),
	.cout(\Adder3|output_value[12]~41 ));
// synopsys translate_off
defparam \Adder3|output_value[12]~40 .lut_mask = 16'h698E;
defparam \Adder3|output_value[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N25
dffeas \Adder3|output_value[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[12]~40_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[12] .is_wysiwyg = "true";
defparam \Adder3|output_value[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N22
fiftyfivenm_lcell_comb \triBufIn|buffOut[12]~82 (
// Equation(s):
// \triBufIn|buffOut[12]~82_combout  = (\enbBusA2~input_o  & (\Adder2|output_value [12] & ((\Adder3|output_value [12]) # (!\enbBusA3~input_o )))) # (!\enbBusA2~input_o  & (((\Adder3|output_value [12]) # (!\enbBusA3~input_o ))))

	.dataa(\enbBusA2~input_o ),
	.datab(\Adder2|output_value [12]),
	.datac(\enbBusA3~input_o ),
	.datad(\Adder3|output_value [12]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[12]~82_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[12]~82 .lut_mask = 16'hDD0D;
defparam \triBufIn|buffOut[12]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N20
fiftyfivenm_lcell_comb \triBufIn|buffOut[12]~80 (
// Equation(s):
// \triBufIn|buffOut[12]~80_combout  = (\regC|data [12] & (((\regB|data [12]) # (!\enbB~input_o )))) # (!\regC|data [12] & (!\enbC~input_o  & ((\regB|data [12]) # (!\enbB~input_o ))))

	.dataa(\regC|data [12]),
	.datab(\enbC~input_o ),
	.datac(\regB|data [12]),
	.datad(\enbB~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[12]~80_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[12]~80 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[12]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N0
fiftyfivenm_lcell_comb \triBufIn|buffOut[12]~83 (
// Equation(s):
// \triBufIn|buffOut[12]~83_combout  = (\triBufIn|buffOut[12]~79_combout  & (\triBufIn|buffOut[12]~81_combout  & (\triBufIn|buffOut[12]~82_combout  & \triBufIn|buffOut[12]~80_combout )))

	.dataa(\triBufIn|buffOut[12]~79_combout ),
	.datab(\triBufIn|buffOut[12]~81_combout ),
	.datac(\triBufIn|buffOut[12]~82_combout ),
	.datad(\triBufIn|buffOut[12]~80_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[12]~83_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[12]~83 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[12]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N15
fiftyfivenm_io_ibuf \dataBus[13]~input (
	.i(dataBus[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[13]~input_o ));
// synopsys translate_off
defparam \dataBus[13]~input .bus_hold = "false";
defparam \dataBus[13]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X4_Y35_N11
dffeas \regB|data[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[13]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[13] .is_wysiwyg = "true";
defparam \regB|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y35_N18
fiftyfivenm_lcell_comb \regC|data[13]~feeder (
// Equation(s):
// \regC|data[13]~feeder_combout  = \dataBus[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataBus[13]~input_o ),
	.cin(gnd),
	.combout(\regC|data[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regC|data[13]~feeder .lut_mask = 16'hFF00;
defparam \regC|data[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y35_N19
dffeas \regC|data[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regC|data[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[13] .is_wysiwyg = "true";
defparam \regC|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N10
fiftyfivenm_lcell_comb \triBufIn|buffOut[13]~85 (
// Equation(s):
// \triBufIn|buffOut[13]~85_combout  = (\enbC~input_o  & (\regC|data [13] & ((\regB|data [13]) # (!\enbB~input_o )))) # (!\enbC~input_o  & (((\regB|data [13])) # (!\enbB~input_o )))

	.dataa(\enbC~input_o ),
	.datab(\enbB~input_o ),
	.datac(\regB|data [13]),
	.datad(\regC|data [13]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[13]~85_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[13]~85 .lut_mask = 16'hF351;
defparam \triBufIn|buffOut[13]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N8
fiftyfivenm_io_ibuf \inData[13]~input (
	.i(inData[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[13]~input_o ));
// synopsys translate_off
defparam \inData[13]~input .bus_hold = "false";
defparam \inData[13]~input .listen_to_nsleep_signal = "false";
defparam \inData[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y35_N9
dffeas \regA|data[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[13]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[13] .is_wysiwyg = "true";
defparam \regA|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N8
fiftyfivenm_lcell_comb \triBufIn|buffOut[13]~84 (
// Equation(s):
// \triBufIn|buffOut[13]~84_combout  = (\inData[13]~input_o  & (((\regA|data [13]) # (!\enbA~input_o )))) # (!\inData[13]~input_o  & (!\enbIn~input_o  & ((\regA|data [13]) # (!\enbA~input_o ))))

	.dataa(\inData[13]~input_o ),
	.datab(\enbIn~input_o ),
	.datac(\regA|data [13]),
	.datad(\enbA~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[13]~84_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[13]~84 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[13]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y35_N1
dffeas \regD|data[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[13]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[13] .is_wysiwyg = "true";
defparam \regD|data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N26
fiftyfivenm_lcell_comb \Adder3|output_value[13]~42 (
// Equation(s):
// \Adder3|output_value[13]~42_combout  = (\regC|data [13] & ((\regD|data [13] & (\Adder3|output_value[12]~41  & VCC)) # (!\regD|data [13] & (!\Adder3|output_value[12]~41 )))) # (!\regC|data [13] & ((\regD|data [13] & (!\Adder3|output_value[12]~41 )) # 
// (!\regD|data [13] & ((\Adder3|output_value[12]~41 ) # (GND)))))
// \Adder3|output_value[13]~43  = CARRY((\regC|data [13] & (!\regD|data [13] & !\Adder3|output_value[12]~41 )) # (!\regC|data [13] & ((!\Adder3|output_value[12]~41 ) # (!\regD|data [13]))))

	.dataa(\regC|data [13]),
	.datab(\regD|data [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[12]~41 ),
	.combout(\Adder3|output_value[13]~42_combout ),
	.cout(\Adder3|output_value[13]~43 ));
// synopsys translate_off
defparam \Adder3|output_value[13]~42 .lut_mask = 16'h9617;
defparam \Adder3|output_value[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N27
dffeas \Adder3|output_value[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[13]~42_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[13] .is_wysiwyg = "true";
defparam \Adder3|output_value[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N26
fiftyfivenm_lcell_comb \Adder2|output_value[13]~42 (
// Equation(s):
// \Adder2|output_value[13]~42_combout  = (\regB|data [13] & ((\regD|data [13] & (\Adder2|output_value[12]~41  & VCC)) # (!\regD|data [13] & (!\Adder2|output_value[12]~41 )))) # (!\regB|data [13] & ((\regD|data [13] & (!\Adder2|output_value[12]~41 )) # 
// (!\regD|data [13] & ((\Adder2|output_value[12]~41 ) # (GND)))))
// \Adder2|output_value[13]~43  = CARRY((\regB|data [13] & (!\regD|data [13] & !\Adder2|output_value[12]~41 )) # (!\regB|data [13] & ((!\Adder2|output_value[12]~41 ) # (!\regD|data [13]))))

	.dataa(\regB|data [13]),
	.datab(\regD|data [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[12]~41 ),
	.combout(\Adder2|output_value[13]~42_combout ),
	.cout(\Adder2|output_value[13]~43 ));
// synopsys translate_off
defparam \Adder2|output_value[13]~42 .lut_mask = 16'h9617;
defparam \Adder2|output_value[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N27
dffeas \Adder2|output_value[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[13]~42_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[13] .is_wysiwyg = "true";
defparam \Adder2|output_value[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N6
fiftyfivenm_lcell_comb \triBufIn|buffOut[13]~87 (
// Equation(s):
// \triBufIn|buffOut[13]~87_combout  = (\enbBusA2~input_o  & (\Adder2|output_value [13] & ((\Adder3|output_value [13]) # (!\enbBusA3~input_o )))) # (!\enbBusA2~input_o  & (((\Adder3|output_value [13])) # (!\enbBusA3~input_o )))

	.dataa(\enbBusA2~input_o ),
	.datab(\enbBusA3~input_o ),
	.datac(\Adder3|output_value [13]),
	.datad(\Adder2|output_value [13]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[13]~87_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[13]~87 .lut_mask = 16'hF351;
defparam \triBufIn|buffOut[13]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N26
fiftyfivenm_lcell_comb \Adder1|output_value[13]~42 (
// Equation(s):
// \Adder1|output_value[13]~42_combout  = (\regA|data [13] & ((\regC|data [13] & (\Adder1|output_value[12]~41  & VCC)) # (!\regC|data [13] & (!\Adder1|output_value[12]~41 )))) # (!\regA|data [13] & ((\regC|data [13] & (!\Adder1|output_value[12]~41 )) # 
// (!\regC|data [13] & ((\Adder1|output_value[12]~41 ) # (GND)))))
// \Adder1|output_value[13]~43  = CARRY((\regA|data [13] & (!\regC|data [13] & !\Adder1|output_value[12]~41 )) # (!\regA|data [13] & ((!\Adder1|output_value[12]~41 ) # (!\regC|data [13]))))

	.dataa(\regA|data [13]),
	.datab(\regC|data [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[12]~41 ),
	.combout(\Adder1|output_value[13]~42_combout ),
	.cout(\Adder1|output_value[13]~43 ));
// synopsys translate_off
defparam \Adder1|output_value[13]~42 .lut_mask = 16'h9617;
defparam \Adder1|output_value[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N27
dffeas \Adder1|output_value[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[13]~42_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[13] .is_wysiwyg = "true";
defparam \Adder1|output_value[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N0
fiftyfivenm_lcell_comb \triBufIn|buffOut[13]~86 (
// Equation(s):
// \triBufIn|buffOut[13]~86_combout  = (\enbD~input_o  & (\regD|data [13] & ((\Adder1|output_value [13]) # (!\enbBusA1~input_o )))) # (!\enbD~input_o  & ((\Adder1|output_value [13]) # ((!\enbBusA1~input_o ))))

	.dataa(\enbD~input_o ),
	.datab(\Adder1|output_value [13]),
	.datac(\regD|data [13]),
	.datad(\enbBusA1~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[13]~86_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[13]~86 .lut_mask = 16'hC4F5;
defparam \triBufIn|buffOut[13]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N30
fiftyfivenm_lcell_comb \triBufIn|buffOut[13]~88 (
// Equation(s):
// \triBufIn|buffOut[13]~88_combout  = (\triBufIn|buffOut[13]~85_combout  & (\triBufIn|buffOut[13]~84_combout  & (\triBufIn|buffOut[13]~87_combout  & \triBufIn|buffOut[13]~86_combout )))

	.dataa(\triBufIn|buffOut[13]~85_combout ),
	.datab(\triBufIn|buffOut[13]~84_combout ),
	.datac(\triBufIn|buffOut[13]~87_combout ),
	.datad(\triBufIn|buffOut[13]~86_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[13]~88_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[13]~88 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[13]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y34_N1
fiftyfivenm_io_ibuf \dataBus[14]~input (
	.i(dataBus[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[14]~input_o ));
// synopsys translate_off
defparam \dataBus[14]~input .bus_hold = "false";
defparam \dataBus[14]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X6_Y35_N9
dffeas \regB|data[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[14]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[14] .is_wysiwyg = "true";
defparam \regB|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y35_N17
dffeas \regD|data[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[14]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[14] .is_wysiwyg = "true";
defparam \regD|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N28
fiftyfivenm_lcell_comb \Adder2|output_value[14]~44 (
// Equation(s):
// \Adder2|output_value[14]~44_combout  = ((\regB|data [14] $ (\regD|data [14] $ (!\Adder2|output_value[13]~43 )))) # (GND)
// \Adder2|output_value[14]~45  = CARRY((\regB|data [14] & ((\regD|data [14]) # (!\Adder2|output_value[13]~43 ))) # (!\regB|data [14] & (\regD|data [14] & !\Adder2|output_value[13]~43 )))

	.dataa(\regB|data [14]),
	.datab(\regD|data [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder2|output_value[13]~43 ),
	.combout(\Adder2|output_value[14]~44_combout ),
	.cout(\Adder2|output_value[14]~45 ));
// synopsys translate_off
defparam \Adder2|output_value[14]~44 .lut_mask = 16'h698E;
defparam \Adder2|output_value[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N29
dffeas \Adder2|output_value[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[14]~44_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[14] .is_wysiwyg = "true";
defparam \Adder2|output_value[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X13_Y35_N20
fiftyfivenm_lcell_comb \regC|data[14]~feeder (
// Equation(s):
// \regC|data[14]~feeder_combout  = \dataBus[14]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\dataBus[14]~input_o ),
	.cin(gnd),
	.combout(\regC|data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \regC|data[14]~feeder .lut_mask = 16'hFF00;
defparam \regC|data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y35_N21
dffeas \regC|data[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\regC|data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[14] .is_wysiwyg = "true";
defparam \regC|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N28
fiftyfivenm_lcell_comb \Adder3|output_value[14]~44 (
// Equation(s):
// \Adder3|output_value[14]~44_combout  = ((\regC|data [14] $ (\regD|data [14] $ (!\Adder3|output_value[13]~43 )))) # (GND)
// \Adder3|output_value[14]~45  = CARRY((\regC|data [14] & ((\regD|data [14]) # (!\Adder3|output_value[13]~43 ))) # (!\regC|data [14] & (\regD|data [14] & !\Adder3|output_value[13]~43 )))

	.dataa(\regC|data [14]),
	.datab(\regD|data [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder3|output_value[13]~43 ),
	.combout(\Adder3|output_value[14]~44_combout ),
	.cout(\Adder3|output_value[14]~45 ));
// synopsys translate_off
defparam \Adder3|output_value[14]~44 .lut_mask = 16'h698E;
defparam \Adder3|output_value[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N29
dffeas \Adder3|output_value[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[14]~44_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[14] .is_wysiwyg = "true";
defparam \Adder3|output_value[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N18
fiftyfivenm_lcell_comb \triBufIn|buffOut[14]~92 (
// Equation(s):
// \triBufIn|buffOut[14]~92_combout  = (\enbBusA2~input_o  & (\Adder2|output_value [14] & ((\Adder3|output_value [14]) # (!\enbBusA3~input_o )))) # (!\enbBusA2~input_o  & (((\Adder3|output_value [14]) # (!\enbBusA3~input_o ))))

	.dataa(\enbBusA2~input_o ),
	.datab(\Adder2|output_value [14]),
	.datac(\enbBusA3~input_o ),
	.datad(\Adder3|output_value [14]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[14]~92_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[14]~92 .lut_mask = 16'hDD0D;
defparam \triBufIn|buffOut[14]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y35_N23
dffeas \regA|data[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[14]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[14] .is_wysiwyg = "true";
defparam \regA|data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N28
fiftyfivenm_lcell_comb \Adder1|output_value[14]~44 (
// Equation(s):
// \Adder1|output_value[14]~44_combout  = ((\regC|data [14] $ (\regA|data [14] $ (!\Adder1|output_value[13]~43 )))) # (GND)
// \Adder1|output_value[14]~45  = CARRY((\regC|data [14] & ((\regA|data [14]) # (!\Adder1|output_value[13]~43 ))) # (!\regC|data [14] & (\regA|data [14] & !\Adder1|output_value[13]~43 )))

	.dataa(\regC|data [14]),
	.datab(\regA|data [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Adder1|output_value[13]~43 ),
	.combout(\Adder1|output_value[14]~44_combout ),
	.cout(\Adder1|output_value[14]~45 ));
// synopsys translate_off
defparam \Adder1|output_value[14]~44 .lut_mask = 16'h698E;
defparam \Adder1|output_value[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N29
dffeas \Adder1|output_value[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[14]~44_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[14] .is_wysiwyg = "true";
defparam \Adder1|output_value[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N16
fiftyfivenm_lcell_comb \triBufIn|buffOut[14]~91 (
// Equation(s):
// \triBufIn|buffOut[14]~91_combout  = (\enbD~input_o  & (\regD|data [14] & ((\Adder1|output_value [14]) # (!\enbBusA1~input_o )))) # (!\enbD~input_o  & ((\Adder1|output_value [14]) # ((!\enbBusA1~input_o ))))

	.dataa(\enbD~input_o ),
	.datab(\Adder1|output_value [14]),
	.datac(\regD|data [14]),
	.datad(\enbBusA1~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[14]~91_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[14]~91 .lut_mask = 16'hC4F5;
defparam \triBufIn|buffOut[14]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y35_N8
fiftyfivenm_lcell_comb \triBufIn|buffOut[14]~90 (
// Equation(s):
// \triBufIn|buffOut[14]~90_combout  = (\regC|data [14] & (((\regB|data [14]) # (!\enbB~input_o )))) # (!\regC|data [14] & (!\enbC~input_o  & ((\regB|data [14]) # (!\enbB~input_o ))))

	.dataa(\regC|data [14]),
	.datab(\enbC~input_o ),
	.datac(\regB|data [14]),
	.datad(\enbB~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[14]~90_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[14]~90 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[14]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X22_Y39_N15
fiftyfivenm_io_ibuf \inData[14]~input (
	.i(inData[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[14]~input_o ));
// synopsys translate_off
defparam \inData[14]~input .bus_hold = "false";
defparam \inData[14]~input .listen_to_nsleep_signal = "false";
defparam \inData[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X11_Y35_N22
fiftyfivenm_lcell_comb \triBufIn|buffOut[14]~89 (
// Equation(s):
// \triBufIn|buffOut[14]~89_combout  = (\inData[14]~input_o  & (((\regA|data [14]) # (!\enbA~input_o )))) # (!\inData[14]~input_o  & (!\enbIn~input_o  & ((\regA|data [14]) # (!\enbA~input_o ))))

	.dataa(\inData[14]~input_o ),
	.datab(\enbIn~input_o ),
	.datac(\regA|data [14]),
	.datad(\enbA~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[14]~89 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N22
fiftyfivenm_lcell_comb \triBufIn|buffOut[14]~93 (
// Equation(s):
// \triBufIn|buffOut[14]~93_combout  = (\triBufIn|buffOut[14]~92_combout  & (\triBufIn|buffOut[14]~91_combout  & (\triBufIn|buffOut[14]~90_combout  & \triBufIn|buffOut[14]~89_combout )))

	.dataa(\triBufIn|buffOut[14]~92_combout ),
	.datab(\triBufIn|buffOut[14]~91_combout ),
	.datac(\triBufIn|buffOut[14]~90_combout ),
	.datad(\triBufIn|buffOut[14]~89_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[14]~93_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[14]~93 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[14]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N15
fiftyfivenm_io_ibuf \dataBus[15]~input (
	.i(dataBus[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\dataBus[15]~input_o ));
// synopsys translate_off
defparam \dataBus[15]~input .bus_hold = "false";
defparam \dataBus[15]~input .listen_to_nsleep_signal = "false";
defparam \dataBus[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X13_Y35_N27
dffeas \regA|data[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[15]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldA~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regA|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regA|data[15] .is_wysiwyg = "true";
defparam \regA|data[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N15
fiftyfivenm_io_ibuf \inData[15]~input (
	.i(inData[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\inData[15]~input_o ));
// synopsys translate_off
defparam \inData[15]~input .bus_hold = "false";
defparam \inData[15]~input .listen_to_nsleep_signal = "false";
defparam \inData[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X13_Y35_N26
fiftyfivenm_lcell_comb \triBufIn|buffOut[15]~94 (
// Equation(s):
// \triBufIn|buffOut[15]~94_combout  = (\enbA~input_o  & (\regA|data [15] & ((\inData[15]~input_o ) # (!\enbIn~input_o )))) # (!\enbA~input_o  & (((\inData[15]~input_o )) # (!\enbIn~input_o )))

	.dataa(\enbA~input_o ),
	.datab(\enbIn~input_o ),
	.datac(\regA|data [15]),
	.datad(\inData[15]~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[15]~94 .lut_mask = 16'hF531;
defparam \triBufIn|buffOut[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X13_Y35_N25
dffeas \regC|data[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[15]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldC~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regC|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regC|data[15] .is_wysiwyg = "true";
defparam \regC|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y35_N30
fiftyfivenm_lcell_comb \Adder1|output_value[15]~46 (
// Equation(s):
// \Adder1|output_value[15]~46_combout  = \regA|data [15] $ (\Adder1|output_value[14]~45  $ (\regC|data [15]))

	.dataa(\regA|data [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(\regC|data [15]),
	.cin(\Adder1|output_value[14]~45 ),
	.combout(\Adder1|output_value[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Adder1|output_value[15]~46 .lut_mask = 16'hA55A;
defparam \Adder1|output_value[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X12_Y35_N31
dffeas \Adder1|output_value[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder1|output_value[15]~46_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd1~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder1|output_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder1|output_value[15] .is_wysiwyg = "true";
defparam \Adder1|output_value[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y35_N19
dffeas \regD|data[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[15]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldD~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regD|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regD|data[15] .is_wysiwyg = "true";
defparam \regD|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N18
fiftyfivenm_lcell_comb \triBufIn|buffOut[15]~96 (
// Equation(s):
// \triBufIn|buffOut[15]~96_combout  = (\Adder1|output_value [15] & (((\regD|data [15]) # (!\enbD~input_o )))) # (!\Adder1|output_value [15] & (!\enbBusA1~input_o  & ((\regD|data [15]) # (!\enbD~input_o ))))

	.dataa(\Adder1|output_value [15]),
	.datab(\enbBusA1~input_o ),
	.datac(\regD|data [15]),
	.datad(\enbD~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[15]~96_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[15]~96 .lut_mask = 16'hB0BB;
defparam \triBufIn|buffOut[15]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X4_Y35_N29
dffeas \regB|data[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\dataBus[15]~input_o ),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ldB~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regB|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \regB|data[15] .is_wysiwyg = "true";
defparam \regB|data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X7_Y35_N30
fiftyfivenm_lcell_comb \Adder2|output_value[15]~46 (
// Equation(s):
// \Adder2|output_value[15]~46_combout  = \regB|data [15] $ (\Adder2|output_value[14]~45  $ (\regD|data [15]))

	.dataa(gnd),
	.datab(\regB|data [15]),
	.datac(gnd),
	.datad(\regD|data [15]),
	.cin(\Adder2|output_value[14]~45 ),
	.combout(\Adder2|output_value[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Adder2|output_value[15]~46 .lut_mask = 16'hC33C;
defparam \Adder2|output_value[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X7_Y35_N31
dffeas \Adder2|output_value[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder2|output_value[15]~46_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd2~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder2|output_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder2|output_value[15] .is_wysiwyg = "true";
defparam \Adder2|output_value[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y35_N30
fiftyfivenm_lcell_comb \Adder3|output_value[15]~46 (
// Equation(s):
// \Adder3|output_value[15]~46_combout  = \regC|data [15] $ (\Adder3|output_value[14]~45  $ (\regD|data [15]))

	.dataa(gnd),
	.datab(\regC|data [15]),
	.datac(gnd),
	.datad(\regD|data [15]),
	.cin(\Adder3|output_value[14]~45 ),
	.combout(\Adder3|output_value[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Adder3|output_value[15]~46 .lut_mask = 16'hC33C;
defparam \Adder3|output_value[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X9_Y35_N31
dffeas \Adder3|output_value[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\Adder3|output_value[15]~46_combout ),
	.asdata(vcc),
	.clrn(\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enbAdd3~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Adder3|output_value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Adder3|output_value[15] .is_wysiwyg = "true";
defparam \Adder3|output_value[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N8
fiftyfivenm_lcell_comb \triBufIn|buffOut[15]~97 (
// Equation(s):
// \triBufIn|buffOut[15]~97_combout  = (\enbBusA2~input_o  & (\Adder2|output_value [15] & ((\Adder3|output_value [15]) # (!\enbBusA3~input_o )))) # (!\enbBusA2~input_o  & (((\Adder3|output_value [15]) # (!\enbBusA3~input_o ))))

	.dataa(\enbBusA2~input_o ),
	.datab(\Adder2|output_value [15]),
	.datac(\enbBusA3~input_o ),
	.datad(\Adder3|output_value [15]),
	.cin(gnd),
	.combout(\triBufIn|buffOut[15]~97_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[15]~97 .lut_mask = 16'hDD0D;
defparam \triBufIn|buffOut[15]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N28
fiftyfivenm_lcell_comb \triBufIn|buffOut[15]~95 (
// Equation(s):
// \triBufIn|buffOut[15]~95_combout  = (\regC|data [15] & (((\regB|data [15])) # (!\enbB~input_o ))) # (!\regC|data [15] & (!\enbC~input_o  & ((\regB|data [15]) # (!\enbB~input_o ))))

	.dataa(\regC|data [15]),
	.datab(\enbB~input_o ),
	.datac(\regB|data [15]),
	.datad(\enbC~input_o ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[15]~95 .lut_mask = 16'hA2F3;
defparam \triBufIn|buffOut[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y35_N6
fiftyfivenm_lcell_comb \triBufIn|buffOut[15]~98 (
// Equation(s):
// \triBufIn|buffOut[15]~98_combout  = (\triBufIn|buffOut[15]~94_combout  & (\triBufIn|buffOut[15]~96_combout  & (\triBufIn|buffOut[15]~97_combout  & \triBufIn|buffOut[15]~95_combout )))

	.dataa(\triBufIn|buffOut[15]~94_combout ),
	.datab(\triBufIn|buffOut[15]~96_combout ),
	.datac(\triBufIn|buffOut[15]~97_combout ),
	.datad(\triBufIn|buffOut[15]~95_combout ),
	.cin(gnd),
	.combout(\triBufIn|buffOut[15]~98_combout ),
	.cout());
// synopsys translate_off
defparam \triBufIn|buffOut[15]~98 .lut_mask = 16'h8000;
defparam \triBufIn|buffOut[15]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign dataBus[0] = \dataBus[0]~output_o ;

assign dataBus[1] = \dataBus[1]~output_o ;

assign dataBus[2] = \dataBus[2]~output_o ;

assign dataBus[3] = \dataBus[3]~output_o ;

assign dataBus[4] = \dataBus[4]~output_o ;

assign dataBus[5] = \dataBus[5]~output_o ;

assign dataBus[6] = \dataBus[6]~output_o ;

assign dataBus[7] = \dataBus[7]~output_o ;

assign dataBus[8] = \dataBus[8]~output_o ;

assign dataBus[9] = \dataBus[9]~output_o ;

assign dataBus[10] = \dataBus[10]~output_o ;

assign dataBus[11] = \dataBus[11]~output_o ;

assign dataBus[12] = \dataBus[12]~output_o ;

assign dataBus[13] = \dataBus[13]~output_o ;

assign dataBus[14] = \dataBus[14]~output_o ;

assign dataBus[15] = \dataBus[15]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
