<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DSPSR_EL0</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">DSPSR_EL0, Debug Saved Program Status Register</h1><p>The DSPSR_EL0 characteristics are:</p><h2>Purpose</h2>
        <p>Holds the saved process state for Debug state. On entering Debug state, PSTATE information is written to this register. On exiting Debug state, values are copied from this register to PSTATE.</p>
      <h2>Configuration</h2><p>AArch64 System register DSPSR_EL0 bits [31:0]
            
                are architecturally mapped to
              AArch32 System register <a href="AArch32-dspsr.html">DSPSR[31:0]
            </a>.
          </p><p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
            <p>DSPSR_EL0 is a 64-bit register.</p>
          <h2>Field descriptions</h2><p>The DSPSR_EL0 bit assignments are:</p><h3>When exiting Debug state to AArch32 state:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenexitingDebugstatetoAArch32state_0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_N_31">N</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_Z_30">Z</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_C_29">C</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_V_28">V</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_Q_27">Q</a></td><td class="lr" colspan="2"><a href="#WhenexitingDebugstatetoAArch32state_IT1:0_26">IT[1:0]</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_DIT_24">DIT</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_SSBS_23">SSBS</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_PAN_22">PAN</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_SS_21">SS</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_IL_20">IL</a></td><td class="lr" colspan="4"><a href="#WhenexitingDebugstatetoAArch32state_GE_19">GE</a></td><td class="lr" colspan="6"><a href="#WhenexitingDebugstatetoAArch32state_IT7:2_15">IT[7:2]</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_E_9">E</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_A_8">A</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_I_7">I</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_F_6">F</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_T_5">T</a></td><td class="lr" colspan="1"><a href="#WhenexitingDebugstatetoAArch32state_M4_4">M[4]</a></td><td class="lr" colspan="4"><a href="#WhenexitingDebugstatetoAArch32state_M3:0_3">M[3:0]</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenexitingDebugstatetoAArch32state_0_63">
                Bits [63:32]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenexitingDebugstatetoAArch32state_N_31">N, bit [31]
              </h4>
          
  <p>Negative Condition flag. Copied to PSTATE.N on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_Z_30">Z, bit [30]
              </h4>
          
  <p>Zero Condition flag. Copied to PSTATE.Z on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_C_29">C, bit [29]
              </h4>
          
  <p>Carry Condition flag. Copied to PSTATE.C on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_V_28">V, bit [28]
              </h4>
          
  <p>Overflow Condition flag. Copied to PSTATE.V on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_Q_27">Q, bit [27]
              </h4>
          
  <p>Overflow or saturation flag. Copied to PSTATE.Q on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_IT1:0_26">IT[1:0], bits [26:25]
                  </h4>
          
  <p>If-Then. Copied to PSTATE.IT[1:0] on exiting Debug state.</p>

        
              
  <p>On exiting Debug state DSPSR_EL0.IT must contain a value that is valid for the instruction being returned to.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_DIT_24">DIT, bit [24]
              <div style="font-size:smaller;"><br />When ARMv8.4-DIT is implemented:
                </div></h4>
          
  <p>Data Independent Timing. Copied to PSTATE.DIT on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_0_24"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenexitingDebugstatetoAArch32state_SSBS_23">SSBS, bit [23]
              <div style="font-size:smaller;"><br />When ARMv8.0-SSBS is implemented:
                </div></h4>
          
  <p>Speculative Store Bypass. Copied to PSTATE.SSBS on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_0_23"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenexitingDebugstatetoAArch32state_PAN_22">PAN, bit [22]
              <div style="font-size:smaller;"><br />When ARMv8.1-PAN is implemented:
                </div></h4>
          
  <p>Privileged Access Never. Copied to PSTATE.PAN on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_0_22"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenexitingDebugstatetoAArch32state_SS_21">SS, bit [21]
              </h4>
          
  <p>Software Step. Copied to PSTATE.SS on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_IL_20">IL, bit [20]
              </h4>
          
  <p>Illegal Execution state. Copied to PSTATE.IL on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_GE_19">GE, bits [19:16]
                  </h4>
          
  <p>Greater than or Equal flags. Copied to PSTATE.GE on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_IT7:2_15">IT[7:2], bits [15:10]
                  </h4>
          
  <p>If-Then. Copied to PSTATE.IT[7:2] on exiting Debug state.</p>

        
              
  <p>DSPSR_EL0.IT must contain a value that is valid for the instruction being returned to.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_E_9">E, bit [9]
              </h4>
          
  <p>Endianness. Copied to PSTATE.E on exiting Debug state.</p>

        
              
  <p>If the implementation does not support big-endian operation, DSPSR_EL0.E is <span class="arm-defined-word">RES0</span>. If the implementation does not support little-endian operation, DSPSR_EL0.E is <span class="arm-defined-word">RES1</span>. On exiting Debug state, if the implementation does not support big-endian operation at the Exception level being returned to, DSPSR_EL0.E is <span class="arm-defined-word">RES0</span>, and if the implementation does not support little-endian operation at the Exception level being returned to, DSPSR_EL0.E is <span class="arm-defined-word">RES1</span>.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_A_8">A, bit [8]
              </h4>
          
  <p>SError interrupt mask. Copied to PSTATE.A on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_I_7">I, bit [7]
              </h4>
          
  <p>IRQ interrupt mask. Copied to PSTATE.I on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_F_6">F, bit [6]
              </h4>
          
  <p>FIQ interrupt mask. Copied to PSTATE.F on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_T_5">T, bit [5]
              </h4>
          
  <p>T32 Instruction set state. Copied to PSTATE.T on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_M4_4">M[4], bit [4]
              </h4>
          
  <p>Execution state. Copied to PSTATE.nRW on exiting Debug state.</p>

        <table class="valuetable"><tr><th>M[4]</th><th>Meaning</th></tr><tr><td class="bitfield">0b1</td><td>
  <p>AArch32 execution state.</p>
</td></tr></table><p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenexitingDebugstatetoAArch32state_M3:0_3">M[3:0], bits [3:0]
                  </h4>
          
  <p>AArch32 Mode. Copied to PSTATE.M[3:0] on exiting Debug state.</p>

        <table class="valuetable"><tr><th>M[3:0]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>User.</p>
</td></tr><tr><td class="bitfield">0b0001</td><td>
  <p>FIQ.</p>
</td></tr><tr><td class="bitfield">0b0010</td><td>
  <p>IRQ.</p>
</td></tr><tr><td class="bitfield">0b0011</td><td>
  <p>Supervisor.</p>
</td></tr><tr><td class="bitfield">0b0110</td><td>
  <p>Monitor.</p>
</td></tr><tr><td class="bitfield">0b0111</td><td>
  <p>Abort.</p>
</td></tr><tr><td class="bitfield">0b1010</td><td>
  <p>Hyp.</p>
</td></tr><tr><td class="bitfield">0b1011</td><td>
  <p>Undefined.</p>
</td></tr><tr><td class="bitfield">0b1111</td><td>
  <p>System.</p>
</td></tr></table>
              
  <p>Other values are reserved. If DSPSR_EL0.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, exiting Debug state is an illegal return event, as described in <span class="xref">'Illegal return events from AArch64 state' in the Arm®Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><h3>When entering Debug state from AArch64 state and exiting Debug state to AArch64 state:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_63">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_N_31">N</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_Z_30">Z</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_C_29">C</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_V_28">V</a></td><td class="lr" colspan="2"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_27">RES0</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_TCO_25">TCO</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_DIT_24">DIT</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_UAO_23">UAO</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_PAN_22">PAN</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_SS_21">SS</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_IL_20">IL</a></td><td class="lr" colspan="7"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_19">RES0</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_SSBS_12">SSBS</a></td><td class="lr" colspan="2"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_BTYPE_11">BTYPE</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_D_9">D</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_A_8">A</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_I_7">I</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_F_6">F</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_5">RES0</a></td><td class="lr" colspan="1"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_M4_4">M[4]</a></td><td class="lr" colspan="4"><a href="#WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_M3:0_3">M[3:0]</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_63">
                Bits [63:32]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_N_31">N, bit [31]
              </h4>
          
  <p>Negative Condition flag. Set to the value of PSTATE.N on entering Debug state, and copied to PSTATE.N on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_Z_30">Z, bit [30]
              </h4>
          
  <p>Zero Condition flag. Set to the value of PSTATE.Z on entering Debug state, and copied to PSTATE.Z on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_C_29">C, bit [29]
              </h4>
          
  <p>Carry Condition flag. Set to the value of PSTATE.C on entering Debug state, and copied to PSTATE.C on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_V_28">V, bit [28]
              </h4>
          
  <p>Overflow Condition flag. Set to the value of PSTATE.V on entering Debug state, and copied to PSTATE.V on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_27">
                Bits [27:26]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_TCO_25">TCO, bit [25]
              <div style="font-size:smaller;"><br />When ARMv8.5-MemTag is implemented:
                </div></h4>
          
  <p>Tag Check Override. Set to the value of PSTATE.TCO on entering Debug state, and copied to PSTATE.TCO on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_25"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_DIT_24">DIT, bit [24]
              <div style="font-size:smaller;"><br />When ARMv8.4-DIT is implemented:
                </div></h4>
          
  <p>Data Independent Timing. Set to the value of PSTATE.DIT on entering Debug state, and copied to PSTATE.DIT on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_24"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_UAO_23">UAO, bit [23]
              <div style="font-size:smaller;"><br />When ARMv8.2-UAO is implemented:
                </div></h4>
          
  <p>User Access Override. Set to the value of PSTATE.UAO on entering Debug state, and copied to PSTATE.UAO on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_23"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_PAN_22">PAN, bit [22]
              <div style="font-size:smaller;"><br />When ARMv8.1-PAN is implemented:
                </div></h4>
          
  <p>Privileged Access Never. Set to the value of PSTATE.PAN on entering Debug state, and copied to PSTATE.PAN on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_22"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_SS_21">SS, bit [21]
              </h4>
          
  <p>Software Step. Set to the value of PSTATE.SS on entering Debug state, and conditionally copied to PSTATE.SS on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_IL_20">IL, bit [20]
              </h4>
          
  <p>Illegal Execution state. Set to the value of PSTATE.IL on entering Debug state, and copied to PSTATE.IL on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_19">
                Bits [19:13]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_SSBS_12">SSBS, bit [12]
              <div style="font-size:smaller;"><br />When ARMv8.0-SSBS is implemented:
                </div></h4>
          
  <p>Speculative Store Bypass. Set to the value of PSTATE.SSBS on entering Debug state, and copied to PSTATE.SSBS on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_12"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_BTYPE_11">BTYPE, bits [11:10]
                  <div style="font-size:smaller;"><br />When ARMv8.5-BTI is implemented:
                </div></h4>
          
  <p>Branch Type Indicator. Set to the value of PSTATE.BTYPE on entering Debug state, and copied to PSTATE.BTYPE on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_11"><div style="font-size:smaller;"><br />
              Otherwise:
            </div></h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_D_9">D, bit [9]
              </h4>
          
  <p>Debug exception mask. Set to the value of PSTATE.D on entering Debug state, and copied to PSTATE.D on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_A_8">A, bit [8]
              </h4>
          
  <p>SError interrupt mask. Set to the value of PSTATE.A on entering Debug state, and copied to PSTATE.A on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_I_7">I, bit [7]
              </h4>
          
  <p>IRQ interrupt mask. Set to the value of PSTATE.I on entering Debug state, and copied to PSTATE.I on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_F_6">F, bit [6]
              </h4>
          
  <p>FIQ interrupt mask. Set to the value of PSTATE.F on entering Debug state, and copied to PSTATE.F on exiting Debug state.</p>

        <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_0_5">
                Bit [5]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_M4_4">M[4], bit [4]
              </h4>
          
  <p>Execution state. Set to <span class="binarynumber">0b0</span>, the value of PSTATE.nRW, on entering Debug state from AArch64 state, and copied to PSTATE.nRW on exiting Debug state.</p>

        <table class="valuetable"><tr><th>M[4]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>AArch64 execution state.</p>
</td></tr></table>
              
  <p>If AArch32 is not supported at any Exception level, this bit is <span class="arm-defined-word">RES0</span>.</p>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenenteringDebugstatefromAArch64stateandexitingDebugstatetoAArch64state_M3:0_3">M[3:0], bits [3:0]
                  </h4>
          
  <p>AArch64 Exception level and selected Stack Pointer.</p>

        <table class="valuetable"><tr><th>M[3:0]</th><th>Meaning</th></tr><tr><td class="bitfield">0b0000</td><td>
  <p>EL0t.</p>
</td></tr><tr><td class="bitfield">0b0100</td><td>
  <p>EL1t.</p>
</td></tr><tr><td class="bitfield">0b0101</td><td>
  <p>EL1h.</p>
</td></tr><tr><td class="bitfield">0b1000</td><td>
  <p>EL2t.</p>
</td></tr><tr><td class="bitfield">0b1001</td><td>
  <p>EL2h.</p>
</td></tr><tr><td class="bitfield">0b1100</td><td>
  <p>EL3t.</p>
</td></tr><tr><td class="bitfield">0b1101</td><td>
  <p>EL3h.</p>
</td></tr></table>
              
  <p>Other values are reserved. If DSPSR_EL0.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, exiting Debug state is an illegal return event, as described in <span class="xref">'Illegal return events from AArch64 state' in the Arm®Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p>
<p>The bits in this field are interpreted as follows:</p>
<ul>
<li>M[3:2] is set to the value of PSTATE.EL on entering Debug state and copied to PSTATE.EL on exiting Debug state.
</li><li>M[1] is unused and is 0 for all non-reserved values.
</li><li>M[0] is set to the value of PSTATE.SP on entering Debug state and copied to PSTATE.SP on exiting Debug state
</li></ul>

            <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the DSPSR_EL0</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRS &lt;Xt&gt;, DSPSR_EL0</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b0100</td><td>0b0101</td><td>0b000</td></tr></table><p class="pseudocode">
if !Halted() then
    UNDEFINED;
else
    return DSPSR_EL0;
              </p><h4 class="assembler">MSR DSPSR_EL0, &lt;Xt&gt;</h4><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b011</td><td>0b0100</td><td>0b0101</td><td>0b000</td></tr></table><p class="pseudocode">
if !Halted() then
    UNDEFINED;
else
    DSPSR_EL0 = X[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
