<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>XPU-DSAM7S: src/inc/fpga.hpp File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.5 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_c3cf2c74c7940f3e35baf1198f30407c.html">src</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_0ac38a7dae44175058684dd30d12e64d.html">inc</a>
  </div>
</div>
<div class="contents">
<h1>fpga.hpp File Reference</h1>
<p>
<a href="fpga_8hpp-source.html">Go to the source code of this file.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#817a103db781bb066e1a3985c2d68adc">FPGA_JTAG_TCK</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#dd695ecabb5d527fb9d067959824556d">FPGA_JTAG_TMS</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#746e52f7616748d9b43ef68fc8f42342">FPGA_JTAG_TDI</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#6042a89b4372ca06b56cf1eda4b127fb">FPGA_JTAG_TDO</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA23</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#c7453e33bbf938a98d8e1319bb1a64db">FPGA_RESET</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#f1d49212ed30d391131337b796cd40af">FPGA_A0</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#832931f52c17bb76648efa17faf13a5b">FPGA_A1</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA25</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#1622aadc5e38c7f6dc4703a57accffe2">FPGA_A2</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#99adb0fe47cfee5f0cedba26f885809c">FPGA_RDn</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA27</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#61b6289efdcefca6bd4c38877b804ffb">FPGA_WRn</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#81a22a4dd9723e0e09db055cfeef48b3">FPGA_INTn</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#3fc2660cb4ebb5db550adc26695218c5">FPGA_D0</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#7813c77b0dcb63f684c0d9c622ad2029">FPGA_D1</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA9</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#7713edbe3eb75ad68cae9d42226bf636">FPGA_D2</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#2489ccea66b2acbdb98fff71fee353e0">FPGA_D3</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA11</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#1c5cc7f148ad378ef0d0defaf9e648c9">FPGA_D4</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#e2cfa50cb919b8184ac30efef4df88be">FPGA_D5</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#f03750c079a6a05bdb15afb68cdd7084">FPGA_D6</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#3c2c040f3804f205178ad1c36eff377d">FPGA_D7</a>&nbsp;&nbsp;&nbsp;AT91C_PIO_PA15</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#4f006bf4dee2da3c0bf34073500afcfa">FPGA_DATA</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#9bddf0e9b5cec29bb30001650d19cf55">FPGA_ADDR</a>&nbsp;&nbsp;&nbsp;( FPGA_A0 | FPGA_A1 | FPGA_A2 )</td></tr>

<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom">{ <br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7900ff1073d0b3222871006cbaac84f65">XPI_R_INT_REQUEST</a> =  0, 
<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7c6ae71e0a5fec34be11dd4ada9a3e128">XPI_R_P0_SC_CTX</a> =  1, 
<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7da392b02a33632fb8e967da1738922d2">XPI_R_P0_SC_CRX</a> =  2, 
<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7d43638573cc99ba428b206a51889d1b7">XPI_R_P0_SC_EIRQ</a> =  3, 
<br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b71a723293fe66dbadd8e5e4f7da2269c0">XPI_R_P0_FC_FDFA</a> =  4, 
<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7c70b6464e0b6353353432c814e08e000">XPI_R_P0_FC_SENSE</a> =  5, 
<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7cff3db989c8572f49218032e140d7a4e">XPI_R_P0_FC_STATUS</a> =  6, 
<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b795b8415cb908b78807a497d333c7f657">XPI_R_P0_GLB_STATUS</a> =  7, 
<br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b75c69f99c6103f0ad8ac87fdf8a6f1266">XPI_R_P1_IRQ_ENABLE</a> =  1, 
<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7571d3fe06d8a66a06e19877d0b5d5248">XPI_R_P1_MAGIC_LSB</a> =  4, 
<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7ef49a0ee0aceb43176f3cbd1a9e6b9b2">XPI_R_P1_MAGIC_MSB</a> =  5, 
<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b78362c59078885f35c3c833c47bd6398a">XPI_R_P1_BOARD_POS</a> =  7, 
<br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7f389737e3c230f8a6456914c83085011">XPI_R_P2_PCM_ACK</a> =  0, 
<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7200f54c80dd6c1206bcc6c00a7f80393">XPI_R_P2_PCM_R0</a> =  4, 
<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b73888ebfcd7f6589d707036ab266b6117">XPI_R_P2_PCM_R1</a> =  5, 
<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7bac01da2d99080b509257e9c12fc4beb">XPI_R_P2_PCM_T0</a> =  6, 
<br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b73a31c938777f345bb3a85910cfd7a451">XPI_R_P2_PCM_T1</a> =  7
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom">{ <br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b538cfbf559eb285fe5976d5c3422430d1">XPI_W_PAGE_ADDR</a> =  0, 
<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b520815b235678c6e11ee22e4ef390fffa">XPI_W_P0_IRQ_ENABLE</a> =  1, 
<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b5a18ec4c2352cef6db9c2d07b986afa21">XPI_W_P0_IRQ_DISABLE</a> =  2, 
<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b5d652273f5a60c30fb0854e80124c45b6">XPI_W_P0_LED_SET</a> =  3, 
<br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b578d3562ab9d383c6d43b86e5b3b69a4d">XPI_W_P0_LED_CLEAR</a> =  4, 
<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a> =  5, 
<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b50257d7a3543685c1c70bb365dee64dba">XPI_W_P0_GLB_CONTROL</a> =  7, 
<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b55f5daf2bc41efe0c43ea806beee4b808">XPI_W_P1_SC_CTX_DATA</a> =  1, 
<br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b571cecc19f24d06e78fe39a304bbd9e70">XPI_W_P1_SC_CTX_INCFIFO</a> =  2, 
<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b572e1b6eb037d0e699ebfc9f36bc5c968">XPI_W_P2_PCM_R0</a> =  4, 
<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b540a76e4fa25c3e43cf19b6f24a692a82">XPI_W_P2_PCM_R1</a> =  5, 
<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b5aad4b24f93f297cdc3e13c604f167122">XPI_W_P2_PCM_T0</a> =  6, 
<br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b577220a282547e63d9ecf59fee9dfe31b">XPI_W_P2_PCM_T1</a> =  7
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom">{ <br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b0420713b41a999f5bb8442e74472d8ee61">XPI_IRQ_CTXE</a> =  0x20, 
<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04331fe655290ee6eace07bd5e10936fed">XPI_IRQ_PCM</a> =  0x10, 
<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b044879e4e80b205193cbd0b58be1b3cc99">XPI_IRQ_EIRQ</a> =  0x08, 
<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b046d0a6cd95f5adb8cf114b5302c4cbf23">XPI_IRQ_CRX</a> =  0x04, 
<br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a2f872286792976f43f413d227272a29">XPI_IRQ_CTX</a> =  0x02, 
<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04bff93e6269b6e740f1f3681cf932cca2">XPI_IRQ_FC</a> =  0x01, 
<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04788c0894f8562509416cc0f0d3d9ff83">XPI_LED_R</a> =  0x04, 
<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04d728bb0b060b7906667ad39184774930">XPI_LED_Y</a> =  0x02, 
<br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a959a0ba6640441480691faf58ad3f70">XPI_LED_G</a> =  0x01, 
<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b044f078beba0ebb3a0f0228c798d98ba80">XPI_FC_SENSE</a> =  0x08, 
<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b047b746af04d28576df18e9361a58d67b0">XPI_FC_FCE</a> =  0x04, 
<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a9e58d90b3f7c7a37585a034671dcad7">XPI_FC_FCD</a> =  0x02, 
<br>
&nbsp;&nbsp;<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04c7a0dd1825eecd9ceba0cd27061ebbd4">XPI_FC_FCC</a> =  0x01, 
<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b0444868a3ad359490443e89de8f93bae8e">XPI_GLB_MCPU</a> =  0x01, 
<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04c40e9f46bcdbc409119032121054adef">XPI_GLB_EIRQ</a> =  0x02, 
<a class="el" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04594d5dffb811ad96933ca4f419edd709">XPI_GLB_MCTX_BUSY</a> =  0x04
<br>
 }</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a> (void)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#a8775c4c73cdae748f93af04e87e6792">FPGA_BegRead</a> (void)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a> (<a class="el" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> addr, <a class="el" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> data)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static <a class="el" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#fed2dfd736eb1be0b2a3f10e7a284ba6">FPGA_Read</a> (<a class="el" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> addr)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#cac79b5f043fff8ed106d7dd5307f4cd">FPGA_SetReset</a> (<a class="el" href="common_8h.html#f6a258d8f3ee5206d682d799316314b1">bool</a> reset=true)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static <a class="el" href="common_8h.html#f6a258d8f3ee5206d682d799316314b1">bool</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#e5b55ceddf6a33085052f1844ea59647">FPGA_IsReset</a> (void)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">static void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#e5b14b685c12e00e21d8f726c1c805bb">FPGA_PulseReset</a> (void)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="el" href="common_8h.html#f6a258d8f3ee5206d682d799316314b1">bool</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="fpga_8hpp.html#6ec2141bcc427ee6a3c18bdb187846d3">FPGA_FC_Command</a> (<a class="el" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> cmd)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="f1d49212ed30d391131337b796cd40af"></a><!-- doxytag: member="fpga.hpp::FPGA_A0" ref="f1d49212ed30d391131337b796cd40af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_A0&nbsp;&nbsp;&nbsp;AT91C_PIO_PA24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00018">18</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="832931f52c17bb76648efa17faf13a5b"></a><!-- doxytag: member="fpga.hpp::FPGA_A1" ref="832931f52c17bb76648efa17faf13a5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_A1&nbsp;&nbsp;&nbsp;AT91C_PIO_PA25          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00019">19</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="1622aadc5e38c7f6dc4703a57accffe2"></a><!-- doxytag: member="fpga.hpp::FPGA_A2" ref="1622aadc5e38c7f6dc4703a57accffe2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_A2&nbsp;&nbsp;&nbsp;AT91C_PIO_PA26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00020">20</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="9bddf0e9b5cec29bb30001650d19cf55"></a><!-- doxytag: member="fpga.hpp::FPGA_ADDR" ref="9bddf0e9b5cec29bb30001650d19cf55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_ADDR&nbsp;&nbsp;&nbsp;( FPGA_A0 | FPGA_A1 | FPGA_A2 )          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00039">39</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>Referenced by <a class="el" href="device_8cpp-source.html#l00014">DEV_Init1()</a>.</p>

</div>
</div><p>
<a class="anchor" name="3fc2660cb4ebb5db550adc26695218c5"></a><!-- doxytag: member="fpga.hpp::FPGA_D0" ref="3fc2660cb4ebb5db550adc26695218c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_D0&nbsp;&nbsp;&nbsp;AT91C_PIO_PA8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00026">26</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="7813c77b0dcb63f684c0d9c622ad2029"></a><!-- doxytag: member="fpga.hpp::FPGA_D1" ref="7813c77b0dcb63f684c0d9c622ad2029" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_D1&nbsp;&nbsp;&nbsp;AT91C_PIO_PA9          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00027">27</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="7713edbe3eb75ad68cae9d42226bf636"></a><!-- doxytag: member="fpga.hpp::FPGA_D2" ref="7713edbe3eb75ad68cae9d42226bf636" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_D2&nbsp;&nbsp;&nbsp;AT91C_PIO_PA10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00028">28</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="2489ccea66b2acbdb98fff71fee353e0"></a><!-- doxytag: member="fpga.hpp::FPGA_D3" ref="2489ccea66b2acbdb98fff71fee353e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_D3&nbsp;&nbsp;&nbsp;AT91C_PIO_PA11          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00029">29</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="1c5cc7f148ad378ef0d0defaf9e648c9"></a><!-- doxytag: member="fpga.hpp::FPGA_D4" ref="1c5cc7f148ad378ef0d0defaf9e648c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_D4&nbsp;&nbsp;&nbsp;AT91C_PIO_PA12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00030">30</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="e2cfa50cb919b8184ac30efef4df88be"></a><!-- doxytag: member="fpga.hpp::FPGA_D5" ref="e2cfa50cb919b8184ac30efef4df88be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_D5&nbsp;&nbsp;&nbsp;AT91C_PIO_PA13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00031">31</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="f03750c079a6a05bdb15afb68cdd7084"></a><!-- doxytag: member="fpga.hpp::FPGA_D6" ref="f03750c079a6a05bdb15afb68cdd7084" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_D6&nbsp;&nbsp;&nbsp;AT91C_PIO_PA14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00032">32</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="3c2c040f3804f205178ad1c36eff377d"></a><!-- doxytag: member="fpga.hpp::FPGA_D7" ref="3c2c040f3804f205178ad1c36eff377d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_D7&nbsp;&nbsp;&nbsp;AT91C_PIO_PA15          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00033">33</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

</div>
</div><p>
<a class="anchor" name="4f006bf4dee2da3c0bf34073500afcfa"></a><!-- doxytag: member="fpga.hpp::FPGA_DATA" ref="4f006bf4dee2da3c0bf34073500afcfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_DATA          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">( <a class="code" href="fpga_8hpp.html#3fc2660cb4ebb5db550adc26695218c5">FPGA_D0</a> | <a class="code" href="fpga_8hpp.html#7813c77b0dcb63f684c0d9c622ad2029">FPGA_D1</a> | <a class="code" href="fpga_8hpp.html#7713edbe3eb75ad68cae9d42226bf636">FPGA_D2</a> | <a class="code" href="fpga_8hpp.html#2489ccea66b2acbdb98fff71fee353e0">FPGA_D3</a> \
    | <a class="code" href="fpga_8hpp.html#1c5cc7f148ad378ef0d0defaf9e648c9">FPGA_D4</a> | <a class="code" href="fpga_8hpp.html#e2cfa50cb919b8184ac30efef4df88be">FPGA_D5</a> | <a class="code" href="fpga_8hpp.html#f03750c079a6a05bdb15afb68cdd7084">FPGA_D6</a> | <a class="code" href="fpga_8hpp.html#3c2c040f3804f205178ad1c36eff377d">FPGA_D7</a> )
</pre></div>
<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00035">35</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>Referenced by <a class="el" href="device_8cpp-source.html#l00014">DEV_Init1()</a>, <a class="el" href="fpga_8hpp-source.html#l00119">FPGA_BegRead()</a>, and <a class="el" href="fpga_8hpp-source.html#l00114">FPGA_BegWrite()</a>.</p>

</div>
</div><p>
<a class="anchor" name="81a22a4dd9723e0e09db055cfeef48b3"></a><!-- doxytag: member="fpga.hpp::FPGA_INTn" ref="81a22a4dd9723e0e09db055cfeef48b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_INTn&nbsp;&nbsp;&nbsp;AT91C_PIO_PA20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00024">24</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>Referenced by <a class="el" href="device_8cpp-source.html#l00014">DEV_Init1()</a>.</p>

</div>
</div><p>
<a class="anchor" name="817a103db781bb066e1a3985c2d68adc"></a><!-- doxytag: member="fpga.hpp::FPGA_JTAG_TCK" ref="817a103db781bb066e1a3985c2d68adc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_JTAG_TCK&nbsp;&nbsp;&nbsp;AT91C_PIO_PA1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00010">10</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>Referenced by <a class="el" href="device_8cpp-source.html#l00014">DEV_Init1()</a>, and <a class="el" href="xsvf_port_8hpp-source.html#l00035">SetTCK()</a>.</p>

</div>
</div><p>
<a class="anchor" name="746e52f7616748d9b43ef68fc8f42342"></a><!-- doxytag: member="fpga.hpp::FPGA_JTAG_TDI" ref="746e52f7616748d9b43ef68fc8f42342" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_JTAG_TDI&nbsp;&nbsp;&nbsp;AT91C_PIO_PA3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00012">12</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>Referenced by <a class="el" href="device_8cpp-source.html#l00014">DEV_Init1()</a>, and <a class="el" href="xsvf_port_8hpp-source.html#l00046">SetTDI()</a>.</p>

</div>
</div><p>
<a class="anchor" name="6042a89b4372ca06b56cf1eda4b127fb"></a><!-- doxytag: member="fpga.hpp::FPGA_JTAG_TDO" ref="6042a89b4372ca06b56cf1eda4b127fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_JTAG_TDO&nbsp;&nbsp;&nbsp;AT91C_PIO_PA23          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00013">13</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>Referenced by <a class="el" href="device_8cpp-source.html#l00014">DEV_Init1()</a>, and <a class="el" href="xsvf_port_8hpp-source.html#l00054">GetTDO()</a>.</p>

</div>
</div><p>
<a class="anchor" name="dd695ecabb5d527fb9d067959824556d"></a><!-- doxytag: member="fpga.hpp::FPGA_JTAG_TMS" ref="dd695ecabb5d527fb9d067959824556d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_JTAG_TMS&nbsp;&nbsp;&nbsp;AT91C_PIO_PA2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00011">11</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>Referenced by <a class="el" href="device_8cpp-source.html#l00014">DEV_Init1()</a>, and <a class="el" href="xsvf_port_8hpp-source.html#l00027">SetTMS()</a>.</p>

</div>
</div><p>
<a class="anchor" name="99adb0fe47cfee5f0cedba26f885809c"></a><!-- doxytag: member="fpga.hpp::FPGA_RDn" ref="99adb0fe47cfee5f0cedba26f885809c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_RDn&nbsp;&nbsp;&nbsp;AT91C_PIO_PA27          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00021">21</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>Referenced by <a class="el" href="device_8cpp-source.html#l00014">DEV_Init1()</a>, <a class="el" href="fpga_8hpp-source.html#l00135">FPGA_Read()</a>, and <a class="el" href="fpga_8hpp-source.html#l00124">FPGA_Write()</a>.</p>

</div>
</div><p>
<a class="anchor" name="c7453e33bbf938a98d8e1319bb1a64db"></a><!-- doxytag: member="fpga.hpp::FPGA_RESET" ref="c7453e33bbf938a98d8e1319bb1a64db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_RESET&nbsp;&nbsp;&nbsp;AT91C_PIO_PA7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00017">17</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>Referenced by <a class="el" href="device_8cpp-source.html#l00014">DEV_Init1()</a>, <a class="el" href="fpga_8hpp-source.html#l00158">FPGA_IsReset()</a>, <a class="el" href="fpga_8hpp-source.html#l00163">FPGA_PulseReset()</a>, and <a class="el" href="fpga_8hpp-source.html#l00150">FPGA_SetReset()</a>.</p>

</div>
</div><p>
<a class="anchor" name="61b6289efdcefca6bd4c38877b804ffb"></a><!-- doxytag: member="fpga.hpp::FPGA_WRn" ref="61b6289efdcefca6bd4c38877b804ffb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FPGA_WRn&nbsp;&nbsp;&nbsp;AT91C_PIO_PA28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00022">22</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>Referenced by <a class="el" href="device_8cpp-source.html#l00014">DEV_Init1()</a>, <a class="el" href="fpga_8hpp-source.html#l00135">FPGA_Read()</a>, and <a class="el" href="fpga_8hpp-source.html#l00124">FPGA_Write()</a>.</p>

</div>
</div><p>
<hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b7"></a><!-- doxytag: member="fpga.hpp::@1" ref="df764cbdea00d65edcd07bb9953ad2b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b7900ff1073d0b3222871006cbaac84f65"></a><!-- doxytag: member="XPI_R_INT_REQUEST" ref="df764cbdea00d65edcd07bb9953ad2b7900ff1073d0b3222871006cbaac84f65" args="" -->XPI_R_INT_REQUEST</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b7c6ae71e0a5fec34be11dd4ada9a3e128"></a><!-- doxytag: member="XPI_R_P0_SC_CTX" ref="df764cbdea00d65edcd07bb9953ad2b7c6ae71e0a5fec34be11dd4ada9a3e128" args="" -->XPI_R_P0_SC_CTX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b7da392b02a33632fb8e967da1738922d2"></a><!-- doxytag: member="XPI_R_P0_SC_CRX" ref="df764cbdea00d65edcd07bb9953ad2b7da392b02a33632fb8e967da1738922d2" args="" -->XPI_R_P0_SC_CRX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b7d43638573cc99ba428b206a51889d1b7"></a><!-- doxytag: member="XPI_R_P0_SC_EIRQ" ref="df764cbdea00d65edcd07bb9953ad2b7d43638573cc99ba428b206a51889d1b7" args="" -->XPI_R_P0_SC_EIRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b71a723293fe66dbadd8e5e4f7da2269c0"></a><!-- doxytag: member="XPI_R_P0_FC_FDFA" ref="df764cbdea00d65edcd07bb9953ad2b71a723293fe66dbadd8e5e4f7da2269c0" args="" -->XPI_R_P0_FC_FDFA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b7c70b6464e0b6353353432c814e08e000"></a><!-- doxytag: member="XPI_R_P0_FC_SENSE" ref="df764cbdea00d65edcd07bb9953ad2b7c70b6464e0b6353353432c814e08e000" args="" -->XPI_R_P0_FC_SENSE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b7cff3db989c8572f49218032e140d7a4e"></a><!-- doxytag: member="XPI_R_P0_FC_STATUS" ref="df764cbdea00d65edcd07bb9953ad2b7cff3db989c8572f49218032e140d7a4e" args="" -->XPI_R_P0_FC_STATUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b795b8415cb908b78807a497d333c7f657"></a><!-- doxytag: member="XPI_R_P0_GLB_STATUS" ref="df764cbdea00d65edcd07bb9953ad2b795b8415cb908b78807a497d333c7f657" args="" -->XPI_R_P0_GLB_STATUS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b75c69f99c6103f0ad8ac87fdf8a6f1266"></a><!-- doxytag: member="XPI_R_P1_IRQ_ENABLE" ref="df764cbdea00d65edcd07bb9953ad2b75c69f99c6103f0ad8ac87fdf8a6f1266" args="" -->XPI_R_P1_IRQ_ENABLE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b7571d3fe06d8a66a06e19877d0b5d5248"></a><!-- doxytag: member="XPI_R_P1_MAGIC_LSB" ref="df764cbdea00d65edcd07bb9953ad2b7571d3fe06d8a66a06e19877d0b5d5248" args="" -->XPI_R_P1_MAGIC_LSB</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b7ef49a0ee0aceb43176f3cbd1a9e6b9b2"></a><!-- doxytag: member="XPI_R_P1_MAGIC_MSB" ref="df764cbdea00d65edcd07bb9953ad2b7ef49a0ee0aceb43176f3cbd1a9e6b9b2" args="" -->XPI_R_P1_MAGIC_MSB</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b78362c59078885f35c3c833c47bd6398a"></a><!-- doxytag: member="XPI_R_P1_BOARD_POS" ref="df764cbdea00d65edcd07bb9953ad2b78362c59078885f35c3c833c47bd6398a" args="" -->XPI_R_P1_BOARD_POS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b7f389737e3c230f8a6456914c83085011"></a><!-- doxytag: member="XPI_R_P2_PCM_ACK" ref="df764cbdea00d65edcd07bb9953ad2b7f389737e3c230f8a6456914c83085011" args="" -->XPI_R_P2_PCM_ACK</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b7200f54c80dd6c1206bcc6c00a7f80393"></a><!-- doxytag: member="XPI_R_P2_PCM_R0" ref="df764cbdea00d65edcd07bb9953ad2b7200f54c80dd6c1206bcc6c00a7f80393" args="" -->XPI_R_P2_PCM_R0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b73888ebfcd7f6589d707036ab266b6117"></a><!-- doxytag: member="XPI_R_P2_PCM_R1" ref="df764cbdea00d65edcd07bb9953ad2b73888ebfcd7f6589d707036ab266b6117" args="" -->XPI_R_P2_PCM_R1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b7bac01da2d99080b509257e9c12fc4beb"></a><!-- doxytag: member="XPI_R_P2_PCM_T0" ref="df764cbdea00d65edcd07bb9953ad2b7bac01da2d99080b509257e9c12fc4beb" args="" -->XPI_R_P2_PCM_T0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="df764cbdea00d65edcd07bb9953ad2b73a31c938777f345bb3a85910cfd7a451"></a><!-- doxytag: member="XPI_R_P2_PCM_T1" ref="df764cbdea00d65edcd07bb9953ad2b73a31c938777f345bb3a85910cfd7a451" args="" -->XPI_R_P2_PCM_T1</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00043">43</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>
<div class="fragment"><pre class="fragment"><a name="l00044"></a>00044 {
<a name="l00045"></a>00045     <span class="comment">// Page independent</span>
<a name="l00046"></a>00046     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7900ff1073d0b3222871006cbaac84f65">XPI_R_INT_REQUEST</a>          = 0, <span class="comment">// D5..0: CTXE, PCM, EIRQ, CRX, CTX, FC</span>
<a name="l00047"></a>00047     <span class="comment">// Page 0</span>
<a name="l00048"></a>00048     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7c6ae71e0a5fec34be11dd4ada9a3e128">XPI_R_P0_SC_CTX</a>            = 1, <span class="comment">// D7..0= CTX data</span>
<a name="l00049"></a>00049     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7da392b02a33632fb8e967da1738922d2">XPI_R_P0_SC_CRX</a>            = 2, <span class="comment">// D7..0= CRX data</span>
<a name="l00050"></a>00050     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7d43638573cc99ba428b206a51889d1b7">XPI_R_P0_SC_EIRQ</a>           = 3, <span class="comment">// D0= EIRQ</span>
<a name="l00051"></a>00051     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b71a723293fe66dbadd8e5e4f7da2269c0">XPI_R_P0_FC_FDFA</a>           = 4, <span class="comment">// D5= FCA5 .. D2= FCA0, D1= FCD1, D0= FCD0</span>
<a name="l00052"></a>00052     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7c70b6464e0b6353353432c814e08e000">XPI_R_P0_FC_SENSE</a>          = 5, <span class="comment">// D0= SENSE</span>
<a name="l00053"></a>00053     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7cff3db989c8572f49218032e140d7a4e">XPI_R_P0_FC_STATUS</a>         = 6, <span class="comment">// D3= SENSE, D2= FCE, D1= FCD, D0= FCC</span>
<a name="l00054"></a>00054     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b795b8415cb908b78807a497d333c7f657">XPI_R_P0_GLB_STATUS</a>        = 7, <span class="comment">// D1= EIRQ, D0= MCPU</span>
<a name="l00055"></a>00055     <span class="comment">// Page 1</span>
<a name="l00056"></a>00056     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b75c69f99c6103f0ad8ac87fdf8a6f1266">XPI_R_P1_IRQ_ENABLE</a>        = 1, <span class="comment">// D5..0= CTXE, PCM, EIRQ, CRX, CTX, FC</span>
<a name="l00057"></a>00057     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7571d3fe06d8a66a06e19877d0b5d5248">XPI_R_P1_MAGIC_LSB</a>         = 4, <span class="comment">// D7..0= '10101010' (0xAA)</span>
<a name="l00058"></a>00058     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7ef49a0ee0aceb43176f3cbd1a9e6b9b2">XPI_R_P1_MAGIC_MSB</a>         = 5, <span class="comment">// D7..0= '00010001' (0x11)</span>
<a name="l00059"></a>00059     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b78362c59078885f35c3c833c47bd6398a">XPI_R_P1_BOARD_POS</a>         = 7, <span class="comment">// D5..0= KA5..0</span>
<a name="l00060"></a>00060     <span class="comment">// Page 2</span>
<a name="l00061"></a>00061     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7f389737e3c230f8a6456914c83085011">XPI_R_P2_PCM_ACK</a>           = 0, <span class="comment">// Dummy read (data should be ignored)</span>
<a name="l00062"></a>00062     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7200f54c80dd6c1206bcc6c00a7f80393">XPI_R_P2_PCM_R0</a>            = 4, <span class="comment">// D7..0= PCM data</span>
<a name="l00063"></a>00063     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b73888ebfcd7f6589d707036ab266b6117">XPI_R_P2_PCM_R1</a>            = 5, <span class="comment">// D7..0= PCM data</span>
<a name="l00064"></a>00064     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7bac01da2d99080b509257e9c12fc4beb">XPI_R_P2_PCM_T0</a>            = 6, <span class="comment">// D7..0= PCM data</span>
<a name="l00065"></a>00065     <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b73a31c938777f345bb3a85910cfd7a451">XPI_R_P2_PCM_T1</a>            = 7  <span class="comment">// D7..0= PCM data</span>
<a name="l00066"></a>00066     };
</pre></div>
<p>

</div>
</div><p>
<a class="anchor" name="99fb83031ce9923c84392b4e92f956b5"></a><!-- doxytag: member="fpga.hpp::@2" ref="99fb83031ce9923c84392b4e92f956b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b538cfbf559eb285fe5976d5c3422430d1"></a><!-- doxytag: member="XPI_W_PAGE_ADDR" ref="99fb83031ce9923c84392b4e92f956b538cfbf559eb285fe5976d5c3422430d1" args="" -->XPI_W_PAGE_ADDR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b520815b235678c6e11ee22e4ef390fffa"></a><!-- doxytag: member="XPI_W_P0_IRQ_ENABLE" ref="99fb83031ce9923c84392b4e92f956b520815b235678c6e11ee22e4ef390fffa" args="" -->XPI_W_P0_IRQ_ENABLE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b5a18ec4c2352cef6db9c2d07b986afa21"></a><!-- doxytag: member="XPI_W_P0_IRQ_DISABLE" ref="99fb83031ce9923c84392b4e92f956b5a18ec4c2352cef6db9c2d07b986afa21" args="" -->XPI_W_P0_IRQ_DISABLE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b5d652273f5a60c30fb0854e80124c45b6"></a><!-- doxytag: member="XPI_W_P0_LED_SET" ref="99fb83031ce9923c84392b4e92f956b5d652273f5a60c30fb0854e80124c45b6" args="" -->XPI_W_P0_LED_SET</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b578d3562ab9d383c6d43b86e5b3b69a4d"></a><!-- doxytag: member="XPI_W_P0_LED_CLEAR" ref="99fb83031ce9923c84392b4e92f956b578d3562ab9d383c6d43b86e5b3b69a4d" args="" -->XPI_W_P0_LED_CLEAR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92"></a><!-- doxytag: member="XPI_W_P0_FC_CONTROL" ref="99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92" args="" -->XPI_W_P0_FC_CONTROL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b50257d7a3543685c1c70bb365dee64dba"></a><!-- doxytag: member="XPI_W_P0_GLB_CONTROL" ref="99fb83031ce9923c84392b4e92f956b50257d7a3543685c1c70bb365dee64dba" args="" -->XPI_W_P0_GLB_CONTROL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b55f5daf2bc41efe0c43ea806beee4b808"></a><!-- doxytag: member="XPI_W_P1_SC_CTX_DATA" ref="99fb83031ce9923c84392b4e92f956b55f5daf2bc41efe0c43ea806beee4b808" args="" -->XPI_W_P1_SC_CTX_DATA</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b571cecc19f24d06e78fe39a304bbd9e70"></a><!-- doxytag: member="XPI_W_P1_SC_CTX_INCFIFO" ref="99fb83031ce9923c84392b4e92f956b571cecc19f24d06e78fe39a304bbd9e70" args="" -->XPI_W_P1_SC_CTX_INCFIFO</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b572e1b6eb037d0e699ebfc9f36bc5c968"></a><!-- doxytag: member="XPI_W_P2_PCM_R0" ref="99fb83031ce9923c84392b4e92f956b572e1b6eb037d0e699ebfc9f36bc5c968" args="" -->XPI_W_P2_PCM_R0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b540a76e4fa25c3e43cf19b6f24a692a82"></a><!-- doxytag: member="XPI_W_P2_PCM_R1" ref="99fb83031ce9923c84392b4e92f956b540a76e4fa25c3e43cf19b6f24a692a82" args="" -->XPI_W_P2_PCM_R1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b5aad4b24f93f297cdc3e13c604f167122"></a><!-- doxytag: member="XPI_W_P2_PCM_T0" ref="99fb83031ce9923c84392b4e92f956b5aad4b24f93f297cdc3e13c604f167122" args="" -->XPI_W_P2_PCM_T0</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="99fb83031ce9923c84392b4e92f956b577220a282547e63d9ecf59fee9dfe31b"></a><!-- doxytag: member="XPI_W_P2_PCM_T1" ref="99fb83031ce9923c84392b4e92f956b577220a282547e63d9ecf59fee9dfe31b" args="" -->XPI_W_P2_PCM_T1</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00069">69</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>
<div class="fragment"><pre class="fragment"><a name="l00070"></a>00070 {
<a name="l00071"></a>00071     <span class="comment">// Page independent</span>
<a name="l00072"></a>00072     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b538cfbf559eb285fe5976d5c3422430d1">XPI_W_PAGE_ADDR</a>            = 0, <span class="comment">// D1..0= A4..3</span>
<a name="l00073"></a>00073     <span class="comment">// Page 0</span>
<a name="l00074"></a>00074     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b520815b235678c6e11ee22e4ef390fffa">XPI_W_P0_IRQ_ENABLE</a>        = 1, <span class="comment">// D5..0= CTXE, PCM, EIRQ, CRX, CTX, FC</span>
<a name="l00075"></a>00075     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b5a18ec4c2352cef6db9c2d07b986afa21">XPI_W_P0_IRQ_DISABLE</a>       = 2, <span class="comment">// D5..0= CTXE, PCM, EIRQ, CRX, CTX, FC</span>
<a name="l00076"></a>00076     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b5d652273f5a60c30fb0854e80124c45b6">XPI_W_P0_LED_SET</a>           = 3, <span class="comment">// D2= LED_R, D1= LED_Y, D0= LED_G</span>
<a name="l00077"></a>00077     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b578d3562ab9d383c6d43b86e5b3b69a4d">XPI_W_P0_LED_CLEAR</a>         = 4, <span class="comment">// D2= LED_R, D1= LED_Y, D0= LED_G</span>
<a name="l00078"></a>00078     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a>        = 5, <span class="comment">// D2= FCE, D1= FCD, D0= FCC</span>
<a name="l00079"></a>00079     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b50257d7a3543685c1c70bb365dee64dba">XPI_W_P0_GLB_CONTROL</a>       = 7, <span class="comment">// D0= MCPU</span>
<a name="l00080"></a>00080     <span class="comment">// Page 1</span>
<a name="l00081"></a>00081     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b55f5daf2bc41efe0c43ea806beee4b808">XPI_W_P1_SC_CTX_DATA</a>       = 1, <span class="comment">// D7..0= CTX data</span>
<a name="l00082"></a>00082     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b571cecc19f24d06e78fe39a304bbd9e70">XPI_W_P1_SC_CTX_INCFIFO</a>    = 2, <span class="comment">// D7..0= ignored; inc FIFO &amp; enable CTXE</span>
<a name="l00083"></a>00083     <span class="comment">// Page 2</span>
<a name="l00084"></a>00084     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b572e1b6eb037d0e699ebfc9f36bc5c968">XPI_W_P2_PCM_R0</a>            = 4, <span class="comment">// D5..0= PCM time slot</span>
<a name="l00085"></a>00085     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b540a76e4fa25c3e43cf19b6f24a692a82">XPI_W_P2_PCM_R1</a>            = 5, <span class="comment">// D5..0= PCM time slot</span>
<a name="l00086"></a>00086     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b5aad4b24f93f297cdc3e13c604f167122">XPI_W_P2_PCM_T0</a>            = 6, <span class="comment">// D5..0= PCM time slot</span>
<a name="l00087"></a>00087     <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b577220a282547e63d9ecf59fee9dfe31b">XPI_W_P2_PCM_T1</a>            = 7  <span class="comment">// D5..0= PCM time slot</span>
<a name="l00088"></a>00088     };
</pre></div>
<p>

</div>
</div><p>
<a class="anchor" name="bc6126af1d45847bc59afa0aa3216b04"></a><!-- doxytag: member="fpga.hpp::@3" ref="bc6126af1d45847bc59afa0aa3216b04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b0420713b41a999f5bb8442e74472d8ee61"></a><!-- doxytag: member="XPI_IRQ_CTXE" ref="bc6126af1d45847bc59afa0aa3216b0420713b41a999f5bb8442e74472d8ee61" args="" -->XPI_IRQ_CTXE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b04331fe655290ee6eace07bd5e10936fed"></a><!-- doxytag: member="XPI_IRQ_PCM" ref="bc6126af1d45847bc59afa0aa3216b04331fe655290ee6eace07bd5e10936fed" args="" -->XPI_IRQ_PCM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b044879e4e80b205193cbd0b58be1b3cc99"></a><!-- doxytag: member="XPI_IRQ_EIRQ" ref="bc6126af1d45847bc59afa0aa3216b044879e4e80b205193cbd0b58be1b3cc99" args="" -->XPI_IRQ_EIRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b046d0a6cd95f5adb8cf114b5302c4cbf23"></a><!-- doxytag: member="XPI_IRQ_CRX" ref="bc6126af1d45847bc59afa0aa3216b046d0a6cd95f5adb8cf114b5302c4cbf23" args="" -->XPI_IRQ_CRX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b04a2f872286792976f43f413d227272a29"></a><!-- doxytag: member="XPI_IRQ_CTX" ref="bc6126af1d45847bc59afa0aa3216b04a2f872286792976f43f413d227272a29" args="" -->XPI_IRQ_CTX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b04bff93e6269b6e740f1f3681cf932cca2"></a><!-- doxytag: member="XPI_IRQ_FC" ref="bc6126af1d45847bc59afa0aa3216b04bff93e6269b6e740f1f3681cf932cca2" args="" -->XPI_IRQ_FC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b04788c0894f8562509416cc0f0d3d9ff83"></a><!-- doxytag: member="XPI_LED_R" ref="bc6126af1d45847bc59afa0aa3216b04788c0894f8562509416cc0f0d3d9ff83" args="" -->XPI_LED_R</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b04d728bb0b060b7906667ad39184774930"></a><!-- doxytag: member="XPI_LED_Y" ref="bc6126af1d45847bc59afa0aa3216b04d728bb0b060b7906667ad39184774930" args="" -->XPI_LED_Y</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b04a959a0ba6640441480691faf58ad3f70"></a><!-- doxytag: member="XPI_LED_G" ref="bc6126af1d45847bc59afa0aa3216b04a959a0ba6640441480691faf58ad3f70" args="" -->XPI_LED_G</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b044f078beba0ebb3a0f0228c798d98ba80"></a><!-- doxytag: member="XPI_FC_SENSE" ref="bc6126af1d45847bc59afa0aa3216b044f078beba0ebb3a0f0228c798d98ba80" args="" -->XPI_FC_SENSE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b047b746af04d28576df18e9361a58d67b0"></a><!-- doxytag: member="XPI_FC_FCE" ref="bc6126af1d45847bc59afa0aa3216b047b746af04d28576df18e9361a58d67b0" args="" -->XPI_FC_FCE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b04a9e58d90b3f7c7a37585a034671dcad7"></a><!-- doxytag: member="XPI_FC_FCD" ref="bc6126af1d45847bc59afa0aa3216b04a9e58d90b3f7c7a37585a034671dcad7" args="" -->XPI_FC_FCD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b04c7a0dd1825eecd9ceba0cd27061ebbd4"></a><!-- doxytag: member="XPI_FC_FCC" ref="bc6126af1d45847bc59afa0aa3216b04c7a0dd1825eecd9ceba0cd27061ebbd4" args="" -->XPI_FC_FCC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b0444868a3ad359490443e89de8f93bae8e"></a><!-- doxytag: member="XPI_GLB_MCPU" ref="bc6126af1d45847bc59afa0aa3216b0444868a3ad359490443e89de8f93bae8e" args="" -->XPI_GLB_MCPU</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b04c40e9f46bcdbc409119032121054adef"></a><!-- doxytag: member="XPI_GLB_EIRQ" ref="bc6126af1d45847bc59afa0aa3216b04c40e9f46bcdbc409119032121054adef" args="" -->XPI_GLB_EIRQ</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" name="bc6126af1d45847bc59afa0aa3216b04594d5dffb811ad96933ca4f419edd709"></a><!-- doxytag: member="XPI_GLB_MCTX_BUSY" ref="bc6126af1d45847bc59afa0aa3216b04594d5dffb811ad96933ca4f419edd709" args="" -->XPI_GLB_MCTX_BUSY</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00091">91</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>
<div class="fragment"><pre class="fragment"><a name="l00092"></a>00092 {
<a name="l00093"></a>00093     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b0420713b41a999f5bb8442e74472d8ee61">XPI_IRQ_CTXE</a>        = 0x20, <span class="comment">// CTX empty</span>
<a name="l00094"></a>00094     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04331fe655290ee6eace07bd5e10936fed">XPI_IRQ_PCM</a>         = 0x10, <span class="comment">// PCM frame sync</span>
<a name="l00095"></a>00095     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b044879e4e80b205193cbd0b58be1b3cc99">XPI_IRQ_EIRQ</a>        = 0x08, <span class="comment">// EIRQ changed event</span>
<a name="l00096"></a>00096     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b046d0a6cd95f5adb8cf114b5302c4cbf23">XPI_IRQ_CRX</a>         = 0x04, <span class="comment">// CRX data received event</span>
<a name="l00097"></a>00097     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a2f872286792976f43f413d227272a29">XPI_IRQ_CTX</a>         = 0x02, <span class="comment">// CTX data received event</span>
<a name="l00098"></a>00098     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04bff93e6269b6e740f1f3681cf932cca2">XPI_IRQ_FC</a>          = 0x01, <span class="comment">// FC data received event</span>
<a name="l00099"></a>00099     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04788c0894f8562509416cc0f0d3d9ff83">XPI_LED_R</a>           = 0x04, <span class="comment">// Red LED</span>
<a name="l00100"></a>00100     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04d728bb0b060b7906667ad39184774930">XPI_LED_Y</a>           = 0x02, <span class="comment">// Yellow LED</span>
<a name="l00101"></a>00101     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a959a0ba6640441480691faf58ad3f70">XPI_LED_G</a>           = 0x01, <span class="comment">// Green LED</span>
<a name="l00102"></a>00102     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b044f078beba0ebb3a0f0228c798d98ba80">XPI_FC_SENSE</a>        = 0x08, <span class="comment">// SENSE bit</span>
<a name="l00103"></a>00103     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b047b746af04d28576df18e9361a58d67b0">XPI_FC_FCE</a>          = 0x04, <span class="comment">// FCE bit</span>
<a name="l00104"></a>00104     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a9e58d90b3f7c7a37585a034671dcad7">XPI_FC_FCD</a>          = 0x02, <span class="comment">// FCD bit</span>
<a name="l00105"></a>00105     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04c7a0dd1825eecd9ceba0cd27061ebbd4">XPI_FC_FCC</a>          = 0x01, <span class="comment">// FCC bit</span>
<a name="l00106"></a>00106     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b0444868a3ad359490443e89de8f93bae8e">XPI_GLB_MCPU</a>        = 0x01, <span class="comment">// MCPU bit</span>
<a name="l00107"></a>00107     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04c40e9f46bcdbc409119032121054adef">XPI_GLB_EIRQ</a>        = 0x02, <span class="comment">// EIRQ bit</span>
<a name="l00108"></a>00108     <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04594d5dffb811ad96933ca4f419edd709">XPI_GLB_MCTX_BUSY</a>   = 0x04, <span class="comment">// MCTX_BUSY bit</span>
<a name="l00109"></a>00109     };
</pre></div>
<p>

</div>
</div><p>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="a8775c4c73cdae748f93af04e87e6792"></a><!-- doxytag: member="fpga.hpp::FPGA_BegRead" ref="a8775c4c73cdae748f93af04e87e6792" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void FPGA_BegRead           </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00119">119</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>References <a class="el" href="fpga_8hpp-source.html#l00035">FPGA_DATA</a>.</p>

<p>Referenced by <a class="el" href="fpga_8cpp-source.html#l00051">FPGA_FC_Command()</a>, <a class="el" href="xpi_8cpp-source.html#l00121">XPI::InitializeFPGA()</a>, <a class="el" href="xpi_8cpp-source.html#l00811">XPI::On_CRX()</a>, <a class="el" href="xpi_8cpp-source.html#l00642">XPI::On_CTX()</a>, <a class="el" href="xpi_8cpp-source.html#l00321">XPI::On_CTXE()</a>, <a class="el" href="xpi_8cpp-source.html#l00282">XPI::On_EIRQ()</a>, <a class="el" href="xpi_8cpp-source.html#l00261">XPI::On_FC()</a>, <a class="el" href="xpi_8cpp-source.html#l00539">XPI::On_Timer()</a>, <a class="el" href="xpi_8cpp-source.html#l00379">XPI::PollNextBoard()</a>, <a class="el" href="fpga_8cpp-source.html#l00163">portTASK_FUNCTION()</a>, <a class="el" href="usb_tasks_8cpp-source.html#l00248">USBRCVR::Receiver()</a>, and <a class="el" href="xpi_8cpp-source.html#l01191">XPI::StartTransmissionIfIdle()</a>.</p>
<div class="fragment"><pre class="fragment"><a name="l00120"></a>00120 {
<a name="l00121"></a>00121     AT91F_PIO_OutputDisable( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#4f006bf4dee2da3c0bf34073500afcfa">FPGA_DATA</a> );
<a name="l00122"></a>00122     }
</pre></div>
<p>

</div>
</div><p>
<a class="anchor" name="1b6789ce8965ccb307d548636d964939"></a><!-- doxytag: member="fpga.hpp::FPGA_BegWrite" ref="1b6789ce8965ccb307d548636d964939" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void FPGA_BegWrite           </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00114">114</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>References <a class="el" href="fpga_8hpp-source.html#l00035">FPGA_DATA</a>.</p>

<p>Referenced by <a class="el" href="fpga_8cpp-source.html#l00051">FPGA_FC_Command()</a>, <a class="el" href="xpi_8cpp-source.html#l00121">XPI::InitializeFPGA()</a>, <a class="el" href="xpi_8cpp-source.html#l00811">XPI::On_CRX()</a>, <a class="el" href="xpi_8cpp-source.html#l00642">XPI::On_CTX()</a>, <a class="el" href="xpi_8cpp-source.html#l00321">XPI::On_CTXE()</a>, <a class="el" href="xpi_8cpp-source.html#l00282">XPI::On_EIRQ()</a>, <a class="el" href="xpi_8cpp-source.html#l00261">XPI::On_FC()</a>, <a class="el" href="xpi_8cpp-source.html#l00539">XPI::On_Timer()</a>, <a class="el" href="xpi_8cpp-source.html#l00379">XPI::PollNextBoard()</a>, <a class="el" href="fpga_8cpp-source.html#l00163">portTASK_FUNCTION()</a>, <a class="el" href="usb_tasks_8cpp-source.html#l00248">USBRCVR::Receiver()</a>, and <a class="el" href="xpi_8cpp-source.html#l01191">XPI::StartTransmissionIfIdle()</a>.</p>
<div class="fragment"><pre class="fragment"><a name="l00115"></a>00115 {
<a name="l00116"></a>00116     AT91F_PIO_OutputEnable( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#4f006bf4dee2da3c0bf34073500afcfa">FPGA_DATA</a> );
<a name="l00117"></a>00117     }
</pre></div>
<p>

</div>
</div><p>
<a class="anchor" name="6ec2141bcc427ee6a3c18bdb187846d3"></a><!-- doxytag: member="fpga.hpp::FPGA_FC_Command" ref="6ec2141bcc427ee6a3c18bdb187846d3" args="(uint cmd)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="common_8h.html#f6a258d8f3ee5206d682d799316314b1">bool</a> FPGA_FC_Command           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&nbsp;</td>
          <td class="paramname"> <em>cmd</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8cpp-source.html#l00051">51</a> of file <a class="el" href="fpga_8cpp-source.html">fpga.cpp</a>.</p>

<p>References <a class="el" href="fpga_8hpp-source.html#l00119">FPGA_BegRead()</a>, <a class="el" href="fpga_8hpp-source.html#l00114">FPGA_BegWrite()</a>, <a class="el" href="fpga_8hpp-source.html#l00135">FPGA_Read()</a>, <a class="el" href="fpga_8hpp-source.html#l00124">FPGA_Write()</a>, <a class="el" href="fpga_8hpp-source.html#l00105">XPI_FC_FCC</a>, <a class="el" href="fpga_8hpp-source.html#l00104">XPI_FC_FCD</a>, <a class="el" href="fpga_8hpp-source.html#l00103">XPI_FC_FCE</a>, <a class="el" href="fpga_8hpp-source.html#l00102">XPI_FC_SENSE</a>, <a class="el" href="fpga_8hpp-source.html#l00053">XPI_R_P0_FC_STATUS</a>, <a class="el" href="fpga_8hpp-source.html#l00078">XPI_W_P0_FC_CONTROL</a>, and <a class="el" href="fpga_8hpp-source.html#l00072">XPI_W_PAGE_ADDR</a>.</p>

<p>Referenced by <a class="el" href="usb_tasks_8cpp-source.html#l00248">USBRCVR::Receiver()</a>, and <a class="el" href="xpi_8cpp-source.html#l00069">XPI::ResetFPGA()</a>.</p>
<div class="fragment"><pre class="fragment"><a name="l00052"></a>00052 {
<a name="l00053"></a>00053     <a class="code" href="common_8h.html#65f85814a8290f9797005d3b28e7e5fc">uchar</a> FCD[ 8 ];
<a name="l00054"></a>00054     <span class="keywordflow">for</span> ( <span class="keywordtype">int</span> i = 0; i &lt; 8; i ++ )
<a name="l00055"></a>00055     {
<a name="l00056"></a>00056         FCD[ i ] = ( cmd &amp; 0x80 ) ? <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04a9e58d90b3f7c7a37585a034671dcad7">XPI_FC_FCD</a> : 0;
<a name="l00057"></a>00057         cmd &lt;&lt;= 1;
<a name="l00058"></a>00058         }
<a name="l00059"></a>00059 
<a name="l00060"></a>00060     taskENTER_CRITICAL ();
<a name="l00061"></a>00061 
<a name="l00062"></a>00062     <a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a> ();
<a name="l00063"></a>00063     <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b538cfbf559eb285fe5976d5c3422430d1">XPI_W_PAGE_ADDR</a>, 0 ); <span class="comment">// Page 0</span>
<a name="l00064"></a>00064     <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a>, 0x00 ); <span class="comment">// FCC, FCD, FCE = 0</span>
<a name="l00065"></a>00065 
<a name="l00066"></a>00066     <span class="keywordflow">for</span> ( <span class="keywordtype">int</span> i = 0; i &lt; 8; i++ )
<a name="l00067"></a>00067     {
<a name="l00068"></a>00068         <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a>, FCD[ i ] ); <span class="comment">// FCD with FCC = 0</span>
<a name="l00069"></a>00069         FCD[ i ] |= <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b04c7a0dd1825eecd9ceba0cd27061ebbd4">XPI_FC_FCC</a>;
<a name="l00070"></a>00070         <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a>, FCD[ i ] ); <span class="comment">// FCD with FCC = 1</span>
<a name="l00071"></a>00071         }
<a name="l00072"></a>00072 
<a name="l00073"></a>00073     <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a>, <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b047b746af04d28576df18e9361a58d67b0">XPI_FC_FCE</a> ); <span class="comment">// FCE = 1, FCC = 0</span>
<a name="l00074"></a>00074 
<a name="l00075"></a>00075     <a class="code" href="fpga_8hpp.html#a8775c4c73cdae748f93af04e87e6792">FPGA_BegRead</a> ();
<a name="l00076"></a>00076     cmd = <a class="code" href="fpga_8hpp.html#fed2dfd736eb1be0b2a3f10e7a284ba6">FPGA_Read</a>( <a class="code" href="fpga_8hpp.html#df764cbdea00d65edcd07bb9953ad2b7cff3db989c8572f49218032e140d7a4e">XPI_R_P0_FC_STATUS</a> );
<a name="l00077"></a>00077 
<a name="l00078"></a>00078     <a class="code" href="fpga_8hpp.html#1b6789ce8965ccb307d548636d964939">FPGA_BegWrite</a> ();
<a name="l00079"></a>00079     <a class="code" href="fpga_8hpp.html#8ecf613d5fe1af87d8cd076e4d33868b">FPGA_Write</a>( <a class="code" href="fpga_8hpp.html#99fb83031ce9923c84392b4e92f956b52bcab59b1196b9f0315be6f83f850e92">XPI_W_P0_FC_CONTROL</a>, 0x00 ); <span class="comment">// FCE = 0</span>
<a name="l00080"></a>00080 
<a name="l00081"></a>00081     taskEXIT_CRITICAL ();
<a name="l00082"></a>00082 
<a name="l00083"></a>00083     <span class="keywordflow">return</span> ( cmd &amp; <a class="code" href="fpga_8hpp.html#bc6126af1d45847bc59afa0aa3216b044f078beba0ebb3a0f0228c798d98ba80">XPI_FC_SENSE</a> ) != 0; <span class="comment">// Return SENSE</span>
<a name="l00084"></a>00084     }
</pre></div>
<p>

</div>
</div><p>
<a class="anchor" name="e5b55ceddf6a33085052f1844ea59647"></a><!-- doxytag: member="fpga.hpp::FPGA_IsReset" ref="e5b55ceddf6a33085052f1844ea59647" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="common_8h.html#f6a258d8f3ee5206d682d799316314b1">bool</a> FPGA_IsReset           </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00158">158</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>References <a class="el" href="fpga_8hpp-source.html#l00017">FPGA_RESET</a>, and <a class="el" href="common_8h-source.html#l00060">ISSET</a>.</p>

<p>Referenced by <a class="el" href="xpi_8cpp-source.html#l00121">XPI::InitializeFPGA()</a>.</p>
<div class="fragment"><pre class="fragment"><a name="l00159"></a>00159 {
<a name="l00160"></a>00160     <span class="keywordflow">return</span> <a class="code" href="common_8h.html#0c7779daa8274056a6abd444c2089ade">ISSET</a>( AT91F_PIO_GetInput( AT91C_BASE_PIOA ), <a class="code" href="fpga_8hpp.html#c7453e33bbf938a98d8e1319bb1a64db">FPGA_RESET</a> );
<a name="l00161"></a>00161     }
</pre></div>
<p>

</div>
</div><p>
<a class="anchor" name="e5b14b685c12e00e21d8f726c1c805bb"></a><!-- doxytag: member="fpga.hpp::FPGA_PulseReset" ref="e5b14b685c12e00e21d8f726c1c805bb" args="(void)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void FPGA_PulseReset           </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00163">163</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>References <a class="el" href="fpga_8hpp-source.html#l00017">FPGA_RESET</a>.</p>

<p>Referenced by <a class="el" href="xpi_8cpp-source.html#l00121">XPI::InitializeFPGA()</a>.</p>
<div class="fragment"><pre class="fragment"><a name="l00164"></a>00164 {
<a name="l00165"></a>00165     AT91F_PIO_SetOutput( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#c7453e33bbf938a98d8e1319bb1a64db">FPGA_RESET</a> );
<a name="l00166"></a>00166     
<a name="l00167"></a>00167     <span class="keyword">asm</span> <span class="keyword">volatile</span>( <span class="stringliteral">"NOP"</span> );
<a name="l00168"></a>00168 
<a name="l00169"></a>00169     AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#c7453e33bbf938a98d8e1319bb1a64db">FPGA_RESET</a> );
<a name="l00170"></a>00170     }
</pre></div>
<p>

</div>
</div><p>
<a class="anchor" name="fed2dfd736eb1be0b2a3f10e7a284ba6"></a><!-- doxytag: member="fpga.hpp::FPGA_Read" ref="fed2dfd736eb1be0b2a3f10e7a284ba6" args="(uint addr)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> FPGA_Read           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00135">135</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>References <a class="el" href="fpga_8hpp-source.html#l00021">FPGA_RDn</a>, and <a class="el" href="fpga_8hpp-source.html#l00022">FPGA_WRn</a>.</p>

<p>Referenced by <a class="el" href="fpga_8cpp-source.html#l00051">FPGA_FC_Command()</a>, <a class="el" href="xpi_8cpp-source.html#l00121">XPI::InitializeFPGA()</a>, <a class="el" href="xpi_8cpp-source.html#l00811">XPI::On_CRX()</a>, <a class="el" href="xpi_8cpp-source.html#l00642">XPI::On_CTX()</a>, <a class="el" href="xpi_8cpp-source.html#l00282">XPI::On_EIRQ()</a>, <a class="el" href="xpi_8cpp-source.html#l00261">XPI::On_FC()</a>, <a class="el" href="fpga_8cpp-source.html#l00163">portTASK_FUNCTION()</a>, and <a class="el" href="usb_tasks_8cpp-source.html#l00248">USBRCVR::Receiver()</a>.</p>
<div class="fragment"><pre class="fragment"><a name="l00136"></a>00136 {
<a name="l00137"></a>00137     AT91F_PIO_ForceOutput( AT91C_BASE_PIOA,
<a name="l00138"></a>00138         <a class="code" href="fpga_8hpp.html#61b6289efdcefca6bd4c38877b804ffb">FPGA_WRn</a> | ( ( addr &amp; 0x7 ) &lt;&lt; 24 )
<a name="l00139"></a>00139         );
<a name="l00140"></a>00140     
<a name="l00141"></a>00141     <span class="keyword">asm</span> <span class="keyword">volatile</span>( <span class="stringliteral">"NOP"</span> );
<a name="l00142"></a>00142 
<a name="l00143"></a>00143     <a class="code" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> data = ( AT91F_PIO_GetInput( AT91C_BASE_PIOA ) &gt;&gt; 8 ) &amp; 0xFF;
<a name="l00144"></a>00144 
<a name="l00145"></a>00145     AT91F_PIO_SetOutput( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#99adb0fe47cfee5f0cedba26f885809c">FPGA_RDn</a> );
<a name="l00146"></a>00146 
<a name="l00147"></a>00147     <span class="keywordflow">return</span> data;
<a name="l00148"></a>00148     }
</pre></div>
<p>

</div>
</div><p>
<a class="anchor" name="cac79b5f043fff8ed106d7dd5307f4cd"></a><!-- doxytag: member="fpga.hpp::FPGA_SetReset" ref="cac79b5f043fff8ed106d7dd5307f4cd" args="(bool reset=true)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void FPGA_SetReset           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_8h.html#f6a258d8f3ee5206d682d799316314b1">bool</a>&nbsp;</td>
          <td class="paramname"> <em>reset</em> = <code>true</code>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00150">150</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>References <a class="el" href="fpga_8hpp-source.html#l00017">FPGA_RESET</a>.</p>

<p>Referenced by <a class="el" href="xpi_8cpp-source.html#l00121">XPI::InitializeFPGA()</a>, and <a class="el" href="xpi_8cpp-source.html#l00069">XPI::ResetFPGA()</a>.</p>
<div class="fragment"><pre class="fragment"><a name="l00151"></a>00151 {
<a name="l00152"></a>00152     <span class="keywordflow">if</span> ( reset )
<a name="l00153"></a>00153         AT91F_PIO_SetOutput( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#c7453e33bbf938a98d8e1319bb1a64db">FPGA_RESET</a> );
<a name="l00154"></a>00154     <span class="keywordflow">else</span>
<a name="l00155"></a>00155         AT91F_PIO_ClearOutput( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#c7453e33bbf938a98d8e1319bb1a64db">FPGA_RESET</a> );
<a name="l00156"></a>00156     }
</pre></div>
<p>

</div>
</div><p>
<a class="anchor" name="8ecf613d5fe1af87d8cd076e4d33868b"></a><!-- doxytag: member="fpga.hpp::FPGA_Write" ref="8ecf613d5fe1af87d8cd076e4d33868b" args="(uint addr, uint data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static void FPGA_Write           </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="common_8h.html#91ad9478d81a7aaf2593e8d9c3d06a14">uint</a>&nbsp;</td>
          <td class="paramname"> <em>data</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

<p>Definition at line <a class="el" href="fpga_8hpp-source.html#l00124">124</a> of file <a class="el" href="fpga_8hpp-source.html">fpga.hpp</a>.</p>

<p>References <a class="el" href="fpga_8hpp-source.html#l00021">FPGA_RDn</a>, and <a class="el" href="fpga_8hpp-source.html#l00022">FPGA_WRn</a>.</p>

<p>Referenced by <a class="el" href="fpga_8cpp-source.html#l00051">FPGA_FC_Command()</a>, <a class="el" href="xpi_8cpp-source.html#l00121">XPI::InitializeFPGA()</a>, <a class="el" href="xpi_8cpp-source.html#l00811">XPI::On_CRX()</a>, <a class="el" href="xpi_8cpp-source.html#l00642">XPI::On_CTX()</a>, <a class="el" href="xpi_8cpp-source.html#l00321">XPI::On_CTXE()</a>, <a class="el" href="xpi_8cpp-source.html#l00282">XPI::On_EIRQ()</a>, <a class="el" href="xpi_8cpp-source.html#l00261">XPI::On_FC()</a>, <a class="el" href="xpi_8cpp-source.html#l00539">XPI::On_Timer()</a>, <a class="el" href="xpi_8cpp-source.html#l00379">XPI::PollNextBoard()</a>, <a class="el" href="fpga_8cpp-source.html#l00163">portTASK_FUNCTION()</a>, <a class="el" href="usb_tasks_8cpp-source.html#l00248">USBRCVR::Receiver()</a>, and <a class="el" href="xpi_8cpp-source.html#l01191">XPI::StartTransmissionIfIdle()</a>.</p>
<div class="fragment"><pre class="fragment"><a name="l00125"></a>00125 {
<a name="l00126"></a>00126     AT91F_PIO_ForceOutput( AT91C_BASE_PIOA,
<a name="l00127"></a>00127         <a class="code" href="fpga_8hpp.html#99adb0fe47cfee5f0cedba26f885809c">FPGA_RDn</a> | ( ( addr &amp; 0x7 ) &lt;&lt; 24 ) | ( ( data &amp; 0xFF ) &lt;&lt; 8 )
<a name="l00128"></a>00128         );
<a name="l00129"></a>00129 
<a name="l00130"></a>00130     <span class="keyword">asm</span> <span class="keyword">volatile</span>( <span class="stringliteral">"NOP"</span> );
<a name="l00131"></a>00131 
<a name="l00132"></a>00132     AT91F_PIO_SetOutput( AT91C_BASE_PIOA, <a class="code" href="fpga_8hpp.html#61b6289efdcefca6bd4c38877b804ffb">FPGA_WRn</a> );
<a name="l00133"></a>00133     }
</pre></div>
<p>

</div>
</div><p>
</div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Mar 10 02:42:33 2008 for XPU-DSAM7S by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.5 </small></address>
</body>
</html>
