{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 09 17:06:30 2019 " "Info: Processing started: Wed Oct 09 17:06:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mipsHardware -c mipsHardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mipsHardware -c mipsHardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Banco_reg.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Instr_Reg.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Memoria.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Memoria.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "RegDesloc.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "RegDesloc.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "ula32.vhd" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file unidadecontrole.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidadeControle " "Info: Found entity 1: unidadeControle" {  } { { "unidadeControle.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/unidadeControle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schemehard.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file schemehard.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schemeHard " "Info: Found entity 1: schemeHard" {  } { { "schemeHard.bdf" "" { Schematic "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/schemeHard.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iord.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file iord.sv" { { "Info" "ISGN_ENTITY_NAME" "1 iord " "Info: Found entity 1: iord" {  } { { "iord.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/iord.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regdst.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file regdst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regDST " "Info: Found entity 1: regDST" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "regDST " "Info: Elaborating entity \"regDST\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "regDST.sv(13) " "Warning (10270): Verilog HDL Case Statement warning at regDST.sv(13): incomplete case statement has no default case item" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDSTOut regDST.sv(13) " "Warning (10240): Verilog HDL Always Construct warning at regDST.sv(13): inferring latch(es) for variable \"regDSTOut\", which holds its previous value in one or more paths through the always construct" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[0\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[0\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[1\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[1\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[2\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[2\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[3\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[3\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[4\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[4\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[5\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[5\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[6\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[6\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[7\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[7\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[8\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[8\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[9\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[9\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[10\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[10\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[11\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[11\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[12\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[12\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[13\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[13\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[14\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[14\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[15\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[15\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[16\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[16\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[17\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[17\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[18\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[18\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[19\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[19\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[20\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[20\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[21\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[21\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[22\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[22\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[23\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[23\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[24\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[24\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[25\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[25\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[26\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[26\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[27\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[27\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[28\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[28\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[29\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[29\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[30\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[30\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDSTOut\[31\] regDST.sv(13) " "Info (10041): Inferred latch for \"regDSTOut\[31\]\" at regDST.sv(13)" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regDSTOut\[0\]\$latch " "Warning: Latch regDSTOut\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regDSTmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal regDSTmux\[1\]" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regDSTOut\[1\]\$latch " "Warning: Latch regDSTOut\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regDSTmux\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal regDSTmux\[2\]" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regDSTOut\[2\]\$latch " "Warning: Latch regDSTOut\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regDSTmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal regDSTmux\[1\]" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regDSTOut\[3\]\$latch " "Warning: Latch regDSTOut\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regDSTmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal regDSTmux\[1\]" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "regDSTOut\[4\]\$latch " "Warning: Latch regDSTOut\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA regDSTmux\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal regDSTmux\[1\]" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[5\] GND " "Warning (13410): Pin \"regDSTOut\[5\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[6\] GND " "Warning (13410): Pin \"regDSTOut\[6\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[7\] GND " "Warning (13410): Pin \"regDSTOut\[7\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[8\] GND " "Warning (13410): Pin \"regDSTOut\[8\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[9\] GND " "Warning (13410): Pin \"regDSTOut\[9\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[10\] GND " "Warning (13410): Pin \"regDSTOut\[10\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[11\] GND " "Warning (13410): Pin \"regDSTOut\[11\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[12\] GND " "Warning (13410): Pin \"regDSTOut\[12\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[13\] GND " "Warning (13410): Pin \"regDSTOut\[13\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[14\] GND " "Warning (13410): Pin \"regDSTOut\[14\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[15\] GND " "Warning (13410): Pin \"regDSTOut\[15\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[16\] GND " "Warning (13410): Pin \"regDSTOut\[16\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[17\] GND " "Warning (13410): Pin \"regDSTOut\[17\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[18\] GND " "Warning (13410): Pin \"regDSTOut\[18\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[19\] GND " "Warning (13410): Pin \"regDSTOut\[19\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[20\] GND " "Warning (13410): Pin \"regDSTOut\[20\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[21\] GND " "Warning (13410): Pin \"regDSTOut\[21\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[22\] GND " "Warning (13410): Pin \"regDSTOut\[22\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[23\] GND " "Warning (13410): Pin \"regDSTOut\[23\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[24\] GND " "Warning (13410): Pin \"regDSTOut\[24\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[25\] GND " "Warning (13410): Pin \"regDSTOut\[25\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[26\] GND " "Warning (13410): Pin \"regDSTOut\[26\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[27\] GND " "Warning (13410): Pin \"regDSTOut\[27\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[28\] GND " "Warning (13410): Pin \"regDSTOut\[28\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[29\] GND " "Warning (13410): Pin \"regDSTOut\[29\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[30\] GND " "Warning (13410): Pin \"regDSTOut\[30\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "regDSTOut\[31\] GND " "Warning (13410): Pin \"regDSTOut\[31\]\" is stuck at GND" {  } { { "regDST.sv" "" { Text "E:/Users/fmln/Documents/cpu_hardware/CPUQuartus/regDST.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "mipsHardware " "Warning: Ignored assignments for entity \"mipsHardware\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity mipsHardware -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity mipsHardware -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mipsHardware -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity mipsHardware -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Info: Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Info: Implemented 11 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4458 " "Info: Peak virtual memory: 4458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 09 17:06:31 2019 " "Info: Processing ended: Wed Oct 09 17:06:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
